From 705007a8dc8018489edb5ca6f58c89da6eb869e2 Mon Sep 17 00:00:00 2001 From: chungkai Date: Thu, 16 Jun 2022 01:55:34 +0000 Subject: [PATCH 01/71] powerhal: correct the name of powertint "ReducePreferIdle" Test: Build pass Bug: 235887477 Signed-off-by: chungkai Change-Id: I77439156e0fb040b7c82b8b525ac0009de9121c1 --- powerhint-cheetah.json | 4 ++-- 1 file changed, 2 insertions(+), 2 deletions(-) diff --git a/powerhint-cheetah.json b/powerhint-cheetah.json index c603918..bc5d41f 100644 --- a/powerhint-cheetah.json +++ b/powerhint-cheetah.json @@ -122,7 +122,7 @@ "ResetOnInit": true }, { - "Name": "ReduceRreferIdle", + "Name": "ReducePreferIdle", "Path": "/proc/vendor_sched/reduce_prefer_idle", "Values": [ "0", @@ -532,7 +532,7 @@ }, { "PowerHint": "LAUNCH", - "Node": "ReduceRreferIdle", + "Node": "ReducePreferIdle", "Duration": 5000, "Value": "0" }, From 07f215f5db7e27d093f7041ddd1942ee53077cee Mon Sep 17 00:00:00 2001 From: Carter Hsu Date: Mon, 21 Feb 2022 13:17:52 +0800 Subject: [PATCH 02/71] audio: Enable CCA HAL module Bug: 206065000 Test: build pass Signed-off-by: Carter Hsu Change-Id: I78ce1fa4af4a566b2a0e54cef8945406fb6d4ad3 --- audio/cheetah/config/audio_platform_configuration.xml | 2 ++ audio/cloudripper/config/audio_platform_configuration.xml | 2 ++ audio/panther/config/audio_platform_configuration.xml | 2 ++ audio/ravenclaw/config/audio_platform_configuration.xml | 2 ++ 4 files changed, 8 insertions(+) diff --git a/audio/cheetah/config/audio_platform_configuration.xml b/audio/cheetah/config/audio_platform_configuration.xml index c954366..0728198 100644 --- a/audio/cheetah/config/audio_platform_configuration.xml +++ b/audio/cheetah/config/audio_platform_configuration.xml @@ -35,6 +35,7 @@ + @@ -294,6 +295,7 @@ + diff --git a/audio/cloudripper/config/audio_platform_configuration.xml b/audio/cloudripper/config/audio_platform_configuration.xml index 7d6985d..b98ba88 100644 --- a/audio/cloudripper/config/audio_platform_configuration.xml +++ b/audio/cloudripper/config/audio_platform_configuration.xml @@ -35,6 +35,7 @@ + @@ -286,5 +287,6 @@ + diff --git a/audio/panther/config/audio_platform_configuration.xml b/audio/panther/config/audio_platform_configuration.xml index c954366..0728198 100644 --- a/audio/panther/config/audio_platform_configuration.xml +++ b/audio/panther/config/audio_platform_configuration.xml @@ -35,6 +35,7 @@ + @@ -294,6 +295,7 @@ + diff --git a/audio/ravenclaw/config/audio_platform_configuration.xml b/audio/ravenclaw/config/audio_platform_configuration.xml index 5bfa08a..3828a24 100644 --- a/audio/ravenclaw/config/audio_platform_configuration.xml +++ b/audio/ravenclaw/config/audio_platform_configuration.xml @@ -35,6 +35,7 @@ + @@ -287,5 +288,6 @@ + From f28274c131d5edb494f3451f1d1517908493ba70 Mon Sep 17 00:00:00 2001 From: Eric Laurent Date: Mon, 9 May 2022 15:44:59 +0200 Subject: [PATCH 03/71] audio: configuration for spatial audio Update audio configuration to enable spatial audio: - build with spatial audio feature enabled and rondo library - list spatializer effect in audio effect configuration file - update audio policy configuration files to declare spatializer output - declare immersive end point in audio platform configuration Bug: 237677573 Test: spatial audio playback Change-Id: Ic9c32d813a19ba2789425e12ee9016d53ab30678 --- audio/cheetah/audio-tables.mk | 2 +- audio/cheetah/config/audio_effects.xml | 2 + .../config/audio_platform_configuration.xml | 2 + .../config/audio_policy_configuration.xml | 20 +++--- ...cy_configuration_a2dp_offload_disabled.xml | 10 ++- ...licy_configuration_le_offload_disabled.xml | 16 +++-- ...with_le_audio_policy_configuration_7_0.xml | 71 +++++++++++++++++++ audio/panther/audio-tables.mk | 2 +- audio/panther/config/audio_effects.xml | 2 + .../config/audio_platform_configuration.xml | 2 + .../config/audio_policy_configuration.xml | 20 +++--- ...cy_configuration_a2dp_offload_disabled.xml | 10 ++- ...licy_configuration_le_offload_disabled.xml | 16 +++-- ...with_le_audio_policy_configuration_7_0.xml | 71 +++++++++++++++++++ device-cheetah.mk | 7 +- device-panther.mk | 7 +- 16 files changed, 220 insertions(+), 40 deletions(-) create mode 100644 audio/cheetah/config/bluetooth_with_le_audio_policy_configuration_7_0.xml create mode 100644 audio/panther/config/bluetooth_with_le_audio_policy_configuration_7_0.xml diff --git a/audio/cheetah/audio-tables.mk b/audio/cheetah/audio-tables.mk index 8da7ff2..faf9c90 100644 --- a/audio/cheetah/audio-tables.mk +++ b/audio/cheetah/audio-tables.mk @@ -24,7 +24,7 @@ PRODUCT_COPY_FILES += \ device/google/pantah/audio/$(AUDIO_TABLE_FOLDER)/config/audio_policy_configuration_a2dp_offload_disabled.xml:$(TARGET_COPY_OUT_VENDOR)/etc/audio_policy_configuration_a2dp_offload_disabled.xml \ device/google/pantah/audio/$(AUDIO_TABLE_FOLDER)/config/audio_platform_configuration.xml:$(TARGET_COPY_OUT_VENDOR)/etc/audio_platform_configuration.xml \ device/google/pantah/audio/$(AUDIO_TABLE_FOLDER)/config/sound_trigger_configuration.xml:$(TARGET_COPY_OUT_VENDOR)/etc/sound_trigger_configuration.xml \ - frameworks/av/services/audiopolicy/config/bluetooth_with_le_audio_policy_configuration_7_0.xml:$(TARGET_COPY_OUT_VENDOR)/etc/bluetooth_audio_policy_configuration_7_0.xml \ + $(LOCAL_PATH)/audio/$(AUDIO_TABLE_FOLDER)/config/bluetooth_with_le_audio_policy_configuration_7_0.xml:$(TARGET_COPY_OUT_VENDOR)/etc/bluetooth_audio_policy_configuration_7_0.xml \ device/google/pantah/audio/$(AUDIO_TABLE_FOLDER)/config/audio_policy_volumes.xml:$(TARGET_COPY_OUT_VENDOR)/etc/audio_policy_volumes.xml # AudioEffectHAL Configuration diff --git a/audio/cheetah/config/audio_effects.xml b/audio/cheetah/config/audio_effects.xml index 9c2ba29..11e66e5 100644 --- a/audio/cheetah/config/audio_effects.xml +++ b/audio/cheetah/config/audio_effects.xml @@ -10,6 +10,7 @@ + @@ -54,6 +55,7 @@ + diff --git a/audio/cheetah/config/audio_platform_configuration.xml b/audio/cheetah/config/audio_platform_configuration.xml index 0728198..20808d9 100644 --- a/audio/cheetah/config/audio_platform_configuration.xml +++ b/audio/cheetah/config/audio_platform_configuration.xml @@ -183,6 +183,8 @@ + + diff --git a/audio/cheetah/config/audio_policy_configuration.xml b/audio/cheetah/config/audio_policy_configuration.xml index 208d290..4a96bda 100644 --- a/audio/cheetah/config/audio_policy_configuration.xml +++ b/audio/cheetah/config/audio_policy_configuration.xml @@ -64,6 +64,10 @@ + + + + sources="primary output,deep buffer,haptic,raw,mmap_no_irq_out,voip_rx,compressed_offload,immersive_out"/> + sources="primary output,deep buffer,haptic,voip_rx,compressed_offload,raw,mmap_no_irq_out,immersive_out"/> + sources="primary output,deep buffer,haptic,voip_rx,compressed_offload,raw,mmap_no_irq_out,immersive_out"/> + sources="primary output,deep buffer,haptic,voip_rx,compressed_offload,raw,mmap_no_irq_out,immersive_out"/> + sources="primary output,deep buffer,haptic,compressed_offload,voip_rx,raw,mmap_no_irq_out,immersive_out"/> + sources="primary output,deep buffer,haptic,compressed_offload,voip_rx,raw,mmap_no_irq_out,immersive_out"/> + sources="primary output,deep buffer,haptic,raw,mmap_no_irq_out,voip_rx,hifi_playback,compressed_offload,immersive_out"/> + sources="primary output,deep buffer,haptic,raw,mmap_no_irq_out,voip_rx,hifi_playback,compressed_offload,immersive_out"/> + + + + sources="primary output,deep buffer,haptic,raw,mmap_no_irq_out,voip_rx,compressed_offload,immersive_out"/> + sources="primary output,deep buffer,haptic,raw,mmap_no_irq_out,voip_rx,hifi_playback,compressed_offload,immersive_out"/> + sources="primary output,deep buffer,haptic,raw,mmap_no_irq_out,voip_rx,hifi_playback,compressed_offload,immersive_out"/> + + + + sources="primary output,deep buffer,haptic,raw,mmap_no_irq_out,voip_rx,compressed_offload,immersive_out"/> + sources="primary output,deep buffer,haptic,voip_rx,compressed_offload,raw,mmap_no_irq_out,immersive_out"/> + sources="primary output,deep buffer,haptic,voip_rx,compressed_offload,raw,mmap_no_irq_out,immersive_out"/> + sources="primary output,deep buffer,haptic,voip_rx,compressed_offload,raw,mmap_no_irq_out,immersive_out"/> + sources="primary output,deep buffer,haptic,raw,mmap_no_irq_out,voip_rx,hifi_playback,compressed_offload,immersive_out"/> + sources="primary output,deep buffer,haptic,raw,mmap_no_irq_out,voip_rx,hifi_playback,compressed_offload,immersive_out"/> + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + \ No newline at end of file diff --git a/audio/panther/audio-tables.mk b/audio/panther/audio-tables.mk index 6e829b2..fbabffa 100644 --- a/audio/panther/audio-tables.mk +++ b/audio/panther/audio-tables.mk @@ -24,7 +24,7 @@ PRODUCT_COPY_FILES += \ device/google/pantah/audio/$(AUDIO_TABLE_FOLDER)/config/audio_policy_configuration_a2dp_offload_disabled.xml:$(TARGET_COPY_OUT_VENDOR)/etc/audio_policy_configuration_a2dp_offload_disabled.xml \ device/google/pantah/audio/$(AUDIO_TABLE_FOLDER)/config/audio_platform_configuration.xml:$(TARGET_COPY_OUT_VENDOR)/etc/audio_platform_configuration.xml \ device/google/pantah/audio/$(AUDIO_TABLE_FOLDER)/config/sound_trigger_configuration.xml:$(TARGET_COPY_OUT_VENDOR)/etc/sound_trigger_configuration.xml \ - frameworks/av/services/audiopolicy/config/bluetooth_with_le_audio_policy_configuration_7_0.xml:$(TARGET_COPY_OUT_VENDOR)/etc/bluetooth_audio_policy_configuration_7_0.xml \ + $(LOCAL_PATH)/audio/$(AUDIO_TABLE_FOLDER)/config/bluetooth_with_le_audio_policy_configuration_7_0.xml:$(TARGET_COPY_OUT_VENDOR)/etc/bluetooth_audio_policy_configuration_7_0.xml \ device/google/pantah/audio/$(AUDIO_TABLE_FOLDER)/config/audio_policy_volumes.xml:$(TARGET_COPY_OUT_VENDOR)/etc/audio_policy_volumes.xml # AudioEffectHAL Configuration diff --git a/audio/panther/config/audio_effects.xml b/audio/panther/config/audio_effects.xml index 9c2ba29..11e66e5 100644 --- a/audio/panther/config/audio_effects.xml +++ b/audio/panther/config/audio_effects.xml @@ -10,6 +10,7 @@ + @@ -54,6 +55,7 @@ + diff --git a/audio/panther/config/audio_platform_configuration.xml b/audio/panther/config/audio_platform_configuration.xml index 0728198..20808d9 100644 --- a/audio/panther/config/audio_platform_configuration.xml +++ b/audio/panther/config/audio_platform_configuration.xml @@ -183,6 +183,8 @@ + + diff --git a/audio/panther/config/audio_policy_configuration.xml b/audio/panther/config/audio_policy_configuration.xml index 208d290..4a96bda 100644 --- a/audio/panther/config/audio_policy_configuration.xml +++ b/audio/panther/config/audio_policy_configuration.xml @@ -64,6 +64,10 @@ + + + + sources="primary output,deep buffer,haptic,raw,mmap_no_irq_out,voip_rx,compressed_offload,immersive_out"/> + sources="primary output,deep buffer,haptic,voip_rx,compressed_offload,raw,mmap_no_irq_out,immersive_out"/> + sources="primary output,deep buffer,haptic,voip_rx,compressed_offload,raw,mmap_no_irq_out,immersive_out"/> + sources="primary output,deep buffer,haptic,voip_rx,compressed_offload,raw,mmap_no_irq_out,immersive_out"/> + sources="primary output,deep buffer,haptic,compressed_offload,voip_rx,raw,mmap_no_irq_out,immersive_out"/> + sources="primary output,deep buffer,haptic,compressed_offload,voip_rx,raw,mmap_no_irq_out,immersive_out"/> + sources="primary output,deep buffer,haptic,raw,mmap_no_irq_out,voip_rx,hifi_playback,compressed_offload,immersive_out"/> + sources="primary output,deep buffer,haptic,raw,mmap_no_irq_out,voip_rx,hifi_playback,compressed_offload,immersive_out"/> + + + + sources="primary output,deep buffer,haptic,raw,mmap_no_irq_out,voip_rx,compressed_offload,immersive_out"/> + sources="primary output,deep buffer,haptic,raw,mmap_no_irq_out,voip_rx,hifi_playback,compressed_offload,immersive_out"/> + sources="primary output,deep buffer,haptic,raw,mmap_no_irq_out,voip_rx,hifi_playback,compressed_offload,immersive_out"/> + + + + sources="primary output,deep buffer,haptic,raw,mmap_no_irq_out,voip_rx,compressed_offload,immersive_out"/> + sources="primary output,deep buffer,haptic,voip_rx,compressed_offload,raw,mmap_no_irq_out,immersive_out"/> + sources="primary output,deep buffer,haptic,voip_rx,compressed_offload,raw,mmap_no_irq_out,immersive_out"/> + sources="primary output,deep buffer,haptic,voip_rx,compressed_offload,raw,mmap_no_irq_out,immersive_out"/> + sources="primary output,deep buffer,haptic,raw,mmap_no_irq_out,voip_rx,hifi_playback,compressed_offload,immersive_out"/> + sources="primary output,deep buffer,haptic,raw,mmap_no_irq_out,voip_rx,hifi_playback,compressed_offload,immersive_out"/> + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + \ No newline at end of file diff --git a/device-cheetah.mk b/device-cheetah.mk index 4fb13a5..67b5944 100644 --- a/device-cheetah.mk +++ b/device-cheetah.mk @@ -146,8 +146,7 @@ PRODUCT_PROPERTY_OVERRIDES += \ # Spatial Audio PRODUCT_PACKAGES += \ - libspatialaudio \ - librondo + libspatialaudio # Bluetooth hci_inject test tool PRODUCT_PACKAGES_DEBUG += \ @@ -167,6 +166,10 @@ PRODUCT_COPY_FILES += \ PRODUCT_PACKAGES_DEBUG += \ sar_test +# declare use of spatial audio +PRODUCT_PROPERTY_OVERRIDES += \ + ro.audio.spatializer_enabled=true + # Keymaster HAL #LOCAL_KEYMASTER_PRODUCT_PACKAGE ?= android.hardware.keymaster@4.1-service diff --git a/device-panther.mk b/device-panther.mk index 4caf16c..4dd5c60 100644 --- a/device-panther.mk +++ b/device-panther.mk @@ -130,8 +130,7 @@ PRODUCT_PROPERTY_OVERRIDES += \ # Spatial Audio PRODUCT_PACKAGES += \ - libspatialaudio \ - librondo + libspatialaudio # Bluetooth hci_inject test tool PRODUCT_PACKAGES_DEBUG += \ @@ -151,6 +150,10 @@ PRODUCT_COPY_FILES += \ PRODUCT_PACKAGES_DEBUG += \ sar_test +# declare use of spatial audio +PRODUCT_PROPERTY_OVERRIDES += \ + ro.audio.spatializer_enabled=true + # Keymaster HAL #LOCAL_KEYMASTER_PRODUCT_PACKAGE ?= android.hardware.keymaster@4.1-service From a74a9c3cdef5208d6920abbc4f96d9e940af0922 Mon Sep 17 00:00:00 2001 From: Eric Laurent Date: Tue, 12 Jul 2022 17:38:25 +0200 Subject: [PATCH 04/71] fix the build for target rbc_product_config Use absolute file path instead of $(LOCAL_PATH) in audio_tables.mk Bug: 238741813 Test: make Change-Id: I9ee6d8450fa5a10b830502eb39ddd49ecd501ab7 --- audio/cheetah/audio-tables.mk | 2 +- audio/panther/audio-tables.mk | 2 +- 2 files changed, 2 insertions(+), 2 deletions(-) diff --git a/audio/cheetah/audio-tables.mk b/audio/cheetah/audio-tables.mk index faf9c90..de662dc 100644 --- a/audio/cheetah/audio-tables.mk +++ b/audio/cheetah/audio-tables.mk @@ -24,7 +24,7 @@ PRODUCT_COPY_FILES += \ device/google/pantah/audio/$(AUDIO_TABLE_FOLDER)/config/audio_policy_configuration_a2dp_offload_disabled.xml:$(TARGET_COPY_OUT_VENDOR)/etc/audio_policy_configuration_a2dp_offload_disabled.xml \ device/google/pantah/audio/$(AUDIO_TABLE_FOLDER)/config/audio_platform_configuration.xml:$(TARGET_COPY_OUT_VENDOR)/etc/audio_platform_configuration.xml \ device/google/pantah/audio/$(AUDIO_TABLE_FOLDER)/config/sound_trigger_configuration.xml:$(TARGET_COPY_OUT_VENDOR)/etc/sound_trigger_configuration.xml \ - $(LOCAL_PATH)/audio/$(AUDIO_TABLE_FOLDER)/config/bluetooth_with_le_audio_policy_configuration_7_0.xml:$(TARGET_COPY_OUT_VENDOR)/etc/bluetooth_audio_policy_configuration_7_0.xml \ + device/google/pantah/audio/$(AUDIO_TABLE_FOLDER)/config/bluetooth_with_le_audio_policy_configuration_7_0.xml:$(TARGET_COPY_OUT_VENDOR)/etc/bluetooth_audio_policy_configuration_7_0.xml \ device/google/pantah/audio/$(AUDIO_TABLE_FOLDER)/config/audio_policy_volumes.xml:$(TARGET_COPY_OUT_VENDOR)/etc/audio_policy_volumes.xml # AudioEffectHAL Configuration diff --git a/audio/panther/audio-tables.mk b/audio/panther/audio-tables.mk index fbabffa..e391950 100644 --- a/audio/panther/audio-tables.mk +++ b/audio/panther/audio-tables.mk @@ -24,7 +24,7 @@ PRODUCT_COPY_FILES += \ device/google/pantah/audio/$(AUDIO_TABLE_FOLDER)/config/audio_policy_configuration_a2dp_offload_disabled.xml:$(TARGET_COPY_OUT_VENDOR)/etc/audio_policy_configuration_a2dp_offload_disabled.xml \ device/google/pantah/audio/$(AUDIO_TABLE_FOLDER)/config/audio_platform_configuration.xml:$(TARGET_COPY_OUT_VENDOR)/etc/audio_platform_configuration.xml \ device/google/pantah/audio/$(AUDIO_TABLE_FOLDER)/config/sound_trigger_configuration.xml:$(TARGET_COPY_OUT_VENDOR)/etc/sound_trigger_configuration.xml \ - $(LOCAL_PATH)/audio/$(AUDIO_TABLE_FOLDER)/config/bluetooth_with_le_audio_policy_configuration_7_0.xml:$(TARGET_COPY_OUT_VENDOR)/etc/bluetooth_audio_policy_configuration_7_0.xml \ + device/google/pantah/audio/$(AUDIO_TABLE_FOLDER)/config/bluetooth_with_le_audio_policy_configuration_7_0.xml:$(TARGET_COPY_OUT_VENDOR)/etc/bluetooth_audio_policy_configuration_7_0.xml \ device/google/pantah/audio/$(AUDIO_TABLE_FOLDER)/config/audio_policy_volumes.xml:$(TARGET_COPY_OUT_VENDOR)/etc/audio_policy_volumes.xml # AudioEffectHAL Configuration From 9ed0780a8886fa4b26a5d3076e132955f0abf214 Mon Sep 17 00:00:00 2001 From: Jasmine Cha Date: Wed, 6 Jul 2022 14:27:01 +0800 Subject: [PATCH 05/71] audio: refactor BAACL Bug: 236807658 Test: BAACL control test audio_waves_custom_actions_test audio_adapted_info_device_test audio_adapted_info_features_tests audio_adapted_info_features_device_tests Signed-off-by: Jasmine Cha Change-Id: I3dbbe745572b8db289db2256c7bf51e23027190e --- audio/cheetah/config/audio_platform_configuration.xml | 7 +++++-- audio/panther/config/audio_platform_configuration.xml | 7 +++++-- 2 files changed, 10 insertions(+), 4 deletions(-) diff --git a/audio/cheetah/config/audio_platform_configuration.xml b/audio/cheetah/config/audio_platform_configuration.xml index 20808d9..165ea71 100644 --- a/audio/cheetah/config/audio_platform_configuration.xml +++ b/audio/cheetah/config/audio_platform_configuration.xml @@ -242,7 +242,10 @@ - + + + + @@ -296,7 +299,7 @@ - + diff --git a/audio/panther/config/audio_platform_configuration.xml b/audio/panther/config/audio_platform_configuration.xml index 20808d9..165ea71 100644 --- a/audio/panther/config/audio_platform_configuration.xml +++ b/audio/panther/config/audio_platform_configuration.xml @@ -242,7 +242,10 @@ - + + + + @@ -296,7 +299,7 @@ - + From 6834a1034cf5604fbb5dbf947e450676ca67bab9 Mon Sep 17 00:00:00 2001 From: millerliang Date: Thu, 14 Jul 2022 08:57:31 +0000 Subject: [PATCH 06/71] audio: apply new pcm id for immersive output Change to use pcm id 30 for immersive output, which is using raw path in AoC to get lower roundtrip latency. Bug: 237677573 Test: spatial audio playback Change-Id: I6519f75daf2f65dc8f1e2a4a3827f8956f563c35 --- audio/cheetah/config/audio_platform_configuration.xml | 2 +- audio/cheetah/config/audio_policy_configuration.xml | 2 +- .../audio_policy_configuration_a2dp_offload_disabled.xml | 2 +- .../audio_policy_configuration_le_offload_disabled.xml | 2 +- audio/cheetah/config/mixer_paths.xml | 9 ++++++--- audio/panther/config/audio_platform_configuration.xml | 2 +- audio/panther/config/audio_policy_configuration.xml | 2 +- .../audio_policy_configuration_a2dp_offload_disabled.xml | 2 +- .../audio_policy_configuration_le_offload_disabled.xml | 2 +- audio/panther/config/mixer_paths.xml | 9 ++++++--- 10 files changed, 20 insertions(+), 14 deletions(-) diff --git a/audio/cheetah/config/audio_platform_configuration.xml b/audio/cheetah/config/audio_platform_configuration.xml index 165ea71..96e94ef 100644 --- a/audio/cheetah/config/audio_platform_configuration.xml +++ b/audio/cheetah/config/audio_platform_configuration.xml @@ -184,7 +184,7 @@ - + diff --git a/audio/cheetah/config/audio_policy_configuration.xml b/audio/cheetah/config/audio_policy_configuration.xml index 4a96bda..9932b6f 100644 --- a/audio/cheetah/config/audio_policy_configuration.xml +++ b/audio/cheetah/config/audio_policy_configuration.xml @@ -65,7 +65,7 @@ samplingRates="48000" channelMasks="AUDIO_CHANNEL_OUT_STEREO"/> - - - + @@ -152,6 +153,7 @@ + @@ -163,6 +165,7 @@ + @@ -450,15 +453,15 @@ - + - + - + diff --git a/audio/panther/config/audio_platform_configuration.xml b/audio/panther/config/audio_platform_configuration.xml index 165ea71..96e94ef 100644 --- a/audio/panther/config/audio_platform_configuration.xml +++ b/audio/panther/config/audio_platform_configuration.xml @@ -184,7 +184,7 @@ - + diff --git a/audio/panther/config/audio_policy_configuration.xml b/audio/panther/config/audio_policy_configuration.xml index 4a96bda..9932b6f 100644 --- a/audio/panther/config/audio_policy_configuration.xml +++ b/audio/panther/config/audio_policy_configuration.xml @@ -65,7 +65,7 @@ samplingRates="48000" channelMasks="AUDIO_CHANNEL_OUT_STEREO"/> - - - + @@ -152,6 +153,7 @@ + @@ -163,6 +165,7 @@ + @@ -450,15 +453,15 @@ - + - + - + From 8e4ed25ff9affd8a720aacdc2489fc63aebfb3fc Mon Sep 17 00:00:00 2001 From: Robin Peng Date: Thu, 14 Jul 2022 21:22:30 +0800 Subject: [PATCH 07/71] init: set vendor.all.modules.ready and vendor.all.devices.ready migrated from init.gs201.rc Bug: 238853979 Signed-off-by: Robin Peng Change-Id: I4882892261dd42791d42d51e162e6ee9ffd25615 --- init.insmod.cheetah.cfg | 2 ++ init.insmod.cloudripper.cfg | 2 ++ init.insmod.panther.cfg | 2 ++ init.insmod.ravenclaw.cfg | 2 ++ 4 files changed, 8 insertions(+) diff --git a/init.insmod.cheetah.cfg b/init.insmod.cheetah.cfg index 5f572ff..7487e1e 100644 --- a/init.insmod.cheetah.cfg +++ b/init.insmod.cheetah.cfg @@ -15,3 +15,5 @@ modprobe|snd-soc-cs40l26.ko # All device specific modules loaded setprop|vendor.device.modules.ready +setprop|vendor.all.modules.ready +setprop|vendor.all.devices.ready diff --git a/init.insmod.cloudripper.cfg b/init.insmod.cloudripper.cfg index fa79138..4d6ab6f 100644 --- a/init.insmod.cloudripper.cfg +++ b/init.insmod.cloudripper.cfg @@ -16,3 +16,5 @@ modprobe|snd-soc-cs40l26.ko # All device specific modules loaded setprop|vendor.device.modules.ready +setprop|vendor.all.modules.ready +setprop|vendor.all.devices.ready diff --git a/init.insmod.panther.cfg b/init.insmod.panther.cfg index 1c26e62..c82a69e 100644 --- a/init.insmod.panther.cfg +++ b/init.insmod.panther.cfg @@ -15,3 +15,5 @@ modprobe|snd-soc-cs40l26.ko # All device specific modules loaded setprop|vendor.device.modules.ready +setprop|vendor.all.modules.ready +setprop|vendor.all.devices.ready diff --git a/init.insmod.ravenclaw.cfg b/init.insmod.ravenclaw.cfg index 6327abc..b861609 100644 --- a/init.insmod.ravenclaw.cfg +++ b/init.insmod.ravenclaw.cfg @@ -14,3 +14,5 @@ modprobe|haptics-cs40l2x.ko # All device specific modules loaded setprop|vendor.device.modules.ready +setprop|vendor.all.modules.ready +setprop|vendor.all.devices.ready From 8ce25a85512b23ed7acd1b25993857c7d03e4e88 Mon Sep 17 00:00:00 2001 From: Omer Osman Date: Sun, 3 Jul 2022 18:37:04 +0000 Subject: [PATCH 08/71] Add support for Opus as a BT A2DP Offload codec Bug: 226441860 Test: Sink device using bds-dev Change-Id: Ib7395300b01d137a5156be5bad5f311d55b03f59 --- audio/cheetah/config/audio_policy_configuration.xml | 6 +++--- .../audio_policy_configuration_le_offload_disabled.xml | 6 +++--- audio/cloudripper/config/audio_policy_configuration.xml | 6 +++--- audio/panther/config/audio_policy_configuration.xml | 6 +++--- .../audio_policy_configuration_le_offload_disabled.xml | 6 +++--- audio/ravenclaw/config/audio_policy_configuration.xml | 6 +++--- device-cheetah.mk | 2 +- device-cloudripper.mk | 2 +- device-panther.mk | 2 +- device-ravenclaw.mk | 2 +- 10 files changed, 22 insertions(+), 22 deletions(-) diff --git a/audio/cheetah/config/audio_policy_configuration.xml b/audio/cheetah/config/audio_policy_configuration.xml index 9932b6f..98467c4 100644 --- a/audio/cheetah/config/audio_policy_configuration.xml +++ b/audio/cheetah/config/audio_policy_configuration.xml @@ -163,17 +163,17 @@ + encodedFormats="AUDIO_FORMAT_OPUS AUDIO_FORMAT_AAC AUDIO_FORMAT_SBC"> + encodedFormats="AUDIO_FORMAT_OPUS AUDIO_FORMAT_AAC AUDIO_FORMAT_SBC"> + encodedFormats="AUDIO_FORMAT_OPUS AUDIO_FORMAT_AAC AUDIO_FORMAT_SBC"> diff --git a/audio/cheetah/config/audio_policy_configuration_le_offload_disabled.xml b/audio/cheetah/config/audio_policy_configuration_le_offload_disabled.xml index 7bdfbf4..675d804 100644 --- a/audio/cheetah/config/audio_policy_configuration_le_offload_disabled.xml +++ b/audio/cheetah/config/audio_policy_configuration_le_offload_disabled.xml @@ -163,17 +163,17 @@ + encodedFormats="AUDIO_FORMAT_OPUS AUDIO_FORMAT_AAC AUDIO_FORMAT_SBC"> + encodedFormats="AUDIO_FORMAT_OPUS AUDIO_FORMAT_AAC AUDIO_FORMAT_SBC"> + encodedFormats="AUDIO_FORMAT_OPUS AUDIO_FORMAT_AAC AUDIO_FORMAT_SBC"> diff --git a/audio/cloudripper/config/audio_policy_configuration.xml b/audio/cloudripper/config/audio_policy_configuration.xml index 6a88c0a..c26066a 100644 --- a/audio/cloudripper/config/audio_policy_configuration.xml +++ b/audio/cloudripper/config/audio_policy_configuration.xml @@ -158,17 +158,17 @@ + encodedFormats="AUDIO_FORMAT_OPUS AUDIO_FORMAT_AAC AUDIO_FORMAT_SBC"> + encodedFormats="AUDIO_FORMAT_OPUS AUDIO_FORMAT_AAC AUDIO_FORMAT_SBC"> + encodedFormats="AUDIO_FORMAT_OPUS AUDIO_FORMAT_AAC AUDIO_FORMAT_SBC"> diff --git a/audio/panther/config/audio_policy_configuration.xml b/audio/panther/config/audio_policy_configuration.xml index 9932b6f..98467c4 100644 --- a/audio/panther/config/audio_policy_configuration.xml +++ b/audio/panther/config/audio_policy_configuration.xml @@ -163,17 +163,17 @@ + encodedFormats="AUDIO_FORMAT_OPUS AUDIO_FORMAT_AAC AUDIO_FORMAT_SBC"> + encodedFormats="AUDIO_FORMAT_OPUS AUDIO_FORMAT_AAC AUDIO_FORMAT_SBC"> + encodedFormats="AUDIO_FORMAT_OPUS AUDIO_FORMAT_AAC AUDIO_FORMAT_SBC"> diff --git a/audio/panther/config/audio_policy_configuration_le_offload_disabled.xml b/audio/panther/config/audio_policy_configuration_le_offload_disabled.xml index 7bdfbf4..675d804 100644 --- a/audio/panther/config/audio_policy_configuration_le_offload_disabled.xml +++ b/audio/panther/config/audio_policy_configuration_le_offload_disabled.xml @@ -163,17 +163,17 @@ + encodedFormats="AUDIO_FORMAT_OPUS AUDIO_FORMAT_AAC AUDIO_FORMAT_SBC"> + encodedFormats="AUDIO_FORMAT_OPUS AUDIO_FORMAT_AAC AUDIO_FORMAT_SBC"> + encodedFormats="AUDIO_FORMAT_OPUS AUDIO_FORMAT_AAC AUDIO_FORMAT_SBC"> diff --git a/audio/ravenclaw/config/audio_policy_configuration.xml b/audio/ravenclaw/config/audio_policy_configuration.xml index 63084ef..4106f76 100644 --- a/audio/ravenclaw/config/audio_policy_configuration.xml +++ b/audio/ravenclaw/config/audio_policy_configuration.xml @@ -158,17 +158,17 @@ + encodedFormats="AUDIO_FORMAT_OPUS AUDIO_FORMAT_AAC AUDIO_FORMAT_SBC"> + encodedFormats="AUDIO_FORMAT_OPUS AUDIO_FORMAT_AAC AUDIO_FORMAT_SBC"> + encodedFormats="AUDIO_FORMAT_OPUS AUDIO_FORMAT_AAC AUDIO_FORMAT_SBC"> diff --git a/device-cheetah.mk b/device-cheetah.mk index 9d34f9b..6846d80 100644 --- a/device-cheetah.mk +++ b/device-cheetah.mk @@ -142,7 +142,7 @@ PRODUCT_COPY_FILES += \ PRODUCT_PROPERTY_OVERRIDES += \ ro.bluetooth.a2dp_offload.supported=true \ persist.bluetooth.a2dp_offload.disabled=false \ - persist.bluetooth.a2dp_offload.cap=sbc-aac-aptx-aptxhd-ldac + persist.bluetooth.a2dp_offload.cap=sbc-aac-aptx-aptxhd-ldac-opus # Spatial Audio PRODUCT_PACKAGES += \ diff --git a/device-cloudripper.mk b/device-cloudripper.mk index 025cdbf..c045a35 100644 --- a/device-cloudripper.mk +++ b/device-cloudripper.mk @@ -98,7 +98,7 @@ PRODUCT_COPY_FILES += \ PRODUCT_PROPERTY_OVERRIDES += \ ro.bluetooth.a2dp_offload.supported=true \ persist.bluetooth.a2dp_offload.disabled=false \ - persist.bluetooth.a2dp_offload.cap=sbc-aac-aptx-aptxhd-ldac + persist.bluetooth.a2dp_offload.cap=sbc-aac-aptx-aptxhd-ldac-opus # Spatial Audio PRODUCT_PACKAGES += \ diff --git a/device-panther.mk b/device-panther.mk index d95d2d4..302a8c9 100644 --- a/device-panther.mk +++ b/device-panther.mk @@ -126,7 +126,7 @@ PRODUCT_COPY_FILES += \ PRODUCT_PROPERTY_OVERRIDES += \ ro.bluetooth.a2dp_offload.supported=true \ persist.bluetooth.a2dp_offload.disabled=false \ - persist.bluetooth.a2dp_offload.cap=sbc-aac-aptx-aptxhd-ldac + persist.bluetooth.a2dp_offload.cap=sbc-aac-aptx-aptxhd-ldac-opus # Spatial Audio PRODUCT_PACKAGES += \ diff --git a/device-ravenclaw.mk b/device-ravenclaw.mk index 6fd96ea..1c1ac1f 100644 --- a/device-ravenclaw.mk +++ b/device-ravenclaw.mk @@ -103,7 +103,7 @@ PRODUCT_COPY_FILES += \ PRODUCT_PROPERTY_OVERRIDES += \ ro.bluetooth.a2dp_offload.supported=true \ persist.bluetooth.a2dp_offload.disabled=false \ - persist.bluetooth.a2dp_offload.cap=sbc-aac-aptx-aptxhd-ldac + persist.bluetooth.a2dp_offload.cap=sbc-aac-aptx-aptxhd-ldac-opus # Keymaster HAL #LOCAL_KEYMASTER_PRODUCT_PACKAGE ?= android.hardware.keymaster@4.1-service From 8d5dc506a776efc8fb01fc7cc43d2135ae861f57 Mon Sep 17 00:00:00 2001 From: Sam Ou Date: Thu, 23 Jun 2022 04:03:57 +0000 Subject: [PATCH 09/71] power_profile: update modem power numbers Bug: 209525694 Signed-off-by: Sam Ou Change-Id: Ie685e86feeb0ed3719b5cdebccd0a2218e2a2a6d --- .../base/core/res/res/xml/power_profile.xml | 16 ++++++++-------- .../base/core/res/res/xml/power_profile.xml | 16 ++++++++-------- 2 files changed, 16 insertions(+), 16 deletions(-) diff --git a/cheetah/overlay/frameworks/base/core/res/res/xml/power_profile.xml b/cheetah/overlay/frameworks/base/core/res/res/xml/power_profile.xml index 68584f6..469ef39 100644 --- a/cheetah/overlay/frameworks/base/core/res/res/xml/power_profile.xml +++ b/cheetah/overlay/frameworks/base/core/res/res/xml/power_profile.xml @@ -173,15 +173,15 @@ 75 - 0 - 156 - 145 + 2.5 + 4.5 + 169 - 153 - 212 - 292 - 359 - 471 + 223 + 243 + 298 + 573 + 668 3700 diff --git a/panther/overlay/frameworks/base/core/res/res/xml/power_profile.xml b/panther/overlay/frameworks/base/core/res/res/xml/power_profile.xml index f84c9bd..9bd7052 100644 --- a/panther/overlay/frameworks/base/core/res/res/xml/power_profile.xml +++ b/panther/overlay/frameworks/base/core/res/res/xml/power_profile.xml @@ -173,15 +173,15 @@ 75 - 0 - 156 - 145 + 2.5 + 4.5 + 169 - 153 - 212 - 292 - 359 - 471 + 223 + 243 + 298 + 573 + 668 3700 From 26c0da4f2ba41cb56303278f799da5b804e9eef5 Mon Sep 17 00:00:00 2001 From: Carter Hsu Date: Tue, 28 Jun 2022 14:14:06 +0800 Subject: [PATCH 10/71] audio: separate Fortemedia Stereo VoIP tuning 1. In case the Fortemedia CL conflict between tm-qpr and tm-d1, separate the Fortemedia tuning. 2. Enable stereo VoIP on speaker and usb path 3. Reserved 2(VoIP use case) in handsfree and headset mode changed to stereo processing. 4. FNS for NB/WB across all modes changed to fulfill CCA settings. Bug: 237230890 Test: Verified at b/237230890#comment14 Signed-off-by: Carter Hsu Change-Id: I10303abdce6ef56414db0ce7b457efcd415bd786 --- audio/cheetah/audio-tables.mk | 18 +- .../config/audio_platform_configuration.xml | 2 +- .../tuning/fortemedia_stereo/BLUETOOTH.dat | Bin 0 -> 276978 bytes .../tuning/fortemedia_stereo/BLUETOOTH.mods | 69425 ++++++++++ .../tuning/fortemedia_stereo/HANDSET.dat | Bin 0 -> 255674 bytes .../tuning/fortemedia_stereo/HANDSET.mods | 64085 +++++++++ .../tuning/fortemedia_stereo/HANDSFREE.dat | Bin 0 -> 117198 bytes .../tuning/fortemedia_stereo/HANDSFREE.mods | 29375 ++++ .../tuning/fortemedia_stereo/HEADSET.dat | Bin 0 -> 426106 bytes .../tuning/fortemedia_stereo/HEADSET.mods | 106805 +++++++++++++++ .../cheetah/tuning/fortemedia_stereo/mcps.dat | Bin 0 -> 292 bytes audio/panther/audio-tables.mk | 18 +- .../config/audio_platform_configuration.xml | 2 +- .../tuning/fortemedia_stereo/BLUETOOTH.dat | Bin 0 -> 276978 bytes .../tuning/fortemedia_stereo/BLUETOOTH.mods | 69425 ++++++++++ .../tuning/fortemedia_stereo/HANDSET.dat | Bin 0 -> 255674 bytes .../tuning/fortemedia_stereo/HANDSET.mods | 64085 +++++++++ .../tuning/fortemedia_stereo/HANDSFREE.dat | Bin 0 -> 117198 bytes .../tuning/fortemedia_stereo/HANDSFREE.mods | 29375 ++++ .../tuning/fortemedia_stereo/HEADSET.dat | Bin 0 -> 426106 bytes .../tuning/fortemedia_stereo/HEADSET.mods | 106805 +++++++++++++++ .../panther/tuning/fortemedia_stereo/mcps.dat | Bin 0 -> 292 bytes 22 files changed, 539400 insertions(+), 20 deletions(-) create mode 100644 audio/cheetah/tuning/fortemedia_stereo/BLUETOOTH.dat create mode 100644 audio/cheetah/tuning/fortemedia_stereo/BLUETOOTH.mods create mode 100644 audio/cheetah/tuning/fortemedia_stereo/HANDSET.dat create mode 100644 audio/cheetah/tuning/fortemedia_stereo/HANDSET.mods create mode 100644 audio/cheetah/tuning/fortemedia_stereo/HANDSFREE.dat create mode 100644 audio/cheetah/tuning/fortemedia_stereo/HANDSFREE.mods create mode 100644 audio/cheetah/tuning/fortemedia_stereo/HEADSET.dat create mode 100644 audio/cheetah/tuning/fortemedia_stereo/HEADSET.mods create mode 100644 audio/cheetah/tuning/fortemedia_stereo/mcps.dat create mode 100644 audio/panther/tuning/fortemedia_stereo/BLUETOOTH.dat create mode 100644 audio/panther/tuning/fortemedia_stereo/BLUETOOTH.mods create mode 100644 audio/panther/tuning/fortemedia_stereo/HANDSET.dat create mode 100644 audio/panther/tuning/fortemedia_stereo/HANDSET.mods create mode 100644 audio/panther/tuning/fortemedia_stereo/HANDSFREE.dat create mode 100644 audio/panther/tuning/fortemedia_stereo/HANDSFREE.mods create mode 100644 audio/panther/tuning/fortemedia_stereo/HEADSET.dat create mode 100644 audio/panther/tuning/fortemedia_stereo/HEADSET.mods create mode 100644 audio/panther/tuning/fortemedia_stereo/mcps.dat diff --git a/audio/cheetah/audio-tables.mk b/audio/cheetah/audio-tables.mk index de662dc..3acd5ac 100644 --- a/audio/cheetah/audio-tables.mk +++ b/audio/cheetah/audio-tables.mk @@ -44,21 +44,21 @@ PRODUCT_COPY_FILES += $(call copy-files,$(wildcard $(SPK_FIRMWARE_FULL_PATH)/*) # Audio tuning PRODUCT_COPY_FILES += \ device/google/pantah/audio/$(AUDIO_TABLE_FOLDER)/tuning/bluenote/recording.gatf:$(TARGET_COPY_OUT_VENDOR)/etc/aoc/recording.gatf \ - device/google/pantah/audio/$(AUDIO_TABLE_FOLDER)/tuning/fortemedia/BLUETOOTH.dat:$(TARGET_COPY_OUT_VENDOR)/etc/aoc/BLUETOOTH.dat \ - device/google/pantah/audio/$(AUDIO_TABLE_FOLDER)/tuning/fortemedia/HANDSFREE.dat:$(TARGET_COPY_OUT_VENDOR)/etc/aoc/HANDSFREE.dat \ - device/google/pantah/audio/$(AUDIO_TABLE_FOLDER)/tuning/fortemedia/HANDSET.dat:$(TARGET_COPY_OUT_VENDOR)/etc/aoc/HANDSET.dat \ - device/google/pantah/audio/$(AUDIO_TABLE_FOLDER)/tuning/fortemedia/HEADSET.dat:$(TARGET_COPY_OUT_VENDOR)/etc/aoc/HEADSET.dat \ - device/google/pantah/audio/$(AUDIO_TABLE_FOLDER)/tuning/fortemedia/mcps.dat:$(TARGET_COPY_OUT_VENDOR)/etc/aoc/mcps.dat \ + device/google/pantah/audio/$(AUDIO_TABLE_FOLDER)/tuning/fortemedia_stereo/BLUETOOTH.dat:$(TARGET_COPY_OUT_VENDOR)/etc/aoc/BLUETOOTH.dat \ + device/google/pantah/audio/$(AUDIO_TABLE_FOLDER)/tuning/fortemedia_stereo/HANDSFREE.dat:$(TARGET_COPY_OUT_VENDOR)/etc/aoc/HANDSFREE.dat \ + device/google/pantah/audio/$(AUDIO_TABLE_FOLDER)/tuning/fortemedia_stereo/HANDSET.dat:$(TARGET_COPY_OUT_VENDOR)/etc/aoc/HANDSET.dat \ + device/google/pantah/audio/$(AUDIO_TABLE_FOLDER)/tuning/fortemedia_stereo/HEADSET.dat:$(TARGET_COPY_OUT_VENDOR)/etc/aoc/HEADSET.dat \ + device/google/pantah/audio/$(AUDIO_TABLE_FOLDER)/tuning/fortemedia_stereo/mcps.dat:$(TARGET_COPY_OUT_VENDOR)/etc/aoc/mcps.dat \ device/google/pantah/audio/$(AUDIO_TABLE_FOLDER)/tuning/waves/waves_config.ini:$(TARGET_COPY_OUT_VENDOR)/etc/waves_config.ini \ device/google/pantah/audio/$(AUDIO_TABLE_FOLDER)/tuning/waves/waves_preset.mps:$(TARGET_COPY_OUT_VENDOR)/etc/waves_preset.mps # userdebug specific ifneq (,$(filter userdebug eng, $(TARGET_BUILD_VARIANT))) PRODUCT_COPY_FILES += \ - device/google/pantah/audio/$(AUDIO_TABLE_FOLDER)/tuning/fortemedia/BLUETOOTH.mods:$(TARGET_COPY_OUT_VENDOR)/etc/aoc/BLUETOOTH.mods \ - device/google/pantah/audio/$(AUDIO_TABLE_FOLDER)/tuning/fortemedia/HANDSFREE.mods:$(TARGET_COPY_OUT_VENDOR)/etc/aoc/HANDSFREE.mods \ - device/google/pantah/audio/$(AUDIO_TABLE_FOLDER)/tuning/fortemedia/HANDSET.mods:$(TARGET_COPY_OUT_VENDOR)/etc/aoc/HANDSET.mods \ - device/google/pantah/audio/$(AUDIO_TABLE_FOLDER)/tuning/fortemedia/HEADSET.mods:$(TARGET_COPY_OUT_VENDOR)/etc/aoc/HEADSET.mods + device/google/pantah/audio/$(AUDIO_TABLE_FOLDER)/tuning/fortemedia_stereo/BLUETOOTH.mods:$(TARGET_COPY_OUT_VENDOR)/etc/aoc/BLUETOOTH.mods \ + device/google/pantah/audio/$(AUDIO_TABLE_FOLDER)/tuning/fortemedia_stereo/HANDSFREE.mods:$(TARGET_COPY_OUT_VENDOR)/etc/aoc/HANDSFREE.mods \ + device/google/pantah/audio/$(AUDIO_TABLE_FOLDER)/tuning/fortemedia_stereo/HANDSET.mods:$(TARGET_COPY_OUT_VENDOR)/etc/aoc/HANDSET.mods \ + device/google/pantah/audio/$(AUDIO_TABLE_FOLDER)/tuning/fortemedia_stereo/HEADSET.mods:$(TARGET_COPY_OUT_VENDOR)/etc/aoc/HEADSET.mods #Bluenote files PRODUCT_COPY_FILES += \ diff --git a/audio/cheetah/config/audio_platform_configuration.xml b/audio/cheetah/config/audio_platform_configuration.xml index 96e94ef..dd13805 100644 --- a/audio/cheetah/config/audio_platform_configuration.xml +++ b/audio/cheetah/config/audio_platform_configuration.xml @@ -301,7 +301,7 @@ - + diff --git a/audio/cheetah/tuning/fortemedia_stereo/BLUETOOTH.dat b/audio/cheetah/tuning/fortemedia_stereo/BLUETOOTH.dat new file mode 100644 index 0000000000000000000000000000000000000000..61d30f8cd013106e4330e135c68e295983358bbf GIT binary patch literal 276978 zcmeF)2|!fU9>?+jId^~o2N)F<6me`(G?!7V%uq)~#Wixvts)n)GQ(Yy%Jp zS?=v+Wo2b$Wo0F0`(9e+R+(GYYvX-K1{?_y4REac-ut|JnHgs0-gEEF9OuXX->Kh) zz1#K3%M+zlrvvMM{U!3rSvJZ4Y1gifGOI!U`tIEh5wStuomJ`o1YU<2QJjbNjMp& z;8fH@eI%j*kJ*rCcpA^J5kEIZ6EuYz&Cnc4Xo1sl2F^rFoP}068_8&mHfReE+Mzu< zAO#)K37wIOF6fGG=#C!fiF1&KbI}XE(Fc9e59gsj24EltVKC0e1-KCDxClcq6vHqa z8MqiDa0xDDzg>ortY3~%xB{6NjWLp!Jr?5_sqt*l1V&+^?8%#i$*f<=ZKfa#S79o9 zK3jTCFxdrOkxA3ItLZ$QtGVtPT#M^41J~mQnceV4+12+Z)^Em4+=5xSl~KBlp}ZZl zaR>K#Cx_G=4z0PEhaAkuU08s-aSs+^5f)MhOJdIU&2G8O-tj6n$G(4`-~WJ9=tGtt;bVM)Pw^Q(#}{1xCHv+pSykz4ncHfk zWY*XuuAbk>+VF1~-_7`r+il_gwzAxY?J}e44sQEB>p$Q}?8Hylh20{1_K57;EAs0; zk^Mij+>c-IEB?oR{SCk44<7qZ{DnMzms3kCB_0g}HiRG)VXz}yNkoJasRW10s}rfj z6{T_}^YY`b)8SzOnO z=XW-eRYpc@v_V^y6X#*sj_2JT9gu>K=!DKlMHlX)E4raOdY~uHK^o3gGPM_aqYwI` zAI?L648TCOPYqIH8>|*apU?6FrQ|}MS328w5r$wWhG94|RIcMyM&)F#bp@D z&zGx(A){1;T%l%E%~W$+jaH^(jA|}pRiD=5R3kNBZ3vs7W(}XnbDM<8YMork?Wgej zS-1*Qk*z$TCcK!YW~u4?-ql=w4X(v?n1SnY18&4kxEV8X3uY;&+{*Gc+>Y6d*&Vo3 z)zfp-pW#j4$pHw+kO|fS)jyzxAIiFM-7yPJikR;wpb+@OH`a*%GfPa8EUx_ z*S)OY$8GOd(((ar^B|W!#PRho$HOCx<)d7-0*~QwJb{&XlKuJ=$LG^3Cwvv#^$eFi zi|15=tj6;kBQM}ZE?c8k%1b^|h?O%KB@pzs~wP*56?LP1fIHeLd^BtiR3r zJFIVD{ax1IWBq;BKVbbs)<0tXV>L#7!uEZtaw0!d@nN6i3uWprl}CN09&GqE&vPTU z-^BUy4a;w_8Q)F9~=jNa=iS-?eZWxhK~%q7{GuHAqYhn>Z6u%$T&Rnaa57H8si=qgNJIlP#A#@R z#%O}3aHAQTBMB{Vx^~GKIyLo7w8U9xg|m^2)@Xya@Sq*qqXSaV5uMN(spx{P=!Wj- zfu20hIY`5~=!M?sgTCm8^UxmyFc5<<80X^xT!?gBgdrG;VHl1KT+DWi;IS^jrML_u zaXCie3S?q5#$YVQVLT>aA|_!nuEZ2%;VMi;HcTGJi)omSt8opk#dVm0>v02a#7(#v zGjR)M;a1#++c6t=;7-iJT()5zkCTJ>xC;w#H}1hgEW%pia6cZvgLnuJ z;}JZH6?lxtc^pq*C7#4ncp9tl44%bvSdHiL0$#)#yo8tW3fAIPyoT4Y4sWmxZ}K>A zVLfv3Hr~Moyo>knK0d&Q_y`~46MTx#@HxJ~m-q@_VhC{-PXt5iEvcrw9vLlRE*_8}&Irur!Xq_Eph&viiR7MqJMRrxhpc<+h4-cfH#9 z(F9EmEpDT;YGzE5=1AgkTHth?fiuw(XQ36&MzSGUt+}r@JcqU{JzUlf?a=`#=!j0} zj8t?%S9C*n^gvIXgEX9rUg(WJ=!j>Z^_ z#W;+|1WYv6$s{A^)5%7ikSmS6>?uZOjVwdfT!pE|`t{kyyiZMT=fyNk$JMw7*Wx;$dEySZXKPR9L>n`)*;dQzHllb{$oWf(AYPzJJnVMQ3iD-a^ zI1P=^7){U=ZZt!4B%uXP#~C;iEpZlF;cO(MHQMl4ZQ(&Xv_}V|pd&h=Gg8q7UC|BQ z(E~kk4$^QgdZ9P^pfCF2JoGnXWq|3Hfo7TvGEEt5+T?sw(k{S-NXJE{3>$)>7>41d zxH51tM&J@$ipww(mvg_Pa0N0k+BBoan9_2rDGkS&GHN_yHi3ORk?SU5GOolFQ&g5I zSyyo%Q+Y1gEKSoPUap&FI%PV`t8opk#dVm0>v02a#7(#vGjR)M;a1#++c6t=;7-iJ zT+Blb=Ho7&TPO}5TY<;Lp~u6~Z<}@89Qn8@7;kGFj_>&!<3I1LaX7x?P}dpq6+6u3wVBa;~p$zp0kMMVm{k0!BQ;4 za^^PoGIzRq&b=(~JxG5NKYaEX6`5WUu@2qh+zT;5W8VBB|j{p1FnbtT2#W)PI#vv%i zVV*S(K`{=Z@;@IJWHUVh*-YU-1=&mjKr&XeTy=%Pr8Y7CVK#FKNx)jgWiy?%_{u6C zwRxNb)Pajfugmfzp25j1Phoi~>Y+XoxvT-phTQHn)*GQQnxHA%XoluUk}pD9kQO~% z7R8;xROCz^t0iBNoyB#na5j?BT1M_{!wzUG;_-05?a&?_kb;ir#O*puMyph59nyvM zuIPsD=z*R%2WdDLz0ezd&=>u19{OVd24WBf<9u9z3z3eCFa$#}48xIui!lP1;8MOO zyi6W(jAZ?CjFJtuD|r5ytdGVRjKw(i#(3`a&}=5(L2=tDjBXYWc@?Izp8~R(Y18<+ zZ92EPTI_NS$H290*>(IpgMD~C_gji=rn;SdIvaQJaCh>1b1;|ZJr6mUkGrq{cQdWK z2MZa(MLf=8p3@TYh)Y>t#^Wt#{az8*ePXKnWgXefFG3!ajEsl4uH#~19AFYy)6BR`wj-L~mKHdD#B+;%h1>pS+(7H+eZ z+i$~m5{~)V%)IO$`1wcdWLtj1F4lL8{JMwu#a`?qit#hc{rH8;f5rb8%ip-q-|+{} z?N63}A&+DnPop&1Oj`t*wo0lU*-UXoB1%biH2F9u*}KY0>{U<|F{p;>Tt_z38LOOR zGiyjq#jApDs+04phGpmrztSl}SO*S)!W0HU+%M?lB>vO zUPU%@GTF?l2C|>YX4(g<2NKR#66()p>U1u<2tzOw!^kfVXP;*9m=`M-$ve(}6+$*M zAt0MMOh&0RvYC0=nHWu`a*X=X7^^lm8K)Baj_0xon8@$uXEPT@=VvqRA7&|@3^~cE z>Y>PNl|eQ$gKTD!F-_%=%@pU=Z0|Mv-nIPxb!^8Bp2zk4e1kIm*-Y)rX2#Cs`dd^g z$wwR6%$2@urssApn@tY%4)T9@k`bN5&tx-Yo+6udXf`wUZncVRW?DfuQ!OT6xI|qk zOVzIp$!5xOo`*l1Dfb`9W^QcqAoukU9>yc=t4CR`z+)UQkE@J&PpI5RE6J!n$z}Q3 zOtKk=WHXb=W|GYym-zzzp3UU^=lWOi8eYdbyn#3I7LG2PDgJDxq~&Kb8>ufi4!-29 z`-)@iYn3#1BipeF-zX2+OjkfQGmLDe@@F$=8aw#C?|J+m*rz|T+^J?7Ke61UHj>Sh ztUavnMSeDuY!>Ukkk9;;+aErg$%}{P1%Zf@*10VV9Y!|OMmEz3$Y#!M6|U#DiqMUw z{ym$SR5d@FX(OBIl&U(jMvRv9YFb)UC$Cw9`;FDP!{T_1nq)w0k)kqf zVYEw&tFHcJz)9TZWSoLiQ4jTzs58lCW|GZxlFiH{o4JB)W=2#Koklh@VxpVdG(&SF zp#@IovChza`kkq}^=zqo_Bcy->(NRlCzH)gPSzdBW}e-qjc)30tCNyEOOiwhNsEjIxq*paoO^rb{R3{5q{@F|? z*-Qy7KAXwkW*EG2@H|S+W^(@X{M#FYqdOS6-BZ~9j_8EWC_bBcXF)bor5Uaw*-T9~ z(?&MaNj6hr$!5lq%}ghonNBv-Gni$5HZvzKKbx8BxXAb{dI-;RD33P`!;wK2vq(1c z2eO&Yzh^Uf|L68&jHIz+`JHhXj|rG)B$CaPHIogp+5B$t+03&}_OcDr43{z8NF$qR zBb&K~Y^H;3rrnp#bX?E%Hy8GC+=kK{}j`g&E#*E_ztl6Y-UPIW7Felf~Gk3Y^K(2O+$N3 z!)RyPjP_=Tt%DgFl49D!I+_vTolHli&Sq3(D$l74x}qDpqX&B89Hik~^g?g+L0|M^ zJI*s*#^1AoF znYklpnmLniF%x{*O!uv(G{4Q{Zx%5dci>LU!CcJadE{U|?&9{L2!kErJkNv2Md0yp zEZb%sHyP~ji!lP1aI6$_+!TzrH4Yq)$MO8N#)17G1h1pkI9TJr-+Wk~EBv1;tnNaqgwNlP zGIv_R-03mqPLDHpdV;yrO6E@a+00q$X+9&b!ZUc5xzlsZmsYd>JfHVpVEsito3G*i zUt-SjGIOWHXERe$-ek`77S`j~vzc0d!QAOf=1yNRclw&S(?;e_o0vO&!`$gx=1!ZL zJAKD<+JddvhV9sa@9_hE#7_K#UD%C1*voe8WA60#Y-ZRoWHXa`hk28F+YyckZ_#XK zUUsxMFWZUA-c?hpkbkVoGKSk#^X9}=_bRfPxsF(Gc0e{$T=8C0YI_U5dlp|d(_I%Q zc_sE_uQ*Tf=Gsp6CPmltCXKDn{Uow%;I)y>%pG}}H)nDqZ-OtI>2Bhc=1slgBAe-I zhUOrf>1u(~QF1mj@VE#(9tv`&N3(6#abvK*Z3saq$4W8BjX!HpG!tlzLj|9|);RDw z83eDR);L(>z~6jWpDX;IE3EUuIv=d_;o#?N|M^f{Hq$0jVm6cTkf>vtHt1S2vToS*kkO%ou+*GbSLL=_H%!B%A3Zo9XmtGo1z5%=8B8kZh)>F*(2{$j@f3 zNh?J*Gp&`9?*43MI@wH*Kbx8E$Rx*|kDp&R(<~vI**qYdIh6{HZar4r z)?%D;^&GEO^_`%$beX7>KbsjrHZzI3nFZO*d6TEAIQ92zW|DDeHZw2#@Yzi9BfnLWForMvWOr9CNU>z>rj?0rsa z-Mvp6-MM31-M*tow`$o=dy>m1n;AtmGdgO3c191>m7RmMt#a_y%`9y;(;0mu+i(-x zaI>!EEStKSf!WMHWHSf!TdFS@yi5-tvRr3gQu?}?rOjqKqgS&H&$A6LuniScH?vdc zPjyPiBiGHehkmQ=_RaVXTd);mGws{41K;BZ{D__S3A?acN9j`5%_N&Sgly&zvYA83 zX7Z`i=tMTN6WPp8WHUP*O*Yd`Hq%Zv(@r+iUWGiSmCf|k&Gcn671>N(TsG4_nEmwk zZ04KJ3dm-9O3r4kA)9%UI+)G0A1RwT{1)<($2XgK-{!K-W`-1gzbH(Ml*xx<1Y|Rv zp{6*)U`IIL|3#PwvYDQW$!5mO;j@{6bu*Kb-DYxfGqYvO=14N#?$X!IENwP3I;xB5 zjP7byc6KwXR1WTJX6Dp!j1$>RXYtw0zQK^qEOKm>Hk(471ePOlur??MuVC z=!M>>z-)Cv2Fe--_PaF>zBGw11eBe9?qO7v@x@5gB`RmhLuS?U+f^24J;oK=d zo2kfVs=#cfa|xfnmtq-~Gk3a|&*b-+2kK^4KsGbJgluMD-OS|VT;6ZqX5RD;HZXT8 zecjB`W;3IswlH_v%G_xibEn|WW@b*UOg@urrnC5LX5V1QW)?ZNN}CBR&9+&`%~51C zt#RPJ@i=Cy3o=mFI9TK0uLJ#`em}F$2hM{a$|_s0OV;a>^}1B}w@bxkGwnjG%iq(S zB3`nWkXB&bOp4KnVP!KV>FiX=jOfDN>WXgYjvnZVbC8B}(F?uN2YpdK+00|Dn|Yw8 zc`_p$j@dTsGAu&PsE*r`M3)UaJNu5hw>#0K{j*JVvx<8L^jh+Hq-6T zW_s?EOn)}hv{y_vGj;T{eWN zHj>dAZO|4Tv?E7K-OTh3NWn2=GqcHNW|Pg#CYzZ}HZz-SW;WT(Y_gfzWHYnLW;&^x zNl){lbu&HmH23&=nk%xIYM5Ga2H8xVpUw1?kj*SwH*=pF%kPd;&idok4~-73oB2@W zmDH#_n9cOn&D;=nt?#Ozo)ss zZl<_?=05hr-_!g*n9U6AX`V(;^R%>9)W$qpr;*LPs2ADH!EMNFw$N?*Ig5Xr>A*o zvzb+$H?kc!u^l(F9W&XETXcK(Ed5Vzt*!f1hP~$e`sq zwa>im&y*vU5h#5U|=8+PmDGfJP$O!L>xOe34gr`KY$nb8tTKl8)) zG(S)`)5>O2yD`luu5M;wHq%MnOlLsd%)?|e&8p>-&Ghv&FRYt+m~7_cfV!D47njY9 zD!y)J?BrXhX*tW7+v-+hUGw8pH?yp>nc@EL7l$p(&t@8AGmXG(raROOtZi7B&GgmH zjE&?w$0)vYET(RzEx&H2;j5cD>)7jN^11l1bu$CAng67xd1& z8V73}{28eK^!r&sHq$yEtn)I%Z8p(_Wi6Nn`xa7*7;za58lFh=GOTT6z4;6*-VEVn$1iio0-*(uNo!4 zr@4)6rtKKBnM>(uUZa?v=D$SOl3$|ZQJY6kKpnVv%(^TO-_u;v)110_-0n1%jnEiP z&=hVoLvxgUPxF6!HnZPUQx4S4jGabSaykdaKj>*5SU0nvr@5WFnJ%)KF0z>(vYDQ{ z$QUlb-M9w}u?UNCu%~&hV>!QbFP9zcX}&hRVzQZX)vNR`e+_@Ho0;oaFS(9fyp4CT z0q^2q-OPs~Kjf$`zHVk_{GR5SH8vgSX}&i6Tef*K{$4k8M%AO}X>QfcRBOY} zps#j7PxD}?n<zQ;s5=`B3CoYG&rw&HQA*q1jAl z{rtL_;>l7w^R6O)I#un>D><7fa-9+(n<>}h25NfVNWb!%)PbJn_L(X~^6O@5t8OOy z=RNwmzpn<$2dsa{`bVsP%s75R_V-gIQ^xCx@QTlAAjh^Nqwq80cw6_ko_tBLi`szqWKk8+kM~%k*I;P41 z9b0{%j*lOtU9Q16Usrbh^K54Ku2+yN&D8z+jMjtukI};hkJXdLjnjiO$Lp4<6LeK^CsURAj@{C1o?i>1kdm{Ce$l+(5?kMjaD#6Ub)9=Vvn;b(+O-aVu`a z?U;=_a3|(qu6D~j9w!I$aTgZgZrp=~ScJt`f~8o7u>xhUas3EyhN7$d# z;g#rV9`Upe4PB)}LZ8tQAH0&b zlg&)0Ze}Lg%uG)DH0ox0sGI4bZl;I2nc)&bF0&NbOb2x{9n{TqP&dy^faGBPjg4{bu;HilutIZG(F8lygct|n2xJ)4X(v?pr^T9 zj~j3!ZoM#X)g3Mmpd^B^fZ@w$iaNvg$1CexzN*G7Ge<=V+rVK zF7z~)<)Ejz(9>M*#{+l}58+|Z(_9|K3Y1+>^T>kl7bQQNX(OA-jM$728xy4vzCR2_ z80-i)3$vNNx|x&6W@eJjOfM#z8IqsPjPPYM_t)Td$JW!lA~SY2dYXsW+M8ja9n5fh zidiY5qZ#SwWJX7Irrt}c8B?W;8C$)p86V%xbh)~thgsPbwHLU!$h+! z{eC_4`aMBES6JsmaD2YA#v!Q2p&*+XRXBIb&t}@lX4(R?nNG5q&ZSs}<;Sj(N zo0&;AGrgE>W=MWEGs2h6+`p3B9a~THip<#A=xH8e`F|Z`zI>jA@W(GyjEkGYhksC2X5@+#E$Vv&cDq)EQZ89QdsGC;no- zln3$3Fa_-umo*M2%n|YvqrYKU4T0A;Go2ev(YeNwx5n@L;>k*PDmAIt?k^CHmXgE@P5Ae(8YZl-+!sGDi0Zl--9 z7GW`#U@6aMnTU&QX8OI{&wa8^@_U+ZGb$*XIq6j%_cd~%uVWqFz?*mr>yeAM@eVfN zUA)Js@IL$b16ft+L$aF1XEQ~(dD&YfPPSpY1ZFeyvVY|9 zcCxR2!Y&?jx5&Od*h{&*eJp7Z_=gSwdx>Sj8qo9XcPG|$UEv~Ffzc4P8xP0$o>G(&Ub*UgNQ)Bm2$^w85h zjh^Od$)Klsn!l&H$HRI%o@aY>Kngk{pr^UB3-{d>-OwF9&=UuHn&JvYGaw@b@&A!)G%&|J5utiaMBA z@EkHRni`m6$W4w_b6bs53!}%YtZMn$%)IPLTt8WLw_Qmu`6-NL#bh&Miu5!mo5Ay# zugGR#fs)v})v8MOunh~jd=VMO#VXgaL|Jt+H?x1f!xnYabu<0h%#4hm`ThL5nMv>e z$~k;!PxJpmHuFGF^VBoRytTxk+06FsTkGWZZFF*STiv3ChwIznzuVK?9_l62I1STr zHLk(6xDGRLJ#N5_xCu97CT<}Uc;sxRs{*o__Rz<9KKa>9JK0RT{V6<+Rd@!^;yJ9w z^LPO-Vh!8yk}i+BnMa$={3kulOP$RuMNe}F*-Qu7Ob2x{9bz{IWrrJIWk(pTvMU+l za`1DcaiDIdlWeAwY^IZJrt|n@Gx^&rgTKu}b0nb!PRAMa+dk7!(vsy_{M-s>BiWFw z)@(-`!<4oxJzUn#5Knt!aC8SFw|fddcSI+2Mk>0XEBNCz>5d-giF1mrn@Qb#uImS~ znJ%)KE`K(26xmE?@!8BhVday}46K`(mtA~Mb1R$ql2I@(R{rl7M=s3IX7WMVB))tw zo9Pav=1UmJX1W8inZCN2EhD*%Y-VCH+04-VY-Xr0oB8Xp*UgNP!`IDBNoj0)JWbFP zZt80`Lvtjd?0cGXUa)Vvq8qxS2ZA@7xoYZo#;5q6=Gno})4a&Bbu<~MBW;^?++>)g z&SqNUzxQGEd$Lo8DyF=*bI~N`A+cyT!?i1!)&HC z4(xAh9RBm~X9Za_>wK`z2kY})nbgg+J};Hs`*gwFNf*wY7I2>4jeD?=xzi$+i}~zL zHq*Tn%dp%m%x3!PW|pF-d8jX&`RlRQ&5S9br+G@so6MQs!g`c{oiYA>mwmDo+prxw z@I8LOkJyQyunW7f2YdPKwU5tUKl9mZKcBsR;j`DTeD?YupS^zL^VaY91ApSLW6O3O zrf%k{sa3qS{sj@&i!9gRCA^GRu$I2+RyNbhW?I?Ie^NKo%4QzF zx|vos^K@NOHq%!(GbN=B+LF)opdH$4cX9{qcBhcj?1<9W%`~W+X)}6JJF_=+8T)8^ zSYI6x-cLI!ou_?0&7-3RXlL|5YG@A9RVokGBIo0u*Ud~#y@KbNiP0E?u^5N(n1IsN z&9t(aRyMN}bu&9rH?tFUGp%f-V?=Ho8z_t0ajwAswkY@2o5WU#+4 z#t2+uCiT7)mtiC>XaA2nINsJcus?zz6KIWtH4gqB&j0E6vx4^_>wK`z2kU&W-lv1* zZ=n3IO9k1?(89S>el}B)%~XNeOefh)=TeZ(ELu0S0!3wKEbE>44+dQ_zP+Se`y-j&9oU`Q#*5`85*+5w1<6T zMudNBIx1~8qawefe&!bDPFtBfZDZ~f+}X^`ss6s-CDb&OteReN)k3`2l-dU~G2$ZA zSr;dHCH7>mI8X8B+D`Q*Mc4Btjjiv^iA!YJz-yC+-rSL=d2=Q=@+L@QZr{W!&6{$6 zZZt!4B%uXP#~EIcGtm-faleNiTcyormS)?m~SStSOtDDK!v#i+=A_mz^!^&pLzrAi|9$!V3 zMNf09ZsvPZ9(6N!Q8#nf30^m|QZUrbbd_)2OqpDYx|xAJ&Hp2HGo`^?YJtvE^facX z=X`2 z=Be~FFYmgURh5THy7ke6} z<7!-kYjGWBfS%^g8*n3T!p)e8;HjJGjC!2s^8{AnNj!z8u?o-NSv-f;cpfj{MXU*$ zx|tQy)4VL}X1b}H>85U`o4T3qzt_$DXi^PB?6HPO9BLY|Qp<2lJU!HF8>S=}VN%DC zG#BdPB%Ex>uv2g<>Y+Y0Clk>C4RM;0)VmQHqY0XFzyG{$Cg*>})y;GlUpF%|e2DSU zq@irjFbqeAk?Xh^BaEcIml(N?E;Vw0xQx1+BMoVJIs0N1x4D9SkV#$8(X5X#lE#kZ z_Tw-f6EM-RdYZ3d-#mk7@f=p;dAxuZu?7e0W`_H}UmWJIn`w~EGy=1k?ocv!VX!0I zEbM9StD6}c$#;%XTvkloOj~~4Ov6_(U+lp5iz$4+*pcrS zJMsNuXTD!dHLE(im~l0_nhCYKnF$Hq&BTNrW~0QOOeoL6am;qf6+C_>Mw@xrV=xx} zZ02F=X7)Y7>t^Ox1F=1yCgJ8fg`w4J%r z4$iG0sH=3Cx|w;|hp(I2_XMw-d8BQ#j+>*%W)?ZeOPi4`>@9zo+N{1~%o+!49ExV# zgZ6c_4C>QauS>yEuhAL@YaEXDZ*Q#ErM1kBUd3y89qaH04*m^PYHIn{rw{gVC@!1n z5IImcGn{2OX-rpVcl-QcO>Cv9IU(=i+U=gAIh6-^F{>=zO2C`#`oCW!KYu4cW{!rO9UgvPb0iy|gah zC-TeBEcesa_!s<|-_u5l1R_%gFVe9vyqa_ z#%MyX=7T-WCH-Je^XkR*G*2g+nNCmhbb6Yn)6+bip62Oo;Xyl|Cq2zQ9az%S+|?1( z&2)7}DoWSWJU6Si%FXJ7zUYVZ&>sWf?`a+~SV{HsiNGIwPjlt(Y3>T>X}(;KQ7dd? z)$C^DRC@S$)wk~iwXf|&rDT#4nXFdpE0wDPdz!oaJ)kqfVYEw&tFHcJz)4!i(qW;!b-2Bct`yN%M>_gZFY`QVW%k!GRR-wT>H~Fr z{2=Xe4aWJpva9T}ng6tIrj^ZniR0#Fyn?lO6|doStiv1HC2x}9eGBW6i?{I(HsD>n zhxhRTKEy}(7@y!%e1^~Q1-`^r_!=9r3E$`n$!5C#(CP9g{^DH9gBWR|3=e;p<)Ln- zhq{^J^fZr_P=uj`p5_j+nGUj<4zih!zh^V^vdLz;{+roMMNf0(>uDZGPxCl`PxC4C zGP;KjOj}?!(;3Qlh+!a`=?utbddOx@ zBAb~>HZ#4LY-UJ)HZ#JP&D>vu+r`rBFV38$YMO!BFD(hC*z0hai#%an)=#1?n%SJXc#Ma&n3+-Tr+f&R+5gpA)M<;5&bf(@*su@$Iiy2$Js~I2P&2+iC zqla1973A5>e_`Fs!c1TZ+h!d%8Kuu=7CFZQ&(FZ~^04_|YaHmQnU0I-t2qQiF$}{Q z18W>knAg#QEShyb@cw%o|JJ}7hv4{JVU2?|4&{)|JYhd)7s+Nu70jI^KbvVIn`sNo zW)`VkRhZ56kj{1W&CW$%6`)=znE$A zt7*#r%rN{5RAX5kH4uw9)Rd|bwRljgr#U@M*&o4?&76LfDF^CimO(btl-n6!e>O9dY^Hq< z$Y$E-AqN53Ogq_3JK0S8LM*~!kj=C&<@qcVagohTC!3jh9I}~KPjj+lp$H?l_z$v~ zPO_QKSQQ-%bu&HXTQ@T|s}yxJ^&sja4pt8&kj?xDbu$aHnP~yp%ne~<)H)eUZOU=f zrW~)bs!bphI1!UDS#`HvsbVTHn`!klw|bf>+;TK zmekX{ef!orxqTb@n77p}T6oCCwL^P!K>7AGw^=>S*~bfTH}1hgEW%pi za6cZvgLnuJ;}JZH6?jbBLm$_6`x97+C-D@X#wt96XYm|X<9WP*7qKR2>So$QzvcOC z#&_6)t=NX`*n#iy1AfF#{DfWD%{J`eyxNO>_!;~03x37_@S6^m-?fxw-ApIhOefh) zC)rHrVX~PgK;2A{c7}M`8-t@e7`fe34E`VpozNMn=z^~3hVJNro;ZgIQ<~wDb6M|& z-spqA=m)ZyF0z>}e>QUz*-U5g*~~p*<&(`^CzA|WGucQ@y^{KxRyOlU*-YjCesSbN zVPd495zy1z9cmu7Ze|7aG>?&be7{&9iD-a^I1P==l$6G%$I}E&QU3LOI4{^YUC|A} z-P7EcUtBfy@U)xXCapqHd-&4j1q}%7sYBKg?zpd96K~jI1>d);Of5 zw&s1Y4Si-mUmVV`WpHf+ZZ z1aCHT)zrh+&CEW*>t-Hl+pOc}C^Aq*&hewkW?JJ=hFLUg9C$qqf=r+_4%RqWpDPab z(zebA>wK`zhr;urxNN3Ph`~kkU*D3nrLU)XU^Y{c%~WNa&8!w~Wiv$vv&XG$rdZib zSykz4ncHfkWY*XuuAbk>+VF2V88=gZ^EsWfubXLQGnL2!C9!v_Rh8~hX|j;)=puT2FIKsZB`QZP zRlhb|rZQx?64$+IZTNlM{(i;3-KmXD9%TI?Jd8)kw?4{p1s+pQd0b`GdqU+lTB(}L zlU(+c%9;E$%T;QYdWPk*cupnDYL?HdM0o)(vc5*Gl$X>%d71TBuokc4HN1{>cmr?Z zEv)DEx!nG3*56@$1MBay{vPY^v;G0=AF^&`GlMmo$#-@-C8Z78lF#&@9olPmatG~p zmv1(+ij~bIOKD{@i>sSyWiyXYPjf4q=_N-x4byQouEDjq4l{5)ZorMW2{&UVZow?v zira8IX5$Xri8+{ydC0+h+=T_W8~0!#7GW`#U@4YiIqt=MxE~MTK|F+q@dzHp3Ot6# z@dQ@lNj!z8u?nT{X&zGe{bGJLlMlzH3e09Y$z~p|Ze|5!GviChW(M|JOip&2$;r*k zmMxnj$#lD0kW)DwXW&e<#93&CvyqIW%d$jAbupdMU8w`p&8$*6xU-p=Q~f>7OQ>lm zS^S}*Ybvr$Q}|y&CPt?7UGmkqhTe}Tw9;&wb=+jIzc0oJ zTw*5mz7&^XBra$Fk2*Ns);O>~f*=EBje|7~{@%g=>G!jO_aWCT#!JW;_oOF0Z)j;v}!cp6nIpDc)S$ zsotdMdfue5^}RW9i7XpOkGh*l8lp>16$`CaZf5V}C7Mb{*Hv;PUHv z-Z#kXhBwNtzBjRcGiKrz%)+gbAh+>lrd2o7*VBAerLya3zKd+;t`j_)St%ImX1dC^ zZl+8wMcqvK@72w;dYW53&5uXjOqZNN2JlR@#93&CvyqI}XoI%!pnU6QR&@^0aWw|& zgj$1iLc(C3m~g&slvs8>%}1n;*6Ab0=+yMFY|A)|#{^8oBuvJYn1U=^g{jDfNiS`$ zb~>kFIjZ;Tb%O=dc>j;|08k;HjHgAwA8@vTmlEx|we3X1b}H>Hd4& z%#SA3FysWNo5}fKadk7@#n;Wu3?E{AG-)U~!eJPW3?tWZF-90kdoM9^8(nJT{%{#} zH%A)M@^Wf%j^Z{~7)iY|sfRh5^)W`$*sR zOoMEu5tz+%hmyGqgB{^~zZhZWWmhsq9OU*Q`OYzl%Zlk~Zp-g!Zuokd&#GbOW(9vw z^CQ(6tLp4x#?|O*Ce-R?CM0w>6BBxvjS_?4J7c+m@yNtz#%2u0!k^7_PoRG0M6R1e zrgAdh9bakYI;NO?Pw={#dD(}r3F_OnitK5A!X7sT8K@%Xcxf}Tr8&l|amX-BosqT1 zf!C=Z$jDmbV2y)66PTJ>{`I(n_H%{x{tz6W@2qhMs&Odj#TQXHcgoLZ8e}t#z-*?Q z{G59!mSH*bqMy9g5SINPCqQ^a(S>)I% zZ8o#8mv#x;R*}85PuSz8AOmHM!|^?Tt#JsB*HLR6tZ_(vgKX@Z$j`{8rj~y_?x6i# zVVw`w`Cy$7-lX0Ue15J}__s^N)y;H>9H^Ta&N7^Ari;3nmnI(UX>KE%X)CX6rqt$9 z6Ho^()Wu0WgOgdF!tzwqLwzK2Sp%M7L)K4Yy%8Ft37W!$92t3bL7H(9>LW zKsGa-p60eW49{H5V?XDxzvtsFED%Y*8~0!#7IFPzEWuK4zl`K?{WS695WxtHlysanQO>qt|?76^Orp$ zzwf1W={{PS{>+lPnfrgiulOIeGJj({sGDj0Arcx;H&b({YeoO^!_>|6{DYq6E_#}~ zVpSEgnboBxYN6P9^glm^<*BHrDocHqiPTkWphOztG$omh z&=^gWq&MX{H=42DoMjSP@HnSaZ}AKjA!qV)OP<47Tu(ML{cI$oHQJypJZQ&l+OrQj zuuMTmbV6sOqI7jLbF+G@+^jz6i+(r{{V@Rkx|tz^l~kvvx$Od_GaJDsrI+7PFQ6pHtM1{zuDnTw|eI&nkIkg~1DOW&G^W}PsT45WjW;YwB(!l%LN zT3m-2xE?p~+-_9spR zJKXpxJHlv{UC9uagP$Xfxa=rH9Aq;cWHTLPGaY}=X69v+&2+_*8;nCuBUWk|Zi(md zY8$2`7-3S!kTe(S;v}4G$gopzD(ay=zt5z^)d2kAnCmpMh>g$~P0*D4b)y-YBMB{V zI?f=oc&0(YWtM00b1R&UWJ9uAb6;(E4sBU_==a^OOtYDqp5}_4=E~R8Jgz?mkX;>U z$P{{-JBrU{iY}j?=7(f6Gp%gqk+PYQ1>Y~a_){}_n%l@`+5)qg&QQKX41*m3*-Q`F z%t>T3Gs$MA7n98l$p|*yE-k^HJm+Kk96z zH4bK(^fb4|f%l*w$YxsOV2wi=W;3n#hr|DUi1j|5VU{|(Z@n%B#p_Z*HZ!VV?j-ry zOdHuuTVOWRxr8~>QY^!AvoM?KtD8BAY-T3e%=BWinIZYv%m`mLbN@(|PHTgJZtF3Vej@MCZ9ISCDhb)@){&4uuAlCb|;T4w+AqXW0 z7zR7S|CR|n);i;bf6HQhUgF<4|HNOW49kOfWtf6y-G zcv#s?kqg)-7a|=OVF-p|7=|MQ7h?o2!KLKuE@R(~Wc_lCk`1;i$T0Hlx{SscjKw&T zs^huW35>!-*^@U3lezp#ZaYP6lEp(_g{h2OwoJdu?$GmXopQ|8mEn<vzd9t zWHa-!*OS4_#oKrX8}KgP<5YN`{am(nGp(NHhh{VLvKx{AYm6p1n9a<~KA6pnDlVJp zDc`!8xml&Co2kpDZYJmdfox`4KsIwj*cdXAW7XVN)X{#V+T3j?^*wW{rDrxom}=4%U#N?ca!7Yqr|nBpZBSZjGtNV$1f`B{a?x9 z{*UW^Q!e9oj)6b8{7+>%{^E9dtcxat0u2K;gdh}Qup=B1s00Th5rt@-RMn|-&Z?|! zQbjwZs?Mwtqb0qXmKN1@u=X@>-@dg@Zr_GJ=52M079KKcmXeB4YfaC;#hteuV5`+#cOyS>+ptl$(uay zx3C_$cpL9v1K!1Zcpo3&Lwtmf@d-Y~XZRdn;7fdkudxxE@Qt>5njfERrq$EjYgj$a zFYMi}$L`(A|NY{~h56Y`-WQo58D@moScaJ54n-KqW)`iRSphxGW27E`hg~0uXn=+| z4UNo{l*XpV(*#XX{`IZsC&51Hif-tR9thrS=BlaV8MESZ5!okr-OM9xn|0h|n5E8q z6gkI_CYx!E!v*|%<%LMcMf{uP5DdjI3}+0iaj=JVG$X=0nT|@G&8Wy!UNeLAb+jO> zY@H8`Q4nNgt#Po%!TNk>iuJn0c@PAjv;E^x@SUPAoI5Sx`Q43su#maaB9@E!>`gY) zy%fu^+$_vy`s!v@Ku`0S5_+1aq`b+T=`E~B`PaAN-*?$3Td@t>u>--I&0ICL3Vp_l z&qZXbIPZyEH}go_W*s-B&l(gx$B!l>YmLM2%$fecpZJUU(y?bgta12(*V7-d6F*@W zc4H6rn&R1Kx{ROASlMs7xP4RP6>n}`0e`y}6o^Q~; zpA}?ei+uL5UYD%%f$#4)#y8+yyodMk0Y1b>_!ytyQ&{IiUbfTg%Vt{d(`EPmP+T_C zCZsOtX>Ru|CBLV6U^Y{c%~WNa&8!w~Wix}Vr@58QT*Ddg5?;nDSWCM*E1M~vP$ix) za$R!_RQjHMQ495pa& zvaE%8)J6j8aCv^+%xHhzOh-W7Ob2x{ql?tdw6d8am6gqWn0@dF$JwJSSKu+_l*d&@ zy(d&|qm`<;JjrEGaeO|_auqq&XIMUq=Tx$+X8F8Ilo#+K>uad_`H~taFSGs%*5XyX zhS#wUZ{SV5h4tJ%m)pP1`a7&|VEtXz-(&rK)<0nVL)JfH{bTB$mVez$E1TI&Q#TJu zXo1sp{1JMZr=+yeDJgBqXL`^M?X^3(gLb>iH=9|-%4U*7w6d92HZyqYW?I=yE1OyH z{bESr_lsis>Sppm76I8zXDBsa$YvH-H?sn=neioLGgDI=^KVE^(9}#$cB7fuvSo85 znQnIrES8*h zyHW?Hn^~oDaAz|!r}}%Emr&DCviL(q*HmQl@AUkyAOj%N`7ZftTtn~0YZ?3N%v{?H zGb#FdGimG%^hUptmA&NOo--(n`nEN*|RDa~)={%*%?+<`kW2XirxV=M>r zaToV{=&@DWOkioY%{p!}*xwgp1THa?dS8mmFcO!u|3@7hZ)+UbA89xjz0ezd&=>vq zUh6!**XqyrS_AlAYarii4dP@O%=cR7^SxFXW;3mEV1HZV@SlG_D|jEW&Ijv!us+{e z@6*BZH&8{gnW2Sqr~GWDBAclKvzbL|>J?@)eRVS{Ae$LqLN+t7_h@o*E_0{1nK!+I z4a}X&{=56=s4dK$wla6x#@s2mvzeJwEAyQ^*~}7ZB^~!{W|3p7wAq`|Y@2o597Q(M z8V5e31VJXy8V73}{JpgQ)9+^m*-Yzvu+9hTeDI2OK5!lc!QVjn$Dz1v=7CHm*-U~Y zLV$#B;F=O42kT}UWHSvboB6NrX`aVdQ3vW~#!eG)PA8~q)y)j1Z00U{n(r!2PxF0y zD4DmHa(Vk${*3+j1^%Aq@*C&(@1Uo-4(Ms_JNy{Gv{ljvz~|L^rQC&OZp zVF5kOUGy|}`Fom=qNlmL_@3sO;X{m%CJp6xhG94|j9kaX7-1ysy~N0Ebg7a1!)1mz zM;g-da_(~!x4DA8?wRy#AIS-SC|9)|pziy^M zHq!{qX1YVk+=Zc-x|y+&GHeNXVZ znR(fVuLY3_WGxl=Jc z&29NT%?)2q^I0pII|YAF^CQ(6tLogs+-WOwr)|ugwljCy!Q3ebzB3kwm%d1dB99r3 z{8~u|vYCgeo7wjSubX+KZF7|}(@Q@c{VE-c{syKxT|ViDIb#u6;$_RClZxjoAIDzWIV(X`>@2wBP<`q z3Ot6#@dQ@VU;IgyPl;WgW_=a+{|xu{tVGCjJoaji_UF0&1rgVaEZ5*Ayo^_{mVXY< zubU~w^fVXydhR0^Z{r*b-s7>}=l4J0d44Flj*sMf+sAYm{)ET=l*>QE=lFvC z@+JAmuVhuFuVrqljgnbolel_*BWuII<^DEvKi_fv7M5FicH6LBW>nq5ZNKNTAMhh~ za@(JPK-&9srtG{|O#{>lCSg*>o3eA!IT zVX~Q?e^58mMcqtStg1pbvpRJ%t5Y{Kj=Gsn>Sj8rn;A#lOsBtYro&%1GdiGdW@YMT zI*QcIl*~p-G8>}_dD4SD%_aR{PxI=<^)yc>o0)z#lF=G%&=wxF<9W7cA9P@uf{y5f z&PYWUm6zQW-OwF9&=cn%4d*IfPxIWY-spqA=!f&r9|JIu{Y*A9WU!Lz=TmF+0;S|a zE=#BW<3$*Pp%|vR*B-9OX3(elVq)_nSieMt$feXRy^Qsd{9b-fb5}r5^W}PsT45Wj zW;YwB(!MgRt!!rQusAJJQ^!ax9U<|o z*VdAlpk43Q(F>zpT3mJYCj(C6@{@52PDMS`N21P@253mn^wU^2(krB~&WLKF)1;}6 znCRv+;~kFFHaS4TSf>FB8QbY*9M9aCk1j;%gW$Hx!S zF4th3uPeLCE}NN3HZwJqY-XyJ&9t(aN62Qn{?O@UGtVj3b*F=g($N zA)DzaKAS0e2pP+A&Sqv>*~}wlGb0PWUv!Ddhk9xuYLv2W<|MM2nPfB5i^*n&~T|&&2)y66Ci)>uZ?@u*-UF3sGpgRi|ETY z1Vb?l!_A}0-dN+ndr%N$Gp%v3#-R+enb!M5aAY&Baj?drEZ(OJdJaSt%$+1Zn`tAP zX$#C|I{9ASxfIK=+&rXi<|MM2nGZ5|Dkhs5lAq0t@MSaiujF>YpUt!xUom(3nz_?P z=1!ZKJAK34>09Pbo0&U($J}WPbEmD$owhM=+KwH}oxbON<~aA_Eh(G%FRYtcmc)}hx1=-9Z=lD@)Z>(`(-t;H_V!rhM_Ra%5ifRqR|C!k&n?kbm1VUV_5h)8n zMCt+om!?sQpr{csaux55Vxh^N6%>$SR8$C{^sZt@MFm7fC5pYF(xg}rJ7URwW3nV- zNCF1f;PLT&W_EXWGc#w;&K%~Q@6QDZ$N&XaK-@MsAPm9-DLo><36T&L5Qz@_(_A#u zANI2E%g?Ad;dnH$6PTXJ^dvYLPJv{eJC(m#kNMM> zuMZ8NAv6LHG=?USA{)Y*vPP%Ntb}Hq%ACRKHD~qC(N%k>*cfC zL3`)`sn8KRvD{h5d~T+xX}*$nUInY6z|Ax@&G8h&Ap&pF$<)*|FN>Qg!+R(h-V=I3 zZ#Wm#mJYh|#S(&9QbGwymdqWTRuqc_437^=EC zhN)^t(9Nt?;AZCfrznxBkj;8bV>%sXD2cyMEswrmrO8a5pM`@u8y9ts%2spLo_h0C zhRj#uUZB=QE@b&dikdfSW5XrPF9lQ6Tx6G;WPiiH*sV-W^S`^9CDk-<-@digs(l;k zn76f>HuWC%+|0PxzLqQQ0zAzNEr+RT&i*zv%}q^nQ`0;<;S!r0hsd|Q)c!8w@VJ?4 zWr!^+huS{hFx*e$W|rn=s)Fl_gJ$NtncTdj(U*0UIGBcM@!)M8C^z#6)HJUqCzH!@ z3M9j+P!CRn`Z_hWf%bYELL>0-Tw`bgDNz13%|$x1Pr5)?2<@8YdH&+^k=N69#b1y2 zSMc1-(zeZfZ!+|e$ZIt1a52}mE`f4zGxz(gJs3yUw1a5}pRYB?y*Api+G^YK>eBKW zL-u$UbjD48;5;J)TxHV^rX9?AwwC>JGp&7Nr+hb4a5JT-o9V&L^vs2MFkkO;GiA{c zscBxVg#5$Q)K?iZy$0*x@aG?jY-8VShaIpJzJSnmGnbE~ruhLf4gD27H?y>DGvAxC zy9WOx7tORoIXZ#+{nj3gBWv2hw1dz05o4#189QxY?DPp^r%$!R{*3z#HtO)OP1+f; zSw}@~(J|3mb!?^2Id+BU@hs?!oBlu>g@7Y#+QGDgInUmA4@GfqrbAE@$<6$;wmBwZ zUQP3&Zl=P`ROReuR*y7prbs{b{6%mvTmtEEDfEZSU;tbW8E^#*g#W;mTqeAVMjOQZ z)$m_g@Aw~XDal824O|O@;W|v!>-p3hFl29(?{bI0P@W&gvctt8Blwdy!AKldzZf@j zCHrO-tcDk0jf7H7^8|7;6UvgC`NMbAFDExM1Z$edg+fhp@8PX!o|l_x+|0Z1EGOfL z-i-%(kE*Zk<*{)ybNwIUH-DrOBR*!IY#=N36I|3!m3Tf=DT6oS>289}$}3xxTed2Z z&taR2knKvz4(4~_VSd5;zGVI@_UYG5jhk6gZe~etCfDq&)YLZ67C+Mq?V!EoY1P5< zcv5i(J3=Qo3w+QSxZvGpiUklYM90Oyg!6H`BP8_uE{%gIO>e=D=K-2lHV8EQCd{7?!|NcmN)R zhhP~z43EI0@EAM}Pr#F~9G-%w;Tc!~&%$%?JgkIOcJQ9XuzlATMd#&aa?ph$Zl)`o z%$EpoLL}E0qjau6T8lS^>x-4R=16X4axuA?;rY3l;d!~4dk(#(d147}rq9=ae@|@) zjdZJ49%!taH*W$d+T$sIH#07_vv$RGAqS?bu2MO)-OS991vSk}$TXA@H)(N?1i#k8 z|3N24M$xXL;TA3Nx6Oo6F<$FgA>Oy_g|`rRt4i&mCxGvAvG_V*Pq5dNc6dRz%t!63Mr z{r}&>_BQRn{s;jF%Cv)N2Xj0#zf01ceh>nA+`;n!^Sfkzm(1_dzTc(b*eQJ9*eT!5 zRJfU{sGI4+%{)+UX7k0IFE3&2R7`GWcz$kXcwTPio+pL>GQqHxal=m$G9m6 zUT56&2CQf7^d`^01#iPU@GiUu@52Z1Asn2`5*NFTvD0?OPCFPog|?fSIkIx#&pMVR zWE#qdS^;s_hQxrDI{U6Yi@0$*>%#E?i9aDAt`h?}j*|i@aVG~-2A@LaQZmz10}iPd z$Qg86AbV*2K$0|I`Gx^$(umLVKx1eEDbN&7hh_nhGoU$~$>;v{yH!>ftt{JSzBdQq zW}0^3*!VT})?UA2#n(W~p8h+6cvX}eW%Fzil?ZEyv z?eMQZo(0`Z(;rNKFz0uL=VhipghYQR&dvPO$;8c6B7!LLr<<8vBsbH>&9sf1dCcc# z=5i@YybN#RZx(Tl!u=dgQtB&7TiG! z>YZH7yo>iwhPy>F?_qi`Oo6G84bxyc%z*pgewYcfU^dKwx%|y}4C&^Jq%YuejzUfI z5X#NmjhnfgsDH)V#n- zs(qoAl+@2kPP)jdpIm-5%?DD`JbfTF&C^Xyb5qm2l$z$w->m-BH1AJM^ZwK{?@uUT zCu*8^qNaH#YMOVVrg;oC&0{1SBEV^1=#R8N^+(w){L$1XkKu78JHa1oi-(%#9v4v4 z-1GOE=I;%mrn&RqS<_soX)bv+&E3>AcNf$&|1UMoJ;m2F&y4JEzc=JC*EDyT+|1J4 z%*cZ4ivwmdoWaesaWn0rZl))kYlsnmo9QXyW(sa*d?l_u;$}LFaWftHZl;~*W@a6_ zn|UN_QNlD#wa#D9)KRE;(3i%&xmkHP4&0Y(Gp}@^NKyGHQ z3Z9#p>pyTNXx_G&?@fj-vzxhJA1|vTTbA#bX$R8|&WMg=j&ve(A0B=+)NK{rUy6EyPunxj+>c|o0&cnX7T!Lz|HjHW_oZly||ek+{}(g!Ocv2kxP3o ziTGcZT>n~l1zv^M=rrpf2VRFaU_F;`--Ne#{cXO-@5m1OUCD`gPrh`#FF&Xc*p?4@ z{v-GpHn3klAp`YOSswkFOlh%EGHY%U_t~3eP2?6nZ!4ekIj?VHx?NV{X09xYoB1=j znZJH7viAp(pMPZf6B(L6!yfpB&)du2{S_1AH<9q)dHe_D0-fJdO1u`>;D9hFsA=x~ z2Q|&zHThwQS54o3jpQ@;Yv2dP`^pt)UIH z1uwK?nf7dR2d1ge5jw$H;DgS5P8aA3-Jm<14d*}_oU8J3Gjm4tfS%9`dc*n92l_%m zP4lpRN@`rB#PQE-n!AhCG@ox>tCl$itI3V8Q|Xb{t6sfsP(QT2Q7IY1ejBP*Si_Y2 z2-Y-r7vyFdH`BP8$GV&8AU8A2ah??s-ouJ?_Ozm-dRdiXdXtxVK6T9dSk+)PJNH`5i)HALLZ;&L;G z;AUpxW~LY8W`^avnNfLe=1(Pj)4bX@FN@J0uYnigC3qRuLit}ac2EO0 z%<&mxr;UuAHZgYE%-CrQW2dc*ojzymw2iUTcE(OS7&q;NFKE*ccQcQ{+{}G$W(nJ7 zzBdQqX71O=i}uf={Zgb-KqNMh>yHB$l%CCM+QGC#h4~!~x@e|9aQr=r_ZpaX2#xa! z(+;K`%z1VorAHL!J<m|FHmefNcJB{V)Lj!0Cjlctqp$VkOhOnmMlG9~Y zLNjsOXYjY0i&Q?7*IGbJXa%ih(5^Nj&bA_6FQ3~E+Cv9Og^tjP<<63nmOjah>dbr> z=nCDSJDd&YKpLD2=RptX3B8~e5=<1W^5GTbe418%14 zUYLRlIF)9~hG{SzW&m!c>wfBo&xBbp8|J`VUYiH=aT6D?J_{w&S|n>_v1sQK$;epB zwm%@%sipY(xGR4gtxejvJU$4U(upV$T(+b_p%$o1wY8LNi=K42C z8|xGJl=aAWGgnxf#ChIk9&cfN3*Ag{ZD)OUz)s0hU+~(O@D-20hFxsSH?W)eZ$&_{tc9Cd88_37o9V{QbmL~aaWmbxnOsYRQy>|4ve3=U_2XuGaWlQRncha= z0o+V)6UcWn&`c;BtOZ;TpS zbu9a09FK2PTE;V-pe&iFBz_XF->!Tri*>t0JtlXuTwzV~w4j^mox*#jDxWW#zd23K zjGNBm8NB~KwLJQM)@df6GmGt>&Gyb=9pW$^$3P{Bg*Ypvs>{kgvoi0g zV!5QMm07czCF#{IX3OZKZvEO=XLoCB zb@O?xw6oh;y?V5_F1fISHTsfN>xR)Ct!u6SkJ2fZFUgQ=5Gh zwb@7GnchNe_FJjVK8D)tW2wzPj@sh3P4h0DXIfo4&$7C8oo$`neU5eBIdiQ(J?B~dFPv{> zT)Dt%({rKKyyYU^vly1ZQg{F!goj`mJWPH0N7#l(*@nm1hR4~4C)kE3*@oq8!&7X- z(`>^tY{Lq+;aRrfIkw?>wqYgPu!{9u4KKhNcoANLmtifu!Zy6h-+2wzK@PkQZ@_wZ z6W)Ti;T?Dv-m_9Wy>EHje_*xqerR3X@gtu57&gEs@F{!-8(|Y{W*fG!4O`iU&)J4; zY{Pc8VF%l=lWq8dZTOOH_=;`#nr+y{HhjZ2>}DIjwOTd%j`jQ=N^vvE%}m41yc{<( z4L6gs*T3avN?F}ZCvK(_H`9rm={$g&d6;uEUE<-Vs$_W9b`;%#sDi|b(LbW3HKj?f9t0v~jSF3=UaL3jHe zIh*M@+{~6{yX9Qw&x0P&(+;|sR-T*b!p(HyW~N^NxS7u4-ArBe@VJ?4i@KTK;@!-l zCj{7rn{Br}%3iHT+YY(KUMaWQP8kDZZHXPn>$llSGTxp#bOQTxB22R5hu&^WW|lpr z#U1wACU@HF2Hj+Gb410jw$1>D3cgI$2yWO6gPCOuRu8K!e$hHI0XdAU9)C(skFi)P~f~NCM$ajS=n33%Kn_JY?GT=t~Jd)b2w+83-e(9U!2`CIe{iOlk>#i;SbIa zb3pg8!b};Q=ax()GbOKF(F#W;w2h$%y zC7-_FcPZ#*wkyHSOvzI;Ffx#b;Gemf({MAT7&o(eWNlQBM5x2-NpKvvp)Qo{W-8oF z>nOOH(#FTSg@~JJUB$i|#QGe(n<+9(#5D#>j9r7^CFE`WFH2-UEW}cgw>u&%Jp)fZy z*I$^M8C#5-DQ?eHesLkGakbajMIP~c{|O3%$ak~Pig z|M-S~cQe<@VEo7H@E@;NBdX`SnYsRaH?x~#7+&6Rws(Zum3tHZ=}7f`Zpm(@$QUJp zn<@EjrZ~r|wLv%2ISD5--_5j&aWkt0-ON*QGo8lG6z@kWG2&xYUv0p<{RC(8Qzf3y zRLbCu?4M1rS$SoPa?4is_vf%pMaXugWC!y*)g=21-uET*U-7;Fn&~c{`-bUmwNZVm zWCU)eJKxRB$S8C(Q{KkSO#iE!iJSd*H&ZN50MLqXGjX$^(9I-So5xX5G2KibZl=$d z?`HaNGkw0+&<5Iq7urF4=m4qE5e~1LX=<9^$3DIvX2L9(4Rc^F%!B!`02V^&Zl){t z5zFOz6dr@e;R$#Wmcvu29Vgb_?sX z6+VY;upM^5PWS@8gs;t)(xD&i)YMSF_vmbCX zWh!LDG?)%E05?-`Gi4^=X3A`s1Gt%jnbH%_Mvz6}p@Jktrov;Sd2%h~)ZWVV-K4@*0g3Xk4^oq5lT^o#_w!E*LlSUw=F^{UM}kIGf}2 zIp%lCoM-PlKQ?aWhm4y(f{(ecZ3FkUeZqZhpK6C~+)NR7Ks?(r6PTX}li+s9f;%v6?-VU};f_v* zyKx)I&2-)iw819WOgk7iQwE%9%Yc*MWH`kZcQTv`3{Kpq z*(p8hLj!0Cjqviw&6LK_1dd#8rg1YTvA@a9lq|Rd?gVl(h1^UbH&gBb<7SGgqTNze zizC0Lxt&+jJgcV884>z5%`0r~p2^KLxtS&>u;S+48W+vDXy#r6ozmlKO?{+&4wP{M zjT30@y)peEIjMU{9UqLFc?>yr5)(LJz3CFNC1pgdfVgWzVn9os!h9y4Yx&AnCL1n1IJswp9%STq@wd#TFgc<=QH3K;@@qu0{A>fu5 z*q3YIMR*BJJD7ay5Y4AAIA037nH@@TGfi%02QhBuq17}uZl=l2G;U@OCBu6{FX#>D zLm%i1)HD}rnmY?>nmY??nv3&No~Nd{^D-Eqy4AUyW%FyAOEERgO>U;CX>M{e8&Z$i zxS2j*rZv!ajg>y|TFaL{7{~8AxE^kR8(|0x1>z~4B?vQ%G5N+T{XFxCO6Z#na0grhIjffnUkibxybiq znEn7i!cXus?15ikuN5xF%@k>6%LwCU8aMMf{L<%PC9JZ8*B2ur#;WVA`jrOEqzr&4 z{7MUK9VHGPhv7GbLj>g4oi=V}7oAkQD|K7CQMV;T@_dY&Y1|v*-Wd1BxHskE-t2$O zTRyTjj$b0w0XN=XUG7IXp5tRCT*KpQVK5jcP|_}@4K6Y5U>sS~ALJtXf$0xEUu&)# zx1s)ZTk2nXEBtXfIChE(j-B)jjsy2GZn__4GIpB9Pe12%i$?_ zT3hlA?_a@uVg6Ef!b(1Wl@{-6KFj1PiQ7T8Wf+8Wy}p=h_r}dMZl-ZFjhkum={Q&U i9sbZ_`h)2Yrazee;QN?!_6?k~e`5NB=?~@7AN~)Ag+&zr literal 0 HcmV?d00001 diff --git a/audio/cheetah/tuning/fortemedia_stereo/BLUETOOTH.mods b/audio/cheetah/tuning/fortemedia_stereo/BLUETOOTH.mods new file mode 100644 index 0000000..64801c0 --- /dev/null +++ b/audio/cheetah/tuning/fortemedia_stereo/BLUETOOTH.mods @@ -0,0 +1,69425 @@ +#PLATFORM_NAME gChip +#EXPORT_FLAG BLUETOOTH +#SINGLE_API_VER 1.2.1 +#SAVE_TIME 2022-07-13 17:23:14 + +#CASE_NAME BLUETOOTH-RESERVE1-VOICE_GENERIC-FB +#PARAM_MODE FULL +#PARAM_TYPE TX+2RX +#TOTAL_CUSTOM_STEP 7+7 +#TX +0 0x0001 //TX_OPERATION_MODE_0 +1 0x0000 //TX_OPERATION_MODE_1 +2 0x0000 //TX_PATCH_REG +3 0x0000 //TX_SENDFUNC_MODE_0 +4 0x0000 //TX_SENDFUNC_MODE_1 +5 0x0001 //TX_NUM_MIC +6 0x0000 //TX_SAMPLINGFREQ_SIG +7 0x0000 //TX_SAMPLINGFREQ_PROC +8 0x000A //TX_FRAME_SZ_SIG +9 0x000A //TX_FRAME_SZ +10 0x0000 //TX_DELAY_OPT +11 0x0028 //TX_MAX_TAIL_LENGTH +12 0x0001 //TX_NUM_LOUTCHN +13 0x0001 //TX_MAXNUM_AECREF +14 0x0000 //TX_DBG_FUNC_REG +15 0x0000 //TX_DBG_FUNC_REG1 +16 0x0000 //TX_SYS_RESRV_0 +17 0x0000 //TX_SYS_RESRV_1 +18 0x0000 //TX_SYS_RESRV_2 +19 0x0000 //TX_SYS_RESRV_3 +20 0x0000 //TX_DIST2REF0 +21 0x0078 //TX_DIST2REF1 +22 0x0000 //TX_DIST2REF_02 +23 0x0000 //TX_DIST2REF_03 +24 0x0000 //TX_DIST2REF_04 +25 0x0000 //TX_DIST2REF_05 +26 0x0000 //TX_MMIC +27 0x0800 //TX_PGA_0 +28 0x0800 //TX_PGA_1 +29 0x0800 //TX_PGA_2 +30 0x0000 //TX_PGA_3 +31 0x0000 //TX_PGA_4 +32 0x0000 //TX_PGA_5 +33 0x0000 //TX_MIC_PAIRS +34 0x0000 //TX_MIC_PAIRS_HS +35 0x0000 //TX_MICS_FOR_BF +36 0x0000 //TX_MIC_PAIRS_FORL1 +37 0x0000 //TX_MICS_OF_PAIR0 +38 0x0000 //TX_MICS_OF_PAIR1 +39 0x0000 //TX_MICS_OF_PAIR2 +40 0x0000 //TX_MICS_OF_PAIR3 +41 0x0000 //TX_MIC_DATA_SRC0 +42 0x0001 //TX_MIC_DATA_SRC1 +43 0x0002 //TX_MIC_DATA_SRC2 +44 0x0003 //TX_MIC_DATA_SRC3 +45 0x0000 //TX_MIC_PAIR_CH_04 +46 0x0000 //TX_MIC_PAIR_CH_05 +47 0x0000 //TX_MIC_PAIR_CH_10 +48 0x0000 //TX_MIC_PAIR_CH_11 +49 0x0000 //TX_MIC_PAIR_CH_12 +50 0x0000 //TX_MIC_PAIR_CH_13 +51 0x0000 //TX_MIC_PAIR_CH_14 +52 0x0000 //TX_HD_BIN_MASK +53 0x0000 //TX_HD_SUBAND_MASK +54 0x0000 //TX_HD_FRAME_AVG_MASK +55 0x0000 //TX_HD_MIN_FRQ +56 0x0000 //TX_HD_ALPHA_PSD +57 0x0000 //TX_T_PHPR1 +58 0x0000 //TX_T_PHPR2 +59 0x0000 //TX_T_PTPR +60 0x0000 //TX_T_PNPR +61 0x0000 //TX_T_PAPR1 +62 0x0000 //TX_T_PSDVAT +63 0x0000 //TX_CNT +64 0x0000 //TX_ANTI_HOWL_GAIN +65 0x0000 //TX_MICFORBFMARK_0 +66 0x0000 //TX_MICFORBFMARK_1 +67 0x0000 //TX_MICFORBFMARK_2 +68 0x0000 //TX_MICFORBFMARK_3 +69 0x0000 //TX_MICFORBFMARK_4 +70 0x0000 //TX_MICFORBFMARK_5 +71 0x0000 //TX_DIST2REF_10 +72 0x0000 //TX_DIST2REF_11 +73 0x0000 //TX_DIST2REF2 +74 0x0000 //TX_DIST2REF_13 +75 0x0000 //TX_DIST2REF_14 +76 0x0000 //TX_DIST2REF_15 +77 0x0000 //TX_DIST2REF_20 +78 0x0000 //TX_DIST2REF_21 +79 0x0000 //TX_DIST2REF_22 +80 0x0000 //TX_DIST2REF_23 +81 0x0000 //TX_DIST2REF_24 +82 0x0000 //TX_DIST2REF_25 +83 0x0000 //TX_DIST2REF_30 +84 0x0000 //TX_DIST2REF_31 +85 0x0000 //TX_DIST2REF_32 +86 0x0000 //TX_DIST2REF_33 +87 0x0000 //TX_DIST2REF_34 +88 0x0000 //TX_DIST2REF_35 +89 0x0000 //TX_MIC_LOC_00 +90 0x0000 //TX_MIC_LOC_01 +91 0x0000 //TX_MIC_LOC_02 +92 0x0000 //TX_MIC_LOC_03 +93 0x0000 //TX_MIC_LOC_04 +94 0x0000 //TX_MIC_LOC_05 +95 0x0000 //TX_MIC_LOC_10 +96 0x0000 //TX_MIC_LOC_11 +97 0x0000 //TX_MIC_LOC_12 +98 0x0000 //TX_MIC_LOC_13 +99 0x0000 //TX_MIC_LOC_14 +100 0x0000 //TX_MIC_LOC_15 +101 0x0000 //TX_MIC_LOC_20 +102 0x0000 //TX_MIC_LOC_21 +103 0x0000 //TX_MIC_LOC_22 +104 0x0000 //TX_MIC_LOC_23 +105 0x0000 //TX_MIC_LOC_24 +106 0x0000 //TX_MIC_LOC_25 +107 0x0800 //TX_MIC_REFBLK_VOLUME +108 0x0800 //TX_MIC_BLOCK_VOLUME +109 0x0000 //TX_INVERSE_MASK +110 0x0000 //TX_ADCS_MASK +111 0x0000 //TX_ADCS_GAIN +112 0x0000 //TX_NFC_GAINFAC +113 0x0000 //TX_MAINMIC_BLKFACTOR +114 0x0000 //TX_REFMIC_BLKFACTOR +115 0x7FFF //TX_BLMIC_BLKFACTOR +116 0x7FFF //TX_BRMIC_BLKFACTOR +117 0x000A //TX_MICBLK_START_BIN +118 0x0041 //TX_MICBLK_END_BIN +119 0x0015 //TX_MICBLK_FE_HOLD +120 0xFFF2 //TX_MICBLK_MR_EXP_TH +121 0xFFF2 //TX_MICBLK_LR_EXP_TH +122 0x0015 //TX_FENE_HOLD +123 0x0000 //TX_FE_ENER_TH_MTS +124 0x0000 //TX_FE_ENER_TH_EXP +125 0x0000 //TX_C_POST_FLT_MIC_MAINBLK +126 0x0000 //TX_C_POST_FLT_MIC_REFBLK +127 0x0020 //TX_MIC_BLOCK_N +128 0x7652 //TX_A_HP +129 0x4000 //TX_B_PE +130 0x7800 //TX_THR_PITCH_DET_0 +131 0x7000 //TX_THR_PITCH_DET_1 +132 0x6000 //TX_THR_PITCH_DET_2 +133 0x0000 //TX_PITCH_BFR_LEN +134 0x0000 //TX_SBD_PITCH_DET +135 0x0000 //TX_TD_AEC_L +136 0x0000 //TX_MU0_UNP_TD_AEC +137 0x0000 //TX_MU0_PTD_TD_AEC +138 0x0000 //TX_PP_RESRV_0 +139 0x2A94 //TX_PP_RESRV_1 +140 0x55F0 //TX_PP_RESRV_2 +141 0x0000 //TX_PP_RESRV_3 +142 0x0000 //TX_PP_RESRV_4 +143 0x0000 //TX_PP_RESRV_5 +144 0x0000 //TX_PP_RESRV_6 +145 0x0000 //TX_PP_RESRV_7 +146 0x0028 //TX_TAIL_LENGTH +147 0x2000 //TX_AEC_REF_GAIN_0 +148 0x2000 //TX_AEC_REF_GAIN_1 +149 0x2000 //TX_AEC_REF_GAIN_2 +150 0x4000 //TX_EAD_THR +151 0x0200 //TX_THR_RE_EST +152 0x0100 //TX_MIN_EQ_RE_EST_0 +153 0x0100 //TX_MIN_EQ_RE_EST_1 +154 0x0100 //TX_MIN_EQ_RE_EST_2 +155 0x0100 //TX_MIN_EQ_RE_EST_3 +156 0x0100 //TX_MIN_EQ_RE_EST_4 +157 0x0100 //TX_MIN_EQ_RE_EST_5 +158 0x0100 //TX_MIN_EQ_RE_EST_6 +159 0x0100 //TX_MIN_EQ_RE_EST_7 +160 0x0100 //TX_MIN_EQ_RE_EST_8 +161 0x0100 //TX_MIN_EQ_RE_EST_9 +162 0x0100 //TX_MIN_EQ_RE_EST_10 +163 0x0100 //TX_MIN_EQ_RE_EST_11 +164 0x0100 //TX_MIN_EQ_RE_EST_12 +165 0x4000 //TX_LAMBDA_RE_EST +166 0x0000 //TX_LAMBDA_CB_NLE +167 0x0000 //TX_C_POST_FLT +168 0x728A //TX_GAIN_NP +169 0x0008 //TX_SE_HOLD_N +170 0x0050 //TX_DT_HOLD_N +171 0x03E8 //TX_DT2_HOLD_N +172 0x0000 //TX_AEC_RESRV_0 +173 0x0000 //TX_AEC_RESRV_1 +174 0x0014 //TX_AEC_RESRV_2 +175 0x0000 //TX_MIC_DELAY_LENGTH +176 0x0000 //TX_REF_DELAY_LENGTH +177 0x0000 //TX_ADD_LINEIN_GAINL +178 0x0000 //TX_ADD_LINEIN_GAINH +179 0x0000 //TX_MIN_EQ_RE_EST_14 +180 0x0000 //TX_DTD_THR1_8 +181 0x0000 //TX_DTD_THR2_8 +182 0x0000 //TX_DTD_MIC_BLK2 +183 0x0000 //TX_FRQ_LIN_LEN +184 0x0000 //TX_FRQ_AEC_LEN_RHO +185 0x0000 //TX_MU0_UNP_FRQ_AEC +186 0x0000 //TX_MU0_PTD_FRQ_AEC +187 0x0000 //TX_MINENOISETH +188 0x0000 //TX_MU0_RE_EST +189 0x0000 //TX_AEC_NUM_CH +190 0x0000 //TX_BIGECHOATTENUATION_MAX +191 0x0000 //TX_A_POST_FLT_MICBLK +192 0x0000 //TX_BLKENERTH +193 0x0000 //TX_BLKENERHIGHTH +194 0x0000 //TX_NORMENERTH +195 0x0000 //TX_NORMENERHIGHTH +196 0x0000 //TX_NORMENERHIGHTHL +197 0x7333 //TX_DTD_THR1_0 +198 0x7333 //TX_DTD_THR1_1 +199 0x7333 //TX_DTD_THR1_2 +200 0x7333 //TX_DTD_THR1_3 +201 0x7333 //TX_DTD_THR1_4 +202 0x7333 //TX_DTD_THR1_5 +203 0x7333 //TX_DTD_THR1_6 +204 0x0CCD //TX_DTD_THR2_0 +205 0x0CCD //TX_DTD_THR2_1 +206 0x0CCD //TX_DTD_THR2_2 +207 0x0CCD //TX_DTD_THR2_3 +208 0x0CCD //TX_DTD_THR2_4 +209 0x0CCD //TX_DTD_THR2_5 +210 0x0CCD //TX_DTD_THR2_6 +211 0x7FFF //TX_DTD_THR3 +212 0x0000 //TX_SPK_CUT_K +213 0x0400 //TX_DT_CUT_K +214 0x0000 //TX_DT_CUT_THR +215 0x0000 //TX_COMFORT_G +216 0x0000 //TX_POWER_YOUT_TH +217 0x0000 //TX_FDPFGAINECHO +218 0x0000 //TX_DTD_HD_THR +219 0x0000 //TX_SPK_CUT_K_S +220 0x0000 //TX_DTD_MIC_BLK +221 0x0400 //TX_ADPT_STRICT_L +222 0x0200 //TX_ADPT_STRICT_H +223 0x0BB8 //TX_RATIO_DT_L_TH_LOW +224 0x3A98 //TX_RATIO_DT_H_TH_LOW +225 0x1770 //TX_RATIO_DT_L_TH_HIGH +226 0x4E20 //TX_RATIO_DT_H_TH_HIGH +227 0x09C4 //TX_RATIO_DT_L0_TH +228 0x0800 //TX_B_POST_FILT_ECHO_L +229 0x0800 //TX_B_POST_FILT_ECHO_H +230 0x0000 //TX_MIN_G_CTRL_ECHO +231 0x7FFF //TX_B_LESSCUT_RTO_ECHO +232 0x0000 //TX_EPD_OFFSET_00 +233 0x0000 //TX_EPD_OFFST_01 +234 0x1388 //TX_RATIO_DT_L0_TH_HIGH +235 0x3A98 //TX_RATIO_DT_H_TH_CUT +236 0x0000 //TX_MIN_EQ_RE_EST_13 +237 0x0000 //TX_DTD_THR1_7 +238 0x0000 //TX_DTD_THR2_7 +239 0x0000 //TX_DT_RESRV_7 +240 0x0000 //TX_DT_RESRV_8 +241 0x0000 //TX_DT_RESRV_9 +242 0xF200 //TX_THR_SN_EST_0 +243 0xF400 //TX_THR_SN_EST_1 +244 0xF800 //TX_THR_SN_EST_2 +245 0xF600 //TX_THR_SN_EST_3 +246 0xF800 //TX_THR_SN_EST_4 +247 0xF800 //TX_THR_SN_EST_5 +248 0xF800 //TX_THR_SN_EST_6 +249 0xF800 //TX_THR_SN_EST_7 +250 0x0100 //TX_DELTA_THR_SN_EST_0 +251 0x0100 //TX_DELTA_THR_SN_EST_1 +252 0x0100 //TX_DELTA_THR_SN_EST_2 +253 0x0200 //TX_DELTA_THR_SN_EST_3 +254 0x0200 //TX_DELTA_THR_SN_EST_4 +255 0x0200 //TX_DELTA_THR_SN_EST_5 +256 0x0000 //TX_DELTA_THR_SN_EST_6 +257 0x0200 //TX_DELTA_THR_SN_EST_7 +258 0x4000 //TX_LAMBDA_NN_EST_0 +259 0x4000 //TX_LAMBDA_NN_EST_1 +260 0x4000 //TX_LAMBDA_NN_EST_2 +261 0x4000 //TX_LAMBDA_NN_EST_3 +262 0x4000 //TX_LAMBDA_NN_EST_4 +263 0x4000 //TX_LAMBDA_NN_EST_5 +264 0x4000 //TX_LAMBDA_NN_EST_6 +265 0x4000 //TX_LAMBDA_NN_EST_7 +266 0x0A00 //TX_N_SN_EST +267 0x0000 //TX_INBEAM_T +268 0x0000 //TX_INBEAMHOLDT +269 0x1FFF //TX_G_STRICT +270 0x2000 //TX_EQ_THR_BF +271 0x799A //TX_LAMBDA_EQ_BF +272 0x1000 //TX_NE_RTO_TH +273 0x1000 //TX_NE_RTO_TH_L +274 0x1000 //TX_MAINREFRTOH_TH_H +275 0x1000 //TX_MAINREFRTOH_TH_L +276 0x2000 //TX_MAINREFRTO_TH_H +277 0x1400 //TX_MAINREFRTO_TH_L +278 0x0200 //TX_MAINREFRTO_TH_EQ +279 0x0000 //TX_B_POST_FLT_0 +280 0x0000 //TX_B_POST_FLT_1 +281 0x001A //TX_NS_LVL_CTRL_0 +282 0x0014 //TX_NS_LVL_CTRL_1 +283 0x0014 //TX_NS_LVL_CTRL_2 +284 0x000C //TX_NS_LVL_CTRL_3 +285 0x000C //TX_NS_LVL_CTRL_4 +286 0x000C //TX_NS_LVL_CTRL_5 +287 0x001A //TX_NS_LVL_CTRL_6 +288 0x000C //TX_NS_LVL_CTRL_7 +289 0x000E //TX_MIN_GAIN_S_0 +290 0x0014 //TX_MIN_GAIN_S_1 +291 0x0014 //TX_MIN_GAIN_S_2 +292 0x0014 //TX_MIN_GAIN_S_3 +293 0x0014 //TX_MIN_GAIN_S_4 +294 0x0014 //TX_MIN_GAIN_S_5 +295 0x0014 //TX_MIN_GAIN_S_6 +296 0x0014 //TX_MIN_GAIN_S_7 +297 0x0000 //TX_NMOS_SUP +298 0x0064 //TX_NS_MAX_PRI_SNR_TH +299 0x7FFF //TX_NMOS_SUP_MENSA +300 0x7FFF //TX_SNRI_SUP_0 +301 0x7FFF //TX_SNRI_SUP_1 +302 0x7FFF //TX_SNRI_SUP_2 +303 0x4000 //TX_SNRI_SUP_3 +304 0x4000 //TX_SNRI_SUP_4 +305 0x4000 //TX_SNRI_SUP_5 +306 0x7FFF //TX_SNRI_SUP_6 +307 0x4000 //TX_SNRI_SUP_7 +308 0x1200 //TX_THR_LFNS +309 0x0028 //TX_G_LFNS +310 0x09C4 //TX_GAIN0_NTH +311 0x7FFF //TX_MUSIC_MORENS +312 0x7FFF //TX_A_POST_FILT_0 +313 0x7FFF //TX_A_POST_FILT_1 +314 0x4000 //TX_A_POST_FILT_S_0 +315 0x1000 //TX_A_POST_FILT_S_1 +316 0x1000 //TX_A_POST_FILT_S_2 +317 0x6666 //TX_A_POST_FILT_S_3 +318 0x6666 //TX_A_POST_FILT_S_4 +319 0x6666 //TX_A_POST_FILT_S_5 +320 0x199A //TX_A_POST_FILT_S_6 +321 0x6666 //TX_A_POST_FILT_S_7 +322 0x2000 //TX_B_POST_FILT_0 +323 0x2000 //TX_B_POST_FILT_1 +324 0x2000 //TX_B_POST_FILT_2 +325 0x2000 //TX_B_POST_FILT_3 +326 0x2000 //TX_B_POST_FILT_4 +327 0x2000 //TX_B_POST_FILT_5 +328 0x2000 //TX_B_POST_FILT_6 +329 0x2000 //TX_B_POST_FILT_7 +330 0x7FFF //TX_B_LESSCUT_RTO_S_0 +331 0x7FFF //TX_B_LESSCUT_RTO_S_1 +332 0x7FFF //TX_B_LESSCUT_RTO_S_2 +333 0x7FFF //TX_B_LESSCUT_RTO_S_3 +334 0x7FFF //TX_B_LESSCUT_RTO_S_4 +335 0x7FFF //TX_B_LESSCUT_RTO_S_5 +336 0x7FFF //TX_B_LESSCUT_RTO_S_6 +337 0x7FFF //TX_B_LESSCUT_RTO_S_7 +338 0x7E00 //TX_LAMBDA_PFILT +339 0x7E00 //TX_LAMBDA_PFILT_S_0 +340 0x7E00 //TX_LAMBDA_PFILT_S_1 +341 0x7E00 //TX_LAMBDA_PFILT_S_2 +342 0x7E00 //TX_LAMBDA_PFILT_S_3 +343 0x7E00 //TX_LAMBDA_PFILT_S_4 +344 0x7E00 //TX_LAMBDA_PFILT_S_5 +345 0x7E00 //TX_LAMBDA_PFILT_S_6 +346 0x7E00 //TX_LAMBDA_PFILT_S_7 +347 0x01F4 //TX_K_PEPPER +348 0x0400 //TX_A_PEPPER +349 0x0FA0 //TX_K_PEPPER_HF +350 0x0400 //TX_A_PEPPER_HF +351 0x0001 //TX_HMNC_BST_FLG +352 0x4000 //TX_HMNC_BST_THR +353 0x0000 //TX_DT_BINVAD_TH_0 +354 0x0000 //TX_DT_BINVAD_TH_1 +355 0x0000 //TX_DT_BINVAD_TH_2 +356 0x0000 //TX_DT_BINVAD_TH_3 +357 0x0000 //TX_DT_BINVAD_ENDF +358 0x0000 //TX_C_POST_FLT_DT +359 0x0CCD //TX_NS_B_POST_FLT_LESSCUT +360 0x0100 //TX_DT_BOOST +361 0x0001 //TX_BF_SGRAD_FLG +362 0x0000 //TX_BF_DVG_TH +363 0x0000 //TX_SN_C_F +364 0x0000 //TX_K_APT +365 0x0001 //TX_NOISEDET +366 0x05A0 //TX_NDETCT +367 0x000A //TX_NOISE_TH_0 +368 0x1388 //TX_NOISE_TH_0_2 +369 0x3A98 //TX_NOISE_TH_0_3 +370 0x0C80 //TX_NOISE_TH_1 +371 0x0032 //TX_NOISE_TH_2 +372 0x3D54 //TX_NOISE_TH_3 +373 0x012C //TX_NOISE_TH_4 +374 0x07D0 //TX_NOISE_TH_5 +375 0x6590 //TX_NOISE_TH_5_2 +376 0x7FFF //TX_NOISE_TH_5_3 +377 0x7FFF //TX_NOISE_TH_5_4 +378 0x00C8 //TX_NOISE_TH_6 +379 0x000A //TX_MINENOISE_TH +380 0x0000 //TX_MORENS_TFMASK_TH +381 0x0000 //TX_DRC_QUIET_FLOOR +382 0x0000 //TX_RATIODTL_CUT_TH +383 0x0000 //TX_DT_CUT_K1 +384 0x0640 //TX_OUT_ENER_S_TH_CLEAN +385 0x0640 //TX_OUT_ENER_S_TH_LESSCLEAN +386 0x0640 //TX_OUT_ENER_S_TH_NOISY +387 0x0190 //TX_OUT_ENER_TH_NOISE +388 0x07D0 //TX_OUT_ENER_TH_SPEECH +389 0x0000 //TX_SN_NPB_GAIN +390 0x0000 //TX_NN_NPB_GAIN +391 0x0000 //TX_POST_MASK_SUP_HSNE +392 0x0000 //TX_TAIL_DET_TH +393 0x0000 //TX_B_LESSCUT_RTO_WTA +394 0x0000 //TX_MEL_G_R +395 0x0000 //TX_SUPHIGH_TH +396 0x0000 //TX_MASK_G_R +397 0x0000 //TX_EXTRA_NS_L +398 0x0000 //TX_C_POST_FLT_MASK +399 0x0000 //TX_A_POST_FLT_WNS +400 0x0000 //TX_MIN_G_LOW300HZ +401 0x0010 //TX_MAXLEVEL_CNG +402 0x0000 //TX_STN_NOISE_TH +403 0x0000 //TX_POST_MASK_SUP +404 0x0000 //TX_POST_MASK_ADJUST +405 0x0014 //TX_NS_ENOISE_MIC0_TH +406 0x0014 //TX_MINENOISE_MIC0_TH +407 0x0226 //TX_MINENOISE_MIC0_S_TH +408 0x2879 //TX_MIN_G_CTRL_SSNS +409 0x0400 //TX_METAL_RTO_THR +410 0x0080 //TX_NS_FP_K_METAL +411 0x3A98 //TX_NOISEDET_BOOST_TH +412 0x0FA0 //TX_NSMOOTH_TH +413 0x0000 //TX_NS_RESRV_8 +414 0x0800 //TX_RHO_UPB +415 0x0B40 //TX_N_HOLD_HS +416 0x005A //TX_N_RHO_BFR0 +417 0x7FFF //TX_LAMBDA_ARSP_EST +418 0x0000 //TX_EXTRA_GAIN_MICBLOCK +419 0x0333 //TX_THR_STD_NSR +420 0x0219 //TX_THR_STD_PLH +421 0x09C4 //TX_N_HOLD_STD +422 0x0166 //TX_THR_STD_RHO +423 0x2000 //TX_BF_RESET_THR_HS +424 0x09C4 //TX_SB_RTO_MEAN_TH +425 0x0800 //TX_SB_RHO_MEAN_TH_NTALK +426 0x3800 //TX_SB_RTO_MEAN_TH_ABN +427 0x0000 //TX_SB_RTO_MEAN_TH_RUB +428 0x2000 //TX_WTA_EN_RTO_TH +429 0x1400 //TX_TOP_ENER_TH_F +430 0x0064 //TX_DESIRED_TALK_HOLDT +431 0x1000 //TX_MIC_BLOCK_FACTOR +432 0x0000 //TX_NSEST_BFRLRNRDC +433 0x0000 //TX_THR_POST_FLT_HS +434 0x0000 //TX_HS_VAD_BIN +435 0x0000 //TX_THR_VAD_HS +436 0x0000 //TX_MEAN_RTO_MIN_TH2 +437 0x0000 //TX_SILENCE_T +438 0x4000 //TX_A_POST_FLT_WTA +439 0x799A //TX_LAMBDA_PFLT_WTA +440 0x099A //TX_SB_RHO_MEAN2_TH +441 0x0190 //TX_SB_RHO_MEAN3_TH +442 0x0000 //TX_HS_RESRV_4 +443 0x0000 //TX_HS_RESRV_5 +444 0x001E //TX_DOA_VAD_THR_1 +445 0x001E //TX_DOA_VAD_THR_2 +446 0x0028 //TX_DOA_VAD_THR1_0 +447 0x0028 //TX_DOA_VAD_THR1_1 +448 0x0000 //TX_SRC_DOA_RNG_LOW_0A +449 0x00B4 //TX_SRC_DOA_RNG_HIGH_0A +450 0x005A //TX_DFLT_SRC_DOA_0A +451 0x0000 //TX_SRC_DOA_RNG_LOW_0B +452 0x00B4 //TX_SRC_DOA_RNG_HIGH_0B +453 0x005A //TX_DFLT_SRC_DOA_0B +454 0x0000 //TX_SRC_DOA_RNG_LOW_0C +455 0x00B4 //TX_SRC_DOA_RNG_HIGH_0C +456 0x005A //TX_DFLT_SRC_DOA_0C +457 0x0000 //TX_SRC_DOA_RNG_LOW_0D +458 0x00B4 //TX_SRC_DOA_RNG_HIGH_0D +459 0x005A //TX_DFLT_SRC_DOA_0D +460 0x0000 //TX_SRC_DOA_RNG_LOW_1A +461 0x00B4 //TX_SRC_DOA_RNG_HIGH_1A +462 0x005A //TX_DFLT_SRC_DOA_1A +463 0x0000 //TX_SRC_DOA_RNG_LOW_1B +464 0x00B4 //TX_SRC_DOA_RNG_HIGH_1B +465 0x005A //TX_DFLT_SRC_DOA_1B +466 0x0000 //TX_SRC_DOA_RNG_LOW_1C +467 0x00B4 //TX_SRC_DOA_RNG_HIGH_1C +468 0x005A //TX_DFLT_SRC_DOA_1C +469 0x0000 //TX_SRC_DOA_RNG_LOW_1D +470 0x00B4 //TX_SRC_DOA_RNG_HIGH_1D +471 0x005A //TX_DFLT_SRC_DOA_1D +472 0x0172 //TX_BF_HOLDOFF_T +473 0x7FFF //TX_DOA_COST_FACTOR +474 0x0D9A //TX_MAINTOREFR_TH0 +475 0x071C //TX_DOA_TRK_THR +476 0x071C //TX_DOA_TRACK_HT +477 0x0280 //TX_N1_HOLD_HF +478 0x0140 //TX_N2_HOLD_HF +479 0x2AAB //TX_BF_RESET_THR_HF +480 0x4000 //TX_DOA_SMOOTH +481 0x0000 //TX_MU_BF +482 0x0200 //TX_BF_MU_LF_B2 +483 0x0000 //TX_BF_FC_END_BIN_B2 +484 0x0000 //TX_BF_FC_END_BIN +485 0x0000 //TX_HF_RESRV_25 +486 0x0000 //TX_HF_RESRV_26 +487 0x0000 //TX_N_DOA_SEED +488 0x0000 //TX_FINE_DOA_SEARCH_FLG +489 0x0000 //TX_HF_RESRV_27 +490 0x0000 //TX_DLT_SRC_DOA_RNG +491 0x0200 //TX_BF_MU_LF +492 0x0000 //TX_DFLT_SRC_LOC_0 +493 0x0000 //TX_DFLT_SRC_LOC_1 +494 0x0000 //TX_DFLT_SRC_LOC_2 +495 0x0000 //TX_DOA_TRACK_VADTH +496 0x0000 //TX_DOA_TRACK_NEW +497 0x0168 //TX_NOR_OFF_THR +498 0x0CCD //TX_MORE_ON_700HZ_THR +499 0x2000 //TX_MU_BF_ADPT_NS +500 0x0004 //TX_ADAPT_LEN +501 0x6666 //TX_MORE_SNS +502 0x0230 //TX_NOR_OFF_TH1 +503 0xD333 //TX_WIDE_MASK_TH +504 0x4650 //TX_SUBSNRATIOHIGH4MEANBCK_THR +505 0x6000 //TX_C_POST_FLT_CUT +506 0x2000 //TX_RADIODTLV +507 0x0320 //TX_POWER_LINEIN_TH +508 0x0014 //TX_FE_VADCOUNT_TH_FC +509 0x000A //TX_ECHO_SUPP_FC +510 0x0C80 //TX_ECHO_TH +511 0x6666 //TX_MIC_TO_BFGAIN +512 0x6666 //TX_MICTOBFGAIN0 +513 0x0014 //TX_FASTMUE_TH +514 0x0000 //TX_DEREVERB_LF_MU +515 0x0000 //TX_DEREVERB_HF_MU +516 0x0000 //TX_DEREVERB_DELAY +517 0x0000 //TX_DEREVERB_COEF_LEN +518 0x0000 //TX_DEREVERB_DNR +519 0x0000 //TX_DEREVERB_ALPHA +520 0x0000 //TX_DEREVERB_BETA +521 0x0000 //TX_GSC_RTOL_TH +522 0x0000 //TX_GSC_RTOH_TH +523 0x0000 //TX_WIDE2_MEANHTH +524 0x0000 //TX_DR_RESRV_5 +525 0x0000 //TX_DR_RESRV_6 +526 0x0000 //TX_DR_RESRV_7 +527 0x0000 //TX_DR_RESRV_8 +528 0x0000 //TX_WIND_MARK_TH +529 0x399A //TX_CORR_THR +530 0x0028 //TX_SNR_THR +531 0x03E8 //TX_ENGY_THR +532 0x0000 //TX_CORR_HIGH_TH +533 0x0000 //TX_ENGY_THR_2 +534 0x0000 //TX_MEAN_RTO_THR +535 0x0000 //TX_WNS_ENOISE_MIC0_TH +536 0x0000 //TX_RATIOMICL_TH +537 0x0000 //TX_CALIG_HS +538 0x000A //TX_LVL_CTRL +539 0x0000 //TX_WIND_SUPRTO +540 0x0000 //TX_WNS_MIN_G +541 0x0000 //TX_WNS_B_POST_FLT +542 0x0000 //TX_RATIOMICH_TH +543 0x0000 //TX_WIND_INBEAM_L_TH +544 0x0000 //TX_WIND_INBEAM_H_TH +545 0x0000 //TX_WNS_RESRV_0 +546 0x0000 //TX_WNS_RESRV_1 +547 0x0000 //TX_WNS_RESRV_2 +548 0x0000 //TX_WNS_RESRV_3 +549 0x0000 //TX_WNS_RESRV_4 +550 0x0000 //TX_WNS_RESRV_5 +551 0x0000 //TX_WNS_RESRV_6 +552 0x0000 //TX_BVE_NOISE_FLOOR_0 +553 0x0000 //TX_BVE_NOISE_FLOOR_1 +554 0x0000 //TX_BVE_NOISE_FLOOR_2 +555 0x0000 //TX_BVE_NOISE_FLOOR_3 +556 0x0000 //TX_BVE_NOISE_FLOOR_4 +557 0x0000 //TX_BVE_NOISE_FLOOR_5 +558 0x0000 //TX_BVE_NOISE_FLOOR_6 +559 0x0000 //TX_BVE_NOISE_FLOOR_7 +560 0x0000 //TX_BVE_NOISE_FLOOR_8 +561 0x0000 //TX_BVE_NOISE_FLOOR_9 +562 0x0000 //TX_BVE_IN_N +563 0x0000 //TX_BVE_OUT_N +564 0x0000 //TX_BVE_MICALPHA_DOWN +565 0x0000 //TX_PB_RESRV_1 +566 0x0020 //TX_FDEQ_SUBNUM +567 0x4848 //TX_FDEQ_GAIN_0 +568 0x4848 //TX_FDEQ_GAIN_1 +569 0x4848 //TX_FDEQ_GAIN_2 +570 0x4848 //TX_FDEQ_GAIN_3 +571 0x4848 //TX_FDEQ_GAIN_4 +572 0x4848 //TX_FDEQ_GAIN_5 +573 0x4848 //TX_FDEQ_GAIN_6 +574 0x4848 //TX_FDEQ_GAIN_7 +575 0x4848 //TX_FDEQ_GAIN_8 +576 0x4848 //TX_FDEQ_GAIN_9 +577 0x4848 //TX_FDEQ_GAIN_10 +578 0x4848 //TX_FDEQ_GAIN_11 +579 0x4848 //TX_FDEQ_GAIN_12 +580 0x4848 //TX_FDEQ_GAIN_13 +581 0x4848 //TX_FDEQ_GAIN_14 +582 0x4848 //TX_FDEQ_GAIN_15 +583 0x4848 //TX_FDEQ_GAIN_16 +584 0x4848 //TX_FDEQ_GAIN_17 +585 0x4848 //TX_FDEQ_GAIN_18 +586 0x4848 //TX_FDEQ_GAIN_19 +587 0x4848 //TX_FDEQ_GAIN_20 +588 0x4848 //TX_FDEQ_GAIN_21 +589 0x4848 //TX_FDEQ_GAIN_22 +590 0x4848 //TX_FDEQ_GAIN_23 +591 0x0000 //TX_FDEQ_BIN_0 +592 0x0000 //TX_FDEQ_BIN_1 +593 0x0000 //TX_FDEQ_BIN_2 +594 0x0000 //TX_FDEQ_BIN_3 +595 0x0000 //TX_FDEQ_BIN_4 +596 0x0000 //TX_FDEQ_BIN_5 +597 0x0000 //TX_FDEQ_BIN_6 +598 0x0000 //TX_FDEQ_BIN_7 +599 0x0000 //TX_FDEQ_BIN_8 +600 0x0000 //TX_FDEQ_BIN_9 +601 0x0000 //TX_FDEQ_BIN_10 +602 0x0000 //TX_FDEQ_BIN_11 +603 0x0000 //TX_FDEQ_BIN_12 +604 0x0000 //TX_FDEQ_BIN_13 +605 0x0000 //TX_FDEQ_BIN_14 +606 0x0000 //TX_FDEQ_BIN_15 +607 0x0000 //TX_FDEQ_BIN_16 +608 0x0000 //TX_FDEQ_BIN_17 +609 0x0000 //TX_FDEQ_BIN_18 +610 0x0000 //TX_FDEQ_BIN_19 +611 0x0000 //TX_FDEQ_BIN_20 +612 0x0000 //TX_FDEQ_BIN_21 +613 0x0000 //TX_FDEQ_BIN_22 +614 0x0000 //TX_FDEQ_BIN_23 +615 0x0000 //TX_FDEQ_PADDING +616 0x0020 //TX_PREEQ_SUBNUM_MIC0 +617 0x4848 //TX_PREEQ_GAIN_MIC0_0 +618 0x4848 //TX_PREEQ_GAIN_MIC0_1 +619 0x4848 //TX_PREEQ_GAIN_MIC0_2 +620 0x4848 //TX_PREEQ_GAIN_MIC0_3 +621 0x4848 //TX_PREEQ_GAIN_MIC0_4 +622 0x4848 //TX_PREEQ_GAIN_MIC0_5 +623 0x4848 //TX_PREEQ_GAIN_MIC0_6 +624 0x4848 //TX_PREEQ_GAIN_MIC0_7 +625 0x4848 //TX_PREEQ_GAIN_MIC0_8 +626 0x4848 //TX_PREEQ_GAIN_MIC0_9 +627 0x4848 //TX_PREEQ_GAIN_MIC0_10 +628 0x4848 //TX_PREEQ_GAIN_MIC0_11 +629 0x4848 //TX_PREEQ_GAIN_MIC0_12 +630 0x4848 //TX_PREEQ_GAIN_MIC0_13 +631 0x4848 //TX_PREEQ_GAIN_MIC0_14 +632 0x4848 //TX_PREEQ_GAIN_MIC0_15 +633 0x4848 //TX_PREEQ_GAIN_MIC0_16 +634 0x4848 //TX_PREEQ_GAIN_MIC0_17 +635 0x4848 //TX_PREEQ_GAIN_MIC0_18 +636 0x4848 //TX_PREEQ_GAIN_MIC0_19 +637 0x4848 //TX_PREEQ_GAIN_MIC0_20 +638 0x4848 //TX_PREEQ_GAIN_MIC0_21 +639 0x4848 //TX_PREEQ_GAIN_MIC0_22 +640 0x4848 //TX_PREEQ_GAIN_MIC0_23 +641 0x0000 //TX_PREEQ_BIN_MIC0_0 +642 0x0000 //TX_PREEQ_BIN_MIC0_1 +643 0x0000 //TX_PREEQ_BIN_MIC0_2 +644 0x0000 //TX_PREEQ_BIN_MIC0_3 +645 0x0000 //TX_PREEQ_BIN_MIC0_4 +646 0x0000 //TX_PREEQ_BIN_MIC0_5 +647 0x0000 //TX_PREEQ_BIN_MIC0_6 +648 0x0000 //TX_PREEQ_BIN_MIC0_7 +649 0x0000 //TX_PREEQ_BIN_MIC0_8 +650 0x0000 //TX_PREEQ_BIN_MIC0_9 +651 0x0000 //TX_PREEQ_BIN_MIC0_10 +652 0x0000 //TX_PREEQ_BIN_MIC0_11 +653 0x0000 //TX_PREEQ_BIN_MIC0_12 +654 0x0000 //TX_PREEQ_BIN_MIC0_13 +655 0x0000 //TX_PREEQ_BIN_MIC0_14 +656 0x0000 //TX_PREEQ_BIN_MIC0_15 +657 0x0000 //TX_PREEQ_BIN_MIC0_16 +658 0x0000 //TX_PREEQ_BIN_MIC0_17 +659 0x0000 //TX_PREEQ_BIN_MIC0_18 +660 0x0000 //TX_PREEQ_BIN_MIC0_19 +661 0x0000 //TX_PREEQ_BIN_MIC0_20 +662 0x0000 //TX_PREEQ_BIN_MIC0_21 +663 0x0000 //TX_PREEQ_BIN_MIC0_22 +664 0x0000 //TX_PREEQ_BIN_MIC0_23 +665 0x0020 //TX_PREEQ_SUBNUM_MIC1 +666 0x4848 //TX_PREEQ_GAIN_MIC1_0 +667 0x4848 //TX_PREEQ_GAIN_MIC1_1 +668 0x4848 //TX_PREEQ_GAIN_MIC1_2 +669 0x4848 //TX_PREEQ_GAIN_MIC1_3 +670 0x4848 //TX_PREEQ_GAIN_MIC1_4 +671 0x4848 //TX_PREEQ_GAIN_MIC1_5 +672 0x4848 //TX_PREEQ_GAIN_MIC1_6 +673 0x4848 //TX_PREEQ_GAIN_MIC1_7 +674 0x4848 //TX_PREEQ_GAIN_MIC1_8 +675 0x4848 //TX_PREEQ_GAIN_MIC1_9 +676 0x4848 //TX_PREEQ_GAIN_MIC1_10 +677 0x4848 //TX_PREEQ_GAIN_MIC1_11 +678 0x4848 //TX_PREEQ_GAIN_MIC1_12 +679 0x4848 //TX_PREEQ_GAIN_MIC1_13 +680 0x4848 //TX_PREEQ_GAIN_MIC1_14 +681 0x4848 //TX_PREEQ_GAIN_MIC1_15 +682 0x4848 //TX_PREEQ_GAIN_MIC1_16 +683 0x4848 //TX_PREEQ_GAIN_MIC1_17 +684 0x4848 //TX_PREEQ_GAIN_MIC1_18 +685 0x4848 //TX_PREEQ_GAIN_MIC1_19 +686 0x4848 //TX_PREEQ_GAIN_MIC1_20 +687 0x4848 //TX_PREEQ_GAIN_MIC1_21 +688 0x4848 //TX_PREEQ_GAIN_MIC1_22 +689 0x4848 //TX_PREEQ_GAIN_MIC1_23 +690 0x0000 //TX_PREEQ_BIN_MIC1_0 +691 0x0000 //TX_PREEQ_BIN_MIC1_1 +692 0x0000 //TX_PREEQ_BIN_MIC1_2 +693 0x0000 //TX_PREEQ_BIN_MIC1_3 +694 0x0000 //TX_PREEQ_BIN_MIC1_4 +695 0x0000 //TX_PREEQ_BIN_MIC1_5 +696 0x0000 //TX_PREEQ_BIN_MIC1_6 +697 0x0000 //TX_PREEQ_BIN_MIC1_7 +698 0x0000 //TX_PREEQ_BIN_MIC1_8 +699 0x0000 //TX_PREEQ_BIN_MIC1_9 +700 0x0000 //TX_PREEQ_BIN_MIC1_10 +701 0x0000 //TX_PREEQ_BIN_MIC1_11 +702 0x0000 //TX_PREEQ_BIN_MIC1_12 +703 0x0000 //TX_PREEQ_BIN_MIC1_13 +704 0x0000 //TX_PREEQ_BIN_MIC1_14 +705 0x0000 //TX_PREEQ_BIN_MIC1_15 +706 0x0000 //TX_PREEQ_BIN_MIC1_16 +707 0x0000 //TX_PREEQ_BIN_MIC1_17 +708 0x0000 //TX_PREEQ_BIN_MIC1_18 +709 0x0000 //TX_PREEQ_BIN_MIC1_19 +710 0x0000 //TX_PREEQ_BIN_MIC1_20 +711 0x0000 //TX_PREEQ_BIN_MIC1_21 +712 0x0000 //TX_PREEQ_BIN_MIC1_22 +713 0x0000 //TX_PREEQ_BIN_MIC1_23 +714 0x0020 //TX_PREEQ_SUBNUM_MIC2 +715 0x4848 //TX_PREEQ_GAIN_MIC2_0 +716 0x4848 //TX_PREEQ_GAIN_MIC2_1 +717 0x4848 //TX_PREEQ_GAIN_MIC2_2 +718 0x4848 //TX_PREEQ_GAIN_MIC2_3 +719 0x4848 //TX_PREEQ_GAIN_MIC2_4 +720 0x4848 //TX_PREEQ_GAIN_MIC2_5 +721 0x4848 //TX_PREEQ_GAIN_MIC2_6 +722 0x4848 //TX_PREEQ_GAIN_MIC2_7 +723 0x4848 //TX_PREEQ_GAIN_MIC2_8 +724 0x4848 //TX_PREEQ_GAIN_MIC2_9 +725 0x4848 //TX_PREEQ_GAIN_MIC2_10 +726 0x4848 //TX_PREEQ_GAIN_MIC2_11 +727 0x4848 //TX_PREEQ_GAIN_MIC2_12 +728 0x4848 //TX_PREEQ_GAIN_MIC2_13 +729 0x4848 //TX_PREEQ_GAIN_MIC2_14 +730 0x4848 //TX_PREEQ_GAIN_MIC2_15 +731 0x4848 //TX_PREEQ_GAIN_MIC2_16 +732 0x4848 //TX_PREEQ_GAIN_MIC2_17 +733 0x4848 //TX_PREEQ_GAIN_MIC2_18 +734 0x4848 //TX_PREEQ_GAIN_MIC2_19 +735 0x4848 //TX_PREEQ_GAIN_MIC2_20 +736 0x4848 //TX_PREEQ_GAIN_MIC2_21 +737 0x4848 //TX_PREEQ_GAIN_MIC2_22 +738 0x4848 //TX_PREEQ_GAIN_MIC2_23 +739 0x0000 //TX_PREEQ_BIN_MIC2_0 +740 0x0000 //TX_PREEQ_BIN_MIC2_1 +741 0x0000 //TX_PREEQ_BIN_MIC2_2 +742 0x0000 //TX_PREEQ_BIN_MIC2_3 +743 0x0000 //TX_PREEQ_BIN_MIC2_4 +744 0x0000 //TX_PREEQ_BIN_MIC2_5 +745 0x0000 //TX_PREEQ_BIN_MIC2_6 +746 0x0000 //TX_PREEQ_BIN_MIC2_7 +747 0x0000 //TX_PREEQ_BIN_MIC2_8 +748 0x0000 //TX_PREEQ_BIN_MIC2_9 +749 0x0000 //TX_PREEQ_BIN_MIC2_10 +750 0x0000 //TX_PREEQ_BIN_MIC2_11 +751 0x0000 //TX_PREEQ_BIN_MIC2_12 +752 0x0000 //TX_PREEQ_BIN_MIC2_13 +753 0x0000 //TX_PREEQ_BIN_MIC2_14 +754 0x0000 //TX_PREEQ_BIN_MIC2_15 +755 0x0000 //TX_PREEQ_BIN_MIC2_16 +756 0x0000 //TX_PREEQ_BIN_MIC2_17 +757 0x0000 //TX_PREEQ_BIN_MIC2_18 +758 0x0000 //TX_PREEQ_BIN_MIC2_19 +759 0x0000 //TX_PREEQ_BIN_MIC2_20 +760 0x0000 //TX_PREEQ_BIN_MIC2_21 +761 0x0000 //TX_PREEQ_BIN_MIC2_22 +762 0x0000 //TX_PREEQ_BIN_MIC2_23 +763 0x0006 //TX_MASKING_ABILITY +764 0x2000 //TX_NND_WEIGHT +765 0x0064 //TX_MIC_CALIBRATION_0 +766 0x006A //TX_MIC_CALIBRATION_1 +767 0x006A //TX_MIC_CALIBRATION_2 +768 0x006B //TX_MIC_CALIBRATION_3 +769 0x0048 //TX_MIC_PWR_BIAS_0 +770 0x003C //TX_MIC_PWR_BIAS_1 +771 0x003C //TX_MIC_PWR_BIAS_2 +772 0x003C //TX_MIC_PWR_BIAS_3 +773 0x0000 //TX_GAIN_LIMIT_0 +774 0x0009 //TX_GAIN_LIMIT_1 +775 0x000C //TX_GAIN_LIMIT_2 +776 0x000F //TX_GAIN_LIMIT_3 +777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN +778 0x7FDE //TX_BVE_VAD0_ALPHAUP +779 0x7F3A //TX_BVE_VAD0_ALPHADOWN +780 0x2000 //TX_BVE_GAINWEIGHT_NOFEVADLI +781 0x7F5B //TX_BVE_FEVADLI_ALPHA +782 0x7F3D //TX_BVE_NOVAD0_ALPHAUP +783 0x3000 //TX_TDDRC_ALPHA_UP_01 +784 0x3000 //TX_TDDRC_ALPHA_UP_02 +785 0x3000 //TX_TDDRC_ALPHA_UP_03 +786 0x3000 //TX_TDDRC_ALPHA_UP_04 +787 0x7FB0 //TX_TDDRC_ALPHA_DWN_01 +788 0x7FB0 //TX_TDDRC_ALPHA_DWN_02 +789 0x7FB0 //TX_TDDRC_ALPHA_DWN_03 +790 0x7FB0 //TX_TDDRC_ALPHA_DWN_04 +791 0x65AD //TX_TDDRC_TD_DRC_LIMIT +792 0x0800 //TX_TDDRC_POST_LIMIT_GAIN +793 0x0000 //TX_TDDRC_RESRV_0 +794 0x0000 //TX_TDDRC_RESRV_1 +795 0x0018 //TX_FDDRC_BAND_MARGIN_0 +796 0x0030 //TX_FDDRC_BAND_MARGIN_1 +797 0x0050 //TX_FDDRC_BAND_MARGIN_2 +798 0x0080 //TX_FDDRC_BAND_MARGIN_3 +799 0x0007 //TX_FDDRC_BLOCK_EXP +800 0x5000 //TX_FDDRC_THRD_2_0 +801 0x5000 //TX_FDDRC_THRD_2_1 +802 0x5000 //TX_FDDRC_THRD_2_2 +803 0x5000 //TX_FDDRC_THRD_2_3 +804 0x6400 //TX_FDDRC_THRD_3_0 +805 0x6400 //TX_FDDRC_THRD_3_1 +806 0x6400 //TX_FDDRC_THRD_3_2 +807 0x6400 //TX_FDDRC_THRD_3_3 +808 0x2000 //TX_FDDRC_SLANT_0_0 +809 0x2000 //TX_FDDRC_SLANT_0_1 +810 0x2000 //TX_FDDRC_SLANT_0_2 +811 0x2000 //TX_FDDRC_SLANT_0_3 +812 0x5333 //TX_FDDRC_SLANT_1_0 +813 0x5333 //TX_FDDRC_SLANT_1_1 +814 0x5333 //TX_FDDRC_SLANT_1_2 +815 0x5333 //TX_FDDRC_SLANT_1_3 +816 0x0002 //TX_DEADMIC_SILENCE_TH +817 0x0147 //TX_MIC_DEGRADE_TH +818 0x0078 //TX_DEADMIC_CNT +819 0x0078 //TX_MIC_DEGRADE_CNT +820 0x0000 //TX_FDDRC_RESRV_4 +821 0x0000 //TX_FDDRC_RESRV_5 +822 0x0000 //TX_FDDRC_RESRV_6 +823 0x0000 //TX_KS_NOISEPASTE_FACTOR +824 0x0000 //TX_KS_CONFIG +825 0x0000 //TX_KS_GAIN_MIN +826 0x0000 //TX_KS_RESRV_0 +827 0x0000 //TX_KS_RESRV_1 +828 0x0000 //TX_KS_RESRV_2 +829 0x7C00 //TX_LAMBDA_PKA_FP +830 0x2000 //TX_TPKA_FP +831 0x0080 //TX_MIN_G_FP +832 0x2000 //TX_MAX_G_FP +833 0x0000 //TX_FFP_FP_K_METAL +834 0x0000 //TX_A_POST_FLT_FP +835 0x0000 //TX_RTO_OUTBEAM_TH +836 0x0000 //TX_TPKA_FP_THD +837 0x0000 //TX_MAX_G_FP_BLK +838 0x0000 //TX_FFP_FADEIN +839 0x0000 //TX_FFP_FADEOUT +840 0x0000 //TX_WHISPERCTH +841 0x0000 //TX_WHISPERHOLDT +842 0x0000 //TX_WHISP_ENTHH +843 0x0000 //TX_WHISP_ENTHL +844 0x0000 //TX_WHISP_RTOTH +845 0x0000 //TX_WHISP_RTOTH2 +846 0x0000 //TX_MUTE_PERIOD +847 0x0000 //TX_FADE_IN_PERIOD +848 0x0000 //TX_FFP_RESRV_2 +849 0x0000 //TX_FFP_RESRV_3 +850 0x0000 //TX_FFP_RESRV_4 +851 0x0000 //TX_FFP_RESRV_5 +852 0x0000 //TX_FFP_RESRV_6 +853 0x0000 //TX_FILTINDX +854 0x0000 //TX_TDDRC_THRD_0 +855 0x0000 //TX_TDDRC_THRD_1 +856 0x0E80 //TX_TDDRC_THRD_2 +857 0x3800 //TX_TDDRC_THRD_3 +858 0x2A00 //TX_TDDRC_SLANT_0 +859 0x6E00 //TX_TDDRC_SLANT_1 +860 0x3000 //TX_TDDRC_ALPHA_UP_00 +861 0x7FB0 //TX_TDDRC_ALPHA_DWN_00 +862 0x0000 //TX_TDDRC_HMNC_FLAG +863 0x0000 //TX_TDDRC_HMNC_GAIN +864 0x0000 //TX_TDDRC_SMT_FLAG +865 0x0000 //TX_TDDRC_SMT_W +866 0x0100 //TX_TDDRC_DRC_GAIN +867 0x0000 //TX_TDDRC_LMT_THRD +868 0x0000 //TX_TDDRC_LMT_ALPHA +869 0x1EB8 //TX_TFMASKLTH +870 0x170A //TX_TFMASKLTHL +871 0x4000 //TX_TFMASKHTH +872 0x0CCD //TX_TFMASKLTH_BINVAD +873 0xF333 //TX_TFMASKLTH_NS_EST +874 0x2CCD //TX_TFMASKLTH_DOA +875 0x0CCD //TX_TFMASKTH_BLESSCUT +876 0x4000 //TX_B_LESSCUT_RTO_MASK +877 0x3800 //TX_SB_RHO_MEAN_TH_ABN +878 0x2000 //TX_B_POST_FLT_MASK +879 0x0000 //TX_B_POST_FLT_MASK1 +880 0x5333 //TX_GAIN_WIND_MASK +881 0x0000 //TX_TFMASK_BFSTRICT_MUSIC +882 0x0000 //TX_TFMASK_BFSTRICT_NOMUSIC +883 0x0000 //TX_FASTNS_OUTIN_TH +884 0x0000 //TX_FASTNS_TFMASK_TH +885 0x0000 //TX_FASTNS_TFMASKBIN_TH1 +886 0x0000 //TX_FASTNS_TFMASKBIN_TH2 +887 0x0000 //TX_FASTNS_TFMASKBIN_TH3 +888 0x00C8 //TX_FASTNS_ARSPC_TH +889 0xD99A //TX_FASTNS_MASK5_TH +890 0x051F //TX_POSTSSA_MIN_G_VR_MASK +891 0x7FFF //TX_A_LESSCUT_RTO_MASK +892 0x1770 //TX_FASTNS_NOISETH +893 0xC000 //TX_FASTNS_SSA_THLFL +894 0xC000 //TX_FASTNS_SSA_THHFL +895 0xCCCC //TX_FASTNS_SSA_THLFH +896 0xD999 //TX_FASTNS_SSA_THHFH +897 0x0000 //TX_SENDFUNC_REG_MICMUTE +898 0x0000 //TX_SENDFUNC_REG_MICMUTE1 +899 0x0000 //TX_MICMUTE_RATIO_THR +900 0x0000 //TX_MICMUTE_AMP_THR +901 0x0000 //TX_MICMUTE_HPF_IND +902 0x0000 //TX_MICMUTE_LOG_EYR_TH +903 0x0000 //TX_MICMUTE_CVG_TIME +904 0x0000 //TX_MICMUTE_RELEASE_TIME +905 0x0000 //TX_MIC_VOLUME_MIC0MUTE +906 0x0000 //TX_MICMUTE_EPD_OFFSET_0 +907 0x0000 //TX_MICMUTE_FRQ_AEC_L +908 0x0000 //TX_MICMUTE_EAD_THR +909 0x0000 //TX_MICMUTE_LAMBDA_CB_NLE +910 0x0000 //TX_MICMUTE_LAMBDA_RE_EST +911 0x0000 //TX_DTD_THR1_MICMUTE_0 +912 0x0000 //TX_DTD_THR1_MICMUTE_1 +913 0x0000 //TX_DTD_THR1_MICMUTE_2 +914 0x0000 //TX_DTD_THR1_MICMUTE_3 +915 0x0000 //TX_DTD_THR2_MICMUTE_0 +916 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_0 +917 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_1 +918 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_2 +919 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_3 +920 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_4 +921 0x0000 //TX_MICMUTE_C_POST_FLT +922 0x0000 //TX_MICMUTE_DT_CUT_K +923 0x0000 //TX_MICMUTE_DT_CUT_THR +924 0x0000 //TX_MICMUTE_DT_CUT_K2 +925 0x0000 //TX_MICMUTE_DT_CUT_THR2 +926 0x0000 //TX_MICMUTE_DT2_HOLD_N +927 0x0000 //TX_MICMUTE_RATIODTH_THCUT +928 0x0000 //TX_MICMUTE_B_POST_FLT_ECHOL +929 0x0000 //TX_MICMUTE_B_POST_FLT_ECHOH +930 0x0000 //TX_MICMUTE_C_POST_FLT_MASK +931 0x0000 //TX_MICMUTE_RATIODTL_CUT_TH +932 0x0000 //TX_MICMUTE_DT_CUT_K1 +933 0x0000 //TX_MICMUTE_N2_SN_EST +934 0x0000 //TX_MICMUTE_THR_SN_EST_0 +935 0x0000 //TX_MICMUTE_MIN_G_CTRL_0 +936 0x0000 //TX_MICMUTE_A_POST_FILT_S_0 +937 0x0000 //TX_MICMUTE_B_POST_FILT_0 +938 0x0000 //TX_MIC1RUB_AMP_THR +939 0x0000 //TX_MIC1MUTE_RATIO_THR +940 0x0000 //TX_MIC1MUTE_AMP_THR +941 0x0000 //TX_MIC1MUTE_CVG_TIME +942 0x0000 //TX_MIC1MUTE_RELEASE_TIME +943 0x0000 //TX_AMS_RESRV_01 +944 0x0000 //TX_AMS_RESRV_02 +945 0x0000 //TX_AMS_RESRV_03 +946 0x0000 //TX_AMS_RESRV_04 +947 0x0000 //TX_AMS_RESRV_05 +948 0x0000 //TX_AMS_RESRV_06 +949 0x0000 //TX_AMS_RESRV_07 +950 0x0000 //TX_AMS_RESRV_08 +951 0x0000 //TX_AMS_RESRV_09 +952 0x0000 //TX_AMS_RESRV_10 +953 0x0000 //TX_AMS_RESRV_11 +954 0x0000 //TX_AMS_RESRV_12 +955 0x0000 //TX_AMS_RESRV_13 +956 0x0000 //TX_AMS_RESRV_14 +957 0x0000 //TX_AMS_RESRV_15 +958 0x0000 //TX_AMS_RESRV_16 +959 0x0000 //TX_AMS_RESRV_17 +960 0x0000 //TX_AMS_RESRV_18 +961 0x0000 //TX_AMS_RESRV_19 +#RX +0 0x0000 //RX_RECVFUNC_MODE_0 +1 0x0000 //RX_RECVFUNC_MODE_1 +2 0x0000 //RX_SAMPLINGFREQ_SIG +3 0x0000 //RX_SAMPLINGFREQ_PROC +4 0x000A //RX_FRAME_SZ +5 0x0000 //RX_DELAY_OPT +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +10 0x0800 //RX_PGA +11 0x7652 //RX_A_HP +12 0x4000 //RX_B_PE +13 0x7800 //RX_THR_PITCH_DET_0 +14 0x7000 //RX_THR_PITCH_DET_1 +15 0x6000 //RX_THR_PITCH_DET_2 +16 0x0000 //RX_PITCH_BFR_LEN +17 0x0000 //RX_SBD_PITCH_DET +18 0x0000 //RX_PP_RESRV_0 +19 0x0000 //RX_PP_RESRV_1 +20 0xF800 //RX_N_SN_EST +21 0x0000 //RX_N2_SN_EST +22 0x000F //RX_NS_LVL_CTRL +23 0xF800 //RX_THR_SN_EST +24 0x7E00 //RX_LAMBDA_PFILT +25 0x000A //RX_FENS_RESRV_0 +26 0x0000 //RX_FENS_RESRV_1 +27 0x7FB0 //RX_TDDRC_ALPHA_DWN_1 +28 0x7FB0 //RX_TDDRC_ALPHA_DWN_2 +29 0x7FB0 //RX_TDDRC_ALPHA_DWN_3 +30 0x0000 //RX_EXTRA_NS_L +31 0x0000 //RX_EXTRA_NS_A +32 0x7FB0 //RX_TDDRC_ALPHA_DWN_4 +33 0x65AD //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +35 0x0000 //RX_A_POST_FLT +36 0x0000 //RX_LMT_THRD +37 0x4000 //RX_LMT_ALPHA +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0000 //RX_FDEQ_BIN_0 +64 0x0000 //RX_FDEQ_BIN_1 +65 0x0000 //RX_FDEQ_BIN_2 +66 0x0000 //RX_FDEQ_BIN_3 +67 0x0000 //RX_FDEQ_BIN_4 +68 0x0000 //RX_FDEQ_BIN_5 +69 0x0000 //RX_FDEQ_BIN_6 +70 0x0000 //RX_FDEQ_BIN_7 +71 0x0000 //RX_FDEQ_BIN_8 +72 0x0000 //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x0000 //RX_FDEQ_RESRV_0 +88 0x0000 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0004 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x2000 //RX_FDDRC_SLANT_1_0 +107 0x2000 //RX_FDDRC_SLANT_1_1 +108 0x2000 //RX_FDDRC_SLANT_1_2 +109 0x2000 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +111 0x0000 //RX_FILTINDX +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x0E80 //RX_TDDRC_THRD_2 +115 0x3800 //RX_TDDRC_THRD_3 +116 0x2A00 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7FB0 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x0000 //RX_TDDRC_HMNC_GAIN +122 0x0000 //RX_TDDRC_SMT_FLAG +123 0x0000 //RX_TDDRC_SMT_W +124 0x0100 //RX_TDDRC_DRC_GAIN +125 0x7C00 //RX_LAMBDA_PKA_FP +126 0x2000 //RX_TPKA_FP +127 0x0080 //RX_MIN_G_FP +128 0x2000 //RX_MAX_G_FP +129 0x000C //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +131 0x0010 //RX_MAXLEVEL_CNG +132 0x0000 //RX_BWE_UV_TH +133 0x0000 //RX_BWE_UV_TH2 +134 0x0000 //RX_BWE_UV_TH3 +135 0x0000 //RX_BWE_V_TH +136 0x0000 //RX_BWE_GAIN1_V_TH1 +137 0x0000 //RX_BWE_GAIN1_V_TH2 +138 0x0000 //RX_BWE_UV_EQ +139 0x0000 //RX_BWE_V_EQ +140 0x0000 //RX_BWE_TONE_TH +141 0x0000 //RX_BWE_UV_HOLD_T +142 0x0000 //RX_BWE_GAIN2_ALPHA +143 0x0000 //RX_BWE_GAIN3_ALPHA +144 0x0000 //RX_BWE_CUTOFF +145 0x0000 //RX_BWE_GAINFILL +146 0x0000 //RX_BWE_MAXTH_TONE +147 0x0000 //RX_BWE_EQ_0 +148 0x0000 //RX_BWE_EQ_1 +149 0x0000 //RX_BWE_EQ_2 +150 0x0000 //RX_BWE_EQ_3 +151 0x0000 //RX_BWE_EQ_4 +152 0x0000 //RX_BWE_EQ_5 +153 0x0000 //RX_BWE_EQ_6 +154 0x0000 //RX_BWE_RESRV_0 +155 0x0000 //RX_BWE_RESRV_1 +156 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7FB0 //RX_TDDRC_ALPHA_DWN_1 +28 0x7FB0 //RX_TDDRC_ALPHA_DWN_2 +29 0x7FB0 //RX_TDDRC_ALPHA_DWN_3 +32 0x7FB0 //RX_TDDRC_ALPHA_DWN_4 +33 0x65AD //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x0E80 //RX_TDDRC_THRD_2 +115 0x3800 //RX_TDDRC_THRD_3 +116 0x2A00 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7FB0 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x0000 //RX_TDDRC_HMNC_GAIN +122 0x0000 //RX_TDDRC_SMT_FLAG +123 0x0000 //RX_TDDRC_SMT_W +124 0x0100 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0000 //RX_FDEQ_BIN_0 +64 0x0000 //RX_FDEQ_BIN_1 +65 0x0000 //RX_FDEQ_BIN_2 +66 0x0000 //RX_FDEQ_BIN_3 +67 0x0000 //RX_FDEQ_BIN_4 +68 0x0000 //RX_FDEQ_BIN_5 +69 0x0000 //RX_FDEQ_BIN_6 +70 0x0000 //RX_FDEQ_BIN_7 +71 0x0000 //RX_FDEQ_BIN_8 +72 0x0000 //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x0000 //RX_FDEQ_RESRV_0 +88 0x0000 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0004 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x2000 //RX_FDDRC_SLANT_1_0 +107 0x2000 //RX_FDDRC_SLANT_1_1 +108 0x2000 //RX_FDDRC_SLANT_1_2 +109 0x2000 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x000C //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7FB0 //RX_TDDRC_ALPHA_DWN_1 +28 0x7FB0 //RX_TDDRC_ALPHA_DWN_2 +29 0x7FB0 //RX_TDDRC_ALPHA_DWN_3 +32 0x7FB0 //RX_TDDRC_ALPHA_DWN_4 +33 0x65AD //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x0E80 //RX_TDDRC_THRD_2 +115 0x3800 //RX_TDDRC_THRD_3 +116 0x2A00 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7FB0 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x0000 //RX_TDDRC_HMNC_GAIN +122 0x0000 //RX_TDDRC_SMT_FLAG +123 0x0000 //RX_TDDRC_SMT_W +124 0x0100 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0000 //RX_FDEQ_BIN_0 +64 0x0000 //RX_FDEQ_BIN_1 +65 0x0000 //RX_FDEQ_BIN_2 +66 0x0000 //RX_FDEQ_BIN_3 +67 0x0000 //RX_FDEQ_BIN_4 +68 0x0000 //RX_FDEQ_BIN_5 +69 0x0000 //RX_FDEQ_BIN_6 +70 0x0000 //RX_FDEQ_BIN_7 +71 0x0000 //RX_FDEQ_BIN_8 +72 0x0000 //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x0000 //RX_FDEQ_RESRV_0 +88 0x0000 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0004 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x2000 //RX_FDDRC_SLANT_1_0 +107 0x2000 //RX_FDDRC_SLANT_1_1 +108 0x2000 //RX_FDDRC_SLANT_1_2 +109 0x2000 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0014 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7FB0 //RX_TDDRC_ALPHA_DWN_1 +28 0x7FB0 //RX_TDDRC_ALPHA_DWN_2 +29 0x7FB0 //RX_TDDRC_ALPHA_DWN_3 +32 0x7FB0 //RX_TDDRC_ALPHA_DWN_4 +33 0x65AD //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x0E80 //RX_TDDRC_THRD_2 +115 0x3800 //RX_TDDRC_THRD_3 +116 0x2A00 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7FB0 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x0000 //RX_TDDRC_HMNC_GAIN +122 0x0000 //RX_TDDRC_SMT_FLAG +123 0x0000 //RX_TDDRC_SMT_W +124 0x0100 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0000 //RX_FDEQ_BIN_0 +64 0x0000 //RX_FDEQ_BIN_1 +65 0x0000 //RX_FDEQ_BIN_2 +66 0x0000 //RX_FDEQ_BIN_3 +67 0x0000 //RX_FDEQ_BIN_4 +68 0x0000 //RX_FDEQ_BIN_5 +69 0x0000 //RX_FDEQ_BIN_6 +70 0x0000 //RX_FDEQ_BIN_7 +71 0x0000 //RX_FDEQ_BIN_8 +72 0x0000 //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x0000 //RX_FDEQ_RESRV_0 +88 0x0000 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0004 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x2000 //RX_FDDRC_SLANT_1_0 +107 0x2000 //RX_FDDRC_SLANT_1_1 +108 0x2000 //RX_FDDRC_SLANT_1_2 +109 0x2000 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0021 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7FB0 //RX_TDDRC_ALPHA_DWN_1 +28 0x7FB0 //RX_TDDRC_ALPHA_DWN_2 +29 0x7FB0 //RX_TDDRC_ALPHA_DWN_3 +32 0x7FB0 //RX_TDDRC_ALPHA_DWN_4 +33 0x65AD //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x0E80 //RX_TDDRC_THRD_2 +115 0x3800 //RX_TDDRC_THRD_3 +116 0x2A00 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7FB0 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x0000 //RX_TDDRC_HMNC_GAIN +122 0x0000 //RX_TDDRC_SMT_FLAG +123 0x0000 //RX_TDDRC_SMT_W +124 0x0100 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0000 //RX_FDEQ_BIN_0 +64 0x0000 //RX_FDEQ_BIN_1 +65 0x0000 //RX_FDEQ_BIN_2 +66 0x0000 //RX_FDEQ_BIN_3 +67 0x0000 //RX_FDEQ_BIN_4 +68 0x0000 //RX_FDEQ_BIN_5 +69 0x0000 //RX_FDEQ_BIN_6 +70 0x0000 //RX_FDEQ_BIN_7 +71 0x0000 //RX_FDEQ_BIN_8 +72 0x0000 //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x0000 //RX_FDEQ_RESRV_0 +88 0x0000 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0004 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x2000 //RX_FDDRC_SLANT_1_0 +107 0x2000 //RX_FDDRC_SLANT_1_1 +108 0x2000 //RX_FDDRC_SLANT_1_2 +109 0x2000 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0037 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7FB0 //RX_TDDRC_ALPHA_DWN_1 +28 0x7FB0 //RX_TDDRC_ALPHA_DWN_2 +29 0x7FB0 //RX_TDDRC_ALPHA_DWN_3 +32 0x7FB0 //RX_TDDRC_ALPHA_DWN_4 +33 0x65AD //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x0E80 //RX_TDDRC_THRD_2 +115 0x3800 //RX_TDDRC_THRD_3 +116 0x2A00 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7FB0 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x0000 //RX_TDDRC_HMNC_GAIN +122 0x0000 //RX_TDDRC_SMT_FLAG +123 0x0000 //RX_TDDRC_SMT_W +124 0x0100 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0000 //RX_FDEQ_BIN_0 +64 0x0000 //RX_FDEQ_BIN_1 +65 0x0000 //RX_FDEQ_BIN_2 +66 0x0000 //RX_FDEQ_BIN_3 +67 0x0000 //RX_FDEQ_BIN_4 +68 0x0000 //RX_FDEQ_BIN_5 +69 0x0000 //RX_FDEQ_BIN_6 +70 0x0000 //RX_FDEQ_BIN_7 +71 0x0000 //RX_FDEQ_BIN_8 +72 0x0000 //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x0000 //RX_FDEQ_RESRV_0 +88 0x0000 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0004 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x2000 //RX_FDDRC_SLANT_1_0 +107 0x2000 //RX_FDDRC_SLANT_1_1 +108 0x2000 //RX_FDDRC_SLANT_1_2 +109 0x2000 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x005B //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7FB0 //RX_TDDRC_ALPHA_DWN_1 +28 0x7FB0 //RX_TDDRC_ALPHA_DWN_2 +29 0x7FB0 //RX_TDDRC_ALPHA_DWN_3 +32 0x7FB0 //RX_TDDRC_ALPHA_DWN_4 +33 0x65AD //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x0E80 //RX_TDDRC_THRD_2 +115 0x3800 //RX_TDDRC_THRD_3 +116 0x2A00 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7FB0 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x0000 //RX_TDDRC_HMNC_GAIN +122 0x0000 //RX_TDDRC_SMT_FLAG +123 0x0000 //RX_TDDRC_SMT_W +124 0x0100 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0000 //RX_FDEQ_BIN_0 +64 0x0000 //RX_FDEQ_BIN_1 +65 0x0000 //RX_FDEQ_BIN_2 +66 0x0000 //RX_FDEQ_BIN_3 +67 0x0000 //RX_FDEQ_BIN_4 +68 0x0000 //RX_FDEQ_BIN_5 +69 0x0000 //RX_FDEQ_BIN_6 +70 0x0000 //RX_FDEQ_BIN_7 +71 0x0000 //RX_FDEQ_BIN_8 +72 0x0000 //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x0000 //RX_FDEQ_RESRV_0 +88 0x0000 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0004 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x2000 //RX_FDDRC_SLANT_1_0 +107 0x2000 //RX_FDDRC_SLANT_1_1 +108 0x2000 //RX_FDDRC_SLANT_1_2 +109 0x2000 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0099 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7FB0 //RX_TDDRC_ALPHA_DWN_1 +28 0x7FB0 //RX_TDDRC_ALPHA_DWN_2 +29 0x7FB0 //RX_TDDRC_ALPHA_DWN_3 +32 0x7FB0 //RX_TDDRC_ALPHA_DWN_4 +33 0x65AD //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x0E80 //RX_TDDRC_THRD_2 +115 0x3800 //RX_TDDRC_THRD_3 +116 0x2A00 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7FB0 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x0000 //RX_TDDRC_HMNC_GAIN +122 0x0000 //RX_TDDRC_SMT_FLAG +123 0x0000 //RX_TDDRC_SMT_W +124 0x0100 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0000 //RX_FDEQ_BIN_0 +64 0x0000 //RX_FDEQ_BIN_1 +65 0x0000 //RX_FDEQ_BIN_2 +66 0x0000 //RX_FDEQ_BIN_3 +67 0x0000 //RX_FDEQ_BIN_4 +68 0x0000 //RX_FDEQ_BIN_5 +69 0x0000 //RX_FDEQ_BIN_6 +70 0x0000 //RX_FDEQ_BIN_7 +71 0x0000 //RX_FDEQ_BIN_8 +72 0x0000 //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x0000 //RX_FDEQ_RESRV_0 +88 0x0000 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0004 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x2000 //RX_FDDRC_SLANT_1_0 +107 0x2000 //RX_FDDRC_SLANT_1_1 +108 0x2000 //RX_FDDRC_SLANT_1_2 +109 0x2000 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#RX 2 +157 0x0000 //RX_RECVFUNC_MODE_0 +158 0x0000 //RX_RECVFUNC_MODE_1 +159 0x0000 //RX_SAMPLINGFREQ_SIG +160 0x0000 //RX_SAMPLINGFREQ_PROC +161 0x000A //RX_FRAME_SZ +162 0x0000 //RX_DELAY_OPT +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +167 0x0800 //RX_PGA +168 0x7652 //RX_A_HP +169 0x4000 //RX_B_PE +170 0x7800 //RX_THR_PITCH_DET_0 +171 0x7000 //RX_THR_PITCH_DET_1 +172 0x6000 //RX_THR_PITCH_DET_2 +173 0x0000 //RX_PITCH_BFR_LEN +174 0x0000 //RX_SBD_PITCH_DET +175 0x0000 //RX_PP_RESRV_0 +176 0x0000 //RX_PP_RESRV_1 +177 0xF800 //RX_N_SN_EST +178 0x0000 //RX_N2_SN_EST +179 0x000F //RX_NS_LVL_CTRL +180 0xF800 //RX_THR_SN_EST +181 0x7E00 //RX_LAMBDA_PFILT +182 0x000A //RX_FENS_RESRV_0 +183 0x0000 //RX_FENS_RESRV_1 +184 0x7FB0 //RX_TDDRC_ALPHA_DWN_1 +185 0x7FB0 //RX_TDDRC_ALPHA_DWN_2 +186 0x7FB0 //RX_TDDRC_ALPHA_DWN_3 +187 0x0000 //RX_EXTRA_NS_L +188 0x0000 //RX_EXTRA_NS_A +189 0x7FB0 //RX_TDDRC_ALPHA_DWN_4 +190 0x65AD //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +192 0x0000 //RX_A_POST_FLT +193 0x0000 //RX_LMT_THRD +194 0x4000 //RX_LMT_ALPHA +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0000 //RX_FDEQ_BIN_0 +221 0x0000 //RX_FDEQ_BIN_1 +222 0x0000 //RX_FDEQ_BIN_2 +223 0x0000 //RX_FDEQ_BIN_3 +224 0x0000 //RX_FDEQ_BIN_4 +225 0x0000 //RX_FDEQ_BIN_5 +226 0x0000 //RX_FDEQ_BIN_6 +227 0x0000 //RX_FDEQ_BIN_7 +228 0x0000 //RX_FDEQ_BIN_8 +229 0x0000 //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x0000 //RX_FDEQ_RESRV_0 +245 0x0000 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0004 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x2000 //RX_FDDRC_SLANT_1_0 +264 0x2000 //RX_FDDRC_SLANT_1_1 +265 0x2000 //RX_FDDRC_SLANT_1_2 +266 0x2000 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +268 0x0000 //RX_FILTINDX +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x0E80 //RX_TDDRC_THRD_2 +272 0x3800 //RX_TDDRC_THRD_3 +273 0x2A00 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7FB0 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x0000 //RX_TDDRC_HMNC_GAIN +279 0x0000 //RX_TDDRC_SMT_FLAG +280 0x0000 //RX_TDDRC_SMT_W +281 0x0100 //RX_TDDRC_DRC_GAIN +282 0x7C00 //RX_LAMBDA_PKA_FP +283 0x2000 //RX_TPKA_FP +284 0x0080 //RX_MIN_G_FP +285 0x2000 //RX_MAX_G_FP +286 0x000C //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +288 0x0010 //RX_MAXLEVEL_CNG +289 0x0000 //RX_BWE_UV_TH +290 0x0000 //RX_BWE_UV_TH2 +291 0x0000 //RX_BWE_UV_TH3 +292 0x0000 //RX_BWE_V_TH +293 0x0000 //RX_BWE_GAIN1_V_TH1 +294 0x0000 //RX_BWE_GAIN1_V_TH2 +295 0x0000 //RX_BWE_UV_EQ +296 0x0000 //RX_BWE_V_EQ +297 0x0000 //RX_BWE_TONE_TH +298 0x0000 //RX_BWE_UV_HOLD_T +299 0x0000 //RX_BWE_GAIN2_ALPHA +300 0x0000 //RX_BWE_GAIN3_ALPHA +301 0x0000 //RX_BWE_CUTOFF +302 0x0000 //RX_BWE_GAINFILL +303 0x0000 //RX_BWE_MAXTH_TONE +304 0x0000 //RX_BWE_EQ_0 +305 0x0000 //RX_BWE_EQ_1 +306 0x0000 //RX_BWE_EQ_2 +307 0x0000 //RX_BWE_EQ_3 +308 0x0000 //RX_BWE_EQ_4 +309 0x0000 //RX_BWE_EQ_5 +310 0x0000 //RX_BWE_EQ_6 +311 0x0000 //RX_BWE_RESRV_0 +312 0x0000 //RX_BWE_RESRV_1 +313 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7FB0 //RX_TDDRC_ALPHA_DWN_1 +185 0x7FB0 //RX_TDDRC_ALPHA_DWN_2 +186 0x7FB0 //RX_TDDRC_ALPHA_DWN_3 +189 0x7FB0 //RX_TDDRC_ALPHA_DWN_4 +190 0x65AD //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x0E80 //RX_TDDRC_THRD_2 +272 0x3800 //RX_TDDRC_THRD_3 +273 0x2A00 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7FB0 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x0000 //RX_TDDRC_HMNC_GAIN +279 0x0000 //RX_TDDRC_SMT_FLAG +280 0x0000 //RX_TDDRC_SMT_W +281 0x0100 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0000 //RX_FDEQ_BIN_0 +221 0x0000 //RX_FDEQ_BIN_1 +222 0x0000 //RX_FDEQ_BIN_2 +223 0x0000 //RX_FDEQ_BIN_3 +224 0x0000 //RX_FDEQ_BIN_4 +225 0x0000 //RX_FDEQ_BIN_5 +226 0x0000 //RX_FDEQ_BIN_6 +227 0x0000 //RX_FDEQ_BIN_7 +228 0x0000 //RX_FDEQ_BIN_8 +229 0x0000 //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x0000 //RX_FDEQ_RESRV_0 +245 0x0000 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0004 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x2000 //RX_FDDRC_SLANT_1_0 +264 0x2000 //RX_FDDRC_SLANT_1_1 +265 0x2000 //RX_FDDRC_SLANT_1_2 +266 0x2000 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x000C //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7FB0 //RX_TDDRC_ALPHA_DWN_1 +185 0x7FB0 //RX_TDDRC_ALPHA_DWN_2 +186 0x7FB0 //RX_TDDRC_ALPHA_DWN_3 +189 0x7FB0 //RX_TDDRC_ALPHA_DWN_4 +190 0x65AD //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x0E80 //RX_TDDRC_THRD_2 +272 0x3800 //RX_TDDRC_THRD_3 +273 0x2A00 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7FB0 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x0000 //RX_TDDRC_HMNC_GAIN +279 0x0000 //RX_TDDRC_SMT_FLAG +280 0x0000 //RX_TDDRC_SMT_W +281 0x0100 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0000 //RX_FDEQ_BIN_0 +221 0x0000 //RX_FDEQ_BIN_1 +222 0x0000 //RX_FDEQ_BIN_2 +223 0x0000 //RX_FDEQ_BIN_3 +224 0x0000 //RX_FDEQ_BIN_4 +225 0x0000 //RX_FDEQ_BIN_5 +226 0x0000 //RX_FDEQ_BIN_6 +227 0x0000 //RX_FDEQ_BIN_7 +228 0x0000 //RX_FDEQ_BIN_8 +229 0x0000 //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x0000 //RX_FDEQ_RESRV_0 +245 0x0000 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0004 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x2000 //RX_FDDRC_SLANT_1_0 +264 0x2000 //RX_FDDRC_SLANT_1_1 +265 0x2000 //RX_FDDRC_SLANT_1_2 +266 0x2000 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0014 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7FB0 //RX_TDDRC_ALPHA_DWN_1 +185 0x7FB0 //RX_TDDRC_ALPHA_DWN_2 +186 0x7FB0 //RX_TDDRC_ALPHA_DWN_3 +189 0x7FB0 //RX_TDDRC_ALPHA_DWN_4 +190 0x65AD //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x0E80 //RX_TDDRC_THRD_2 +272 0x3800 //RX_TDDRC_THRD_3 +273 0x2A00 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7FB0 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x0000 //RX_TDDRC_HMNC_GAIN +279 0x0000 //RX_TDDRC_SMT_FLAG +280 0x0000 //RX_TDDRC_SMT_W +281 0x0100 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0000 //RX_FDEQ_BIN_0 +221 0x0000 //RX_FDEQ_BIN_1 +222 0x0000 //RX_FDEQ_BIN_2 +223 0x0000 //RX_FDEQ_BIN_3 +224 0x0000 //RX_FDEQ_BIN_4 +225 0x0000 //RX_FDEQ_BIN_5 +226 0x0000 //RX_FDEQ_BIN_6 +227 0x0000 //RX_FDEQ_BIN_7 +228 0x0000 //RX_FDEQ_BIN_8 +229 0x0000 //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x0000 //RX_FDEQ_RESRV_0 +245 0x0000 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0004 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x2000 //RX_FDDRC_SLANT_1_0 +264 0x2000 //RX_FDDRC_SLANT_1_1 +265 0x2000 //RX_FDDRC_SLANT_1_2 +266 0x2000 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0021 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7FB0 //RX_TDDRC_ALPHA_DWN_1 +185 0x7FB0 //RX_TDDRC_ALPHA_DWN_2 +186 0x7FB0 //RX_TDDRC_ALPHA_DWN_3 +189 0x7FB0 //RX_TDDRC_ALPHA_DWN_4 +190 0x65AD //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x0E80 //RX_TDDRC_THRD_2 +272 0x3800 //RX_TDDRC_THRD_3 +273 0x2A00 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7FB0 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x0000 //RX_TDDRC_HMNC_GAIN +279 0x0000 //RX_TDDRC_SMT_FLAG +280 0x0000 //RX_TDDRC_SMT_W +281 0x0100 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0000 //RX_FDEQ_BIN_0 +221 0x0000 //RX_FDEQ_BIN_1 +222 0x0000 //RX_FDEQ_BIN_2 +223 0x0000 //RX_FDEQ_BIN_3 +224 0x0000 //RX_FDEQ_BIN_4 +225 0x0000 //RX_FDEQ_BIN_5 +226 0x0000 //RX_FDEQ_BIN_6 +227 0x0000 //RX_FDEQ_BIN_7 +228 0x0000 //RX_FDEQ_BIN_8 +229 0x0000 //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x0000 //RX_FDEQ_RESRV_0 +245 0x0000 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0004 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x2000 //RX_FDDRC_SLANT_1_0 +264 0x2000 //RX_FDDRC_SLANT_1_1 +265 0x2000 //RX_FDDRC_SLANT_1_2 +266 0x2000 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0037 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7FB0 //RX_TDDRC_ALPHA_DWN_1 +185 0x7FB0 //RX_TDDRC_ALPHA_DWN_2 +186 0x7FB0 //RX_TDDRC_ALPHA_DWN_3 +189 0x7FB0 //RX_TDDRC_ALPHA_DWN_4 +190 0x65AD //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x0E80 //RX_TDDRC_THRD_2 +272 0x3800 //RX_TDDRC_THRD_3 +273 0x2A00 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7FB0 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x0000 //RX_TDDRC_HMNC_GAIN +279 0x0000 //RX_TDDRC_SMT_FLAG +280 0x0000 //RX_TDDRC_SMT_W +281 0x0100 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0000 //RX_FDEQ_BIN_0 +221 0x0000 //RX_FDEQ_BIN_1 +222 0x0000 //RX_FDEQ_BIN_2 +223 0x0000 //RX_FDEQ_BIN_3 +224 0x0000 //RX_FDEQ_BIN_4 +225 0x0000 //RX_FDEQ_BIN_5 +226 0x0000 //RX_FDEQ_BIN_6 +227 0x0000 //RX_FDEQ_BIN_7 +228 0x0000 //RX_FDEQ_BIN_8 +229 0x0000 //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x0000 //RX_FDEQ_RESRV_0 +245 0x0000 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0004 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x2000 //RX_FDDRC_SLANT_1_0 +264 0x2000 //RX_FDDRC_SLANT_1_1 +265 0x2000 //RX_FDDRC_SLANT_1_2 +266 0x2000 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x005B //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7FB0 //RX_TDDRC_ALPHA_DWN_1 +185 0x7FB0 //RX_TDDRC_ALPHA_DWN_2 +186 0x7FB0 //RX_TDDRC_ALPHA_DWN_3 +189 0x7FB0 //RX_TDDRC_ALPHA_DWN_4 +190 0x65AD //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x0E80 //RX_TDDRC_THRD_2 +272 0x3800 //RX_TDDRC_THRD_3 +273 0x2A00 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7FB0 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x0000 //RX_TDDRC_HMNC_GAIN +279 0x0000 //RX_TDDRC_SMT_FLAG +280 0x0000 //RX_TDDRC_SMT_W +281 0x0100 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0000 //RX_FDEQ_BIN_0 +221 0x0000 //RX_FDEQ_BIN_1 +222 0x0000 //RX_FDEQ_BIN_2 +223 0x0000 //RX_FDEQ_BIN_3 +224 0x0000 //RX_FDEQ_BIN_4 +225 0x0000 //RX_FDEQ_BIN_5 +226 0x0000 //RX_FDEQ_BIN_6 +227 0x0000 //RX_FDEQ_BIN_7 +228 0x0000 //RX_FDEQ_BIN_8 +229 0x0000 //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x0000 //RX_FDEQ_RESRV_0 +245 0x0000 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0004 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x2000 //RX_FDDRC_SLANT_1_0 +264 0x2000 //RX_FDDRC_SLANT_1_1 +265 0x2000 //RX_FDDRC_SLANT_1_2 +266 0x2000 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0099 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7FB0 //RX_TDDRC_ALPHA_DWN_1 +185 0x7FB0 //RX_TDDRC_ALPHA_DWN_2 +186 0x7FB0 //RX_TDDRC_ALPHA_DWN_3 +189 0x7FB0 //RX_TDDRC_ALPHA_DWN_4 +190 0x65AD //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x0E80 //RX_TDDRC_THRD_2 +272 0x3800 //RX_TDDRC_THRD_3 +273 0x2A00 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7FB0 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x0000 //RX_TDDRC_HMNC_GAIN +279 0x0000 //RX_TDDRC_SMT_FLAG +280 0x0000 //RX_TDDRC_SMT_W +281 0x0100 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0000 //RX_FDEQ_BIN_0 +221 0x0000 //RX_FDEQ_BIN_1 +222 0x0000 //RX_FDEQ_BIN_2 +223 0x0000 //RX_FDEQ_BIN_3 +224 0x0000 //RX_FDEQ_BIN_4 +225 0x0000 //RX_FDEQ_BIN_5 +226 0x0000 //RX_FDEQ_BIN_6 +227 0x0000 //RX_FDEQ_BIN_7 +228 0x0000 //RX_FDEQ_BIN_8 +229 0x0000 //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x0000 //RX_FDEQ_RESRV_0 +245 0x0000 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0004 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x2000 //RX_FDDRC_SLANT_1_0 +264 0x2000 //RX_FDDRC_SLANT_1_1 +265 0x2000 //RX_FDDRC_SLANT_1_2 +266 0x2000 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 + +#CASE_NAME BLUETOOTH-BT_HAC-VOICE_GENERIC-NB +#PARAM_MODE FULL +#PARAM_TYPE TX+2RX +#TOTAL_CUSTOM_STEP 7+7 +#TX +0 0x0001 //TX_OPERATION_MODE_0 +1 0x0001 //TX_OPERATION_MODE_1 +2 0x0073 //TX_PATCH_REG +3 0x6F7D //TX_SENDFUNC_MODE_0 +4 0x0000 //TX_SENDFUNC_MODE_1 +5 0x0003 //TX_NUM_MIC +6 0x0000 //TX_SAMPLINGFREQ_SIG +7 0x0000 //TX_SAMPLINGFREQ_PROC +8 0x000A //TX_FRAME_SZ_SIG +9 0x000A //TX_FRAME_SZ +10 0x0000 //TX_DELAY_OPT +11 0x0028 //TX_MAX_TAIL_LENGTH +12 0x0001 //TX_NUM_LOUTCHN +13 0x0001 //TX_MAXNUM_AECREF +14 0x0000 //TX_DBG_FUNC_REG +15 0x0000 //TX_DBG_FUNC_REG1 +16 0x0000 //TX_SYS_RESRV_0 +17 0x0000 //TX_SYS_RESRV_1 +18 0x0000 //TX_SYS_RESRV_2 +19 0x0000 //TX_SYS_RESRV_3 +20 0x0000 //TX_DIST2REF0 +21 0x00A3 //TX_DIST2REF1 +22 0x001B //TX_DIST2REF_02 +23 0x0000 //TX_DIST2REF_03 +24 0x0000 //TX_DIST2REF_04 +25 0x0000 //TX_DIST2REF_05 +26 0x0000 //TX_MMIC +27 0x1000 //TX_PGA_0 +28 0x1000 //TX_PGA_1 +29 0x1000 //TX_PGA_2 +30 0x0000 //TX_PGA_3 +31 0x0000 //TX_PGA_4 +32 0x0000 //TX_PGA_5 +33 0x0001 //TX_MIC_PAIRS +34 0x0000 //TX_MIC_PAIRS_HS +35 0x0002 //TX_MICS_FOR_BF +36 0x0000 //TX_MIC_PAIRS_FORL1 +37 0x0002 //TX_MICS_OF_PAIR0 +38 0x0002 //TX_MICS_OF_PAIR1 +39 0x0002 //TX_MICS_OF_PAIR2 +40 0x0002 //TX_MICS_OF_PAIR3 +41 0x0000 //TX_MIC_DATA_SRC0 +42 0x0002 //TX_MIC_DATA_SRC1 +43 0x0001 //TX_MIC_DATA_SRC2 +44 0x0000 //TX_MIC_DATA_SRC3 +45 0x0000 //TX_MIC_PAIR_CH_04 +46 0x0000 //TX_MIC_PAIR_CH_05 +47 0x0000 //TX_MIC_PAIR_CH_10 +48 0x0000 //TX_MIC_PAIR_CH_11 +49 0x0000 //TX_MIC_PAIR_CH_12 +50 0x0000 //TX_MIC_PAIR_CH_13 +51 0x0000 //TX_MIC_PAIR_CH_14 +52 0x05DC //TX_HD_BIN_MASK +53 0x0010 //TX_HD_SUBAND_MASK +54 0x19A1 //TX_HD_FRAME_AVG_MASK +55 0x0320 //TX_HD_MIN_FRQ +56 0x1000 //TX_HD_ALPHA_PSD +57 0x1100 //TX_T_PHPR1 +58 0x0000 //TX_T_PHPR2 +59 0x0000 //TX_T_PTPR +60 0x0000 //TX_T_PNPR +61 0x0000 //TX_T_PAPR1 +62 0xEE6C //TX_T_PSDVAT +63 0x0800 //TX_CNT +64 0x4000 //TX_ANTI_HOWL_GAIN +65 0x0001 //TX_MICFORBFMARK_0 +66 0x0001 //TX_MICFORBFMARK_1 +67 0x0001 //TX_MICFORBFMARK_2 +68 0x0001 //TX_MICFORBFMARK_3 +69 0x0001 //TX_MICFORBFMARK_4 +70 0x0001 //TX_MICFORBFMARK_5 +71 0x0000 //TX_DIST2REF_10 +72 0x3A66 //TX_DIST2REF_11 +73 0x053D //TX_DIST2REF2 +74 0x0000 //TX_DIST2REF_13 +75 0x0000 //TX_DIST2REF_14 +76 0x0000 //TX_DIST2REF_15 +77 0x0000 //TX_DIST2REF_20 +78 0x0000 //TX_DIST2REF_21 +79 0x0000 //TX_DIST2REF_22 +80 0x0000 //TX_DIST2REF_23 +81 0x0000 //TX_DIST2REF_24 +82 0x0000 //TX_DIST2REF_25 +83 0x0000 //TX_DIST2REF_30 +84 0x0000 //TX_DIST2REF_31 +85 0x0000 //TX_DIST2REF_32 +86 0x0000 //TX_DIST2REF_33 +87 0x0000 //TX_DIST2REF_34 +88 0x0000 //TX_DIST2REF_35 +89 0x0000 //TX_MIC_LOC_00 +90 0x0000 //TX_MIC_LOC_01 +91 0x0000 //TX_MIC_LOC_02 +92 0x0000 //TX_MIC_LOC_03 +93 0x0000 //TX_MIC_LOC_04 +94 0x0000 //TX_MIC_LOC_05 +95 0x0000 //TX_MIC_LOC_10 +96 0x0000 //TX_MIC_LOC_11 +97 0x0000 //TX_MIC_LOC_12 +98 0x0000 //TX_MIC_LOC_13 +99 0x0000 //TX_MIC_LOC_14 +100 0x0000 //TX_MIC_LOC_15 +101 0x0000 //TX_MIC_LOC_20 +102 0x0000 //TX_MIC_LOC_21 +103 0x0000 //TX_MIC_LOC_22 +104 0x0000 //TX_MIC_LOC_23 +105 0x0000 //TX_MIC_LOC_24 +106 0x0000 //TX_MIC_LOC_25 +107 0x0200 //TX_MIC_REFBLK_VOLUME +108 0x0CAE //TX_MIC_BLOCK_VOLUME +109 0x0000 //TX_INVERSE_MASK +110 0x0000 //TX_ADCS_MASK +111 0x04D0 //TX_ADCS_GAIN +112 0x4000 //TX_NFC_GAINFAC +113 0x0000 //TX_MAINMIC_BLKFACTOR +114 0x0000 //TX_REFMIC_BLKFACTOR +115 0x0000 //TX_BLMIC_BLKFACTOR +116 0x0000 //TX_BRMIC_BLKFACTOR +117 0x0031 //TX_MICBLK_START_BIN +118 0x0060 //TX_MICBLK_END_BIN +119 0x0015 //TX_MICBLK_FE_HOLD +120 0xFFF2 //TX_MICBLK_MR_EXP_TH +121 0xFFF2 //TX_MICBLK_LR_EXP_TH +122 0x0000 //TX_FENE_HOLD +123 0x4000 //TX_FE_ENER_TH_MTS +124 0x0004 //TX_FE_ENER_TH_EXP +125 0x6000 //TX_C_POST_FLT_MIC_MAINBLK +126 0x6000 //TX_C_POST_FLT_MIC_REFBLK +127 0x0010 //TX_MIC_BLOCK_N +128 0x7652 //TX_A_HP +129 0x4000 //TX_B_PE +130 0x5000 //TX_THR_PITCH_DET_0 +131 0x4800 //TX_THR_PITCH_DET_1 +132 0x4000 //TX_THR_PITCH_DET_2 +133 0x0008 //TX_PITCH_BFR_LEN +134 0x0003 //TX_SBD_PITCH_DET +135 0x0050 //TX_TD_AEC_L +136 0x4000 //TX_MU0_UNP_TD_AEC +137 0x1000 //TX_MU0_PTD_TD_AEC +138 0x0000 //TX_PP_RESRV_0 +139 0x2A94 //TX_PP_RESRV_1 +140 0x55F0 //TX_PP_RESRV_2 +141 0x0000 //TX_PP_RESRV_3 +142 0x0000 //TX_PP_RESRV_4 +143 0x0000 //TX_PP_RESRV_5 +144 0x0000 //TX_PP_RESRV_6 +145 0x0000 //TX_PP_RESRV_7 +146 0x0028 //TX_TAIL_LENGTH +147 0x0100 //TX_AEC_REF_GAIN_0 +148 0x0800 //TX_AEC_REF_GAIN_1 +149 0x0800 //TX_AEC_REF_GAIN_2 +150 0x7A00 //TX_EAD_THR +151 0x1000 //TX_THR_RE_EST +152 0x1000 //TX_MIN_EQ_RE_EST_0 +153 0x0200 //TX_MIN_EQ_RE_EST_1 +154 0x0200 //TX_MIN_EQ_RE_EST_2 +155 0x0200 //TX_MIN_EQ_RE_EST_3 +156 0x0200 //TX_MIN_EQ_RE_EST_4 +157 0x0200 //TX_MIN_EQ_RE_EST_5 +158 0x0200 //TX_MIN_EQ_RE_EST_6 +159 0x1800 //TX_MIN_EQ_RE_EST_7 +160 0x1800 //TX_MIN_EQ_RE_EST_8 +161 0x3000 //TX_MIN_EQ_RE_EST_9 +162 0x4000 //TX_MIN_EQ_RE_EST_10 +163 0x6000 //TX_MIN_EQ_RE_EST_11 +164 0x7FFF //TX_MIN_EQ_RE_EST_12 +165 0x4000 //TX_LAMBDA_RE_EST +166 0x0000 //TX_LAMBDA_CB_NLE +167 0x7FFF //TX_C_POST_FLT +168 0x2000 //TX_GAIN_NP +169 0x0180 //TX_SE_HOLD_N +170 0x00C8 //TX_DT_HOLD_N +171 0x05DC //TX_DT2_HOLD_N +172 0x6666 //TX_AEC_RESRV_0 +173 0x0000 //TX_AEC_RESRV_1 +174 0x0014 //TX_AEC_RESRV_2 +175 0x0000 //TX_MIC_DELAY_LENGTH +176 0x0000 //TX_REF_DELAY_LENGTH +177 0x0000 //TX_ADD_LINEIN_GAINL +178 0x0000 //TX_ADD_LINEIN_GAINH +179 0x0000 //TX_MIN_EQ_RE_EST_14 +180 0x0000 //TX_DTD_THR1_8 +181 0x7FFF //TX_DTD_THR2_8 +182 0x0000 //TX_DTD_MIC_BLK2 +183 0x0008 //TX_FRQ_LIN_LEN +184 0x7FFF //TX_FRQ_AEC_LEN_RHO +185 0x6000 //TX_MU0_UNP_FRQ_AEC +186 0x4000 //TX_MU0_PTD_FRQ_AEC +187 0x000A //TX_MINENOISETH +188 0x0800 //TX_MU0_RE_EST +189 0x0001 //TX_AEC_NUM_CH +190 0x0000 //TX_BIGECHOATTENUATION_MAX +191 0x2000 //TX_A_POST_FLT_MICBLK +192 0x0000 //TX_BLKENERTH +193 0x0000 //TX_BLKENERHIGHTH +194 0x0000 //TX_NORMENERTH +195 0x0000 //TX_NORMENERHIGHTH +196 0x0000 //TX_NORMENERHIGHTHL +197 0x6D60 //TX_DTD_THR1_0 +198 0x6D60 //TX_DTD_THR1_1 +199 0x6D60 //TX_DTD_THR1_2 +200 0x7FF0 //TX_DTD_THR1_3 +201 0x7FF0 //TX_DTD_THR1_4 +202 0x7FF0 //TX_DTD_THR1_5 +203 0x7FF0 //TX_DTD_THR1_6 +204 0x0CCD //TX_DTD_THR2_0 +205 0x0CCD //TX_DTD_THR2_1 +206 0x0CCD //TX_DTD_THR2_2 +207 0x0CCD //TX_DTD_THR2_3 +208 0x0CCD //TX_DTD_THR2_4 +209 0x0CCD //TX_DTD_THR2_5 +210 0x0CCD //TX_DTD_THR2_6 +211 0x7FFF //TX_DTD_THR3 +212 0x0000 //TX_SPK_CUT_K +213 0x157C //TX_DT_CUT_K +214 0x0100 //TX_DT_CUT_THR +215 0x04EB //TX_COMFORT_G +216 0x01F4 //TX_POWER_YOUT_TH +217 0x4000 //TX_FDPFGAINECHO +218 0x0000 //TX_DTD_HD_THR +219 0x0000 //TX_SPK_CUT_K_S +220 0x0000 //TX_DTD_MIC_BLK +221 0x1000 //TX_ADPT_STRICT_L +222 0x1000 //TX_ADPT_STRICT_H +223 0x0001 //TX_RATIO_DT_L_TH_LOW +224 0x3A98 //TX_RATIO_DT_H_TH_LOW +225 0x044C //TX_RATIO_DT_L_TH_HIGH +226 0x4E20 //TX_RATIO_DT_H_TH_HIGH +227 0x0001 //TX_RATIO_DT_L0_TH +228 0x4000 //TX_B_POST_FILT_ECHO_L +229 0x2000 //TX_B_POST_FILT_ECHO_H +230 0x0200 //TX_MIN_G_CTRL_ECHO +231 0x1000 //TX_B_LESSCUT_RTO_ECHO +232 0x0000 //TX_EPD_OFFSET_00 +233 0x0000 //TX_EPD_OFFST_01 +234 0x0118 //TX_RATIO_DT_L0_TH_HIGH +235 0x3A98 //TX_RATIO_DT_H_TH_CUT +236 0x7FFF //TX_MIN_EQ_RE_EST_13 +237 0x0000 //TX_DTD_THR1_7 +238 0x0000 //TX_DTD_THR2_7 +239 0x0800 //TX_DT_RESRV_7 +240 0x0800 //TX_DT_RESRV_8 +241 0x0000 //TX_DT_RESRV_9 +242 0xF800 //TX_THR_SN_EST_0 +243 0xFA00 //TX_THR_SN_EST_1 +244 0xFA00 //TX_THR_SN_EST_2 +245 0xF900 //TX_THR_SN_EST_3 +246 0xFA00 //TX_THR_SN_EST_4 +247 0xFA00 //TX_THR_SN_EST_5 +248 0xF800 //TX_THR_SN_EST_6 +249 0xF800 //TX_THR_SN_EST_7 +250 0x0050 //TX_DELTA_THR_SN_EST_0 +251 0x0200 //TX_DELTA_THR_SN_EST_1 +252 0x0200 //TX_DELTA_THR_SN_EST_2 +253 0x0100 //TX_DELTA_THR_SN_EST_3 +254 0x0200 //TX_DELTA_THR_SN_EST_4 +255 0x0200 //TX_DELTA_THR_SN_EST_5 +256 0x01A0 //TX_DELTA_THR_SN_EST_6 +257 0x0200 //TX_DELTA_THR_SN_EST_7 +258 0x4000 //TX_LAMBDA_NN_EST_0 +259 0x4000 //TX_LAMBDA_NN_EST_1 +260 0x4000 //TX_LAMBDA_NN_EST_2 +261 0x4000 //TX_LAMBDA_NN_EST_3 +262 0x4000 //TX_LAMBDA_NN_EST_4 +263 0x4000 //TX_LAMBDA_NN_EST_5 +264 0x4000 //TX_LAMBDA_NN_EST_6 +265 0x4000 //TX_LAMBDA_NN_EST_7 +266 0x0400 //TX_N_SN_EST +267 0x001E //TX_INBEAM_T +268 0x0041 //TX_INBEAMHOLDT +269 0x2000 //TX_G_STRICT +270 0x2000 //TX_EQ_THR_BF +271 0x7F00 //TX_LAMBDA_EQ_BF +272 0x1000 //TX_NE_RTO_TH +273 0x0400 //TX_NE_RTO_TH_L +274 0x0800 //TX_MAINREFRTOH_TH_H +275 0x0800 //TX_MAINREFRTOH_TH_L +276 0x0800 //TX_MAINREFRTO_TH_H +277 0x0800 //TX_MAINREFRTO_TH_L +278 0x0800 //TX_MAINREFRTO_TH_EQ +279 0x1000 //TX_B_POST_FLT_0 +280 0x1000 //TX_B_POST_FLT_1 +281 0x0010 //TX_NS_LVL_CTRL_0 +282 0x0017 //TX_NS_LVL_CTRL_1 +283 0x0015 //TX_NS_LVL_CTRL_2 +284 0x0012 //TX_NS_LVL_CTRL_3 +285 0x0012 //TX_NS_LVL_CTRL_4 +286 0x0011 //TX_NS_LVL_CTRL_5 +287 0x0012 //TX_NS_LVL_CTRL_6 +288 0x0011 //TX_NS_LVL_CTRL_7 +289 0x000F //TX_MIN_GAIN_S_0 +290 0x000D //TX_MIN_GAIN_S_1 +291 0x000F //TX_MIN_GAIN_S_2 +292 0x000F //TX_MIN_GAIN_S_3 +293 0x000F //TX_MIN_GAIN_S_4 +294 0x0010 //TX_MIN_GAIN_S_5 +295 0x000F //TX_MIN_GAIN_S_6 +296 0x000F //TX_MIN_GAIN_S_7 +297 0x4000 //TX_NMOS_SUP +298 0x0000 //TX_NS_MAX_PRI_SNR_TH +299 0x0000 //TX_NMOS_SUP_MENSA +300 0x7FFF //TX_SNRI_SUP_0 +301 0x1000 //TX_SNRI_SUP_1 +302 0x4000 //TX_SNRI_SUP_2 +303 0x2400 //TX_SNRI_SUP_3 +304 0x4000 //TX_SNRI_SUP_4 +305 0x4000 //TX_SNRI_SUP_5 +306 0x4000 //TX_SNRI_SUP_6 +307 0x7FFF //TX_SNRI_SUP_7 +308 0x7FFF //TX_THR_LFNS +309 0x0018 //TX_G_LFNS +310 0x09C4 //TX_GAIN0_NTH +311 0x000A //TX_MUSIC_MORENS +312 0x7FFF //TX_A_POST_FILT_0 +313 0x2000 //TX_A_POST_FILT_1 +314 0x4000 //TX_A_POST_FILT_S_0 +315 0x2000 //TX_A_POST_FILT_S_1 +316 0x4000 //TX_A_POST_FILT_S_2 +317 0x1000 //TX_A_POST_FILT_S_3 +318 0x3000 //TX_A_POST_FILT_S_4 +319 0x5000 //TX_A_POST_FILT_S_5 +320 0x5000 //TX_A_POST_FILT_S_6 +321 0x7000 //TX_A_POST_FILT_S_7 +322 0x1000 //TX_B_POST_FILT_0 +323 0x1000 //TX_B_POST_FILT_1 +324 0x1000 //TX_B_POST_FILT_2 +325 0x5000 //TX_B_POST_FILT_3 +326 0x3000 //TX_B_POST_FILT_4 +327 0x1000 //TX_B_POST_FILT_5 +328 0x1000 //TX_B_POST_FILT_6 +329 0x2000 //TX_B_POST_FILT_7 +330 0x4000 //TX_B_LESSCUT_RTO_S_0 +331 0x6000 //TX_B_LESSCUT_RTO_S_1 +332 0x6000 //TX_B_LESSCUT_RTO_S_2 +333 0x6000 //TX_B_LESSCUT_RTO_S_3 +334 0x6000 //TX_B_LESSCUT_RTO_S_4 +335 0x6000 //TX_B_LESSCUT_RTO_S_5 +336 0x6000 //TX_B_LESSCUT_RTO_S_6 +337 0x7FFF //TX_B_LESSCUT_RTO_S_7 +338 0x7E00 //TX_LAMBDA_PFILT +339 0x7D00 //TX_LAMBDA_PFILT_S_0 +340 0x7400 //TX_LAMBDA_PFILT_S_1 +341 0x7900 //TX_LAMBDA_PFILT_S_2 +342 0x7000 //TX_LAMBDA_PFILT_S_3 +343 0x7D00 //TX_LAMBDA_PFILT_S_4 +344 0x7D00 //TX_LAMBDA_PFILT_S_5 +345 0x7900 //TX_LAMBDA_PFILT_S_6 +346 0x7D00 //TX_LAMBDA_PFILT_S_7 +347 0x0200 //TX_K_PEPPER +348 0x0800 //TX_A_PEPPER +349 0x1EAA //TX_K_PEPPER_HF +350 0x0600 //TX_A_PEPPER_HF +351 0x0001 //TX_HMNC_BST_FLG +352 0x0200 //TX_HMNC_BST_THR +353 0x0800 //TX_DT_BINVAD_TH_0 +354 0x0800 //TX_DT_BINVAD_TH_1 +355 0x0800 //TX_DT_BINVAD_TH_2 +356 0x0800 //TX_DT_BINVAD_TH_3 +357 0x0FA0 //TX_DT_BINVAD_ENDF +358 0x0400 //TX_C_POST_FLT_DT +359 0x4000 //TX_NS_B_POST_FLT_LESSCUT +360 0x0120 //TX_DT_BOOST +361 0x0000 //TX_BF_SGRAD_FLG +362 0x0005 //TX_BF_DVG_TH +363 0x001E //TX_SN_C_F +364 0x0000 //TX_K_APT +365 0x0001 //TX_NOISEDET +366 0x0064 //TX_NDETCT +367 0x0050 //TX_NOISE_TH_0 +368 0x7FFF //TX_NOISE_TH_0_2 +369 0x7FFF //TX_NOISE_TH_0_3 +370 0x07D0 //TX_NOISE_TH_1 +371 0x03ED //TX_NOISE_TH_2 +372 0x2EE0 //TX_NOISE_TH_3 +373 0x5528 //TX_NOISE_TH_4 +374 0x7FFF //TX_NOISE_TH_5 +375 0x7FFF //TX_NOISE_TH_5_2 +376 0x0000 //TX_NOISE_TH_5_3 +377 0x7FFF //TX_NOISE_TH_5_4 +378 0x0FA0 //TX_NOISE_TH_6 +379 0x000A //TX_MINENOISE_TH +380 0xD508 //TX_MORENS_TFMASK_TH +381 0x0001 //TX_DRC_QUIET_FLOOR +382 0x3A98 //TX_RATIODTL_CUT_TH +383 0x0DAC //TX_DT_CUT_K1 +384 0x0666 //TX_OUT_ENER_S_TH_CLEAN +385 0x0666 //TX_OUT_ENER_S_TH_LESSCLEAN +386 0x0333 //TX_OUT_ENER_S_TH_NOISY +387 0x019A //TX_OUT_ENER_TH_NOISE +388 0x1000 //TX_OUT_ENER_TH_SPEECH +389 0x2000 //TX_SN_NPB_GAIN +390 0x0000 //TX_NN_NPB_GAIN +391 0x7FFF //TX_POST_MASK_SUP_HSNE +392 0x7000 //TX_TAIL_DET_TH +393 0x4000 //TX_B_LESSCUT_RTO_WTA +394 0x0000 //TX_MEL_G_R +395 0x0080 //TX_SUPHIGH_TH +396 0x0000 //TX_MASK_G_R +397 0x0002 //TX_EXTRA_NS_L +398 0x1800 //TX_C_POST_FLT_MASK +399 0x7FFF //TX_A_POST_FLT_WNS +400 0x0148 //TX_MIN_G_LOW300HZ +401 0x0004 //TX_MAXLEVEL_CNG +402 0x00B4 //TX_STN_NOISE_TH +403 0x4000 //TX_POST_MASK_SUP +404 0x7FFF //TX_POST_MASK_ADJUST +405 0x00C8 //TX_NS_ENOISE_MIC0_TH +406 0x000A //TX_MINENOISE_MIC0_TH +407 0x012C //TX_MINENOISE_MIC0_S_TH +408 0x7FFF //TX_MIN_G_CTRL_SSNS +409 0x0000 //TX_METAL_RTO_THR +410 0x4848 //TX_NS_FP_K_METAL +411 0x3A98 //TX_NOISEDET_BOOST_TH +412 0x0FA0 //TX_NSMOOTH_TH +413 0x0000 //TX_NS_RESRV_8 +414 0x1800 //TX_RHO_UPB +415 0x0BB8 //TX_N_HOLD_HS +416 0x0050 //TX_N_RHO_BFR0 +417 0x7FFF //TX_LAMBDA_ARSP_EST +418 0x0100 //TX_EXTRA_GAIN_MICBLOCK +419 0x0CCD //TX_THR_STD_NSR +420 0x007A //TX_THR_STD_PLH +421 0x2AF8 //TX_N_HOLD_STD +422 0x0066 //TX_THR_STD_RHO +423 0x2000 //TX_BF_RESET_THR_HS +424 0x09C4 //TX_SB_RTO_MEAN_TH +425 0x0000 //TX_SB_RHO_MEAN_TH_NTALK +426 0x3800 //TX_SB_RTO_MEAN_TH_ABN +427 0x2EE0 //TX_SB_RTO_MEAN_TH_RUB +428 0x0000 //TX_WTA_EN_RTO_TH +429 0x0000 //TX_TOP_ENER_TH_F +430 0x0000 //TX_DESIRED_TALK_HOLDT +431 0x0800 //TX_MIC_BLOCK_FACTOR +432 0x0000 //TX_NSEST_BFRLRNRDC +433 0x0000 //TX_THR_POST_FLT_HS +434 0x0010 //TX_HS_VAD_BIN +435 0x2666 //TX_THR_VAD_HS +436 0x2CCD //TX_MEAN_RTO_MIN_TH2 +437 0x0032 //TX_SILENCE_T +438 0x0000 //TX_A_POST_FLT_WTA +439 0x799A //TX_LAMBDA_PFLT_WTA +440 0x0000 //TX_SB_RHO_MEAN2_TH +441 0x0190 //TX_SB_RHO_MEAN3_TH +442 0x0000 //TX_HS_RESRV_4 +443 0x0000 //TX_HS_RESRV_5 +444 0x003C //TX_DOA_VAD_THR_1 +445 0x0000 //TX_DOA_VAD_THR_2 +446 0x0028 //TX_DOA_VAD_THR1_0 +447 0x0028 //TX_DOA_VAD_THR1_1 +448 0x0000 //TX_SRC_DOA_RNG_LOW_0A +449 0x00B4 //TX_SRC_DOA_RNG_HIGH_0A +450 0x005A //TX_DFLT_SRC_DOA_0A +451 0x0000 //TX_SRC_DOA_RNG_LOW_0B +452 0x0000 //TX_SRC_DOA_RNG_HIGH_0B +453 0x0000 //TX_DFLT_SRC_DOA_0B +454 0x0000 //TX_SRC_DOA_RNG_LOW_0C +455 0x0000 //TX_SRC_DOA_RNG_HIGH_0C +456 0x0000 //TX_DFLT_SRC_DOA_0C +457 0x0000 //TX_SRC_DOA_RNG_LOW_0D +458 0x0000 //TX_SRC_DOA_RNG_HIGH_0D +459 0x0000 //TX_DFLT_SRC_DOA_0D +460 0x0000 //TX_SRC_DOA_RNG_LOW_1A +461 0x00B4 //TX_SRC_DOA_RNG_HIGH_1A +462 0x005A //TX_DFLT_SRC_DOA_1A +463 0x0000 //TX_SRC_DOA_RNG_LOW_1B +464 0x00B4 //TX_SRC_DOA_RNG_HIGH_1B +465 0x005A //TX_DFLT_SRC_DOA_1B +466 0x0000 //TX_SRC_DOA_RNG_LOW_1C +467 0x00B4 //TX_SRC_DOA_RNG_HIGH_1C +468 0x005A //TX_DFLT_SRC_DOA_1C +469 0x0000 //TX_SRC_DOA_RNG_LOW_1D +470 0x00B4 //TX_SRC_DOA_RNG_HIGH_1D +471 0x005A //TX_DFLT_SRC_DOA_1D +472 0x0100 //TX_BF_HOLDOFF_T +473 0x7FFF //TX_DOA_COST_FACTOR +474 0x5000 //TX_MAINTOREFR_TH0 +475 0x071C //TX_DOA_TRK_THR +476 0x012C //TX_DOA_TRACK_HT +477 0x0200 //TX_N1_HOLD_HF +478 0x0100 //TX_N2_HOLD_HF +479 0x3000 //TX_BF_RESET_THR_HF +480 0x7333 //TX_DOA_SMOOTH +481 0x0800 //TX_MU_BF +482 0x0800 //TX_BF_MU_LF_B2 +483 0x0040 //TX_BF_FC_END_BIN_B2 +484 0x0020 //TX_BF_FC_END_BIN +485 0x0000 //TX_HF_RESRV_25 +486 0x0000 //TX_HF_RESRV_26 +487 0x0007 //TX_N_DOA_SEED +488 0x0001 //TX_FINE_DOA_SEARCH_FLG +489 0x0000 //TX_HF_RESRV_27 +490 0x038E //TX_DLT_SRC_DOA_RNG +491 0x0200 //TX_BF_MU_LF +492 0x0000 //TX_DFLT_SRC_LOC_0 +493 0x7FFF //TX_DFLT_SRC_LOC_1 +494 0x0000 //TX_DFLT_SRC_LOC_2 +495 0x038E //TX_DOA_TRACK_VADTH +496 0x0000 //TX_DOA_TRACK_NEW +497 0x01E0 //TX_NOR_OFF_THR +498 0x7C00 //TX_MORE_ON_700HZ_THR +499 0x0000 //TX_MU_BF_ADPT_NS +500 0x0000 //TX_ADAPT_LEN +501 0x6666 //TX_MORE_SNS +502 0x0000 //TX_NOR_OFF_TH1 +503 0x0000 //TX_WIDE_MASK_TH +504 0xD333 //TX_SUBSNRATIOHIGH4MEANBCK_THR +505 0x7FFF //TX_C_POST_FLT_CUT +506 0x2000 //TX_RADIODTLV +507 0x0320 //TX_POWER_LINEIN_TH +508 0x0014 //TX_FE_VADCOUNT_TH_FC +509 0x000A //TX_ECHO_SUPP_FC +510 0x0C80 //TX_ECHO_TH +511 0x6666 //TX_MIC_TO_BFGAIN +512 0x0000 //TX_MICTOBFGAIN0 +513 0x0000 //TX_FASTMUE_TH +514 0x3000 //TX_DEREVERB_LF_MU +515 0x34CD //TX_DEREVERB_HF_MU +516 0x0007 //TX_DEREVERB_DELAY +517 0x0004 //TX_DEREVERB_COEF_LEN +518 0x0003 //TX_DEREVERB_DNR +519 0x0000 //TX_DEREVERB_ALPHA +520 0x0000 //TX_DEREVERB_BETA +521 0x3A98 //TX_GSC_RTOL_TH +522 0x3A98 //TX_GSC_RTOH_TH +523 0x7E2C //TX_WIDE2_MEANHTH +524 0x0000 //TX_DR_RESRV_5 +525 0x0000 //TX_DR_RESRV_6 +526 0x0000 //TX_DR_RESRV_7 +527 0x0000 //TX_DR_RESRV_8 +528 0x1333 //TX_WIND_MARK_TH +529 0x399A //TX_CORR_THR +530 0x0004 //TX_SNR_THR +531 0x0010 //TX_ENGY_THR +532 0x1770 //TX_CORR_HIGH_TH +533 0x6000 //TX_ENGY_THR_2 +534 0x3400 //TX_MEAN_RTO_THR +535 0x0028 //TX_WNS_ENOISE_MIC0_TH +536 0x3000 //TX_RATIOMICL_TH +537 0x64CD //TX_CALIG_HS +538 0x0000 //TX_LVL_CTRL +539 0x0014 //TX_WIND_SUPRTO +540 0x000A //TX_WNS_MIN_G +541 0x0000 //TX_WNS_B_POST_FLT +542 0x2800 //TX_RATIOMICH_TH +543 0xD120 //TX_WIND_INBEAM_L_TH +544 0x0FA0 //TX_WIND_INBEAM_H_TH +545 0x2000 //TX_WNS_RESRV_0 +546 0x59D8 //TX_WNS_RESRV_1 +547 0x0000 //TX_WNS_RESRV_2 +548 0x0000 //TX_WNS_RESRV_3 +549 0x0000 //TX_WNS_RESRV_4 +550 0x0000 //TX_WNS_RESRV_5 +551 0x0000 //TX_WNS_RESRV_6 +552 0x0000 //TX_BVE_NOISE_FLOOR_0 +553 0x0070 //TX_BVE_NOISE_FLOOR_1 +554 0x0070 //TX_BVE_NOISE_FLOOR_2 +555 0x0010 //TX_BVE_NOISE_FLOOR_3 +556 0x0070 //TX_BVE_NOISE_FLOOR_4 +557 0x00B0 //TX_BVE_NOISE_FLOOR_5 +558 0x0E66 //TX_BVE_NOISE_FLOOR_6 +559 0x0050 //TX_BVE_NOISE_FLOOR_7 +560 0x770A //TX_BVE_NOISE_FLOOR_8 +561 0x0000 //TX_BVE_NOISE_FLOOR_9 +562 0x0000 //TX_BVE_IN_N +563 0x0000 //TX_BVE_OUT_N +564 0x0000 //TX_BVE_MICALPHA_DOWN +565 0x0000 //TX_PB_RESRV_1 +566 0x0014 //TX_FDEQ_SUBNUM +567 0x5654 //TX_FDEQ_GAIN_0 +568 0x4E4B //TX_FDEQ_GAIN_1 +569 0x4D4E //TX_FDEQ_GAIN_2 +570 0x4D4B //TX_FDEQ_GAIN_3 +571 0x3C3C //TX_FDEQ_GAIN_4 +572 0x3C48 //TX_FDEQ_GAIN_5 +573 0x4843 //TX_FDEQ_GAIN_6 +574 0x3E3B //TX_FDEQ_GAIN_7 +575 0x302F //TX_FDEQ_GAIN_8 +576 0x3333 //TX_FDEQ_GAIN_9 +577 0x4848 //TX_FDEQ_GAIN_10 +578 0x4848 //TX_FDEQ_GAIN_11 +579 0x4848 //TX_FDEQ_GAIN_12 +580 0x4848 //TX_FDEQ_GAIN_13 +581 0x4848 //TX_FDEQ_GAIN_14 +582 0x4848 //TX_FDEQ_GAIN_15 +583 0x4848 //TX_FDEQ_GAIN_16 +584 0x4848 //TX_FDEQ_GAIN_17 +585 0x4848 //TX_FDEQ_GAIN_18 +586 0x4848 //TX_FDEQ_GAIN_19 +587 0x4848 //TX_FDEQ_GAIN_20 +588 0x4848 //TX_FDEQ_GAIN_21 +589 0x4848 //TX_FDEQ_GAIN_22 +590 0x4848 //TX_FDEQ_GAIN_23 +591 0x0202 //TX_FDEQ_BIN_0 +592 0x0203 //TX_FDEQ_BIN_1 +593 0x0303 //TX_FDEQ_BIN_2 +594 0x0304 //TX_FDEQ_BIN_3 +595 0x0405 //TX_FDEQ_BIN_4 +596 0x0506 //TX_FDEQ_BIN_5 +597 0x0708 //TX_FDEQ_BIN_6 +598 0x090A //TX_FDEQ_BIN_7 +599 0x0B0C //TX_FDEQ_BIN_8 +600 0x0D08 //TX_FDEQ_BIN_9 +601 0x0000 //TX_FDEQ_BIN_10 +602 0x0000 //TX_FDEQ_BIN_11 +603 0x0000 //TX_FDEQ_BIN_12 +604 0x0000 //TX_FDEQ_BIN_13 +605 0x0000 //TX_FDEQ_BIN_14 +606 0x0000 //TX_FDEQ_BIN_15 +607 0x0000 //TX_FDEQ_BIN_16 +608 0x0000 //TX_FDEQ_BIN_17 +609 0x0000 //TX_FDEQ_BIN_18 +610 0x0000 //TX_FDEQ_BIN_19 +611 0x0000 //TX_FDEQ_BIN_20 +612 0x0000 //TX_FDEQ_BIN_21 +613 0x0000 //TX_FDEQ_BIN_22 +614 0x0000 //TX_FDEQ_BIN_23 +615 0x0000 //TX_FDEQ_PADDING +616 0x0014 //TX_PREEQ_SUBNUM_MIC0 +617 0x4848 //TX_PREEQ_GAIN_MIC0_0 +618 0x4848 //TX_PREEQ_GAIN_MIC0_1 +619 0x4848 //TX_PREEQ_GAIN_MIC0_2 +620 0x4848 //TX_PREEQ_GAIN_MIC0_3 +621 0x4848 //TX_PREEQ_GAIN_MIC0_4 +622 0x4848 //TX_PREEQ_GAIN_MIC0_5 +623 0x4848 //TX_PREEQ_GAIN_MIC0_6 +624 0x4848 //TX_PREEQ_GAIN_MIC0_7 +625 0x4848 //TX_PREEQ_GAIN_MIC0_8 +626 0x4848 //TX_PREEQ_GAIN_MIC0_9 +627 0x4848 //TX_PREEQ_GAIN_MIC0_10 +628 0x4848 //TX_PREEQ_GAIN_MIC0_11 +629 0x4848 //TX_PREEQ_GAIN_MIC0_12 +630 0x4848 //TX_PREEQ_GAIN_MIC0_13 +631 0x4848 //TX_PREEQ_GAIN_MIC0_14 +632 0x4848 //TX_PREEQ_GAIN_MIC0_15 +633 0x4848 //TX_PREEQ_GAIN_MIC0_16 +634 0x4848 //TX_PREEQ_GAIN_MIC0_17 +635 0x4848 //TX_PREEQ_GAIN_MIC0_18 +636 0x4848 //TX_PREEQ_GAIN_MIC0_19 +637 0x4848 //TX_PREEQ_GAIN_MIC0_20 +638 0x4848 //TX_PREEQ_GAIN_MIC0_21 +639 0x4848 //TX_PREEQ_GAIN_MIC0_22 +640 0x4848 //TX_PREEQ_GAIN_MIC0_23 +641 0x0202 //TX_PREEQ_BIN_MIC0_0 +642 0x0203 //TX_PREEQ_BIN_MIC0_1 +643 0x0303 //TX_PREEQ_BIN_MIC0_2 +644 0x0304 //TX_PREEQ_BIN_MIC0_3 +645 0x0405 //TX_PREEQ_BIN_MIC0_4 +646 0x0506 //TX_PREEQ_BIN_MIC0_5 +647 0x0708 //TX_PREEQ_BIN_MIC0_6 +648 0x090A //TX_PREEQ_BIN_MIC0_7 +649 0x0B0C //TX_PREEQ_BIN_MIC0_8 +650 0x0D0E //TX_PREEQ_BIN_MIC0_9 +651 0x0000 //TX_PREEQ_BIN_MIC0_10 +652 0x0000 //TX_PREEQ_BIN_MIC0_11 +653 0x0000 //TX_PREEQ_BIN_MIC0_12 +654 0x0000 //TX_PREEQ_BIN_MIC0_13 +655 0x0000 //TX_PREEQ_BIN_MIC0_14 +656 0x0000 //TX_PREEQ_BIN_MIC0_15 +657 0x0000 //TX_PREEQ_BIN_MIC0_16 +658 0x0000 //TX_PREEQ_BIN_MIC0_17 +659 0x0000 //TX_PREEQ_BIN_MIC0_18 +660 0x0000 //TX_PREEQ_BIN_MIC0_19 +661 0x0000 //TX_PREEQ_BIN_MIC0_20 +662 0x0000 //TX_PREEQ_BIN_MIC0_21 +663 0x0000 //TX_PREEQ_BIN_MIC0_22 +664 0x0000 //TX_PREEQ_BIN_MIC0_23 +665 0x0020 //TX_PREEQ_SUBNUM_MIC1 +666 0x4848 //TX_PREEQ_GAIN_MIC1_0 +667 0x4848 //TX_PREEQ_GAIN_MIC1_1 +668 0x4848 //TX_PREEQ_GAIN_MIC1_2 +669 0x4848 //TX_PREEQ_GAIN_MIC1_3 +670 0x4848 //TX_PREEQ_GAIN_MIC1_4 +671 0x4848 //TX_PREEQ_GAIN_MIC1_5 +672 0x494A //TX_PREEQ_GAIN_MIC1_6 +673 0x4B4E //TX_PREEQ_GAIN_MIC1_7 +674 0x4F50 //TX_PREEQ_GAIN_MIC1_8 +675 0x5255 //TX_PREEQ_GAIN_MIC1_9 +676 0x4848 //TX_PREEQ_GAIN_MIC1_10 +677 0x4848 //TX_PREEQ_GAIN_MIC1_11 +678 0x4848 //TX_PREEQ_GAIN_MIC1_12 +679 0x4848 //TX_PREEQ_GAIN_MIC1_13 +680 0x4848 //TX_PREEQ_GAIN_MIC1_14 +681 0x4848 //TX_PREEQ_GAIN_MIC1_15 +682 0x4848 //TX_PREEQ_GAIN_MIC1_16 +683 0x4848 //TX_PREEQ_GAIN_MIC1_17 +684 0x4848 //TX_PREEQ_GAIN_MIC1_18 +685 0x4848 //TX_PREEQ_GAIN_MIC1_19 +686 0x4848 //TX_PREEQ_GAIN_MIC1_20 +687 0x4848 //TX_PREEQ_GAIN_MIC1_21 +688 0x4848 //TX_PREEQ_GAIN_MIC1_22 +689 0x4848 //TX_PREEQ_GAIN_MIC1_23 +690 0x0202 //TX_PREEQ_BIN_MIC1_0 +691 0x0203 //TX_PREEQ_BIN_MIC1_1 +692 0x0303 //TX_PREEQ_BIN_MIC1_2 +693 0x0304 //TX_PREEQ_BIN_MIC1_3 +694 0x0405 //TX_PREEQ_BIN_MIC1_4 +695 0x0506 //TX_PREEQ_BIN_MIC1_5 +696 0x0708 //TX_PREEQ_BIN_MIC1_6 +697 0x090A //TX_PREEQ_BIN_MIC1_7 +698 0x0B0C //TX_PREEQ_BIN_MIC1_8 +699 0x0D0E //TX_PREEQ_BIN_MIC1_9 +700 0x0000 //TX_PREEQ_BIN_MIC1_10 +701 0x0000 //TX_PREEQ_BIN_MIC1_11 +702 0x0000 //TX_PREEQ_BIN_MIC1_12 +703 0x0000 //TX_PREEQ_BIN_MIC1_13 +704 0x0000 //TX_PREEQ_BIN_MIC1_14 +705 0x0000 //TX_PREEQ_BIN_MIC1_15 +706 0x0000 //TX_PREEQ_BIN_MIC1_16 +707 0x0000 //TX_PREEQ_BIN_MIC1_17 +708 0x0000 //TX_PREEQ_BIN_MIC1_18 +709 0x0000 //TX_PREEQ_BIN_MIC1_19 +710 0x0000 //TX_PREEQ_BIN_MIC1_20 +711 0x0000 //TX_PREEQ_BIN_MIC1_21 +712 0x0000 //TX_PREEQ_BIN_MIC1_22 +713 0x0000 //TX_PREEQ_BIN_MIC1_23 +714 0x0020 //TX_PREEQ_SUBNUM_MIC2 +715 0x4848 //TX_PREEQ_GAIN_MIC2_0 +716 0x4848 //TX_PREEQ_GAIN_MIC2_1 +717 0x4848 //TX_PREEQ_GAIN_MIC2_2 +718 0x4848 //TX_PREEQ_GAIN_MIC2_3 +719 0x4848 //TX_PREEQ_GAIN_MIC2_4 +720 0x4848 //TX_PREEQ_GAIN_MIC2_5 +721 0x4848 //TX_PREEQ_GAIN_MIC2_6 +722 0x4848 //TX_PREEQ_GAIN_MIC2_7 +723 0x4848 //TX_PREEQ_GAIN_MIC2_8 +724 0x4848 //TX_PREEQ_GAIN_MIC2_9 +725 0x4848 //TX_PREEQ_GAIN_MIC2_10 +726 0x4848 //TX_PREEQ_GAIN_MIC2_11 +727 0x4848 //TX_PREEQ_GAIN_MIC2_12 +728 0x4848 //TX_PREEQ_GAIN_MIC2_13 +729 0x4848 //TX_PREEQ_GAIN_MIC2_14 +730 0x4848 //TX_PREEQ_GAIN_MIC2_15 +731 0x4848 //TX_PREEQ_GAIN_MIC2_16 +732 0x4848 //TX_PREEQ_GAIN_MIC2_17 +733 0x4848 //TX_PREEQ_GAIN_MIC2_18 +734 0x4848 //TX_PREEQ_GAIN_MIC2_19 +735 0x4848 //TX_PREEQ_GAIN_MIC2_20 +736 0x4848 //TX_PREEQ_GAIN_MIC2_21 +737 0x4848 //TX_PREEQ_GAIN_MIC2_22 +738 0x4848 //TX_PREEQ_GAIN_MIC2_23 +739 0x0202 //TX_PREEQ_BIN_MIC2_0 +740 0x0203 //TX_PREEQ_BIN_MIC2_1 +741 0x0303 //TX_PREEQ_BIN_MIC2_2 +742 0x0304 //TX_PREEQ_BIN_MIC2_3 +743 0x0405 //TX_PREEQ_BIN_MIC2_4 +744 0x0506 //TX_PREEQ_BIN_MIC2_5 +745 0x0708 //TX_PREEQ_BIN_MIC2_6 +746 0x090A //TX_PREEQ_BIN_MIC2_7 +747 0x0B0C //TX_PREEQ_BIN_MIC2_8 +748 0x0D0E //TX_PREEQ_BIN_MIC2_9 +749 0x0000 //TX_PREEQ_BIN_MIC2_10 +750 0x0000 //TX_PREEQ_BIN_MIC2_11 +751 0x0000 //TX_PREEQ_BIN_MIC2_12 +752 0x0000 //TX_PREEQ_BIN_MIC2_13 +753 0x0000 //TX_PREEQ_BIN_MIC2_14 +754 0x0000 //TX_PREEQ_BIN_MIC2_15 +755 0x0000 //TX_PREEQ_BIN_MIC2_16 +756 0x0000 //TX_PREEQ_BIN_MIC2_17 +757 0x0000 //TX_PREEQ_BIN_MIC2_18 +758 0x0000 //TX_PREEQ_BIN_MIC2_19 +759 0x0000 //TX_PREEQ_BIN_MIC2_20 +760 0x0000 //TX_PREEQ_BIN_MIC2_21 +761 0x0000 //TX_PREEQ_BIN_MIC2_22 +762 0x0000 //TX_PREEQ_BIN_MIC2_23 +763 0x0006 //TX_MASKING_ABILITY +764 0x0800 //TX_NND_WEIGHT +765 0x0065 //TX_MIC_CALIBRATION_0 +766 0x0065 //TX_MIC_CALIBRATION_1 +767 0x0065 //TX_MIC_CALIBRATION_2 +768 0x0065 //TX_MIC_CALIBRATION_3 +769 0x0044 //TX_MIC_PWR_BIAS_0 +770 0x0044 //TX_MIC_PWR_BIAS_1 +771 0x0044 //TX_MIC_PWR_BIAS_2 +772 0x0044 //TX_MIC_PWR_BIAS_3 +773 0x0000 //TX_GAIN_LIMIT_0 +774 0x0009 //TX_GAIN_LIMIT_1 +775 0x000F //TX_GAIN_LIMIT_2 +776 0x000F //TX_GAIN_LIMIT_3 +777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN +778 0x7FDE //TX_BVE_VAD0_ALPHAUP +779 0x7F3A //TX_BVE_VAD0_ALPHADOWN +780 0x2000 //TX_BVE_GAINWEIGHT_NOFEVADLI +781 0x7F5B //TX_BVE_FEVADLI_ALPHA +782 0x7F19 //TX_BVE_NOVAD0_ALPHAUP +783 0x4000 //TX_TDDRC_ALPHA_UP_01 +784 0x4000 //TX_TDDRC_ALPHA_UP_02 +785 0x4000 //TX_TDDRC_ALPHA_UP_03 +786 0x4000 //TX_TDDRC_ALPHA_UP_04 +787 0x6000 //TX_TDDRC_ALPHA_DWN_01 +788 0x7EB8 //TX_TDDRC_ALPHA_DWN_02 +789 0x7EB8 //TX_TDDRC_ALPHA_DWN_03 +790 0x7EB8 //TX_TDDRC_ALPHA_DWN_04 +791 0x7FFF //TX_TDDRC_TD_DRC_LIMIT +792 0x0800 //TX_TDDRC_POST_LIMIT_GAIN +793 0x0000 //TX_TDDRC_RESRV_0 +794 0x0000 //TX_TDDRC_RESRV_1 +795 0x0018 //TX_FDDRC_BAND_MARGIN_0 +796 0x0030 //TX_FDDRC_BAND_MARGIN_1 +797 0x0050 //TX_FDDRC_BAND_MARGIN_2 +798 0x0080 //TX_FDDRC_BAND_MARGIN_3 +799 0x0007 //TX_FDDRC_BLOCK_EXP +800 0x5000 //TX_FDDRC_THRD_2_0 +801 0x5000 //TX_FDDRC_THRD_2_1 +802 0x5000 //TX_FDDRC_THRD_2_2 +803 0x5000 //TX_FDDRC_THRD_2_3 +804 0x6400 //TX_FDDRC_THRD_3_0 +805 0x6400 //TX_FDDRC_THRD_3_1 +806 0x6400 //TX_FDDRC_THRD_3_2 +807 0x6400 //TX_FDDRC_THRD_3_3 +808 0x2000 //TX_FDDRC_SLANT_0_0 +809 0x2000 //TX_FDDRC_SLANT_0_1 +810 0x2000 //TX_FDDRC_SLANT_0_2 +811 0x2000 //TX_FDDRC_SLANT_0_3 +812 0x5333 //TX_FDDRC_SLANT_1_0 +813 0x5333 //TX_FDDRC_SLANT_1_1 +814 0x5333 //TX_FDDRC_SLANT_1_2 +815 0x5333 //TX_FDDRC_SLANT_1_3 +816 0x0010 //TX_DEADMIC_SILENCE_TH +817 0x0600 //TX_MIC_DEGRADE_TH +818 0x0078 //TX_DEADMIC_CNT +819 0x0078 //TX_MIC_DEGRADE_CNT +820 0x0000 //TX_FDDRC_RESRV_4 +821 0x0000 //TX_FDDRC_RESRV_5 +822 0x0000 //TX_FDDRC_RESRV_6 +823 0x7FFF //TX_KS_NOISEPASTE_FACTOR +824 0x0001 //TX_KS_CONFIG +825 0x7FFF //TX_KS_GAIN_MIN +826 0x0000 //TX_KS_RESRV_0 +827 0x0000 //TX_KS_RESRV_1 +828 0x0000 //TX_KS_RESRV_2 +829 0x7C00 //TX_LAMBDA_PKA_FP +830 0x2000 //TX_TPKA_FP +831 0x0080 //TX_MIN_G_FP +832 0x2000 //TX_MAX_G_FP +833 0x4848 //TX_FFP_FP_K_METAL +834 0x4000 //TX_A_POST_FLT_FP +835 0x0F5C //TX_RTO_OUTBEAM_TH +836 0x4CCD //TX_TPKA_FP_THD +837 0x0000 //TX_MAX_G_FP_BLK +838 0x0000 //TX_FFP_FADEIN +839 0x0000 //TX_FFP_FADEOUT +840 0x0000 //TX_WHISPERCTH +841 0x0000 //TX_WHISPERHOLDT +842 0x0000 //TX_WHISP_ENTHH +843 0x0000 //TX_WHISP_ENTHL +844 0x0000 //TX_WHISP_RTOTH +845 0x0000 //TX_WHISP_RTOTH2 +846 0x0096 //TX_MUTE_PERIOD +847 0x0000 //TX_FADE_IN_PERIOD +848 0x0100 //TX_FFP_RESRV_2 +849 0x0020 //TX_FFP_RESRV_3 +850 0x0000 //TX_FFP_RESRV_4 +851 0x0000 //TX_FFP_RESRV_5 +852 0x0000 //TX_FFP_RESRV_6 +853 0x0002 //TX_FILTINDX +854 0x0004 //TX_TDDRC_THRD_0 +855 0x0010 //TX_TDDRC_THRD_1 +856 0x1800 //TX_TDDRC_THRD_2 +857 0x1800 //TX_TDDRC_THRD_3 +858 0x6000 //TX_TDDRC_SLANT_0 +859 0x6000 //TX_TDDRC_SLANT_1 +860 0x4000 //TX_TDDRC_ALPHA_UP_00 +861 0x6000 //TX_TDDRC_ALPHA_DWN_00 +862 0x0000 //TX_TDDRC_HMNC_FLAG +863 0x199A //TX_TDDRC_HMNC_GAIN +864 0x0000 //TX_TDDRC_SMT_FLAG +865 0x0CCD //TX_TDDRC_SMT_W +866 0x0FDA //TX_TDDRC_DRC_GAIN +867 0x7FFF //TX_TDDRC_LMT_THRD +868 0x0000 //TX_TDDRC_LMT_ALPHA +869 0x0000 //TX_TFMASKLTH +870 0x0000 //TX_TFMASKLTHL +871 0x0CCD //TX_TFMASKHTH +872 0x0CCD //TX_TFMASKLTH_BINVAD +873 0xF333 //TX_TFMASKLTH_NS_EST +874 0x2CCD //TX_TFMASKLTH_DOA +875 0xECCD //TX_TFMASKTH_BLESSCUT +876 0x1000 //TX_B_LESSCUT_RTO_MASK +877 0x3800 //TX_SB_RHO_MEAN_TH_ABN +878 0x2000 //TX_B_POST_FLT_MASK +879 0x0000 //TX_B_POST_FLT_MASK1 +880 0x5333 //TX_GAIN_WIND_MASK +881 0x7FFF //TX_TFMASK_BFSTRICT_MUSIC +882 0x0000 //TX_TFMASK_BFSTRICT_NOMUSIC +883 0x7333 //TX_FASTNS_OUTIN_TH +884 0x0CCD //TX_FASTNS_TFMASK_TH +885 0x0CCD //TX_FASTNS_TFMASKBIN_TH1 +886 0x0CCD //TX_FASTNS_TFMASKBIN_TH2 +887 0x0CCD //TX_FASTNS_TFMASKBIN_TH3 +888 0x0028 //TX_FASTNS_ARSPC_TH +889 0xC000 //TX_FASTNS_MASK5_TH +890 0x4848 //TX_POSTSSA_MIN_G_VR_MASK +891 0x1000 //TX_A_LESSCUT_RTO_MASK +892 0x1770 //TX_FASTNS_NOISETH +893 0xC000 //TX_FASTNS_SSA_THLFL +894 0xC000 //TX_FASTNS_SSA_THHFL +895 0xCCCC //TX_FASTNS_SSA_THLFH +896 0xD999 //TX_FASTNS_SSA_THHFH +897 0x2339 //TX_SENDFUNC_REG_MICMUTE +898 0x0020 //TX_SENDFUNC_REG_MICMUTE1 +899 0x0320 //TX_MICMUTE_RATIO_THR +900 0x0050 //TX_MICMUTE_AMP_THR +901 0x0004 //TX_MICMUTE_HPF_IND +902 0x00C0 //TX_MICMUTE_LOG_EYR_TH +903 0x000C //TX_MICMUTE_CVG_TIME +904 0x0008 //TX_MICMUTE_RELEASE_TIME +905 0x0C00 //TX_MIC_VOLUME_MIC0MUTE +906 0x0020 //TX_MICMUTE_EPD_OFFSET_0 +907 0x001E //TX_MICMUTE_FRQ_AEC_L +908 0x7999 //TX_MICMUTE_EAD_THR +909 0x7FFF //TX_MICMUTE_LAMBDA_CB_NLE +910 0x7FFF //TX_MICMUTE_LAMBDA_RE_EST +911 0x7E90 //TX_DTD_THR1_MICMUTE_0 +912 0x7918 //TX_DTD_THR1_MICMUTE_1 +913 0x7FFF //TX_DTD_THR1_MICMUTE_2 +914 0x7FFF //TX_DTD_THR1_MICMUTE_3 +915 0x6CCC //TX_DTD_THR2_MICMUTE_0 +916 0x0400 //TX_MICMUTE_MIN_EQ_RE_EST_0 +917 0x0400 //TX_MICMUTE_MIN_EQ_RE_EST_1 +918 0x1000 //TX_MICMUTE_MIN_EQ_RE_EST_2 +919 0x7FFF //TX_MICMUTE_MIN_EQ_RE_EST_3 +920 0x7FFF //TX_MICMUTE_MIN_EQ_RE_EST_4 +921 0x4000 //TX_MICMUTE_C_POST_FLT +922 0x03E8 //TX_MICMUTE_DT_CUT_K +923 0x0001 //TX_MICMUTE_DT_CUT_THR +924 0x03E8 //TX_MICMUTE_DT_CUT_K2 +925 0x0001 //TX_MICMUTE_DT_CUT_THR2 +926 0x0064 //TX_MICMUTE_DT2_HOLD_N +927 0x1000 //TX_MICMUTE_RATIODTH_THCUT +928 0x1000 //TX_MICMUTE_B_POST_FLT_ECHOL +929 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOH +930 0x0400 //TX_MICMUTE_C_POST_FLT_MASK +931 0x7999 //TX_MICMUTE_RATIODTL_CUT_TH +932 0x0258 //TX_MICMUTE_DT_CUT_K1 +933 0x0800 //TX_MICMUTE_N2_SN_EST +934 0xFC00 //TX_MICMUTE_THR_SN_EST_0 +935 0x001C //TX_MICMUTE_MIN_G_CTRL_0 +936 0x6000 //TX_MICMUTE_A_POST_FILT_S_0 +937 0x7000 //TX_MICMUTE_B_POST_FILT_0 +938 0x2710 //TX_MIC1RUB_AMP_THR +939 0x7FFF //TX_MIC1MUTE_RATIO_THR +940 0x0001 //TX_MIC1MUTE_AMP_THR +941 0x0008 //TX_MIC1MUTE_CVG_TIME +942 0x0008 //TX_MIC1MUTE_RELEASE_TIME +943 0x0100 //TX_AMS_RESRV_01 +944 0xE0C0 //TX_AMS_RESRV_02 +945 0x1770 //TX_AMS_RESRV_03 +946 0x0000 //TX_AMS_RESRV_04 +947 0x0000 //TX_AMS_RESRV_05 +948 0x0000 //TX_AMS_RESRV_06 +949 0x0000 //TX_AMS_RESRV_07 +950 0x0000 //TX_AMS_RESRV_08 +951 0x0000 //TX_AMS_RESRV_09 +952 0x0000 //TX_AMS_RESRV_10 +953 0x0000 //TX_AMS_RESRV_11 +954 0x0000 //TX_AMS_RESRV_12 +955 0x0000 //TX_AMS_RESRV_13 +956 0x0000 //TX_AMS_RESRV_14 +957 0x0000 //TX_AMS_RESRV_15 +958 0x0000 //TX_AMS_RESRV_16 +959 0x0000 //TX_AMS_RESRV_17 +960 0x0000 //TX_AMS_RESRV_18 +961 0x0000 //TX_AMS_RESRV_19 +#RX +0 0xA06C //RX_RECVFUNC_MODE_0 +1 0x0000 //RX_RECVFUNC_MODE_1 +2 0x0000 //RX_SAMPLINGFREQ_SIG +3 0x0000 //RX_SAMPLINGFREQ_PROC +4 0x000A //RX_FRAME_SZ +5 0x0000 //RX_DELAY_OPT +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +10 0x0800 //RX_PGA +11 0x7FFF //RX_A_HP +12 0x0000 //RX_B_PE +13 0x3800 //RX_THR_PITCH_DET_0 +14 0x3000 //RX_THR_PITCH_DET_1 +15 0x2800 //RX_THR_PITCH_DET_2 +16 0x0008 //RX_PITCH_BFR_LEN +17 0x0003 //RX_SBD_PITCH_DET +18 0x0100 //RX_PP_RESRV_0 +19 0x0020 //RX_PP_RESRV_1 +20 0x0600 //RX_N_SN_EST +21 0x000C //RX_N2_SN_EST +22 0x0010 //RX_NS_LVL_CTRL +23 0xF800 //RX_THR_SN_EST +24 0x7CCD //RX_LAMBDA_PFILT +25 0x000A //RX_FENS_RESRV_0 +26 0x0190 //RX_FENS_RESRV_1 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +30 0x0002 //RX_EXTRA_NS_L +31 0x0800 //RX_EXTRA_NS_A +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +35 0x199A //RX_A_POST_FLT +36 0x0000 //RX_LMT_THRD +37 0x4000 //RX_LMT_ALPHA +38 0x0014 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4444 //RX_FDEQ_GAIN_6 +46 0x4040 //RX_FDEQ_GAIN_7 +47 0x4040 //RX_FDEQ_GAIN_8 +48 0x4040 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +111 0x0000 //RX_FILTINDX +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7EB8 //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x017F //RX_TDDRC_DRC_GAIN +125 0x7C00 //RX_LAMBDA_PKA_FP +126 0x2000 //RX_TPKA_FP +127 0x2000 //RX_MIN_G_FP +128 0x0080 //RX_MAX_G_FP +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +131 0x0000 //RX_MAXLEVEL_CNG +132 0x3000 //RX_BWE_UV_TH +133 0x3000 //RX_BWE_UV_TH2 +134 0x1800 //RX_BWE_UV_TH3 +135 0x1000 //RX_BWE_V_TH +136 0x04CD //RX_BWE_GAIN1_V_TH1 +137 0x0F33 //RX_BWE_GAIN1_V_TH2 +138 0x7333 //RX_BWE_UV_EQ +139 0x199A //RX_BWE_V_EQ +140 0x7333 //RX_BWE_TONE_TH +141 0x0004 //RX_BWE_UV_HOLD_T +142 0x6CCD //RX_BWE_GAIN2_ALPHA +143 0x799A //RX_BWE_GAIN3_ALPHA +144 0x001E //RX_BWE_CUTOFF +145 0x3000 //RX_BWE_GAINFILL +146 0x3200 //RX_BWE_MAXTH_TONE +147 0x2000 //RX_BWE_EQ_0 +148 0x2000 //RX_BWE_EQ_1 +149 0x2000 //RX_BWE_EQ_2 +150 0x2000 //RX_BWE_EQ_3 +151 0x2000 //RX_BWE_EQ_4 +152 0x2000 //RX_BWE_EQ_5 +153 0x2000 //RX_BWE_EQ_6 +154 0x0000 //RX_BWE_RESRV_0 +155 0x0000 //RX_BWE_RESRV_1 +156 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7EB8 //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x017F //RX_TDDRC_DRC_GAIN +38 0x0014 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4444 //RX_FDEQ_GAIN_6 +46 0x4040 //RX_FDEQ_GAIN_7 +47 0x4040 //RX_FDEQ_GAIN_8 +48 0x4040 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7EB8 //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x017F //RX_TDDRC_DRC_GAIN +38 0x0014 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4444 //RX_FDEQ_GAIN_6 +46 0x4040 //RX_FDEQ_GAIN_7 +47 0x4040 //RX_FDEQ_GAIN_8 +48 0x4040 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7EB8 //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x017F //RX_TDDRC_DRC_GAIN +38 0x0014 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4444 //RX_FDEQ_GAIN_6 +46 0x4040 //RX_FDEQ_GAIN_7 +47 0x4040 //RX_FDEQ_GAIN_8 +48 0x4040 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7EB8 //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x017F //RX_TDDRC_DRC_GAIN +38 0x0014 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4444 //RX_FDEQ_GAIN_6 +46 0x4040 //RX_FDEQ_GAIN_7 +47 0x4040 //RX_FDEQ_GAIN_8 +48 0x4040 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7EB8 //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x017F //RX_TDDRC_DRC_GAIN +38 0x0014 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4444 //RX_FDEQ_GAIN_6 +46 0x4040 //RX_FDEQ_GAIN_7 +47 0x4040 //RX_FDEQ_GAIN_8 +48 0x4040 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7EB8 //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x017F //RX_TDDRC_DRC_GAIN +38 0x0014 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4444 //RX_FDEQ_GAIN_6 +46 0x4040 //RX_FDEQ_GAIN_7 +47 0x4040 //RX_FDEQ_GAIN_8 +48 0x4040 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7EB8 //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x017F //RX_TDDRC_DRC_GAIN +38 0x0014 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4444 //RX_FDEQ_GAIN_6 +46 0x4040 //RX_FDEQ_GAIN_7 +47 0x4040 //RX_FDEQ_GAIN_8 +48 0x4040 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#RX 2 +157 0xA06C //RX_RECVFUNC_MODE_0 +158 0x0000 //RX_RECVFUNC_MODE_1 +159 0x0000 //RX_SAMPLINGFREQ_SIG +160 0x0000 //RX_SAMPLINGFREQ_PROC +161 0x000A //RX_FRAME_SZ +162 0x0000 //RX_DELAY_OPT +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +167 0x0800 //RX_PGA +168 0x7FFF //RX_A_HP +169 0x0000 //RX_B_PE +170 0x3800 //RX_THR_PITCH_DET_0 +171 0x3000 //RX_THR_PITCH_DET_1 +172 0x2800 //RX_THR_PITCH_DET_2 +173 0x0008 //RX_PITCH_BFR_LEN +174 0x0003 //RX_SBD_PITCH_DET +175 0x0100 //RX_PP_RESRV_0 +176 0x0020 //RX_PP_RESRV_1 +177 0x0600 //RX_N_SN_EST +178 0x000C //RX_N2_SN_EST +179 0x0010 //RX_NS_LVL_CTRL +180 0xF800 //RX_THR_SN_EST +181 0x7CCD //RX_LAMBDA_PFILT +182 0x000A //RX_FENS_RESRV_0 +183 0x0190 //RX_FENS_RESRV_1 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +187 0x0002 //RX_EXTRA_NS_L +188 0x0800 //RX_EXTRA_NS_A +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +192 0x199A //RX_A_POST_FLT +193 0x0000 //RX_LMT_THRD +194 0x4000 //RX_LMT_ALPHA +195 0x0014 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4444 //RX_FDEQ_GAIN_6 +203 0x4040 //RX_FDEQ_GAIN_7 +204 0x4040 //RX_FDEQ_GAIN_8 +205 0x4040 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +268 0x0000 //RX_FILTINDX +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7EB8 //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x017F //RX_TDDRC_DRC_GAIN +282 0x7C00 //RX_LAMBDA_PKA_FP +283 0x2000 //RX_TPKA_FP +284 0x2000 //RX_MIN_G_FP +285 0x0080 //RX_MAX_G_FP +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +288 0x0000 //RX_MAXLEVEL_CNG +289 0x3000 //RX_BWE_UV_TH +290 0x3000 //RX_BWE_UV_TH2 +291 0x1800 //RX_BWE_UV_TH3 +292 0x1000 //RX_BWE_V_TH +293 0x04CD //RX_BWE_GAIN1_V_TH1 +294 0x0F33 //RX_BWE_GAIN1_V_TH2 +295 0x7333 //RX_BWE_UV_EQ +296 0x199A //RX_BWE_V_EQ +297 0x7333 //RX_BWE_TONE_TH +298 0x0004 //RX_BWE_UV_HOLD_T +299 0x6CCD //RX_BWE_GAIN2_ALPHA +300 0x799A //RX_BWE_GAIN3_ALPHA +301 0x001E //RX_BWE_CUTOFF +302 0x3000 //RX_BWE_GAINFILL +303 0x3200 //RX_BWE_MAXTH_TONE +304 0x2000 //RX_BWE_EQ_0 +305 0x2000 //RX_BWE_EQ_1 +306 0x2000 //RX_BWE_EQ_2 +307 0x2000 //RX_BWE_EQ_3 +308 0x2000 //RX_BWE_EQ_4 +309 0x2000 //RX_BWE_EQ_5 +310 0x2000 //RX_BWE_EQ_6 +311 0x0000 //RX_BWE_RESRV_0 +312 0x0000 //RX_BWE_RESRV_1 +313 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7EB8 //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x017F //RX_TDDRC_DRC_GAIN +195 0x0014 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4444 //RX_FDEQ_GAIN_6 +203 0x4040 //RX_FDEQ_GAIN_7 +204 0x4040 //RX_FDEQ_GAIN_8 +205 0x4040 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7EB8 //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x017F //RX_TDDRC_DRC_GAIN +195 0x0014 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4444 //RX_FDEQ_GAIN_6 +203 0x4040 //RX_FDEQ_GAIN_7 +204 0x4040 //RX_FDEQ_GAIN_8 +205 0x4040 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7EB8 //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x017F //RX_TDDRC_DRC_GAIN +195 0x0014 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4444 //RX_FDEQ_GAIN_6 +203 0x4040 //RX_FDEQ_GAIN_7 +204 0x4040 //RX_FDEQ_GAIN_8 +205 0x4040 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7EB8 //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x017F //RX_TDDRC_DRC_GAIN +195 0x0014 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4444 //RX_FDEQ_GAIN_6 +203 0x4040 //RX_FDEQ_GAIN_7 +204 0x4040 //RX_FDEQ_GAIN_8 +205 0x4040 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7EB8 //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x017F //RX_TDDRC_DRC_GAIN +195 0x0014 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4444 //RX_FDEQ_GAIN_6 +203 0x4040 //RX_FDEQ_GAIN_7 +204 0x4040 //RX_FDEQ_GAIN_8 +205 0x4040 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7EB8 //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x017F //RX_TDDRC_DRC_GAIN +195 0x0014 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4444 //RX_FDEQ_GAIN_6 +203 0x4040 //RX_FDEQ_GAIN_7 +204 0x4040 //RX_FDEQ_GAIN_8 +205 0x4040 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7EB8 //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x017F //RX_TDDRC_DRC_GAIN +195 0x0014 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4444 //RX_FDEQ_GAIN_6 +203 0x4040 //RX_FDEQ_GAIN_7 +204 0x4040 //RX_FDEQ_GAIN_8 +205 0x4040 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 + +#CASE_NAME BLUETOOTH-BT_HAC-VOICE_GENERIC-WB +#PARAM_MODE FULL +#PARAM_TYPE TX+2RX +#TOTAL_CUSTOM_STEP 7+7 +#TX +0 0x0001 //TX_OPERATION_MODE_0 +1 0x0001 //TX_OPERATION_MODE_1 +2 0x0073 //TX_PATCH_REG +3 0x6F7D //TX_SENDFUNC_MODE_0 +4 0x0000 //TX_SENDFUNC_MODE_1 +5 0x0003 //TX_NUM_MIC +6 0x0001 //TX_SAMPLINGFREQ_SIG +7 0x0001 //TX_SAMPLINGFREQ_PROC +8 0x000A //TX_FRAME_SZ_SIG +9 0x000A //TX_FRAME_SZ +10 0x0000 //TX_DELAY_OPT +11 0x0028 //TX_MAX_TAIL_LENGTH +12 0x0001 //TX_NUM_LOUTCHN +13 0x0001 //TX_MAXNUM_AECREF +14 0x0000 //TX_DBG_FUNC_REG +15 0x0000 //TX_DBG_FUNC_REG1 +16 0x0000 //TX_SYS_RESRV_0 +17 0x0000 //TX_SYS_RESRV_1 +18 0x0000 //TX_SYS_RESRV_2 +19 0x0000 //TX_SYS_RESRV_3 +20 0x0000 //TX_DIST2REF0 +21 0x00A3 //TX_DIST2REF1 +22 0x001B //TX_DIST2REF_02 +23 0x0000 //TX_DIST2REF_03 +24 0x0000 //TX_DIST2REF_04 +25 0x0000 //TX_DIST2REF_05 +26 0x0000 //TX_MMIC +27 0x1000 //TX_PGA_0 +28 0x1000 //TX_PGA_1 +29 0x1000 //TX_PGA_2 +30 0x0000 //TX_PGA_3 +31 0x0000 //TX_PGA_4 +32 0x0000 //TX_PGA_5 +33 0x0001 //TX_MIC_PAIRS +34 0x0000 //TX_MIC_PAIRS_HS +35 0x0002 //TX_MICS_FOR_BF +36 0x0000 //TX_MIC_PAIRS_FORL1 +37 0x0002 //TX_MICS_OF_PAIR0 +38 0x0002 //TX_MICS_OF_PAIR1 +39 0x0002 //TX_MICS_OF_PAIR2 +40 0x0002 //TX_MICS_OF_PAIR3 +41 0x0000 //TX_MIC_DATA_SRC0 +42 0x0002 //TX_MIC_DATA_SRC1 +43 0x0001 //TX_MIC_DATA_SRC2 +44 0x0000 //TX_MIC_DATA_SRC3 +45 0x0000 //TX_MIC_PAIR_CH_04 +46 0x0000 //TX_MIC_PAIR_CH_05 +47 0x0000 //TX_MIC_PAIR_CH_10 +48 0x0000 //TX_MIC_PAIR_CH_11 +49 0x0000 //TX_MIC_PAIR_CH_12 +50 0x0000 //TX_MIC_PAIR_CH_13 +51 0x0000 //TX_MIC_PAIR_CH_14 +52 0x05DC //TX_HD_BIN_MASK +53 0x0010 //TX_HD_SUBAND_MASK +54 0x19A1 //TX_HD_FRAME_AVG_MASK +55 0x0320 //TX_HD_MIN_FRQ +56 0x1000 //TX_HD_ALPHA_PSD +57 0x1100 //TX_T_PHPR1 +58 0x0000 //TX_T_PHPR2 +59 0x0000 //TX_T_PTPR +60 0x0000 //TX_T_PNPR +61 0x0000 //TX_T_PAPR1 +62 0xEE6C //TX_T_PSDVAT +63 0x0800 //TX_CNT +64 0x4000 //TX_ANTI_HOWL_GAIN +65 0x0001 //TX_MICFORBFMARK_0 +66 0x0001 //TX_MICFORBFMARK_1 +67 0x0001 //TX_MICFORBFMARK_2 +68 0x0001 //TX_MICFORBFMARK_3 +69 0x0001 //TX_MICFORBFMARK_4 +70 0x0001 //TX_MICFORBFMARK_5 +71 0x0000 //TX_DIST2REF_10 +72 0x3A66 //TX_DIST2REF_11 +73 0x053D //TX_DIST2REF2 +74 0x0000 //TX_DIST2REF_13 +75 0x0000 //TX_DIST2REF_14 +76 0x0000 //TX_DIST2REF_15 +77 0x0000 //TX_DIST2REF_20 +78 0x0000 //TX_DIST2REF_21 +79 0x0000 //TX_DIST2REF_22 +80 0x0000 //TX_DIST2REF_23 +81 0x0000 //TX_DIST2REF_24 +82 0x0000 //TX_DIST2REF_25 +83 0x0000 //TX_DIST2REF_30 +84 0x0000 //TX_DIST2REF_31 +85 0x0000 //TX_DIST2REF_32 +86 0x0000 //TX_DIST2REF_33 +87 0x0000 //TX_DIST2REF_34 +88 0x0000 //TX_DIST2REF_35 +89 0x0000 //TX_MIC_LOC_00 +90 0x0000 //TX_MIC_LOC_01 +91 0x0000 //TX_MIC_LOC_02 +92 0x0000 //TX_MIC_LOC_03 +93 0x0000 //TX_MIC_LOC_04 +94 0x0000 //TX_MIC_LOC_05 +95 0x0000 //TX_MIC_LOC_10 +96 0x0000 //TX_MIC_LOC_11 +97 0x0000 //TX_MIC_LOC_12 +98 0x0000 //TX_MIC_LOC_13 +99 0x0000 //TX_MIC_LOC_14 +100 0x0000 //TX_MIC_LOC_15 +101 0x0000 //TX_MIC_LOC_20 +102 0x0000 //TX_MIC_LOC_21 +103 0x0000 //TX_MIC_LOC_22 +104 0x0000 //TX_MIC_LOC_23 +105 0x0000 //TX_MIC_LOC_24 +106 0x0000 //TX_MIC_LOC_25 +107 0x0800 //TX_MIC_REFBLK_VOLUME +108 0x0C00 //TX_MIC_BLOCK_VOLUME +109 0x0000 //TX_INVERSE_MASK +110 0x0000 //TX_ADCS_MASK +111 0x04D0 //TX_ADCS_GAIN +112 0x4000 //TX_NFC_GAINFAC +113 0x0000 //TX_MAINMIC_BLKFACTOR +114 0x0000 //TX_REFMIC_BLKFACTOR +115 0x0000 //TX_BLMIC_BLKFACTOR +116 0x0000 //TX_BRMIC_BLKFACTOR +117 0x0031 //TX_MICBLK_START_BIN +118 0x0060 //TX_MICBLK_END_BIN +119 0x0015 //TX_MICBLK_FE_HOLD +120 0xFFF2 //TX_MICBLK_MR_EXP_TH +121 0xFFF2 //TX_MICBLK_LR_EXP_TH +122 0x0000 //TX_FENE_HOLD +123 0x4000 //TX_FE_ENER_TH_MTS +124 0x0004 //TX_FE_ENER_TH_EXP +125 0x6000 //TX_C_POST_FLT_MIC_MAINBLK +126 0x6000 //TX_C_POST_FLT_MIC_REFBLK +127 0x0010 //TX_MIC_BLOCK_N +128 0x7B02 //TX_A_HP +129 0x4000 //TX_B_PE +130 0x5000 //TX_THR_PITCH_DET_0 +131 0x4800 //TX_THR_PITCH_DET_1 +132 0x4000 //TX_THR_PITCH_DET_2 +133 0x0008 //TX_PITCH_BFR_LEN +134 0x0003 //TX_SBD_PITCH_DET +135 0x0050 //TX_TD_AEC_L +136 0x4000 //TX_MU0_UNP_TD_AEC +137 0x1000 //TX_MU0_PTD_TD_AEC +138 0x0000 //TX_PP_RESRV_0 +139 0x2A94 //TX_PP_RESRV_1 +140 0x55F0 //TX_PP_RESRV_2 +141 0x0000 //TX_PP_RESRV_3 +142 0x0000 //TX_PP_RESRV_4 +143 0x0000 //TX_PP_RESRV_5 +144 0x0000 //TX_PP_RESRV_6 +145 0x0000 //TX_PP_RESRV_7 +146 0x0028 //TX_TAIL_LENGTH +147 0x0300 //TX_AEC_REF_GAIN_0 +148 0x0800 //TX_AEC_REF_GAIN_1 +149 0x0800 //TX_AEC_REF_GAIN_2 +150 0x6800 //TX_EAD_THR +151 0x1000 //TX_THR_RE_EST +152 0x1F80 //TX_MIN_EQ_RE_EST_0 +153 0x0100 //TX_MIN_EQ_RE_EST_1 +154 0x0200 //TX_MIN_EQ_RE_EST_2 +155 0x0200 //TX_MIN_EQ_RE_EST_3 +156 0x0200 //TX_MIN_EQ_RE_EST_4 +157 0x0200 //TX_MIN_EQ_RE_EST_5 +158 0x0200 //TX_MIN_EQ_RE_EST_6 +159 0x1000 //TX_MIN_EQ_RE_EST_7 +160 0x1000 //TX_MIN_EQ_RE_EST_8 +161 0x1000 //TX_MIN_EQ_RE_EST_9 +162 0x1000 //TX_MIN_EQ_RE_EST_10 +163 0x1000 //TX_MIN_EQ_RE_EST_11 +164 0x1000 //TX_MIN_EQ_RE_EST_12 +165 0x4000 //TX_LAMBDA_RE_EST +166 0x4000 //TX_LAMBDA_CB_NLE +167 0x7FFF //TX_C_POST_FLT +168 0x5000 //TX_GAIN_NP +169 0x02A0 //TX_SE_HOLD_N +170 0x00C8 //TX_DT_HOLD_N +171 0x06B0 //TX_DT2_HOLD_N +172 0x6666 //TX_AEC_RESRV_0 +173 0x0000 //TX_AEC_RESRV_1 +174 0x0014 //TX_AEC_RESRV_2 +175 0x0000 //TX_MIC_DELAY_LENGTH +176 0x0000 //TX_REF_DELAY_LENGTH +177 0x0000 //TX_ADD_LINEIN_GAINL +178 0x0000 //TX_ADD_LINEIN_GAINH +179 0x0000 //TX_MIN_EQ_RE_EST_14 +180 0x0000 //TX_DTD_THR1_8 +181 0x7FFF //TX_DTD_THR2_8 +182 0x0000 //TX_DTD_MIC_BLK2 +183 0x0008 //TX_FRQ_LIN_LEN +184 0x7FFF //TX_FRQ_AEC_LEN_RHO +185 0x6000 //TX_MU0_UNP_FRQ_AEC +186 0x4000 //TX_MU0_PTD_FRQ_AEC +187 0x000A //TX_MINENOISETH +188 0x0800 //TX_MU0_RE_EST +189 0x0001 //TX_AEC_NUM_CH +190 0x0000 //TX_BIGECHOATTENUATION_MAX +191 0x2000 //TX_A_POST_FLT_MICBLK +192 0x0000 //TX_BLKENERTH +193 0x0000 //TX_BLKENERHIGHTH +194 0x0000 //TX_NORMENERTH +195 0x0000 //TX_NORMENERHIGHTH +196 0x0000 //TX_NORMENERHIGHTHL +197 0x765C //TX_DTD_THR1_0 +198 0x765C //TX_DTD_THR1_1 +199 0x765C //TX_DTD_THR1_2 +200 0x7FF0 //TX_DTD_THR1_3 +201 0x7FF0 //TX_DTD_THR1_4 +202 0x7FF0 //TX_DTD_THR1_5 +203 0x7FF0 //TX_DTD_THR1_6 +204 0x5000 //TX_DTD_THR2_0 +205 0x5000 //TX_DTD_THR2_1 +206 0x5000 //TX_DTD_THR2_2 +207 0x5000 //TX_DTD_THR2_3 +208 0x5000 //TX_DTD_THR2_4 +209 0x5000 //TX_DTD_THR2_5 +210 0x5000 //TX_DTD_THR2_6 +211 0x7FFF //TX_DTD_THR3 +212 0x0000 //TX_SPK_CUT_K +213 0x07D0 //TX_DT_CUT_K +214 0x0100 //TX_DT_CUT_THR +215 0x04EB //TX_COMFORT_G +216 0x01F4 //TX_POWER_YOUT_TH +217 0x4000 //TX_FDPFGAINECHO +218 0x0000 //TX_DTD_HD_THR +219 0x0000 //TX_SPK_CUT_K_S +220 0x0000 //TX_DTD_MIC_BLK +221 0x023E //TX_ADPT_STRICT_L +222 0x023E //TX_ADPT_STRICT_H +223 0x0001 //TX_RATIO_DT_L_TH_LOW +224 0x3A98 //TX_RATIO_DT_H_TH_LOW +225 0x0154 //TX_RATIO_DT_L_TH_HIGH +226 0x4588 //TX_RATIO_DT_H_TH_HIGH +227 0x0001 //TX_RATIO_DT_L0_TH +228 0x7FFF //TX_B_POST_FILT_ECHO_L +229 0x7FFF //TX_B_POST_FILT_ECHO_H +230 0x0200 //TX_MIN_G_CTRL_ECHO +231 0x1000 //TX_B_LESSCUT_RTO_ECHO +232 0x0000 //TX_EPD_OFFSET_00 +233 0x0000 //TX_EPD_OFFST_01 +234 0x0258 //TX_RATIO_DT_L0_TH_HIGH +235 0x7FFF //TX_RATIO_DT_H_TH_CUT +236 0x7FFF //TX_MIN_EQ_RE_EST_13 +237 0x0000 //TX_DTD_THR1_7 +238 0x0000 //TX_DTD_THR2_7 +239 0x0800 //TX_DT_RESRV_7 +240 0x0800 //TX_DT_RESRV_8 +241 0x0000 //TX_DT_RESRV_9 +242 0xF800 //TX_THR_SN_EST_0 +243 0xFA00 //TX_THR_SN_EST_1 +244 0xFA00 //TX_THR_SN_EST_2 +245 0xFB00 //TX_THR_SN_EST_3 +246 0xFA00 //TX_THR_SN_EST_4 +247 0xFA00 //TX_THR_SN_EST_5 +248 0xF800 //TX_THR_SN_EST_6 +249 0xF800 //TX_THR_SN_EST_7 +250 0x0100 //TX_DELTA_THR_SN_EST_0 +251 0x0100 //TX_DELTA_THR_SN_EST_1 +252 0x0200 //TX_DELTA_THR_SN_EST_2 +253 0x0100 //TX_DELTA_THR_SN_EST_3 +254 0x0100 //TX_DELTA_THR_SN_EST_4 +255 0x0200 //TX_DELTA_THR_SN_EST_5 +256 0x0200 //TX_DELTA_THR_SN_EST_6 +257 0x0200 //TX_DELTA_THR_SN_EST_7 +258 0x4000 //TX_LAMBDA_NN_EST_0 +259 0x4000 //TX_LAMBDA_NN_EST_1 +260 0x4000 //TX_LAMBDA_NN_EST_2 +261 0x4000 //TX_LAMBDA_NN_EST_3 +262 0x4000 //TX_LAMBDA_NN_EST_4 +263 0x4000 //TX_LAMBDA_NN_EST_5 +264 0x4000 //TX_LAMBDA_NN_EST_6 +265 0x4000 //TX_LAMBDA_NN_EST_7 +266 0x0400 //TX_N_SN_EST +267 0x001E //TX_INBEAM_T +268 0x0041 //TX_INBEAMHOLDT +269 0x2000 //TX_G_STRICT +270 0x2000 //TX_EQ_THR_BF +271 0x799A //TX_LAMBDA_EQ_BF +272 0x1000 //TX_NE_RTO_TH +273 0x0400 //TX_NE_RTO_TH_L +274 0x0800 //TX_MAINREFRTOH_TH_H +275 0x0800 //TX_MAINREFRTOH_TH_L +276 0x0800 //TX_MAINREFRTO_TH_H +277 0x0800 //TX_MAINREFRTO_TH_L +278 0x0200 //TX_MAINREFRTO_TH_EQ +279 0x2000 //TX_B_POST_FLT_0 +280 0x1000 //TX_B_POST_FLT_1 +281 0x0010 //TX_NS_LVL_CTRL_0 +282 0x0014 //TX_NS_LVL_CTRL_1 +283 0x0018 //TX_NS_LVL_CTRL_2 +284 0x0016 //TX_NS_LVL_CTRL_3 +285 0x0014 //TX_NS_LVL_CTRL_4 +286 0x0011 //TX_NS_LVL_CTRL_5 +287 0x0014 //TX_NS_LVL_CTRL_6 +288 0x0011 //TX_NS_LVL_CTRL_7 +289 0x000F //TX_MIN_GAIN_S_0 +290 0x0010 //TX_MIN_GAIN_S_1 +291 0x0010 //TX_MIN_GAIN_S_2 +292 0x0010 //TX_MIN_GAIN_S_3 +293 0x0010 //TX_MIN_GAIN_S_4 +294 0x0010 //TX_MIN_GAIN_S_5 +295 0x0010 //TX_MIN_GAIN_S_6 +296 0x000F //TX_MIN_GAIN_S_7 +297 0x6000 //TX_NMOS_SUP +298 0x0000 //TX_NS_MAX_PRI_SNR_TH +299 0x0000 //TX_NMOS_SUP_MENSA +300 0x7FFF //TX_SNRI_SUP_0 +301 0x4000 //TX_SNRI_SUP_1 +302 0x4000 //TX_SNRI_SUP_2 +303 0x4000 //TX_SNRI_SUP_3 +304 0x4000 //TX_SNRI_SUP_4 +305 0x50C0 //TX_SNRI_SUP_5 +306 0x4000 //TX_SNRI_SUP_6 +307 0x7FFF //TX_SNRI_SUP_7 +308 0x7FFF //TX_THR_LFNS +309 0x0018 //TX_G_LFNS +310 0x09C4 //TX_GAIN0_NTH +311 0x000A //TX_MUSIC_MORENS +312 0x7FFF //TX_A_POST_FILT_0 +313 0x2000 //TX_A_POST_FILT_1 +314 0x5000 //TX_A_POST_FILT_S_0 +315 0x4C00 //TX_A_POST_FILT_S_1 +316 0x4000 //TX_A_POST_FILT_S_2 +317 0x6000 //TX_A_POST_FILT_S_3 +318 0x4000 //TX_A_POST_FILT_S_4 +319 0x5000 //TX_A_POST_FILT_S_5 +320 0x6000 //TX_A_POST_FILT_S_6 +321 0x7000 //TX_A_POST_FILT_S_7 +322 0x2000 //TX_B_POST_FILT_0 +323 0x2000 //TX_B_POST_FILT_1 +324 0x2000 //TX_B_POST_FILT_2 +325 0x4000 //TX_B_POST_FILT_3 +326 0x4000 //TX_B_POST_FILT_4 +327 0x1000 //TX_B_POST_FILT_5 +328 0x1000 //TX_B_POST_FILT_6 +329 0x2000 //TX_B_POST_FILT_7 +330 0x4000 //TX_B_LESSCUT_RTO_S_0 +331 0x7FFF //TX_B_LESSCUT_RTO_S_1 +332 0x7FFF //TX_B_LESSCUT_RTO_S_2 +333 0x7FFF //TX_B_LESSCUT_RTO_S_3 +334 0x7FFF //TX_B_LESSCUT_RTO_S_4 +335 0x6000 //TX_B_LESSCUT_RTO_S_5 +336 0x7FFF //TX_B_LESSCUT_RTO_S_6 +337 0x7FFF //TX_B_LESSCUT_RTO_S_7 +338 0x7C00 //TX_LAMBDA_PFILT +339 0x7C00 //TX_LAMBDA_PFILT_S_0 +340 0x7C00 //TX_LAMBDA_PFILT_S_1 +341 0x7A00 //TX_LAMBDA_PFILT_S_2 +342 0x7C00 //TX_LAMBDA_PFILT_S_3 +343 0x7C00 //TX_LAMBDA_PFILT_S_4 +344 0x7C00 //TX_LAMBDA_PFILT_S_5 +345 0x7C00 //TX_LAMBDA_PFILT_S_6 +346 0x7C00 //TX_LAMBDA_PFILT_S_7 +347 0x0200 //TX_K_PEPPER +348 0x0800 //TX_A_PEPPER +349 0x1EAA //TX_K_PEPPER_HF +350 0x0600 //TX_A_PEPPER_HF +351 0x0001 //TX_HMNC_BST_FLG +352 0x0200 //TX_HMNC_BST_THR +353 0x0800 //TX_DT_BINVAD_TH_0 +354 0x0800 //TX_DT_BINVAD_TH_1 +355 0x0200 //TX_DT_BINVAD_TH_2 +356 0x0800 //TX_DT_BINVAD_TH_3 +357 0x1D4C //TX_DT_BINVAD_ENDF +358 0x4000 //TX_C_POST_FLT_DT +359 0x0CCD //TX_NS_B_POST_FLT_LESSCUT +360 0x0180 //TX_DT_BOOST +361 0x0000 //TX_BF_SGRAD_FLG +362 0x0005 //TX_BF_DVG_TH +363 0x001E //TX_SN_C_F +364 0x0000 //TX_K_APT +365 0x0001 //TX_NOISEDET +366 0x0064 //TX_NDETCT +367 0x0032 //TX_NOISE_TH_0 +368 0x7FFF //TX_NOISE_TH_0_2 +369 0x7FFF //TX_NOISE_TH_0_3 +370 0x017E //TX_NOISE_TH_1 +371 0x0230 //TX_NOISE_TH_2 +372 0x3492 //TX_NOISE_TH_3 +373 0x4E20 //TX_NOISE_TH_4 +374 0x55B8 //TX_NOISE_TH_5 +375 0x49E6 //TX_NOISE_TH_5_2 +376 0x0001 //TX_NOISE_TH_5_3 +377 0x7FFF //TX_NOISE_TH_5_4 +378 0x0F0A //TX_NOISE_TH_6 +379 0x0033 //TX_MINENOISE_TH +380 0xD508 //TX_MORENS_TFMASK_TH +381 0x0001 //TX_DRC_QUIET_FLOOR +382 0x7999 //TX_RATIODTL_CUT_TH +383 0x0119 //TX_DT_CUT_K1 +384 0x0666 //TX_OUT_ENER_S_TH_CLEAN +385 0x0666 //TX_OUT_ENER_S_TH_LESSCLEAN +386 0x0333 //TX_OUT_ENER_S_TH_NOISY +387 0x019A //TX_OUT_ENER_TH_NOISE +388 0x0333 //TX_OUT_ENER_TH_SPEECH +389 0x2000 //TX_SN_NPB_GAIN +390 0x0000 //TX_NN_NPB_GAIN +391 0x7FFF //TX_POST_MASK_SUP_HSNE +392 0x7FFF //TX_TAIL_DET_TH +393 0x4000 //TX_B_LESSCUT_RTO_WTA +394 0x0000 //TX_MEL_G_R +395 0x0080 //TX_SUPHIGH_TH +396 0x0000 //TX_MASK_G_R +397 0x0002 //TX_EXTRA_NS_L +398 0x1800 //TX_C_POST_FLT_MASK +399 0x4000 //TX_A_POST_FLT_WNS +400 0x0148 //TX_MIN_G_LOW300HZ +401 0x0005 //TX_MAXLEVEL_CNG +402 0x00B4 //TX_STN_NOISE_TH +403 0x4000 //TX_POST_MASK_SUP +404 0x7FFF //TX_POST_MASK_ADJUST +405 0x00C8 //TX_NS_ENOISE_MIC0_TH +406 0x0033 //TX_MINENOISE_MIC0_TH +407 0x012C //TX_MINENOISE_MIC0_S_TH +408 0x7FFF //TX_MIN_G_CTRL_SSNS +409 0x0000 //TX_METAL_RTO_THR +410 0x4848 //TX_NS_FP_K_METAL +411 0x3A98 //TX_NOISEDET_BOOST_TH +412 0x0FA0 //TX_NSMOOTH_TH +413 0x0000 //TX_NS_RESRV_8 +414 0x1800 //TX_RHO_UPB +415 0x0BB8 //TX_N_HOLD_HS +416 0x0050 //TX_N_RHO_BFR0 +417 0x7FFF //TX_LAMBDA_ARSP_EST +418 0x0100 //TX_EXTRA_GAIN_MICBLOCK +419 0x0CCD //TX_THR_STD_NSR +420 0x019A //TX_THR_STD_PLH +421 0x2AF8 //TX_N_HOLD_STD +422 0x0066 //TX_THR_STD_RHO +423 0x2000 //TX_BF_RESET_THR_HS +424 0x09C4 //TX_SB_RTO_MEAN_TH +425 0x0000 //TX_SB_RHO_MEAN_TH_NTALK +426 0x3800 //TX_SB_RTO_MEAN_TH_ABN +427 0x2EE0 //TX_SB_RTO_MEAN_TH_RUB +428 0x0000 //TX_WTA_EN_RTO_TH +429 0x0000 //TX_TOP_ENER_TH_F +430 0x0000 //TX_DESIRED_TALK_HOLDT +431 0x0800 //TX_MIC_BLOCK_FACTOR +432 0x0000 //TX_NSEST_BFRLRNRDC +433 0x0000 //TX_THR_POST_FLT_HS +434 0x0010 //TX_HS_VAD_BIN +435 0x2666 //TX_THR_VAD_HS +436 0x2CCD //TX_MEAN_RTO_MIN_TH2 +437 0x0032 //TX_SILENCE_T +438 0x0000 //TX_A_POST_FLT_WTA +439 0x799A //TX_LAMBDA_PFLT_WTA +440 0x0000 //TX_SB_RHO_MEAN2_TH +441 0x0190 //TX_SB_RHO_MEAN3_TH +442 0x0000 //TX_HS_RESRV_4 +443 0x0000 //TX_HS_RESRV_5 +444 0x003C //TX_DOA_VAD_THR_1 +445 0x0000 //TX_DOA_VAD_THR_2 +446 0x0028 //TX_DOA_VAD_THR1_0 +447 0x0028 //TX_DOA_VAD_THR1_1 +448 0x0000 //TX_SRC_DOA_RNG_LOW_0A +449 0x00B4 //TX_SRC_DOA_RNG_HIGH_0A +450 0x005A //TX_DFLT_SRC_DOA_0A +451 0x0000 //TX_SRC_DOA_RNG_LOW_0B +452 0x0000 //TX_SRC_DOA_RNG_HIGH_0B +453 0x0000 //TX_DFLT_SRC_DOA_0B +454 0x0000 //TX_SRC_DOA_RNG_LOW_0C +455 0x0000 //TX_SRC_DOA_RNG_HIGH_0C +456 0x0000 //TX_DFLT_SRC_DOA_0C +457 0x0000 //TX_SRC_DOA_RNG_LOW_0D +458 0x0000 //TX_SRC_DOA_RNG_HIGH_0D +459 0x0000 //TX_DFLT_SRC_DOA_0D +460 0x0000 //TX_SRC_DOA_RNG_LOW_1A +461 0x00B4 //TX_SRC_DOA_RNG_HIGH_1A +462 0x005A //TX_DFLT_SRC_DOA_1A +463 0x0000 //TX_SRC_DOA_RNG_LOW_1B +464 0x00B4 //TX_SRC_DOA_RNG_HIGH_1B +465 0x005A //TX_DFLT_SRC_DOA_1B +466 0x0000 //TX_SRC_DOA_RNG_LOW_1C +467 0x00B4 //TX_SRC_DOA_RNG_HIGH_1C +468 0x005A //TX_DFLT_SRC_DOA_1C +469 0x0000 //TX_SRC_DOA_RNG_LOW_1D +470 0x00B4 //TX_SRC_DOA_RNG_HIGH_1D +471 0x005A //TX_DFLT_SRC_DOA_1D +472 0x0100 //TX_BF_HOLDOFF_T +473 0x7FFF //TX_DOA_COST_FACTOR +474 0x4000 //TX_MAINTOREFR_TH0 +475 0x071C //TX_DOA_TRK_THR +476 0x012C //TX_DOA_TRACK_HT +477 0x0200 //TX_N1_HOLD_HF +478 0x0100 //TX_N2_HOLD_HF +479 0x3000 //TX_BF_RESET_THR_HF +480 0x7333 //TX_DOA_SMOOTH +481 0x0800 //TX_MU_BF +482 0x0800 //TX_BF_MU_LF_B2 +483 0x0040 //TX_BF_FC_END_BIN_B2 +484 0x0020 //TX_BF_FC_END_BIN +485 0x0000 //TX_HF_RESRV_25 +486 0x0000 //TX_HF_RESRV_26 +487 0x0007 //TX_N_DOA_SEED +488 0x0001 //TX_FINE_DOA_SEARCH_FLG +489 0x0000 //TX_HF_RESRV_27 +490 0x038E //TX_DLT_SRC_DOA_RNG +491 0x0200 //TX_BF_MU_LF +492 0x0000 //TX_DFLT_SRC_LOC_0 +493 0x7FFF //TX_DFLT_SRC_LOC_1 +494 0x0000 //TX_DFLT_SRC_LOC_2 +495 0x038E //TX_DOA_TRACK_VADTH +496 0x0000 //TX_DOA_TRACK_NEW +497 0x01E0 //TX_NOR_OFF_THR +498 0x7C00 //TX_MORE_ON_700HZ_THR +499 0x0000 //TX_MU_BF_ADPT_NS +500 0x0000 //TX_ADAPT_LEN +501 0x6666 //TX_MORE_SNS +502 0x0000 //TX_NOR_OFF_TH1 +503 0x0000 //TX_WIDE_MASK_TH +504 0xD333 //TX_SUBSNRATIOHIGH4MEANBCK_THR +505 0x4000 //TX_C_POST_FLT_CUT +506 0x2000 //TX_RADIODTLV +507 0x0320 //TX_POWER_LINEIN_TH +508 0x0014 //TX_FE_VADCOUNT_TH_FC +509 0x000A //TX_ECHO_SUPP_FC +510 0x0C80 //TX_ECHO_TH +511 0x6666 //TX_MIC_TO_BFGAIN +512 0x0000 //TX_MICTOBFGAIN0 +513 0x0000 //TX_FASTMUE_TH +514 0x3000 //TX_DEREVERB_LF_MU +515 0x34CD //TX_DEREVERB_HF_MU +516 0x0007 //TX_DEREVERB_DELAY +517 0x0004 //TX_DEREVERB_COEF_LEN +518 0x0003 //TX_DEREVERB_DNR +519 0x0000 //TX_DEREVERB_ALPHA +520 0x0000 //TX_DEREVERB_BETA +521 0x3A98 //TX_GSC_RTOL_TH +522 0x3A98 //TX_GSC_RTOH_TH +523 0x7E2C //TX_WIDE2_MEANHTH +524 0x0000 //TX_DR_RESRV_5 +525 0x0000 //TX_DR_RESRV_6 +526 0x0000 //TX_DR_RESRV_7 +527 0x0000 //TX_DR_RESRV_8 +528 0x1333 //TX_WIND_MARK_TH +529 0x399A //TX_CORR_THR +530 0x0004 //TX_SNR_THR +531 0x0010 //TX_ENGY_THR +532 0x1770 //TX_CORR_HIGH_TH +533 0x6000 //TX_ENGY_THR_2 +534 0x3400 //TX_MEAN_RTO_THR +535 0x0028 //TX_WNS_ENOISE_MIC0_TH +536 0x3000 //TX_RATIOMICL_TH +537 0x64CD //TX_CALIG_HS +538 0x0000 //TX_LVL_CTRL +539 0x0014 //TX_WIND_SUPRTO +540 0x000A //TX_WNS_MIN_G +541 0x0000 //TX_WNS_B_POST_FLT +542 0x2800 //TX_RATIOMICH_TH +543 0xD120 //TX_WIND_INBEAM_L_TH +544 0x0FA0 //TX_WIND_INBEAM_H_TH +545 0x2000 //TX_WNS_RESRV_0 +546 0x59D8 //TX_WNS_RESRV_1 +547 0x0000 //TX_WNS_RESRV_2 +548 0x0000 //TX_WNS_RESRV_3 +549 0x0000 //TX_WNS_RESRV_4 +550 0x0000 //TX_WNS_RESRV_5 +551 0x0000 //TX_WNS_RESRV_6 +552 0x0000 //TX_BVE_NOISE_FLOOR_0 +553 0x0070 //TX_BVE_NOISE_FLOOR_1 +554 0x0070 //TX_BVE_NOISE_FLOOR_2 +555 0x0010 //TX_BVE_NOISE_FLOOR_3 +556 0x0070 //TX_BVE_NOISE_FLOOR_4 +557 0x00B0 //TX_BVE_NOISE_FLOOR_5 +558 0x0E66 //TX_BVE_NOISE_FLOOR_6 +559 0x0050 //TX_BVE_NOISE_FLOOR_7 +560 0x770A //TX_BVE_NOISE_FLOOR_8 +561 0x0000 //TX_BVE_NOISE_FLOOR_9 +562 0x0000 //TX_BVE_IN_N +563 0x0000 //TX_BVE_OUT_N +564 0x0000 //TX_BVE_MICALPHA_DOWN +565 0x0000 //TX_PB_RESRV_1 +566 0x001C //TX_FDEQ_SUBNUM +567 0x5448 //TX_FDEQ_GAIN_0 +568 0x4847 //TX_FDEQ_GAIN_1 +569 0x4C4E //TX_FDEQ_GAIN_2 +570 0x4E49 //TX_FDEQ_GAIN_3 +571 0x4440 //TX_FDEQ_GAIN_4 +572 0x484E //TX_FDEQ_GAIN_5 +573 0x4F53 //TX_FDEQ_GAIN_6 +574 0x544C //TX_FDEQ_GAIN_7 +575 0x4547 //TX_FDEQ_GAIN_8 +576 0x4542 //TX_FDEQ_GAIN_9 +577 0x383A //TX_FDEQ_GAIN_10 +578 0x3C40 //TX_FDEQ_GAIN_11 +579 0x4848 //TX_FDEQ_GAIN_12 +580 0x4848 //TX_FDEQ_GAIN_13 +581 0x4848 //TX_FDEQ_GAIN_14 +582 0x4848 //TX_FDEQ_GAIN_15 +583 0x4848 //TX_FDEQ_GAIN_16 +584 0x4848 //TX_FDEQ_GAIN_17 +585 0x4848 //TX_FDEQ_GAIN_18 +586 0x4848 //TX_FDEQ_GAIN_19 +587 0x4848 //TX_FDEQ_GAIN_20 +588 0x4848 //TX_FDEQ_GAIN_21 +589 0x4848 //TX_FDEQ_GAIN_22 +590 0x4848 //TX_FDEQ_GAIN_23 +591 0x0202 //TX_FDEQ_BIN_0 +592 0x0203 //TX_FDEQ_BIN_1 +593 0x0303 //TX_FDEQ_BIN_2 +594 0x0304 //TX_FDEQ_BIN_3 +595 0x0405 //TX_FDEQ_BIN_4 +596 0x0506 //TX_FDEQ_BIN_5 +597 0x0708 //TX_FDEQ_BIN_6 +598 0x090A //TX_FDEQ_BIN_7 +599 0x0B0C //TX_FDEQ_BIN_8 +600 0x0D0E //TX_FDEQ_BIN_9 +601 0x0E0F //TX_FDEQ_BIN_10 +602 0x0F10 //TX_FDEQ_BIN_11 +603 0x1011 //TX_FDEQ_BIN_12 +604 0x1104 //TX_FDEQ_BIN_13 +605 0x0000 //TX_FDEQ_BIN_14 +606 0x0000 //TX_FDEQ_BIN_15 +607 0x0000 //TX_FDEQ_BIN_16 +608 0x0000 //TX_FDEQ_BIN_17 +609 0x0000 //TX_FDEQ_BIN_18 +610 0x0000 //TX_FDEQ_BIN_19 +611 0x0000 //TX_FDEQ_BIN_20 +612 0x0000 //TX_FDEQ_BIN_21 +613 0x0000 //TX_FDEQ_BIN_22 +614 0x0000 //TX_FDEQ_BIN_23 +615 0x0000 //TX_FDEQ_PADDING +616 0x0020 //TX_PREEQ_SUBNUM_MIC0 +617 0x4848 //TX_PREEQ_GAIN_MIC0_0 +618 0x4848 //TX_PREEQ_GAIN_MIC0_1 +619 0x4848 //TX_PREEQ_GAIN_MIC0_2 +620 0x4848 //TX_PREEQ_GAIN_MIC0_3 +621 0x4848 //TX_PREEQ_GAIN_MIC0_4 +622 0x4848 //TX_PREEQ_GAIN_MIC0_5 +623 0x4848 //TX_PREEQ_GAIN_MIC0_6 +624 0x4848 //TX_PREEQ_GAIN_MIC0_7 +625 0x4848 //TX_PREEQ_GAIN_MIC0_8 +626 0x4848 //TX_PREEQ_GAIN_MIC0_9 +627 0x4848 //TX_PREEQ_GAIN_MIC0_10 +628 0x4848 //TX_PREEQ_GAIN_MIC0_11 +629 0x4848 //TX_PREEQ_GAIN_MIC0_12 +630 0x4848 //TX_PREEQ_GAIN_MIC0_13 +631 0x4848 //TX_PREEQ_GAIN_MIC0_14 +632 0x4848 //TX_PREEQ_GAIN_MIC0_15 +633 0x4848 //TX_PREEQ_GAIN_MIC0_16 +634 0x4848 //TX_PREEQ_GAIN_MIC0_17 +635 0x4848 //TX_PREEQ_GAIN_MIC0_18 +636 0x4848 //TX_PREEQ_GAIN_MIC0_19 +637 0x4848 //TX_PREEQ_GAIN_MIC0_20 +638 0x4848 //TX_PREEQ_GAIN_MIC0_21 +639 0x4848 //TX_PREEQ_GAIN_MIC0_22 +640 0x4848 //TX_PREEQ_GAIN_MIC0_23 +641 0x0202 //TX_PREEQ_BIN_MIC0_0 +642 0x0203 //TX_PREEQ_BIN_MIC0_1 +643 0x0303 //TX_PREEQ_BIN_MIC0_2 +644 0x0304 //TX_PREEQ_BIN_MIC0_3 +645 0x0405 //TX_PREEQ_BIN_MIC0_4 +646 0x0506 //TX_PREEQ_BIN_MIC0_5 +647 0x0708 //TX_PREEQ_BIN_MIC0_6 +648 0x090A //TX_PREEQ_BIN_MIC0_7 +649 0x0B0C //TX_PREEQ_BIN_MIC0_8 +650 0x0D0E //TX_PREEQ_BIN_MIC0_9 +651 0x0F10 //TX_PREEQ_BIN_MIC0_10 +652 0x1011 //TX_PREEQ_BIN_MIC0_11 +653 0x1104 //TX_PREEQ_BIN_MIC0_12 +654 0x101B //TX_PREEQ_BIN_MIC0_13 +655 0x0000 //TX_PREEQ_BIN_MIC0_14 +656 0x0000 //TX_PREEQ_BIN_MIC0_15 +657 0x0000 //TX_PREEQ_BIN_MIC0_16 +658 0x0000 //TX_PREEQ_BIN_MIC0_17 +659 0x0000 //TX_PREEQ_BIN_MIC0_18 +660 0x0000 //TX_PREEQ_BIN_MIC0_19 +661 0x0000 //TX_PREEQ_BIN_MIC0_20 +662 0x0000 //TX_PREEQ_BIN_MIC0_21 +663 0x0000 //TX_PREEQ_BIN_MIC0_22 +664 0x0000 //TX_PREEQ_BIN_MIC0_23 +665 0x0020 //TX_PREEQ_SUBNUM_MIC1 +666 0x4848 //TX_PREEQ_GAIN_MIC1_0 +667 0x4848 //TX_PREEQ_GAIN_MIC1_1 +668 0x4848 //TX_PREEQ_GAIN_MIC1_2 +669 0x4848 //TX_PREEQ_GAIN_MIC1_3 +670 0x4848 //TX_PREEQ_GAIN_MIC1_4 +671 0x4848 //TX_PREEQ_GAIN_MIC1_5 +672 0x494A //TX_PREEQ_GAIN_MIC1_6 +673 0x4B4E //TX_PREEQ_GAIN_MIC1_7 +674 0x4F50 //TX_PREEQ_GAIN_MIC1_8 +675 0x5254 //TX_PREEQ_GAIN_MIC1_9 +676 0x5659 //TX_PREEQ_GAIN_MIC1_10 +677 0x5C5E //TX_PREEQ_GAIN_MIC1_11 +678 0x6265 //TX_PREEQ_GAIN_MIC1_12 +679 0x6970 //TX_PREEQ_GAIN_MIC1_13 +680 0x4848 //TX_PREEQ_GAIN_MIC1_14 +681 0x4848 //TX_PREEQ_GAIN_MIC1_15 +682 0x4848 //TX_PREEQ_GAIN_MIC1_16 +683 0x4848 //TX_PREEQ_GAIN_MIC1_17 +684 0x4848 //TX_PREEQ_GAIN_MIC1_18 +685 0x4848 //TX_PREEQ_GAIN_MIC1_19 +686 0x4848 //TX_PREEQ_GAIN_MIC1_20 +687 0x4848 //TX_PREEQ_GAIN_MIC1_21 +688 0x4848 //TX_PREEQ_GAIN_MIC1_22 +689 0x4848 //TX_PREEQ_GAIN_MIC1_23 +690 0x0202 //TX_PREEQ_BIN_MIC1_0 +691 0x0203 //TX_PREEQ_BIN_MIC1_1 +692 0x0303 //TX_PREEQ_BIN_MIC1_2 +693 0x0304 //TX_PREEQ_BIN_MIC1_3 +694 0x0405 //TX_PREEQ_BIN_MIC1_4 +695 0x0506 //TX_PREEQ_BIN_MIC1_5 +696 0x0708 //TX_PREEQ_BIN_MIC1_6 +697 0x090A //TX_PREEQ_BIN_MIC1_7 +698 0x0B0C //TX_PREEQ_BIN_MIC1_8 +699 0x0D0E //TX_PREEQ_BIN_MIC1_9 +700 0x0F10 //TX_PREEQ_BIN_MIC1_10 +701 0x1011 //TX_PREEQ_BIN_MIC1_11 +702 0x1104 //TX_PREEQ_BIN_MIC1_12 +703 0x101B //TX_PREEQ_BIN_MIC1_13 +704 0x0000 //TX_PREEQ_BIN_MIC1_14 +705 0x0000 //TX_PREEQ_BIN_MIC1_15 +706 0x0000 //TX_PREEQ_BIN_MIC1_16 +707 0x0000 //TX_PREEQ_BIN_MIC1_17 +708 0x0000 //TX_PREEQ_BIN_MIC1_18 +709 0x0000 //TX_PREEQ_BIN_MIC1_19 +710 0x0000 //TX_PREEQ_BIN_MIC1_20 +711 0x0000 //TX_PREEQ_BIN_MIC1_21 +712 0x0000 //TX_PREEQ_BIN_MIC1_22 +713 0x0000 //TX_PREEQ_BIN_MIC1_23 +714 0x0020 //TX_PREEQ_SUBNUM_MIC2 +715 0x4848 //TX_PREEQ_GAIN_MIC2_0 +716 0x4848 //TX_PREEQ_GAIN_MIC2_1 +717 0x4848 //TX_PREEQ_GAIN_MIC2_2 +718 0x4848 //TX_PREEQ_GAIN_MIC2_3 +719 0x4848 //TX_PREEQ_GAIN_MIC2_4 +720 0x4848 //TX_PREEQ_GAIN_MIC2_5 +721 0x4848 //TX_PREEQ_GAIN_MIC2_6 +722 0x4848 //TX_PREEQ_GAIN_MIC2_7 +723 0x4848 //TX_PREEQ_GAIN_MIC2_8 +724 0x4848 //TX_PREEQ_GAIN_MIC2_9 +725 0x4848 //TX_PREEQ_GAIN_MIC2_10 +726 0x4848 //TX_PREEQ_GAIN_MIC2_11 +727 0x4848 //TX_PREEQ_GAIN_MIC2_12 +728 0x4848 //TX_PREEQ_GAIN_MIC2_13 +729 0x4746 //TX_PREEQ_GAIN_MIC2_14 +730 0x4544 //TX_PREEQ_GAIN_MIC2_15 +731 0x4848 //TX_PREEQ_GAIN_MIC2_16 +732 0x4848 //TX_PREEQ_GAIN_MIC2_17 +733 0x4848 //TX_PREEQ_GAIN_MIC2_18 +734 0x4848 //TX_PREEQ_GAIN_MIC2_19 +735 0x4848 //TX_PREEQ_GAIN_MIC2_20 +736 0x4848 //TX_PREEQ_GAIN_MIC2_21 +737 0x4848 //TX_PREEQ_GAIN_MIC2_22 +738 0x4848 //TX_PREEQ_GAIN_MIC2_23 +739 0x0608 //TX_PREEQ_BIN_MIC2_0 +740 0x0808 //TX_PREEQ_BIN_MIC2_1 +741 0x0808 //TX_PREEQ_BIN_MIC2_2 +742 0x0808 //TX_PREEQ_BIN_MIC2_3 +743 0x0808 //TX_PREEQ_BIN_MIC2_4 +744 0x0808 //TX_PREEQ_BIN_MIC2_5 +745 0x0808 //TX_PREEQ_BIN_MIC2_6 +746 0x0808 //TX_PREEQ_BIN_MIC2_7 +747 0x0808 //TX_PREEQ_BIN_MIC2_8 +748 0x0808 //TX_PREEQ_BIN_MIC2_9 +749 0x0808 //TX_PREEQ_BIN_MIC2_10 +750 0x0808 //TX_PREEQ_BIN_MIC2_11 +751 0x0808 //TX_PREEQ_BIN_MIC2_12 +752 0x0808 //TX_PREEQ_BIN_MIC2_13 +753 0x0808 //TX_PREEQ_BIN_MIC2_14 +754 0x020E //TX_PREEQ_BIN_MIC2_15 +755 0x0000 //TX_PREEQ_BIN_MIC2_16 +756 0x0000 //TX_PREEQ_BIN_MIC2_17 +757 0x0000 //TX_PREEQ_BIN_MIC2_18 +758 0x0000 //TX_PREEQ_BIN_MIC2_19 +759 0x0000 //TX_PREEQ_BIN_MIC2_20 +760 0x0000 //TX_PREEQ_BIN_MIC2_21 +761 0x0000 //TX_PREEQ_BIN_MIC2_22 +762 0x0000 //TX_PREEQ_BIN_MIC2_23 +763 0x0006 //TX_MASKING_ABILITY +764 0x0800 //TX_NND_WEIGHT +765 0x0062 //TX_MIC_CALIBRATION_0 +766 0x0062 //TX_MIC_CALIBRATION_1 +767 0x0062 //TX_MIC_CALIBRATION_2 +768 0x0062 //TX_MIC_CALIBRATION_3 +769 0x0046 //TX_MIC_PWR_BIAS_0 +770 0x0046 //TX_MIC_PWR_BIAS_1 +771 0x0046 //TX_MIC_PWR_BIAS_2 +772 0x0046 //TX_MIC_PWR_BIAS_3 +773 0x0000 //TX_GAIN_LIMIT_0 +774 0x0009 //TX_GAIN_LIMIT_1 +775 0x000F //TX_GAIN_LIMIT_2 +776 0x000F //TX_GAIN_LIMIT_3 +777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN +778 0x7FDE //TX_BVE_VAD0_ALPHAUP +779 0x7F3A //TX_BVE_VAD0_ALPHADOWN +780 0x2000 //TX_BVE_GAINWEIGHT_NOFEVADLI +781 0x7F5B //TX_BVE_FEVADLI_ALPHA +782 0x7F19 //TX_BVE_NOVAD0_ALPHAUP +783 0x0800 //TX_TDDRC_ALPHA_UP_01 +784 0x0800 //TX_TDDRC_ALPHA_UP_02 +785 0x0800 //TX_TDDRC_ALPHA_UP_03 +786 0x0800 //TX_TDDRC_ALPHA_UP_04 +787 0x7EB8 //TX_TDDRC_ALPHA_DWN_01 +788 0x7EB8 //TX_TDDRC_ALPHA_DWN_02 +789 0x7EB8 //TX_TDDRC_ALPHA_DWN_03 +790 0x7EB8 //TX_TDDRC_ALPHA_DWN_04 +791 0x7FFF //TX_TDDRC_TD_DRC_LIMIT +792 0x0800 //TX_TDDRC_POST_LIMIT_GAIN +793 0x0000 //TX_TDDRC_RESRV_0 +794 0x0000 //TX_TDDRC_RESRV_1 +795 0x0018 //TX_FDDRC_BAND_MARGIN_0 +796 0x0030 //TX_FDDRC_BAND_MARGIN_1 +797 0x0050 //TX_FDDRC_BAND_MARGIN_2 +798 0x0080 //TX_FDDRC_BAND_MARGIN_3 +799 0x0007 //TX_FDDRC_BLOCK_EXP +800 0x5000 //TX_FDDRC_THRD_2_0 +801 0x5000 //TX_FDDRC_THRD_2_1 +802 0x5000 //TX_FDDRC_THRD_2_2 +803 0x5000 //TX_FDDRC_THRD_2_3 +804 0x6400 //TX_FDDRC_THRD_3_0 +805 0x6400 //TX_FDDRC_THRD_3_1 +806 0x6400 //TX_FDDRC_THRD_3_2 +807 0x6400 //TX_FDDRC_THRD_3_3 +808 0x2000 //TX_FDDRC_SLANT_0_0 +809 0x2000 //TX_FDDRC_SLANT_0_1 +810 0x2000 //TX_FDDRC_SLANT_0_2 +811 0x2000 //TX_FDDRC_SLANT_0_3 +812 0x5333 //TX_FDDRC_SLANT_1_0 +813 0x5333 //TX_FDDRC_SLANT_1_1 +814 0x5333 //TX_FDDRC_SLANT_1_2 +815 0x5333 //TX_FDDRC_SLANT_1_3 +816 0x0010 //TX_DEADMIC_SILENCE_TH +817 0x0600 //TX_MIC_DEGRADE_TH +818 0x0078 //TX_DEADMIC_CNT +819 0x0078 //TX_MIC_DEGRADE_CNT +820 0x0000 //TX_FDDRC_RESRV_4 +821 0x0000 //TX_FDDRC_RESRV_5 +822 0x0000 //TX_FDDRC_RESRV_6 +823 0x7FFF //TX_KS_NOISEPASTE_FACTOR +824 0x0001 //TX_KS_CONFIG +825 0x7FFF //TX_KS_GAIN_MIN +826 0x0000 //TX_KS_RESRV_0 +827 0x0000 //TX_KS_RESRV_1 +828 0x0000 //TX_KS_RESRV_2 +829 0x7C00 //TX_LAMBDA_PKA_FP +830 0x2000 //TX_TPKA_FP +831 0x0080 //TX_MIN_G_FP +832 0x2000 //TX_MAX_G_FP +833 0x4848 //TX_FFP_FP_K_METAL +834 0x4000 //TX_A_POST_FLT_FP +835 0x0F5C //TX_RTO_OUTBEAM_TH +836 0x4CCD //TX_TPKA_FP_THD +837 0x0000 //TX_MAX_G_FP_BLK +838 0x0000 //TX_FFP_FADEIN +839 0x0000 //TX_FFP_FADEOUT +840 0x0000 //TX_WHISPERCTH +841 0x0000 //TX_WHISPERHOLDT +842 0x0000 //TX_WHISP_ENTHH +843 0x0000 //TX_WHISP_ENTHL +844 0x0000 //TX_WHISP_RTOTH +845 0x0000 //TX_WHISP_RTOTH2 +846 0x0096 //TX_MUTE_PERIOD +847 0x0000 //TX_FADE_IN_PERIOD +848 0x0100 //TX_FFP_RESRV_2 +849 0x0020 //TX_FFP_RESRV_3 +850 0x0000 //TX_FFP_RESRV_4 +851 0x0000 //TX_FFP_RESRV_5 +852 0x0000 //TX_FFP_RESRV_6 +853 0x0002 //TX_FILTINDX +854 0x0001 //TX_TDDRC_THRD_0 +855 0x0002 //TX_TDDRC_THRD_1 +856 0x1800 //TX_TDDRC_THRD_2 +857 0x1800 //TX_TDDRC_THRD_3 +858 0x6000 //TX_TDDRC_SLANT_0 +859 0x6000 //TX_TDDRC_SLANT_1 +860 0x0800 //TX_TDDRC_ALPHA_UP_00 +861 0x7EB8 //TX_TDDRC_ALPHA_DWN_00 +862 0x0000 //TX_TDDRC_HMNC_FLAG +863 0x199A //TX_TDDRC_HMNC_GAIN +864 0x0000 //TX_TDDRC_SMT_FLAG +865 0x0CCD //TX_TDDRC_SMT_W +866 0x10CA //TX_TDDRC_DRC_GAIN +867 0x7FFF //TX_TDDRC_LMT_THRD +868 0x0000 //TX_TDDRC_LMT_ALPHA +869 0x0000 //TX_TFMASKLTH +870 0x0000 //TX_TFMASKLTHL +871 0x0CCD //TX_TFMASKHTH +872 0x0CCD //TX_TFMASKLTH_BINVAD +873 0xF333 //TX_TFMASKLTH_NS_EST +874 0x2CCD //TX_TFMASKLTH_DOA +875 0xECCD //TX_TFMASKTH_BLESSCUT +876 0x1000 //TX_B_LESSCUT_RTO_MASK +877 0x3800 //TX_SB_RHO_MEAN_TH_ABN +878 0x2000 //TX_B_POST_FLT_MASK +879 0x0000 //TX_B_POST_FLT_MASK1 +880 0x5333 //TX_GAIN_WIND_MASK +881 0x7FFF //TX_TFMASK_BFSTRICT_MUSIC +882 0x0000 //TX_TFMASK_BFSTRICT_NOMUSIC +883 0x7333 //TX_FASTNS_OUTIN_TH +884 0x0CCD //TX_FASTNS_TFMASK_TH +885 0x0CCD //TX_FASTNS_TFMASKBIN_TH1 +886 0x0CCD //TX_FASTNS_TFMASKBIN_TH2 +887 0x0CCD //TX_FASTNS_TFMASKBIN_TH3 +888 0x0028 //TX_FASTNS_ARSPC_TH +889 0xC000 //TX_FASTNS_MASK5_TH +890 0x4848 //TX_POSTSSA_MIN_G_VR_MASK +891 0x4000 //TX_A_LESSCUT_RTO_MASK +892 0x1770 //TX_FASTNS_NOISETH +893 0xC000 //TX_FASTNS_SSA_THLFL +894 0xC000 //TX_FASTNS_SSA_THHFL +895 0xCCCC //TX_FASTNS_SSA_THLFH +896 0xD999 //TX_FASTNS_SSA_THHFH +897 0x2339 //TX_SENDFUNC_REG_MICMUTE +898 0x0020 //TX_SENDFUNC_REG_MICMUTE1 +899 0x03C0 //TX_MICMUTE_RATIO_THR +900 0x0122 //TX_MICMUTE_AMP_THR +901 0x0004 //TX_MICMUTE_HPF_IND +902 0x00C0 //TX_MICMUTE_LOG_EYR_TH +903 0x0008 //TX_MICMUTE_CVG_TIME +904 0x0008 //TX_MICMUTE_RELEASE_TIME +905 0x0C00 //TX_MIC_VOLUME_MIC0MUTE +906 0x0020 //TX_MICMUTE_EPD_OFFSET_0 +907 0x001E //TX_MICMUTE_FRQ_AEC_L +908 0x7999 //TX_MICMUTE_EAD_THR +909 0x7FFF //TX_MICMUTE_LAMBDA_CB_NLE +910 0x7FFF //TX_MICMUTE_LAMBDA_RE_EST +911 0x6590 //TX_DTD_THR1_MICMUTE_0 +912 0x7FFF //TX_DTD_THR1_MICMUTE_1 +913 0x7FFF //TX_DTD_THR1_MICMUTE_2 +914 0x7FFF //TX_DTD_THR1_MICMUTE_3 +915 0x6CCC //TX_DTD_THR2_MICMUTE_0 +916 0x0400 //TX_MICMUTE_MIN_EQ_RE_EST_0 +917 0x0400 //TX_MICMUTE_MIN_EQ_RE_EST_1 +918 0x1000 //TX_MICMUTE_MIN_EQ_RE_EST_2 +919 0x7FFF //TX_MICMUTE_MIN_EQ_RE_EST_3 +920 0x7FFF //TX_MICMUTE_MIN_EQ_RE_EST_4 +921 0x4000 //TX_MICMUTE_C_POST_FLT +922 0x03E8 //TX_MICMUTE_DT_CUT_K +923 0x0001 //TX_MICMUTE_DT_CUT_THR +924 0x03E8 //TX_MICMUTE_DT_CUT_K2 +925 0x0001 //TX_MICMUTE_DT_CUT_THR2 +926 0x0064 //TX_MICMUTE_DT2_HOLD_N +927 0x1000 //TX_MICMUTE_RATIODTH_THCUT +928 0x1000 //TX_MICMUTE_B_POST_FLT_ECHOL +929 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOH +930 0x0400 //TX_MICMUTE_C_POST_FLT_MASK +931 0x7999 //TX_MICMUTE_RATIODTL_CUT_TH +932 0x0258 //TX_MICMUTE_DT_CUT_K1 +933 0x0800 //TX_MICMUTE_N2_SN_EST +934 0xFC00 //TX_MICMUTE_THR_SN_EST_0 +935 0x001C //TX_MICMUTE_MIN_G_CTRL_0 +936 0x6000 //TX_MICMUTE_A_POST_FILT_S_0 +937 0x7000 //TX_MICMUTE_B_POST_FILT_0 +938 0x2710 //TX_MIC1RUB_AMP_THR +939 0x7FFF //TX_MIC1MUTE_RATIO_THR +940 0x0001 //TX_MIC1MUTE_AMP_THR +941 0x0008 //TX_MIC1MUTE_CVG_TIME +942 0x0008 //TX_MIC1MUTE_RELEASE_TIME +943 0x0100 //TX_AMS_RESRV_01 +944 0xE4A8 //TX_AMS_RESRV_02 +945 0x1770 //TX_AMS_RESRV_03 +946 0x0000 //TX_AMS_RESRV_04 +947 0x0000 //TX_AMS_RESRV_05 +948 0x0000 //TX_AMS_RESRV_06 +949 0x0000 //TX_AMS_RESRV_07 +950 0x0000 //TX_AMS_RESRV_08 +951 0x0000 //TX_AMS_RESRV_09 +952 0x0000 //TX_AMS_RESRV_10 +953 0x0000 //TX_AMS_RESRV_11 +954 0x0000 //TX_AMS_RESRV_12 +955 0x0000 //TX_AMS_RESRV_13 +956 0x0000 //TX_AMS_RESRV_14 +957 0x0000 //TX_AMS_RESRV_15 +958 0x0000 //TX_AMS_RESRV_16 +959 0x0000 //TX_AMS_RESRV_17 +960 0x0000 //TX_AMS_RESRV_18 +961 0x0000 //TX_AMS_RESRV_19 +#RX +0 0xA06C //RX_RECVFUNC_MODE_0 +1 0x0000 //RX_RECVFUNC_MODE_1 +2 0x0001 //RX_SAMPLINGFREQ_SIG +3 0x0001 //RX_SAMPLINGFREQ_PROC +4 0x000A //RX_FRAME_SZ +5 0x0000 //RX_DELAY_OPT +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +10 0x0800 //RX_PGA +11 0x7FFF //RX_A_HP +12 0x4000 //RX_B_PE +13 0x3800 //RX_THR_PITCH_DET_0 +14 0x3000 //RX_THR_PITCH_DET_1 +15 0x2800 //RX_THR_PITCH_DET_2 +16 0x0008 //RX_PITCH_BFR_LEN +17 0x0003 //RX_SBD_PITCH_DET +18 0x0100 //RX_PP_RESRV_0 +19 0x0020 //RX_PP_RESRV_1 +20 0x0600 //RX_N_SN_EST +21 0x000C //RX_N2_SN_EST +22 0x0010 //RX_NS_LVL_CTRL +23 0xF800 //RX_THR_SN_EST +24 0x7CCD //RX_LAMBDA_PFILT +25 0x000A //RX_FENS_RESRV_0 +26 0x0190 //RX_FENS_RESRV_1 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +30 0x0002 //RX_EXTRA_NS_L +31 0x0800 //RX_EXTRA_NS_A +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +35 0x199A //RX_A_POST_FLT +36 0x0000 //RX_LMT_THRD +37 0x4000 //RX_LMT_ALPHA +38 0x001C //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x3C3C //RX_FDEQ_GAIN_9 +49 0x3C3C //RX_FDEQ_GAIN_10 +50 0x3838 //RX_FDEQ_GAIN_11 +51 0x3838 //RX_FDEQ_GAIN_12 +52 0x3030 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F10 //RX_FDEQ_BIN_11 +75 0x1011 //RX_FDEQ_BIN_12 +76 0x1112 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +111 0x0000 //RX_FILTINDX +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7E70 //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +125 0x7C00 //RX_LAMBDA_PKA_FP +126 0x2000 //RX_TPKA_FP +127 0x2000 //RX_MIN_G_FP +128 0x0080 //RX_MAX_G_FP +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +131 0x0000 //RX_MAXLEVEL_CNG +132 0x3000 //RX_BWE_UV_TH +133 0x3000 //RX_BWE_UV_TH2 +134 0x1800 //RX_BWE_UV_TH3 +135 0x1000 //RX_BWE_V_TH +136 0x04CD //RX_BWE_GAIN1_V_TH1 +137 0x0F33 //RX_BWE_GAIN1_V_TH2 +138 0x7333 //RX_BWE_UV_EQ +139 0x199A //RX_BWE_V_EQ +140 0x7333 //RX_BWE_TONE_TH +141 0x0004 //RX_BWE_UV_HOLD_T +142 0x6CCD //RX_BWE_GAIN2_ALPHA +143 0x799A //RX_BWE_GAIN3_ALPHA +144 0x001E //RX_BWE_CUTOFF +145 0x3000 //RX_BWE_GAINFILL +146 0x3200 //RX_BWE_MAXTH_TONE +147 0x2000 //RX_BWE_EQ_0 +148 0x2000 //RX_BWE_EQ_1 +149 0x2000 //RX_BWE_EQ_2 +150 0x2000 //RX_BWE_EQ_3 +151 0x2000 //RX_BWE_EQ_4 +152 0x2000 //RX_BWE_EQ_5 +153 0x2000 //RX_BWE_EQ_6 +154 0x0000 //RX_BWE_RESRV_0 +155 0x0000 //RX_BWE_RESRV_1 +156 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7E70 //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x001C //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x3C3C //RX_FDEQ_GAIN_9 +49 0x3C3C //RX_FDEQ_GAIN_10 +50 0x3838 //RX_FDEQ_GAIN_11 +51 0x3838 //RX_FDEQ_GAIN_12 +52 0x3030 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F10 //RX_FDEQ_BIN_11 +75 0x1011 //RX_FDEQ_BIN_12 +76 0x1112 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7E70 //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x001C //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x3C3C //RX_FDEQ_GAIN_9 +49 0x3C3C //RX_FDEQ_GAIN_10 +50 0x3838 //RX_FDEQ_GAIN_11 +51 0x3838 //RX_FDEQ_GAIN_12 +52 0x3030 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F10 //RX_FDEQ_BIN_11 +75 0x1011 //RX_FDEQ_BIN_12 +76 0x1112 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7E70 //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x001C //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x3C3C //RX_FDEQ_GAIN_9 +49 0x3C3C //RX_FDEQ_GAIN_10 +50 0x3838 //RX_FDEQ_GAIN_11 +51 0x3838 //RX_FDEQ_GAIN_12 +52 0x3030 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F10 //RX_FDEQ_BIN_11 +75 0x1011 //RX_FDEQ_BIN_12 +76 0x1112 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7E70 //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x001C //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x3C3C //RX_FDEQ_GAIN_9 +49 0x3C3C //RX_FDEQ_GAIN_10 +50 0x3838 //RX_FDEQ_GAIN_11 +51 0x3838 //RX_FDEQ_GAIN_12 +52 0x3030 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F10 //RX_FDEQ_BIN_11 +75 0x1011 //RX_FDEQ_BIN_12 +76 0x1112 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7E70 //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x001C //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x3C3C //RX_FDEQ_GAIN_9 +49 0x3C3C //RX_FDEQ_GAIN_10 +50 0x3838 //RX_FDEQ_GAIN_11 +51 0x3838 //RX_FDEQ_GAIN_12 +52 0x3030 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F10 //RX_FDEQ_BIN_11 +75 0x1011 //RX_FDEQ_BIN_12 +76 0x1112 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7E70 //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x001C //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x3C3C //RX_FDEQ_GAIN_9 +49 0x3C3C //RX_FDEQ_GAIN_10 +50 0x3838 //RX_FDEQ_GAIN_11 +51 0x3838 //RX_FDEQ_GAIN_12 +52 0x3030 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F10 //RX_FDEQ_BIN_11 +75 0x1011 //RX_FDEQ_BIN_12 +76 0x1112 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7E70 //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x001C //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x3C3C //RX_FDEQ_GAIN_9 +49 0x3C3C //RX_FDEQ_GAIN_10 +50 0x3838 //RX_FDEQ_GAIN_11 +51 0x3838 //RX_FDEQ_GAIN_12 +52 0x3030 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F10 //RX_FDEQ_BIN_11 +75 0x1011 //RX_FDEQ_BIN_12 +76 0x1112 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#RX 2 +157 0xA06C //RX_RECVFUNC_MODE_0 +158 0x0000 //RX_RECVFUNC_MODE_1 +159 0x0001 //RX_SAMPLINGFREQ_SIG +160 0x0001 //RX_SAMPLINGFREQ_PROC +161 0x000A //RX_FRAME_SZ +162 0x0000 //RX_DELAY_OPT +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +167 0x0800 //RX_PGA +168 0x7FFF //RX_A_HP +169 0x4000 //RX_B_PE +170 0x3800 //RX_THR_PITCH_DET_0 +171 0x3000 //RX_THR_PITCH_DET_1 +172 0x2800 //RX_THR_PITCH_DET_2 +173 0x0008 //RX_PITCH_BFR_LEN +174 0x0003 //RX_SBD_PITCH_DET +175 0x0100 //RX_PP_RESRV_0 +176 0x0020 //RX_PP_RESRV_1 +177 0x0600 //RX_N_SN_EST +178 0x000C //RX_N2_SN_EST +179 0x0010 //RX_NS_LVL_CTRL +180 0xF800 //RX_THR_SN_EST +181 0x7CCD //RX_LAMBDA_PFILT +182 0x000A //RX_FENS_RESRV_0 +183 0x0190 //RX_FENS_RESRV_1 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +187 0x0002 //RX_EXTRA_NS_L +188 0x0800 //RX_EXTRA_NS_A +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +192 0x199A //RX_A_POST_FLT +193 0x0000 //RX_LMT_THRD +194 0x4000 //RX_LMT_ALPHA +195 0x001C //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x3C3C //RX_FDEQ_GAIN_9 +206 0x3C3C //RX_FDEQ_GAIN_10 +207 0x3838 //RX_FDEQ_GAIN_11 +208 0x3838 //RX_FDEQ_GAIN_12 +209 0x3030 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F10 //RX_FDEQ_BIN_11 +232 0x1011 //RX_FDEQ_BIN_12 +233 0x1112 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +268 0x0000 //RX_FILTINDX +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7E70 //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +282 0x7C00 //RX_LAMBDA_PKA_FP +283 0x2000 //RX_TPKA_FP +284 0x2000 //RX_MIN_G_FP +285 0x0080 //RX_MAX_G_FP +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +288 0x0000 //RX_MAXLEVEL_CNG +289 0x3000 //RX_BWE_UV_TH +290 0x3000 //RX_BWE_UV_TH2 +291 0x1800 //RX_BWE_UV_TH3 +292 0x1000 //RX_BWE_V_TH +293 0x04CD //RX_BWE_GAIN1_V_TH1 +294 0x0F33 //RX_BWE_GAIN1_V_TH2 +295 0x7333 //RX_BWE_UV_EQ +296 0x199A //RX_BWE_V_EQ +297 0x7333 //RX_BWE_TONE_TH +298 0x0004 //RX_BWE_UV_HOLD_T +299 0x6CCD //RX_BWE_GAIN2_ALPHA +300 0x799A //RX_BWE_GAIN3_ALPHA +301 0x001E //RX_BWE_CUTOFF +302 0x3000 //RX_BWE_GAINFILL +303 0x3200 //RX_BWE_MAXTH_TONE +304 0x2000 //RX_BWE_EQ_0 +305 0x2000 //RX_BWE_EQ_1 +306 0x2000 //RX_BWE_EQ_2 +307 0x2000 //RX_BWE_EQ_3 +308 0x2000 //RX_BWE_EQ_4 +309 0x2000 //RX_BWE_EQ_5 +310 0x2000 //RX_BWE_EQ_6 +311 0x0000 //RX_BWE_RESRV_0 +312 0x0000 //RX_BWE_RESRV_1 +313 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7E70 //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x001C //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x3C3C //RX_FDEQ_GAIN_9 +206 0x3C3C //RX_FDEQ_GAIN_10 +207 0x3838 //RX_FDEQ_GAIN_11 +208 0x3838 //RX_FDEQ_GAIN_12 +209 0x3030 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F10 //RX_FDEQ_BIN_11 +232 0x1011 //RX_FDEQ_BIN_12 +233 0x1112 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7E70 //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x001C //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x3C3C //RX_FDEQ_GAIN_9 +206 0x3C3C //RX_FDEQ_GAIN_10 +207 0x3838 //RX_FDEQ_GAIN_11 +208 0x3838 //RX_FDEQ_GAIN_12 +209 0x3030 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F10 //RX_FDEQ_BIN_11 +232 0x1011 //RX_FDEQ_BIN_12 +233 0x1112 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7E70 //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x001C //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x3C3C //RX_FDEQ_GAIN_9 +206 0x3C3C //RX_FDEQ_GAIN_10 +207 0x3838 //RX_FDEQ_GAIN_11 +208 0x3838 //RX_FDEQ_GAIN_12 +209 0x3030 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F10 //RX_FDEQ_BIN_11 +232 0x1011 //RX_FDEQ_BIN_12 +233 0x1112 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7E70 //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x001C //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x3C3C //RX_FDEQ_GAIN_9 +206 0x3C3C //RX_FDEQ_GAIN_10 +207 0x3838 //RX_FDEQ_GAIN_11 +208 0x3838 //RX_FDEQ_GAIN_12 +209 0x3030 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F10 //RX_FDEQ_BIN_11 +232 0x1011 //RX_FDEQ_BIN_12 +233 0x1112 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7E70 //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x001C //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x3C3C //RX_FDEQ_GAIN_9 +206 0x3C3C //RX_FDEQ_GAIN_10 +207 0x3838 //RX_FDEQ_GAIN_11 +208 0x3838 //RX_FDEQ_GAIN_12 +209 0x3030 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F10 //RX_FDEQ_BIN_11 +232 0x1011 //RX_FDEQ_BIN_12 +233 0x1112 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7E70 //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x001C //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x3C3C //RX_FDEQ_GAIN_9 +206 0x3C3C //RX_FDEQ_GAIN_10 +207 0x3838 //RX_FDEQ_GAIN_11 +208 0x3838 //RX_FDEQ_GAIN_12 +209 0x3030 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F10 //RX_FDEQ_BIN_11 +232 0x1011 //RX_FDEQ_BIN_12 +233 0x1112 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7E70 //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x001C //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x3C3C //RX_FDEQ_GAIN_9 +206 0x3C3C //RX_FDEQ_GAIN_10 +207 0x3838 //RX_FDEQ_GAIN_11 +208 0x3838 //RX_FDEQ_GAIN_12 +209 0x3030 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F10 //RX_FDEQ_BIN_11 +232 0x1011 //RX_FDEQ_BIN_12 +233 0x1112 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 + +#CASE_NAME BLUETOOTH-BT_HAC-VOICE_GENERIC-SWB +#PARAM_MODE FULL +#PARAM_TYPE TX+2RX +#TOTAL_CUSTOM_STEP 7+7 +#TX +0 0x0001 //TX_OPERATION_MODE_0 +1 0x0001 //TX_OPERATION_MODE_1 +2 0x00F3 //TX_PATCH_REG +3 0x6F7D //TX_SENDFUNC_MODE_0 +4 0x0000 //TX_SENDFUNC_MODE_1 +5 0x0003 //TX_NUM_MIC +6 0x0003 //TX_SAMPLINGFREQ_SIG +7 0x0003 //TX_SAMPLINGFREQ_PROC +8 0x000A //TX_FRAME_SZ_SIG +9 0x000A //TX_FRAME_SZ +10 0x0000 //TX_DELAY_OPT +11 0x0028 //TX_MAX_TAIL_LENGTH +12 0x0001 //TX_NUM_LOUTCHN +13 0x0001 //TX_MAXNUM_AECREF +14 0x0000 //TX_DBG_FUNC_REG +15 0x0000 //TX_DBG_FUNC_REG1 +16 0x0000 //TX_SYS_RESRV_0 +17 0x0000 //TX_SYS_RESRV_1 +18 0x0000 //TX_SYS_RESRV_2 +19 0x0000 //TX_SYS_RESRV_3 +20 0x0000 //TX_DIST2REF0 +21 0x00A3 //TX_DIST2REF1 +22 0x001B //TX_DIST2REF_02 +23 0x0000 //TX_DIST2REF_03 +24 0x0000 //TX_DIST2REF_04 +25 0x0000 //TX_DIST2REF_05 +26 0x0000 //TX_MMIC +27 0x1000 //TX_PGA_0 +28 0x1000 //TX_PGA_1 +29 0x1000 //TX_PGA_2 +30 0x0000 //TX_PGA_3 +31 0x0000 //TX_PGA_4 +32 0x0000 //TX_PGA_5 +33 0x0001 //TX_MIC_PAIRS +34 0x0000 //TX_MIC_PAIRS_HS +35 0x0002 //TX_MICS_FOR_BF +36 0x0000 //TX_MIC_PAIRS_FORL1 +37 0x0002 //TX_MICS_OF_PAIR0 +38 0x0002 //TX_MICS_OF_PAIR1 +39 0x0002 //TX_MICS_OF_PAIR2 +40 0x0002 //TX_MICS_OF_PAIR3 +41 0x0000 //TX_MIC_DATA_SRC0 +42 0x0002 //TX_MIC_DATA_SRC1 +43 0x0001 //TX_MIC_DATA_SRC2 +44 0x0000 //TX_MIC_DATA_SRC3 +45 0x0000 //TX_MIC_PAIR_CH_04 +46 0x0000 //TX_MIC_PAIR_CH_05 +47 0x0000 //TX_MIC_PAIR_CH_10 +48 0x0000 //TX_MIC_PAIR_CH_11 +49 0x0000 //TX_MIC_PAIR_CH_12 +50 0x0000 //TX_MIC_PAIR_CH_13 +51 0x0000 //TX_MIC_PAIR_CH_14 +52 0x05DC //TX_HD_BIN_MASK +53 0x0010 //TX_HD_SUBAND_MASK +54 0x19A1 //TX_HD_FRAME_AVG_MASK +55 0x0320 //TX_HD_MIN_FRQ +56 0x1000 //TX_HD_ALPHA_PSD +57 0x1100 //TX_T_PHPR1 +58 0x0000 //TX_T_PHPR2 +59 0x0000 //TX_T_PTPR +60 0x0000 //TX_T_PNPR +61 0x0000 //TX_T_PAPR1 +62 0xEE6C //TX_T_PSDVAT +63 0x0800 //TX_CNT +64 0x4000 //TX_ANTI_HOWL_GAIN +65 0x0001 //TX_MICFORBFMARK_0 +66 0x0001 //TX_MICFORBFMARK_1 +67 0x0001 //TX_MICFORBFMARK_2 +68 0x0001 //TX_MICFORBFMARK_3 +69 0x0001 //TX_MICFORBFMARK_4 +70 0x0001 //TX_MICFORBFMARK_5 +71 0x0000 //TX_DIST2REF_10 +72 0x3B33 //TX_DIST2REF_11 +73 0x0A70 //TX_DIST2REF2 +74 0x0000 //TX_DIST2REF_13 +75 0x0000 //TX_DIST2REF_14 +76 0x0000 //TX_DIST2REF_15 +77 0x0000 //TX_DIST2REF_20 +78 0x0000 //TX_DIST2REF_21 +79 0x0000 //TX_DIST2REF_22 +80 0x0000 //TX_DIST2REF_23 +81 0x0000 //TX_DIST2REF_24 +82 0x0000 //TX_DIST2REF_25 +83 0x0000 //TX_DIST2REF_30 +84 0x0000 //TX_DIST2REF_31 +85 0x0000 //TX_DIST2REF_32 +86 0x0000 //TX_DIST2REF_33 +87 0x0000 //TX_DIST2REF_34 +88 0x0000 //TX_DIST2REF_35 +89 0x0000 //TX_MIC_LOC_00 +90 0x0000 //TX_MIC_LOC_01 +91 0x0000 //TX_MIC_LOC_02 +92 0x0000 //TX_MIC_LOC_03 +93 0x0000 //TX_MIC_LOC_04 +94 0x0000 //TX_MIC_LOC_05 +95 0x0000 //TX_MIC_LOC_10 +96 0x0000 //TX_MIC_LOC_11 +97 0x0000 //TX_MIC_LOC_12 +98 0x0000 //TX_MIC_LOC_13 +99 0x0000 //TX_MIC_LOC_14 +100 0x0000 //TX_MIC_LOC_15 +101 0x0000 //TX_MIC_LOC_20 +102 0x0000 //TX_MIC_LOC_21 +103 0x0000 //TX_MIC_LOC_22 +104 0x0000 //TX_MIC_LOC_23 +105 0x0000 //TX_MIC_LOC_24 +106 0x0000 //TX_MIC_LOC_25 +107 0x0800 //TX_MIC_REFBLK_VOLUME +108 0x0CAE //TX_MIC_BLOCK_VOLUME +109 0x0000 //TX_INVERSE_MASK +110 0x0000 //TX_ADCS_MASK +111 0x04D0 //TX_ADCS_GAIN +112 0x4000 //TX_NFC_GAINFAC +113 0x0000 //TX_MAINMIC_BLKFACTOR +114 0x0000 //TX_REFMIC_BLKFACTOR +115 0x0000 //TX_BLMIC_BLKFACTOR +116 0x0000 //TX_BRMIC_BLKFACTOR +117 0x0031 //TX_MICBLK_START_BIN +118 0x0060 //TX_MICBLK_END_BIN +119 0x0015 //TX_MICBLK_FE_HOLD +120 0xFFF2 //TX_MICBLK_MR_EXP_TH +121 0xFFF2 //TX_MICBLK_LR_EXP_TH +122 0x0015 //TX_FENE_HOLD +123 0x4000 //TX_FE_ENER_TH_MTS +124 0x0004 //TX_FE_ENER_TH_EXP +125 0x6000 //TX_C_POST_FLT_MIC_MAINBLK +126 0x6000 //TX_C_POST_FLT_MIC_REFBLK +127 0x0010 //TX_MIC_BLOCK_N +128 0x7B02 //TX_A_HP +129 0x4000 //TX_B_PE +130 0x5000 //TX_THR_PITCH_DET_0 +131 0x4800 //TX_THR_PITCH_DET_1 +132 0x4000 //TX_THR_PITCH_DET_2 +133 0x0008 //TX_PITCH_BFR_LEN +134 0x0003 //TX_SBD_PITCH_DET +135 0x0050 //TX_TD_AEC_L +136 0x4000 //TX_MU0_UNP_TD_AEC +137 0x1000 //TX_MU0_PTD_TD_AEC +138 0x0000 //TX_PP_RESRV_0 +139 0x2A94 //TX_PP_RESRV_1 +140 0x55F0 //TX_PP_RESRV_2 +141 0x0000 //TX_PP_RESRV_3 +142 0x0000 //TX_PP_RESRV_4 +143 0x0000 //TX_PP_RESRV_5 +144 0x0000 //TX_PP_RESRV_6 +145 0x0000 //TX_PP_RESRV_7 +146 0x0028 //TX_TAIL_LENGTH +147 0x0400 //TX_AEC_REF_GAIN_0 +148 0x0800 //TX_AEC_REF_GAIN_1 +149 0x0800 //TX_AEC_REF_GAIN_2 +150 0x7600 //TX_EAD_THR +151 0x1000 //TX_THR_RE_EST +152 0x1000 //TX_MIN_EQ_RE_EST_0 +153 0x0600 //TX_MIN_EQ_RE_EST_1 +154 0x3000 //TX_MIN_EQ_RE_EST_2 +155 0x3000 //TX_MIN_EQ_RE_EST_3 +156 0x3000 //TX_MIN_EQ_RE_EST_4 +157 0x3000 //TX_MIN_EQ_RE_EST_5 +158 0x3000 //TX_MIN_EQ_RE_EST_6 +159 0x1000 //TX_MIN_EQ_RE_EST_7 +160 0x7800 //TX_MIN_EQ_RE_EST_8 +161 0x7800 //TX_MIN_EQ_RE_EST_9 +162 0x7800 //TX_MIN_EQ_RE_EST_10 +163 0x7800 //TX_MIN_EQ_RE_EST_11 +164 0x7800 //TX_MIN_EQ_RE_EST_12 +165 0x3000 //TX_LAMBDA_RE_EST +166 0x3000 //TX_LAMBDA_CB_NLE +167 0x7FFF //TX_C_POST_FLT +168 0x4000 //TX_GAIN_NP +169 0x0270 //TX_SE_HOLD_N +170 0x00C8 //TX_DT_HOLD_N +171 0x0880 //TX_DT2_HOLD_N +172 0x6666 //TX_AEC_RESRV_0 +173 0x0000 //TX_AEC_RESRV_1 +174 0x0014 //TX_AEC_RESRV_2 +175 0x0000 //TX_MIC_DELAY_LENGTH +176 0x0000 //TX_REF_DELAY_LENGTH +177 0x0000 //TX_ADD_LINEIN_GAINL +178 0x0000 //TX_ADD_LINEIN_GAINH +179 0x0000 //TX_MIN_EQ_RE_EST_14 +180 0x0000 //TX_DTD_THR1_8 +181 0x7FFF //TX_DTD_THR2_8 +182 0x0000 //TX_DTD_MIC_BLK2 +183 0x0008 //TX_FRQ_LIN_LEN +184 0x7FFF //TX_FRQ_AEC_LEN_RHO +185 0x6000 //TX_MU0_UNP_FRQ_AEC +186 0x4000 //TX_MU0_PTD_FRQ_AEC +187 0x000A //TX_MINENOISETH +188 0x0800 //TX_MU0_RE_EST +189 0x0001 //TX_AEC_NUM_CH +190 0x0000 //TX_BIGECHOATTENUATION_MAX +191 0x2000 //TX_A_POST_FLT_MICBLK +192 0x0000 //TX_BLKENERTH +193 0x0000 //TX_BLKENERHIGHTH +194 0x0000 //TX_NORMENERTH +195 0x0000 //TX_NORMENERHIGHTH +196 0x0000 //TX_NORMENERHIGHTHL +197 0x7148 //TX_DTD_THR1_0 +198 0x7148 //TX_DTD_THR1_1 +199 0x7148 //TX_DTD_THR1_2 +200 0x7148 //TX_DTD_THR1_3 +201 0x7148 //TX_DTD_THR1_4 +202 0x7700 //TX_DTD_THR1_5 +203 0x7148 //TX_DTD_THR1_6 +204 0x7E00 //TX_DTD_THR2_0 +205 0x7E00 //TX_DTD_THR2_1 +206 0x5000 //TX_DTD_THR2_2 +207 0x5000 //TX_DTD_THR2_3 +208 0x5000 //TX_DTD_THR2_4 +209 0x5000 //TX_DTD_THR2_5 +210 0x5000 //TX_DTD_THR2_6 +211 0x7FFF //TX_DTD_THR3 +212 0x0000 //TX_SPK_CUT_K +213 0x1770 //TX_DT_CUT_K +214 0x0100 //TX_DT_CUT_THR +215 0x04EB //TX_COMFORT_G +216 0x01F4 //TX_POWER_YOUT_TH +217 0x4000 //TX_FDPFGAINECHO +218 0x0000 //TX_DTD_HD_THR +219 0x0000 //TX_SPK_CUT_K_S +220 0x7FFF //TX_DTD_MIC_BLK +221 0x023E //TX_ADPT_STRICT_L +222 0x023E //TX_ADPT_STRICT_H +223 0x0001 //TX_RATIO_DT_L_TH_LOW +224 0x3A98 //TX_RATIO_DT_H_TH_LOW +225 0x02BC //TX_RATIO_DT_L_TH_HIGH +226 0x5208 //TX_RATIO_DT_H_TH_HIGH +227 0x0001 //TX_RATIO_DT_L0_TH +228 0x7FFF //TX_B_POST_FILT_ECHO_L +229 0x7FFF //TX_B_POST_FILT_ECHO_H +230 0x0200 //TX_MIN_G_CTRL_ECHO +231 0x1000 //TX_B_LESSCUT_RTO_ECHO +232 0x0000 //TX_EPD_OFFSET_00 +233 0x0000 //TX_EPD_OFFST_01 +234 0x0190 //TX_RATIO_DT_L0_TH_HIGH +235 0x7FFF //TX_RATIO_DT_H_TH_CUT +236 0x7FFF //TX_MIN_EQ_RE_EST_13 +237 0x0000 //TX_DTD_THR1_7 +238 0x0000 //TX_DTD_THR2_7 +239 0x0800 //TX_DT_RESRV_7 +240 0x0800 //TX_DT_RESRV_8 +241 0x0000 //TX_DT_RESRV_9 +242 0xF800 //TX_THR_SN_EST_0 +243 0xFA00 //TX_THR_SN_EST_1 +244 0xFA00 //TX_THR_SN_EST_2 +245 0xFA00 //TX_THR_SN_EST_3 +246 0xF800 //TX_THR_SN_EST_4 +247 0xFA00 //TX_THR_SN_EST_5 +248 0xF800 //TX_THR_SN_EST_6 +249 0xF800 //TX_THR_SN_EST_7 +250 0x0100 //TX_DELTA_THR_SN_EST_0 +251 0x0100 //TX_DELTA_THR_SN_EST_1 +252 0x0100 //TX_DELTA_THR_SN_EST_2 +253 0x0000 //TX_DELTA_THR_SN_EST_3 +254 0x0100 //TX_DELTA_THR_SN_EST_4 +255 0x0200 //TX_DELTA_THR_SN_EST_5 +256 0x0100 //TX_DELTA_THR_SN_EST_6 +257 0x0200 //TX_DELTA_THR_SN_EST_7 +258 0x4000 //TX_LAMBDA_NN_EST_0 +259 0x4000 //TX_LAMBDA_NN_EST_1 +260 0x4000 //TX_LAMBDA_NN_EST_2 +261 0x4000 //TX_LAMBDA_NN_EST_3 +262 0x4000 //TX_LAMBDA_NN_EST_4 +263 0x4000 //TX_LAMBDA_NN_EST_5 +264 0x4000 //TX_LAMBDA_NN_EST_6 +265 0x4000 //TX_LAMBDA_NN_EST_7 +266 0x0400 //TX_N_SN_EST +267 0x001E //TX_INBEAM_T +268 0x0041 //TX_INBEAMHOLDT +269 0x2000 //TX_G_STRICT +270 0x2000 //TX_EQ_THR_BF +271 0x799A //TX_LAMBDA_EQ_BF +272 0x1000 //TX_NE_RTO_TH +273 0x0400 //TX_NE_RTO_TH_L +274 0x0800 //TX_MAINREFRTOH_TH_H +275 0x0800 //TX_MAINREFRTOH_TH_L +276 0x0800 //TX_MAINREFRTO_TH_H +277 0x0800 //TX_MAINREFRTO_TH_L +278 0x0200 //TX_MAINREFRTO_TH_EQ +279 0x2000 //TX_B_POST_FLT_0 +280 0x1000 //TX_B_POST_FLT_1 +281 0x0010 //TX_NS_LVL_CTRL_0 +282 0x001A //TX_NS_LVL_CTRL_1 +283 0x0024 //TX_NS_LVL_CTRL_2 +284 0x001A //TX_NS_LVL_CTRL_3 +285 0x0014 //TX_NS_LVL_CTRL_4 +286 0x0011 //TX_NS_LVL_CTRL_5 +287 0x001A //TX_NS_LVL_CTRL_6 +288 0x0011 //TX_NS_LVL_CTRL_7 +289 0x0020 //TX_MIN_GAIN_S_0 +290 0x0020 //TX_MIN_GAIN_S_1 +291 0x0020 //TX_MIN_GAIN_S_2 +292 0x0020 //TX_MIN_GAIN_S_3 +293 0x0020 //TX_MIN_GAIN_S_4 +294 0x0020 //TX_MIN_GAIN_S_5 +295 0x0020 //TX_MIN_GAIN_S_6 +296 0x0020 //TX_MIN_GAIN_S_7 +297 0x6000 //TX_NMOS_SUP +298 0x0000 //TX_NS_MAX_PRI_SNR_TH +299 0x0000 //TX_NMOS_SUP_MENSA +300 0x7FFF //TX_SNRI_SUP_0 +301 0x4000 //TX_SNRI_SUP_1 +302 0x4000 //TX_SNRI_SUP_2 +303 0x4000 //TX_SNRI_SUP_3 +304 0x4000 //TX_SNRI_SUP_4 +305 0x4000 //TX_SNRI_SUP_5 +306 0x4000 //TX_SNRI_SUP_6 +307 0x4000 //TX_SNRI_SUP_7 +308 0x7FFF //TX_THR_LFNS +309 0x0018 //TX_G_LFNS +310 0x09C4 //TX_GAIN0_NTH +311 0x000A //TX_MUSIC_MORENS +312 0x7FFF //TX_A_POST_FILT_0 +313 0x2000 //TX_A_POST_FILT_1 +314 0x7FFF //TX_A_POST_FILT_S_0 +315 0x7FFF //TX_A_POST_FILT_S_1 +316 0x7FFF //TX_A_POST_FILT_S_2 +317 0x7FFF //TX_A_POST_FILT_S_3 +318 0x7FFF //TX_A_POST_FILT_S_4 +319 0x7FFF //TX_A_POST_FILT_S_5 +320 0x7FFF //TX_A_POST_FILT_S_6 +321 0x7FFF //TX_A_POST_FILT_S_7 +322 0x2000 //TX_B_POST_FILT_0 +323 0x6000 //TX_B_POST_FILT_1 +324 0x6000 //TX_B_POST_FILT_2 +325 0x6000 //TX_B_POST_FILT_3 +326 0x4000 //TX_B_POST_FILT_4 +327 0x1000 //TX_B_POST_FILT_5 +328 0x1000 //TX_B_POST_FILT_6 +329 0x2000 //TX_B_POST_FILT_7 +330 0x4000 //TX_B_LESSCUT_RTO_S_0 +331 0x7FFF //TX_B_LESSCUT_RTO_S_1 +332 0x7FFF //TX_B_LESSCUT_RTO_S_2 +333 0x7FFF //TX_B_LESSCUT_RTO_S_3 +334 0x7FFF //TX_B_LESSCUT_RTO_S_4 +335 0x6000 //TX_B_LESSCUT_RTO_S_5 +336 0x7FFF //TX_B_LESSCUT_RTO_S_6 +337 0x7FFF //TX_B_LESSCUT_RTO_S_7 +338 0x7F00 //TX_LAMBDA_PFILT +339 0x7F00 //TX_LAMBDA_PFILT_S_0 +340 0x7F00 //TX_LAMBDA_PFILT_S_1 +341 0x7F00 //TX_LAMBDA_PFILT_S_2 +342 0x7F00 //TX_LAMBDA_PFILT_S_3 +343 0x7F00 //TX_LAMBDA_PFILT_S_4 +344 0x7F00 //TX_LAMBDA_PFILT_S_5 +345 0x7F00 //TX_LAMBDA_PFILT_S_6 +346 0x7F00 //TX_LAMBDA_PFILT_S_7 +347 0x1000 //TX_K_PEPPER +348 0x0400 //TX_A_PEPPER +349 0x1EAA //TX_K_PEPPER_HF +350 0x0600 //TX_A_PEPPER_HF +351 0x0001 //TX_HMNC_BST_FLG +352 0x0200 //TX_HMNC_BST_THR +353 0x0040 //TX_DT_BINVAD_TH_0 +354 0x0040 //TX_DT_BINVAD_TH_1 +355 0x0100 //TX_DT_BINVAD_TH_2 +356 0x0100 //TX_DT_BINVAD_TH_3 +357 0x36B0 //TX_DT_BINVAD_ENDF +358 0x0200 //TX_C_POST_FLT_DT +359 0x0CCD //TX_NS_B_POST_FLT_LESSCUT +360 0x0140 //TX_DT_BOOST +361 0x0000 //TX_BF_SGRAD_FLG +362 0x0005 //TX_BF_DVG_TH +363 0x001E //TX_SN_C_F +364 0x0000 //TX_K_APT +365 0x0001 //TX_NOISEDET +366 0x0064 //TX_NDETCT +367 0x0050 //TX_NOISE_TH_0 +368 0x7FFF //TX_NOISE_TH_0_2 +369 0x7FFF //TX_NOISE_TH_0_3 +370 0x07D0 //TX_NOISE_TH_1 +371 0x01F4 //TX_NOISE_TH_2 +372 0x36B0 //TX_NOISE_TH_3 +373 0x2710 //TX_NOISE_TH_4 +374 0x2CEC //TX_NOISE_TH_5 +375 0x7FFF //TX_NOISE_TH_5_2 +376 0x0000 //TX_NOISE_TH_5_3 +377 0x7FFF //TX_NOISE_TH_5_4 +378 0x0DAC //TX_NOISE_TH_6 +379 0x0050 //TX_MINENOISE_TH +380 0xD508 //TX_MORENS_TFMASK_TH +381 0x0001 //TX_DRC_QUIET_FLOOR +382 0x3A98 //TX_RATIODTL_CUT_TH +383 0x07D0 //TX_DT_CUT_K1 +384 0x0666 //TX_OUT_ENER_S_TH_CLEAN +385 0x0666 //TX_OUT_ENER_S_TH_LESSCLEAN +386 0x0333 //TX_OUT_ENER_S_TH_NOISY +387 0x019A //TX_OUT_ENER_TH_NOISE +388 0x0333 //TX_OUT_ENER_TH_SPEECH +389 0x2000 //TX_SN_NPB_GAIN +390 0x0000 //TX_NN_NPB_GAIN +391 0x7FFF //TX_POST_MASK_SUP_HSNE +392 0x1388 //TX_TAIL_DET_TH +393 0x4000 //TX_B_LESSCUT_RTO_WTA +394 0x0000 //TX_MEL_G_R +395 0x0080 //TX_SUPHIGH_TH +396 0x0000 //TX_MASK_G_R +397 0x0002 //TX_EXTRA_NS_L +398 0x1800 //TX_C_POST_FLT_MASK +399 0x7FFF //TX_A_POST_FLT_WNS +400 0x0148 //TX_MIN_G_LOW300HZ +401 0x0005 //TX_MAXLEVEL_CNG +402 0x00B4 //TX_STN_NOISE_TH +403 0x4000 //TX_POST_MASK_SUP +404 0x7FFF //TX_POST_MASK_ADJUST +405 0x00C8 //TX_NS_ENOISE_MIC0_TH +406 0x0050 //TX_MINENOISE_MIC0_TH +407 0x012C //TX_MINENOISE_MIC0_S_TH +408 0x4000 //TX_MIN_G_CTRL_SSNS +409 0x0000 //TX_METAL_RTO_THR +410 0x4848 //TX_NS_FP_K_METAL +411 0x3A98 //TX_NOISEDET_BOOST_TH +412 0x0FA0 //TX_NSMOOTH_TH +413 0x0000 //TX_NS_RESRV_8 +414 0x1800 //TX_RHO_UPB +415 0x0BB8 //TX_N_HOLD_HS +416 0x0050 //TX_N_RHO_BFR0 +417 0x7FFF //TX_LAMBDA_ARSP_EST +418 0x0100 //TX_EXTRA_GAIN_MICBLOCK +419 0x0CCD //TX_THR_STD_NSR +420 0x019A //TX_THR_STD_PLH +421 0x2AF8 //TX_N_HOLD_STD +422 0x0066 //TX_THR_STD_RHO +423 0x2000 //TX_BF_RESET_THR_HS +424 0x09C4 //TX_SB_RTO_MEAN_TH +425 0x0000 //TX_SB_RHO_MEAN_TH_NTALK +426 0x3800 //TX_SB_RTO_MEAN_TH_ABN +427 0x2EE0 //TX_SB_RTO_MEAN_TH_RUB +428 0x0000 //TX_WTA_EN_RTO_TH +429 0x0000 //TX_TOP_ENER_TH_F +430 0x0000 //TX_DESIRED_TALK_HOLDT +431 0x0800 //TX_MIC_BLOCK_FACTOR +432 0x0000 //TX_NSEST_BFRLRNRDC +433 0x0000 //TX_THR_POST_FLT_HS +434 0x0010 //TX_HS_VAD_BIN +435 0x2666 //TX_THR_VAD_HS +436 0x2CCD //TX_MEAN_RTO_MIN_TH2 +437 0x0032 //TX_SILENCE_T +438 0x0000 //TX_A_POST_FLT_WTA +439 0x799A //TX_LAMBDA_PFLT_WTA +440 0x0000 //TX_SB_RHO_MEAN2_TH +441 0x0190 //TX_SB_RHO_MEAN3_TH +442 0x0000 //TX_HS_RESRV_4 +443 0x0000 //TX_HS_RESRV_5 +444 0x003C //TX_DOA_VAD_THR_1 +445 0x0000 //TX_DOA_VAD_THR_2 +446 0x0028 //TX_DOA_VAD_THR1_0 +447 0x0028 //TX_DOA_VAD_THR1_1 +448 0x0000 //TX_SRC_DOA_RNG_LOW_0A +449 0x00B4 //TX_SRC_DOA_RNG_HIGH_0A +450 0x005A //TX_DFLT_SRC_DOA_0A +451 0x0000 //TX_SRC_DOA_RNG_LOW_0B +452 0x0000 //TX_SRC_DOA_RNG_HIGH_0B +453 0x0000 //TX_DFLT_SRC_DOA_0B +454 0x0000 //TX_SRC_DOA_RNG_LOW_0C +455 0x0000 //TX_SRC_DOA_RNG_HIGH_0C +456 0x0000 //TX_DFLT_SRC_DOA_0C +457 0x0000 //TX_SRC_DOA_RNG_LOW_0D +458 0x0000 //TX_SRC_DOA_RNG_HIGH_0D +459 0x0000 //TX_DFLT_SRC_DOA_0D +460 0x0000 //TX_SRC_DOA_RNG_LOW_1A +461 0x00B4 //TX_SRC_DOA_RNG_HIGH_1A +462 0x005A //TX_DFLT_SRC_DOA_1A +463 0x0000 //TX_SRC_DOA_RNG_LOW_1B +464 0x00B4 //TX_SRC_DOA_RNG_HIGH_1B +465 0x005A //TX_DFLT_SRC_DOA_1B +466 0x0000 //TX_SRC_DOA_RNG_LOW_1C +467 0x00B4 //TX_SRC_DOA_RNG_HIGH_1C +468 0x005A //TX_DFLT_SRC_DOA_1C +469 0x0000 //TX_SRC_DOA_RNG_LOW_1D +470 0x00B4 //TX_SRC_DOA_RNG_HIGH_1D +471 0x005A //TX_DFLT_SRC_DOA_1D +472 0x0100 //TX_BF_HOLDOFF_T +473 0x7FFF //TX_DOA_COST_FACTOR +474 0x4000 //TX_MAINTOREFR_TH0 +475 0x071C //TX_DOA_TRK_THR +476 0x012C //TX_DOA_TRACK_HT +477 0x0200 //TX_N1_HOLD_HF +478 0x0100 //TX_N2_HOLD_HF +479 0x3000 //TX_BF_RESET_THR_HF +480 0x7333 //TX_DOA_SMOOTH +481 0x0800 //TX_MU_BF +482 0x0800 //TX_BF_MU_LF_B2 +483 0x0040 //TX_BF_FC_END_BIN_B2 +484 0x0020 //TX_BF_FC_END_BIN +485 0x0000 //TX_HF_RESRV_25 +486 0x0000 //TX_HF_RESRV_26 +487 0x0007 //TX_N_DOA_SEED +488 0x0001 //TX_FINE_DOA_SEARCH_FLG +489 0x0000 //TX_HF_RESRV_27 +490 0x038E //TX_DLT_SRC_DOA_RNG +491 0x0200 //TX_BF_MU_LF +492 0x0000 //TX_DFLT_SRC_LOC_0 +493 0x7FFF //TX_DFLT_SRC_LOC_1 +494 0x0000 //TX_DFLT_SRC_LOC_2 +495 0x038E //TX_DOA_TRACK_VADTH +496 0x0000 //TX_DOA_TRACK_NEW +497 0x0230 //TX_NOR_OFF_THR +498 0x0CCD //TX_MORE_ON_700HZ_THR +499 0x0000 //TX_MU_BF_ADPT_NS +500 0x0000 //TX_ADAPT_LEN +501 0x2000 //TX_MORE_SNS +502 0x0000 //TX_NOR_OFF_TH1 +503 0x0000 //TX_WIDE_MASK_TH +504 0x4650 //TX_SUBSNRATIOHIGH4MEANBCK_THR +505 0x4000 //TX_C_POST_FLT_CUT +506 0x2000 //TX_RADIODTLV +507 0x0320 //TX_POWER_LINEIN_TH +508 0x0014 //TX_FE_VADCOUNT_TH_FC +509 0x000A //TX_ECHO_SUPP_FC +510 0x0C80 //TX_ECHO_TH +511 0x6666 //TX_MIC_TO_BFGAIN +512 0x0000 //TX_MICTOBFGAIN0 +513 0x0000 //TX_FASTMUE_TH +514 0x3000 //TX_DEREVERB_LF_MU +515 0x34CD //TX_DEREVERB_HF_MU +516 0x0007 //TX_DEREVERB_DELAY +517 0x0004 //TX_DEREVERB_COEF_LEN +518 0x0003 //TX_DEREVERB_DNR +519 0x0000 //TX_DEREVERB_ALPHA +520 0x0000 //TX_DEREVERB_BETA +521 0x3A98 //TX_GSC_RTOL_TH +522 0x3A98 //TX_GSC_RTOH_TH +523 0x7E2C //TX_WIDE2_MEANHTH +524 0x0000 //TX_DR_RESRV_5 +525 0x0000 //TX_DR_RESRV_6 +526 0x0000 //TX_DR_RESRV_7 +527 0x0000 //TX_DR_RESRV_8 +528 0x1333 //TX_WIND_MARK_TH +529 0x399A //TX_CORR_THR +530 0x0004 //TX_SNR_THR +531 0x0010 //TX_ENGY_THR +532 0x1770 //TX_CORR_HIGH_TH +533 0x6000 //TX_ENGY_THR_2 +534 0x3400 //TX_MEAN_RTO_THR +535 0x0028 //TX_WNS_ENOISE_MIC0_TH +536 0x3000 //TX_RATIOMICL_TH +537 0x64CD //TX_CALIG_HS +538 0x0000 //TX_LVL_CTRL +539 0x0014 //TX_WIND_SUPRTO +540 0x000A //TX_WNS_MIN_G +541 0x0000 //TX_WNS_B_POST_FLT +542 0x2800 //TX_RATIOMICH_TH +543 0xD120 //TX_WIND_INBEAM_L_TH +544 0x0FA0 //TX_WIND_INBEAM_H_TH +545 0x2000 //TX_WNS_RESRV_0 +546 0x59D8 //TX_WNS_RESRV_1 +547 0x0000 //TX_WNS_RESRV_2 +548 0x0000 //TX_WNS_RESRV_3 +549 0x0000 //TX_WNS_RESRV_4 +550 0x0000 //TX_WNS_RESRV_5 +551 0x0000 //TX_WNS_RESRV_6 +552 0x0000 //TX_BVE_NOISE_FLOOR_0 +553 0x0070 //TX_BVE_NOISE_FLOOR_1 +554 0x0070 //TX_BVE_NOISE_FLOOR_2 +555 0x0010 //TX_BVE_NOISE_FLOOR_3 +556 0x0070 //TX_BVE_NOISE_FLOOR_4 +557 0x00B0 //TX_BVE_NOISE_FLOOR_5 +558 0x0E66 //TX_BVE_NOISE_FLOOR_6 +559 0x0050 //TX_BVE_NOISE_FLOOR_7 +560 0x770A //TX_BVE_NOISE_FLOOR_8 +561 0x0000 //TX_BVE_NOISE_FLOOR_9 +562 0x0000 //TX_BVE_IN_N +563 0x0000 //TX_BVE_OUT_N +564 0x0000 //TX_BVE_MICALPHA_DOWN +565 0x0000 //TX_PB_RESRV_1 +566 0x0020 //TX_FDEQ_SUBNUM +567 0x4848 //TX_FDEQ_GAIN_0 +568 0x4848 //TX_FDEQ_GAIN_1 +569 0x4850 //TX_FDEQ_GAIN_2 +570 0x5050 //TX_FDEQ_GAIN_3 +571 0x4848 //TX_FDEQ_GAIN_4 +572 0x4850 //TX_FDEQ_GAIN_5 +573 0x5261 //TX_FDEQ_GAIN_6 +574 0x5C4C //TX_FDEQ_GAIN_7 +575 0x4C4E //TX_FDEQ_GAIN_8 +576 0x484C //TX_FDEQ_GAIN_9 +577 0x4E50 //TX_FDEQ_GAIN_10 +578 0x5355 //TX_FDEQ_GAIN_11 +579 0x5B5F //TX_FDEQ_GAIN_12 +580 0x5F84 //TX_FDEQ_GAIN_13 +581 0x8476 //TX_FDEQ_GAIN_14 +582 0x6A71 //TX_FDEQ_GAIN_15 +583 0x4848 //TX_FDEQ_GAIN_16 +584 0x4848 //TX_FDEQ_GAIN_17 +585 0x4848 //TX_FDEQ_GAIN_18 +586 0x4848 //TX_FDEQ_GAIN_19 +587 0x4848 //TX_FDEQ_GAIN_20 +588 0x4848 //TX_FDEQ_GAIN_21 +589 0x4848 //TX_FDEQ_GAIN_22 +590 0x4848 //TX_FDEQ_GAIN_23 +591 0x0202 //TX_FDEQ_BIN_0 +592 0x0203 //TX_FDEQ_BIN_1 +593 0x0303 //TX_FDEQ_BIN_2 +594 0x0304 //TX_FDEQ_BIN_3 +595 0x0405 //TX_FDEQ_BIN_4 +596 0x0506 //TX_FDEQ_BIN_5 +597 0x0708 //TX_FDEQ_BIN_6 +598 0x090A //TX_FDEQ_BIN_7 +599 0x0B0C //TX_FDEQ_BIN_8 +600 0x0D0E //TX_FDEQ_BIN_9 +601 0x1013 //TX_FDEQ_BIN_10 +602 0x1719 //TX_FDEQ_BIN_11 +603 0x1B1E //TX_FDEQ_BIN_12 +604 0x1E1E //TX_FDEQ_BIN_13 +605 0x1E28 //TX_FDEQ_BIN_14 +606 0x284A //TX_FDEQ_BIN_15 +607 0x0000 //TX_FDEQ_BIN_16 +608 0x0000 //TX_FDEQ_BIN_17 +609 0x0000 //TX_FDEQ_BIN_18 +610 0x0000 //TX_FDEQ_BIN_19 +611 0x0000 //TX_FDEQ_BIN_20 +612 0x0000 //TX_FDEQ_BIN_21 +613 0x0000 //TX_FDEQ_BIN_22 +614 0x0000 //TX_FDEQ_BIN_23 +615 0x0000 //TX_FDEQ_PADDING +616 0x0020 //TX_PREEQ_SUBNUM_MIC0 +617 0x4848 //TX_PREEQ_GAIN_MIC0_0 +618 0x4848 //TX_PREEQ_GAIN_MIC0_1 +619 0x4848 //TX_PREEQ_GAIN_MIC0_2 +620 0x4848 //TX_PREEQ_GAIN_MIC0_3 +621 0x4848 //TX_PREEQ_GAIN_MIC0_4 +622 0x4848 //TX_PREEQ_GAIN_MIC0_5 +623 0x4848 //TX_PREEQ_GAIN_MIC0_6 +624 0x4848 //TX_PREEQ_GAIN_MIC0_7 +625 0x4848 //TX_PREEQ_GAIN_MIC0_8 +626 0x4848 //TX_PREEQ_GAIN_MIC0_9 +627 0x4848 //TX_PREEQ_GAIN_MIC0_10 +628 0x4848 //TX_PREEQ_GAIN_MIC0_11 +629 0x4848 //TX_PREEQ_GAIN_MIC0_12 +630 0x4848 //TX_PREEQ_GAIN_MIC0_13 +631 0x4848 //TX_PREEQ_GAIN_MIC0_14 +632 0x4848 //TX_PREEQ_GAIN_MIC0_15 +633 0x4848 //TX_PREEQ_GAIN_MIC0_16 +634 0x4848 //TX_PREEQ_GAIN_MIC0_17 +635 0x4848 //TX_PREEQ_GAIN_MIC0_18 +636 0x4848 //TX_PREEQ_GAIN_MIC0_19 +637 0x4848 //TX_PREEQ_GAIN_MIC0_20 +638 0x4848 //TX_PREEQ_GAIN_MIC0_21 +639 0x4848 //TX_PREEQ_GAIN_MIC0_22 +640 0x4848 //TX_PREEQ_GAIN_MIC0_23 +641 0x0202 //TX_PREEQ_BIN_MIC0_0 +642 0x0203 //TX_PREEQ_BIN_MIC0_1 +643 0x0303 //TX_PREEQ_BIN_MIC0_2 +644 0x0304 //TX_PREEQ_BIN_MIC0_3 +645 0x0405 //TX_PREEQ_BIN_MIC0_4 +646 0x0506 //TX_PREEQ_BIN_MIC0_5 +647 0x0708 //TX_PREEQ_BIN_MIC0_6 +648 0x090A //TX_PREEQ_BIN_MIC0_7 +649 0x0B0C //TX_PREEQ_BIN_MIC0_8 +650 0x0D0E //TX_PREEQ_BIN_MIC0_9 +651 0x1013 //TX_PREEQ_BIN_MIC0_10 +652 0x1719 //TX_PREEQ_BIN_MIC0_11 +653 0x1B1E //TX_PREEQ_BIN_MIC0_12 +654 0x1E1E //TX_PREEQ_BIN_MIC0_13 +655 0x1E28 //TX_PREEQ_BIN_MIC0_14 +656 0x3042 //TX_PREEQ_BIN_MIC0_15 +657 0x0000 //TX_PREEQ_BIN_MIC0_16 +658 0x0000 //TX_PREEQ_BIN_MIC0_17 +659 0x0000 //TX_PREEQ_BIN_MIC0_18 +660 0x0000 //TX_PREEQ_BIN_MIC0_19 +661 0x0000 //TX_PREEQ_BIN_MIC0_20 +662 0x0000 //TX_PREEQ_BIN_MIC0_21 +663 0x0000 //TX_PREEQ_BIN_MIC0_22 +664 0x0000 //TX_PREEQ_BIN_MIC0_23 +665 0x0020 //TX_PREEQ_SUBNUM_MIC1 +666 0x4848 //TX_PREEQ_GAIN_MIC1_0 +667 0x4848 //TX_PREEQ_GAIN_MIC1_1 +668 0x4848 //TX_PREEQ_GAIN_MIC1_2 +669 0x4848 //TX_PREEQ_GAIN_MIC1_3 +670 0x4848 //TX_PREEQ_GAIN_MIC1_4 +671 0x4848 //TX_PREEQ_GAIN_MIC1_5 +672 0x494A //TX_PREEQ_GAIN_MIC1_6 +673 0x494A //TX_PREEQ_GAIN_MIC1_7 +674 0x4B4C //TX_PREEQ_GAIN_MIC1_8 +675 0x4D4E //TX_PREEQ_GAIN_MIC1_9 +676 0x4F52 //TX_PREEQ_GAIN_MIC1_10 +677 0x5458 //TX_PREEQ_GAIN_MIC1_11 +678 0x5B62 //TX_PREEQ_GAIN_MIC1_12 +679 0x6A66 //TX_PREEQ_GAIN_MIC1_13 +680 0x543E //TX_PREEQ_GAIN_MIC1_14 +681 0x3B38 //TX_PREEQ_GAIN_MIC1_15 +682 0x4848 //TX_PREEQ_GAIN_MIC1_16 +683 0x4848 //TX_PREEQ_GAIN_MIC1_17 +684 0x4848 //TX_PREEQ_GAIN_MIC1_18 +685 0x4848 //TX_PREEQ_GAIN_MIC1_19 +686 0x4848 //TX_PREEQ_GAIN_MIC1_20 +687 0x4848 //TX_PREEQ_GAIN_MIC1_21 +688 0x4848 //TX_PREEQ_GAIN_MIC1_22 +689 0x4848 //TX_PREEQ_GAIN_MIC1_23 +690 0x0202 //TX_PREEQ_BIN_MIC1_0 +691 0x0203 //TX_PREEQ_BIN_MIC1_1 +692 0x0303 //TX_PREEQ_BIN_MIC1_2 +693 0x0304 //TX_PREEQ_BIN_MIC1_3 +694 0x0405 //TX_PREEQ_BIN_MIC1_4 +695 0x0506 //TX_PREEQ_BIN_MIC1_5 +696 0x0708 //TX_PREEQ_BIN_MIC1_6 +697 0x090A //TX_PREEQ_BIN_MIC1_7 +698 0x0B0C //TX_PREEQ_BIN_MIC1_8 +699 0x0D0E //TX_PREEQ_BIN_MIC1_9 +700 0x1013 //TX_PREEQ_BIN_MIC1_10 +701 0x1719 //TX_PREEQ_BIN_MIC1_11 +702 0x1B1E //TX_PREEQ_BIN_MIC1_12 +703 0x1E1E //TX_PREEQ_BIN_MIC1_13 +704 0x1E28 //TX_PREEQ_BIN_MIC1_14 +705 0x3042 //TX_PREEQ_BIN_MIC1_15 +706 0x0000 //TX_PREEQ_BIN_MIC1_16 +707 0x0000 //TX_PREEQ_BIN_MIC1_17 +708 0x0000 //TX_PREEQ_BIN_MIC1_18 +709 0x0000 //TX_PREEQ_BIN_MIC1_19 +710 0x0000 //TX_PREEQ_BIN_MIC1_20 +711 0x0000 //TX_PREEQ_BIN_MIC1_21 +712 0x0000 //TX_PREEQ_BIN_MIC1_22 +713 0x0000 //TX_PREEQ_BIN_MIC1_23 +714 0x0020 //TX_PREEQ_SUBNUM_MIC2 +715 0x4848 //TX_PREEQ_GAIN_MIC2_0 +716 0x4848 //TX_PREEQ_GAIN_MIC2_1 +717 0x4848 //TX_PREEQ_GAIN_MIC2_2 +718 0x4848 //TX_PREEQ_GAIN_MIC2_3 +719 0x4848 //TX_PREEQ_GAIN_MIC2_4 +720 0x4848 //TX_PREEQ_GAIN_MIC2_5 +721 0x4848 //TX_PREEQ_GAIN_MIC2_6 +722 0x4848 //TX_PREEQ_GAIN_MIC2_7 +723 0x4848 //TX_PREEQ_GAIN_MIC2_8 +724 0x4848 //TX_PREEQ_GAIN_MIC2_9 +725 0x4848 //TX_PREEQ_GAIN_MIC2_10 +726 0x4848 //TX_PREEQ_GAIN_MIC2_11 +727 0x4644 //TX_PREEQ_GAIN_MIC2_12 +728 0x4240 //TX_PREEQ_GAIN_MIC2_13 +729 0x4041 //TX_PREEQ_GAIN_MIC2_14 +730 0x455E //TX_PREEQ_GAIN_MIC2_15 +731 0x4848 //TX_PREEQ_GAIN_MIC2_16 +732 0x4848 //TX_PREEQ_GAIN_MIC2_17 +733 0x4848 //TX_PREEQ_GAIN_MIC2_18 +734 0x4848 //TX_PREEQ_GAIN_MIC2_19 +735 0x4848 //TX_PREEQ_GAIN_MIC2_20 +736 0x4848 //TX_PREEQ_GAIN_MIC2_21 +737 0x4848 //TX_PREEQ_GAIN_MIC2_22 +738 0x4848 //TX_PREEQ_GAIN_MIC2_23 +739 0x0202 //TX_PREEQ_BIN_MIC2_0 +740 0x0203 //TX_PREEQ_BIN_MIC2_1 +741 0x0303 //TX_PREEQ_BIN_MIC2_2 +742 0x0304 //TX_PREEQ_BIN_MIC2_3 +743 0x0405 //TX_PREEQ_BIN_MIC2_4 +744 0x0506 //TX_PREEQ_BIN_MIC2_5 +745 0x0708 //TX_PREEQ_BIN_MIC2_6 +746 0x090A //TX_PREEQ_BIN_MIC2_7 +747 0x0B0C //TX_PREEQ_BIN_MIC2_8 +748 0x0D0E //TX_PREEQ_BIN_MIC2_9 +749 0x1013 //TX_PREEQ_BIN_MIC2_10 +750 0x1719 //TX_PREEQ_BIN_MIC2_11 +751 0x1B1E //TX_PREEQ_BIN_MIC2_12 +752 0x1E1E //TX_PREEQ_BIN_MIC2_13 +753 0x1E28 //TX_PREEQ_BIN_MIC2_14 +754 0x363C //TX_PREEQ_BIN_MIC2_15 +755 0x0000 //TX_PREEQ_BIN_MIC2_16 +756 0x0000 //TX_PREEQ_BIN_MIC2_17 +757 0x0000 //TX_PREEQ_BIN_MIC2_18 +758 0x0000 //TX_PREEQ_BIN_MIC2_19 +759 0x0000 //TX_PREEQ_BIN_MIC2_20 +760 0x0000 //TX_PREEQ_BIN_MIC2_21 +761 0x0000 //TX_PREEQ_BIN_MIC2_22 +762 0x0000 //TX_PREEQ_BIN_MIC2_23 +763 0x0006 //TX_MASKING_ABILITY +764 0x0800 //TX_NND_WEIGHT +765 0x0050 //TX_MIC_CALIBRATION_0 +766 0x0065 //TX_MIC_CALIBRATION_1 +767 0x0050 //TX_MIC_CALIBRATION_2 +768 0x0050 //TX_MIC_CALIBRATION_3 +769 0x0046 //TX_MIC_PWR_BIAS_0 +770 0x0046 //TX_MIC_PWR_BIAS_1 +771 0x0046 //TX_MIC_PWR_BIAS_2 +772 0x0046 //TX_MIC_PWR_BIAS_3 +773 0x0000 //TX_GAIN_LIMIT_0 +774 0x000F //TX_GAIN_LIMIT_1 +775 0x000F //TX_GAIN_LIMIT_2 +776 0x000F //TX_GAIN_LIMIT_3 +777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN +778 0x7FDE //TX_BVE_VAD0_ALPHAUP +779 0x7F3A //TX_BVE_VAD0_ALPHADOWN +780 0x2000 //TX_BVE_GAINWEIGHT_NOFEVADLI +781 0x7F5B //TX_BVE_FEVADLI_ALPHA +782 0x7F19 //TX_BVE_NOVAD0_ALPHAUP +783 0x0800 //TX_TDDRC_ALPHA_UP_01 +784 0x0800 //TX_TDDRC_ALPHA_UP_02 +785 0x0800 //TX_TDDRC_ALPHA_UP_03 +786 0x0800 //TX_TDDRC_ALPHA_UP_04 +787 0x7EB8 //TX_TDDRC_ALPHA_DWN_01 +788 0x7EB8 //TX_TDDRC_ALPHA_DWN_02 +789 0x7EB8 //TX_TDDRC_ALPHA_DWN_03 +790 0x7EB8 //TX_TDDRC_ALPHA_DWN_04 +791 0x7FFF //TX_TDDRC_TD_DRC_LIMIT +792 0x0800 //TX_TDDRC_POST_LIMIT_GAIN +793 0x0000 //TX_TDDRC_RESRV_0 +794 0x0000 //TX_TDDRC_RESRV_1 +795 0x0018 //TX_FDDRC_BAND_MARGIN_0 +796 0x0030 //TX_FDDRC_BAND_MARGIN_1 +797 0x0050 //TX_FDDRC_BAND_MARGIN_2 +798 0x0080 //TX_FDDRC_BAND_MARGIN_3 +799 0x0007 //TX_FDDRC_BLOCK_EXP +800 0x5000 //TX_FDDRC_THRD_2_0 +801 0x5000 //TX_FDDRC_THRD_2_1 +802 0x5000 //TX_FDDRC_THRD_2_2 +803 0x5000 //TX_FDDRC_THRD_2_3 +804 0x6400 //TX_FDDRC_THRD_3_0 +805 0x6400 //TX_FDDRC_THRD_3_1 +806 0x6400 //TX_FDDRC_THRD_3_2 +807 0x6400 //TX_FDDRC_THRD_3_3 +808 0x2000 //TX_FDDRC_SLANT_0_0 +809 0x2000 //TX_FDDRC_SLANT_0_1 +810 0x2000 //TX_FDDRC_SLANT_0_2 +811 0x2000 //TX_FDDRC_SLANT_0_3 +812 0x5333 //TX_FDDRC_SLANT_1_0 +813 0x5333 //TX_FDDRC_SLANT_1_1 +814 0x5333 //TX_FDDRC_SLANT_1_2 +815 0x5333 //TX_FDDRC_SLANT_1_3 +816 0x0010 //TX_DEADMIC_SILENCE_TH +817 0x0600 //TX_MIC_DEGRADE_TH +818 0x0078 //TX_DEADMIC_CNT +819 0x0078 //TX_MIC_DEGRADE_CNT +820 0x0000 //TX_FDDRC_RESRV_4 +821 0x0000 //TX_FDDRC_RESRV_5 +822 0x0000 //TX_FDDRC_RESRV_6 +823 0x7FFF //TX_KS_NOISEPASTE_FACTOR +824 0x0001 //TX_KS_CONFIG +825 0x7FFF //TX_KS_GAIN_MIN +826 0x0000 //TX_KS_RESRV_0 +827 0x0000 //TX_KS_RESRV_1 +828 0x0000 //TX_KS_RESRV_2 +829 0x7C00 //TX_LAMBDA_PKA_FP +830 0x2000 //TX_TPKA_FP +831 0x0080 //TX_MIN_G_FP +832 0x2000 //TX_MAX_G_FP +833 0x4848 //TX_FFP_FP_K_METAL +834 0x4000 //TX_A_POST_FLT_FP +835 0x0F5C //TX_RTO_OUTBEAM_TH +836 0x4CCD //TX_TPKA_FP_THD +837 0x0000 //TX_MAX_G_FP_BLK +838 0x0000 //TX_FFP_FADEIN +839 0x0000 //TX_FFP_FADEOUT +840 0x0000 //TX_WHISPERCTH +841 0x0000 //TX_WHISPERHOLDT +842 0x0000 //TX_WHISP_ENTHH +843 0x0000 //TX_WHISP_ENTHL +844 0x0000 //TX_WHISP_RTOTH +845 0x0000 //TX_WHISP_RTOTH2 +846 0x0096 //TX_MUTE_PERIOD +847 0x0000 //TX_FADE_IN_PERIOD +848 0x0100 //TX_FFP_RESRV_2 +849 0x0020 //TX_FFP_RESRV_3 +850 0x0000 //TX_FFP_RESRV_4 +851 0x0000 //TX_FFP_RESRV_5 +852 0x0000 //TX_FFP_RESRV_6 +853 0x0002 //TX_FILTINDX +854 0x0001 //TX_TDDRC_THRD_0 +855 0x0002 //TX_TDDRC_THRD_1 +856 0x1000 //TX_TDDRC_THRD_2 +857 0x1000 //TX_TDDRC_THRD_3 +858 0x6000 //TX_TDDRC_SLANT_0 +859 0x6000 //TX_TDDRC_SLANT_1 +860 0x0800 //TX_TDDRC_ALPHA_UP_00 +861 0x7EB8 //TX_TDDRC_ALPHA_DWN_00 +862 0x0000 //TX_TDDRC_HMNC_FLAG +863 0x199A //TX_TDDRC_HMNC_GAIN +864 0x0000 //TX_TDDRC_SMT_FLAG +865 0x0CCD //TX_TDDRC_SMT_W +866 0x1380 //TX_TDDRC_DRC_GAIN +867 0x7FFF //TX_TDDRC_LMT_THRD +868 0x0000 //TX_TDDRC_LMT_ALPHA +869 0x0000 //TX_TFMASKLTH +870 0x0000 //TX_TFMASKLTHL +871 0x0CCD //TX_TFMASKHTH +872 0x0CCD //TX_TFMASKLTH_BINVAD +873 0xF333 //TX_TFMASKLTH_NS_EST +874 0x2CCD //TX_TFMASKLTH_DOA +875 0xECCD //TX_TFMASKTH_BLESSCUT +876 0x1000 //TX_B_LESSCUT_RTO_MASK +877 0x3800 //TX_SB_RHO_MEAN_TH_ABN +878 0x2000 //TX_B_POST_FLT_MASK +879 0x0000 //TX_B_POST_FLT_MASK1 +880 0x5333 //TX_GAIN_WIND_MASK +881 0x7FFF //TX_TFMASK_BFSTRICT_MUSIC +882 0x0000 //TX_TFMASK_BFSTRICT_NOMUSIC +883 0x7333 //TX_FASTNS_OUTIN_TH +884 0x0CCD //TX_FASTNS_TFMASK_TH +885 0x0CCD //TX_FASTNS_TFMASKBIN_TH1 +886 0x0CCD //TX_FASTNS_TFMASKBIN_TH2 +887 0x0CCD //TX_FASTNS_TFMASKBIN_TH3 +888 0x00C8 //TX_FASTNS_ARSPC_TH +889 0xC000 //TX_FASTNS_MASK5_TH +890 0x4848 //TX_POSTSSA_MIN_G_VR_MASK +891 0x4000 //TX_A_LESSCUT_RTO_MASK +892 0x1770 //TX_FASTNS_NOISETH +893 0xC000 //TX_FASTNS_SSA_THLFL +894 0xC000 //TX_FASTNS_SSA_THHFL +895 0xCCCC //TX_FASTNS_SSA_THLFH +896 0xD999 //TX_FASTNS_SSA_THHFH +897 0x2379 //TX_SENDFUNC_REG_MICMUTE +898 0x0020 //TX_SENDFUNC_REG_MICMUTE1 +899 0x0320 //TX_MICMUTE_RATIO_THR +900 0x01C2 //TX_MICMUTE_AMP_THR +901 0x0004 //TX_MICMUTE_HPF_IND +902 0x00C0 //TX_MICMUTE_LOG_EYR_TH +903 0x0008 //TX_MICMUTE_CVG_TIME +904 0x0008 //TX_MICMUTE_RELEASE_TIME +905 0x0E00 //TX_MIC_VOLUME_MIC0MUTE +906 0x0020 //TX_MICMUTE_EPD_OFFSET_0 +907 0x001E //TX_MICMUTE_FRQ_AEC_L +908 0x7999 //TX_MICMUTE_EAD_THR +909 0x7FFF //TX_MICMUTE_LAMBDA_CB_NLE +910 0x7FFF //TX_MICMUTE_LAMBDA_RE_EST +911 0x7918 //TX_DTD_THR1_MICMUTE_0 +912 0x7000 //TX_DTD_THR1_MICMUTE_1 +913 0x3A98 //TX_DTD_THR1_MICMUTE_2 +914 0x32C8 //TX_DTD_THR1_MICMUTE_3 +915 0x6CCC //TX_DTD_THR2_MICMUTE_0 +916 0x0400 //TX_MICMUTE_MIN_EQ_RE_EST_0 +917 0x0400 //TX_MICMUTE_MIN_EQ_RE_EST_1 +918 0x1000 //TX_MICMUTE_MIN_EQ_RE_EST_2 +919 0x7FFF //TX_MICMUTE_MIN_EQ_RE_EST_3 +920 0x7FFF //TX_MICMUTE_MIN_EQ_RE_EST_4 +921 0x4000 //TX_MICMUTE_C_POST_FLT +922 0x03E8 //TX_MICMUTE_DT_CUT_K +923 0x0001 //TX_MICMUTE_DT_CUT_THR +924 0x03E8 //TX_MICMUTE_DT_CUT_K2 +925 0x0001 //TX_MICMUTE_DT_CUT_THR2 +926 0x0064 //TX_MICMUTE_DT2_HOLD_N +927 0x1000 //TX_MICMUTE_RATIODTH_THCUT +928 0x1000 //TX_MICMUTE_B_POST_FLT_ECHOL +929 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOH +930 0x0400 //TX_MICMUTE_C_POST_FLT_MASK +931 0x7999 //TX_MICMUTE_RATIODTL_CUT_TH +932 0x0258 //TX_MICMUTE_DT_CUT_K1 +933 0x0800 //TX_MICMUTE_N2_SN_EST +934 0xFC00 //TX_MICMUTE_THR_SN_EST_0 +935 0x001C //TX_MICMUTE_MIN_G_CTRL_0 +936 0x6000 //TX_MICMUTE_A_POST_FILT_S_0 +937 0x7000 //TX_MICMUTE_B_POST_FILT_0 +938 0x2710 //TX_MIC1RUB_AMP_THR +939 0x7FFF //TX_MIC1MUTE_RATIO_THR +940 0x0001 //TX_MIC1MUTE_AMP_THR +941 0x0008 //TX_MIC1MUTE_CVG_TIME +942 0x0008 //TX_MIC1MUTE_RELEASE_TIME +943 0x0100 //TX_AMS_RESRV_01 +944 0xE4A8 //TX_AMS_RESRV_02 +945 0x1770 //TX_AMS_RESRV_03 +946 0x0000 //TX_AMS_RESRV_04 +947 0x0000 //TX_AMS_RESRV_05 +948 0x0000 //TX_AMS_RESRV_06 +949 0x0000 //TX_AMS_RESRV_07 +950 0x0000 //TX_AMS_RESRV_08 +951 0x0000 //TX_AMS_RESRV_09 +952 0x0000 //TX_AMS_RESRV_10 +953 0x0000 //TX_AMS_RESRV_11 +954 0x0000 //TX_AMS_RESRV_12 +955 0x0000 //TX_AMS_RESRV_13 +956 0x0000 //TX_AMS_RESRV_14 +957 0x0000 //TX_AMS_RESRV_15 +958 0x0000 //TX_AMS_RESRV_16 +959 0x0000 //TX_AMS_RESRV_17 +960 0x0000 //TX_AMS_RESRV_18 +961 0x0000 //TX_AMS_RESRV_19 +#RX +0 0xA064 //RX_RECVFUNC_MODE_0 +1 0x0000 //RX_RECVFUNC_MODE_1 +2 0x0003 //RX_SAMPLINGFREQ_SIG +3 0x0003 //RX_SAMPLINGFREQ_PROC +4 0x000A //RX_FRAME_SZ +5 0x0000 //RX_DELAY_OPT +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +10 0x0800 //RX_PGA +11 0x7FFF //RX_A_HP +12 0x0000 //RX_B_PE +13 0x1800 //RX_THR_PITCH_DET_0 +14 0x1000 //RX_THR_PITCH_DET_1 +15 0x0800 //RX_THR_PITCH_DET_2 +16 0x0008 //RX_PITCH_BFR_LEN +17 0x0003 //RX_SBD_PITCH_DET +18 0x0100 //RX_PP_RESRV_0 +19 0x0020 //RX_PP_RESRV_1 +20 0x0400 //RX_N_SN_EST +21 0x000C //RX_N2_SN_EST +22 0x0003 //RX_NS_LVL_CTRL +23 0x9000 //RX_THR_SN_EST +24 0x7CCD //RX_LAMBDA_PFILT +25 0x000A //RX_FENS_RESRV_0 +26 0x0190 //RX_FENS_RESRV_1 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +30 0x0002 //RX_EXTRA_NS_L +31 0x0800 //RX_EXTRA_NS_A +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +35 0x199A //RX_A_POST_FLT +36 0x0000 //RX_LMT_THRD +37 0x4000 //RX_LMT_ALPHA +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +111 0x0000 //RX_FILTINDX +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +125 0x7C00 //RX_LAMBDA_PKA_FP +126 0x2000 //RX_TPKA_FP +127 0x2000 //RX_MIN_G_FP +128 0x0080 //RX_MAX_G_FP +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +131 0x0000 //RX_MAXLEVEL_CNG +132 0x3000 //RX_BWE_UV_TH +133 0x3000 //RX_BWE_UV_TH2 +134 0x1800 //RX_BWE_UV_TH3 +135 0x1000 //RX_BWE_V_TH +136 0x04CD //RX_BWE_GAIN1_V_TH1 +137 0x0F33 //RX_BWE_GAIN1_V_TH2 +138 0x7333 //RX_BWE_UV_EQ +139 0x199A //RX_BWE_V_EQ +140 0x7333 //RX_BWE_TONE_TH +141 0x0004 //RX_BWE_UV_HOLD_T +142 0x6CCD //RX_BWE_GAIN2_ALPHA +143 0x799A //RX_BWE_GAIN3_ALPHA +144 0x001E //RX_BWE_CUTOFF +145 0x3000 //RX_BWE_GAINFILL +146 0x3200 //RX_BWE_MAXTH_TONE +147 0x2000 //RX_BWE_EQ_0 +148 0x2000 //RX_BWE_EQ_1 +149 0x2000 //RX_BWE_EQ_2 +150 0x2000 //RX_BWE_EQ_3 +151 0x2000 //RX_BWE_EQ_4 +152 0x2000 //RX_BWE_EQ_5 +153 0x2000 //RX_BWE_EQ_6 +154 0x0000 //RX_BWE_RESRV_0 +155 0x0000 //RX_BWE_RESRV_1 +156 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#RX 2 +157 0xA064 //RX_RECVFUNC_MODE_0 +158 0x0000 //RX_RECVFUNC_MODE_1 +159 0x0003 //RX_SAMPLINGFREQ_SIG +160 0x0003 //RX_SAMPLINGFREQ_PROC +161 0x000A //RX_FRAME_SZ +162 0x0000 //RX_DELAY_OPT +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +167 0x0800 //RX_PGA +168 0x7FFF //RX_A_HP +169 0x0000 //RX_B_PE +170 0x1800 //RX_THR_PITCH_DET_0 +171 0x1000 //RX_THR_PITCH_DET_1 +172 0x0800 //RX_THR_PITCH_DET_2 +173 0x0008 //RX_PITCH_BFR_LEN +174 0x0003 //RX_SBD_PITCH_DET +175 0x0100 //RX_PP_RESRV_0 +176 0x0020 //RX_PP_RESRV_1 +177 0x0400 //RX_N_SN_EST +178 0x000C //RX_N2_SN_EST +179 0x0003 //RX_NS_LVL_CTRL +180 0x9000 //RX_THR_SN_EST +181 0x7CCD //RX_LAMBDA_PFILT +182 0x000A //RX_FENS_RESRV_0 +183 0x0190 //RX_FENS_RESRV_1 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +187 0x0002 //RX_EXTRA_NS_L +188 0x0800 //RX_EXTRA_NS_A +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +192 0x199A //RX_A_POST_FLT +193 0x0000 //RX_LMT_THRD +194 0x4000 //RX_LMT_ALPHA +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +268 0x0000 //RX_FILTINDX +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +282 0x7C00 //RX_LAMBDA_PKA_FP +283 0x2000 //RX_TPKA_FP +284 0x2000 //RX_MIN_G_FP +285 0x0080 //RX_MAX_G_FP +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +288 0x0000 //RX_MAXLEVEL_CNG +289 0x3000 //RX_BWE_UV_TH +290 0x3000 //RX_BWE_UV_TH2 +291 0x1800 //RX_BWE_UV_TH3 +292 0x1000 //RX_BWE_V_TH +293 0x04CD //RX_BWE_GAIN1_V_TH1 +294 0x0F33 //RX_BWE_GAIN1_V_TH2 +295 0x7333 //RX_BWE_UV_EQ +296 0x199A //RX_BWE_V_EQ +297 0x7333 //RX_BWE_TONE_TH +298 0x0004 //RX_BWE_UV_HOLD_T +299 0x6CCD //RX_BWE_GAIN2_ALPHA +300 0x799A //RX_BWE_GAIN3_ALPHA +301 0x001E //RX_BWE_CUTOFF +302 0x3000 //RX_BWE_GAINFILL +303 0x3200 //RX_BWE_MAXTH_TONE +304 0x2000 //RX_BWE_EQ_0 +305 0x2000 //RX_BWE_EQ_1 +306 0x2000 //RX_BWE_EQ_2 +307 0x2000 //RX_BWE_EQ_3 +308 0x2000 //RX_BWE_EQ_4 +309 0x2000 //RX_BWE_EQ_5 +310 0x2000 //RX_BWE_EQ_6 +311 0x0000 //RX_BWE_RESRV_0 +312 0x0000 //RX_BWE_RESRV_1 +313 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 + +#CASE_NAME BLUETOOTH-BT_HAC-VOICE_GENERIC-FB +#PARAM_MODE FULL +#PARAM_TYPE TX+2RX +#TOTAL_CUSTOM_STEP 7+7 +#TX +0 0x0001 //TX_OPERATION_MODE_0 +1 0x0001 //TX_OPERATION_MODE_1 +2 0x0033 //TX_PATCH_REG +3 0x4B7C //TX_SENDFUNC_MODE_0 +4 0x0001 //TX_SENDFUNC_MODE_1 +5 0x0003 //TX_NUM_MIC +6 0x0004 //TX_SAMPLINGFREQ_SIG +7 0x0004 //TX_SAMPLINGFREQ_PROC +8 0x000A //TX_FRAME_SZ_SIG +9 0x000A //TX_FRAME_SZ +10 0x0000 //TX_DELAY_OPT +11 0x0028 //TX_MAX_TAIL_LENGTH +12 0x0001 //TX_NUM_LOUTCHN +13 0x0001 //TX_MAXNUM_AECREF +14 0x0000 //TX_DBG_FUNC_REG +15 0x0000 //TX_DBG_FUNC_REG1 +16 0x0000 //TX_SYS_RESRV_0 +17 0x0000 //TX_SYS_RESRV_1 +18 0x0000 //TX_SYS_RESRV_2 +19 0x0000 //TX_SYS_RESRV_3 +20 0x0000 //TX_DIST2REF0 +21 0x00A4 //TX_DIST2REF1 +22 0x0017 //TX_DIST2REF_02 +23 0x0000 //TX_DIST2REF_03 +24 0x0000 //TX_DIST2REF_04 +25 0x0000 //TX_DIST2REF_05 +26 0x0000 //TX_MMIC +27 0x0FF7 //TX_PGA_0 +28 0x0FF7 //TX_PGA_1 +29 0x0FF7 //TX_PGA_2 +30 0x0000 //TX_PGA_3 +31 0x0000 //TX_PGA_4 +32 0x0000 //TX_PGA_5 +33 0x0001 //TX_MIC_PAIRS +34 0x0000 //TX_MIC_PAIRS_HS +35 0x0002 //TX_MICS_FOR_BF +36 0x0000 //TX_MIC_PAIRS_FORL1 +37 0x0002 //TX_MICS_OF_PAIR0 +38 0x0002 //TX_MICS_OF_PAIR1 +39 0x0002 //TX_MICS_OF_PAIR2 +40 0x0002 //TX_MICS_OF_PAIR3 +41 0x0002 //TX_MIC_DATA_SRC0 +42 0x0000 //TX_MIC_DATA_SRC1 +43 0x0001 //TX_MIC_DATA_SRC2 +44 0x0000 //TX_MIC_DATA_SRC3 +45 0x0000 //TX_MIC_PAIR_CH_04 +46 0x0000 //TX_MIC_PAIR_CH_05 +47 0x0000 //TX_MIC_PAIR_CH_10 +48 0x0000 //TX_MIC_PAIR_CH_11 +49 0x0000 //TX_MIC_PAIR_CH_12 +50 0x0000 //TX_MIC_PAIR_CH_13 +51 0x0000 //TX_MIC_PAIR_CH_14 +52 0x05DC //TX_HD_BIN_MASK +53 0x0010 //TX_HD_SUBAND_MASK +54 0x19A1 //TX_HD_FRAME_AVG_MASK +55 0x0320 //TX_HD_MIN_FRQ +56 0x1000 //TX_HD_ALPHA_PSD +57 0x1100 //TX_T_PHPR1 +58 0x0000 //TX_T_PHPR2 +59 0x0000 //TX_T_PTPR +60 0x0000 //TX_T_PNPR +61 0x0000 //TX_T_PAPR1 +62 0xEE6C //TX_T_PSDVAT +63 0x0800 //TX_CNT +64 0x4000 //TX_ANTI_HOWL_GAIN +65 0x0001 //TX_MICFORBFMARK_0 +66 0x0001 //TX_MICFORBFMARK_1 +67 0x0001 //TX_MICFORBFMARK_2 +68 0x0001 //TX_MICFORBFMARK_3 +69 0x0001 //TX_MICFORBFMARK_4 +70 0x0001 //TX_MICFORBFMARK_5 +71 0x0000 //TX_DIST2REF_10 +72 0x3B33 //TX_DIST2REF_11 +73 0x0A70 //TX_DIST2REF2 +74 0x0000 //TX_DIST2REF_13 +75 0x0000 //TX_DIST2REF_14 +76 0x0000 //TX_DIST2REF_15 +77 0x0000 //TX_DIST2REF_20 +78 0x0000 //TX_DIST2REF_21 +79 0x0000 //TX_DIST2REF_22 +80 0x0000 //TX_DIST2REF_23 +81 0x0000 //TX_DIST2REF_24 +82 0x0000 //TX_DIST2REF_25 +83 0x0000 //TX_DIST2REF_30 +84 0x0000 //TX_DIST2REF_31 +85 0x0000 //TX_DIST2REF_32 +86 0x0000 //TX_DIST2REF_33 +87 0x0000 //TX_DIST2REF_34 +88 0x0000 //TX_DIST2REF_35 +89 0x0000 //TX_MIC_LOC_00 +90 0x0000 //TX_MIC_LOC_01 +91 0x0000 //TX_MIC_LOC_02 +92 0x0000 //TX_MIC_LOC_03 +93 0x0000 //TX_MIC_LOC_04 +94 0x0000 //TX_MIC_LOC_05 +95 0x0000 //TX_MIC_LOC_10 +96 0x0000 //TX_MIC_LOC_11 +97 0x0000 //TX_MIC_LOC_12 +98 0x0000 //TX_MIC_LOC_13 +99 0x0000 //TX_MIC_LOC_14 +100 0x0000 //TX_MIC_LOC_15 +101 0x0000 //TX_MIC_LOC_20 +102 0x0000 //TX_MIC_LOC_21 +103 0x0000 //TX_MIC_LOC_22 +104 0x0000 //TX_MIC_LOC_23 +105 0x0000 //TX_MIC_LOC_24 +106 0x0000 //TX_MIC_LOC_25 +107 0x0800 //TX_MIC_REFBLK_VOLUME +108 0x0CAE //TX_MIC_BLOCK_VOLUME +109 0x0000 //TX_INVERSE_MASK +110 0x0000 //TX_ADCS_MASK +111 0x04D0 //TX_ADCS_GAIN +112 0x4000 //TX_NFC_GAINFAC +113 0x0000 //TX_MAINMIC_BLKFACTOR +114 0x0000 //TX_REFMIC_BLKFACTOR +115 0x0000 //TX_BLMIC_BLKFACTOR +116 0x0000 //TX_BRMIC_BLKFACTOR +117 0x0031 //TX_MICBLK_START_BIN +118 0x0060 //TX_MICBLK_END_BIN +119 0x0015 //TX_MICBLK_FE_HOLD +120 0xFFF2 //TX_MICBLK_MR_EXP_TH +121 0xFFF2 //TX_MICBLK_LR_EXP_TH +122 0x0015 //TX_FENE_HOLD +123 0x4000 //TX_FE_ENER_TH_MTS +124 0x0004 //TX_FE_ENER_TH_EXP +125 0x6000 //TX_C_POST_FLT_MIC_MAINBLK +126 0x6000 //TX_C_POST_FLT_MIC_REFBLK +127 0x0010 //TX_MIC_BLOCK_N +128 0x7E56 //TX_A_HP +129 0x4000 //TX_B_PE +130 0x1800 //TX_THR_PITCH_DET_0 +131 0x1000 //TX_THR_PITCH_DET_1 +132 0x0800 //TX_THR_PITCH_DET_2 +133 0x0008 //TX_PITCH_BFR_LEN +134 0x0003 //TX_SBD_PITCH_DET +135 0x0050 //TX_TD_AEC_L +136 0x4000 //TX_MU0_UNP_TD_AEC +137 0x1000 //TX_MU0_PTD_TD_AEC +138 0x0000 //TX_PP_RESRV_0 +139 0x2A94 //TX_PP_RESRV_1 +140 0x55F0 //TX_PP_RESRV_2 +141 0x0000 //TX_PP_RESRV_3 +142 0x0000 //TX_PP_RESRV_4 +143 0x0000 //TX_PP_RESRV_5 +144 0x0000 //TX_PP_RESRV_6 +145 0x0000 //TX_PP_RESRV_7 +146 0x0028 //TX_TAIL_LENGTH +147 0x0300 //TX_AEC_REF_GAIN_0 +148 0x0800 //TX_AEC_REF_GAIN_1 +149 0x0800 //TX_AEC_REF_GAIN_2 +150 0x7A00 //TX_EAD_THR +151 0x1000 //TX_THR_RE_EST +152 0x0800 //TX_MIN_EQ_RE_EST_0 +153 0x2000 //TX_MIN_EQ_RE_EST_1 +154 0x2000 //TX_MIN_EQ_RE_EST_2 +155 0x4000 //TX_MIN_EQ_RE_EST_3 +156 0x4000 //TX_MIN_EQ_RE_EST_4 +157 0x7FFF //TX_MIN_EQ_RE_EST_5 +158 0x7FFF //TX_MIN_EQ_RE_EST_6 +159 0x7FFF //TX_MIN_EQ_RE_EST_7 +160 0x7FFF //TX_MIN_EQ_RE_EST_8 +161 0x7FFF //TX_MIN_EQ_RE_EST_9 +162 0x7FFF //TX_MIN_EQ_RE_EST_10 +163 0x7FFF //TX_MIN_EQ_RE_EST_11 +164 0x7FFF //TX_MIN_EQ_RE_EST_12 +165 0x4000 //TX_LAMBDA_RE_EST +166 0x0CCD //TX_LAMBDA_CB_NLE +167 0x2000 //TX_C_POST_FLT +168 0x7FFF //TX_GAIN_NP +169 0x0180 //TX_SE_HOLD_N +170 0x00C8 //TX_DT_HOLD_N +171 0x09C4 //TX_DT2_HOLD_N +172 0x6666 //TX_AEC_RESRV_0 +173 0x0000 //TX_AEC_RESRV_1 +174 0x0014 //TX_AEC_RESRV_2 +175 0x0000 //TX_MIC_DELAY_LENGTH +176 0x0000 //TX_REF_DELAY_LENGTH +177 0x0000 //TX_ADD_LINEIN_GAINL +178 0x0000 //TX_ADD_LINEIN_GAINH +179 0x0000 //TX_MIN_EQ_RE_EST_14 +180 0x0000 //TX_DTD_THR1_8 +181 0x7FFF //TX_DTD_THR2_8 +182 0x0000 //TX_DTD_MIC_BLK2 +183 0x0008 //TX_FRQ_LIN_LEN +184 0x7FFF //TX_FRQ_AEC_LEN_RHO +185 0x6000 //TX_MU0_UNP_FRQ_AEC +186 0x4000 //TX_MU0_PTD_FRQ_AEC +187 0x000A //TX_MINENOISETH +188 0x0800 //TX_MU0_RE_EST +189 0x0001 //TX_AEC_NUM_CH +190 0x0000 //TX_BIGECHOATTENUATION_MAX +191 0x2000 //TX_A_POST_FLT_MICBLK +192 0x0000 //TX_BLKENERTH +193 0x0000 //TX_BLKENERHIGHTH +194 0x0000 //TX_NORMENERTH +195 0x0000 //TX_NORMENERHIGHTH +196 0x0000 //TX_NORMENERHIGHTHL +197 0x7D00 //TX_DTD_THR1_0 +198 0x7FF0 //TX_DTD_THR1_1 +199 0x7FF0 //TX_DTD_THR1_2 +200 0x7FF0 //TX_DTD_THR1_3 +201 0x7FF0 //TX_DTD_THR1_4 +202 0x7FF0 //TX_DTD_THR1_5 +203 0x7FF0 //TX_DTD_THR1_6 +204 0x0CCD //TX_DTD_THR2_0 +205 0x0CCD //TX_DTD_THR2_1 +206 0x0CCD //TX_DTD_THR2_2 +207 0x0CCD //TX_DTD_THR2_3 +208 0x0CCD //TX_DTD_THR2_4 +209 0x0CCD //TX_DTD_THR2_5 +210 0x0CCD //TX_DTD_THR2_6 +211 0x7FFF //TX_DTD_THR3 +212 0x0000 //TX_SPK_CUT_K +213 0x0DAC //TX_DT_CUT_K +214 0x0020 //TX_DT_CUT_THR +215 0x04EB //TX_COMFORT_G +216 0x01F4 //TX_POWER_YOUT_TH +217 0x4000 //TX_FDPFGAINECHO +218 0x0000 //TX_DTD_HD_THR +219 0x0000 //TX_SPK_CUT_K_S +220 0x7FFF //TX_DTD_MIC_BLK +221 0x023E //TX_ADPT_STRICT_L +222 0x023E //TX_ADPT_STRICT_H +223 0x0BB8 //TX_RATIO_DT_L_TH_LOW +224 0x3A98 //TX_RATIO_DT_H_TH_LOW +225 0x1770 //TX_RATIO_DT_L_TH_HIGH +226 0x4E20 //TX_RATIO_DT_H_TH_HIGH +227 0x09C4 //TX_RATIO_DT_L0_TH +228 0x2000 //TX_B_POST_FILT_ECHO_L +229 0x2000 //TX_B_POST_FILT_ECHO_H +230 0x0200 //TX_MIN_G_CTRL_ECHO +231 0x1000 //TX_B_LESSCUT_RTO_ECHO +232 0x0000 //TX_EPD_OFFSET_00 +233 0x0000 //TX_EPD_OFFST_01 +234 0x1388 //TX_RATIO_DT_L0_TH_HIGH +235 0x3A98 //TX_RATIO_DT_H_TH_CUT +236 0x7FFF //TX_MIN_EQ_RE_EST_13 +237 0x0000 //TX_DTD_THR1_7 +238 0x0000 //TX_DTD_THR2_7 +239 0x0800 //TX_DT_RESRV_7 +240 0x0800 //TX_DT_RESRV_8 +241 0x0000 //TX_DT_RESRV_9 +242 0xF800 //TX_THR_SN_EST_0 +243 0xFA00 //TX_THR_SN_EST_1 +244 0xFA00 //TX_THR_SN_EST_2 +245 0xFB00 //TX_THR_SN_EST_3 +246 0xFA00 //TX_THR_SN_EST_4 +247 0xFA00 //TX_THR_SN_EST_5 +248 0xF800 //TX_THR_SN_EST_6 +249 0xF800 //TX_THR_SN_EST_7 +250 0x0100 //TX_DELTA_THR_SN_EST_0 +251 0x0100 //TX_DELTA_THR_SN_EST_1 +252 0x0200 //TX_DELTA_THR_SN_EST_2 +253 0x0100 //TX_DELTA_THR_SN_EST_3 +254 0x0100 //TX_DELTA_THR_SN_EST_4 +255 0x0200 //TX_DELTA_THR_SN_EST_5 +256 0x0200 //TX_DELTA_THR_SN_EST_6 +257 0x0200 //TX_DELTA_THR_SN_EST_7 +258 0x4000 //TX_LAMBDA_NN_EST_0 +259 0x4000 //TX_LAMBDA_NN_EST_1 +260 0x4000 //TX_LAMBDA_NN_EST_2 +261 0x4000 //TX_LAMBDA_NN_EST_3 +262 0x4000 //TX_LAMBDA_NN_EST_4 +263 0x4000 //TX_LAMBDA_NN_EST_5 +264 0x4000 //TX_LAMBDA_NN_EST_6 +265 0x4000 //TX_LAMBDA_NN_EST_7 +266 0x0400 //TX_N_SN_EST +267 0x001E //TX_INBEAM_T +268 0x0041 //TX_INBEAMHOLDT +269 0x2000 //TX_G_STRICT +270 0x2000 //TX_EQ_THR_BF +271 0x799A //TX_LAMBDA_EQ_BF +272 0x1000 //TX_NE_RTO_TH +273 0x0400 //TX_NE_RTO_TH_L +274 0x0800 //TX_MAINREFRTOH_TH_H +275 0x0800 //TX_MAINREFRTOH_TH_L +276 0x0800 //TX_MAINREFRTO_TH_H +277 0x0800 //TX_MAINREFRTO_TH_L +278 0x0200 //TX_MAINREFRTO_TH_EQ +279 0x2000 //TX_B_POST_FLT_0 +280 0x1000 //TX_B_POST_FLT_1 +281 0x0010 //TX_NS_LVL_CTRL_0 +282 0x0014 //TX_NS_LVL_CTRL_1 +283 0x0018 //TX_NS_LVL_CTRL_2 +284 0x0016 //TX_NS_LVL_CTRL_3 +285 0x0014 //TX_NS_LVL_CTRL_4 +286 0x0011 //TX_NS_LVL_CTRL_5 +287 0x0014 //TX_NS_LVL_CTRL_6 +288 0x0011 //TX_NS_LVL_CTRL_7 +289 0x000F //TX_MIN_GAIN_S_0 +290 0x0010 //TX_MIN_GAIN_S_1 +291 0x0010 //TX_MIN_GAIN_S_2 +292 0x0010 //TX_MIN_GAIN_S_3 +293 0x0010 //TX_MIN_GAIN_S_4 +294 0x0010 //TX_MIN_GAIN_S_5 +295 0x0010 //TX_MIN_GAIN_S_6 +296 0x000F //TX_MIN_GAIN_S_7 +297 0x6000 //TX_NMOS_SUP +298 0x0000 //TX_NS_MAX_PRI_SNR_TH +299 0x0000 //TX_NMOS_SUP_MENSA +300 0x7FFF //TX_SNRI_SUP_0 +301 0x4000 //TX_SNRI_SUP_1 +302 0x4000 //TX_SNRI_SUP_2 +303 0x4000 //TX_SNRI_SUP_3 +304 0x4000 //TX_SNRI_SUP_4 +305 0x50C0 //TX_SNRI_SUP_5 +306 0x4000 //TX_SNRI_SUP_6 +307 0x7FFF //TX_SNRI_SUP_7 +308 0x7FFF //TX_THR_LFNS +309 0x0018 //TX_G_LFNS +310 0x09C4 //TX_GAIN0_NTH +311 0x000A //TX_MUSIC_MORENS +312 0x7FFF //TX_A_POST_FILT_0 +313 0x2000 //TX_A_POST_FILT_1 +314 0x5000 //TX_A_POST_FILT_S_0 +315 0x4C00 //TX_A_POST_FILT_S_1 +316 0x4000 //TX_A_POST_FILT_S_2 +317 0x6000 //TX_A_POST_FILT_S_3 +318 0x4000 //TX_A_POST_FILT_S_4 +319 0x5000 //TX_A_POST_FILT_S_5 +320 0x6000 //TX_A_POST_FILT_S_6 +321 0x7000 //TX_A_POST_FILT_S_7 +322 0x2000 //TX_B_POST_FILT_0 +323 0x2000 //TX_B_POST_FILT_1 +324 0x2000 //TX_B_POST_FILT_2 +325 0x4000 //TX_B_POST_FILT_3 +326 0x4000 //TX_B_POST_FILT_4 +327 0x1000 //TX_B_POST_FILT_5 +328 0x1000 //TX_B_POST_FILT_6 +329 0x2000 //TX_B_POST_FILT_7 +330 0x4000 //TX_B_LESSCUT_RTO_S_0 +331 0x7FFF //TX_B_LESSCUT_RTO_S_1 +332 0x7FFF //TX_B_LESSCUT_RTO_S_2 +333 0x7FFF //TX_B_LESSCUT_RTO_S_3 +334 0x7FFF //TX_B_LESSCUT_RTO_S_4 +335 0x6000 //TX_B_LESSCUT_RTO_S_5 +336 0x7FFF //TX_B_LESSCUT_RTO_S_6 +337 0x7FFF //TX_B_LESSCUT_RTO_S_7 +338 0x7C00 //TX_LAMBDA_PFILT +339 0x7C00 //TX_LAMBDA_PFILT_S_0 +340 0x7C00 //TX_LAMBDA_PFILT_S_1 +341 0x7A00 //TX_LAMBDA_PFILT_S_2 +342 0x7C00 //TX_LAMBDA_PFILT_S_3 +343 0x7C00 //TX_LAMBDA_PFILT_S_4 +344 0x7C00 //TX_LAMBDA_PFILT_S_5 +345 0x7C00 //TX_LAMBDA_PFILT_S_6 +346 0x7C00 //TX_LAMBDA_PFILT_S_7 +347 0x0000 //TX_K_PEPPER +348 0x0800 //TX_A_PEPPER +349 0x1EAA //TX_K_PEPPER_HF +350 0x0600 //TX_A_PEPPER_HF +351 0x0001 //TX_HMNC_BST_FLG +352 0x0200 //TX_HMNC_BST_THR +353 0x0200 //TX_DT_BINVAD_TH_0 +354 0x0200 //TX_DT_BINVAD_TH_1 +355 0x0200 //TX_DT_BINVAD_TH_2 +356 0x0200 //TX_DT_BINVAD_TH_3 +357 0x1F40 //TX_DT_BINVAD_ENDF +358 0x0100 //TX_C_POST_FLT_DT +359 0x0CCD //TX_NS_B_POST_FLT_LESSCUT +360 0x0100 //TX_DT_BOOST +361 0x0000 //TX_BF_SGRAD_FLG +362 0x0005 //TX_BF_DVG_TH +363 0x001E //TX_SN_C_F +364 0x0000 //TX_K_APT +365 0x0001 //TX_NOISEDET +366 0x0064 //TX_NDETCT +367 0x0050 //TX_NOISE_TH_0 +368 0x7FFF //TX_NOISE_TH_0_2 +369 0x7FFF //TX_NOISE_TH_0_3 +370 0x07D0 //TX_NOISE_TH_1 +371 0x0DAC //TX_NOISE_TH_2 +372 0x4E20 //TX_NOISE_TH_3 +373 0x4E20 //TX_NOISE_TH_4 +374 0x59D8 //TX_NOISE_TH_5 +375 0x7FFF //TX_NOISE_TH_5_2 +376 0x0000 //TX_NOISE_TH_5_3 +377 0x7FFF //TX_NOISE_TH_5_4 +378 0x2710 //TX_NOISE_TH_6 +379 0x0033 //TX_MINENOISE_TH +380 0x4000 //TX_MORENS_TFMASK_TH +381 0xFFEE //TX_DRC_QUIET_FLOOR +382 0x6000 //TX_RATIODTL_CUT_TH +383 0xFFF3 //TX_DT_CUT_K1 +384 0x0666 //TX_OUT_ENER_S_TH_CLEAN +385 0x0666 //TX_OUT_ENER_S_TH_LESSCLEAN +386 0x0333 //TX_OUT_ENER_S_TH_NOISY +387 0x019A //TX_OUT_ENER_TH_NOISE +388 0x0333 //TX_OUT_ENER_TH_SPEECH +389 0x2000 //TX_SN_NPB_GAIN +390 0x0000 //TX_NN_NPB_GAIN +391 0x0000 //TX_POST_MASK_SUP_HSNE +392 0x0000 //TX_TAIL_DET_TH +393 0x0000 //TX_B_LESSCUT_RTO_WTA +394 0x0000 //TX_MEL_G_R +395 0x0800 //TX_SUPHIGH_TH +396 0x00C8 //TX_MASK_G_R +397 0x0002 //TX_EXTRA_NS_L +398 0x0800 //TX_C_POST_FLT_MASK +399 0x0005 //TX_A_POST_FLT_WNS +400 0x0148 //TX_MIN_G_LOW300HZ +401 0x0002 //TX_MAXLEVEL_CNG +402 0x00B4 //TX_STN_NOISE_TH +403 0x4000 //TX_POST_MASK_SUP +404 0x7FFF //TX_POST_MASK_ADJUST +405 0x00C8 //TX_NS_ENOISE_MIC0_TH +406 0x0033 //TX_MINENOISE_MIC0_TH +407 0x012C //TX_MINENOISE_MIC0_S_TH +408 0x7FFF //TX_MIN_G_CTRL_SSNS +409 0x0000 //TX_METAL_RTO_THR +410 0x4848 //TX_NS_FP_K_METAL +411 0x3A98 //TX_NOISEDET_BOOST_TH +412 0x0FA0 //TX_NSMOOTH_TH +413 0x0000 //TX_NS_RESRV_8 +414 0x1800 //TX_RHO_UPB +415 0x0BB8 //TX_N_HOLD_HS +416 0x0050 //TX_N_RHO_BFR0 +417 0x7FFF //TX_LAMBDA_ARSP_EST +418 0x0100 //TX_EXTRA_GAIN_MICBLOCK +419 0x0CCD //TX_THR_STD_NSR +420 0x019A //TX_THR_STD_PLH +421 0x2AF8 //TX_N_HOLD_STD +422 0x0066 //TX_THR_STD_RHO +423 0x2000 //TX_BF_RESET_THR_HS +424 0x09C4 //TX_SB_RTO_MEAN_TH +425 0x0000 //TX_SB_RHO_MEAN_TH_NTALK +426 0x3800 //TX_SB_RTO_MEAN_TH_ABN +427 0x2EE0 //TX_SB_RTO_MEAN_TH_RUB +428 0x0000 //TX_WTA_EN_RTO_TH +429 0x0000 //TX_TOP_ENER_TH_F +430 0x0000 //TX_DESIRED_TALK_HOLDT +431 0x0800 //TX_MIC_BLOCK_FACTOR +432 0x0000 //TX_NSEST_BFRLRNRDC +433 0x0000 //TX_THR_POST_FLT_HS +434 0x0010 //TX_HS_VAD_BIN +435 0x2666 //TX_THR_VAD_HS +436 0x2CCD //TX_MEAN_RTO_MIN_TH2 +437 0x0032 //TX_SILENCE_T +438 0x0000 //TX_A_POST_FLT_WTA +439 0x799A //TX_LAMBDA_PFLT_WTA +440 0x0000 //TX_SB_RHO_MEAN2_TH +441 0x0190 //TX_SB_RHO_MEAN3_TH +442 0x0000 //TX_HS_RESRV_4 +443 0x0000 //TX_HS_RESRV_5 +444 0x003C //TX_DOA_VAD_THR_1 +445 0x0000 //TX_DOA_VAD_THR_2 +446 0x0028 //TX_DOA_VAD_THR1_0 +447 0x0028 //TX_DOA_VAD_THR1_1 +448 0x0000 //TX_SRC_DOA_RNG_LOW_0A +449 0x00B4 //TX_SRC_DOA_RNG_HIGH_0A +450 0x005A //TX_DFLT_SRC_DOA_0A +451 0x0000 //TX_SRC_DOA_RNG_LOW_0B +452 0x0000 //TX_SRC_DOA_RNG_HIGH_0B +453 0x0000 //TX_DFLT_SRC_DOA_0B +454 0x0000 //TX_SRC_DOA_RNG_LOW_0C +455 0x0000 //TX_SRC_DOA_RNG_HIGH_0C +456 0x0000 //TX_DFLT_SRC_DOA_0C +457 0x0000 //TX_SRC_DOA_RNG_LOW_0D +458 0x0000 //TX_SRC_DOA_RNG_HIGH_0D +459 0x0000 //TX_DFLT_SRC_DOA_0D +460 0x0000 //TX_SRC_DOA_RNG_LOW_1A +461 0x00B4 //TX_SRC_DOA_RNG_HIGH_1A +462 0x005A //TX_DFLT_SRC_DOA_1A +463 0x0000 //TX_SRC_DOA_RNG_LOW_1B +464 0x00B4 //TX_SRC_DOA_RNG_HIGH_1B +465 0x005A //TX_DFLT_SRC_DOA_1B +466 0x0000 //TX_SRC_DOA_RNG_LOW_1C +467 0x00B4 //TX_SRC_DOA_RNG_HIGH_1C +468 0x005A //TX_DFLT_SRC_DOA_1C +469 0x0000 //TX_SRC_DOA_RNG_LOW_1D +470 0x00B4 //TX_SRC_DOA_RNG_HIGH_1D +471 0x005A //TX_DFLT_SRC_DOA_1D +472 0x0100 //TX_BF_HOLDOFF_T +473 0x7FFF //TX_DOA_COST_FACTOR +474 0x4000 //TX_MAINTOREFR_TH0 +475 0x071C //TX_DOA_TRK_THR +476 0x012C //TX_DOA_TRACK_HT +477 0x0200 //TX_N1_HOLD_HF +478 0x0100 //TX_N2_HOLD_HF +479 0x3000 //TX_BF_RESET_THR_HF +480 0x7333 //TX_DOA_SMOOTH +481 0x0800 //TX_MU_BF +482 0x0800 //TX_BF_MU_LF_B2 +483 0x0040 //TX_BF_FC_END_BIN_B2 +484 0x0020 //TX_BF_FC_END_BIN +485 0x0000 //TX_HF_RESRV_25 +486 0x0000 //TX_HF_RESRV_26 +487 0x0007 //TX_N_DOA_SEED +488 0x0001 //TX_FINE_DOA_SEARCH_FLG +489 0x0000 //TX_HF_RESRV_27 +490 0x038E //TX_DLT_SRC_DOA_RNG +491 0x0200 //TX_BF_MU_LF +492 0x0000 //TX_DFLT_SRC_LOC_0 +493 0x7FFF //TX_DFLT_SRC_LOC_1 +494 0x0000 //TX_DFLT_SRC_LOC_2 +495 0x038E //TX_DOA_TRACK_VADTH +496 0x0000 //TX_DOA_TRACK_NEW +497 0x0230 //TX_NOR_OFF_THR +498 0x0CCD //TX_MORE_ON_700HZ_THR +499 0x2000 //TX_MU_BF_ADPT_NS +500 0x0000 //TX_ADAPT_LEN +501 0x2000 //TX_MORE_SNS +502 0x0000 //TX_NOR_OFF_TH1 +503 0x0000 //TX_WIDE_MASK_TH +504 0x4650 //TX_SUBSNRATIOHIGH4MEANBCK_THR +505 0x7FFF //TX_C_POST_FLT_CUT +506 0x2000 //TX_RADIODTLV +507 0x0320 //TX_POWER_LINEIN_TH +508 0x0014 //TX_FE_VADCOUNT_TH_FC +509 0x0000 //TX_ECHO_SUPP_FC +510 0x0C80 //TX_ECHO_TH +511 0x6666 //TX_MIC_TO_BFGAIN +512 0x0000 //TX_MICTOBFGAIN0 +513 0x0000 //TX_FASTMUE_TH +514 0x0000 //TX_DEREVERB_LF_MU +515 0x0000 //TX_DEREVERB_HF_MU +516 0x0000 //TX_DEREVERB_DELAY +517 0x0000 //TX_DEREVERB_COEF_LEN +518 0x0000 //TX_DEREVERB_DNR +519 0x0000 //TX_DEREVERB_ALPHA +520 0x0000 //TX_DEREVERB_BETA +521 0x0000 //TX_GSC_RTOL_TH +522 0x0000 //TX_GSC_RTOH_TH +523 0x0000 //TX_WIDE2_MEANHTH +524 0x0000 //TX_DR_RESRV_5 +525 0x0000 //TX_DR_RESRV_6 +526 0x0000 //TX_DR_RESRV_7 +527 0x0000 //TX_DR_RESRV_8 +528 0x1333 //TX_WIND_MARK_TH +529 0x399A //TX_CORR_THR +530 0x0004 //TX_SNR_THR +531 0x0010 //TX_ENGY_THR +532 0x1770 //TX_CORR_HIGH_TH +533 0x6000 //TX_ENGY_THR_2 +534 0x3400 //TX_MEAN_RTO_THR +535 0x0028 //TX_WNS_ENOISE_MIC0_TH +536 0x3000 //TX_RATIOMICL_TH +537 0x64CD //TX_CALIG_HS +538 0x0000 //TX_LVL_CTRL +539 0x0014 //TX_WIND_SUPRTO +540 0x000A //TX_WNS_MIN_G +541 0x0000 //TX_WNS_B_POST_FLT +542 0x2800 //TX_RATIOMICH_TH +543 0xD120 //TX_WIND_INBEAM_L_TH +544 0x0FA0 //TX_WIND_INBEAM_H_TH +545 0x2000 //TX_WNS_RESRV_0 +546 0x59D8 //TX_WNS_RESRV_1 +547 0x0000 //TX_WNS_RESRV_2 +548 0x0000 //TX_WNS_RESRV_3 +549 0x0000 //TX_WNS_RESRV_4 +550 0x0000 //TX_WNS_RESRV_5 +551 0x0000 //TX_WNS_RESRV_6 +552 0x0000 //TX_BVE_NOISE_FLOOR_0 +553 0x0070 //TX_BVE_NOISE_FLOOR_1 +554 0x0070 //TX_BVE_NOISE_FLOOR_2 +555 0x0010 //TX_BVE_NOISE_FLOOR_3 +556 0x0070 //TX_BVE_NOISE_FLOOR_4 +557 0x00B0 //TX_BVE_NOISE_FLOOR_5 +558 0x0E66 //TX_BVE_NOISE_FLOOR_6 +559 0x0050 //TX_BVE_NOISE_FLOOR_7 +560 0x770A //TX_BVE_NOISE_FLOOR_8 +561 0x0000 //TX_BVE_NOISE_FLOOR_9 +562 0x0000 //TX_BVE_IN_N +563 0x0000 //TX_BVE_OUT_N +564 0x0000 //TX_BVE_MICALPHA_DOWN +565 0x0000 //TX_PB_RESRV_1 +566 0x0020 //TX_FDEQ_SUBNUM +567 0x4848 //TX_FDEQ_GAIN_0 +568 0x4848 //TX_FDEQ_GAIN_1 +569 0x4848 //TX_FDEQ_GAIN_2 +570 0x4848 //TX_FDEQ_GAIN_3 +571 0x4848 //TX_FDEQ_GAIN_4 +572 0x4848 //TX_FDEQ_GAIN_5 +573 0x4848 //TX_FDEQ_GAIN_6 +574 0x4848 //TX_FDEQ_GAIN_7 +575 0x4848 //TX_FDEQ_GAIN_8 +576 0x4853 //TX_FDEQ_GAIN_9 +577 0x5450 //TX_FDEQ_GAIN_10 +578 0x7465 //TX_FDEQ_GAIN_11 +579 0x807F //TX_FDEQ_GAIN_12 +580 0x82C4 //TX_FDEQ_GAIN_13 +581 0xC4C4 //TX_FDEQ_GAIN_14 +582 0xC4C4 //TX_FDEQ_GAIN_15 +583 0x4848 //TX_FDEQ_GAIN_16 +584 0x4848 //TX_FDEQ_GAIN_17 +585 0x4848 //TX_FDEQ_GAIN_18 +586 0x4848 //TX_FDEQ_GAIN_19 +587 0x4848 //TX_FDEQ_GAIN_20 +588 0x4848 //TX_FDEQ_GAIN_21 +589 0x4848 //TX_FDEQ_GAIN_22 +590 0x4848 //TX_FDEQ_GAIN_23 +591 0x0202 //TX_FDEQ_BIN_0 +592 0x0203 //TX_FDEQ_BIN_1 +593 0x0304 //TX_FDEQ_BIN_2 +594 0x0405 //TX_FDEQ_BIN_3 +595 0x0607 //TX_FDEQ_BIN_4 +596 0x0809 //TX_FDEQ_BIN_5 +597 0x0A0B //TX_FDEQ_BIN_6 +598 0x0C0D //TX_FDEQ_BIN_7 +599 0x0E0F //TX_FDEQ_BIN_8 +600 0x1011 //TX_FDEQ_BIN_9 +601 0x1214 //TX_FDEQ_BIN_10 +602 0x1618 //TX_FDEQ_BIN_11 +603 0x1C1C //TX_FDEQ_BIN_12 +604 0x2020 //TX_FDEQ_BIN_13 +605 0x2020 //TX_FDEQ_BIN_14 +606 0x2011 //TX_FDEQ_BIN_15 +607 0x0000 //TX_FDEQ_BIN_16 +608 0x0000 //TX_FDEQ_BIN_17 +609 0x0000 //TX_FDEQ_BIN_18 +610 0x0000 //TX_FDEQ_BIN_19 +611 0x0000 //TX_FDEQ_BIN_20 +612 0x0000 //TX_FDEQ_BIN_21 +613 0x0000 //TX_FDEQ_BIN_22 +614 0x0000 //TX_FDEQ_BIN_23 +615 0x0000 //TX_FDEQ_PADDING +616 0x0020 //TX_PREEQ_SUBNUM_MIC0 +617 0x4848 //TX_PREEQ_GAIN_MIC0_0 +618 0x4848 //TX_PREEQ_GAIN_MIC0_1 +619 0x4848 //TX_PREEQ_GAIN_MIC0_2 +620 0x4848 //TX_PREEQ_GAIN_MIC0_3 +621 0x4848 //TX_PREEQ_GAIN_MIC0_4 +622 0x4848 //TX_PREEQ_GAIN_MIC0_5 +623 0x4A4C //TX_PREEQ_GAIN_MIC0_6 +624 0x4E50 //TX_PREEQ_GAIN_MIC0_7 +625 0x5456 //TX_PREEQ_GAIN_MIC0_8 +626 0x585C //TX_PREEQ_GAIN_MIC0_9 +627 0x5C64 //TX_PREEQ_GAIN_MIC0_10 +628 0x7478 //TX_PREEQ_GAIN_MIC0_11 +629 0x705C //TX_PREEQ_GAIN_MIC0_12 +630 0x4838 //TX_PREEQ_GAIN_MIC0_13 +631 0x3C70 //TX_PREEQ_GAIN_MIC0_14 +632 0x4848 //TX_PREEQ_GAIN_MIC0_15 +633 0x4848 //TX_PREEQ_GAIN_MIC0_16 +634 0x4848 //TX_PREEQ_GAIN_MIC0_17 +635 0x4848 //TX_PREEQ_GAIN_MIC0_18 +636 0x4848 //TX_PREEQ_GAIN_MIC0_19 +637 0x4848 //TX_PREEQ_GAIN_MIC0_20 +638 0x4848 //TX_PREEQ_GAIN_MIC0_21 +639 0x4848 //TX_PREEQ_GAIN_MIC0_22 +640 0x4848 //TX_PREEQ_GAIN_MIC0_23 +641 0x0202 //TX_PREEQ_BIN_MIC0_0 +642 0x0203 //TX_PREEQ_BIN_MIC0_1 +643 0x0303 //TX_PREEQ_BIN_MIC0_2 +644 0x0304 //TX_PREEQ_BIN_MIC0_3 +645 0x0405 //TX_PREEQ_BIN_MIC0_4 +646 0x0506 //TX_PREEQ_BIN_MIC0_5 +647 0x0708 //TX_PREEQ_BIN_MIC0_6 +648 0x0909 //TX_PREEQ_BIN_MIC0_7 +649 0x090B //TX_PREEQ_BIN_MIC0_8 +650 0x0C10 //TX_PREEQ_BIN_MIC0_9 +651 0x1013 //TX_PREEQ_BIN_MIC0_10 +652 0x1414 //TX_PREEQ_BIN_MIC0_11 +653 0x1414 //TX_PREEQ_BIN_MIC0_12 +654 0x1C1E //TX_PREEQ_BIN_MIC0_13 +655 0x1E28 //TX_PREEQ_BIN_MIC0_14 +656 0x462C //TX_PREEQ_BIN_MIC0_15 +657 0x0000 //TX_PREEQ_BIN_MIC0_16 +658 0x0000 //TX_PREEQ_BIN_MIC0_17 +659 0x0000 //TX_PREEQ_BIN_MIC0_18 +660 0x0000 //TX_PREEQ_BIN_MIC0_19 +661 0x0000 //TX_PREEQ_BIN_MIC0_20 +662 0x0000 //TX_PREEQ_BIN_MIC0_21 +663 0x0000 //TX_PREEQ_BIN_MIC0_22 +664 0x0000 //TX_PREEQ_BIN_MIC0_23 +665 0x0030 //TX_PREEQ_SUBNUM_MIC1 +666 0x4848 //TX_PREEQ_GAIN_MIC1_0 +667 0x4848 //TX_PREEQ_GAIN_MIC1_1 +668 0x4848 //TX_PREEQ_GAIN_MIC1_2 +669 0x4848 //TX_PREEQ_GAIN_MIC1_3 +670 0x4848 //TX_PREEQ_GAIN_MIC1_4 +671 0x4848 //TX_PREEQ_GAIN_MIC1_5 +672 0x4848 //TX_PREEQ_GAIN_MIC1_6 +673 0x4848 //TX_PREEQ_GAIN_MIC1_7 +674 0x4848 //TX_PREEQ_GAIN_MIC1_8 +675 0x4848 //TX_PREEQ_GAIN_MIC1_9 +676 0x4848 //TX_PREEQ_GAIN_MIC1_10 +677 0x4848 //TX_PREEQ_GAIN_MIC1_11 +678 0x4848 //TX_PREEQ_GAIN_MIC1_12 +679 0x4848 //TX_PREEQ_GAIN_MIC1_13 +680 0x4848 //TX_PREEQ_GAIN_MIC1_14 +681 0x4848 //TX_PREEQ_GAIN_MIC1_15 +682 0x4848 //TX_PREEQ_GAIN_MIC1_16 +683 0x4848 //TX_PREEQ_GAIN_MIC1_17 +684 0x4848 //TX_PREEQ_GAIN_MIC1_18 +685 0x4848 //TX_PREEQ_GAIN_MIC1_19 +686 0x4848 //TX_PREEQ_GAIN_MIC1_20 +687 0x4848 //TX_PREEQ_GAIN_MIC1_21 +688 0x4848 //TX_PREEQ_GAIN_MIC1_22 +689 0x4848 //TX_PREEQ_GAIN_MIC1_23 +690 0x1812 //TX_PREEQ_BIN_MIC1_0 +691 0x0A0A //TX_PREEQ_BIN_MIC1_1 +692 0x0808 //TX_PREEQ_BIN_MIC1_2 +693 0x080A //TX_PREEQ_BIN_MIC1_3 +694 0x0B09 //TX_PREEQ_BIN_MIC1_4 +695 0x0A06 //TX_PREEQ_BIN_MIC1_5 +696 0x0606 //TX_PREEQ_BIN_MIC1_6 +697 0x0605 //TX_PREEQ_BIN_MIC1_7 +698 0x050A //TX_PREEQ_BIN_MIC1_8 +699 0x1505 //TX_PREEQ_BIN_MIC1_9 +700 0x0506 //TX_PREEQ_BIN_MIC1_10 +701 0x0615 //TX_PREEQ_BIN_MIC1_11 +702 0x1516 //TX_PREEQ_BIN_MIC1_12 +703 0x2021 //TX_PREEQ_BIN_MIC1_13 +704 0x2021 //TX_PREEQ_BIN_MIC1_14 +705 0x2021 //TX_PREEQ_BIN_MIC1_15 +706 0x0800 //TX_PREEQ_BIN_MIC1_16 +707 0x0000 //TX_PREEQ_BIN_MIC1_17 +708 0x0000 //TX_PREEQ_BIN_MIC1_18 +709 0x0000 //TX_PREEQ_BIN_MIC1_19 +710 0x0000 //TX_PREEQ_BIN_MIC1_20 +711 0x0000 //TX_PREEQ_BIN_MIC1_21 +712 0x0000 //TX_PREEQ_BIN_MIC1_22 +713 0x0000 //TX_PREEQ_BIN_MIC1_23 +714 0x0020 //TX_PREEQ_SUBNUM_MIC2 +715 0x4848 //TX_PREEQ_GAIN_MIC2_0 +716 0x4848 //TX_PREEQ_GAIN_MIC2_1 +717 0x4848 //TX_PREEQ_GAIN_MIC2_2 +718 0x4848 //TX_PREEQ_GAIN_MIC2_3 +719 0x4848 //TX_PREEQ_GAIN_MIC2_4 +720 0x4848 //TX_PREEQ_GAIN_MIC2_5 +721 0x4848 //TX_PREEQ_GAIN_MIC2_6 +722 0x4848 //TX_PREEQ_GAIN_MIC2_7 +723 0x4848 //TX_PREEQ_GAIN_MIC2_8 +724 0x4848 //TX_PREEQ_GAIN_MIC2_9 +725 0x4848 //TX_PREEQ_GAIN_MIC2_10 +726 0x4848 //TX_PREEQ_GAIN_MIC2_11 +727 0x4848 //TX_PREEQ_GAIN_MIC2_12 +728 0x4848 //TX_PREEQ_GAIN_MIC2_13 +729 0x4848 //TX_PREEQ_GAIN_MIC2_14 +730 0x4848 //TX_PREEQ_GAIN_MIC2_15 +731 0x4848 //TX_PREEQ_GAIN_MIC2_16 +732 0x4848 //TX_PREEQ_GAIN_MIC2_17 +733 0x4848 //TX_PREEQ_GAIN_MIC2_18 +734 0x4848 //TX_PREEQ_GAIN_MIC2_19 +735 0x4848 //TX_PREEQ_GAIN_MIC2_20 +736 0x4848 //TX_PREEQ_GAIN_MIC2_21 +737 0x4848 //TX_PREEQ_GAIN_MIC2_22 +738 0x4848 //TX_PREEQ_GAIN_MIC2_23 +739 0x0E10 //TX_PREEQ_BIN_MIC2_0 +740 0x1010 //TX_PREEQ_BIN_MIC2_1 +741 0x1010 //TX_PREEQ_BIN_MIC2_2 +742 0x1010 //TX_PREEQ_BIN_MIC2_3 +743 0x1010 //TX_PREEQ_BIN_MIC2_4 +744 0x1010 //TX_PREEQ_BIN_MIC2_5 +745 0x1010 //TX_PREEQ_BIN_MIC2_6 +746 0x1010 //TX_PREEQ_BIN_MIC2_7 +747 0x1010 //TX_PREEQ_BIN_MIC2_8 +748 0x1010 //TX_PREEQ_BIN_MIC2_9 +749 0x1010 //TX_PREEQ_BIN_MIC2_10 +750 0x1010 //TX_PREEQ_BIN_MIC2_11 +751 0x1010 //TX_PREEQ_BIN_MIC2_12 +752 0x1010 //TX_PREEQ_BIN_MIC2_13 +753 0x1010 //TX_PREEQ_BIN_MIC2_14 +754 0x0200 //TX_PREEQ_BIN_MIC2_15 +755 0x0000 //TX_PREEQ_BIN_MIC2_16 +756 0x0000 //TX_PREEQ_BIN_MIC2_17 +757 0x0000 //TX_PREEQ_BIN_MIC2_18 +758 0x0000 //TX_PREEQ_BIN_MIC2_19 +759 0x0000 //TX_PREEQ_BIN_MIC2_20 +760 0x0000 //TX_PREEQ_BIN_MIC2_21 +761 0x0000 //TX_PREEQ_BIN_MIC2_22 +762 0x0000 //TX_PREEQ_BIN_MIC2_23 +763 0x0006 //TX_MASKING_ABILITY +764 0x2000 //TX_NND_WEIGHT +765 0x0060 //TX_MIC_CALIBRATION_0 +766 0x0060 //TX_MIC_CALIBRATION_1 +767 0x0070 //TX_MIC_CALIBRATION_2 +768 0x0070 //TX_MIC_CALIBRATION_3 +769 0x0050 //TX_MIC_PWR_BIAS_0 +770 0x0040 //TX_MIC_PWR_BIAS_1 +771 0x0040 //TX_MIC_PWR_BIAS_2 +772 0x0040 //TX_MIC_PWR_BIAS_3 +773 0x0009 //TX_GAIN_LIMIT_0 +774 0x000F //TX_GAIN_LIMIT_1 +775 0x000F //TX_GAIN_LIMIT_2 +776 0x000F //TX_GAIN_LIMIT_3 +777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN +778 0x7FDE //TX_BVE_VAD0_ALPHAUP +779 0x7F3A //TX_BVE_VAD0_ALPHADOWN +780 0x2000 //TX_BVE_GAINWEIGHT_NOFEVADLI +781 0x7F5B //TX_BVE_FEVADLI_ALPHA +782 0x7F19 //TX_BVE_NOVAD0_ALPHAUP +783 0x0C00 //TX_TDDRC_ALPHA_UP_01 +784 0x0C00 //TX_TDDRC_ALPHA_UP_02 +785 0x0C00 //TX_TDDRC_ALPHA_UP_03 +786 0x0C00 //TX_TDDRC_ALPHA_UP_04 +787 0x7EB8 //TX_TDDRC_ALPHA_DWN_01 +788 0x7EB8 //TX_TDDRC_ALPHA_DWN_02 +789 0x7EB8 //TX_TDDRC_ALPHA_DWN_03 +790 0x7EB8 //TX_TDDRC_ALPHA_DWN_04 +791 0x7FFF //TX_TDDRC_TD_DRC_LIMIT +792 0x0800 //TX_TDDRC_POST_LIMIT_GAIN +793 0x0000 //TX_TDDRC_RESRV_0 +794 0x0000 //TX_TDDRC_RESRV_1 +795 0x0018 //TX_FDDRC_BAND_MARGIN_0 +796 0x0030 //TX_FDDRC_BAND_MARGIN_1 +797 0x0050 //TX_FDDRC_BAND_MARGIN_2 +798 0x0080 //TX_FDDRC_BAND_MARGIN_3 +799 0x0007 //TX_FDDRC_BLOCK_EXP +800 0x5000 //TX_FDDRC_THRD_2_0 +801 0x5000 //TX_FDDRC_THRD_2_1 +802 0x5000 //TX_FDDRC_THRD_2_2 +803 0x5000 //TX_FDDRC_THRD_2_3 +804 0x6400 //TX_FDDRC_THRD_3_0 +805 0x6400 //TX_FDDRC_THRD_3_1 +806 0x6400 //TX_FDDRC_THRD_3_2 +807 0x6400 //TX_FDDRC_THRD_3_3 +808 0x2000 //TX_FDDRC_SLANT_0_0 +809 0x2000 //TX_FDDRC_SLANT_0_1 +810 0x2000 //TX_FDDRC_SLANT_0_2 +811 0x2000 //TX_FDDRC_SLANT_0_3 +812 0x5333 //TX_FDDRC_SLANT_1_0 +813 0x5333 //TX_FDDRC_SLANT_1_1 +814 0x5333 //TX_FDDRC_SLANT_1_2 +815 0x5333 //TX_FDDRC_SLANT_1_3 +816 0x0010 //TX_DEADMIC_SILENCE_TH +817 0x0600 //TX_MIC_DEGRADE_TH +818 0x0078 //TX_DEADMIC_CNT +819 0x0078 //TX_MIC_DEGRADE_CNT +820 0x0000 //TX_FDDRC_RESRV_4 +821 0x0000 //TX_FDDRC_RESRV_5 +822 0x0000 //TX_FDDRC_RESRV_6 +823 0x7FFF //TX_KS_NOISEPASTE_FACTOR +824 0x0001 //TX_KS_CONFIG +825 0x7FFF //TX_KS_GAIN_MIN +826 0x0000 //TX_KS_RESRV_0 +827 0x0000 //TX_KS_RESRV_1 +828 0x0000 //TX_KS_RESRV_2 +829 0x7C00 //TX_LAMBDA_PKA_FP +830 0x2000 //TX_TPKA_FP +831 0x0080 //TX_MIN_G_FP +832 0x2000 //TX_MAX_G_FP +833 0x4848 //TX_FFP_FP_K_METAL +834 0x4000 //TX_A_POST_FLT_FP +835 0x0F5C //TX_RTO_OUTBEAM_TH +836 0x4CCD //TX_TPKA_FP_THD +837 0x0000 //TX_MAX_G_FP_BLK +838 0x0000 //TX_FFP_FADEIN +839 0x0000 //TX_FFP_FADEOUT +840 0x0000 //TX_WHISPERCTH +841 0x0000 //TX_WHISPERHOLDT +842 0x0000 //TX_WHISP_ENTHH +843 0x0000 //TX_WHISP_ENTHL +844 0x0000 //TX_WHISP_RTOTH +845 0x0000 //TX_WHISP_RTOTH2 +846 0x0096 //TX_MUTE_PERIOD +847 0x0000 //TX_FADE_IN_PERIOD +848 0x0100 //TX_FFP_RESRV_2 +849 0x0020 //TX_FFP_RESRV_3 +850 0x0000 //TX_FFP_RESRV_4 +851 0x0000 //TX_FFP_RESRV_5 +852 0x0000 //TX_FFP_RESRV_6 +853 0x0004 //TX_FILTINDX +854 0x0004 //TX_TDDRC_THRD_0 +855 0x0016 //TX_TDDRC_THRD_1 +856 0x1900 //TX_TDDRC_THRD_2 +857 0x1900 //TX_TDDRC_THRD_3 +858 0x3000 //TX_TDDRC_SLANT_0 +859 0x7B00 //TX_TDDRC_SLANT_1 +860 0x0C00 //TX_TDDRC_ALPHA_UP_00 +861 0x7EB8 //TX_TDDRC_ALPHA_DWN_00 +862 0x0000 //TX_TDDRC_HMNC_FLAG +863 0x199A //TX_TDDRC_HMNC_GAIN +864 0x0000 //TX_TDDRC_SMT_FLAG +865 0x0CCD //TX_TDDRC_SMT_W +866 0x0A98 //TX_TDDRC_DRC_GAIN +867 0x7FFF //TX_TDDRC_LMT_THRD +868 0x0000 //TX_TDDRC_LMT_ALPHA +869 0x0000 //TX_TFMASKLTH +870 0x0000 //TX_TFMASKLTHL +871 0x0CCD //TX_TFMASKHTH +872 0x0CCD //TX_TFMASKLTH_BINVAD +873 0xF333 //TX_TFMASKLTH_NS_EST +874 0x2CCD //TX_TFMASKLTH_DOA +875 0xECCD //TX_TFMASKTH_BLESSCUT +876 0x1000 //TX_B_LESSCUT_RTO_MASK +877 0x3800 //TX_SB_RHO_MEAN_TH_ABN +878 0x2000 //TX_B_POST_FLT_MASK +879 0x0000 //TX_B_POST_FLT_MASK1 +880 0x5333 //TX_GAIN_WIND_MASK +881 0x7FFF //TX_TFMASK_BFSTRICT_MUSIC +882 0x0000 //TX_TFMASK_BFSTRICT_NOMUSIC +883 0x7333 //TX_FASTNS_OUTIN_TH +884 0x0CCD //TX_FASTNS_TFMASK_TH +885 0x0CCD //TX_FASTNS_TFMASKBIN_TH1 +886 0x0CCD //TX_FASTNS_TFMASKBIN_TH2 +887 0x0CCD //TX_FASTNS_TFMASKBIN_TH3 +888 0x0028 //TX_FASTNS_ARSPC_TH +889 0xC000 //TX_FASTNS_MASK5_TH +890 0x4848 //TX_POSTSSA_MIN_G_VR_MASK +891 0x1000 //TX_A_LESSCUT_RTO_MASK +892 0x1770 //TX_FASTNS_NOISETH +893 0xC000 //TX_FASTNS_SSA_THLFL +894 0xC000 //TX_FASTNS_SSA_THHFL +895 0xCCCC //TX_FASTNS_SSA_THLFH +896 0xD999 //TX_FASTNS_SSA_THHFH +897 0x0000 //TX_SENDFUNC_REG_MICMUTE +898 0x0000 //TX_SENDFUNC_REG_MICMUTE1 +899 0x0000 //TX_MICMUTE_RATIO_THR +900 0x0000 //TX_MICMUTE_AMP_THR +901 0x0000 //TX_MICMUTE_HPF_IND +902 0x0000 //TX_MICMUTE_LOG_EYR_TH +903 0x0000 //TX_MICMUTE_CVG_TIME +904 0x0000 //TX_MICMUTE_RELEASE_TIME +905 0x0000 //TX_MIC_VOLUME_MIC0MUTE +906 0x0000 //TX_MICMUTE_EPD_OFFSET_0 +907 0x0000 //TX_MICMUTE_FRQ_AEC_L +908 0x0000 //TX_MICMUTE_EAD_THR +909 0x0000 //TX_MICMUTE_LAMBDA_CB_NLE +910 0x0000 //TX_MICMUTE_LAMBDA_RE_EST +911 0x0000 //TX_DTD_THR1_MICMUTE_0 +912 0x0000 //TX_DTD_THR1_MICMUTE_1 +913 0x0000 //TX_DTD_THR1_MICMUTE_2 +914 0x0000 //TX_DTD_THR1_MICMUTE_3 +915 0x0000 //TX_DTD_THR2_MICMUTE_0 +916 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_0 +917 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_1 +918 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_2 +919 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_3 +920 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_4 +921 0x0000 //TX_MICMUTE_C_POST_FLT +922 0x0000 //TX_MICMUTE_DT_CUT_K +923 0x0000 //TX_MICMUTE_DT_CUT_THR +924 0x0000 //TX_MICMUTE_DT_CUT_K2 +925 0x0000 //TX_MICMUTE_DT_CUT_THR2 +926 0x0000 //TX_MICMUTE_DT2_HOLD_N +927 0x0000 //TX_MICMUTE_RATIODTH_THCUT +928 0x0000 //TX_MICMUTE_B_POST_FLT_ECHOL +929 0x0000 //TX_MICMUTE_B_POST_FLT_ECHOH +930 0x0000 //TX_MICMUTE_C_POST_FLT_MASK +931 0x0000 //TX_MICMUTE_RATIODTL_CUT_TH +932 0x0000 //TX_MICMUTE_DT_CUT_K1 +933 0x0000 //TX_MICMUTE_N2_SN_EST +934 0x0000 //TX_MICMUTE_THR_SN_EST_0 +935 0x0000 //TX_MICMUTE_MIN_G_CTRL_0 +936 0x0000 //TX_MICMUTE_A_POST_FILT_S_0 +937 0x0000 //TX_MICMUTE_B_POST_FILT_0 +938 0x0000 //TX_MIC1RUB_AMP_THR +939 0x0000 //TX_MIC1MUTE_RATIO_THR +940 0x0000 //TX_MIC1MUTE_AMP_THR +941 0x0000 //TX_MIC1MUTE_CVG_TIME +942 0x0000 //TX_MIC1MUTE_RELEASE_TIME +943 0x0000 //TX_AMS_RESRV_01 +944 0x0000 //TX_AMS_RESRV_02 +945 0x0000 //TX_AMS_RESRV_03 +946 0x0000 //TX_AMS_RESRV_04 +947 0x0000 //TX_AMS_RESRV_05 +948 0x0000 //TX_AMS_RESRV_06 +949 0x0000 //TX_AMS_RESRV_07 +950 0x0000 //TX_AMS_RESRV_08 +951 0x0000 //TX_AMS_RESRV_09 +952 0x0000 //TX_AMS_RESRV_10 +953 0x0000 //TX_AMS_RESRV_11 +954 0x0000 //TX_AMS_RESRV_12 +955 0x0000 //TX_AMS_RESRV_13 +956 0x0000 //TX_AMS_RESRV_14 +957 0x0000 //TX_AMS_RESRV_15 +958 0x0000 //TX_AMS_RESRV_16 +959 0x0000 //TX_AMS_RESRV_17 +960 0x0000 //TX_AMS_RESRV_18 +961 0x0000 //TX_AMS_RESRV_19 +#RX +0 0x0064 //RX_RECVFUNC_MODE_0 +1 0x0000 //RX_RECVFUNC_MODE_1 +2 0x0004 //RX_SAMPLINGFREQ_SIG +3 0x0004 //RX_SAMPLINGFREQ_PROC +4 0x000A //RX_FRAME_SZ +5 0x0000 //RX_DELAY_OPT +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +10 0x0800 //RX_PGA +11 0x7FFF //RX_A_HP +12 0x4000 //RX_B_PE +13 0x7800 //RX_THR_PITCH_DET_0 +14 0x7000 //RX_THR_PITCH_DET_1 +15 0x6000 //RX_THR_PITCH_DET_2 +16 0x0008 //RX_PITCH_BFR_LEN +17 0x0003 //RX_SBD_PITCH_DET +18 0x0100 //RX_PP_RESRV_0 +19 0x0020 //RX_PP_RESRV_1 +20 0x0500 //RX_N_SN_EST +21 0x000C //RX_N2_SN_EST +22 0x000A //RX_NS_LVL_CTRL +23 0xF600 //RX_THR_SN_EST +24 0x7000 //RX_LAMBDA_PFILT +25 0x000A //RX_FENS_RESRV_0 +26 0x0190 //RX_FENS_RESRV_1 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +30 0x0002 //RX_EXTRA_NS_L +31 0x0800 //RX_EXTRA_NS_A +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +35 0x199A //RX_A_POST_FLT +36 0x0000 //RX_LMT_THRD +37 0x4000 //RX_LMT_ALPHA +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0304 //RX_FDEQ_BIN_2 +66 0x0405 //RX_FDEQ_BIN_3 +67 0x0607 //RX_FDEQ_BIN_4 +68 0x0809 //RX_FDEQ_BIN_5 +69 0x0A0B //RX_FDEQ_BIN_6 +70 0x0C0D //RX_FDEQ_BIN_7 +71 0x0E0F //RX_FDEQ_BIN_8 +72 0x1011 //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1618 //RX_FDEQ_BIN_11 +75 0x1C1C //RX_FDEQ_BIN_12 +76 0x2020 //RX_FDEQ_BIN_13 +77 0x2020 //RX_FDEQ_BIN_14 +78 0x2011 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +111 0x0000 //RX_FILTINDX +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +125 0x7C00 //RX_LAMBDA_PKA_FP +126 0x2000 //RX_TPKA_FP +127 0x2000 //RX_MIN_G_FP +128 0x0080 //RX_MAX_G_FP +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +131 0x0000 //RX_MAXLEVEL_CNG +132 0x3000 //RX_BWE_UV_TH +133 0x3000 //RX_BWE_UV_TH2 +134 0x1800 //RX_BWE_UV_TH3 +135 0x1000 //RX_BWE_V_TH +136 0x04CD //RX_BWE_GAIN1_V_TH1 +137 0x0F33 //RX_BWE_GAIN1_V_TH2 +138 0x7333 //RX_BWE_UV_EQ +139 0x199A //RX_BWE_V_EQ +140 0x7333 //RX_BWE_TONE_TH +141 0x0004 //RX_BWE_UV_HOLD_T +142 0x6CCD //RX_BWE_GAIN2_ALPHA +143 0x799A //RX_BWE_GAIN3_ALPHA +144 0x001E //RX_BWE_CUTOFF +145 0x3000 //RX_BWE_GAINFILL +146 0x3200 //RX_BWE_MAXTH_TONE +147 0x2000 //RX_BWE_EQ_0 +148 0x2000 //RX_BWE_EQ_1 +149 0x2000 //RX_BWE_EQ_2 +150 0x2000 //RX_BWE_EQ_3 +151 0x2000 //RX_BWE_EQ_4 +152 0x2000 //RX_BWE_EQ_5 +153 0x2000 //RX_BWE_EQ_6 +154 0x0000 //RX_BWE_RESRV_0 +155 0x0000 //RX_BWE_RESRV_1 +156 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0304 //RX_FDEQ_BIN_2 +66 0x0405 //RX_FDEQ_BIN_3 +67 0x0607 //RX_FDEQ_BIN_4 +68 0x0809 //RX_FDEQ_BIN_5 +69 0x0A0B //RX_FDEQ_BIN_6 +70 0x0C0D //RX_FDEQ_BIN_7 +71 0x0E0F //RX_FDEQ_BIN_8 +72 0x1011 //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1618 //RX_FDEQ_BIN_11 +75 0x1C1C //RX_FDEQ_BIN_12 +76 0x2020 //RX_FDEQ_BIN_13 +77 0x2020 //RX_FDEQ_BIN_14 +78 0x2011 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0304 //RX_FDEQ_BIN_2 +66 0x0405 //RX_FDEQ_BIN_3 +67 0x0607 //RX_FDEQ_BIN_4 +68 0x0809 //RX_FDEQ_BIN_5 +69 0x0A0B //RX_FDEQ_BIN_6 +70 0x0C0D //RX_FDEQ_BIN_7 +71 0x0E0F //RX_FDEQ_BIN_8 +72 0x1011 //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1618 //RX_FDEQ_BIN_11 +75 0x1C1C //RX_FDEQ_BIN_12 +76 0x2020 //RX_FDEQ_BIN_13 +77 0x2020 //RX_FDEQ_BIN_14 +78 0x2011 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0304 //RX_FDEQ_BIN_2 +66 0x0405 //RX_FDEQ_BIN_3 +67 0x0607 //RX_FDEQ_BIN_4 +68 0x0809 //RX_FDEQ_BIN_5 +69 0x0A0B //RX_FDEQ_BIN_6 +70 0x0C0D //RX_FDEQ_BIN_7 +71 0x0E0F //RX_FDEQ_BIN_8 +72 0x1011 //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1618 //RX_FDEQ_BIN_11 +75 0x1C1C //RX_FDEQ_BIN_12 +76 0x2020 //RX_FDEQ_BIN_13 +77 0x2020 //RX_FDEQ_BIN_14 +78 0x2011 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0304 //RX_FDEQ_BIN_2 +66 0x0405 //RX_FDEQ_BIN_3 +67 0x0607 //RX_FDEQ_BIN_4 +68 0x0809 //RX_FDEQ_BIN_5 +69 0x0A0B //RX_FDEQ_BIN_6 +70 0x0C0D //RX_FDEQ_BIN_7 +71 0x0E0F //RX_FDEQ_BIN_8 +72 0x1011 //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1618 //RX_FDEQ_BIN_11 +75 0x1C1C //RX_FDEQ_BIN_12 +76 0x2020 //RX_FDEQ_BIN_13 +77 0x2020 //RX_FDEQ_BIN_14 +78 0x2011 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0304 //RX_FDEQ_BIN_2 +66 0x0405 //RX_FDEQ_BIN_3 +67 0x0607 //RX_FDEQ_BIN_4 +68 0x0809 //RX_FDEQ_BIN_5 +69 0x0A0B //RX_FDEQ_BIN_6 +70 0x0C0D //RX_FDEQ_BIN_7 +71 0x0E0F //RX_FDEQ_BIN_8 +72 0x1011 //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1618 //RX_FDEQ_BIN_11 +75 0x1C1C //RX_FDEQ_BIN_12 +76 0x2020 //RX_FDEQ_BIN_13 +77 0x2020 //RX_FDEQ_BIN_14 +78 0x2011 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0304 //RX_FDEQ_BIN_2 +66 0x0405 //RX_FDEQ_BIN_3 +67 0x0607 //RX_FDEQ_BIN_4 +68 0x0809 //RX_FDEQ_BIN_5 +69 0x0A0B //RX_FDEQ_BIN_6 +70 0x0C0D //RX_FDEQ_BIN_7 +71 0x0E0F //RX_FDEQ_BIN_8 +72 0x1011 //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1618 //RX_FDEQ_BIN_11 +75 0x1C1C //RX_FDEQ_BIN_12 +76 0x2020 //RX_FDEQ_BIN_13 +77 0x2020 //RX_FDEQ_BIN_14 +78 0x2011 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0304 //RX_FDEQ_BIN_2 +66 0x0405 //RX_FDEQ_BIN_3 +67 0x0607 //RX_FDEQ_BIN_4 +68 0x0809 //RX_FDEQ_BIN_5 +69 0x0A0B //RX_FDEQ_BIN_6 +70 0x0C0D //RX_FDEQ_BIN_7 +71 0x0E0F //RX_FDEQ_BIN_8 +72 0x1011 //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1618 //RX_FDEQ_BIN_11 +75 0x1C1C //RX_FDEQ_BIN_12 +76 0x2020 //RX_FDEQ_BIN_13 +77 0x2020 //RX_FDEQ_BIN_14 +78 0x2011 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#RX 2 +157 0x0064 //RX_RECVFUNC_MODE_0 +158 0x0000 //RX_RECVFUNC_MODE_1 +159 0x0004 //RX_SAMPLINGFREQ_SIG +160 0x0004 //RX_SAMPLINGFREQ_PROC +161 0x000A //RX_FRAME_SZ +162 0x0000 //RX_DELAY_OPT +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +167 0x0800 //RX_PGA +168 0x7FFF //RX_A_HP +169 0x4000 //RX_B_PE +170 0x7800 //RX_THR_PITCH_DET_0 +171 0x7000 //RX_THR_PITCH_DET_1 +172 0x6000 //RX_THR_PITCH_DET_2 +173 0x0008 //RX_PITCH_BFR_LEN +174 0x0003 //RX_SBD_PITCH_DET +175 0x0100 //RX_PP_RESRV_0 +176 0x0020 //RX_PP_RESRV_1 +177 0x0500 //RX_N_SN_EST +178 0x000C //RX_N2_SN_EST +179 0x000A //RX_NS_LVL_CTRL +180 0xF600 //RX_THR_SN_EST +181 0x7000 //RX_LAMBDA_PFILT +182 0x000A //RX_FENS_RESRV_0 +183 0x0190 //RX_FENS_RESRV_1 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +187 0x0002 //RX_EXTRA_NS_L +188 0x0800 //RX_EXTRA_NS_A +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +192 0x199A //RX_A_POST_FLT +193 0x0000 //RX_LMT_THRD +194 0x4000 //RX_LMT_ALPHA +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0304 //RX_FDEQ_BIN_2 +223 0x0405 //RX_FDEQ_BIN_3 +224 0x0607 //RX_FDEQ_BIN_4 +225 0x0809 //RX_FDEQ_BIN_5 +226 0x0A0B //RX_FDEQ_BIN_6 +227 0x0C0D //RX_FDEQ_BIN_7 +228 0x0E0F //RX_FDEQ_BIN_8 +229 0x1011 //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1618 //RX_FDEQ_BIN_11 +232 0x1C1C //RX_FDEQ_BIN_12 +233 0x2020 //RX_FDEQ_BIN_13 +234 0x2020 //RX_FDEQ_BIN_14 +235 0x2011 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +268 0x0000 //RX_FILTINDX +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +282 0x7C00 //RX_LAMBDA_PKA_FP +283 0x2000 //RX_TPKA_FP +284 0x2000 //RX_MIN_G_FP +285 0x0080 //RX_MAX_G_FP +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +288 0x0000 //RX_MAXLEVEL_CNG +289 0x3000 //RX_BWE_UV_TH +290 0x3000 //RX_BWE_UV_TH2 +291 0x1800 //RX_BWE_UV_TH3 +292 0x1000 //RX_BWE_V_TH +293 0x04CD //RX_BWE_GAIN1_V_TH1 +294 0x0F33 //RX_BWE_GAIN1_V_TH2 +295 0x7333 //RX_BWE_UV_EQ +296 0x199A //RX_BWE_V_EQ +297 0x7333 //RX_BWE_TONE_TH +298 0x0004 //RX_BWE_UV_HOLD_T +299 0x6CCD //RX_BWE_GAIN2_ALPHA +300 0x799A //RX_BWE_GAIN3_ALPHA +301 0x001E //RX_BWE_CUTOFF +302 0x3000 //RX_BWE_GAINFILL +303 0x3200 //RX_BWE_MAXTH_TONE +304 0x2000 //RX_BWE_EQ_0 +305 0x2000 //RX_BWE_EQ_1 +306 0x2000 //RX_BWE_EQ_2 +307 0x2000 //RX_BWE_EQ_3 +308 0x2000 //RX_BWE_EQ_4 +309 0x2000 //RX_BWE_EQ_5 +310 0x2000 //RX_BWE_EQ_6 +311 0x0000 //RX_BWE_RESRV_0 +312 0x0000 //RX_BWE_RESRV_1 +313 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0304 //RX_FDEQ_BIN_2 +223 0x0405 //RX_FDEQ_BIN_3 +224 0x0607 //RX_FDEQ_BIN_4 +225 0x0809 //RX_FDEQ_BIN_5 +226 0x0A0B //RX_FDEQ_BIN_6 +227 0x0C0D //RX_FDEQ_BIN_7 +228 0x0E0F //RX_FDEQ_BIN_8 +229 0x1011 //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1618 //RX_FDEQ_BIN_11 +232 0x1C1C //RX_FDEQ_BIN_12 +233 0x2020 //RX_FDEQ_BIN_13 +234 0x2020 //RX_FDEQ_BIN_14 +235 0x2011 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0304 //RX_FDEQ_BIN_2 +223 0x0405 //RX_FDEQ_BIN_3 +224 0x0607 //RX_FDEQ_BIN_4 +225 0x0809 //RX_FDEQ_BIN_5 +226 0x0A0B //RX_FDEQ_BIN_6 +227 0x0C0D //RX_FDEQ_BIN_7 +228 0x0E0F //RX_FDEQ_BIN_8 +229 0x1011 //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1618 //RX_FDEQ_BIN_11 +232 0x1C1C //RX_FDEQ_BIN_12 +233 0x2020 //RX_FDEQ_BIN_13 +234 0x2020 //RX_FDEQ_BIN_14 +235 0x2011 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0304 //RX_FDEQ_BIN_2 +223 0x0405 //RX_FDEQ_BIN_3 +224 0x0607 //RX_FDEQ_BIN_4 +225 0x0809 //RX_FDEQ_BIN_5 +226 0x0A0B //RX_FDEQ_BIN_6 +227 0x0C0D //RX_FDEQ_BIN_7 +228 0x0E0F //RX_FDEQ_BIN_8 +229 0x1011 //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1618 //RX_FDEQ_BIN_11 +232 0x1C1C //RX_FDEQ_BIN_12 +233 0x2020 //RX_FDEQ_BIN_13 +234 0x2020 //RX_FDEQ_BIN_14 +235 0x2011 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0304 //RX_FDEQ_BIN_2 +223 0x0405 //RX_FDEQ_BIN_3 +224 0x0607 //RX_FDEQ_BIN_4 +225 0x0809 //RX_FDEQ_BIN_5 +226 0x0A0B //RX_FDEQ_BIN_6 +227 0x0C0D //RX_FDEQ_BIN_7 +228 0x0E0F //RX_FDEQ_BIN_8 +229 0x1011 //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1618 //RX_FDEQ_BIN_11 +232 0x1C1C //RX_FDEQ_BIN_12 +233 0x2020 //RX_FDEQ_BIN_13 +234 0x2020 //RX_FDEQ_BIN_14 +235 0x2011 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0304 //RX_FDEQ_BIN_2 +223 0x0405 //RX_FDEQ_BIN_3 +224 0x0607 //RX_FDEQ_BIN_4 +225 0x0809 //RX_FDEQ_BIN_5 +226 0x0A0B //RX_FDEQ_BIN_6 +227 0x0C0D //RX_FDEQ_BIN_7 +228 0x0E0F //RX_FDEQ_BIN_8 +229 0x1011 //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1618 //RX_FDEQ_BIN_11 +232 0x1C1C //RX_FDEQ_BIN_12 +233 0x2020 //RX_FDEQ_BIN_13 +234 0x2020 //RX_FDEQ_BIN_14 +235 0x2011 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0304 //RX_FDEQ_BIN_2 +223 0x0405 //RX_FDEQ_BIN_3 +224 0x0607 //RX_FDEQ_BIN_4 +225 0x0809 //RX_FDEQ_BIN_5 +226 0x0A0B //RX_FDEQ_BIN_6 +227 0x0C0D //RX_FDEQ_BIN_7 +228 0x0E0F //RX_FDEQ_BIN_8 +229 0x1011 //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1618 //RX_FDEQ_BIN_11 +232 0x1C1C //RX_FDEQ_BIN_12 +233 0x2020 //RX_FDEQ_BIN_13 +234 0x2020 //RX_FDEQ_BIN_14 +235 0x2011 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0304 //RX_FDEQ_BIN_2 +223 0x0405 //RX_FDEQ_BIN_3 +224 0x0607 //RX_FDEQ_BIN_4 +225 0x0809 //RX_FDEQ_BIN_5 +226 0x0A0B //RX_FDEQ_BIN_6 +227 0x0C0D //RX_FDEQ_BIN_7 +228 0x0E0F //RX_FDEQ_BIN_8 +229 0x1011 //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1618 //RX_FDEQ_BIN_11 +232 0x1C1C //RX_FDEQ_BIN_12 +233 0x2020 //RX_FDEQ_BIN_13 +234 0x2020 //RX_FDEQ_BIN_14 +235 0x2011 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 + +#CASE_NAME BLUETOOTH-BTNB-VOICE_GENERIC-NB +#PARAM_MODE FULL +#PARAM_TYPE TX+2RX +#TOTAL_CUSTOM_STEP 7+7 +#TX +0 0x0008 //TX_OPERATION_MODE_0 +1 0x0008 //TX_OPERATION_MODE_1 +2 0x0033 //TX_PATCH_REG +3 0x0240 //TX_SENDFUNC_MODE_0 +4 0x0001 //TX_SENDFUNC_MODE_1 +5 0x0001 //TX_NUM_MIC +6 0x0000 //TX_SAMPLINGFREQ_SIG +7 0x0000 //TX_SAMPLINGFREQ_PROC +8 0x000A //TX_FRAME_SZ_SIG +9 0x000A //TX_FRAME_SZ +10 0x0000 //TX_DELAY_OPT +11 0x0028 //TX_MAX_TAIL_LENGTH +12 0x0001 //TX_NUM_LOUTCHN +13 0x0001 //TX_MAXNUM_AECREF +14 0x0000 //TX_DBG_FUNC_REG +15 0x0000 //TX_DBG_FUNC_REG1 +16 0x0000 //TX_SYS_RESRV_0 +17 0x0000 //TX_SYS_RESRV_1 +18 0x0000 //TX_SYS_RESRV_2 +19 0x0000 //TX_SYS_RESRV_3 +20 0x0000 //TX_DIST2REF0 +21 0x009B //TX_DIST2REF1 +22 0x0000 //TX_DIST2REF_02 +23 0x0000 //TX_DIST2REF_03 +24 0x0000 //TX_DIST2REF_04 +25 0x0000 //TX_DIST2REF_05 +26 0x0000 //TX_MMIC +27 0x0A13 //TX_PGA_0 +28 0x0800 //TX_PGA_1 +29 0x0800 //TX_PGA_2 +30 0x0000 //TX_PGA_3 +31 0x0000 //TX_PGA_4 +32 0x0000 //TX_PGA_5 +33 0x0000 //TX_MIC_PAIRS +34 0x0000 //TX_MIC_PAIRS_HS +35 0x0002 //TX_MICS_FOR_BF +36 0x0000 //TX_MIC_PAIRS_FORL1 +37 0x0002 //TX_MICS_OF_PAIR0 +38 0x0002 //TX_MICS_OF_PAIR1 +39 0x0002 //TX_MICS_OF_PAIR2 +40 0x0002 //TX_MICS_OF_PAIR3 +41 0x0000 //TX_MIC_DATA_SRC0 +42 0x0001 //TX_MIC_DATA_SRC1 +43 0x0002 //TX_MIC_DATA_SRC2 +44 0x0000 //TX_MIC_DATA_SRC3 +45 0x0000 //TX_MIC_PAIR_CH_04 +46 0x0000 //TX_MIC_PAIR_CH_05 +47 0x0000 //TX_MIC_PAIR_CH_10 +48 0x0000 //TX_MIC_PAIR_CH_11 +49 0x0000 //TX_MIC_PAIR_CH_12 +50 0x0000 //TX_MIC_PAIR_CH_13 +51 0x0000 //TX_MIC_PAIR_CH_14 +52 0x05DC //TX_HD_BIN_MASK +53 0x0010 //TX_HD_SUBAND_MASK +54 0x19A1 //TX_HD_FRAME_AVG_MASK +55 0x0320 //TX_HD_MIN_FRQ +56 0x1000 //TX_HD_ALPHA_PSD +57 0x1100 //TX_T_PHPR1 +58 0x0000 //TX_T_PHPR2 +59 0x0000 //TX_T_PTPR +60 0x0000 //TX_T_PNPR +61 0x0000 //TX_T_PAPR1 +62 0xEE6C //TX_T_PSDVAT +63 0x0800 //TX_CNT +64 0x4000 //TX_ANTI_HOWL_GAIN +65 0x0001 //TX_MICFORBFMARK_0 +66 0x0001 //TX_MICFORBFMARK_1 +67 0x0001 //TX_MICFORBFMARK_2 +68 0x0001 //TX_MICFORBFMARK_3 +69 0x0001 //TX_MICFORBFMARK_4 +70 0x0001 //TX_MICFORBFMARK_5 +71 0x0000 //TX_DIST2REF_10 +72 0x3E00 //TX_DIST2REF_11 +73 0x0000 //TX_DIST2REF2 +74 0x0000 //TX_DIST2REF_13 +75 0x0000 //TX_DIST2REF_14 +76 0x0000 //TX_DIST2REF_15 +77 0x0000 //TX_DIST2REF_20 +78 0x0000 //TX_DIST2REF_21 +79 0x0000 //TX_DIST2REF_22 +80 0x0000 //TX_DIST2REF_23 +81 0x0000 //TX_DIST2REF_24 +82 0x0000 //TX_DIST2REF_25 +83 0x0000 //TX_DIST2REF_30 +84 0x0000 //TX_DIST2REF_31 +85 0x0000 //TX_DIST2REF_32 +86 0x0000 //TX_DIST2REF_33 +87 0x0000 //TX_DIST2REF_34 +88 0x0000 //TX_DIST2REF_35 +89 0x0000 //TX_MIC_LOC_00 +90 0x0000 //TX_MIC_LOC_01 +91 0x0000 //TX_MIC_LOC_02 +92 0x0000 //TX_MIC_LOC_03 +93 0x0000 //TX_MIC_LOC_04 +94 0x0000 //TX_MIC_LOC_05 +95 0x0000 //TX_MIC_LOC_10 +96 0x0000 //TX_MIC_LOC_11 +97 0x0000 //TX_MIC_LOC_12 +98 0x0000 //TX_MIC_LOC_13 +99 0x0000 //TX_MIC_LOC_14 +100 0x0000 //TX_MIC_LOC_15 +101 0x0000 //TX_MIC_LOC_20 +102 0x0000 //TX_MIC_LOC_21 +103 0x0000 //TX_MIC_LOC_22 +104 0x0000 //TX_MIC_LOC_23 +105 0x0000 //TX_MIC_LOC_24 +106 0x0000 //TX_MIC_LOC_25 +107 0x0200 //TX_MIC_REFBLK_VOLUME +108 0x0800 //TX_MIC_BLOCK_VOLUME +109 0x0000 //TX_INVERSE_MASK +110 0x0000 //TX_ADCS_MASK +111 0x04D0 //TX_ADCS_GAIN +112 0x4000 //TX_NFC_GAINFAC +113 0x0000 //TX_MAINMIC_BLKFACTOR +114 0x0000 //TX_REFMIC_BLKFACTOR +115 0x0000 //TX_BLMIC_BLKFACTOR +116 0x0000 //TX_BRMIC_BLKFACTOR +117 0x0031 //TX_MICBLK_START_BIN +118 0x0060 //TX_MICBLK_END_BIN +119 0x0015 //TX_MICBLK_FE_HOLD +120 0xFFF2 //TX_MICBLK_MR_EXP_TH +121 0xFFF2 //TX_MICBLK_LR_EXP_TH +122 0x0000 //TX_FENE_HOLD +123 0x4000 //TX_FE_ENER_TH_MTS +124 0x0004 //TX_FE_ENER_TH_EXP +125 0x6000 //TX_C_POST_FLT_MIC_MAINBLK +126 0x6000 //TX_C_POST_FLT_MIC_REFBLK +127 0x0010 //TX_MIC_BLOCK_N +128 0x7D83 //TX_A_HP +129 0x4000 //TX_B_PE +130 0x6800 //TX_THR_PITCH_DET_0 +131 0x6000 //TX_THR_PITCH_DET_1 +132 0x5800 //TX_THR_PITCH_DET_2 +133 0x0008 //TX_PITCH_BFR_LEN +134 0x0003 //TX_SBD_PITCH_DET +135 0x0050 //TX_TD_AEC_L +136 0x4000 //TX_MU0_UNP_TD_AEC +137 0x1000 //TX_MU0_PTD_TD_AEC +138 0x0000 //TX_PP_RESRV_0 +139 0x2A94 //TX_PP_RESRV_1 +140 0x55F0 //TX_PP_RESRV_2 +141 0x0000 //TX_PP_RESRV_3 +142 0x0000 //TX_PP_RESRV_4 +143 0x0000 //TX_PP_RESRV_5 +144 0x0000 //TX_PP_RESRV_6 +145 0x0000 //TX_PP_RESRV_7 +146 0x001E //TX_TAIL_LENGTH +147 0x0080 //TX_AEC_REF_GAIN_0 +148 0x0800 //TX_AEC_REF_GAIN_1 +149 0x0800 //TX_AEC_REF_GAIN_2 +150 0x7000 //TX_EAD_THR +151 0x0800 //TX_THR_RE_EST +152 0x0800 //TX_MIN_EQ_RE_EST_0 +153 0x0800 //TX_MIN_EQ_RE_EST_1 +154 0x0800 //TX_MIN_EQ_RE_EST_2 +155 0x0800 //TX_MIN_EQ_RE_EST_3 +156 0x0800 //TX_MIN_EQ_RE_EST_4 +157 0x0800 //TX_MIN_EQ_RE_EST_5 +158 0x0800 //TX_MIN_EQ_RE_EST_6 +159 0x0800 //TX_MIN_EQ_RE_EST_7 +160 0x0800 //TX_MIN_EQ_RE_EST_8 +161 0x0800 //TX_MIN_EQ_RE_EST_9 +162 0x0800 //TX_MIN_EQ_RE_EST_10 +163 0x0800 //TX_MIN_EQ_RE_EST_11 +164 0x0800 //TX_MIN_EQ_RE_EST_12 +165 0x4000 //TX_LAMBDA_RE_EST +166 0x2000 //TX_LAMBDA_CB_NLE +167 0x6000 //TX_C_POST_FLT +168 0x7000 //TX_GAIN_NP +169 0x00C8 //TX_SE_HOLD_N +170 0x00C8 //TX_DT_HOLD_N +171 0x03E8 //TX_DT2_HOLD_N +172 0x6666 //TX_AEC_RESRV_0 +173 0x0000 //TX_AEC_RESRV_1 +174 0x0014 //TX_AEC_RESRV_2 +175 0x0000 //TX_MIC_DELAY_LENGTH +176 0x0000 //TX_REF_DELAY_LENGTH +177 0x0000 //TX_ADD_LINEIN_GAINL +178 0x0000 //TX_ADD_LINEIN_GAINH +179 0x0000 //TX_MIN_EQ_RE_EST_14 +180 0x0000 //TX_DTD_THR1_8 +181 0x7FFF //TX_DTD_THR2_8 +182 0x0000 //TX_DTD_MIC_BLK2 +183 0x0008 //TX_FRQ_LIN_LEN +184 0x7FFF //TX_FRQ_AEC_LEN_RHO +185 0x6000 //TX_MU0_UNP_FRQ_AEC +186 0x4000 //TX_MU0_PTD_FRQ_AEC +187 0x000A //TX_MINENOISETH +188 0x0800 //TX_MU0_RE_EST +189 0x0001 //TX_AEC_NUM_CH +190 0x0000 //TX_BIGECHOATTENUATION_MAX +191 0x2000 //TX_A_POST_FLT_MICBLK +192 0x0000 //TX_BLKENERTH +193 0x0000 //TX_BLKENERHIGHTH +194 0x0000 //TX_NORMENERTH +195 0x0000 //TX_NORMENERHIGHTH +196 0x0000 //TX_NORMENERHIGHTHL +197 0x7800 //TX_DTD_THR1_0 +198 0x7000 //TX_DTD_THR1_1 +199 0x7FFF //TX_DTD_THR1_2 +200 0x7FFF //TX_DTD_THR1_3 +201 0x7FFF //TX_DTD_THR1_4 +202 0x7FFF //TX_DTD_THR1_5 +203 0x7FFF //TX_DTD_THR1_6 +204 0x7FFF //TX_DTD_THR2_0 +205 0x7FFF //TX_DTD_THR2_1 +206 0x7FFF //TX_DTD_THR2_2 +207 0x7FFF //TX_DTD_THR2_3 +208 0x7FFF //TX_DTD_THR2_4 +209 0x7FFF //TX_DTD_THR2_5 +210 0x7FFF //TX_DTD_THR2_6 +211 0x1000 //TX_DTD_THR3 +212 0x0000 //TX_SPK_CUT_K +213 0x0BB8 //TX_DT_CUT_K +214 0x0CCD //TX_DT_CUT_THR +215 0x04EB //TX_COMFORT_G +216 0x01F4 //TX_POWER_YOUT_TH +217 0x4000 //TX_FDPFGAINECHO +218 0x0000 //TX_DTD_HD_THR +219 0x0000 //TX_SPK_CUT_K_S +220 0x0000 //TX_DTD_MIC_BLK +221 0x0400 //TX_ADPT_STRICT_L +222 0x0200 //TX_ADPT_STRICT_H +223 0x0BB8 //TX_RATIO_DT_L_TH_LOW +224 0x3A98 //TX_RATIO_DT_H_TH_LOW +225 0x1770 //TX_RATIO_DT_L_TH_HIGH +226 0x4E20 //TX_RATIO_DT_H_TH_HIGH +227 0x09C4 //TX_RATIO_DT_L0_TH +228 0x0800 //TX_B_POST_FILT_ECHO_L +229 0x7FFF //TX_B_POST_FILT_ECHO_H +230 0x0200 //TX_MIN_G_CTRL_ECHO +231 0x7FFF //TX_B_LESSCUT_RTO_ECHO +232 0x0019 //TX_EPD_OFFSET_00 +233 0x0019 //TX_EPD_OFFST_01 +234 0x1388 //TX_RATIO_DT_L0_TH_HIGH +235 0x3A98 //TX_RATIO_DT_H_TH_CUT +236 0x7FFF //TX_MIN_EQ_RE_EST_13 +237 0x7FFF //TX_DTD_THR1_7 +238 0x7FFF //TX_DTD_THR2_7 +239 0x0800 //TX_DT_RESRV_7 +240 0x0800 //TX_DT_RESRV_8 +241 0x0000 //TX_DT_RESRV_9 +242 0xF400 //TX_THR_SN_EST_0 +243 0xF400 //TX_THR_SN_EST_1 +244 0xF600 //TX_THR_SN_EST_2 +245 0xF400 //TX_THR_SN_EST_3 +246 0xF400 //TX_THR_SN_EST_4 +247 0xF400 //TX_THR_SN_EST_5 +248 0xF400 //TX_THR_SN_EST_6 +249 0xF600 //TX_THR_SN_EST_7 +250 0x0000 //TX_DELTA_THR_SN_EST_0 +251 0x0200 //TX_DELTA_THR_SN_EST_1 +252 0x0200 //TX_DELTA_THR_SN_EST_2 +253 0x0200 //TX_DELTA_THR_SN_EST_3 +254 0x0200 //TX_DELTA_THR_SN_EST_4 +255 0x0200 //TX_DELTA_THR_SN_EST_5 +256 0x0000 //TX_DELTA_THR_SN_EST_6 +257 0x0200 //TX_DELTA_THR_SN_EST_7 +258 0x6000 //TX_LAMBDA_NN_EST_0 +259 0x4000 //TX_LAMBDA_NN_EST_1 +260 0x4000 //TX_LAMBDA_NN_EST_2 +261 0x4000 //TX_LAMBDA_NN_EST_3 +262 0x4000 //TX_LAMBDA_NN_EST_4 +263 0x4000 //TX_LAMBDA_NN_EST_5 +264 0x6000 //TX_LAMBDA_NN_EST_6 +265 0x4000 //TX_LAMBDA_NN_EST_7 +266 0x0400 //TX_N_SN_EST +267 0x001E //TX_INBEAM_T +268 0x0041 //TX_INBEAMHOLDT +269 0x2000 //TX_G_STRICT +270 0x2000 //TX_EQ_THR_BF +271 0x799A //TX_LAMBDA_EQ_BF +272 0x1000 //TX_NE_RTO_TH +273 0x0400 //TX_NE_RTO_TH_L +274 0x0800 //TX_MAINREFRTOH_TH_H +275 0x0800 //TX_MAINREFRTOH_TH_L +276 0x0800 //TX_MAINREFRTO_TH_H +277 0x0800 //TX_MAINREFRTO_TH_L +278 0x0200 //TX_MAINREFRTO_TH_EQ +279 0x1000 //TX_B_POST_FLT_0 +280 0x1000 //TX_B_POST_FLT_1 +281 0x000F //TX_NS_LVL_CTRL_0 +282 0x0011 //TX_NS_LVL_CTRL_1 +283 0x000F //TX_NS_LVL_CTRL_2 +284 0x000F //TX_NS_LVL_CTRL_3 +285 0x000F //TX_NS_LVL_CTRL_4 +286 0x000F //TX_NS_LVL_CTRL_5 +287 0x000F //TX_NS_LVL_CTRL_6 +288 0x0011 //TX_NS_LVL_CTRL_7 +289 0x000C //TX_MIN_GAIN_S_0 +290 0x000F //TX_MIN_GAIN_S_1 +291 0x000C //TX_MIN_GAIN_S_2 +292 0x000C //TX_MIN_GAIN_S_3 +293 0x000C //TX_MIN_GAIN_S_4 +294 0x000C //TX_MIN_GAIN_S_5 +295 0x000C //TX_MIN_GAIN_S_6 +296 0x000F //TX_MIN_GAIN_S_7 +297 0x7FFF //TX_NMOS_SUP +298 0x0000 //TX_NS_MAX_PRI_SNR_TH +299 0x0000 //TX_NMOS_SUP_MENSA +300 0x7FFF //TX_SNRI_SUP_0 +301 0x7FFF //TX_SNRI_SUP_1 +302 0x7FFF //TX_SNRI_SUP_2 +303 0x7FFF //TX_SNRI_SUP_3 +304 0x7FFF //TX_SNRI_SUP_4 +305 0x7FFF //TX_SNRI_SUP_5 +306 0x7FFF //TX_SNRI_SUP_6 +307 0x7FFF //TX_SNRI_SUP_7 +308 0x7FFF //TX_THR_LFNS +309 0x000E //TX_G_LFNS +310 0x09C4 //TX_GAIN0_NTH +311 0x000A //TX_MUSIC_MORENS +312 0x7FFF //TX_A_POST_FILT_0 +313 0x2000 //TX_A_POST_FILT_1 +314 0x4000 //TX_A_POST_FILT_S_0 +315 0x5000 //TX_A_POST_FILT_S_1 +316 0x5000 //TX_A_POST_FILT_S_2 +317 0x5000 //TX_A_POST_FILT_S_3 +318 0x5000 //TX_A_POST_FILT_S_4 +319 0x5000 //TX_A_POST_FILT_S_5 +320 0x4000 //TX_A_POST_FILT_S_6 +321 0x5000 //TX_A_POST_FILT_S_7 +322 0x1000 //TX_B_POST_FILT_0 +323 0x1000 //TX_B_POST_FILT_1 +324 0x1000 //TX_B_POST_FILT_2 +325 0x1000 //TX_B_POST_FILT_3 +326 0x1000 //TX_B_POST_FILT_4 +327 0x1000 //TX_B_POST_FILT_5 +328 0x1000 //TX_B_POST_FILT_6 +329 0x1000 //TX_B_POST_FILT_7 +330 0x7FFF //TX_B_LESSCUT_RTO_S_0 +331 0x7FFF //TX_B_LESSCUT_RTO_S_1 +332 0x7FFF //TX_B_LESSCUT_RTO_S_2 +333 0x7FFF //TX_B_LESSCUT_RTO_S_3 +334 0x7FFF //TX_B_LESSCUT_RTO_S_4 +335 0x7FFF //TX_B_LESSCUT_RTO_S_5 +336 0x7FFF //TX_B_LESSCUT_RTO_S_6 +337 0x7FFF //TX_B_LESSCUT_RTO_S_7 +338 0x7CCD //TX_LAMBDA_PFILT +339 0x7B00 //TX_LAMBDA_PFILT_S_0 +340 0x7B00 //TX_LAMBDA_PFILT_S_1 +341 0x7B00 //TX_LAMBDA_PFILT_S_2 +342 0x7B00 //TX_LAMBDA_PFILT_S_3 +343 0x7B00 //TX_LAMBDA_PFILT_S_4 +344 0x7B00 //TX_LAMBDA_PFILT_S_5 +345 0x7B00 //TX_LAMBDA_PFILT_S_6 +346 0x7B00 //TX_LAMBDA_PFILT_S_7 +347 0x0200 //TX_K_PEPPER +348 0x0800 //TX_A_PEPPER +349 0x1EAA //TX_K_PEPPER_HF +350 0x0800 //TX_A_PEPPER_HF +351 0x0001 //TX_HMNC_BST_FLG +352 0x0200 //TX_HMNC_BST_THR +353 0x0800 //TX_DT_BINVAD_TH_0 +354 0x0800 //TX_DT_BINVAD_TH_1 +355 0x0800 //TX_DT_BINVAD_TH_2 +356 0x0800 //TX_DT_BINVAD_TH_3 +357 0x1D4C //TX_DT_BINVAD_ENDF +358 0x0000 //TX_C_POST_FLT_DT +359 0x0CCD //TX_NS_B_POST_FLT_LESSCUT +360 0x0100 //TX_DT_BOOST +361 0x0000 //TX_BF_SGRAD_FLG +362 0x0005 //TX_BF_DVG_TH +363 0x001E //TX_SN_C_F +364 0x0000 //TX_K_APT +365 0x0000 //TX_NOISEDET +366 0x0190 //TX_NDETCT +367 0x0050 //TX_NOISE_TH_0 +368 0x7FFF //TX_NOISE_TH_0_2 +369 0x7FFF //TX_NOISE_TH_0_3 +370 0x07D0 //TX_NOISE_TH_1 +371 0x00C8 //TX_NOISE_TH_2 +372 0x3A98 //TX_NOISE_TH_3 +373 0x0FA0 //TX_NOISE_TH_4 +374 0x157C //TX_NOISE_TH_5 +375 0x7FFF //TX_NOISE_TH_5_2 +376 0x7FFF //TX_NOISE_TH_5_3 +377 0x7FFF //TX_NOISE_TH_5_4 +378 0x044C //TX_NOISE_TH_6 +379 0x0014 //TX_MINENOISE_TH +380 0x4000 //TX_MORENS_TFMASK_TH +381 0xFFEE //TX_DRC_QUIET_FLOOR +382 0x6000 //TX_RATIODTL_CUT_TH +383 0xFFF3 //TX_DT_CUT_K1 +384 0x0666 //TX_OUT_ENER_S_TH_CLEAN +385 0x0666 //TX_OUT_ENER_S_TH_LESSCLEAN +386 0x0333 //TX_OUT_ENER_S_TH_NOISY +387 0x019A //TX_OUT_ENER_TH_NOISE +388 0x0333 //TX_OUT_ENER_TH_SPEECH +389 0x2000 //TX_SN_NPB_GAIN +390 0x0000 //TX_NN_NPB_GAIN +391 0x0000 //TX_POST_MASK_SUP_HSNE +392 0x0000 //TX_TAIL_DET_TH +393 0x0000 //TX_B_LESSCUT_RTO_WTA +394 0x0000 //TX_MEL_G_R +395 0x0800 //TX_SUPHIGH_TH +396 0x00C8 //TX_MASK_G_R +397 0x0002 //TX_EXTRA_NS_L +398 0x0800 //TX_C_POST_FLT_MASK +399 0x0005 //TX_A_POST_FLT_WNS +400 0x0148 //TX_MIN_G_LOW300HZ +401 0x0002 //TX_MAXLEVEL_CNG +402 0x00B4 //TX_STN_NOISE_TH +403 0x4000 //TX_POST_MASK_SUP +404 0x7FFF //TX_POST_MASK_ADJUST +405 0x00C8 //TX_NS_ENOISE_MIC0_TH +406 0x0014 //TX_MINENOISE_MIC0_TH +407 0x012C //TX_MINENOISE_MIC0_S_TH +408 0x7FFF //TX_MIN_G_CTRL_SSNS +409 0x0000 //TX_METAL_RTO_THR +410 0x0000 //TX_NS_FP_K_METAL +411 0x7FFF //TX_NOISEDET_BOOST_TH +412 0x0000 //TX_NSMOOTH_TH +413 0x0000 //TX_NS_RESRV_8 +414 0x1800 //TX_RHO_UPB +415 0x0BB8 //TX_N_HOLD_HS +416 0x0050 //TX_N_RHO_BFR0 +417 0x7FFF //TX_LAMBDA_ARSP_EST +418 0x0100 //TX_EXTRA_GAIN_MICBLOCK +419 0x0CCD //TX_THR_STD_NSR +420 0x019A //TX_THR_STD_PLH +421 0x2AF8 //TX_N_HOLD_STD +422 0x0066 //TX_THR_STD_RHO +423 0x2000 //TX_BF_RESET_THR_HS +424 0x09C4 //TX_SB_RTO_MEAN_TH +425 0x0000 //TX_SB_RHO_MEAN_TH_NTALK +426 0x3800 //TX_SB_RTO_MEAN_TH_ABN +427 0x2EE0 //TX_SB_RTO_MEAN_TH_RUB +428 0x0000 //TX_WTA_EN_RTO_TH +429 0x0000 //TX_TOP_ENER_TH_F +430 0x0000 //TX_DESIRED_TALK_HOLDT +431 0x0800 //TX_MIC_BLOCK_FACTOR +432 0x0000 //TX_NSEST_BFRLRNRDC +433 0x0000 //TX_THR_POST_FLT_HS +434 0x0010 //TX_HS_VAD_BIN +435 0x2666 //TX_THR_VAD_HS +436 0x2CCD //TX_MEAN_RTO_MIN_TH2 +437 0x0032 //TX_SILENCE_T +438 0x0000 //TX_A_POST_FLT_WTA +439 0x799A //TX_LAMBDA_PFLT_WTA +440 0x0000 //TX_SB_RHO_MEAN2_TH +441 0x0190 //TX_SB_RHO_MEAN3_TH +442 0x0000 //TX_HS_RESRV_4 +443 0x0000 //TX_HS_RESRV_5 +444 0x003C //TX_DOA_VAD_THR_1 +445 0x0000 //TX_DOA_VAD_THR_2 +446 0x0028 //TX_DOA_VAD_THR1_0 +447 0x0028 //TX_DOA_VAD_THR1_1 +448 0x0000 //TX_SRC_DOA_RNG_LOW_0A +449 0x00B4 //TX_SRC_DOA_RNG_HIGH_0A +450 0x005A //TX_DFLT_SRC_DOA_0A +451 0x0000 //TX_SRC_DOA_RNG_LOW_0B +452 0x0000 //TX_SRC_DOA_RNG_HIGH_0B +453 0x0000 //TX_DFLT_SRC_DOA_0B +454 0x0000 //TX_SRC_DOA_RNG_LOW_0C +455 0x0000 //TX_SRC_DOA_RNG_HIGH_0C +456 0x0000 //TX_DFLT_SRC_DOA_0C +457 0x0000 //TX_SRC_DOA_RNG_LOW_0D +458 0x0000 //TX_SRC_DOA_RNG_HIGH_0D +459 0x0000 //TX_DFLT_SRC_DOA_0D +460 0x0000 //TX_SRC_DOA_RNG_LOW_1A +461 0x00B4 //TX_SRC_DOA_RNG_HIGH_1A +462 0x005A //TX_DFLT_SRC_DOA_1A +463 0x0000 //TX_SRC_DOA_RNG_LOW_1B +464 0x00B4 //TX_SRC_DOA_RNG_HIGH_1B +465 0x005A //TX_DFLT_SRC_DOA_1B +466 0x0000 //TX_SRC_DOA_RNG_LOW_1C +467 0x00B4 //TX_SRC_DOA_RNG_HIGH_1C +468 0x005A //TX_DFLT_SRC_DOA_1C +469 0x0000 //TX_SRC_DOA_RNG_LOW_1D +470 0x00B4 //TX_SRC_DOA_RNG_HIGH_1D +471 0x005A //TX_DFLT_SRC_DOA_1D +472 0x0100 //TX_BF_HOLDOFF_T +473 0x7FFF //TX_DOA_COST_FACTOR +474 0x4000 //TX_MAINTOREFR_TH0 +475 0x071C //TX_DOA_TRK_THR +476 0x012C //TX_DOA_TRACK_HT +477 0x0200 //TX_N1_HOLD_HF +478 0x0100 //TX_N2_HOLD_HF +479 0x3000 //TX_BF_RESET_THR_HF +480 0x7333 //TX_DOA_SMOOTH +481 0x0800 //TX_MU_BF +482 0x0800 //TX_BF_MU_LF_B2 +483 0x0040 //TX_BF_FC_END_BIN_B2 +484 0x0020 //TX_BF_FC_END_BIN +485 0x0000 //TX_HF_RESRV_25 +486 0x0000 //TX_HF_RESRV_26 +487 0x0007 //TX_N_DOA_SEED +488 0x0001 //TX_FINE_DOA_SEARCH_FLG +489 0x0000 //TX_HF_RESRV_27 +490 0x038E //TX_DLT_SRC_DOA_RNG +491 0x0200 //TX_BF_MU_LF +492 0x0000 //TX_DFLT_SRC_LOC_0 +493 0x7FFF //TX_DFLT_SRC_LOC_1 +494 0x0000 //TX_DFLT_SRC_LOC_2 +495 0x038E //TX_DOA_TRACK_VADTH +496 0x0000 //TX_DOA_TRACK_NEW +497 0x0230 //TX_NOR_OFF_THR +498 0x0CCD //TX_MORE_ON_700HZ_THR +499 0x2000 //TX_MU_BF_ADPT_NS +500 0x0000 //TX_ADAPT_LEN +501 0x6666 //TX_MORE_SNS +502 0x0000 //TX_NOR_OFF_TH1 +503 0x0000 //TX_WIDE_MASK_TH +504 0xD333 //TX_SUBSNRATIOHIGH4MEANBCK_THR +505 0x6000 //TX_C_POST_FLT_CUT +506 0x2000 //TX_RADIODTLV +507 0x0320 //TX_POWER_LINEIN_TH +508 0x0014 //TX_FE_VADCOUNT_TH_FC +509 0x0000 //TX_ECHO_SUPP_FC +510 0x0C80 //TX_ECHO_TH +511 0x6666 //TX_MIC_TO_BFGAIN +512 0x0000 //TX_MICTOBFGAIN0 +513 0x0000 //TX_FASTMUE_TH +514 0x0000 //TX_DEREVERB_LF_MU +515 0x0000 //TX_DEREVERB_HF_MU +516 0x0000 //TX_DEREVERB_DELAY +517 0x0000 //TX_DEREVERB_COEF_LEN +518 0x0000 //TX_DEREVERB_DNR +519 0x0000 //TX_DEREVERB_ALPHA +520 0x0000 //TX_DEREVERB_BETA +521 0x0000 //TX_GSC_RTOL_TH +522 0x0000 //TX_GSC_RTOH_TH +523 0x0000 //TX_WIDE2_MEANHTH +524 0x0000 //TX_DR_RESRV_5 +525 0x0000 //TX_DR_RESRV_6 +526 0x0000 //TX_DR_RESRV_7 +527 0x0000 //TX_DR_RESRV_8 +528 0x1333 //TX_WIND_MARK_TH +529 0x399A //TX_CORR_THR +530 0x0004 //TX_SNR_THR +531 0x0010 //TX_ENGY_THR +532 0x1770 //TX_CORR_HIGH_TH +533 0x6000 //TX_ENGY_THR_2 +534 0x3400 //TX_MEAN_RTO_THR +535 0x0028 //TX_WNS_ENOISE_MIC0_TH +536 0x3000 //TX_RATIOMICL_TH +537 0x64CD //TX_CALIG_HS +538 0x0000 //TX_LVL_CTRL +539 0x0014 //TX_WIND_SUPRTO +540 0x000A //TX_WNS_MIN_G +541 0x0000 //TX_WNS_B_POST_FLT +542 0x2800 //TX_RATIOMICH_TH +543 0xD120 //TX_WIND_INBEAM_L_TH +544 0x0FA0 //TX_WIND_INBEAM_H_TH +545 0x2000 //TX_WNS_RESRV_0 +546 0x59D8 //TX_WNS_RESRV_1 +547 0x0000 //TX_WNS_RESRV_2 +548 0x0000 //TX_WNS_RESRV_3 +549 0x0000 //TX_WNS_RESRV_4 +550 0x0000 //TX_WNS_RESRV_5 +551 0x0000 //TX_WNS_RESRV_6 +552 0x0000 //TX_BVE_NOISE_FLOOR_0 +553 0x0070 //TX_BVE_NOISE_FLOOR_1 +554 0x0070 //TX_BVE_NOISE_FLOOR_2 +555 0x0010 //TX_BVE_NOISE_FLOOR_3 +556 0x0070 //TX_BVE_NOISE_FLOOR_4 +557 0x00B0 //TX_BVE_NOISE_FLOOR_5 +558 0x0E66 //TX_BVE_NOISE_FLOOR_6 +559 0x0050 //TX_BVE_NOISE_FLOOR_7 +560 0x770A //TX_BVE_NOISE_FLOOR_8 +561 0x0000 //TX_BVE_NOISE_FLOOR_9 +562 0x0000 //TX_BVE_IN_N +563 0x0000 //TX_BVE_OUT_N +564 0x0000 //TX_BVE_MICALPHA_DOWN +565 0x0000 //TX_PB_RESRV_1 +566 0x001C //TX_FDEQ_SUBNUM +567 0x4848 //TX_FDEQ_GAIN_0 +568 0x4848 //TX_FDEQ_GAIN_1 +569 0x4848 //TX_FDEQ_GAIN_2 +570 0x4848 //TX_FDEQ_GAIN_3 +571 0x4848 //TX_FDEQ_GAIN_4 +572 0x4848 //TX_FDEQ_GAIN_5 +573 0x4242 //TX_FDEQ_GAIN_6 +574 0x423C //TX_FDEQ_GAIN_7 +575 0x3C3C //TX_FDEQ_GAIN_8 +576 0x3434 //TX_FDEQ_GAIN_9 +577 0x4848 //TX_FDEQ_GAIN_10 +578 0x4848 //TX_FDEQ_GAIN_11 +579 0x4848 //TX_FDEQ_GAIN_12 +580 0x4848 //TX_FDEQ_GAIN_13 +581 0x4848 //TX_FDEQ_GAIN_14 +582 0x4848 //TX_FDEQ_GAIN_15 +583 0x4848 //TX_FDEQ_GAIN_16 +584 0x4848 //TX_FDEQ_GAIN_17 +585 0x4848 //TX_FDEQ_GAIN_18 +586 0x4848 //TX_FDEQ_GAIN_19 +587 0x4848 //TX_FDEQ_GAIN_20 +588 0x4848 //TX_FDEQ_GAIN_21 +589 0x4848 //TX_FDEQ_GAIN_22 +590 0x4848 //TX_FDEQ_GAIN_23 +591 0x0202 //TX_FDEQ_BIN_0 +592 0x0203 //TX_FDEQ_BIN_1 +593 0x0303 //TX_FDEQ_BIN_2 +594 0x0304 //TX_FDEQ_BIN_3 +595 0x0405 //TX_FDEQ_BIN_4 +596 0x0506 //TX_FDEQ_BIN_5 +597 0x0708 //TX_FDEQ_BIN_6 +598 0x090A //TX_FDEQ_BIN_7 +599 0x0B0C //TX_FDEQ_BIN_8 +600 0x0D0E //TX_FDEQ_BIN_9 +601 0x0E0F //TX_FDEQ_BIN_10 +602 0x0F10 //TX_FDEQ_BIN_11 +603 0x1011 //TX_FDEQ_BIN_12 +604 0x1104 //TX_FDEQ_BIN_13 +605 0x0000 //TX_FDEQ_BIN_14 +606 0x0000 //TX_FDEQ_BIN_15 +607 0x0000 //TX_FDEQ_BIN_16 +608 0x0000 //TX_FDEQ_BIN_17 +609 0x0000 //TX_FDEQ_BIN_18 +610 0x0000 //TX_FDEQ_BIN_19 +611 0x0000 //TX_FDEQ_BIN_20 +612 0x0000 //TX_FDEQ_BIN_21 +613 0x0000 //TX_FDEQ_BIN_22 +614 0x0000 //TX_FDEQ_BIN_23 +615 0x0000 //TX_FDEQ_PADDING +616 0x0020 //TX_PREEQ_SUBNUM_MIC0 +617 0x4848 //TX_PREEQ_GAIN_MIC0_0 +618 0x4848 //TX_PREEQ_GAIN_MIC0_1 +619 0x4848 //TX_PREEQ_GAIN_MIC0_2 +620 0x4848 //TX_PREEQ_GAIN_MIC0_3 +621 0x4848 //TX_PREEQ_GAIN_MIC0_4 +622 0x4848 //TX_PREEQ_GAIN_MIC0_5 +623 0x4848 //TX_PREEQ_GAIN_MIC0_6 +624 0x4848 //TX_PREEQ_GAIN_MIC0_7 +625 0x4848 //TX_PREEQ_GAIN_MIC0_8 +626 0x4848 //TX_PREEQ_GAIN_MIC0_9 +627 0x4848 //TX_PREEQ_GAIN_MIC0_10 +628 0x4848 //TX_PREEQ_GAIN_MIC0_11 +629 0x4848 //TX_PREEQ_GAIN_MIC0_12 +630 0x4848 //TX_PREEQ_GAIN_MIC0_13 +631 0x4848 //TX_PREEQ_GAIN_MIC0_14 +632 0x4848 //TX_PREEQ_GAIN_MIC0_15 +633 0x4848 //TX_PREEQ_GAIN_MIC0_16 +634 0x4848 //TX_PREEQ_GAIN_MIC0_17 +635 0x4848 //TX_PREEQ_GAIN_MIC0_18 +636 0x4848 //TX_PREEQ_GAIN_MIC0_19 +637 0x4848 //TX_PREEQ_GAIN_MIC0_20 +638 0x4848 //TX_PREEQ_GAIN_MIC0_21 +639 0x4848 //TX_PREEQ_GAIN_MIC0_22 +640 0x4848 //TX_PREEQ_GAIN_MIC0_23 +641 0x0608 //TX_PREEQ_BIN_MIC0_0 +642 0x0808 //TX_PREEQ_BIN_MIC0_1 +643 0x0808 //TX_PREEQ_BIN_MIC0_2 +644 0x0808 //TX_PREEQ_BIN_MIC0_3 +645 0x0808 //TX_PREEQ_BIN_MIC0_4 +646 0x0808 //TX_PREEQ_BIN_MIC0_5 +647 0x0808 //TX_PREEQ_BIN_MIC0_6 +648 0x0808 //TX_PREEQ_BIN_MIC0_7 +649 0x0808 //TX_PREEQ_BIN_MIC0_8 +650 0x0808 //TX_PREEQ_BIN_MIC0_9 +651 0x0808 //TX_PREEQ_BIN_MIC0_10 +652 0x0808 //TX_PREEQ_BIN_MIC0_11 +653 0x0808 //TX_PREEQ_BIN_MIC0_12 +654 0x0808 //TX_PREEQ_BIN_MIC0_13 +655 0x0808 //TX_PREEQ_BIN_MIC0_14 +656 0x0200 //TX_PREEQ_BIN_MIC0_15 +657 0x0000 //TX_PREEQ_BIN_MIC0_16 +658 0x0000 //TX_PREEQ_BIN_MIC0_17 +659 0x0000 //TX_PREEQ_BIN_MIC0_18 +660 0x0000 //TX_PREEQ_BIN_MIC0_19 +661 0x0000 //TX_PREEQ_BIN_MIC0_20 +662 0x0000 //TX_PREEQ_BIN_MIC0_21 +663 0x0000 //TX_PREEQ_BIN_MIC0_22 +664 0x0000 //TX_PREEQ_BIN_MIC0_23 +665 0x0020 //TX_PREEQ_SUBNUM_MIC1 +666 0x4848 //TX_PREEQ_GAIN_MIC1_0 +667 0x4848 //TX_PREEQ_GAIN_MIC1_1 +668 0x4848 //TX_PREEQ_GAIN_MIC1_2 +669 0x4848 //TX_PREEQ_GAIN_MIC1_3 +670 0x4848 //TX_PREEQ_GAIN_MIC1_4 +671 0x4848 //TX_PREEQ_GAIN_MIC1_5 +672 0x4848 //TX_PREEQ_GAIN_MIC1_6 +673 0x4848 //TX_PREEQ_GAIN_MIC1_7 +674 0x4848 //TX_PREEQ_GAIN_MIC1_8 +675 0x4848 //TX_PREEQ_GAIN_MIC1_9 +676 0x4848 //TX_PREEQ_GAIN_MIC1_10 +677 0x4848 //TX_PREEQ_GAIN_MIC1_11 +678 0x4848 //TX_PREEQ_GAIN_MIC1_12 +679 0x4848 //TX_PREEQ_GAIN_MIC1_13 +680 0x4848 //TX_PREEQ_GAIN_MIC1_14 +681 0x4848 //TX_PREEQ_GAIN_MIC1_15 +682 0x4848 //TX_PREEQ_GAIN_MIC1_16 +683 0x4848 //TX_PREEQ_GAIN_MIC1_17 +684 0x4848 //TX_PREEQ_GAIN_MIC1_18 +685 0x4848 //TX_PREEQ_GAIN_MIC1_19 +686 0x4848 //TX_PREEQ_GAIN_MIC1_20 +687 0x4848 //TX_PREEQ_GAIN_MIC1_21 +688 0x4848 //TX_PREEQ_GAIN_MIC1_22 +689 0x4848 //TX_PREEQ_GAIN_MIC1_23 +690 0x0608 //TX_PREEQ_BIN_MIC1_0 +691 0x0808 //TX_PREEQ_BIN_MIC1_1 +692 0x0808 //TX_PREEQ_BIN_MIC1_2 +693 0x0808 //TX_PREEQ_BIN_MIC1_3 +694 0x0808 //TX_PREEQ_BIN_MIC1_4 +695 0x0808 //TX_PREEQ_BIN_MIC1_5 +696 0x0808 //TX_PREEQ_BIN_MIC1_6 +697 0x0808 //TX_PREEQ_BIN_MIC1_7 +698 0x0808 //TX_PREEQ_BIN_MIC1_8 +699 0x0808 //TX_PREEQ_BIN_MIC1_9 +700 0x0808 //TX_PREEQ_BIN_MIC1_10 +701 0x0808 //TX_PREEQ_BIN_MIC1_11 +702 0x0808 //TX_PREEQ_BIN_MIC1_12 +703 0x0808 //TX_PREEQ_BIN_MIC1_13 +704 0x0808 //TX_PREEQ_BIN_MIC1_14 +705 0x0200 //TX_PREEQ_BIN_MIC1_15 +706 0x0000 //TX_PREEQ_BIN_MIC1_16 +707 0x0000 //TX_PREEQ_BIN_MIC1_17 +708 0x0000 //TX_PREEQ_BIN_MIC1_18 +709 0x0000 //TX_PREEQ_BIN_MIC1_19 +710 0x0000 //TX_PREEQ_BIN_MIC1_20 +711 0x0000 //TX_PREEQ_BIN_MIC1_21 +712 0x0000 //TX_PREEQ_BIN_MIC1_22 +713 0x0000 //TX_PREEQ_BIN_MIC1_23 +714 0x0020 //TX_PREEQ_SUBNUM_MIC2 +715 0x4848 //TX_PREEQ_GAIN_MIC2_0 +716 0x4848 //TX_PREEQ_GAIN_MIC2_1 +717 0x4848 //TX_PREEQ_GAIN_MIC2_2 +718 0x4848 //TX_PREEQ_GAIN_MIC2_3 +719 0x4848 //TX_PREEQ_GAIN_MIC2_4 +720 0x4848 //TX_PREEQ_GAIN_MIC2_5 +721 0x4848 //TX_PREEQ_GAIN_MIC2_6 +722 0x4848 //TX_PREEQ_GAIN_MIC2_7 +723 0x4848 //TX_PREEQ_GAIN_MIC2_8 +724 0x4848 //TX_PREEQ_GAIN_MIC2_9 +725 0x4848 //TX_PREEQ_GAIN_MIC2_10 +726 0x4848 //TX_PREEQ_GAIN_MIC2_11 +727 0x4848 //TX_PREEQ_GAIN_MIC2_12 +728 0x4848 //TX_PREEQ_GAIN_MIC2_13 +729 0x4848 //TX_PREEQ_GAIN_MIC2_14 +730 0x4848 //TX_PREEQ_GAIN_MIC2_15 +731 0x4848 //TX_PREEQ_GAIN_MIC2_16 +732 0x4848 //TX_PREEQ_GAIN_MIC2_17 +733 0x4848 //TX_PREEQ_GAIN_MIC2_18 +734 0x4848 //TX_PREEQ_GAIN_MIC2_19 +735 0x4848 //TX_PREEQ_GAIN_MIC2_20 +736 0x4848 //TX_PREEQ_GAIN_MIC2_21 +737 0x4848 //TX_PREEQ_GAIN_MIC2_22 +738 0x4848 //TX_PREEQ_GAIN_MIC2_23 +739 0x0608 //TX_PREEQ_BIN_MIC2_0 +740 0x0808 //TX_PREEQ_BIN_MIC2_1 +741 0x0808 //TX_PREEQ_BIN_MIC2_2 +742 0x0808 //TX_PREEQ_BIN_MIC2_3 +743 0x0808 //TX_PREEQ_BIN_MIC2_4 +744 0x0808 //TX_PREEQ_BIN_MIC2_5 +745 0x0808 //TX_PREEQ_BIN_MIC2_6 +746 0x0808 //TX_PREEQ_BIN_MIC2_7 +747 0x0808 //TX_PREEQ_BIN_MIC2_8 +748 0x0808 //TX_PREEQ_BIN_MIC2_9 +749 0x0808 //TX_PREEQ_BIN_MIC2_10 +750 0x0808 //TX_PREEQ_BIN_MIC2_11 +751 0x0808 //TX_PREEQ_BIN_MIC2_12 +752 0x0808 //TX_PREEQ_BIN_MIC2_13 +753 0x0808 //TX_PREEQ_BIN_MIC2_14 +754 0x0200 //TX_PREEQ_BIN_MIC2_15 +755 0x0000 //TX_PREEQ_BIN_MIC2_16 +756 0x0000 //TX_PREEQ_BIN_MIC2_17 +757 0x0000 //TX_PREEQ_BIN_MIC2_18 +758 0x0000 //TX_PREEQ_BIN_MIC2_19 +759 0x0000 //TX_PREEQ_BIN_MIC2_20 +760 0x0000 //TX_PREEQ_BIN_MIC2_21 +761 0x0000 //TX_PREEQ_BIN_MIC2_22 +762 0x0000 //TX_PREEQ_BIN_MIC2_23 +763 0x0006 //TX_MASKING_ABILITY +764 0x0800 //TX_NND_WEIGHT +765 0x0062 //TX_MIC_CALIBRATION_0 +766 0x0062 //TX_MIC_CALIBRATION_1 +767 0x0062 //TX_MIC_CALIBRATION_2 +768 0x0062 //TX_MIC_CALIBRATION_3 +769 0x0046 //TX_MIC_PWR_BIAS_0 +770 0x0046 //TX_MIC_PWR_BIAS_1 +771 0x0046 //TX_MIC_PWR_BIAS_2 +772 0x0046 //TX_MIC_PWR_BIAS_3 +773 0x000C //TX_GAIN_LIMIT_0 +774 0x000C //TX_GAIN_LIMIT_1 +775 0x000C //TX_GAIN_LIMIT_2 +776 0x000C //TX_GAIN_LIMIT_3 +777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN +778 0x7FDE //TX_BVE_VAD0_ALPHAUP +779 0x7F3A //TX_BVE_VAD0_ALPHADOWN +780 0x2000 //TX_BVE_GAINWEIGHT_NOFEVADLI +781 0x7F5B //TX_BVE_FEVADLI_ALPHA +782 0x7F19 //TX_BVE_NOVAD0_ALPHAUP +783 0x1000 //TX_TDDRC_ALPHA_UP_01 +784 0x1000 //TX_TDDRC_ALPHA_UP_02 +785 0x1000 //TX_TDDRC_ALPHA_UP_03 +786 0x1000 //TX_TDDRC_ALPHA_UP_04 +787 0x7EB8 //TX_TDDRC_ALPHA_DWN_01 +788 0x7EB8 //TX_TDDRC_ALPHA_DWN_02 +789 0x7EB8 //TX_TDDRC_ALPHA_DWN_03 +790 0x7EB8 //TX_TDDRC_ALPHA_DWN_04 +791 0x7FFF //TX_TDDRC_TD_DRC_LIMIT +792 0x0800 //TX_TDDRC_POST_LIMIT_GAIN +793 0x0000 //TX_TDDRC_RESRV_0 +794 0x0000 //TX_TDDRC_RESRV_1 +795 0x0018 //TX_FDDRC_BAND_MARGIN_0 +796 0x0030 //TX_FDDRC_BAND_MARGIN_1 +797 0x0050 //TX_FDDRC_BAND_MARGIN_2 +798 0x0080 //TX_FDDRC_BAND_MARGIN_3 +799 0x0007 //TX_FDDRC_BLOCK_EXP +800 0x5000 //TX_FDDRC_THRD_2_0 +801 0x5000 //TX_FDDRC_THRD_2_1 +802 0x5000 //TX_FDDRC_THRD_2_2 +803 0x5000 //TX_FDDRC_THRD_2_3 +804 0x6400 //TX_FDDRC_THRD_3_0 +805 0x6400 //TX_FDDRC_THRD_3_1 +806 0x6400 //TX_FDDRC_THRD_3_2 +807 0x6400 //TX_FDDRC_THRD_3_3 +808 0x2000 //TX_FDDRC_SLANT_0_0 +809 0x2000 //TX_FDDRC_SLANT_0_1 +810 0x2000 //TX_FDDRC_SLANT_0_2 +811 0x2000 //TX_FDDRC_SLANT_0_3 +812 0x5333 //TX_FDDRC_SLANT_1_0 +813 0x5333 //TX_FDDRC_SLANT_1_1 +814 0x5333 //TX_FDDRC_SLANT_1_2 +815 0x5333 //TX_FDDRC_SLANT_1_3 +816 0x0000 //TX_DEADMIC_SILENCE_TH +817 0x0000 //TX_MIC_DEGRADE_TH +818 0x0000 //TX_DEADMIC_CNT +819 0x0000 //TX_MIC_DEGRADE_CNT +820 0x0000 //TX_FDDRC_RESRV_4 +821 0x0000 //TX_FDDRC_RESRV_5 +822 0x0000 //TX_FDDRC_RESRV_6 +823 0x7FFF //TX_KS_NOISEPASTE_FACTOR +824 0x0001 //TX_KS_CONFIG +825 0x7FFF //TX_KS_GAIN_MIN +826 0x0000 //TX_KS_RESRV_0 +827 0x0000 //TX_KS_RESRV_1 +828 0x0000 //TX_KS_RESRV_2 +829 0x7C00 //TX_LAMBDA_PKA_FP +830 0x2000 //TX_TPKA_FP +831 0x0080 //TX_MIN_G_FP +832 0x2000 //TX_MAX_G_FP +833 0x0000 //TX_FFP_FP_K_METAL +834 0x4000 //TX_A_POST_FLT_FP +835 0x0F5C //TX_RTO_OUTBEAM_TH +836 0x4CCD //TX_TPKA_FP_THD +837 0x0000 //TX_MAX_G_FP_BLK +838 0x0000 //TX_FFP_FADEIN +839 0x0000 //TX_FFP_FADEOUT +840 0x0000 //TX_WHISPERCTH +841 0x0000 //TX_WHISPERHOLDT +842 0x0000 //TX_WHISP_ENTHH +843 0x0000 //TX_WHISP_ENTHL +844 0x0000 //TX_WHISP_RTOTH +845 0x0000 //TX_WHISP_RTOTH2 +846 0x0000 //TX_MUTE_PERIOD +847 0x0000 //TX_FADE_IN_PERIOD +848 0x0100 //TX_FFP_RESRV_2 +849 0x0020 //TX_FFP_RESRV_3 +850 0x0000 //TX_FFP_RESRV_4 +851 0x0000 //TX_FFP_RESRV_5 +852 0x0000 //TX_FFP_RESRV_6 +853 0x0000 //TX_FILTINDX +854 0x0000 //TX_TDDRC_THRD_0 +855 0x0000 //TX_TDDRC_THRD_1 +856 0x2000 //TX_TDDRC_THRD_2 +857 0x2000 //TX_TDDRC_THRD_3 +858 0x3000 //TX_TDDRC_SLANT_0 +859 0x6E00 //TX_TDDRC_SLANT_1 +860 0x1000 //TX_TDDRC_ALPHA_UP_00 +861 0x7EB8 //TX_TDDRC_ALPHA_DWN_00 +862 0x0000 //TX_TDDRC_HMNC_FLAG +863 0x199A //TX_TDDRC_HMNC_GAIN +864 0x0000 //TX_TDDRC_SMT_FLAG +865 0x0CCD //TX_TDDRC_SMT_W +866 0x07F2 //TX_TDDRC_DRC_GAIN +867 0x7FFF //TX_TDDRC_LMT_THRD +868 0x0000 //TX_TDDRC_LMT_ALPHA +869 0x0000 //TX_TFMASKLTH +870 0x0000 //TX_TFMASKLTHL +871 0x0CCD //TX_TFMASKHTH +872 0x0CCD //TX_TFMASKLTH_BINVAD +873 0xF333 //TX_TFMASKLTH_NS_EST +874 0x2CCD //TX_TFMASKLTH_DOA +875 0xECCD //TX_TFMASKTH_BLESSCUT +876 0x1000 //TX_B_LESSCUT_RTO_MASK +877 0x3800 //TX_SB_RHO_MEAN_TH_ABN +878 0x2000 //TX_B_POST_FLT_MASK +879 0x0000 //TX_B_POST_FLT_MASK1 +880 0x5333 //TX_GAIN_WIND_MASK +881 0x7FFF //TX_TFMASK_BFSTRICT_MUSIC +882 0x0000 //TX_TFMASK_BFSTRICT_NOMUSIC +883 0x7333 //TX_FASTNS_OUTIN_TH +884 0x0CCD //TX_FASTNS_TFMASK_TH +885 0x0CCD //TX_FASTNS_TFMASKBIN_TH1 +886 0x0CCD //TX_FASTNS_TFMASKBIN_TH2 +887 0x0CCD //TX_FASTNS_TFMASKBIN_TH3 +888 0x00C8 //TX_FASTNS_ARSPC_TH +889 0xC000 //TX_FASTNS_MASK5_TH +890 0x4848 //TX_POSTSSA_MIN_G_VR_MASK +891 0x7FFF //TX_A_LESSCUT_RTO_MASK +892 0x1770 //TX_FASTNS_NOISETH +893 0xC000 //TX_FASTNS_SSA_THLFL +894 0xC000 //TX_FASTNS_SSA_THHFL +895 0xCCCC //TX_FASTNS_SSA_THLFH +896 0xD999 //TX_FASTNS_SSA_THHFH +897 0x0000 //TX_SENDFUNC_REG_MICMUTE +898 0x0000 //TX_SENDFUNC_REG_MICMUTE1 +899 0x0000 //TX_MICMUTE_RATIO_THR +900 0x0000 //TX_MICMUTE_AMP_THR +901 0x0000 //TX_MICMUTE_HPF_IND +902 0x0000 //TX_MICMUTE_LOG_EYR_TH +903 0x0000 //TX_MICMUTE_CVG_TIME +904 0x0000 //TX_MICMUTE_RELEASE_TIME +905 0x0000 //TX_MIC_VOLUME_MIC0MUTE +906 0x0000 //TX_MICMUTE_EPD_OFFSET_0 +907 0x0000 //TX_MICMUTE_FRQ_AEC_L +908 0x0000 //TX_MICMUTE_EAD_THR +909 0x0000 //TX_MICMUTE_LAMBDA_CB_NLE +910 0x0000 //TX_MICMUTE_LAMBDA_RE_EST +911 0x0000 //TX_DTD_THR1_MICMUTE_0 +912 0x0000 //TX_DTD_THR1_MICMUTE_1 +913 0x0000 //TX_DTD_THR1_MICMUTE_2 +914 0x0000 //TX_DTD_THR1_MICMUTE_3 +915 0x0000 //TX_DTD_THR2_MICMUTE_0 +916 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_0 +917 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_1 +918 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_2 +919 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_3 +920 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_4 +921 0x0000 //TX_MICMUTE_C_POST_FLT +922 0x0000 //TX_MICMUTE_DT_CUT_K +923 0x0000 //TX_MICMUTE_DT_CUT_THR +924 0x0000 //TX_MICMUTE_DT_CUT_K2 +925 0x0000 //TX_MICMUTE_DT_CUT_THR2 +926 0x0000 //TX_MICMUTE_DT2_HOLD_N +927 0x0000 //TX_MICMUTE_RATIODTH_THCUT +928 0x0000 //TX_MICMUTE_B_POST_FLT_ECHOL +929 0x0000 //TX_MICMUTE_B_POST_FLT_ECHOH +930 0x0000 //TX_MICMUTE_C_POST_FLT_MASK +931 0x0000 //TX_MICMUTE_RATIODTL_CUT_TH +932 0x0000 //TX_MICMUTE_DT_CUT_K1 +933 0x0000 //TX_MICMUTE_N2_SN_EST +934 0x0000 //TX_MICMUTE_THR_SN_EST_0 +935 0x0000 //TX_MICMUTE_MIN_G_CTRL_0 +936 0x0000 //TX_MICMUTE_A_POST_FILT_S_0 +937 0x0000 //TX_MICMUTE_B_POST_FILT_0 +938 0x0000 //TX_MIC1RUB_AMP_THR +939 0x0000 //TX_MIC1MUTE_RATIO_THR +940 0x0000 //TX_MIC1MUTE_AMP_THR +941 0x0000 //TX_MIC1MUTE_CVG_TIME +942 0x0000 //TX_MIC1MUTE_RELEASE_TIME +943 0x0000 //TX_AMS_RESRV_01 +944 0x0000 //TX_AMS_RESRV_02 +945 0x0000 //TX_AMS_RESRV_03 +946 0x0000 //TX_AMS_RESRV_04 +947 0x0000 //TX_AMS_RESRV_05 +948 0x0000 //TX_AMS_RESRV_06 +949 0x0000 //TX_AMS_RESRV_07 +950 0x0000 //TX_AMS_RESRV_08 +951 0x0000 //TX_AMS_RESRV_09 +952 0x0000 //TX_AMS_RESRV_10 +953 0x0000 //TX_AMS_RESRV_11 +954 0x0000 //TX_AMS_RESRV_12 +955 0x0000 //TX_AMS_RESRV_13 +956 0x0000 //TX_AMS_RESRV_14 +957 0x0000 //TX_AMS_RESRV_15 +958 0x0000 //TX_AMS_RESRV_16 +959 0x0000 //TX_AMS_RESRV_17 +960 0x0000 //TX_AMS_RESRV_18 +961 0x0000 //TX_AMS_RESRV_19 +#RX +0 0xA06C //RX_RECVFUNC_MODE_0 +1 0x0000 //RX_RECVFUNC_MODE_1 +2 0x0000 //RX_SAMPLINGFREQ_SIG +3 0x0000 //RX_SAMPLINGFREQ_PROC +4 0x000A //RX_FRAME_SZ +5 0x0000 //RX_DELAY_OPT +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +10 0x0800 //RX_PGA +11 0x7FFF //RX_A_HP +12 0x0000 //RX_B_PE +13 0x3800 //RX_THR_PITCH_DET_0 +14 0x3000 //RX_THR_PITCH_DET_1 +15 0x2800 //RX_THR_PITCH_DET_2 +16 0x0008 //RX_PITCH_BFR_LEN +17 0x0003 //RX_SBD_PITCH_DET +18 0x0100 //RX_PP_RESRV_0 +19 0x0020 //RX_PP_RESRV_1 +20 0x0600 //RX_N_SN_EST +21 0x000C //RX_N2_SN_EST +22 0x0006 //RX_NS_LVL_CTRL +23 0xF800 //RX_THR_SN_EST +24 0x7CCD //RX_LAMBDA_PFILT +25 0x000A //RX_FENS_RESRV_0 +26 0x0190 //RX_FENS_RESRV_1 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +30 0x0002 //RX_EXTRA_NS_L +31 0x0800 //RX_EXTRA_NS_A +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +35 0x199A //RX_A_POST_FLT +36 0x0000 //RX_LMT_THRD +37 0x4000 //RX_LMT_ALPHA +38 0x0014 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4444 //RX_FDEQ_GAIN_6 +46 0x4040 //RX_FDEQ_GAIN_7 +47 0x4040 //RX_FDEQ_GAIN_8 +48 0x4040 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +111 0x0000 //RX_FILTINDX +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7EB8 //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x017F //RX_TDDRC_DRC_GAIN +125 0x7C00 //RX_LAMBDA_PKA_FP +126 0x2000 //RX_TPKA_FP +127 0x2000 //RX_MIN_G_FP +128 0x0080 //RX_MAX_G_FP +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +131 0x0000 //RX_MAXLEVEL_CNG +132 0x3000 //RX_BWE_UV_TH +133 0x3000 //RX_BWE_UV_TH2 +134 0x1800 //RX_BWE_UV_TH3 +135 0x1000 //RX_BWE_V_TH +136 0x04CD //RX_BWE_GAIN1_V_TH1 +137 0x0F33 //RX_BWE_GAIN1_V_TH2 +138 0x7333 //RX_BWE_UV_EQ +139 0x199A //RX_BWE_V_EQ +140 0x7333 //RX_BWE_TONE_TH +141 0x0004 //RX_BWE_UV_HOLD_T +142 0x6CCD //RX_BWE_GAIN2_ALPHA +143 0x799A //RX_BWE_GAIN3_ALPHA +144 0x001E //RX_BWE_CUTOFF +145 0x3000 //RX_BWE_GAINFILL +146 0x3200 //RX_BWE_MAXTH_TONE +147 0x2000 //RX_BWE_EQ_0 +148 0x2000 //RX_BWE_EQ_1 +149 0x2000 //RX_BWE_EQ_2 +150 0x2000 //RX_BWE_EQ_3 +151 0x2000 //RX_BWE_EQ_4 +152 0x2000 //RX_BWE_EQ_5 +153 0x2000 //RX_BWE_EQ_6 +154 0x0000 //RX_BWE_RESRV_0 +155 0x0000 //RX_BWE_RESRV_1 +156 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7EB8 //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x017F //RX_TDDRC_DRC_GAIN +38 0x0014 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4444 //RX_FDEQ_GAIN_6 +46 0x4040 //RX_FDEQ_GAIN_7 +47 0x4040 //RX_FDEQ_GAIN_8 +48 0x4040 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7EB8 //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x017F //RX_TDDRC_DRC_GAIN +38 0x0014 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4444 //RX_FDEQ_GAIN_6 +46 0x4040 //RX_FDEQ_GAIN_7 +47 0x4040 //RX_FDEQ_GAIN_8 +48 0x4040 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7EB8 //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x017F //RX_TDDRC_DRC_GAIN +38 0x0014 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4444 //RX_FDEQ_GAIN_6 +46 0x4040 //RX_FDEQ_GAIN_7 +47 0x4040 //RX_FDEQ_GAIN_8 +48 0x4040 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7EB8 //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x017F //RX_TDDRC_DRC_GAIN +38 0x0014 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4444 //RX_FDEQ_GAIN_6 +46 0x4040 //RX_FDEQ_GAIN_7 +47 0x4040 //RX_FDEQ_GAIN_8 +48 0x4040 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7EB8 //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x017F //RX_TDDRC_DRC_GAIN +38 0x0014 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4444 //RX_FDEQ_GAIN_6 +46 0x4040 //RX_FDEQ_GAIN_7 +47 0x4040 //RX_FDEQ_GAIN_8 +48 0x4040 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7EB8 //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x017F //RX_TDDRC_DRC_GAIN +38 0x0014 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4444 //RX_FDEQ_GAIN_6 +46 0x4040 //RX_FDEQ_GAIN_7 +47 0x4040 //RX_FDEQ_GAIN_8 +48 0x4040 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7EB8 //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x017F //RX_TDDRC_DRC_GAIN +38 0x0014 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4444 //RX_FDEQ_GAIN_6 +46 0x4040 //RX_FDEQ_GAIN_7 +47 0x4040 //RX_FDEQ_GAIN_8 +48 0x4040 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#RX 2 +157 0xA06C //RX_RECVFUNC_MODE_0 +158 0x0000 //RX_RECVFUNC_MODE_1 +159 0x0000 //RX_SAMPLINGFREQ_SIG +160 0x0000 //RX_SAMPLINGFREQ_PROC +161 0x000A //RX_FRAME_SZ +162 0x0000 //RX_DELAY_OPT +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +167 0x0800 //RX_PGA +168 0x7FFF //RX_A_HP +169 0x0000 //RX_B_PE +170 0x3800 //RX_THR_PITCH_DET_0 +171 0x3000 //RX_THR_PITCH_DET_1 +172 0x2800 //RX_THR_PITCH_DET_2 +173 0x0008 //RX_PITCH_BFR_LEN +174 0x0003 //RX_SBD_PITCH_DET +175 0x0100 //RX_PP_RESRV_0 +176 0x0020 //RX_PP_RESRV_1 +177 0x0600 //RX_N_SN_EST +178 0x000C //RX_N2_SN_EST +179 0x0006 //RX_NS_LVL_CTRL +180 0xF800 //RX_THR_SN_EST +181 0x7CCD //RX_LAMBDA_PFILT +182 0x000A //RX_FENS_RESRV_0 +183 0x0190 //RX_FENS_RESRV_1 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +187 0x0002 //RX_EXTRA_NS_L +188 0x0800 //RX_EXTRA_NS_A +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +192 0x199A //RX_A_POST_FLT +193 0x0000 //RX_LMT_THRD +194 0x4000 //RX_LMT_ALPHA +195 0x0014 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4444 //RX_FDEQ_GAIN_6 +203 0x4040 //RX_FDEQ_GAIN_7 +204 0x4040 //RX_FDEQ_GAIN_8 +205 0x4040 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +268 0x0000 //RX_FILTINDX +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7EB8 //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x017F //RX_TDDRC_DRC_GAIN +282 0x7C00 //RX_LAMBDA_PKA_FP +283 0x2000 //RX_TPKA_FP +284 0x2000 //RX_MIN_G_FP +285 0x0080 //RX_MAX_G_FP +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +288 0x0000 //RX_MAXLEVEL_CNG +289 0x3000 //RX_BWE_UV_TH +290 0x3000 //RX_BWE_UV_TH2 +291 0x1800 //RX_BWE_UV_TH3 +292 0x1000 //RX_BWE_V_TH +293 0x04CD //RX_BWE_GAIN1_V_TH1 +294 0x0F33 //RX_BWE_GAIN1_V_TH2 +295 0x7333 //RX_BWE_UV_EQ +296 0x199A //RX_BWE_V_EQ +297 0x7333 //RX_BWE_TONE_TH +298 0x0004 //RX_BWE_UV_HOLD_T +299 0x6CCD //RX_BWE_GAIN2_ALPHA +300 0x799A //RX_BWE_GAIN3_ALPHA +301 0x001E //RX_BWE_CUTOFF +302 0x3000 //RX_BWE_GAINFILL +303 0x3200 //RX_BWE_MAXTH_TONE +304 0x2000 //RX_BWE_EQ_0 +305 0x2000 //RX_BWE_EQ_1 +306 0x2000 //RX_BWE_EQ_2 +307 0x2000 //RX_BWE_EQ_3 +308 0x2000 //RX_BWE_EQ_4 +309 0x2000 //RX_BWE_EQ_5 +310 0x2000 //RX_BWE_EQ_6 +311 0x0000 //RX_BWE_RESRV_0 +312 0x0000 //RX_BWE_RESRV_1 +313 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7EB8 //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x017F //RX_TDDRC_DRC_GAIN +195 0x0014 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4444 //RX_FDEQ_GAIN_6 +203 0x4040 //RX_FDEQ_GAIN_7 +204 0x4040 //RX_FDEQ_GAIN_8 +205 0x4040 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7EB8 //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x017F //RX_TDDRC_DRC_GAIN +195 0x0014 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4444 //RX_FDEQ_GAIN_6 +203 0x4040 //RX_FDEQ_GAIN_7 +204 0x4040 //RX_FDEQ_GAIN_8 +205 0x4040 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7EB8 //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x017F //RX_TDDRC_DRC_GAIN +195 0x0014 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4444 //RX_FDEQ_GAIN_6 +203 0x4040 //RX_FDEQ_GAIN_7 +204 0x4040 //RX_FDEQ_GAIN_8 +205 0x4040 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7EB8 //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x017F //RX_TDDRC_DRC_GAIN +195 0x0014 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4444 //RX_FDEQ_GAIN_6 +203 0x4040 //RX_FDEQ_GAIN_7 +204 0x4040 //RX_FDEQ_GAIN_8 +205 0x4040 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7EB8 //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x017F //RX_TDDRC_DRC_GAIN +195 0x0014 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4444 //RX_FDEQ_GAIN_6 +203 0x4040 //RX_FDEQ_GAIN_7 +204 0x4040 //RX_FDEQ_GAIN_8 +205 0x4040 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7EB8 //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x017F //RX_TDDRC_DRC_GAIN +195 0x0014 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4444 //RX_FDEQ_GAIN_6 +203 0x4040 //RX_FDEQ_GAIN_7 +204 0x4040 //RX_FDEQ_GAIN_8 +205 0x4040 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7EB8 //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x017F //RX_TDDRC_DRC_GAIN +195 0x0014 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4444 //RX_FDEQ_GAIN_6 +203 0x4040 //RX_FDEQ_GAIN_7 +204 0x4040 //RX_FDEQ_GAIN_8 +205 0x4040 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 + +#CASE_NAME BLUETOOTH-BTNB-VOICE_GENERIC-WB +#PARAM_MODE FULL +#PARAM_TYPE TX+2RX +#TOTAL_CUSTOM_STEP 7+7 +#TX +0 0x0008 //TX_OPERATION_MODE_0 +1 0x0008 //TX_OPERATION_MODE_1 +2 0x0033 //TX_PATCH_REG +3 0x0240 //TX_SENDFUNC_MODE_0 +4 0x0001 //TX_SENDFUNC_MODE_1 +5 0x0001 //TX_NUM_MIC +6 0x0001 //TX_SAMPLINGFREQ_SIG +7 0x0001 //TX_SAMPLINGFREQ_PROC +8 0x000A //TX_FRAME_SZ_SIG +9 0x000A //TX_FRAME_SZ +10 0x0000 //TX_DELAY_OPT +11 0x0028 //TX_MAX_TAIL_LENGTH +12 0x0001 //TX_NUM_LOUTCHN +13 0x0001 //TX_MAXNUM_AECREF +14 0x0000 //TX_DBG_FUNC_REG +15 0x0000 //TX_DBG_FUNC_REG1 +16 0x0000 //TX_SYS_RESRV_0 +17 0x0000 //TX_SYS_RESRV_1 +18 0x0000 //TX_SYS_RESRV_2 +19 0x0000 //TX_SYS_RESRV_3 +20 0x0000 //TX_DIST2REF0 +21 0x009B //TX_DIST2REF1 +22 0x0000 //TX_DIST2REF_02 +23 0x0000 //TX_DIST2REF_03 +24 0x0000 //TX_DIST2REF_04 +25 0x0000 //TX_DIST2REF_05 +26 0x0000 //TX_MMIC +27 0x0915 //TX_PGA_0 +28 0x0800 //TX_PGA_1 +29 0x0800 //TX_PGA_2 +30 0x0000 //TX_PGA_3 +31 0x0000 //TX_PGA_4 +32 0x0000 //TX_PGA_5 +33 0x0000 //TX_MIC_PAIRS +34 0x0000 //TX_MIC_PAIRS_HS +35 0x0002 //TX_MICS_FOR_BF +36 0x0000 //TX_MIC_PAIRS_FORL1 +37 0x0002 //TX_MICS_OF_PAIR0 +38 0x0002 //TX_MICS_OF_PAIR1 +39 0x0002 //TX_MICS_OF_PAIR2 +40 0x0002 //TX_MICS_OF_PAIR3 +41 0x0000 //TX_MIC_DATA_SRC0 +42 0x0001 //TX_MIC_DATA_SRC1 +43 0x0002 //TX_MIC_DATA_SRC2 +44 0x0000 //TX_MIC_DATA_SRC3 +45 0x0000 //TX_MIC_PAIR_CH_04 +46 0x0000 //TX_MIC_PAIR_CH_05 +47 0x0000 //TX_MIC_PAIR_CH_10 +48 0x0000 //TX_MIC_PAIR_CH_11 +49 0x0000 //TX_MIC_PAIR_CH_12 +50 0x0000 //TX_MIC_PAIR_CH_13 +51 0x0000 //TX_MIC_PAIR_CH_14 +52 0x05DC //TX_HD_BIN_MASK +53 0x0010 //TX_HD_SUBAND_MASK +54 0x19A1 //TX_HD_FRAME_AVG_MASK +55 0x0320 //TX_HD_MIN_FRQ +56 0x1000 //TX_HD_ALPHA_PSD +57 0x1100 //TX_T_PHPR1 +58 0x0000 //TX_T_PHPR2 +59 0x0000 //TX_T_PTPR +60 0x0000 //TX_T_PNPR +61 0x0000 //TX_T_PAPR1 +62 0xEE6C //TX_T_PSDVAT +63 0x0800 //TX_CNT +64 0x4000 //TX_ANTI_HOWL_GAIN +65 0x0001 //TX_MICFORBFMARK_0 +66 0x0001 //TX_MICFORBFMARK_1 +67 0x0001 //TX_MICFORBFMARK_2 +68 0x0001 //TX_MICFORBFMARK_3 +69 0x0001 //TX_MICFORBFMARK_4 +70 0x0001 //TX_MICFORBFMARK_5 +71 0x0000 //TX_DIST2REF_10 +72 0x3E00 //TX_DIST2REF_11 +73 0x0000 //TX_DIST2REF2 +74 0x0000 //TX_DIST2REF_13 +75 0x0000 //TX_DIST2REF_14 +76 0x0000 //TX_DIST2REF_15 +77 0x0000 //TX_DIST2REF_20 +78 0x0000 //TX_DIST2REF_21 +79 0x0000 //TX_DIST2REF_22 +80 0x0000 //TX_DIST2REF_23 +81 0x0000 //TX_DIST2REF_24 +82 0x0000 //TX_DIST2REF_25 +83 0x0000 //TX_DIST2REF_30 +84 0x0000 //TX_DIST2REF_31 +85 0x0000 //TX_DIST2REF_32 +86 0x0000 //TX_DIST2REF_33 +87 0x0000 //TX_DIST2REF_34 +88 0x0000 //TX_DIST2REF_35 +89 0x0000 //TX_MIC_LOC_00 +90 0x0000 //TX_MIC_LOC_01 +91 0x0000 //TX_MIC_LOC_02 +92 0x0000 //TX_MIC_LOC_03 +93 0x0000 //TX_MIC_LOC_04 +94 0x0000 //TX_MIC_LOC_05 +95 0x0000 //TX_MIC_LOC_10 +96 0x0000 //TX_MIC_LOC_11 +97 0x0000 //TX_MIC_LOC_12 +98 0x0000 //TX_MIC_LOC_13 +99 0x0000 //TX_MIC_LOC_14 +100 0x0000 //TX_MIC_LOC_15 +101 0x0000 //TX_MIC_LOC_20 +102 0x0000 //TX_MIC_LOC_21 +103 0x0000 //TX_MIC_LOC_22 +104 0x0000 //TX_MIC_LOC_23 +105 0x0000 //TX_MIC_LOC_24 +106 0x0000 //TX_MIC_LOC_25 +107 0x0200 //TX_MIC_REFBLK_VOLUME +108 0x0800 //TX_MIC_BLOCK_VOLUME +109 0x0000 //TX_INVERSE_MASK +110 0x0000 //TX_ADCS_MASK +111 0x04D0 //TX_ADCS_GAIN +112 0x4000 //TX_NFC_GAINFAC +113 0x0000 //TX_MAINMIC_BLKFACTOR +114 0x0000 //TX_REFMIC_BLKFACTOR +115 0x0000 //TX_BLMIC_BLKFACTOR +116 0x0000 //TX_BRMIC_BLKFACTOR +117 0x0031 //TX_MICBLK_START_BIN +118 0x0060 //TX_MICBLK_END_BIN +119 0x0015 //TX_MICBLK_FE_HOLD +120 0xFFF2 //TX_MICBLK_MR_EXP_TH +121 0xFFF2 //TX_MICBLK_LR_EXP_TH +122 0x0000 //TX_FENE_HOLD +123 0x4000 //TX_FE_ENER_TH_MTS +124 0x0004 //TX_FE_ENER_TH_EXP +125 0x6000 //TX_C_POST_FLT_MIC_MAINBLK +126 0x6000 //TX_C_POST_FLT_MIC_REFBLK +127 0x0010 //TX_MIC_BLOCK_N +128 0x7D83 //TX_A_HP +129 0x4000 //TX_B_PE +130 0x6800 //TX_THR_PITCH_DET_0 +131 0x6000 //TX_THR_PITCH_DET_1 +132 0x5800 //TX_THR_PITCH_DET_2 +133 0x0008 //TX_PITCH_BFR_LEN +134 0x0003 //TX_SBD_PITCH_DET +135 0x0050 //TX_TD_AEC_L +136 0x4000 //TX_MU0_UNP_TD_AEC +137 0x1000 //TX_MU0_PTD_TD_AEC +138 0x0000 //TX_PP_RESRV_0 +139 0x2A94 //TX_PP_RESRV_1 +140 0x55F0 //TX_PP_RESRV_2 +141 0x0000 //TX_PP_RESRV_3 +142 0x0000 //TX_PP_RESRV_4 +143 0x0000 //TX_PP_RESRV_5 +144 0x0000 //TX_PP_RESRV_6 +145 0x0000 //TX_PP_RESRV_7 +146 0x001E //TX_TAIL_LENGTH +147 0x0080 //TX_AEC_REF_GAIN_0 +148 0x0800 //TX_AEC_REF_GAIN_1 +149 0x0800 //TX_AEC_REF_GAIN_2 +150 0x7000 //TX_EAD_THR +151 0x0800 //TX_THR_RE_EST +152 0x0800 //TX_MIN_EQ_RE_EST_0 +153 0x0800 //TX_MIN_EQ_RE_EST_1 +154 0x0800 //TX_MIN_EQ_RE_EST_2 +155 0x0800 //TX_MIN_EQ_RE_EST_3 +156 0x0800 //TX_MIN_EQ_RE_EST_4 +157 0x0800 //TX_MIN_EQ_RE_EST_5 +158 0x0800 //TX_MIN_EQ_RE_EST_6 +159 0x0800 //TX_MIN_EQ_RE_EST_7 +160 0x0800 //TX_MIN_EQ_RE_EST_8 +161 0x0800 //TX_MIN_EQ_RE_EST_9 +162 0x0800 //TX_MIN_EQ_RE_EST_10 +163 0x0800 //TX_MIN_EQ_RE_EST_11 +164 0x0800 //TX_MIN_EQ_RE_EST_12 +165 0x4000 //TX_LAMBDA_RE_EST +166 0x2000 //TX_LAMBDA_CB_NLE +167 0x6000 //TX_C_POST_FLT +168 0x7000 //TX_GAIN_NP +169 0x00C8 //TX_SE_HOLD_N +170 0x00C8 //TX_DT_HOLD_N +171 0x03E8 //TX_DT2_HOLD_N +172 0x6666 //TX_AEC_RESRV_0 +173 0x0000 //TX_AEC_RESRV_1 +174 0x0014 //TX_AEC_RESRV_2 +175 0x0000 //TX_MIC_DELAY_LENGTH +176 0x0000 //TX_REF_DELAY_LENGTH +177 0x0000 //TX_ADD_LINEIN_GAINL +178 0x0000 //TX_ADD_LINEIN_GAINH +179 0x0000 //TX_MIN_EQ_RE_EST_14 +180 0x0000 //TX_DTD_THR1_8 +181 0x7FFF //TX_DTD_THR2_8 +182 0x0000 //TX_DTD_MIC_BLK2 +183 0x0008 //TX_FRQ_LIN_LEN +184 0x7FFF //TX_FRQ_AEC_LEN_RHO +185 0x6000 //TX_MU0_UNP_FRQ_AEC +186 0x4000 //TX_MU0_PTD_FRQ_AEC +187 0x000A //TX_MINENOISETH +188 0x0800 //TX_MU0_RE_EST +189 0x0001 //TX_AEC_NUM_CH +190 0x0000 //TX_BIGECHOATTENUATION_MAX +191 0x2000 //TX_A_POST_FLT_MICBLK +192 0x0000 //TX_BLKENERTH +193 0x0000 //TX_BLKENERHIGHTH +194 0x0000 //TX_NORMENERTH +195 0x0000 //TX_NORMENERHIGHTH +196 0x0000 //TX_NORMENERHIGHTHL +197 0x7800 //TX_DTD_THR1_0 +198 0x7000 //TX_DTD_THR1_1 +199 0x7FFF //TX_DTD_THR1_2 +200 0x7FFF //TX_DTD_THR1_3 +201 0x7FFF //TX_DTD_THR1_4 +202 0x7FFF //TX_DTD_THR1_5 +203 0x7FFF //TX_DTD_THR1_6 +204 0x7FFF //TX_DTD_THR2_0 +205 0x7FFF //TX_DTD_THR2_1 +206 0x7FFF //TX_DTD_THR2_2 +207 0x7FFF //TX_DTD_THR2_3 +208 0x7FFF //TX_DTD_THR2_4 +209 0x7FFF //TX_DTD_THR2_5 +210 0x7FFF //TX_DTD_THR2_6 +211 0x1000 //TX_DTD_THR3 +212 0x0000 //TX_SPK_CUT_K +213 0x0BB8 //TX_DT_CUT_K +214 0x0CCD //TX_DT_CUT_THR +215 0x04EB //TX_COMFORT_G +216 0x01F4 //TX_POWER_YOUT_TH +217 0x4000 //TX_FDPFGAINECHO +218 0x0000 //TX_DTD_HD_THR +219 0x0000 //TX_SPK_CUT_K_S +220 0x0000 //TX_DTD_MIC_BLK +221 0x0400 //TX_ADPT_STRICT_L +222 0x0200 //TX_ADPT_STRICT_H +223 0x0BB8 //TX_RATIO_DT_L_TH_LOW +224 0x3A98 //TX_RATIO_DT_H_TH_LOW +225 0x1770 //TX_RATIO_DT_L_TH_HIGH +226 0x4E20 //TX_RATIO_DT_H_TH_HIGH +227 0x09C4 //TX_RATIO_DT_L0_TH +228 0x0800 //TX_B_POST_FILT_ECHO_L +229 0x7FFF //TX_B_POST_FILT_ECHO_H +230 0x0200 //TX_MIN_G_CTRL_ECHO +231 0x7FFF //TX_B_LESSCUT_RTO_ECHO +232 0x0019 //TX_EPD_OFFSET_00 +233 0x0019 //TX_EPD_OFFST_01 +234 0x1388 //TX_RATIO_DT_L0_TH_HIGH +235 0x3A98 //TX_RATIO_DT_H_TH_CUT +236 0x7FFF //TX_MIN_EQ_RE_EST_13 +237 0x7FFF //TX_DTD_THR1_7 +238 0x7FFF //TX_DTD_THR2_7 +239 0x0800 //TX_DT_RESRV_7 +240 0x0800 //TX_DT_RESRV_8 +241 0x0000 //TX_DT_RESRV_9 +242 0xF400 //TX_THR_SN_EST_0 +243 0xF400 //TX_THR_SN_EST_1 +244 0xF600 //TX_THR_SN_EST_2 +245 0xF400 //TX_THR_SN_EST_3 +246 0xF400 //TX_THR_SN_EST_4 +247 0xF400 //TX_THR_SN_EST_5 +248 0xF400 //TX_THR_SN_EST_6 +249 0xF600 //TX_THR_SN_EST_7 +250 0x0000 //TX_DELTA_THR_SN_EST_0 +251 0x0200 //TX_DELTA_THR_SN_EST_1 +252 0x0200 //TX_DELTA_THR_SN_EST_2 +253 0x0200 //TX_DELTA_THR_SN_EST_3 +254 0x0200 //TX_DELTA_THR_SN_EST_4 +255 0x0200 //TX_DELTA_THR_SN_EST_5 +256 0x0000 //TX_DELTA_THR_SN_EST_6 +257 0x0200 //TX_DELTA_THR_SN_EST_7 +258 0x6000 //TX_LAMBDA_NN_EST_0 +259 0x4000 //TX_LAMBDA_NN_EST_1 +260 0x4000 //TX_LAMBDA_NN_EST_2 +261 0x4000 //TX_LAMBDA_NN_EST_3 +262 0x4000 //TX_LAMBDA_NN_EST_4 +263 0x4000 //TX_LAMBDA_NN_EST_5 +264 0x6000 //TX_LAMBDA_NN_EST_6 +265 0x4000 //TX_LAMBDA_NN_EST_7 +266 0x0400 //TX_N_SN_EST +267 0x001E //TX_INBEAM_T +268 0x0041 //TX_INBEAMHOLDT +269 0x2000 //TX_G_STRICT +270 0x2000 //TX_EQ_THR_BF +271 0x799A //TX_LAMBDA_EQ_BF +272 0x1000 //TX_NE_RTO_TH +273 0x0400 //TX_NE_RTO_TH_L +274 0x0800 //TX_MAINREFRTOH_TH_H +275 0x0800 //TX_MAINREFRTOH_TH_L +276 0x0800 //TX_MAINREFRTO_TH_H +277 0x0800 //TX_MAINREFRTO_TH_L +278 0x0200 //TX_MAINREFRTO_TH_EQ +279 0x1000 //TX_B_POST_FLT_0 +280 0x1000 //TX_B_POST_FLT_1 +281 0x000F //TX_NS_LVL_CTRL_0 +282 0x0011 //TX_NS_LVL_CTRL_1 +283 0x000F //TX_NS_LVL_CTRL_2 +284 0x000F //TX_NS_LVL_CTRL_3 +285 0x000F //TX_NS_LVL_CTRL_4 +286 0x000F //TX_NS_LVL_CTRL_5 +287 0x000F //TX_NS_LVL_CTRL_6 +288 0x0011 //TX_NS_LVL_CTRL_7 +289 0x000C //TX_MIN_GAIN_S_0 +290 0x000F //TX_MIN_GAIN_S_1 +291 0x000C //TX_MIN_GAIN_S_2 +292 0x000C //TX_MIN_GAIN_S_3 +293 0x000C //TX_MIN_GAIN_S_4 +294 0x000C //TX_MIN_GAIN_S_5 +295 0x000C //TX_MIN_GAIN_S_6 +296 0x000F //TX_MIN_GAIN_S_7 +297 0x7FFF //TX_NMOS_SUP +298 0x0000 //TX_NS_MAX_PRI_SNR_TH +299 0x0000 //TX_NMOS_SUP_MENSA +300 0x7FFF //TX_SNRI_SUP_0 +301 0x7FFF //TX_SNRI_SUP_1 +302 0x7FFF //TX_SNRI_SUP_2 +303 0x7FFF //TX_SNRI_SUP_3 +304 0x7FFF //TX_SNRI_SUP_4 +305 0x7FFF //TX_SNRI_SUP_5 +306 0x7FFF //TX_SNRI_SUP_6 +307 0x7FFF //TX_SNRI_SUP_7 +308 0x7FFF //TX_THR_LFNS +309 0x000E //TX_G_LFNS +310 0x09C4 //TX_GAIN0_NTH +311 0x000A //TX_MUSIC_MORENS +312 0x7FFF //TX_A_POST_FILT_0 +313 0x2000 //TX_A_POST_FILT_1 +314 0x4000 //TX_A_POST_FILT_S_0 +315 0x5000 //TX_A_POST_FILT_S_1 +316 0x5000 //TX_A_POST_FILT_S_2 +317 0x5000 //TX_A_POST_FILT_S_3 +318 0x5000 //TX_A_POST_FILT_S_4 +319 0x5000 //TX_A_POST_FILT_S_5 +320 0x4000 //TX_A_POST_FILT_S_6 +321 0x5000 //TX_A_POST_FILT_S_7 +322 0x1000 //TX_B_POST_FILT_0 +323 0x1000 //TX_B_POST_FILT_1 +324 0x1000 //TX_B_POST_FILT_2 +325 0x1000 //TX_B_POST_FILT_3 +326 0x1000 //TX_B_POST_FILT_4 +327 0x1000 //TX_B_POST_FILT_5 +328 0x1000 //TX_B_POST_FILT_6 +329 0x1000 //TX_B_POST_FILT_7 +330 0x7FFF //TX_B_LESSCUT_RTO_S_0 +331 0x7FFF //TX_B_LESSCUT_RTO_S_1 +332 0x7FFF //TX_B_LESSCUT_RTO_S_2 +333 0x7FFF //TX_B_LESSCUT_RTO_S_3 +334 0x7FFF //TX_B_LESSCUT_RTO_S_4 +335 0x7FFF //TX_B_LESSCUT_RTO_S_5 +336 0x7FFF //TX_B_LESSCUT_RTO_S_6 +337 0x7FFF //TX_B_LESSCUT_RTO_S_7 +338 0x7CCD //TX_LAMBDA_PFILT +339 0x7B00 //TX_LAMBDA_PFILT_S_0 +340 0x7B00 //TX_LAMBDA_PFILT_S_1 +341 0x7B00 //TX_LAMBDA_PFILT_S_2 +342 0x7B00 //TX_LAMBDA_PFILT_S_3 +343 0x7B00 //TX_LAMBDA_PFILT_S_4 +344 0x7B00 //TX_LAMBDA_PFILT_S_5 +345 0x7B00 //TX_LAMBDA_PFILT_S_6 +346 0x7B00 //TX_LAMBDA_PFILT_S_7 +347 0x0200 //TX_K_PEPPER +348 0x0800 //TX_A_PEPPER +349 0x1EAA //TX_K_PEPPER_HF +350 0x0800 //TX_A_PEPPER_HF +351 0x0001 //TX_HMNC_BST_FLG +352 0x0200 //TX_HMNC_BST_THR +353 0x0800 //TX_DT_BINVAD_TH_0 +354 0x0800 //TX_DT_BINVAD_TH_1 +355 0x0800 //TX_DT_BINVAD_TH_2 +356 0x0800 //TX_DT_BINVAD_TH_3 +357 0x1D4C //TX_DT_BINVAD_ENDF +358 0x0000 //TX_C_POST_FLT_DT +359 0x0CCD //TX_NS_B_POST_FLT_LESSCUT +360 0x0100 //TX_DT_BOOST +361 0x0000 //TX_BF_SGRAD_FLG +362 0x0005 //TX_BF_DVG_TH +363 0x001E //TX_SN_C_F +364 0x0000 //TX_K_APT +365 0x0000 //TX_NOISEDET +366 0x0190 //TX_NDETCT +367 0x0050 //TX_NOISE_TH_0 +368 0x7FFF //TX_NOISE_TH_0_2 +369 0x7FFF //TX_NOISE_TH_0_3 +370 0x07D0 //TX_NOISE_TH_1 +371 0x00C8 //TX_NOISE_TH_2 +372 0x3A98 //TX_NOISE_TH_3 +373 0x0FA0 //TX_NOISE_TH_4 +374 0x157C //TX_NOISE_TH_5 +375 0x7FFF //TX_NOISE_TH_5_2 +376 0x7FFF //TX_NOISE_TH_5_3 +377 0x7FFF //TX_NOISE_TH_5_4 +378 0x044C //TX_NOISE_TH_6 +379 0x0014 //TX_MINENOISE_TH +380 0x4000 //TX_MORENS_TFMASK_TH +381 0xFFEE //TX_DRC_QUIET_FLOOR +382 0x6000 //TX_RATIODTL_CUT_TH +383 0xFFF3 //TX_DT_CUT_K1 +384 0x0666 //TX_OUT_ENER_S_TH_CLEAN +385 0x0666 //TX_OUT_ENER_S_TH_LESSCLEAN +386 0x0333 //TX_OUT_ENER_S_TH_NOISY +387 0x019A //TX_OUT_ENER_TH_NOISE +388 0x0333 //TX_OUT_ENER_TH_SPEECH +389 0x2000 //TX_SN_NPB_GAIN +390 0x0000 //TX_NN_NPB_GAIN +391 0x0000 //TX_POST_MASK_SUP_HSNE +392 0x0000 //TX_TAIL_DET_TH +393 0x0000 //TX_B_LESSCUT_RTO_WTA +394 0x0000 //TX_MEL_G_R +395 0x0800 //TX_SUPHIGH_TH +396 0x00C8 //TX_MASK_G_R +397 0x0002 //TX_EXTRA_NS_L +398 0x0800 //TX_C_POST_FLT_MASK +399 0x0005 //TX_A_POST_FLT_WNS +400 0x0148 //TX_MIN_G_LOW300HZ +401 0x0002 //TX_MAXLEVEL_CNG +402 0x00B4 //TX_STN_NOISE_TH +403 0x4000 //TX_POST_MASK_SUP +404 0x7FFF //TX_POST_MASK_ADJUST +405 0x00C8 //TX_NS_ENOISE_MIC0_TH +406 0x0014 //TX_MINENOISE_MIC0_TH +407 0x012C //TX_MINENOISE_MIC0_S_TH +408 0x7FFF //TX_MIN_G_CTRL_SSNS +409 0x0000 //TX_METAL_RTO_THR +410 0x0000 //TX_NS_FP_K_METAL +411 0x7FFF //TX_NOISEDET_BOOST_TH +412 0x0000 //TX_NSMOOTH_TH +413 0x0000 //TX_NS_RESRV_8 +414 0x1800 //TX_RHO_UPB +415 0x0BB8 //TX_N_HOLD_HS +416 0x0050 //TX_N_RHO_BFR0 +417 0x7FFF //TX_LAMBDA_ARSP_EST +418 0x0100 //TX_EXTRA_GAIN_MICBLOCK +419 0x0CCD //TX_THR_STD_NSR +420 0x019A //TX_THR_STD_PLH +421 0x2AF8 //TX_N_HOLD_STD +422 0x0066 //TX_THR_STD_RHO +423 0x2000 //TX_BF_RESET_THR_HS +424 0x09C4 //TX_SB_RTO_MEAN_TH +425 0x0000 //TX_SB_RHO_MEAN_TH_NTALK +426 0x3800 //TX_SB_RTO_MEAN_TH_ABN +427 0x2EE0 //TX_SB_RTO_MEAN_TH_RUB +428 0x0000 //TX_WTA_EN_RTO_TH +429 0x0000 //TX_TOP_ENER_TH_F +430 0x0000 //TX_DESIRED_TALK_HOLDT +431 0x0800 //TX_MIC_BLOCK_FACTOR +432 0x0000 //TX_NSEST_BFRLRNRDC +433 0x0000 //TX_THR_POST_FLT_HS +434 0x0010 //TX_HS_VAD_BIN +435 0x2666 //TX_THR_VAD_HS +436 0x2CCD //TX_MEAN_RTO_MIN_TH2 +437 0x0032 //TX_SILENCE_T +438 0x0000 //TX_A_POST_FLT_WTA +439 0x799A //TX_LAMBDA_PFLT_WTA +440 0x0000 //TX_SB_RHO_MEAN2_TH +441 0x0190 //TX_SB_RHO_MEAN3_TH +442 0x0000 //TX_HS_RESRV_4 +443 0x0000 //TX_HS_RESRV_5 +444 0x003C //TX_DOA_VAD_THR_1 +445 0x0000 //TX_DOA_VAD_THR_2 +446 0x0028 //TX_DOA_VAD_THR1_0 +447 0x0028 //TX_DOA_VAD_THR1_1 +448 0x0000 //TX_SRC_DOA_RNG_LOW_0A +449 0x00B4 //TX_SRC_DOA_RNG_HIGH_0A +450 0x005A //TX_DFLT_SRC_DOA_0A +451 0x0000 //TX_SRC_DOA_RNG_LOW_0B +452 0x0000 //TX_SRC_DOA_RNG_HIGH_0B +453 0x0000 //TX_DFLT_SRC_DOA_0B +454 0x0000 //TX_SRC_DOA_RNG_LOW_0C +455 0x0000 //TX_SRC_DOA_RNG_HIGH_0C +456 0x0000 //TX_DFLT_SRC_DOA_0C +457 0x0000 //TX_SRC_DOA_RNG_LOW_0D +458 0x0000 //TX_SRC_DOA_RNG_HIGH_0D +459 0x0000 //TX_DFLT_SRC_DOA_0D +460 0x0000 //TX_SRC_DOA_RNG_LOW_1A +461 0x00B4 //TX_SRC_DOA_RNG_HIGH_1A +462 0x005A //TX_DFLT_SRC_DOA_1A +463 0x0000 //TX_SRC_DOA_RNG_LOW_1B +464 0x00B4 //TX_SRC_DOA_RNG_HIGH_1B +465 0x005A //TX_DFLT_SRC_DOA_1B +466 0x0000 //TX_SRC_DOA_RNG_LOW_1C +467 0x00B4 //TX_SRC_DOA_RNG_HIGH_1C +468 0x005A //TX_DFLT_SRC_DOA_1C +469 0x0000 //TX_SRC_DOA_RNG_LOW_1D +470 0x00B4 //TX_SRC_DOA_RNG_HIGH_1D +471 0x005A //TX_DFLT_SRC_DOA_1D +472 0x0100 //TX_BF_HOLDOFF_T +473 0x7FFF //TX_DOA_COST_FACTOR +474 0x4000 //TX_MAINTOREFR_TH0 +475 0x071C //TX_DOA_TRK_THR +476 0x012C //TX_DOA_TRACK_HT +477 0x0200 //TX_N1_HOLD_HF +478 0x0100 //TX_N2_HOLD_HF +479 0x3000 //TX_BF_RESET_THR_HF +480 0x7333 //TX_DOA_SMOOTH +481 0x0800 //TX_MU_BF +482 0x0800 //TX_BF_MU_LF_B2 +483 0x0040 //TX_BF_FC_END_BIN_B2 +484 0x0020 //TX_BF_FC_END_BIN +485 0x0000 //TX_HF_RESRV_25 +486 0x0000 //TX_HF_RESRV_26 +487 0x0007 //TX_N_DOA_SEED +488 0x0001 //TX_FINE_DOA_SEARCH_FLG +489 0x0000 //TX_HF_RESRV_27 +490 0x038E //TX_DLT_SRC_DOA_RNG +491 0x0200 //TX_BF_MU_LF +492 0x0000 //TX_DFLT_SRC_LOC_0 +493 0x7FFF //TX_DFLT_SRC_LOC_1 +494 0x0000 //TX_DFLT_SRC_LOC_2 +495 0x038E //TX_DOA_TRACK_VADTH +496 0x0000 //TX_DOA_TRACK_NEW +497 0x0230 //TX_NOR_OFF_THR +498 0x0CCD //TX_MORE_ON_700HZ_THR +499 0x2000 //TX_MU_BF_ADPT_NS +500 0x0000 //TX_ADAPT_LEN +501 0x6666 //TX_MORE_SNS +502 0x0000 //TX_NOR_OFF_TH1 +503 0x0000 //TX_WIDE_MASK_TH +504 0xD333 //TX_SUBSNRATIOHIGH4MEANBCK_THR +505 0x6000 //TX_C_POST_FLT_CUT +506 0x2000 //TX_RADIODTLV +507 0x0320 //TX_POWER_LINEIN_TH +508 0x0014 //TX_FE_VADCOUNT_TH_FC +509 0x0000 //TX_ECHO_SUPP_FC +510 0x0C80 //TX_ECHO_TH +511 0x6666 //TX_MIC_TO_BFGAIN +512 0x0000 //TX_MICTOBFGAIN0 +513 0x0000 //TX_FASTMUE_TH +514 0x0000 //TX_DEREVERB_LF_MU +515 0x0000 //TX_DEREVERB_HF_MU +516 0x0000 //TX_DEREVERB_DELAY +517 0x0000 //TX_DEREVERB_COEF_LEN +518 0x0000 //TX_DEREVERB_DNR +519 0x0000 //TX_DEREVERB_ALPHA +520 0x0000 //TX_DEREVERB_BETA +521 0x0000 //TX_GSC_RTOL_TH +522 0x0000 //TX_GSC_RTOH_TH +523 0x0000 //TX_WIDE2_MEANHTH +524 0x0000 //TX_DR_RESRV_5 +525 0x0000 //TX_DR_RESRV_6 +526 0x0000 //TX_DR_RESRV_7 +527 0x0000 //TX_DR_RESRV_8 +528 0x1333 //TX_WIND_MARK_TH +529 0x399A //TX_CORR_THR +530 0x0004 //TX_SNR_THR +531 0x0010 //TX_ENGY_THR +532 0x1770 //TX_CORR_HIGH_TH +533 0x6000 //TX_ENGY_THR_2 +534 0x3400 //TX_MEAN_RTO_THR +535 0x0028 //TX_WNS_ENOISE_MIC0_TH +536 0x3000 //TX_RATIOMICL_TH +537 0x64CD //TX_CALIG_HS +538 0x0000 //TX_LVL_CTRL +539 0x0014 //TX_WIND_SUPRTO +540 0x000A //TX_WNS_MIN_G +541 0x0000 //TX_WNS_B_POST_FLT +542 0x2800 //TX_RATIOMICH_TH +543 0xD120 //TX_WIND_INBEAM_L_TH +544 0x0FA0 //TX_WIND_INBEAM_H_TH +545 0x2000 //TX_WNS_RESRV_0 +546 0x59D8 //TX_WNS_RESRV_1 +547 0x0000 //TX_WNS_RESRV_2 +548 0x0000 //TX_WNS_RESRV_3 +549 0x0000 //TX_WNS_RESRV_4 +550 0x0000 //TX_WNS_RESRV_5 +551 0x0000 //TX_WNS_RESRV_6 +552 0x0000 //TX_BVE_NOISE_FLOOR_0 +553 0x0070 //TX_BVE_NOISE_FLOOR_1 +554 0x0070 //TX_BVE_NOISE_FLOOR_2 +555 0x0010 //TX_BVE_NOISE_FLOOR_3 +556 0x0070 //TX_BVE_NOISE_FLOOR_4 +557 0x00B0 //TX_BVE_NOISE_FLOOR_5 +558 0x0E66 //TX_BVE_NOISE_FLOOR_6 +559 0x0050 //TX_BVE_NOISE_FLOOR_7 +560 0x770A //TX_BVE_NOISE_FLOOR_8 +561 0x0000 //TX_BVE_NOISE_FLOOR_9 +562 0x0000 //TX_BVE_IN_N +563 0x0000 //TX_BVE_OUT_N +564 0x0000 //TX_BVE_MICALPHA_DOWN +565 0x0000 //TX_PB_RESRV_1 +566 0x001C //TX_FDEQ_SUBNUM +567 0x4848 //TX_FDEQ_GAIN_0 +568 0x4848 //TX_FDEQ_GAIN_1 +569 0x4848 //TX_FDEQ_GAIN_2 +570 0x4848 //TX_FDEQ_GAIN_3 +571 0x4848 //TX_FDEQ_GAIN_4 +572 0x4848 //TX_FDEQ_GAIN_5 +573 0x4848 //TX_FDEQ_GAIN_6 +574 0x4444 //TX_FDEQ_GAIN_7 +575 0x4444 //TX_FDEQ_GAIN_8 +576 0x3C3C //TX_FDEQ_GAIN_9 +577 0x3C3C //TX_FDEQ_GAIN_10 +578 0x3C3C //TX_FDEQ_GAIN_11 +579 0x3C30 //TX_FDEQ_GAIN_12 +580 0x3030 //TX_FDEQ_GAIN_13 +581 0x4848 //TX_FDEQ_GAIN_14 +582 0x4848 //TX_FDEQ_GAIN_15 +583 0x4848 //TX_FDEQ_GAIN_16 +584 0x4848 //TX_FDEQ_GAIN_17 +585 0x4848 //TX_FDEQ_GAIN_18 +586 0x4848 //TX_FDEQ_GAIN_19 +587 0x4848 //TX_FDEQ_GAIN_20 +588 0x4848 //TX_FDEQ_GAIN_21 +589 0x4848 //TX_FDEQ_GAIN_22 +590 0x4848 //TX_FDEQ_GAIN_23 +591 0x0202 //TX_FDEQ_BIN_0 +592 0x0203 //TX_FDEQ_BIN_1 +593 0x0303 //TX_FDEQ_BIN_2 +594 0x0304 //TX_FDEQ_BIN_3 +595 0x0405 //TX_FDEQ_BIN_4 +596 0x0506 //TX_FDEQ_BIN_5 +597 0x0708 //TX_FDEQ_BIN_6 +598 0x090A //TX_FDEQ_BIN_7 +599 0x0B0C //TX_FDEQ_BIN_8 +600 0x0D0E //TX_FDEQ_BIN_9 +601 0x0E0F //TX_FDEQ_BIN_10 +602 0x0F10 //TX_FDEQ_BIN_11 +603 0x1011 //TX_FDEQ_BIN_12 +604 0x1112 //TX_FDEQ_BIN_13 +605 0x0000 //TX_FDEQ_BIN_14 +606 0x0000 //TX_FDEQ_BIN_15 +607 0x0000 //TX_FDEQ_BIN_16 +608 0x0000 //TX_FDEQ_BIN_17 +609 0x0000 //TX_FDEQ_BIN_18 +610 0x0000 //TX_FDEQ_BIN_19 +611 0x0000 //TX_FDEQ_BIN_20 +612 0x0000 //TX_FDEQ_BIN_21 +613 0x0000 //TX_FDEQ_BIN_22 +614 0x0000 //TX_FDEQ_BIN_23 +615 0x0000 //TX_FDEQ_PADDING +616 0x0020 //TX_PREEQ_SUBNUM_MIC0 +617 0x4848 //TX_PREEQ_GAIN_MIC0_0 +618 0x4848 //TX_PREEQ_GAIN_MIC0_1 +619 0x4848 //TX_PREEQ_GAIN_MIC0_2 +620 0x4848 //TX_PREEQ_GAIN_MIC0_3 +621 0x4848 //TX_PREEQ_GAIN_MIC0_4 +622 0x4848 //TX_PREEQ_GAIN_MIC0_5 +623 0x4848 //TX_PREEQ_GAIN_MIC0_6 +624 0x4848 //TX_PREEQ_GAIN_MIC0_7 +625 0x4848 //TX_PREEQ_GAIN_MIC0_8 +626 0x4848 //TX_PREEQ_GAIN_MIC0_9 +627 0x4848 //TX_PREEQ_GAIN_MIC0_10 +628 0x4848 //TX_PREEQ_GAIN_MIC0_11 +629 0x4848 //TX_PREEQ_GAIN_MIC0_12 +630 0x4848 //TX_PREEQ_GAIN_MIC0_13 +631 0x4848 //TX_PREEQ_GAIN_MIC0_14 +632 0x4848 //TX_PREEQ_GAIN_MIC0_15 +633 0x4848 //TX_PREEQ_GAIN_MIC0_16 +634 0x4848 //TX_PREEQ_GAIN_MIC0_17 +635 0x4848 //TX_PREEQ_GAIN_MIC0_18 +636 0x4848 //TX_PREEQ_GAIN_MIC0_19 +637 0x4848 //TX_PREEQ_GAIN_MIC0_20 +638 0x4848 //TX_PREEQ_GAIN_MIC0_21 +639 0x4848 //TX_PREEQ_GAIN_MIC0_22 +640 0x4848 //TX_PREEQ_GAIN_MIC0_23 +641 0x0608 //TX_PREEQ_BIN_MIC0_0 +642 0x0808 //TX_PREEQ_BIN_MIC0_1 +643 0x0808 //TX_PREEQ_BIN_MIC0_2 +644 0x0808 //TX_PREEQ_BIN_MIC0_3 +645 0x0808 //TX_PREEQ_BIN_MIC0_4 +646 0x0808 //TX_PREEQ_BIN_MIC0_5 +647 0x0808 //TX_PREEQ_BIN_MIC0_6 +648 0x0808 //TX_PREEQ_BIN_MIC0_7 +649 0x0808 //TX_PREEQ_BIN_MIC0_8 +650 0x0808 //TX_PREEQ_BIN_MIC0_9 +651 0x0808 //TX_PREEQ_BIN_MIC0_10 +652 0x0808 //TX_PREEQ_BIN_MIC0_11 +653 0x0808 //TX_PREEQ_BIN_MIC0_12 +654 0x0808 //TX_PREEQ_BIN_MIC0_13 +655 0x0808 //TX_PREEQ_BIN_MIC0_14 +656 0x0200 //TX_PREEQ_BIN_MIC0_15 +657 0x0000 //TX_PREEQ_BIN_MIC0_16 +658 0x0000 //TX_PREEQ_BIN_MIC0_17 +659 0x0000 //TX_PREEQ_BIN_MIC0_18 +660 0x0000 //TX_PREEQ_BIN_MIC0_19 +661 0x0000 //TX_PREEQ_BIN_MIC0_20 +662 0x0000 //TX_PREEQ_BIN_MIC0_21 +663 0x0000 //TX_PREEQ_BIN_MIC0_22 +664 0x0000 //TX_PREEQ_BIN_MIC0_23 +665 0x0020 //TX_PREEQ_SUBNUM_MIC1 +666 0x4848 //TX_PREEQ_GAIN_MIC1_0 +667 0x4848 //TX_PREEQ_GAIN_MIC1_1 +668 0x4848 //TX_PREEQ_GAIN_MIC1_2 +669 0x4848 //TX_PREEQ_GAIN_MIC1_3 +670 0x4848 //TX_PREEQ_GAIN_MIC1_4 +671 0x4848 //TX_PREEQ_GAIN_MIC1_5 +672 0x4848 //TX_PREEQ_GAIN_MIC1_6 +673 0x4848 //TX_PREEQ_GAIN_MIC1_7 +674 0x4848 //TX_PREEQ_GAIN_MIC1_8 +675 0x4848 //TX_PREEQ_GAIN_MIC1_9 +676 0x4848 //TX_PREEQ_GAIN_MIC1_10 +677 0x4848 //TX_PREEQ_GAIN_MIC1_11 +678 0x4848 //TX_PREEQ_GAIN_MIC1_12 +679 0x4848 //TX_PREEQ_GAIN_MIC1_13 +680 0x4848 //TX_PREEQ_GAIN_MIC1_14 +681 0x4848 //TX_PREEQ_GAIN_MIC1_15 +682 0x4848 //TX_PREEQ_GAIN_MIC1_16 +683 0x4848 //TX_PREEQ_GAIN_MIC1_17 +684 0x4848 //TX_PREEQ_GAIN_MIC1_18 +685 0x4848 //TX_PREEQ_GAIN_MIC1_19 +686 0x4848 //TX_PREEQ_GAIN_MIC1_20 +687 0x4848 //TX_PREEQ_GAIN_MIC1_21 +688 0x4848 //TX_PREEQ_GAIN_MIC1_22 +689 0x4848 //TX_PREEQ_GAIN_MIC1_23 +690 0x0608 //TX_PREEQ_BIN_MIC1_0 +691 0x0808 //TX_PREEQ_BIN_MIC1_1 +692 0x0808 //TX_PREEQ_BIN_MIC1_2 +693 0x0808 //TX_PREEQ_BIN_MIC1_3 +694 0x0808 //TX_PREEQ_BIN_MIC1_4 +695 0x0808 //TX_PREEQ_BIN_MIC1_5 +696 0x0808 //TX_PREEQ_BIN_MIC1_6 +697 0x0808 //TX_PREEQ_BIN_MIC1_7 +698 0x0808 //TX_PREEQ_BIN_MIC1_8 +699 0x0808 //TX_PREEQ_BIN_MIC1_9 +700 0x0808 //TX_PREEQ_BIN_MIC1_10 +701 0x0808 //TX_PREEQ_BIN_MIC1_11 +702 0x0808 //TX_PREEQ_BIN_MIC1_12 +703 0x0808 //TX_PREEQ_BIN_MIC1_13 +704 0x0808 //TX_PREEQ_BIN_MIC1_14 +705 0x0200 //TX_PREEQ_BIN_MIC1_15 +706 0x0000 //TX_PREEQ_BIN_MIC1_16 +707 0x0000 //TX_PREEQ_BIN_MIC1_17 +708 0x0000 //TX_PREEQ_BIN_MIC1_18 +709 0x0000 //TX_PREEQ_BIN_MIC1_19 +710 0x0000 //TX_PREEQ_BIN_MIC1_20 +711 0x0000 //TX_PREEQ_BIN_MIC1_21 +712 0x0000 //TX_PREEQ_BIN_MIC1_22 +713 0x0000 //TX_PREEQ_BIN_MIC1_23 +714 0x0020 //TX_PREEQ_SUBNUM_MIC2 +715 0x4848 //TX_PREEQ_GAIN_MIC2_0 +716 0x4848 //TX_PREEQ_GAIN_MIC2_1 +717 0x4848 //TX_PREEQ_GAIN_MIC2_2 +718 0x4848 //TX_PREEQ_GAIN_MIC2_3 +719 0x4848 //TX_PREEQ_GAIN_MIC2_4 +720 0x4848 //TX_PREEQ_GAIN_MIC2_5 +721 0x4848 //TX_PREEQ_GAIN_MIC2_6 +722 0x4848 //TX_PREEQ_GAIN_MIC2_7 +723 0x4848 //TX_PREEQ_GAIN_MIC2_8 +724 0x4848 //TX_PREEQ_GAIN_MIC2_9 +725 0x4848 //TX_PREEQ_GAIN_MIC2_10 +726 0x4848 //TX_PREEQ_GAIN_MIC2_11 +727 0x4848 //TX_PREEQ_GAIN_MIC2_12 +728 0x4848 //TX_PREEQ_GAIN_MIC2_13 +729 0x4848 //TX_PREEQ_GAIN_MIC2_14 +730 0x4848 //TX_PREEQ_GAIN_MIC2_15 +731 0x4848 //TX_PREEQ_GAIN_MIC2_16 +732 0x4848 //TX_PREEQ_GAIN_MIC2_17 +733 0x4848 //TX_PREEQ_GAIN_MIC2_18 +734 0x4848 //TX_PREEQ_GAIN_MIC2_19 +735 0x4848 //TX_PREEQ_GAIN_MIC2_20 +736 0x4848 //TX_PREEQ_GAIN_MIC2_21 +737 0x4848 //TX_PREEQ_GAIN_MIC2_22 +738 0x4848 //TX_PREEQ_GAIN_MIC2_23 +739 0x0608 //TX_PREEQ_BIN_MIC2_0 +740 0x0808 //TX_PREEQ_BIN_MIC2_1 +741 0x0808 //TX_PREEQ_BIN_MIC2_2 +742 0x0808 //TX_PREEQ_BIN_MIC2_3 +743 0x0808 //TX_PREEQ_BIN_MIC2_4 +744 0x0808 //TX_PREEQ_BIN_MIC2_5 +745 0x0808 //TX_PREEQ_BIN_MIC2_6 +746 0x0808 //TX_PREEQ_BIN_MIC2_7 +747 0x0808 //TX_PREEQ_BIN_MIC2_8 +748 0x0808 //TX_PREEQ_BIN_MIC2_9 +749 0x0808 //TX_PREEQ_BIN_MIC2_10 +750 0x0808 //TX_PREEQ_BIN_MIC2_11 +751 0x0808 //TX_PREEQ_BIN_MIC2_12 +752 0x0808 //TX_PREEQ_BIN_MIC2_13 +753 0x0808 //TX_PREEQ_BIN_MIC2_14 +754 0x0200 //TX_PREEQ_BIN_MIC2_15 +755 0x0000 //TX_PREEQ_BIN_MIC2_16 +756 0x0000 //TX_PREEQ_BIN_MIC2_17 +757 0x0000 //TX_PREEQ_BIN_MIC2_18 +758 0x0000 //TX_PREEQ_BIN_MIC2_19 +759 0x0000 //TX_PREEQ_BIN_MIC2_20 +760 0x0000 //TX_PREEQ_BIN_MIC2_21 +761 0x0000 //TX_PREEQ_BIN_MIC2_22 +762 0x0000 //TX_PREEQ_BIN_MIC2_23 +763 0x0006 //TX_MASKING_ABILITY +764 0x0800 //TX_NND_WEIGHT +765 0x0062 //TX_MIC_CALIBRATION_0 +766 0x0062 //TX_MIC_CALIBRATION_1 +767 0x0062 //TX_MIC_CALIBRATION_2 +768 0x0062 //TX_MIC_CALIBRATION_3 +769 0x0046 //TX_MIC_PWR_BIAS_0 +770 0x0046 //TX_MIC_PWR_BIAS_1 +771 0x0046 //TX_MIC_PWR_BIAS_2 +772 0x0046 //TX_MIC_PWR_BIAS_3 +773 0x000C //TX_GAIN_LIMIT_0 +774 0x000C //TX_GAIN_LIMIT_1 +775 0x000C //TX_GAIN_LIMIT_2 +776 0x000C //TX_GAIN_LIMIT_3 +777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN +778 0x7FDE //TX_BVE_VAD0_ALPHAUP +779 0x7F3A //TX_BVE_VAD0_ALPHADOWN +780 0x2000 //TX_BVE_GAINWEIGHT_NOFEVADLI +781 0x7F5B //TX_BVE_FEVADLI_ALPHA +782 0x7F19 //TX_BVE_NOVAD0_ALPHAUP +783 0x1000 //TX_TDDRC_ALPHA_UP_01 +784 0x1000 //TX_TDDRC_ALPHA_UP_02 +785 0x1000 //TX_TDDRC_ALPHA_UP_03 +786 0x1000 //TX_TDDRC_ALPHA_UP_04 +787 0x7EB8 //TX_TDDRC_ALPHA_DWN_01 +788 0x7EB8 //TX_TDDRC_ALPHA_DWN_02 +789 0x7EB8 //TX_TDDRC_ALPHA_DWN_03 +790 0x7EB8 //TX_TDDRC_ALPHA_DWN_04 +791 0x7FFF //TX_TDDRC_TD_DRC_LIMIT +792 0x0800 //TX_TDDRC_POST_LIMIT_GAIN +793 0x0000 //TX_TDDRC_RESRV_0 +794 0x0000 //TX_TDDRC_RESRV_1 +795 0x0018 //TX_FDDRC_BAND_MARGIN_0 +796 0x0030 //TX_FDDRC_BAND_MARGIN_1 +797 0x0050 //TX_FDDRC_BAND_MARGIN_2 +798 0x0080 //TX_FDDRC_BAND_MARGIN_3 +799 0x0007 //TX_FDDRC_BLOCK_EXP +800 0x5000 //TX_FDDRC_THRD_2_0 +801 0x5000 //TX_FDDRC_THRD_2_1 +802 0x5000 //TX_FDDRC_THRD_2_2 +803 0x5000 //TX_FDDRC_THRD_2_3 +804 0x6400 //TX_FDDRC_THRD_3_0 +805 0x6400 //TX_FDDRC_THRD_3_1 +806 0x6400 //TX_FDDRC_THRD_3_2 +807 0x6400 //TX_FDDRC_THRD_3_3 +808 0x2000 //TX_FDDRC_SLANT_0_0 +809 0x2000 //TX_FDDRC_SLANT_0_1 +810 0x2000 //TX_FDDRC_SLANT_0_2 +811 0x2000 //TX_FDDRC_SLANT_0_3 +812 0x5333 //TX_FDDRC_SLANT_1_0 +813 0x5333 //TX_FDDRC_SLANT_1_1 +814 0x5333 //TX_FDDRC_SLANT_1_2 +815 0x5333 //TX_FDDRC_SLANT_1_3 +816 0x0000 //TX_DEADMIC_SILENCE_TH +817 0x0000 //TX_MIC_DEGRADE_TH +818 0x0000 //TX_DEADMIC_CNT +819 0x0000 //TX_MIC_DEGRADE_CNT +820 0x0000 //TX_FDDRC_RESRV_4 +821 0x0000 //TX_FDDRC_RESRV_5 +822 0x0000 //TX_FDDRC_RESRV_6 +823 0x7FFF //TX_KS_NOISEPASTE_FACTOR +824 0x0001 //TX_KS_CONFIG +825 0x7FFF //TX_KS_GAIN_MIN +826 0x0000 //TX_KS_RESRV_0 +827 0x0000 //TX_KS_RESRV_1 +828 0x0000 //TX_KS_RESRV_2 +829 0x7C00 //TX_LAMBDA_PKA_FP +830 0x2000 //TX_TPKA_FP +831 0x0080 //TX_MIN_G_FP +832 0x2000 //TX_MAX_G_FP +833 0x0000 //TX_FFP_FP_K_METAL +834 0x4000 //TX_A_POST_FLT_FP +835 0x0F5C //TX_RTO_OUTBEAM_TH +836 0x4CCD //TX_TPKA_FP_THD +837 0x0000 //TX_MAX_G_FP_BLK +838 0x0000 //TX_FFP_FADEIN +839 0x0000 //TX_FFP_FADEOUT +840 0x0000 //TX_WHISPERCTH +841 0x0000 //TX_WHISPERHOLDT +842 0x0000 //TX_WHISP_ENTHH +843 0x0000 //TX_WHISP_ENTHL +844 0x0000 //TX_WHISP_RTOTH +845 0x0000 //TX_WHISP_RTOTH2 +846 0x0000 //TX_MUTE_PERIOD +847 0x0000 //TX_FADE_IN_PERIOD +848 0x0100 //TX_FFP_RESRV_2 +849 0x0020 //TX_FFP_RESRV_3 +850 0x0000 //TX_FFP_RESRV_4 +851 0x0000 //TX_FFP_RESRV_5 +852 0x0000 //TX_FFP_RESRV_6 +853 0x0000 //TX_FILTINDX +854 0x0000 //TX_TDDRC_THRD_0 +855 0x0000 //TX_TDDRC_THRD_1 +856 0x2000 //TX_TDDRC_THRD_2 +857 0x2000 //TX_TDDRC_THRD_3 +858 0x3000 //TX_TDDRC_SLANT_0 +859 0x6E00 //TX_TDDRC_SLANT_1 +860 0x1000 //TX_TDDRC_ALPHA_UP_00 +861 0x7EB8 //TX_TDDRC_ALPHA_DWN_00 +862 0x0000 //TX_TDDRC_HMNC_FLAG +863 0x199A //TX_TDDRC_HMNC_GAIN +864 0x0000 //TX_TDDRC_SMT_FLAG +865 0x0CCD //TX_TDDRC_SMT_W +866 0x07F2 //TX_TDDRC_DRC_GAIN +867 0x7FFF //TX_TDDRC_LMT_THRD +868 0x0000 //TX_TDDRC_LMT_ALPHA +869 0x0000 //TX_TFMASKLTH +870 0x0000 //TX_TFMASKLTHL +871 0x0CCD //TX_TFMASKHTH +872 0x0CCD //TX_TFMASKLTH_BINVAD +873 0xF333 //TX_TFMASKLTH_NS_EST +874 0x2CCD //TX_TFMASKLTH_DOA +875 0xECCD //TX_TFMASKTH_BLESSCUT +876 0x1000 //TX_B_LESSCUT_RTO_MASK +877 0x3800 //TX_SB_RHO_MEAN_TH_ABN +878 0x2000 //TX_B_POST_FLT_MASK +879 0x0000 //TX_B_POST_FLT_MASK1 +880 0x5333 //TX_GAIN_WIND_MASK +881 0x7FFF //TX_TFMASK_BFSTRICT_MUSIC +882 0x0000 //TX_TFMASK_BFSTRICT_NOMUSIC +883 0x7333 //TX_FASTNS_OUTIN_TH +884 0x0CCD //TX_FASTNS_TFMASK_TH +885 0x0CCD //TX_FASTNS_TFMASKBIN_TH1 +886 0x0CCD //TX_FASTNS_TFMASKBIN_TH2 +887 0x0CCD //TX_FASTNS_TFMASKBIN_TH3 +888 0x00C8 //TX_FASTNS_ARSPC_TH +889 0xC000 //TX_FASTNS_MASK5_TH +890 0x4848 //TX_POSTSSA_MIN_G_VR_MASK +891 0x7FFF //TX_A_LESSCUT_RTO_MASK +892 0x1770 //TX_FASTNS_NOISETH +893 0xC000 //TX_FASTNS_SSA_THLFL +894 0xC000 //TX_FASTNS_SSA_THHFL +895 0xCCCC //TX_FASTNS_SSA_THLFH +896 0xD999 //TX_FASTNS_SSA_THHFH +897 0x0000 //TX_SENDFUNC_REG_MICMUTE +898 0x0000 //TX_SENDFUNC_REG_MICMUTE1 +899 0x0000 //TX_MICMUTE_RATIO_THR +900 0x0000 //TX_MICMUTE_AMP_THR +901 0x0000 //TX_MICMUTE_HPF_IND +902 0x0000 //TX_MICMUTE_LOG_EYR_TH +903 0x0000 //TX_MICMUTE_CVG_TIME +904 0x0000 //TX_MICMUTE_RELEASE_TIME +905 0x0000 //TX_MIC_VOLUME_MIC0MUTE +906 0x0000 //TX_MICMUTE_EPD_OFFSET_0 +907 0x0000 //TX_MICMUTE_FRQ_AEC_L +908 0x0000 //TX_MICMUTE_EAD_THR +909 0x0000 //TX_MICMUTE_LAMBDA_CB_NLE +910 0x0000 //TX_MICMUTE_LAMBDA_RE_EST +911 0x0000 //TX_DTD_THR1_MICMUTE_0 +912 0x0000 //TX_DTD_THR1_MICMUTE_1 +913 0x0000 //TX_DTD_THR1_MICMUTE_2 +914 0x0000 //TX_DTD_THR1_MICMUTE_3 +915 0x0000 //TX_DTD_THR2_MICMUTE_0 +916 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_0 +917 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_1 +918 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_2 +919 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_3 +920 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_4 +921 0x0000 //TX_MICMUTE_C_POST_FLT +922 0x0000 //TX_MICMUTE_DT_CUT_K +923 0x0000 //TX_MICMUTE_DT_CUT_THR +924 0x0000 //TX_MICMUTE_DT_CUT_K2 +925 0x0000 //TX_MICMUTE_DT_CUT_THR2 +926 0x0000 //TX_MICMUTE_DT2_HOLD_N +927 0x0000 //TX_MICMUTE_RATIODTH_THCUT +928 0x0000 //TX_MICMUTE_B_POST_FLT_ECHOL +929 0x0000 //TX_MICMUTE_B_POST_FLT_ECHOH +930 0x0000 //TX_MICMUTE_C_POST_FLT_MASK +931 0x0000 //TX_MICMUTE_RATIODTL_CUT_TH +932 0x0000 //TX_MICMUTE_DT_CUT_K1 +933 0x0000 //TX_MICMUTE_N2_SN_EST +934 0x0000 //TX_MICMUTE_THR_SN_EST_0 +935 0x0000 //TX_MICMUTE_MIN_G_CTRL_0 +936 0x0000 //TX_MICMUTE_A_POST_FILT_S_0 +937 0x0000 //TX_MICMUTE_B_POST_FILT_0 +938 0x0000 //TX_MIC1RUB_AMP_THR +939 0x0000 //TX_MIC1MUTE_RATIO_THR +940 0x0000 //TX_MIC1MUTE_AMP_THR +941 0x0000 //TX_MIC1MUTE_CVG_TIME +942 0x0000 //TX_MIC1MUTE_RELEASE_TIME +943 0x0000 //TX_AMS_RESRV_01 +944 0x0000 //TX_AMS_RESRV_02 +945 0x0000 //TX_AMS_RESRV_03 +946 0x0000 //TX_AMS_RESRV_04 +947 0x0000 //TX_AMS_RESRV_05 +948 0x0000 //TX_AMS_RESRV_06 +949 0x0000 //TX_AMS_RESRV_07 +950 0x0000 //TX_AMS_RESRV_08 +951 0x0000 //TX_AMS_RESRV_09 +952 0x0000 //TX_AMS_RESRV_10 +953 0x0000 //TX_AMS_RESRV_11 +954 0x0000 //TX_AMS_RESRV_12 +955 0x0000 //TX_AMS_RESRV_13 +956 0x0000 //TX_AMS_RESRV_14 +957 0x0000 //TX_AMS_RESRV_15 +958 0x0000 //TX_AMS_RESRV_16 +959 0x0000 //TX_AMS_RESRV_17 +960 0x0000 //TX_AMS_RESRV_18 +961 0x0000 //TX_AMS_RESRV_19 +#RX +0 0xA06C //RX_RECVFUNC_MODE_0 +1 0x0000 //RX_RECVFUNC_MODE_1 +2 0x0001 //RX_SAMPLINGFREQ_SIG +3 0x0001 //RX_SAMPLINGFREQ_PROC +4 0x000A //RX_FRAME_SZ +5 0x0000 //RX_DELAY_OPT +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +10 0x0800 //RX_PGA +11 0x7FFF //RX_A_HP +12 0x4000 //RX_B_PE +13 0x3800 //RX_THR_PITCH_DET_0 +14 0x3000 //RX_THR_PITCH_DET_1 +15 0x2800 //RX_THR_PITCH_DET_2 +16 0x0008 //RX_PITCH_BFR_LEN +17 0x0003 //RX_SBD_PITCH_DET +18 0x0100 //RX_PP_RESRV_0 +19 0x0020 //RX_PP_RESRV_1 +20 0x0600 //RX_N_SN_EST +21 0x000C //RX_N2_SN_EST +22 0x0006 //RX_NS_LVL_CTRL +23 0xF800 //RX_THR_SN_EST +24 0x7CCD //RX_LAMBDA_PFILT +25 0x000A //RX_FENS_RESRV_0 +26 0x0190 //RX_FENS_RESRV_1 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +30 0x0002 //RX_EXTRA_NS_L +31 0x0800 //RX_EXTRA_NS_A +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +35 0x199A //RX_A_POST_FLT +36 0x0000 //RX_LMT_THRD +37 0x4000 //RX_LMT_ALPHA +38 0x001C //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x3C3C //RX_FDEQ_GAIN_9 +49 0x3C3C //RX_FDEQ_GAIN_10 +50 0x3838 //RX_FDEQ_GAIN_11 +51 0x3838 //RX_FDEQ_GAIN_12 +52 0x3030 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F10 //RX_FDEQ_BIN_11 +75 0x1011 //RX_FDEQ_BIN_12 +76 0x1112 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +111 0x0000 //RX_FILTINDX +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7E70 //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +125 0x7C00 //RX_LAMBDA_PKA_FP +126 0x2000 //RX_TPKA_FP +127 0x2000 //RX_MIN_G_FP +128 0x0080 //RX_MAX_G_FP +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +131 0x0000 //RX_MAXLEVEL_CNG +132 0x3000 //RX_BWE_UV_TH +133 0x3000 //RX_BWE_UV_TH2 +134 0x1800 //RX_BWE_UV_TH3 +135 0x1000 //RX_BWE_V_TH +136 0x04CD //RX_BWE_GAIN1_V_TH1 +137 0x0F33 //RX_BWE_GAIN1_V_TH2 +138 0x7333 //RX_BWE_UV_EQ +139 0x199A //RX_BWE_V_EQ +140 0x7333 //RX_BWE_TONE_TH +141 0x0004 //RX_BWE_UV_HOLD_T +142 0x6CCD //RX_BWE_GAIN2_ALPHA +143 0x799A //RX_BWE_GAIN3_ALPHA +144 0x001E //RX_BWE_CUTOFF +145 0x3000 //RX_BWE_GAINFILL +146 0x3200 //RX_BWE_MAXTH_TONE +147 0x2000 //RX_BWE_EQ_0 +148 0x2000 //RX_BWE_EQ_1 +149 0x2000 //RX_BWE_EQ_2 +150 0x2000 //RX_BWE_EQ_3 +151 0x2000 //RX_BWE_EQ_4 +152 0x2000 //RX_BWE_EQ_5 +153 0x2000 //RX_BWE_EQ_6 +154 0x0000 //RX_BWE_RESRV_0 +155 0x0000 //RX_BWE_RESRV_1 +156 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7E70 //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x001C //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x3C3C //RX_FDEQ_GAIN_9 +49 0x3C3C //RX_FDEQ_GAIN_10 +50 0x3838 //RX_FDEQ_GAIN_11 +51 0x3838 //RX_FDEQ_GAIN_12 +52 0x3030 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F10 //RX_FDEQ_BIN_11 +75 0x1011 //RX_FDEQ_BIN_12 +76 0x1112 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7E70 //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x001C //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x3C3C //RX_FDEQ_GAIN_9 +49 0x3C3C //RX_FDEQ_GAIN_10 +50 0x3838 //RX_FDEQ_GAIN_11 +51 0x3838 //RX_FDEQ_GAIN_12 +52 0x3030 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F10 //RX_FDEQ_BIN_11 +75 0x1011 //RX_FDEQ_BIN_12 +76 0x1112 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7E70 //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x001C //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x3C3C //RX_FDEQ_GAIN_9 +49 0x3C3C //RX_FDEQ_GAIN_10 +50 0x3838 //RX_FDEQ_GAIN_11 +51 0x3838 //RX_FDEQ_GAIN_12 +52 0x3030 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F10 //RX_FDEQ_BIN_11 +75 0x1011 //RX_FDEQ_BIN_12 +76 0x1112 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7E70 //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x001C //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x3C3C //RX_FDEQ_GAIN_9 +49 0x3C3C //RX_FDEQ_GAIN_10 +50 0x3838 //RX_FDEQ_GAIN_11 +51 0x3838 //RX_FDEQ_GAIN_12 +52 0x3030 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F10 //RX_FDEQ_BIN_11 +75 0x1011 //RX_FDEQ_BIN_12 +76 0x1112 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7E70 //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x001C //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x3C3C //RX_FDEQ_GAIN_9 +49 0x3C3C //RX_FDEQ_GAIN_10 +50 0x3838 //RX_FDEQ_GAIN_11 +51 0x3838 //RX_FDEQ_GAIN_12 +52 0x3030 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F10 //RX_FDEQ_BIN_11 +75 0x1011 //RX_FDEQ_BIN_12 +76 0x1112 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7E70 //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x001C //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x3C3C //RX_FDEQ_GAIN_9 +49 0x3C3C //RX_FDEQ_GAIN_10 +50 0x3838 //RX_FDEQ_GAIN_11 +51 0x3838 //RX_FDEQ_GAIN_12 +52 0x3030 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F10 //RX_FDEQ_BIN_11 +75 0x1011 //RX_FDEQ_BIN_12 +76 0x1112 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7E70 //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x001C //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x3C3C //RX_FDEQ_GAIN_9 +49 0x3C3C //RX_FDEQ_GAIN_10 +50 0x3838 //RX_FDEQ_GAIN_11 +51 0x3838 //RX_FDEQ_GAIN_12 +52 0x3030 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F10 //RX_FDEQ_BIN_11 +75 0x1011 //RX_FDEQ_BIN_12 +76 0x1112 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#RX 2 +157 0xA06C //RX_RECVFUNC_MODE_0 +158 0x0000 //RX_RECVFUNC_MODE_1 +159 0x0001 //RX_SAMPLINGFREQ_SIG +160 0x0001 //RX_SAMPLINGFREQ_PROC +161 0x000A //RX_FRAME_SZ +162 0x0000 //RX_DELAY_OPT +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +167 0x0800 //RX_PGA +168 0x7FFF //RX_A_HP +169 0x4000 //RX_B_PE +170 0x3800 //RX_THR_PITCH_DET_0 +171 0x3000 //RX_THR_PITCH_DET_1 +172 0x2800 //RX_THR_PITCH_DET_2 +173 0x0008 //RX_PITCH_BFR_LEN +174 0x0003 //RX_SBD_PITCH_DET +175 0x0100 //RX_PP_RESRV_0 +176 0x0020 //RX_PP_RESRV_1 +177 0x0600 //RX_N_SN_EST +178 0x000C //RX_N2_SN_EST +179 0x0006 //RX_NS_LVL_CTRL +180 0xF800 //RX_THR_SN_EST +181 0x7CCD //RX_LAMBDA_PFILT +182 0x000A //RX_FENS_RESRV_0 +183 0x0190 //RX_FENS_RESRV_1 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +187 0x0002 //RX_EXTRA_NS_L +188 0x0800 //RX_EXTRA_NS_A +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +192 0x199A //RX_A_POST_FLT +193 0x0000 //RX_LMT_THRD +194 0x4000 //RX_LMT_ALPHA +195 0x001C //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x3C3C //RX_FDEQ_GAIN_9 +206 0x3C3C //RX_FDEQ_GAIN_10 +207 0x3838 //RX_FDEQ_GAIN_11 +208 0x3838 //RX_FDEQ_GAIN_12 +209 0x3030 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F10 //RX_FDEQ_BIN_11 +232 0x1011 //RX_FDEQ_BIN_12 +233 0x1112 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +268 0x0000 //RX_FILTINDX +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7E70 //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +282 0x7C00 //RX_LAMBDA_PKA_FP +283 0x2000 //RX_TPKA_FP +284 0x2000 //RX_MIN_G_FP +285 0x0080 //RX_MAX_G_FP +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +288 0x0000 //RX_MAXLEVEL_CNG +289 0x3000 //RX_BWE_UV_TH +290 0x3000 //RX_BWE_UV_TH2 +291 0x1800 //RX_BWE_UV_TH3 +292 0x1000 //RX_BWE_V_TH +293 0x04CD //RX_BWE_GAIN1_V_TH1 +294 0x0F33 //RX_BWE_GAIN1_V_TH2 +295 0x7333 //RX_BWE_UV_EQ +296 0x199A //RX_BWE_V_EQ +297 0x7333 //RX_BWE_TONE_TH +298 0x0004 //RX_BWE_UV_HOLD_T +299 0x6CCD //RX_BWE_GAIN2_ALPHA +300 0x799A //RX_BWE_GAIN3_ALPHA +301 0x001E //RX_BWE_CUTOFF +302 0x3000 //RX_BWE_GAINFILL +303 0x3200 //RX_BWE_MAXTH_TONE +304 0x2000 //RX_BWE_EQ_0 +305 0x2000 //RX_BWE_EQ_1 +306 0x2000 //RX_BWE_EQ_2 +307 0x2000 //RX_BWE_EQ_3 +308 0x2000 //RX_BWE_EQ_4 +309 0x2000 //RX_BWE_EQ_5 +310 0x2000 //RX_BWE_EQ_6 +311 0x0000 //RX_BWE_RESRV_0 +312 0x0000 //RX_BWE_RESRV_1 +313 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7E70 //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x001C //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x3C3C //RX_FDEQ_GAIN_9 +206 0x3C3C //RX_FDEQ_GAIN_10 +207 0x3838 //RX_FDEQ_GAIN_11 +208 0x3838 //RX_FDEQ_GAIN_12 +209 0x3030 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F10 //RX_FDEQ_BIN_11 +232 0x1011 //RX_FDEQ_BIN_12 +233 0x1112 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7E70 //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x001C //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x3C3C //RX_FDEQ_GAIN_9 +206 0x3C3C //RX_FDEQ_GAIN_10 +207 0x3838 //RX_FDEQ_GAIN_11 +208 0x3838 //RX_FDEQ_GAIN_12 +209 0x3030 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F10 //RX_FDEQ_BIN_11 +232 0x1011 //RX_FDEQ_BIN_12 +233 0x1112 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7E70 //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x001C //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x3C3C //RX_FDEQ_GAIN_9 +206 0x3C3C //RX_FDEQ_GAIN_10 +207 0x3838 //RX_FDEQ_GAIN_11 +208 0x3838 //RX_FDEQ_GAIN_12 +209 0x3030 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F10 //RX_FDEQ_BIN_11 +232 0x1011 //RX_FDEQ_BIN_12 +233 0x1112 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7E70 //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x001C //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x3C3C //RX_FDEQ_GAIN_9 +206 0x3C3C //RX_FDEQ_GAIN_10 +207 0x3838 //RX_FDEQ_GAIN_11 +208 0x3838 //RX_FDEQ_GAIN_12 +209 0x3030 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F10 //RX_FDEQ_BIN_11 +232 0x1011 //RX_FDEQ_BIN_12 +233 0x1112 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7E70 //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x001C //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x3C3C //RX_FDEQ_GAIN_9 +206 0x3C3C //RX_FDEQ_GAIN_10 +207 0x3838 //RX_FDEQ_GAIN_11 +208 0x3838 //RX_FDEQ_GAIN_12 +209 0x3030 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F10 //RX_FDEQ_BIN_11 +232 0x1011 //RX_FDEQ_BIN_12 +233 0x1112 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7E70 //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x001C //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x3C3C //RX_FDEQ_GAIN_9 +206 0x3C3C //RX_FDEQ_GAIN_10 +207 0x3838 //RX_FDEQ_GAIN_11 +208 0x3838 //RX_FDEQ_GAIN_12 +209 0x3030 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F10 //RX_FDEQ_BIN_11 +232 0x1011 //RX_FDEQ_BIN_12 +233 0x1112 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7E70 //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x001C //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x3C3C //RX_FDEQ_GAIN_9 +206 0x3C3C //RX_FDEQ_GAIN_10 +207 0x3838 //RX_FDEQ_GAIN_11 +208 0x3838 //RX_FDEQ_GAIN_12 +209 0x3030 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F10 //RX_FDEQ_BIN_11 +232 0x1011 //RX_FDEQ_BIN_12 +233 0x1112 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 + +#CASE_NAME BLUETOOTH-BTNB-VOICE_GENERIC-SWB +#PARAM_MODE FULL +#PARAM_TYPE TX+2RX +#TOTAL_CUSTOM_STEP 7+7 +#TX +0 0x0001 //TX_OPERATION_MODE_0 +1 0x0001 //TX_OPERATION_MODE_1 +2 0x0033 //TX_PATCH_REG +3 0x0200 //TX_SENDFUNC_MODE_0 +4 0x0001 //TX_SENDFUNC_MODE_1 +5 0x0001 //TX_NUM_MIC +6 0x0003 //TX_SAMPLINGFREQ_SIG +7 0x0003 //TX_SAMPLINGFREQ_PROC +8 0x000A //TX_FRAME_SZ_SIG +9 0x000A //TX_FRAME_SZ +10 0x0000 //TX_DELAY_OPT +11 0x0028 //TX_MAX_TAIL_LENGTH +12 0x0001 //TX_NUM_LOUTCHN +13 0x0001 //TX_MAXNUM_AECREF +14 0x0000 //TX_DBG_FUNC_REG +15 0x0000 //TX_DBG_FUNC_REG1 +16 0x0000 //TX_SYS_RESRV_0 +17 0x0000 //TX_SYS_RESRV_1 +18 0x0000 //TX_SYS_RESRV_2 +19 0x0000 //TX_SYS_RESRV_3 +20 0x0000 //TX_DIST2REF0 +21 0x009B //TX_DIST2REF1 +22 0x0000 //TX_DIST2REF_02 +23 0x0000 //TX_DIST2REF_03 +24 0x0000 //TX_DIST2REF_04 +25 0x0000 //TX_DIST2REF_05 +26 0x0000 //TX_MMIC +27 0x0915 //TX_PGA_0 +28 0x0800 //TX_PGA_1 +29 0x0800 //TX_PGA_2 +30 0x0000 //TX_PGA_3 +31 0x0000 //TX_PGA_4 +32 0x0000 //TX_PGA_5 +33 0x0000 //TX_MIC_PAIRS +34 0x0000 //TX_MIC_PAIRS_HS +35 0x0002 //TX_MICS_FOR_BF +36 0x0000 //TX_MIC_PAIRS_FORL1 +37 0x0002 //TX_MICS_OF_PAIR0 +38 0x0002 //TX_MICS_OF_PAIR1 +39 0x0002 //TX_MICS_OF_PAIR2 +40 0x0002 //TX_MICS_OF_PAIR3 +41 0x0000 //TX_MIC_DATA_SRC0 +42 0x0001 //TX_MIC_DATA_SRC1 +43 0x0002 //TX_MIC_DATA_SRC2 +44 0x0000 //TX_MIC_DATA_SRC3 +45 0x0000 //TX_MIC_PAIR_CH_04 +46 0x0000 //TX_MIC_PAIR_CH_05 +47 0x0000 //TX_MIC_PAIR_CH_10 +48 0x0000 //TX_MIC_PAIR_CH_11 +49 0x0000 //TX_MIC_PAIR_CH_12 +50 0x0000 //TX_MIC_PAIR_CH_13 +51 0x0000 //TX_MIC_PAIR_CH_14 +52 0x05DC //TX_HD_BIN_MASK +53 0x0010 //TX_HD_SUBAND_MASK +54 0x19A1 //TX_HD_FRAME_AVG_MASK +55 0x0320 //TX_HD_MIN_FRQ +56 0x1000 //TX_HD_ALPHA_PSD +57 0x1100 //TX_T_PHPR1 +58 0x0000 //TX_T_PHPR2 +59 0x0000 //TX_T_PTPR +60 0x0000 //TX_T_PNPR +61 0x0000 //TX_T_PAPR1 +62 0xEE6C //TX_T_PSDVAT +63 0x0800 //TX_CNT +64 0x4000 //TX_ANTI_HOWL_GAIN +65 0x0001 //TX_MICFORBFMARK_0 +66 0x0001 //TX_MICFORBFMARK_1 +67 0x0001 //TX_MICFORBFMARK_2 +68 0x0001 //TX_MICFORBFMARK_3 +69 0x0001 //TX_MICFORBFMARK_4 +70 0x0001 //TX_MICFORBFMARK_5 +71 0x0000 //TX_DIST2REF_10 +72 0x3E00 //TX_DIST2REF_11 +73 0x0000 //TX_DIST2REF2 +74 0x0000 //TX_DIST2REF_13 +75 0x0000 //TX_DIST2REF_14 +76 0x0000 //TX_DIST2REF_15 +77 0x0000 //TX_DIST2REF_20 +78 0x0000 //TX_DIST2REF_21 +79 0x0000 //TX_DIST2REF_22 +80 0x0000 //TX_DIST2REF_23 +81 0x0000 //TX_DIST2REF_24 +82 0x0000 //TX_DIST2REF_25 +83 0x0000 //TX_DIST2REF_30 +84 0x0000 //TX_DIST2REF_31 +85 0x0000 //TX_DIST2REF_32 +86 0x0000 //TX_DIST2REF_33 +87 0x0000 //TX_DIST2REF_34 +88 0x0000 //TX_DIST2REF_35 +89 0x0000 //TX_MIC_LOC_00 +90 0x0000 //TX_MIC_LOC_01 +91 0x0000 //TX_MIC_LOC_02 +92 0x0000 //TX_MIC_LOC_03 +93 0x0000 //TX_MIC_LOC_04 +94 0x0000 //TX_MIC_LOC_05 +95 0x0000 //TX_MIC_LOC_10 +96 0x0000 //TX_MIC_LOC_11 +97 0x0000 //TX_MIC_LOC_12 +98 0x0000 //TX_MIC_LOC_13 +99 0x0000 //TX_MIC_LOC_14 +100 0x0000 //TX_MIC_LOC_15 +101 0x0000 //TX_MIC_LOC_20 +102 0x0000 //TX_MIC_LOC_21 +103 0x0000 //TX_MIC_LOC_22 +104 0x0000 //TX_MIC_LOC_23 +105 0x0000 //TX_MIC_LOC_24 +106 0x0000 //TX_MIC_LOC_25 +107 0x0200 //TX_MIC_REFBLK_VOLUME +108 0x0800 //TX_MIC_BLOCK_VOLUME +109 0x0000 //TX_INVERSE_MASK +110 0x0000 //TX_ADCS_MASK +111 0x04D0 //TX_ADCS_GAIN +112 0x4000 //TX_NFC_GAINFAC +113 0x0000 //TX_MAINMIC_BLKFACTOR +114 0x0000 //TX_REFMIC_BLKFACTOR +115 0x0000 //TX_BLMIC_BLKFACTOR +116 0x0000 //TX_BRMIC_BLKFACTOR +117 0x0031 //TX_MICBLK_START_BIN +118 0x0060 //TX_MICBLK_END_BIN +119 0x0015 //TX_MICBLK_FE_HOLD +120 0xFFF2 //TX_MICBLK_MR_EXP_TH +121 0xFFF2 //TX_MICBLK_LR_EXP_TH +122 0x0000 //TX_FENE_HOLD +123 0x4000 //TX_FE_ENER_TH_MTS +124 0x0004 //TX_FE_ENER_TH_EXP +125 0x6000 //TX_C_POST_FLT_MIC_MAINBLK +126 0x6000 //TX_C_POST_FLT_MIC_REFBLK +127 0x0010 //TX_MIC_BLOCK_N +128 0x7EFF //TX_A_HP +129 0x4000 //TX_B_PE +130 0x1800 //TX_THR_PITCH_DET_0 +131 0x1000 //TX_THR_PITCH_DET_1 +132 0x0800 //TX_THR_PITCH_DET_2 +133 0x0008 //TX_PITCH_BFR_LEN +134 0x0003 //TX_SBD_PITCH_DET +135 0x0050 //TX_TD_AEC_L +136 0x4000 //TX_MU0_UNP_TD_AEC +137 0x1000 //TX_MU0_PTD_TD_AEC +138 0x0000 //TX_PP_RESRV_0 +139 0x2A94 //TX_PP_RESRV_1 +140 0x55F0 //TX_PP_RESRV_2 +141 0x0000 //TX_PP_RESRV_3 +142 0x0000 //TX_PP_RESRV_4 +143 0x0000 //TX_PP_RESRV_5 +144 0x0000 //TX_PP_RESRV_6 +145 0x0000 //TX_PP_RESRV_7 +146 0x001E //TX_TAIL_LENGTH +147 0x0080 //TX_AEC_REF_GAIN_0 +148 0x0800 //TX_AEC_REF_GAIN_1 +149 0x0800 //TX_AEC_REF_GAIN_2 +150 0x7000 //TX_EAD_THR +151 0x0800 //TX_THR_RE_EST +152 0x0800 //TX_MIN_EQ_RE_EST_0 +153 0x0800 //TX_MIN_EQ_RE_EST_1 +154 0x0800 //TX_MIN_EQ_RE_EST_2 +155 0x0800 //TX_MIN_EQ_RE_EST_3 +156 0x0800 //TX_MIN_EQ_RE_EST_4 +157 0x0800 //TX_MIN_EQ_RE_EST_5 +158 0x0800 //TX_MIN_EQ_RE_EST_6 +159 0x0800 //TX_MIN_EQ_RE_EST_7 +160 0x0800 //TX_MIN_EQ_RE_EST_8 +161 0x0800 //TX_MIN_EQ_RE_EST_9 +162 0x0800 //TX_MIN_EQ_RE_EST_10 +163 0x0800 //TX_MIN_EQ_RE_EST_11 +164 0x0800 //TX_MIN_EQ_RE_EST_12 +165 0x4000 //TX_LAMBDA_RE_EST +166 0x2000 //TX_LAMBDA_CB_NLE +167 0x6000 //TX_C_POST_FLT +168 0x7000 //TX_GAIN_NP +169 0x00C8 //TX_SE_HOLD_N +170 0x00C8 //TX_DT_HOLD_N +171 0x03E8 //TX_DT2_HOLD_N +172 0x6666 //TX_AEC_RESRV_0 +173 0x0000 //TX_AEC_RESRV_1 +174 0x0014 //TX_AEC_RESRV_2 +175 0x0000 //TX_MIC_DELAY_LENGTH +176 0x0000 //TX_REF_DELAY_LENGTH +177 0x0000 //TX_ADD_LINEIN_GAINL +178 0x0000 //TX_ADD_LINEIN_GAINH +179 0x0000 //TX_MIN_EQ_RE_EST_14 +180 0x0000 //TX_DTD_THR1_8 +181 0x7FFF //TX_DTD_THR2_8 +182 0x0000 //TX_DTD_MIC_BLK2 +183 0x0008 //TX_FRQ_LIN_LEN +184 0x7FFF //TX_FRQ_AEC_LEN_RHO +185 0x6000 //TX_MU0_UNP_FRQ_AEC +186 0x4000 //TX_MU0_PTD_FRQ_AEC +187 0x000A //TX_MINENOISETH +188 0x0800 //TX_MU0_RE_EST +189 0x0001 //TX_AEC_NUM_CH +190 0x0000 //TX_BIGECHOATTENUATION_MAX +191 0x2000 //TX_A_POST_FLT_MICBLK +192 0x0000 //TX_BLKENERTH +193 0x0000 //TX_BLKENERHIGHTH +194 0x0000 //TX_NORMENERTH +195 0x0000 //TX_NORMENERHIGHTH +196 0x0000 //TX_NORMENERHIGHTHL +197 0x7800 //TX_DTD_THR1_0 +198 0x7000 //TX_DTD_THR1_1 +199 0x7FFF //TX_DTD_THR1_2 +200 0x7FFF //TX_DTD_THR1_3 +201 0x7FFF //TX_DTD_THR1_4 +202 0x7FFF //TX_DTD_THR1_5 +203 0x7FFF //TX_DTD_THR1_6 +204 0x7FFF //TX_DTD_THR2_0 +205 0x7FFF //TX_DTD_THR2_1 +206 0x7FFF //TX_DTD_THR2_2 +207 0x7FFF //TX_DTD_THR2_3 +208 0x7FFF //TX_DTD_THR2_4 +209 0x7FFF //TX_DTD_THR2_5 +210 0x7FFF //TX_DTD_THR2_6 +211 0x1000 //TX_DTD_THR3 +212 0x0000 //TX_SPK_CUT_K +213 0x0BB8 //TX_DT_CUT_K +214 0x0CCD //TX_DT_CUT_THR +215 0x04EB //TX_COMFORT_G +216 0x01F4 //TX_POWER_YOUT_TH +217 0x4000 //TX_FDPFGAINECHO +218 0x0000 //TX_DTD_HD_THR +219 0x0000 //TX_SPK_CUT_K_S +220 0x0000 //TX_DTD_MIC_BLK +221 0x0400 //TX_ADPT_STRICT_L +222 0x0200 //TX_ADPT_STRICT_H +223 0x0BB8 //TX_RATIO_DT_L_TH_LOW +224 0x3A98 //TX_RATIO_DT_H_TH_LOW +225 0x1770 //TX_RATIO_DT_L_TH_HIGH +226 0x4E20 //TX_RATIO_DT_H_TH_HIGH +227 0x09C4 //TX_RATIO_DT_L0_TH +228 0x0800 //TX_B_POST_FILT_ECHO_L +229 0x7FFF //TX_B_POST_FILT_ECHO_H +230 0x0200 //TX_MIN_G_CTRL_ECHO +231 0x7FFF //TX_B_LESSCUT_RTO_ECHO +232 0x00F0 //TX_EPD_OFFSET_00 +233 0x00F0 //TX_EPD_OFFST_01 +234 0x1388 //TX_RATIO_DT_L0_TH_HIGH +235 0x3A98 //TX_RATIO_DT_H_TH_CUT +236 0x7FFF //TX_MIN_EQ_RE_EST_13 +237 0x7FFF //TX_DTD_THR1_7 +238 0x7FFF //TX_DTD_THR2_7 +239 0x0800 //TX_DT_RESRV_7 +240 0x0800 //TX_DT_RESRV_8 +241 0x0000 //TX_DT_RESRV_9 +242 0xF400 //TX_THR_SN_EST_0 +243 0xF400 //TX_THR_SN_EST_1 +244 0xF600 //TX_THR_SN_EST_2 +245 0xF400 //TX_THR_SN_EST_3 +246 0xF400 //TX_THR_SN_EST_4 +247 0xF400 //TX_THR_SN_EST_5 +248 0xF400 //TX_THR_SN_EST_6 +249 0xF600 //TX_THR_SN_EST_7 +250 0x0000 //TX_DELTA_THR_SN_EST_0 +251 0x0200 //TX_DELTA_THR_SN_EST_1 +252 0x0200 //TX_DELTA_THR_SN_EST_2 +253 0x0200 //TX_DELTA_THR_SN_EST_3 +254 0x0200 //TX_DELTA_THR_SN_EST_4 +255 0x0200 //TX_DELTA_THR_SN_EST_5 +256 0x0000 //TX_DELTA_THR_SN_EST_6 +257 0x0200 //TX_DELTA_THR_SN_EST_7 +258 0x6000 //TX_LAMBDA_NN_EST_0 +259 0x4000 //TX_LAMBDA_NN_EST_1 +260 0x4000 //TX_LAMBDA_NN_EST_2 +261 0x4000 //TX_LAMBDA_NN_EST_3 +262 0x4000 //TX_LAMBDA_NN_EST_4 +263 0x4000 //TX_LAMBDA_NN_EST_5 +264 0x6000 //TX_LAMBDA_NN_EST_6 +265 0x4000 //TX_LAMBDA_NN_EST_7 +266 0x0400 //TX_N_SN_EST +267 0x001E //TX_INBEAM_T +268 0x0041 //TX_INBEAMHOLDT +269 0x2000 //TX_G_STRICT +270 0x2000 //TX_EQ_THR_BF +271 0x799A //TX_LAMBDA_EQ_BF +272 0x1000 //TX_NE_RTO_TH +273 0x0400 //TX_NE_RTO_TH_L +274 0x0800 //TX_MAINREFRTOH_TH_H +275 0x0800 //TX_MAINREFRTOH_TH_L +276 0x0800 //TX_MAINREFRTO_TH_H +277 0x0800 //TX_MAINREFRTO_TH_L +278 0x0200 //TX_MAINREFRTO_TH_EQ +279 0x1000 //TX_B_POST_FLT_0 +280 0x1000 //TX_B_POST_FLT_1 +281 0x000B //TX_NS_LVL_CTRL_0 +282 0x0011 //TX_NS_LVL_CTRL_1 +283 0x000F //TX_NS_LVL_CTRL_2 +284 0x000F //TX_NS_LVL_CTRL_3 +285 0x000F //TX_NS_LVL_CTRL_4 +286 0x000F //TX_NS_LVL_CTRL_5 +287 0x000F //TX_NS_LVL_CTRL_6 +288 0x0011 //TX_NS_LVL_CTRL_7 +289 0x000C //TX_MIN_GAIN_S_0 +290 0x000F //TX_MIN_GAIN_S_1 +291 0x000C //TX_MIN_GAIN_S_2 +292 0x000C //TX_MIN_GAIN_S_3 +293 0x000C //TX_MIN_GAIN_S_4 +294 0x000C //TX_MIN_GAIN_S_5 +295 0x000C //TX_MIN_GAIN_S_6 +296 0x000F //TX_MIN_GAIN_S_7 +297 0x7FFF //TX_NMOS_SUP +298 0x0000 //TX_NS_MAX_PRI_SNR_TH +299 0x0000 //TX_NMOS_SUP_MENSA +300 0x7FFF //TX_SNRI_SUP_0 +301 0x7FFF //TX_SNRI_SUP_1 +302 0x7FFF //TX_SNRI_SUP_2 +303 0x7FFF //TX_SNRI_SUP_3 +304 0x7FFF //TX_SNRI_SUP_4 +305 0x7FFF //TX_SNRI_SUP_5 +306 0x7FFF //TX_SNRI_SUP_6 +307 0x7FFF //TX_SNRI_SUP_7 +308 0x7FFF //TX_THR_LFNS +309 0x000E //TX_G_LFNS +310 0x09C4 //TX_GAIN0_NTH +311 0x000A //TX_MUSIC_MORENS +312 0x7FFF //TX_A_POST_FILT_0 +313 0x2000 //TX_A_POST_FILT_1 +314 0x2000 //TX_A_POST_FILT_S_0 +315 0x5000 //TX_A_POST_FILT_S_1 +316 0x5000 //TX_A_POST_FILT_S_2 +317 0x5000 //TX_A_POST_FILT_S_3 +318 0x5000 //TX_A_POST_FILT_S_4 +319 0x5000 //TX_A_POST_FILT_S_5 +320 0x4000 //TX_A_POST_FILT_S_6 +321 0x5000 //TX_A_POST_FILT_S_7 +322 0x1000 //TX_B_POST_FILT_0 +323 0x1000 //TX_B_POST_FILT_1 +324 0x1000 //TX_B_POST_FILT_2 +325 0x1000 //TX_B_POST_FILT_3 +326 0x1000 //TX_B_POST_FILT_4 +327 0x1000 //TX_B_POST_FILT_5 +328 0x1000 //TX_B_POST_FILT_6 +329 0x1000 //TX_B_POST_FILT_7 +330 0x7FFF //TX_B_LESSCUT_RTO_S_0 +331 0x7FFF //TX_B_LESSCUT_RTO_S_1 +332 0x7FFF //TX_B_LESSCUT_RTO_S_2 +333 0x7FFF //TX_B_LESSCUT_RTO_S_3 +334 0x7FFF //TX_B_LESSCUT_RTO_S_4 +335 0x7FFF //TX_B_LESSCUT_RTO_S_5 +336 0x7FFF //TX_B_LESSCUT_RTO_S_6 +337 0x7FFF //TX_B_LESSCUT_RTO_S_7 +338 0x7900 //TX_LAMBDA_PFILT +339 0x7B00 //TX_LAMBDA_PFILT_S_0 +340 0x7B00 //TX_LAMBDA_PFILT_S_1 +341 0x7B00 //TX_LAMBDA_PFILT_S_2 +342 0x7B00 //TX_LAMBDA_PFILT_S_3 +343 0x7B00 //TX_LAMBDA_PFILT_S_4 +344 0x7B00 //TX_LAMBDA_PFILT_S_5 +345 0x7B00 //TX_LAMBDA_PFILT_S_6 +346 0x7B00 //TX_LAMBDA_PFILT_S_7 +347 0x0000 //TX_K_PEPPER +348 0x0800 //TX_A_PEPPER +349 0x1EAA //TX_K_PEPPER_HF +350 0x0800 //TX_A_PEPPER_HF +351 0x0001 //TX_HMNC_BST_FLG +352 0x0200 //TX_HMNC_BST_THR +353 0x0800 //TX_DT_BINVAD_TH_0 +354 0x0800 //TX_DT_BINVAD_TH_1 +355 0x0800 //TX_DT_BINVAD_TH_2 +356 0x0800 //TX_DT_BINVAD_TH_3 +357 0x1D4C //TX_DT_BINVAD_ENDF +358 0x0000 //TX_C_POST_FLT_DT +359 0x0CCD //TX_NS_B_POST_FLT_LESSCUT +360 0x0100 //TX_DT_BOOST +361 0x0000 //TX_BF_SGRAD_FLG +362 0x0005 //TX_BF_DVG_TH +363 0x001E //TX_SN_C_F +364 0x0000 //TX_K_APT +365 0x0000 //TX_NOISEDET +366 0x0190 //TX_NDETCT +367 0x0050 //TX_NOISE_TH_0 +368 0x7FFF //TX_NOISE_TH_0_2 +369 0x7FFF //TX_NOISE_TH_0_3 +370 0x07D0 //TX_NOISE_TH_1 +371 0x00C8 //TX_NOISE_TH_2 +372 0x3A98 //TX_NOISE_TH_3 +373 0x0FA0 //TX_NOISE_TH_4 +374 0x157C //TX_NOISE_TH_5 +375 0x7FFF //TX_NOISE_TH_5_2 +376 0x7FFF //TX_NOISE_TH_5_3 +377 0x7FFF //TX_NOISE_TH_5_4 +378 0x044C //TX_NOISE_TH_6 +379 0x0014 //TX_MINENOISE_TH +380 0x4000 //TX_MORENS_TFMASK_TH +381 0xFFEE //TX_DRC_QUIET_FLOOR +382 0x6000 //TX_RATIODTL_CUT_TH +383 0xFFF3 //TX_DT_CUT_K1 +384 0x0666 //TX_OUT_ENER_S_TH_CLEAN +385 0x0666 //TX_OUT_ENER_S_TH_LESSCLEAN +386 0x0333 //TX_OUT_ENER_S_TH_NOISY +387 0x019A //TX_OUT_ENER_TH_NOISE +388 0x0333 //TX_OUT_ENER_TH_SPEECH +389 0x2000 //TX_SN_NPB_GAIN +390 0x0000 //TX_NN_NPB_GAIN +391 0x0000 //TX_POST_MASK_SUP_HSNE +392 0x0000 //TX_TAIL_DET_TH +393 0x0000 //TX_B_LESSCUT_RTO_WTA +394 0x0000 //TX_MEL_G_R +395 0x0800 //TX_SUPHIGH_TH +396 0x00C8 //TX_MASK_G_R +397 0x0002 //TX_EXTRA_NS_L +398 0x0800 //TX_C_POST_FLT_MASK +399 0x0005 //TX_A_POST_FLT_WNS +400 0x0148 //TX_MIN_G_LOW300HZ +401 0x0002 //TX_MAXLEVEL_CNG +402 0x00B4 //TX_STN_NOISE_TH +403 0x4000 //TX_POST_MASK_SUP +404 0x7FFF //TX_POST_MASK_ADJUST +405 0x00C8 //TX_NS_ENOISE_MIC0_TH +406 0x0014 //TX_MINENOISE_MIC0_TH +407 0x012C //TX_MINENOISE_MIC0_S_TH +408 0x2900 //TX_MIN_G_CTRL_SSNS +409 0x0800 //TX_METAL_RTO_THR +410 0x4848 //TX_NS_FP_K_METAL +411 0x3A98 //TX_NOISEDET_BOOST_TH +412 0x0FA0 //TX_NSMOOTH_TH +413 0x0000 //TX_NS_RESRV_8 +414 0x1800 //TX_RHO_UPB +415 0x0BB8 //TX_N_HOLD_HS +416 0x0050 //TX_N_RHO_BFR0 +417 0x7FFF //TX_LAMBDA_ARSP_EST +418 0x0100 //TX_EXTRA_GAIN_MICBLOCK +419 0x0CCD //TX_THR_STD_NSR +420 0x019A //TX_THR_STD_PLH +421 0x2AF8 //TX_N_HOLD_STD +422 0x0066 //TX_THR_STD_RHO +423 0x2000 //TX_BF_RESET_THR_HS +424 0x09C4 //TX_SB_RTO_MEAN_TH +425 0x0000 //TX_SB_RHO_MEAN_TH_NTALK +426 0x3800 //TX_SB_RTO_MEAN_TH_ABN +427 0x2EE0 //TX_SB_RTO_MEAN_TH_RUB +428 0x0000 //TX_WTA_EN_RTO_TH +429 0x0000 //TX_TOP_ENER_TH_F +430 0x0000 //TX_DESIRED_TALK_HOLDT +431 0x0800 //TX_MIC_BLOCK_FACTOR +432 0x0000 //TX_NSEST_BFRLRNRDC +433 0x0000 //TX_THR_POST_FLT_HS +434 0x0010 //TX_HS_VAD_BIN +435 0x2666 //TX_THR_VAD_HS +436 0x2CCD //TX_MEAN_RTO_MIN_TH2 +437 0x0032 //TX_SILENCE_T +438 0x0000 //TX_A_POST_FLT_WTA +439 0x799A //TX_LAMBDA_PFLT_WTA +440 0x0000 //TX_SB_RHO_MEAN2_TH +441 0x0190 //TX_SB_RHO_MEAN3_TH +442 0x0000 //TX_HS_RESRV_4 +443 0x0000 //TX_HS_RESRV_5 +444 0x003C //TX_DOA_VAD_THR_1 +445 0x0000 //TX_DOA_VAD_THR_2 +446 0x0028 //TX_DOA_VAD_THR1_0 +447 0x0028 //TX_DOA_VAD_THR1_1 +448 0x0000 //TX_SRC_DOA_RNG_LOW_0A +449 0x00B4 //TX_SRC_DOA_RNG_HIGH_0A +450 0x005A //TX_DFLT_SRC_DOA_0A +451 0x0000 //TX_SRC_DOA_RNG_LOW_0B +452 0x0000 //TX_SRC_DOA_RNG_HIGH_0B +453 0x0000 //TX_DFLT_SRC_DOA_0B +454 0x0000 //TX_SRC_DOA_RNG_LOW_0C +455 0x0000 //TX_SRC_DOA_RNG_HIGH_0C +456 0x0000 //TX_DFLT_SRC_DOA_0C +457 0x0000 //TX_SRC_DOA_RNG_LOW_0D +458 0x0000 //TX_SRC_DOA_RNG_HIGH_0D +459 0x0000 //TX_DFLT_SRC_DOA_0D +460 0x0000 //TX_SRC_DOA_RNG_LOW_1A +461 0x00B4 //TX_SRC_DOA_RNG_HIGH_1A +462 0x005A //TX_DFLT_SRC_DOA_1A +463 0x0000 //TX_SRC_DOA_RNG_LOW_1B +464 0x00B4 //TX_SRC_DOA_RNG_HIGH_1B +465 0x005A //TX_DFLT_SRC_DOA_1B +466 0x0000 //TX_SRC_DOA_RNG_LOW_1C +467 0x00B4 //TX_SRC_DOA_RNG_HIGH_1C +468 0x005A //TX_DFLT_SRC_DOA_1C +469 0x0000 //TX_SRC_DOA_RNG_LOW_1D +470 0x00B4 //TX_SRC_DOA_RNG_HIGH_1D +471 0x005A //TX_DFLT_SRC_DOA_1D +472 0x0100 //TX_BF_HOLDOFF_T +473 0x7FFF //TX_DOA_COST_FACTOR +474 0x4000 //TX_MAINTOREFR_TH0 +475 0x071C //TX_DOA_TRK_THR +476 0x012C //TX_DOA_TRACK_HT +477 0x0200 //TX_N1_HOLD_HF +478 0x0100 //TX_N2_HOLD_HF +479 0x3000 //TX_BF_RESET_THR_HF +480 0x7333 //TX_DOA_SMOOTH +481 0x0800 //TX_MU_BF +482 0x0800 //TX_BF_MU_LF_B2 +483 0x0040 //TX_BF_FC_END_BIN_B2 +484 0x0020 //TX_BF_FC_END_BIN +485 0x0000 //TX_HF_RESRV_25 +486 0x0000 //TX_HF_RESRV_26 +487 0x0007 //TX_N_DOA_SEED +488 0x0001 //TX_FINE_DOA_SEARCH_FLG +489 0x0000 //TX_HF_RESRV_27 +490 0x038E //TX_DLT_SRC_DOA_RNG +491 0x0200 //TX_BF_MU_LF +492 0x0000 //TX_DFLT_SRC_LOC_0 +493 0x7FFF //TX_DFLT_SRC_LOC_1 +494 0x0000 //TX_DFLT_SRC_LOC_2 +495 0x038E //TX_DOA_TRACK_VADTH +496 0x0000 //TX_DOA_TRACK_NEW +497 0x01E0 //TX_NOR_OFF_THR +498 0x7C00 //TX_MORE_ON_700HZ_THR +499 0x2000 //TX_MU_BF_ADPT_NS +500 0x0000 //TX_ADAPT_LEN +501 0x6666 //TX_MORE_SNS +502 0x0000 //TX_NOR_OFF_TH1 +503 0x0000 //TX_WIDE_MASK_TH +504 0xD333 //TX_SUBSNRATIOHIGH4MEANBCK_THR +505 0x6000 //TX_C_POST_FLT_CUT +506 0x2000 //TX_RADIODTLV +507 0x0320 //TX_POWER_LINEIN_TH +508 0x0014 //TX_FE_VADCOUNT_TH_FC +509 0x0000 //TX_ECHO_SUPP_FC +510 0x0C80 //TX_ECHO_TH +511 0x6666 //TX_MIC_TO_BFGAIN +512 0x0000 //TX_MICTOBFGAIN0 +513 0x0000 //TX_FASTMUE_TH +514 0x0000 //TX_DEREVERB_LF_MU +515 0x0000 //TX_DEREVERB_HF_MU +516 0x0000 //TX_DEREVERB_DELAY +517 0x0000 //TX_DEREVERB_COEF_LEN +518 0x0000 //TX_DEREVERB_DNR +519 0x0000 //TX_DEREVERB_ALPHA +520 0x0000 //TX_DEREVERB_BETA +521 0x0000 //TX_GSC_RTOL_TH +522 0x0000 //TX_GSC_RTOH_TH +523 0x0000 //TX_WIDE2_MEANHTH +524 0x0000 //TX_DR_RESRV_5 +525 0x0000 //TX_DR_RESRV_6 +526 0x0000 //TX_DR_RESRV_7 +527 0x0000 //TX_DR_RESRV_8 +528 0x1333 //TX_WIND_MARK_TH +529 0x399A //TX_CORR_THR +530 0x0004 //TX_SNR_THR +531 0x0010 //TX_ENGY_THR +532 0x1770 //TX_CORR_HIGH_TH +533 0x6000 //TX_ENGY_THR_2 +534 0x3400 //TX_MEAN_RTO_THR +535 0x0028 //TX_WNS_ENOISE_MIC0_TH +536 0x3000 //TX_RATIOMICL_TH +537 0x64CD //TX_CALIG_HS +538 0x0000 //TX_LVL_CTRL +539 0x0014 //TX_WIND_SUPRTO +540 0x000A //TX_WNS_MIN_G +541 0x0000 //TX_WNS_B_POST_FLT +542 0x2800 //TX_RATIOMICH_TH +543 0xD120 //TX_WIND_INBEAM_L_TH +544 0x0FA0 //TX_WIND_INBEAM_H_TH +545 0x2000 //TX_WNS_RESRV_0 +546 0x59D8 //TX_WNS_RESRV_1 +547 0x0000 //TX_WNS_RESRV_2 +548 0x0000 //TX_WNS_RESRV_3 +549 0x0000 //TX_WNS_RESRV_4 +550 0x0000 //TX_WNS_RESRV_5 +551 0x0000 //TX_WNS_RESRV_6 +552 0x0000 //TX_BVE_NOISE_FLOOR_0 +553 0x0070 //TX_BVE_NOISE_FLOOR_1 +554 0x0070 //TX_BVE_NOISE_FLOOR_2 +555 0x0010 //TX_BVE_NOISE_FLOOR_3 +556 0x0070 //TX_BVE_NOISE_FLOOR_4 +557 0x00B0 //TX_BVE_NOISE_FLOOR_5 +558 0x0E66 //TX_BVE_NOISE_FLOOR_6 +559 0x0050 //TX_BVE_NOISE_FLOOR_7 +560 0x770A //TX_BVE_NOISE_FLOOR_8 +561 0x0000 //TX_BVE_NOISE_FLOOR_9 +562 0x0000 //TX_BVE_IN_N +563 0x0000 //TX_BVE_OUT_N +564 0x0000 //TX_BVE_MICALPHA_DOWN +565 0x0000 //TX_PB_RESRV_1 +566 0x0020 //TX_FDEQ_SUBNUM +567 0x4848 //TX_FDEQ_GAIN_0 +568 0x4848 //TX_FDEQ_GAIN_1 +569 0x4848 //TX_FDEQ_GAIN_2 +570 0x4848 //TX_FDEQ_GAIN_3 +571 0x4848 //TX_FDEQ_GAIN_4 +572 0x4848 //TX_FDEQ_GAIN_5 +573 0x4848 //TX_FDEQ_GAIN_6 +574 0x4848 //TX_FDEQ_GAIN_7 +575 0x4848 //TX_FDEQ_GAIN_8 +576 0x4848 //TX_FDEQ_GAIN_9 +577 0x4848 //TX_FDEQ_GAIN_10 +578 0x4848 //TX_FDEQ_GAIN_11 +579 0x4848 //TX_FDEQ_GAIN_12 +580 0x4848 //TX_FDEQ_GAIN_13 +581 0x4848 //TX_FDEQ_GAIN_14 +582 0x4848 //TX_FDEQ_GAIN_15 +583 0x4848 //TX_FDEQ_GAIN_16 +584 0x4848 //TX_FDEQ_GAIN_17 +585 0x4848 //TX_FDEQ_GAIN_18 +586 0x4848 //TX_FDEQ_GAIN_19 +587 0x4848 //TX_FDEQ_GAIN_20 +588 0x4848 //TX_FDEQ_GAIN_21 +589 0x4848 //TX_FDEQ_GAIN_22 +590 0x4848 //TX_FDEQ_GAIN_23 +591 0x0202 //TX_FDEQ_BIN_0 +592 0x0203 //TX_FDEQ_BIN_1 +593 0x0303 //TX_FDEQ_BIN_2 +594 0x0304 //TX_FDEQ_BIN_3 +595 0x0405 //TX_FDEQ_BIN_4 +596 0x0506 //TX_FDEQ_BIN_5 +597 0x0708 //TX_FDEQ_BIN_6 +598 0x090A //TX_FDEQ_BIN_7 +599 0x0B0C //TX_FDEQ_BIN_8 +600 0x0D0E //TX_FDEQ_BIN_9 +601 0x1013 //TX_FDEQ_BIN_10 +602 0x1719 //TX_FDEQ_BIN_11 +603 0x1B1E //TX_FDEQ_BIN_12 +604 0x1E1E //TX_FDEQ_BIN_13 +605 0x1E28 //TX_FDEQ_BIN_14 +606 0x282C //TX_FDEQ_BIN_15 +607 0x0000 //TX_FDEQ_BIN_16 +608 0x0000 //TX_FDEQ_BIN_17 +609 0x0000 //TX_FDEQ_BIN_18 +610 0x0000 //TX_FDEQ_BIN_19 +611 0x0000 //TX_FDEQ_BIN_20 +612 0x0000 //TX_FDEQ_BIN_21 +613 0x0000 //TX_FDEQ_BIN_22 +614 0x0000 //TX_FDEQ_BIN_23 +615 0x0000 //TX_FDEQ_PADDING +616 0x0020 //TX_PREEQ_SUBNUM_MIC0 +617 0x4848 //TX_PREEQ_GAIN_MIC0_0 +618 0x4848 //TX_PREEQ_GAIN_MIC0_1 +619 0x4848 //TX_PREEQ_GAIN_MIC0_2 +620 0x4848 //TX_PREEQ_GAIN_MIC0_3 +621 0x4848 //TX_PREEQ_GAIN_MIC0_4 +622 0x4848 //TX_PREEQ_GAIN_MIC0_5 +623 0x4848 //TX_PREEQ_GAIN_MIC0_6 +624 0x4848 //TX_PREEQ_GAIN_MIC0_7 +625 0x4868 //TX_PREEQ_GAIN_MIC0_8 +626 0x6860 //TX_PREEQ_GAIN_MIC0_9 +627 0x6048 //TX_PREEQ_GAIN_MIC0_10 +628 0x4848 //TX_PREEQ_GAIN_MIC0_11 +629 0x4848 //TX_PREEQ_GAIN_MIC0_12 +630 0x4848 //TX_PREEQ_GAIN_MIC0_13 +631 0x4848 //TX_PREEQ_GAIN_MIC0_14 +632 0x4848 //TX_PREEQ_GAIN_MIC0_15 +633 0x4848 //TX_PREEQ_GAIN_MIC0_16 +634 0x4848 //TX_PREEQ_GAIN_MIC0_17 +635 0x4848 //TX_PREEQ_GAIN_MIC0_18 +636 0x4848 //TX_PREEQ_GAIN_MIC0_19 +637 0x4848 //TX_PREEQ_GAIN_MIC0_20 +638 0x4848 //TX_PREEQ_GAIN_MIC0_21 +639 0x4848 //TX_PREEQ_GAIN_MIC0_22 +640 0x4848 //TX_PREEQ_GAIN_MIC0_23 +641 0x0E10 //TX_PREEQ_BIN_MIC0_0 +642 0x1010 //TX_PREEQ_BIN_MIC0_1 +643 0x1010 //TX_PREEQ_BIN_MIC0_2 +644 0x1010 //TX_PREEQ_BIN_MIC0_3 +645 0x1010 //TX_PREEQ_BIN_MIC0_4 +646 0x1010 //TX_PREEQ_BIN_MIC0_5 +647 0x1010 //TX_PREEQ_BIN_MIC0_6 +648 0x1010 //TX_PREEQ_BIN_MIC0_7 +649 0x1010 //TX_PREEQ_BIN_MIC0_8 +650 0x1010 //TX_PREEQ_BIN_MIC0_9 +651 0x1010 //TX_PREEQ_BIN_MIC0_10 +652 0x1010 //TX_PREEQ_BIN_MIC0_11 +653 0x1010 //TX_PREEQ_BIN_MIC0_12 +654 0x1010 //TX_PREEQ_BIN_MIC0_13 +655 0x1010 //TX_PREEQ_BIN_MIC0_14 +656 0x0200 //TX_PREEQ_BIN_MIC0_15 +657 0x0000 //TX_PREEQ_BIN_MIC0_16 +658 0x0000 //TX_PREEQ_BIN_MIC0_17 +659 0x0000 //TX_PREEQ_BIN_MIC0_18 +660 0x0000 //TX_PREEQ_BIN_MIC0_19 +661 0x0000 //TX_PREEQ_BIN_MIC0_20 +662 0x0000 //TX_PREEQ_BIN_MIC0_21 +663 0x0000 //TX_PREEQ_BIN_MIC0_22 +664 0x0000 //TX_PREEQ_BIN_MIC0_23 +665 0x0020 //TX_PREEQ_SUBNUM_MIC1 +666 0x4848 //TX_PREEQ_GAIN_MIC1_0 +667 0x4848 //TX_PREEQ_GAIN_MIC1_1 +668 0x4848 //TX_PREEQ_GAIN_MIC1_2 +669 0x4848 //TX_PREEQ_GAIN_MIC1_3 +670 0x4848 //TX_PREEQ_GAIN_MIC1_4 +671 0x4848 //TX_PREEQ_GAIN_MIC1_5 +672 0x4848 //TX_PREEQ_GAIN_MIC1_6 +673 0x4848 //TX_PREEQ_GAIN_MIC1_7 +674 0x4848 //TX_PREEQ_GAIN_MIC1_8 +675 0x4848 //TX_PREEQ_GAIN_MIC1_9 +676 0x4848 //TX_PREEQ_GAIN_MIC1_10 +677 0x4848 //TX_PREEQ_GAIN_MIC1_11 +678 0x4848 //TX_PREEQ_GAIN_MIC1_12 +679 0x4848 //TX_PREEQ_GAIN_MIC1_13 +680 0x4848 //TX_PREEQ_GAIN_MIC1_14 +681 0x4848 //TX_PREEQ_GAIN_MIC1_15 +682 0x4848 //TX_PREEQ_GAIN_MIC1_16 +683 0x4848 //TX_PREEQ_GAIN_MIC1_17 +684 0x4848 //TX_PREEQ_GAIN_MIC1_18 +685 0x4848 //TX_PREEQ_GAIN_MIC1_19 +686 0x4848 //TX_PREEQ_GAIN_MIC1_20 +687 0x4848 //TX_PREEQ_GAIN_MIC1_21 +688 0x4848 //TX_PREEQ_GAIN_MIC1_22 +689 0x4848 //TX_PREEQ_GAIN_MIC1_23 +690 0x0E10 //TX_PREEQ_BIN_MIC1_0 +691 0x1010 //TX_PREEQ_BIN_MIC1_1 +692 0x1010 //TX_PREEQ_BIN_MIC1_2 +693 0x1010 //TX_PREEQ_BIN_MIC1_3 +694 0x1010 //TX_PREEQ_BIN_MIC1_4 +695 0x1010 //TX_PREEQ_BIN_MIC1_5 +696 0x1010 //TX_PREEQ_BIN_MIC1_6 +697 0x1010 //TX_PREEQ_BIN_MIC1_7 +698 0x1010 //TX_PREEQ_BIN_MIC1_8 +699 0x1010 //TX_PREEQ_BIN_MIC1_9 +700 0x1010 //TX_PREEQ_BIN_MIC1_10 +701 0x1010 //TX_PREEQ_BIN_MIC1_11 +702 0x1010 //TX_PREEQ_BIN_MIC1_12 +703 0x1010 //TX_PREEQ_BIN_MIC1_13 +704 0x1010 //TX_PREEQ_BIN_MIC1_14 +705 0x0200 //TX_PREEQ_BIN_MIC1_15 +706 0x0000 //TX_PREEQ_BIN_MIC1_16 +707 0x0000 //TX_PREEQ_BIN_MIC1_17 +708 0x0000 //TX_PREEQ_BIN_MIC1_18 +709 0x0000 //TX_PREEQ_BIN_MIC1_19 +710 0x0000 //TX_PREEQ_BIN_MIC1_20 +711 0x0000 //TX_PREEQ_BIN_MIC1_21 +712 0x0000 //TX_PREEQ_BIN_MIC1_22 +713 0x0000 //TX_PREEQ_BIN_MIC1_23 +714 0x0020 //TX_PREEQ_SUBNUM_MIC2 +715 0x4848 //TX_PREEQ_GAIN_MIC2_0 +716 0x4848 //TX_PREEQ_GAIN_MIC2_1 +717 0x4848 //TX_PREEQ_GAIN_MIC2_2 +718 0x4848 //TX_PREEQ_GAIN_MIC2_3 +719 0x4848 //TX_PREEQ_GAIN_MIC2_4 +720 0x4848 //TX_PREEQ_GAIN_MIC2_5 +721 0x4848 //TX_PREEQ_GAIN_MIC2_6 +722 0x4848 //TX_PREEQ_GAIN_MIC2_7 +723 0x4848 //TX_PREEQ_GAIN_MIC2_8 +724 0x4848 //TX_PREEQ_GAIN_MIC2_9 +725 0x4848 //TX_PREEQ_GAIN_MIC2_10 +726 0x4848 //TX_PREEQ_GAIN_MIC2_11 +727 0x4848 //TX_PREEQ_GAIN_MIC2_12 +728 0x4848 //TX_PREEQ_GAIN_MIC2_13 +729 0x4848 //TX_PREEQ_GAIN_MIC2_14 +730 0x4848 //TX_PREEQ_GAIN_MIC2_15 +731 0x4848 //TX_PREEQ_GAIN_MIC2_16 +732 0x4848 //TX_PREEQ_GAIN_MIC2_17 +733 0x4848 //TX_PREEQ_GAIN_MIC2_18 +734 0x4848 //TX_PREEQ_GAIN_MIC2_19 +735 0x4848 //TX_PREEQ_GAIN_MIC2_20 +736 0x4848 //TX_PREEQ_GAIN_MIC2_21 +737 0x4848 //TX_PREEQ_GAIN_MIC2_22 +738 0x4848 //TX_PREEQ_GAIN_MIC2_23 +739 0x0E10 //TX_PREEQ_BIN_MIC2_0 +740 0x1010 //TX_PREEQ_BIN_MIC2_1 +741 0x1010 //TX_PREEQ_BIN_MIC2_2 +742 0x1010 //TX_PREEQ_BIN_MIC2_3 +743 0x1010 //TX_PREEQ_BIN_MIC2_4 +744 0x1010 //TX_PREEQ_BIN_MIC2_5 +745 0x1010 //TX_PREEQ_BIN_MIC2_6 +746 0x1010 //TX_PREEQ_BIN_MIC2_7 +747 0x1010 //TX_PREEQ_BIN_MIC2_8 +748 0x1010 //TX_PREEQ_BIN_MIC2_9 +749 0x1010 //TX_PREEQ_BIN_MIC2_10 +750 0x1010 //TX_PREEQ_BIN_MIC2_11 +751 0x1010 //TX_PREEQ_BIN_MIC2_12 +752 0x1010 //TX_PREEQ_BIN_MIC2_13 +753 0x1010 //TX_PREEQ_BIN_MIC2_14 +754 0x0200 //TX_PREEQ_BIN_MIC2_15 +755 0x0000 //TX_PREEQ_BIN_MIC2_16 +756 0x0000 //TX_PREEQ_BIN_MIC2_17 +757 0x0000 //TX_PREEQ_BIN_MIC2_18 +758 0x0000 //TX_PREEQ_BIN_MIC2_19 +759 0x0000 //TX_PREEQ_BIN_MIC2_20 +760 0x0000 //TX_PREEQ_BIN_MIC2_21 +761 0x0000 //TX_PREEQ_BIN_MIC2_22 +762 0x0000 //TX_PREEQ_BIN_MIC2_23 +763 0x0006 //TX_MASKING_ABILITY +764 0x0800 //TX_NND_WEIGHT +765 0x0062 //TX_MIC_CALIBRATION_0 +766 0x0062 //TX_MIC_CALIBRATION_1 +767 0x0062 //TX_MIC_CALIBRATION_2 +768 0x0062 //TX_MIC_CALIBRATION_3 +769 0x0046 //TX_MIC_PWR_BIAS_0 +770 0x0046 //TX_MIC_PWR_BIAS_1 +771 0x0046 //TX_MIC_PWR_BIAS_2 +772 0x0046 //TX_MIC_PWR_BIAS_3 +773 0x000C //TX_GAIN_LIMIT_0 +774 0x000C //TX_GAIN_LIMIT_1 +775 0x000C //TX_GAIN_LIMIT_2 +776 0x000C //TX_GAIN_LIMIT_3 +777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN +778 0x7FDE //TX_BVE_VAD0_ALPHAUP +779 0x7F3A //TX_BVE_VAD0_ALPHADOWN +780 0x2000 //TX_BVE_GAINWEIGHT_NOFEVADLI +781 0x7F5B //TX_BVE_FEVADLI_ALPHA +782 0x7F19 //TX_BVE_NOVAD0_ALPHAUP +783 0x3000 //TX_TDDRC_ALPHA_UP_01 +784 0x3000 //TX_TDDRC_ALPHA_UP_02 +785 0x3000 //TX_TDDRC_ALPHA_UP_03 +786 0x3000 //TX_TDDRC_ALPHA_UP_04 +787 0x7EB8 //TX_TDDRC_ALPHA_DWN_01 +788 0x7EB8 //TX_TDDRC_ALPHA_DWN_02 +789 0x7EB8 //TX_TDDRC_ALPHA_DWN_03 +790 0x7EB8 //TX_TDDRC_ALPHA_DWN_04 +791 0x78D6 //TX_TDDRC_TD_DRC_LIMIT +792 0x0800 //TX_TDDRC_POST_LIMIT_GAIN +793 0x0000 //TX_TDDRC_RESRV_0 +794 0x0000 //TX_TDDRC_RESRV_1 +795 0x0018 //TX_FDDRC_BAND_MARGIN_0 +796 0x0030 //TX_FDDRC_BAND_MARGIN_1 +797 0x0050 //TX_FDDRC_BAND_MARGIN_2 +798 0x0080 //TX_FDDRC_BAND_MARGIN_3 +799 0x0007 //TX_FDDRC_BLOCK_EXP +800 0x5000 //TX_FDDRC_THRD_2_0 +801 0x5000 //TX_FDDRC_THRD_2_1 +802 0x5000 //TX_FDDRC_THRD_2_2 +803 0x5000 //TX_FDDRC_THRD_2_3 +804 0x6400 //TX_FDDRC_THRD_3_0 +805 0x6400 //TX_FDDRC_THRD_3_1 +806 0x6400 //TX_FDDRC_THRD_3_2 +807 0x6400 //TX_FDDRC_THRD_3_3 +808 0x2000 //TX_FDDRC_SLANT_0_0 +809 0x2000 //TX_FDDRC_SLANT_0_1 +810 0x2000 //TX_FDDRC_SLANT_0_2 +811 0x2000 //TX_FDDRC_SLANT_0_3 +812 0x5333 //TX_FDDRC_SLANT_1_0 +813 0x5333 //TX_FDDRC_SLANT_1_1 +814 0x5333 //TX_FDDRC_SLANT_1_2 +815 0x5333 //TX_FDDRC_SLANT_1_3 +816 0x0000 //TX_DEADMIC_SILENCE_TH +817 0x0000 //TX_MIC_DEGRADE_TH +818 0x0000 //TX_DEADMIC_CNT +819 0x0000 //TX_MIC_DEGRADE_CNT +820 0x0000 //TX_FDDRC_RESRV_4 +821 0x0000 //TX_FDDRC_RESRV_5 +822 0x0000 //TX_FDDRC_RESRV_6 +823 0x7FFF //TX_KS_NOISEPASTE_FACTOR +824 0x0001 //TX_KS_CONFIG +825 0x7FFF //TX_KS_GAIN_MIN +826 0x0000 //TX_KS_RESRV_0 +827 0x0000 //TX_KS_RESRV_1 +828 0x0000 //TX_KS_RESRV_2 +829 0x7C00 //TX_LAMBDA_PKA_FP +830 0x2000 //TX_TPKA_FP +831 0x0080 //TX_MIN_G_FP +832 0x2000 //TX_MAX_G_FP +833 0x4848 //TX_FFP_FP_K_METAL +834 0x4000 //TX_A_POST_FLT_FP +835 0x0F5C //TX_RTO_OUTBEAM_TH +836 0x4CCD //TX_TPKA_FP_THD +837 0x0000 //TX_MAX_G_FP_BLK +838 0x0000 //TX_FFP_FADEIN +839 0x0000 //TX_FFP_FADEOUT +840 0x0000 //TX_WHISPERCTH +841 0x0000 //TX_WHISPERHOLDT +842 0x0000 //TX_WHISP_ENTHH +843 0x0000 //TX_WHISP_ENTHL +844 0x0000 //TX_WHISP_RTOTH +845 0x0000 //TX_WHISP_RTOTH2 +846 0x0000 //TX_MUTE_PERIOD +847 0x0000 //TX_FADE_IN_PERIOD +848 0x0100 //TX_FFP_RESRV_2 +849 0x0020 //TX_FFP_RESRV_3 +850 0x0000 //TX_FFP_RESRV_4 +851 0x0000 //TX_FFP_RESRV_5 +852 0x0000 //TX_FFP_RESRV_6 +853 0x0000 //TX_FILTINDX +854 0x0000 //TX_TDDRC_THRD_0 +855 0x0000 //TX_TDDRC_THRD_1 +856 0x2000 //TX_TDDRC_THRD_2 +857 0x2000 //TX_TDDRC_THRD_3 +858 0x3000 //TX_TDDRC_SLANT_0 +859 0x6E00 //TX_TDDRC_SLANT_1 +860 0x3000 //TX_TDDRC_ALPHA_UP_00 +861 0x7EB8 //TX_TDDRC_ALPHA_DWN_00 +862 0x0000 //TX_TDDRC_HMNC_FLAG +863 0x199A //TX_TDDRC_HMNC_GAIN +864 0x0000 //TX_TDDRC_SMT_FLAG +865 0x0CCD //TX_TDDRC_SMT_W +866 0x0970 //TX_TDDRC_DRC_GAIN +867 0x78D6 //TX_TDDRC_LMT_THRD +868 0x0000 //TX_TDDRC_LMT_ALPHA +869 0x0000 //TX_TFMASKLTH +870 0x0000 //TX_TFMASKLTHL +871 0x0CCD //TX_TFMASKHTH +872 0x0CCD //TX_TFMASKLTH_BINVAD +873 0xF333 //TX_TFMASKLTH_NS_EST +874 0x2CCD //TX_TFMASKLTH_DOA +875 0xECCD //TX_TFMASKTH_BLESSCUT +876 0x1000 //TX_B_LESSCUT_RTO_MASK +877 0x3800 //TX_SB_RHO_MEAN_TH_ABN +878 0x2000 //TX_B_POST_FLT_MASK +879 0x0000 //TX_B_POST_FLT_MASK1 +880 0x5333 //TX_GAIN_WIND_MASK +881 0x7FFF //TX_TFMASK_BFSTRICT_MUSIC +882 0x0000 //TX_TFMASK_BFSTRICT_NOMUSIC +883 0x7333 //TX_FASTNS_OUTIN_TH +884 0x0CCD //TX_FASTNS_TFMASK_TH +885 0x0CCD //TX_FASTNS_TFMASKBIN_TH1 +886 0x0CCD //TX_FASTNS_TFMASKBIN_TH2 +887 0x0CCD //TX_FASTNS_TFMASKBIN_TH3 +888 0x0028 //TX_FASTNS_ARSPC_TH +889 0xC000 //TX_FASTNS_MASK5_TH +890 0x4848 //TX_POSTSSA_MIN_G_VR_MASK +891 0x1000 //TX_A_LESSCUT_RTO_MASK +892 0x1770 //TX_FASTNS_NOISETH +893 0xC000 //TX_FASTNS_SSA_THLFL +894 0xC000 //TX_FASTNS_SSA_THHFL +895 0xCCCC //TX_FASTNS_SSA_THLFH +896 0xD999 //TX_FASTNS_SSA_THHFH +897 0x0000 //TX_SENDFUNC_REG_MICMUTE +898 0x0000 //TX_SENDFUNC_REG_MICMUTE1 +899 0x0000 //TX_MICMUTE_RATIO_THR +900 0x0000 //TX_MICMUTE_AMP_THR +901 0x0000 //TX_MICMUTE_HPF_IND +902 0x0000 //TX_MICMUTE_LOG_EYR_TH +903 0x0000 //TX_MICMUTE_CVG_TIME +904 0x0000 //TX_MICMUTE_RELEASE_TIME +905 0x0000 //TX_MIC_VOLUME_MIC0MUTE +906 0x0000 //TX_MICMUTE_EPD_OFFSET_0 +907 0x0000 //TX_MICMUTE_FRQ_AEC_L +908 0x0000 //TX_MICMUTE_EAD_THR +909 0x0000 //TX_MICMUTE_LAMBDA_CB_NLE +910 0x0000 //TX_MICMUTE_LAMBDA_RE_EST +911 0x0000 //TX_DTD_THR1_MICMUTE_0 +912 0x0000 //TX_DTD_THR1_MICMUTE_1 +913 0x0000 //TX_DTD_THR1_MICMUTE_2 +914 0x0000 //TX_DTD_THR1_MICMUTE_3 +915 0x0000 //TX_DTD_THR2_MICMUTE_0 +916 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_0 +917 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_1 +918 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_2 +919 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_3 +920 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_4 +921 0x0000 //TX_MICMUTE_C_POST_FLT +922 0x0000 //TX_MICMUTE_DT_CUT_K +923 0x0000 //TX_MICMUTE_DT_CUT_THR +924 0x0000 //TX_MICMUTE_DT_CUT_K2 +925 0x0000 //TX_MICMUTE_DT_CUT_THR2 +926 0x0000 //TX_MICMUTE_DT2_HOLD_N +927 0x0000 //TX_MICMUTE_RATIODTH_THCUT +928 0x0000 //TX_MICMUTE_B_POST_FLT_ECHOL +929 0x0000 //TX_MICMUTE_B_POST_FLT_ECHOH +930 0x0000 //TX_MICMUTE_C_POST_FLT_MASK +931 0x0000 //TX_MICMUTE_RATIODTL_CUT_TH +932 0x0000 //TX_MICMUTE_DT_CUT_K1 +933 0x0000 //TX_MICMUTE_N2_SN_EST +934 0x0000 //TX_MICMUTE_THR_SN_EST_0 +935 0x0000 //TX_MICMUTE_MIN_G_CTRL_0 +936 0x0000 //TX_MICMUTE_A_POST_FILT_S_0 +937 0x0000 //TX_MICMUTE_B_POST_FILT_0 +938 0x0000 //TX_MIC1RUB_AMP_THR +939 0x0000 //TX_MIC1MUTE_RATIO_THR +940 0x0000 //TX_MIC1MUTE_AMP_THR +941 0x0000 //TX_MIC1MUTE_CVG_TIME +942 0x0000 //TX_MIC1MUTE_RELEASE_TIME +943 0x0000 //TX_AMS_RESRV_01 +944 0x0000 //TX_AMS_RESRV_02 +945 0x0000 //TX_AMS_RESRV_03 +946 0x0000 //TX_AMS_RESRV_04 +947 0x0000 //TX_AMS_RESRV_05 +948 0x0000 //TX_AMS_RESRV_06 +949 0x0000 //TX_AMS_RESRV_07 +950 0x0000 //TX_AMS_RESRV_08 +951 0x0000 //TX_AMS_RESRV_09 +952 0x0000 //TX_AMS_RESRV_10 +953 0x0000 //TX_AMS_RESRV_11 +954 0x0000 //TX_AMS_RESRV_12 +955 0x0000 //TX_AMS_RESRV_13 +956 0x0000 //TX_AMS_RESRV_14 +957 0x0000 //TX_AMS_RESRV_15 +958 0x0000 //TX_AMS_RESRV_16 +959 0x0000 //TX_AMS_RESRV_17 +960 0x0000 //TX_AMS_RESRV_18 +961 0x0000 //TX_AMS_RESRV_19 +#RX +0 0xA064 //RX_RECVFUNC_MODE_0 +1 0x0000 //RX_RECVFUNC_MODE_1 +2 0x0003 //RX_SAMPLINGFREQ_SIG +3 0x0003 //RX_SAMPLINGFREQ_PROC +4 0x000A //RX_FRAME_SZ +5 0x0000 //RX_DELAY_OPT +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +10 0x0800 //RX_PGA +11 0x7FFF //RX_A_HP +12 0x0000 //RX_B_PE +13 0x1800 //RX_THR_PITCH_DET_0 +14 0x1000 //RX_THR_PITCH_DET_1 +15 0x0800 //RX_THR_PITCH_DET_2 +16 0x0008 //RX_PITCH_BFR_LEN +17 0x0003 //RX_SBD_PITCH_DET +18 0x0100 //RX_PP_RESRV_0 +19 0x0020 //RX_PP_RESRV_1 +20 0x0400 //RX_N_SN_EST +21 0x000C //RX_N2_SN_EST +22 0x0003 //RX_NS_LVL_CTRL +23 0x9000 //RX_THR_SN_EST +24 0x7CCD //RX_LAMBDA_PFILT +25 0x000A //RX_FENS_RESRV_0 +26 0x0190 //RX_FENS_RESRV_1 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +30 0x0002 //RX_EXTRA_NS_L +31 0x0800 //RX_EXTRA_NS_A +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +35 0x199A //RX_A_POST_FLT +36 0x0000 //RX_LMT_THRD +37 0x4000 //RX_LMT_ALPHA +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +111 0x0000 //RX_FILTINDX +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +125 0x7C00 //RX_LAMBDA_PKA_FP +126 0x2000 //RX_TPKA_FP +127 0x2000 //RX_MIN_G_FP +128 0x0080 //RX_MAX_G_FP +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +131 0x0000 //RX_MAXLEVEL_CNG +132 0x3000 //RX_BWE_UV_TH +133 0x3000 //RX_BWE_UV_TH2 +134 0x1800 //RX_BWE_UV_TH3 +135 0x1000 //RX_BWE_V_TH +136 0x04CD //RX_BWE_GAIN1_V_TH1 +137 0x0F33 //RX_BWE_GAIN1_V_TH2 +138 0x7333 //RX_BWE_UV_EQ +139 0x199A //RX_BWE_V_EQ +140 0x7333 //RX_BWE_TONE_TH +141 0x0004 //RX_BWE_UV_HOLD_T +142 0x6CCD //RX_BWE_GAIN2_ALPHA +143 0x799A //RX_BWE_GAIN3_ALPHA +144 0x001E //RX_BWE_CUTOFF +145 0x3000 //RX_BWE_GAINFILL +146 0x3200 //RX_BWE_MAXTH_TONE +147 0x2000 //RX_BWE_EQ_0 +148 0x2000 //RX_BWE_EQ_1 +149 0x2000 //RX_BWE_EQ_2 +150 0x2000 //RX_BWE_EQ_3 +151 0x2000 //RX_BWE_EQ_4 +152 0x2000 //RX_BWE_EQ_5 +153 0x2000 //RX_BWE_EQ_6 +154 0x0000 //RX_BWE_RESRV_0 +155 0x0000 //RX_BWE_RESRV_1 +156 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#RX 2 +157 0xA064 //RX_RECVFUNC_MODE_0 +158 0x0000 //RX_RECVFUNC_MODE_1 +159 0x0003 //RX_SAMPLINGFREQ_SIG +160 0x0003 //RX_SAMPLINGFREQ_PROC +161 0x000A //RX_FRAME_SZ +162 0x0000 //RX_DELAY_OPT +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +167 0x0800 //RX_PGA +168 0x7FFF //RX_A_HP +169 0x0000 //RX_B_PE +170 0x1800 //RX_THR_PITCH_DET_0 +171 0x1000 //RX_THR_PITCH_DET_1 +172 0x0800 //RX_THR_PITCH_DET_2 +173 0x0008 //RX_PITCH_BFR_LEN +174 0x0003 //RX_SBD_PITCH_DET +175 0x0100 //RX_PP_RESRV_0 +176 0x0020 //RX_PP_RESRV_1 +177 0x0400 //RX_N_SN_EST +178 0x000C //RX_N2_SN_EST +179 0x0003 //RX_NS_LVL_CTRL +180 0x9000 //RX_THR_SN_EST +181 0x7CCD //RX_LAMBDA_PFILT +182 0x000A //RX_FENS_RESRV_0 +183 0x0190 //RX_FENS_RESRV_1 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +187 0x0002 //RX_EXTRA_NS_L +188 0x0800 //RX_EXTRA_NS_A +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +192 0x199A //RX_A_POST_FLT +193 0x0000 //RX_LMT_THRD +194 0x4000 //RX_LMT_ALPHA +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +268 0x0000 //RX_FILTINDX +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +282 0x7C00 //RX_LAMBDA_PKA_FP +283 0x2000 //RX_TPKA_FP +284 0x2000 //RX_MIN_G_FP +285 0x0080 //RX_MAX_G_FP +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +288 0x0000 //RX_MAXLEVEL_CNG +289 0x3000 //RX_BWE_UV_TH +290 0x3000 //RX_BWE_UV_TH2 +291 0x1800 //RX_BWE_UV_TH3 +292 0x1000 //RX_BWE_V_TH +293 0x04CD //RX_BWE_GAIN1_V_TH1 +294 0x0F33 //RX_BWE_GAIN1_V_TH2 +295 0x7333 //RX_BWE_UV_EQ +296 0x199A //RX_BWE_V_EQ +297 0x7333 //RX_BWE_TONE_TH +298 0x0004 //RX_BWE_UV_HOLD_T +299 0x6CCD //RX_BWE_GAIN2_ALPHA +300 0x799A //RX_BWE_GAIN3_ALPHA +301 0x001E //RX_BWE_CUTOFF +302 0x3000 //RX_BWE_GAINFILL +303 0x3200 //RX_BWE_MAXTH_TONE +304 0x2000 //RX_BWE_EQ_0 +305 0x2000 //RX_BWE_EQ_1 +306 0x2000 //RX_BWE_EQ_2 +307 0x2000 //RX_BWE_EQ_3 +308 0x2000 //RX_BWE_EQ_4 +309 0x2000 //RX_BWE_EQ_5 +310 0x2000 //RX_BWE_EQ_6 +311 0x0000 //RX_BWE_RESRV_0 +312 0x0000 //RX_BWE_RESRV_1 +313 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 + +#CASE_NAME BLUETOOTH-BTNB-VOICE_GENERIC-FB +#PARAM_MODE FULL +#PARAM_TYPE TX+2RX +#TOTAL_CUSTOM_STEP 7+7 +#TX +0 0x0009 //TX_OPERATION_MODE_0 +1 0x0009 //TX_OPERATION_MODE_1 +2 0x0020 //TX_PATCH_REG +3 0x0200 //TX_SENDFUNC_MODE_0 +4 0x0001 //TX_SENDFUNC_MODE_1 +5 0x0001 //TX_NUM_MIC +6 0x0004 //TX_SAMPLINGFREQ_SIG +7 0x0004 //TX_SAMPLINGFREQ_PROC +8 0x000A //TX_FRAME_SZ_SIG +9 0x000A //TX_FRAME_SZ +10 0x0000 //TX_DELAY_OPT +11 0x0028 //TX_MAX_TAIL_LENGTH +12 0x0001 //TX_NUM_LOUTCHN +13 0x0001 //TX_MAXNUM_AECREF +14 0x0000 //TX_DBG_FUNC_REG +15 0x0000 //TX_DBG_FUNC_REG1 +16 0x0000 //TX_SYS_RESRV_0 +17 0x0000 //TX_SYS_RESRV_1 +18 0x0000 //TX_SYS_RESRV_2 +19 0x0000 //TX_SYS_RESRV_3 +20 0x0000 //TX_DIST2REF0 +21 0x009B //TX_DIST2REF1 +22 0x0000 //TX_DIST2REF_02 +23 0x0000 //TX_DIST2REF_03 +24 0x0000 //TX_DIST2REF_04 +25 0x0000 //TX_DIST2REF_05 +26 0x0000 //TX_MMIC +27 0x0915 //TX_PGA_0 +28 0x0800 //TX_PGA_1 +29 0x0000 //TX_PGA_2 +30 0x0000 //TX_PGA_3 +31 0x0000 //TX_PGA_4 +32 0x0000 //TX_PGA_5 +33 0x0000 //TX_MIC_PAIRS +34 0x0000 //TX_MIC_PAIRS_HS +35 0x0002 //TX_MICS_FOR_BF +36 0x0000 //TX_MIC_PAIRS_FORL1 +37 0x0002 //TX_MICS_OF_PAIR0 +38 0x0002 //TX_MICS_OF_PAIR1 +39 0x0002 //TX_MICS_OF_PAIR2 +40 0x0002 //TX_MICS_OF_PAIR3 +41 0x0000 //TX_MIC_DATA_SRC0 +42 0x0001 //TX_MIC_DATA_SRC1 +43 0x0002 //TX_MIC_DATA_SRC2 +44 0x0000 //TX_MIC_DATA_SRC3 +45 0x0000 //TX_MIC_PAIR_CH_04 +46 0x0000 //TX_MIC_PAIR_CH_05 +47 0x0000 //TX_MIC_PAIR_CH_10 +48 0x0000 //TX_MIC_PAIR_CH_11 +49 0x0000 //TX_MIC_PAIR_CH_12 +50 0x0000 //TX_MIC_PAIR_CH_13 +51 0x0000 //TX_MIC_PAIR_CH_14 +52 0x05DC //TX_HD_BIN_MASK +53 0x0010 //TX_HD_SUBAND_MASK +54 0x19A1 //TX_HD_FRAME_AVG_MASK +55 0x0320 //TX_HD_MIN_FRQ +56 0x1000 //TX_HD_ALPHA_PSD +57 0x1100 //TX_T_PHPR1 +58 0x0000 //TX_T_PHPR2 +59 0x0000 //TX_T_PTPR +60 0x0000 //TX_T_PNPR +61 0x0000 //TX_T_PAPR1 +62 0xEE6C //TX_T_PSDVAT +63 0x0800 //TX_CNT +64 0x4000 //TX_ANTI_HOWL_GAIN +65 0x0001 //TX_MICFORBFMARK_0 +66 0x0001 //TX_MICFORBFMARK_1 +67 0x0001 //TX_MICFORBFMARK_2 +68 0x0001 //TX_MICFORBFMARK_3 +69 0x0001 //TX_MICFORBFMARK_4 +70 0x0001 //TX_MICFORBFMARK_5 +71 0x0000 //TX_DIST2REF_10 +72 0x3E00 //TX_DIST2REF_11 +73 0x0000 //TX_DIST2REF2 +74 0x0000 //TX_DIST2REF_13 +75 0x0000 //TX_DIST2REF_14 +76 0x0000 //TX_DIST2REF_15 +77 0x0000 //TX_DIST2REF_20 +78 0x0000 //TX_DIST2REF_21 +79 0x0000 //TX_DIST2REF_22 +80 0x0000 //TX_DIST2REF_23 +81 0x0000 //TX_DIST2REF_24 +82 0x0000 //TX_DIST2REF_25 +83 0x0000 //TX_DIST2REF_30 +84 0x0000 //TX_DIST2REF_31 +85 0x0000 //TX_DIST2REF_32 +86 0x0000 //TX_DIST2REF_33 +87 0x0000 //TX_DIST2REF_34 +88 0x0000 //TX_DIST2REF_35 +89 0x0000 //TX_MIC_LOC_00 +90 0x0000 //TX_MIC_LOC_01 +91 0x0000 //TX_MIC_LOC_02 +92 0x0000 //TX_MIC_LOC_03 +93 0x0000 //TX_MIC_LOC_04 +94 0x0000 //TX_MIC_LOC_05 +95 0x0000 //TX_MIC_LOC_10 +96 0x0000 //TX_MIC_LOC_11 +97 0x0000 //TX_MIC_LOC_12 +98 0x0000 //TX_MIC_LOC_13 +99 0x0000 //TX_MIC_LOC_14 +100 0x0000 //TX_MIC_LOC_15 +101 0x0000 //TX_MIC_LOC_20 +102 0x0000 //TX_MIC_LOC_21 +103 0x0000 //TX_MIC_LOC_22 +104 0x0000 //TX_MIC_LOC_23 +105 0x0000 //TX_MIC_LOC_24 +106 0x0000 //TX_MIC_LOC_25 +107 0x0200 //TX_MIC_REFBLK_VOLUME +108 0x0800 //TX_MIC_BLOCK_VOLUME +109 0x0000 //TX_INVERSE_MASK +110 0x0000 //TX_ADCS_MASK +111 0x04D0 //TX_ADCS_GAIN +112 0x4000 //TX_NFC_GAINFAC +113 0x0000 //TX_MAINMIC_BLKFACTOR +114 0x0000 //TX_REFMIC_BLKFACTOR +115 0x0000 //TX_BLMIC_BLKFACTOR +116 0x0000 //TX_BRMIC_BLKFACTOR +117 0x0031 //TX_MICBLK_START_BIN +118 0x0060 //TX_MICBLK_END_BIN +119 0x0015 //TX_MICBLK_FE_HOLD +120 0xFFF2 //TX_MICBLK_MR_EXP_TH +121 0xFFF2 //TX_MICBLK_LR_EXP_TH +122 0x0000 //TX_FENE_HOLD +123 0x4000 //TX_FE_ENER_TH_MTS +124 0x0004 //TX_FE_ENER_TH_EXP +125 0x6000 //TX_C_POST_FLT_MIC_MAINBLK +126 0x6000 //TX_C_POST_FLT_MIC_REFBLK +127 0x0010 //TX_MIC_BLOCK_N +128 0x7E56 //TX_A_HP +129 0x4000 //TX_B_PE +130 0x6800 //TX_THR_PITCH_DET_0 +131 0x6000 //TX_THR_PITCH_DET_1 +132 0x5800 //TX_THR_PITCH_DET_2 +133 0x0008 //TX_PITCH_BFR_LEN +134 0x0003 //TX_SBD_PITCH_DET +135 0x0050 //TX_TD_AEC_L +136 0x4000 //TX_MU0_UNP_TD_AEC +137 0x1000 //TX_MU0_PTD_TD_AEC +138 0x0000 //TX_PP_RESRV_0 +139 0x2A94 //TX_PP_RESRV_1 +140 0x55F0 //TX_PP_RESRV_2 +141 0x0000 //TX_PP_RESRV_3 +142 0x0000 //TX_PP_RESRV_4 +143 0x0000 //TX_PP_RESRV_5 +144 0x0000 //TX_PP_RESRV_6 +145 0x0000 //TX_PP_RESRV_7 +146 0x001E //TX_TAIL_LENGTH +147 0x0200 //TX_AEC_REF_GAIN_0 +148 0x0800 //TX_AEC_REF_GAIN_1 +149 0x0800 //TX_AEC_REF_GAIN_2 +150 0x6000 //TX_EAD_THR +151 0x0400 //TX_THR_RE_EST +152 0x3000 //TX_MIN_EQ_RE_EST_0 +153 0x3000 //TX_MIN_EQ_RE_EST_1 +154 0x4000 //TX_MIN_EQ_RE_EST_2 +155 0x0800 //TX_MIN_EQ_RE_EST_3 +156 0x0800 //TX_MIN_EQ_RE_EST_4 +157 0x0800 //TX_MIN_EQ_RE_EST_5 +158 0x6000 //TX_MIN_EQ_RE_EST_6 +159 0x6000 //TX_MIN_EQ_RE_EST_7 +160 0x6000 //TX_MIN_EQ_RE_EST_8 +161 0x6000 //TX_MIN_EQ_RE_EST_9 +162 0x4000 //TX_MIN_EQ_RE_EST_10 +163 0x4000 //TX_MIN_EQ_RE_EST_11 +164 0x4000 //TX_MIN_EQ_RE_EST_12 +165 0x3000 //TX_LAMBDA_RE_EST +166 0x4000 //TX_LAMBDA_CB_NLE +167 0x3000 //TX_C_POST_FLT +168 0x4500 //TX_GAIN_NP +169 0x00C8 //TX_SE_HOLD_N +170 0x00C8 //TX_DT_HOLD_N +171 0x03E8 //TX_DT2_HOLD_N +172 0x6666 //TX_AEC_RESRV_0 +173 0x0000 //TX_AEC_RESRV_1 +174 0x0014 //TX_AEC_RESRV_2 +175 0x0000 //TX_MIC_DELAY_LENGTH +176 0x0000 //TX_REF_DELAY_LENGTH +177 0x0000 //TX_ADD_LINEIN_GAINL +178 0x0000 //TX_ADD_LINEIN_GAINH +179 0x0000 //TX_MIN_EQ_RE_EST_14 +180 0x0000 //TX_DTD_THR1_8 +181 0x7FFF //TX_DTD_THR2_8 +182 0x0000 //TX_DTD_MIC_BLK2 +183 0x0008 //TX_FRQ_LIN_LEN +184 0x7FFF //TX_FRQ_AEC_LEN_RHO +185 0x6000 //TX_MU0_UNP_FRQ_AEC +186 0x4000 //TX_MU0_PTD_FRQ_AEC +187 0x000A //TX_MINENOISETH +188 0x0800 //TX_MU0_RE_EST +189 0x0001 //TX_AEC_NUM_CH +190 0x0000 //TX_BIGECHOATTENUATION_MAX +191 0x2000 //TX_A_POST_FLT_MICBLK +192 0x0000 //TX_BLKENERTH +193 0x0000 //TX_BLKENERHIGHTH +194 0x0000 //TX_NORMENERTH +195 0x0000 //TX_NORMENERHIGHTH +196 0x0000 //TX_NORMENERHIGHTHL +197 0x5000 //TX_DTD_THR1_0 +198 0x7000 //TX_DTD_THR1_1 +199 0x7F00 //TX_DTD_THR1_2 +200 0x7FFF //TX_DTD_THR1_3 +201 0x7FFF //TX_DTD_THR1_4 +202 0x7FFF //TX_DTD_THR1_5 +203 0x7FFF //TX_DTD_THR1_6 +204 0x0800 //TX_DTD_THR2_0 +205 0x0800 //TX_DTD_THR2_1 +206 0x0800 //TX_DTD_THR2_2 +207 0x0800 //TX_DTD_THR2_3 +208 0x0800 //TX_DTD_THR2_4 +209 0x0100 //TX_DTD_THR2_5 +210 0x0100 //TX_DTD_THR2_6 +211 0x7FFF //TX_DTD_THR3 +212 0x0000 //TX_SPK_CUT_K +213 0x03E8 //TX_DT_CUT_K +214 0x0CCD //TX_DT_CUT_THR +215 0x04EB //TX_COMFORT_G +216 0x01F4 //TX_POWER_YOUT_TH +217 0x4000 //TX_FDPFGAINECHO +218 0x0000 //TX_DTD_HD_THR +219 0x0000 //TX_SPK_CUT_K_S +220 0x0000 //TX_DTD_MIC_BLK +221 0x0400 //TX_ADPT_STRICT_L +222 0x0200 //TX_ADPT_STRICT_H +223 0x0BB8 //TX_RATIO_DT_L_TH_LOW +224 0x3A98 //TX_RATIO_DT_H_TH_LOW +225 0x1770 //TX_RATIO_DT_L_TH_HIGH +226 0x4E20 //TX_RATIO_DT_H_TH_HIGH +227 0x09C4 //TX_RATIO_DT_L0_TH +228 0x0800 //TX_B_POST_FILT_ECHO_L +229 0x7FFF //TX_B_POST_FILT_ECHO_H +230 0x0200 //TX_MIN_G_CTRL_ECHO +231 0x7FFF //TX_B_LESSCUT_RTO_ECHO +232 0x00C0 //TX_EPD_OFFSET_00 +233 0x00C0 //TX_EPD_OFFST_01 +234 0x1388 //TX_RATIO_DT_L0_TH_HIGH +235 0x3A98 //TX_RATIO_DT_H_TH_CUT +236 0x7FFF //TX_MIN_EQ_RE_EST_13 +237 0x7FFF //TX_DTD_THR1_7 +238 0x7FFF //TX_DTD_THR2_7 +239 0x0800 //TX_DT_RESRV_7 +240 0x0800 //TX_DT_RESRV_8 +241 0x0000 //TX_DT_RESRV_9 +242 0xF700 //TX_THR_SN_EST_0 +243 0xFB00 //TX_THR_SN_EST_1 +244 0xFA00 //TX_THR_SN_EST_2 +245 0xF700 //TX_THR_SN_EST_3 +246 0xFA00 //TX_THR_SN_EST_4 +247 0xF600 //TX_THR_SN_EST_5 +248 0xF600 //TX_THR_SN_EST_6 +249 0xF600 //TX_THR_SN_EST_7 +250 0x0200 //TX_DELTA_THR_SN_EST_0 +251 0x0400 //TX_DELTA_THR_SN_EST_1 +252 0x0300 //TX_DELTA_THR_SN_EST_2 +253 0x0600 //TX_DELTA_THR_SN_EST_3 +254 0x0200 //TX_DELTA_THR_SN_EST_4 +255 0x0200 //TX_DELTA_THR_SN_EST_5 +256 0x0200 //TX_DELTA_THR_SN_EST_6 +257 0x0200 //TX_DELTA_THR_SN_EST_7 +258 0x4000 //TX_LAMBDA_NN_EST_0 +259 0x4000 //TX_LAMBDA_NN_EST_1 +260 0x4000 //TX_LAMBDA_NN_EST_2 +261 0x4000 //TX_LAMBDA_NN_EST_3 +262 0x4000 //TX_LAMBDA_NN_EST_4 +263 0x4000 //TX_LAMBDA_NN_EST_5 +264 0x4000 //TX_LAMBDA_NN_EST_6 +265 0x4000 //TX_LAMBDA_NN_EST_7 +266 0x0400 //TX_N_SN_EST +267 0x001E //TX_INBEAM_T +268 0x0041 //TX_INBEAMHOLDT +269 0x2000 //TX_G_STRICT +270 0x2000 //TX_EQ_THR_BF +271 0x799A //TX_LAMBDA_EQ_BF +272 0x1000 //TX_NE_RTO_TH +273 0x0400 //TX_NE_RTO_TH_L +274 0x0800 //TX_MAINREFRTOH_TH_H +275 0x0800 //TX_MAINREFRTOH_TH_L +276 0x0800 //TX_MAINREFRTO_TH_H +277 0x0800 //TX_MAINREFRTO_TH_L +278 0x0200 //TX_MAINREFRTO_TH_EQ +279 0x2000 //TX_B_POST_FLT_0 +280 0x2000 //TX_B_POST_FLT_1 +281 0x0012 //TX_NS_LVL_CTRL_0 +282 0x0016 //TX_NS_LVL_CTRL_1 +283 0x0016 //TX_NS_LVL_CTRL_2 +284 0x0019 //TX_NS_LVL_CTRL_3 +285 0x0010 //TX_NS_LVL_CTRL_4 +286 0x0010 //TX_NS_LVL_CTRL_5 +287 0x0019 //TX_NS_LVL_CTRL_6 +288 0x0010 //TX_NS_LVL_CTRL_7 +289 0x000C //TX_MIN_GAIN_S_0 +290 0x000C //TX_MIN_GAIN_S_1 +291 0x000C //TX_MIN_GAIN_S_2 +292 0x000F //TX_MIN_GAIN_S_3 +293 0x000C //TX_MIN_GAIN_S_4 +294 0x000C //TX_MIN_GAIN_S_5 +295 0x0011 //TX_MIN_GAIN_S_6 +296 0x000C //TX_MIN_GAIN_S_7 +297 0x7FFF //TX_NMOS_SUP +298 0x0000 //TX_NS_MAX_PRI_SNR_TH +299 0x0000 //TX_NMOS_SUP_MENSA +300 0x7000 //TX_SNRI_SUP_0 +301 0x7000 //TX_SNRI_SUP_1 +302 0x7000 //TX_SNRI_SUP_2 +303 0x6000 //TX_SNRI_SUP_3 +304 0x7FFF //TX_SNRI_SUP_4 +305 0x7FFF //TX_SNRI_SUP_5 +306 0x6000 //TX_SNRI_SUP_6 +307 0x7FFF //TX_SNRI_SUP_7 +308 0x7FFF //TX_THR_LFNS +309 0x0016 //TX_G_LFNS +310 0x09C4 //TX_GAIN0_NTH +311 0x000A //TX_MUSIC_MORENS +312 0x7FFF //TX_A_POST_FILT_0 +313 0x2000 //TX_A_POST_FILT_1 +314 0x6000 //TX_A_POST_FILT_S_0 +315 0x6000 //TX_A_POST_FILT_S_1 +316 0x6000 //TX_A_POST_FILT_S_2 +317 0x6000 //TX_A_POST_FILT_S_3 +318 0x6000 //TX_A_POST_FILT_S_4 +319 0x6000 //TX_A_POST_FILT_S_5 +320 0x6000 //TX_A_POST_FILT_S_6 +321 0x6000 //TX_A_POST_FILT_S_7 +322 0x2000 //TX_B_POST_FILT_0 +323 0x4000 //TX_B_POST_FILT_1 +324 0x2000 //TX_B_POST_FILT_2 +325 0x2000 //TX_B_POST_FILT_3 +326 0x2000 //TX_B_POST_FILT_4 +327 0x2000 //TX_B_POST_FILT_5 +328 0x2000 //TX_B_POST_FILT_6 +329 0x2000 //TX_B_POST_FILT_7 +330 0x7FFF //TX_B_LESSCUT_RTO_S_0 +331 0x7FFF //TX_B_LESSCUT_RTO_S_1 +332 0x7FFF //TX_B_LESSCUT_RTO_S_2 +333 0x7FFF //TX_B_LESSCUT_RTO_S_3 +334 0x7FFF //TX_B_LESSCUT_RTO_S_4 +335 0x7FFF //TX_B_LESSCUT_RTO_S_5 +336 0x7FFF //TX_B_LESSCUT_RTO_S_6 +337 0x7FFF //TX_B_LESSCUT_RTO_S_7 +338 0x7CCD //TX_LAMBDA_PFILT +339 0x7CCD //TX_LAMBDA_PFILT_S_0 +340 0x7CCD //TX_LAMBDA_PFILT_S_1 +341 0x7CCD //TX_LAMBDA_PFILT_S_2 +342 0x7CCD //TX_LAMBDA_PFILT_S_3 +343 0x7CCD //TX_LAMBDA_PFILT_S_4 +344 0x7CCD //TX_LAMBDA_PFILT_S_5 +345 0x7CCD //TX_LAMBDA_PFILT_S_6 +346 0x7CCD //TX_LAMBDA_PFILT_S_7 +347 0x0200 //TX_K_PEPPER +348 0x0500 //TX_A_PEPPER +349 0x1600 //TX_K_PEPPER_HF +350 0x0400 //TX_A_PEPPER_HF +351 0x0001 //TX_HMNC_BST_FLG +352 0x0200 //TX_HMNC_BST_THR +353 0x0800 //TX_DT_BINVAD_TH_0 +354 0x0800 //TX_DT_BINVAD_TH_1 +355 0x0800 //TX_DT_BINVAD_TH_2 +356 0x0800 //TX_DT_BINVAD_TH_3 +357 0x1D4C //TX_DT_BINVAD_ENDF +358 0x0000 //TX_C_POST_FLT_DT +359 0x0CCD //TX_NS_B_POST_FLT_LESSCUT +360 0x0100 //TX_DT_BOOST +361 0x0000 //TX_BF_SGRAD_FLG +362 0x0005 //TX_BF_DVG_TH +363 0x001E //TX_SN_C_F +364 0x0000 //TX_K_APT +365 0x0001 //TX_NOISEDET +366 0x0190 //TX_NDETCT +367 0x0020 //TX_NOISE_TH_0 +368 0x7FFF //TX_NOISE_TH_0_2 +369 0x7FFF //TX_NOISE_TH_0_3 +370 0x02A6 //TX_NOISE_TH_1 +371 0x04B0 //TX_NOISE_TH_2 +372 0x3194 //TX_NOISE_TH_3 +373 0x0960 //TX_NOISE_TH_4 +374 0x5555 //TX_NOISE_TH_5 +375 0x3FF4 //TX_NOISE_TH_5_2 +376 0x0001 //TX_NOISE_TH_5_3 +377 0x0000 //TX_NOISE_TH_5_4 +378 0x02BC //TX_NOISE_TH_6 +379 0x0020 //TX_MINENOISE_TH +380 0x4000 //TX_MORENS_TFMASK_TH +381 0xFFEE //TX_DRC_QUIET_FLOOR +382 0x6000 //TX_RATIODTL_CUT_TH +383 0xFFF3 //TX_DT_CUT_K1 +384 0x0666 //TX_OUT_ENER_S_TH_CLEAN +385 0x0666 //TX_OUT_ENER_S_TH_LESSCLEAN +386 0x0333 //TX_OUT_ENER_S_TH_NOISY +387 0x019A //TX_OUT_ENER_TH_NOISE +388 0x0333 //TX_OUT_ENER_TH_SPEECH +389 0x2000 //TX_SN_NPB_GAIN +390 0x0000 //TX_NN_NPB_GAIN +391 0x0000 //TX_POST_MASK_SUP_HSNE +392 0x0000 //TX_TAIL_DET_TH +393 0x0000 //TX_B_LESSCUT_RTO_WTA +394 0x0000 //TX_MEL_G_R +395 0x0800 //TX_SUPHIGH_TH +396 0x00C8 //TX_MASK_G_R +397 0x0002 //TX_EXTRA_NS_L +398 0x0800 //TX_C_POST_FLT_MASK +399 0x0005 //TX_A_POST_FLT_WNS +400 0x0148 //TX_MIN_G_LOW300HZ +401 0x0002 //TX_MAXLEVEL_CNG +402 0x00B4 //TX_STN_NOISE_TH +403 0x4000 //TX_POST_MASK_SUP +404 0x7FFF //TX_POST_MASK_ADJUST +405 0x00C8 //TX_NS_ENOISE_MIC0_TH +406 0x0020 //TX_MINENOISE_MIC0_TH +407 0x012C //TX_MINENOISE_MIC0_S_TH +408 0x2900 //TX_MIN_G_CTRL_SSNS +409 0x0800 //TX_METAL_RTO_THR +410 0x4848 //TX_NS_FP_K_METAL +411 0x3A98 //TX_NOISEDET_BOOST_TH +412 0x0FA0 //TX_NSMOOTH_TH +413 0x0000 //TX_NS_RESRV_8 +414 0x1800 //TX_RHO_UPB +415 0x0BB8 //TX_N_HOLD_HS +416 0x0050 //TX_N_RHO_BFR0 +417 0x7FFF //TX_LAMBDA_ARSP_EST +418 0x0100 //TX_EXTRA_GAIN_MICBLOCK +419 0x0CCD //TX_THR_STD_NSR +420 0x019A //TX_THR_STD_PLH +421 0x2AF8 //TX_N_HOLD_STD +422 0x0066 //TX_THR_STD_RHO +423 0x2000 //TX_BF_RESET_THR_HS +424 0x09C4 //TX_SB_RTO_MEAN_TH +425 0x0000 //TX_SB_RHO_MEAN_TH_NTALK +426 0x3800 //TX_SB_RTO_MEAN_TH_ABN +427 0x2EE0 //TX_SB_RTO_MEAN_TH_RUB +428 0x0000 //TX_WTA_EN_RTO_TH +429 0x0000 //TX_TOP_ENER_TH_F +430 0x0000 //TX_DESIRED_TALK_HOLDT +431 0x0800 //TX_MIC_BLOCK_FACTOR +432 0x0000 //TX_NSEST_BFRLRNRDC +433 0x0000 //TX_THR_POST_FLT_HS +434 0x0010 //TX_HS_VAD_BIN +435 0x2666 //TX_THR_VAD_HS +436 0x2CCD //TX_MEAN_RTO_MIN_TH2 +437 0x0032 //TX_SILENCE_T +438 0x0000 //TX_A_POST_FLT_WTA +439 0x799A //TX_LAMBDA_PFLT_WTA +440 0x0000 //TX_SB_RHO_MEAN2_TH +441 0x0190 //TX_SB_RHO_MEAN3_TH +442 0x0000 //TX_HS_RESRV_4 +443 0x0000 //TX_HS_RESRV_5 +444 0x003C //TX_DOA_VAD_THR_1 +445 0x0000 //TX_DOA_VAD_THR_2 +446 0x0028 //TX_DOA_VAD_THR1_0 +447 0x0028 //TX_DOA_VAD_THR1_1 +448 0x0000 //TX_SRC_DOA_RNG_LOW_0A +449 0x00B4 //TX_SRC_DOA_RNG_HIGH_0A +450 0x005A //TX_DFLT_SRC_DOA_0A +451 0x0000 //TX_SRC_DOA_RNG_LOW_0B +452 0x0000 //TX_SRC_DOA_RNG_HIGH_0B +453 0x0000 //TX_DFLT_SRC_DOA_0B +454 0x0000 //TX_SRC_DOA_RNG_LOW_0C +455 0x0000 //TX_SRC_DOA_RNG_HIGH_0C +456 0x0000 //TX_DFLT_SRC_DOA_0C +457 0x0000 //TX_SRC_DOA_RNG_LOW_0D +458 0x0000 //TX_SRC_DOA_RNG_HIGH_0D +459 0x0000 //TX_DFLT_SRC_DOA_0D +460 0x0000 //TX_SRC_DOA_RNG_LOW_1A +461 0x00B4 //TX_SRC_DOA_RNG_HIGH_1A +462 0x005A //TX_DFLT_SRC_DOA_1A +463 0x0000 //TX_SRC_DOA_RNG_LOW_1B +464 0x00B4 //TX_SRC_DOA_RNG_HIGH_1B +465 0x005A //TX_DFLT_SRC_DOA_1B +466 0x0000 //TX_SRC_DOA_RNG_LOW_1C +467 0x00B4 //TX_SRC_DOA_RNG_HIGH_1C +468 0x005A //TX_DFLT_SRC_DOA_1C +469 0x0000 //TX_SRC_DOA_RNG_LOW_1D +470 0x00B4 //TX_SRC_DOA_RNG_HIGH_1D +471 0x005A //TX_DFLT_SRC_DOA_1D +472 0x0100 //TX_BF_HOLDOFF_T +473 0x7FFF //TX_DOA_COST_FACTOR +474 0x4000 //TX_MAINTOREFR_TH0 +475 0x071C //TX_DOA_TRK_THR +476 0x012C //TX_DOA_TRACK_HT +477 0x0200 //TX_N1_HOLD_HF +478 0x0100 //TX_N2_HOLD_HF +479 0x3000 //TX_BF_RESET_THR_HF +480 0x7333 //TX_DOA_SMOOTH +481 0x0800 //TX_MU_BF +482 0x0800 //TX_BF_MU_LF_B2 +483 0x0040 //TX_BF_FC_END_BIN_B2 +484 0x0020 //TX_BF_FC_END_BIN +485 0x0000 //TX_HF_RESRV_25 +486 0x0000 //TX_HF_RESRV_26 +487 0x0007 //TX_N_DOA_SEED +488 0x0001 //TX_FINE_DOA_SEARCH_FLG +489 0x0000 //TX_HF_RESRV_27 +490 0x038E //TX_DLT_SRC_DOA_RNG +491 0x0200 //TX_BF_MU_LF +492 0x0000 //TX_DFLT_SRC_LOC_0 +493 0x7FFF //TX_DFLT_SRC_LOC_1 +494 0x0000 //TX_DFLT_SRC_LOC_2 +495 0x038E //TX_DOA_TRACK_VADTH +496 0x0000 //TX_DOA_TRACK_NEW +497 0x01E0 //TX_NOR_OFF_THR +498 0x7C00 //TX_MORE_ON_700HZ_THR +499 0x2000 //TX_MU_BF_ADPT_NS +500 0x0000 //TX_ADAPT_LEN +501 0x6666 //TX_MORE_SNS +502 0x0000 //TX_NOR_OFF_TH1 +503 0x0000 //TX_WIDE_MASK_TH +504 0xD333 //TX_SUBSNRATIOHIGH4MEANBCK_THR +505 0x6000 //TX_C_POST_FLT_CUT +506 0x2000 //TX_RADIODTLV +507 0x0320 //TX_POWER_LINEIN_TH +508 0x0014 //TX_FE_VADCOUNT_TH_FC +509 0x0000 //TX_ECHO_SUPP_FC +510 0x0C80 //TX_ECHO_TH +511 0x6666 //TX_MIC_TO_BFGAIN +512 0x0000 //TX_MICTOBFGAIN0 +513 0x0000 //TX_FASTMUE_TH +514 0x0000 //TX_DEREVERB_LF_MU +515 0x0000 //TX_DEREVERB_HF_MU +516 0x0000 //TX_DEREVERB_DELAY +517 0x0000 //TX_DEREVERB_COEF_LEN +518 0x0000 //TX_DEREVERB_DNR +519 0x0000 //TX_DEREVERB_ALPHA +520 0x0000 //TX_DEREVERB_BETA +521 0x0000 //TX_GSC_RTOL_TH +522 0x0000 //TX_GSC_RTOH_TH +523 0x0000 //TX_WIDE2_MEANHTH +524 0x0000 //TX_DR_RESRV_5 +525 0x0000 //TX_DR_RESRV_6 +526 0x0000 //TX_DR_RESRV_7 +527 0x0000 //TX_DR_RESRV_8 +528 0x1333 //TX_WIND_MARK_TH +529 0x399A //TX_CORR_THR +530 0x0004 //TX_SNR_THR +531 0x0010 //TX_ENGY_THR +532 0x1770 //TX_CORR_HIGH_TH +533 0x6000 //TX_ENGY_THR_2 +534 0x3400 //TX_MEAN_RTO_THR +535 0x0028 //TX_WNS_ENOISE_MIC0_TH +536 0x3000 //TX_RATIOMICL_TH +537 0x64CD //TX_CALIG_HS +538 0x0000 //TX_LVL_CTRL +539 0x0014 //TX_WIND_SUPRTO +540 0x000A //TX_WNS_MIN_G +541 0x0000 //TX_WNS_B_POST_FLT +542 0x2800 //TX_RATIOMICH_TH +543 0xD120 //TX_WIND_INBEAM_L_TH +544 0x0FA0 //TX_WIND_INBEAM_H_TH +545 0x2000 //TX_WNS_RESRV_0 +546 0x59D8 //TX_WNS_RESRV_1 +547 0x0000 //TX_WNS_RESRV_2 +548 0x0000 //TX_WNS_RESRV_3 +549 0x0000 //TX_WNS_RESRV_4 +550 0x0000 //TX_WNS_RESRV_5 +551 0x0000 //TX_WNS_RESRV_6 +552 0x0000 //TX_BVE_NOISE_FLOOR_0 +553 0x0070 //TX_BVE_NOISE_FLOOR_1 +554 0x0070 //TX_BVE_NOISE_FLOOR_2 +555 0x0010 //TX_BVE_NOISE_FLOOR_3 +556 0x0070 //TX_BVE_NOISE_FLOOR_4 +557 0x00B0 //TX_BVE_NOISE_FLOOR_5 +558 0x0E66 //TX_BVE_NOISE_FLOOR_6 +559 0x0050 //TX_BVE_NOISE_FLOOR_7 +560 0x770A //TX_BVE_NOISE_FLOOR_8 +561 0x0000 //TX_BVE_NOISE_FLOOR_9 +562 0x0000 //TX_BVE_IN_N +563 0x0000 //TX_BVE_OUT_N +564 0x0000 //TX_BVE_MICALPHA_DOWN +565 0x0000 //TX_PB_RESRV_1 +566 0x0020 //TX_FDEQ_SUBNUM +567 0x4848 //TX_FDEQ_GAIN_0 +568 0x4848 //TX_FDEQ_GAIN_1 +569 0x4848 //TX_FDEQ_GAIN_2 +570 0x4848 //TX_FDEQ_GAIN_3 +571 0x4848 //TX_FDEQ_GAIN_4 +572 0x4848 //TX_FDEQ_GAIN_5 +573 0x4848 //TX_FDEQ_GAIN_6 +574 0x4848 //TX_FDEQ_GAIN_7 +575 0x4848 //TX_FDEQ_GAIN_8 +576 0x4848 //TX_FDEQ_GAIN_9 +577 0x4848 //TX_FDEQ_GAIN_10 +578 0x4848 //TX_FDEQ_GAIN_11 +579 0x4848 //TX_FDEQ_GAIN_12 +580 0x4848 //TX_FDEQ_GAIN_13 +581 0x4848 //TX_FDEQ_GAIN_14 +582 0x4848 //TX_FDEQ_GAIN_15 +583 0x4848 //TX_FDEQ_GAIN_16 +584 0x4848 //TX_FDEQ_GAIN_17 +585 0x4848 //TX_FDEQ_GAIN_18 +586 0x4848 //TX_FDEQ_GAIN_19 +587 0x4848 //TX_FDEQ_GAIN_20 +588 0x4848 //TX_FDEQ_GAIN_21 +589 0x4848 //TX_FDEQ_GAIN_22 +590 0x4848 //TX_FDEQ_GAIN_23 +591 0x0202 //TX_FDEQ_BIN_0 +592 0x0203 //TX_FDEQ_BIN_1 +593 0x0304 //TX_FDEQ_BIN_2 +594 0x0405 //TX_FDEQ_BIN_3 +595 0x0607 //TX_FDEQ_BIN_4 +596 0x0809 //TX_FDEQ_BIN_5 +597 0x0A0B //TX_FDEQ_BIN_6 +598 0x0C0D //TX_FDEQ_BIN_7 +599 0x0E0F //TX_FDEQ_BIN_8 +600 0x1011 //TX_FDEQ_BIN_9 +601 0x1214 //TX_FDEQ_BIN_10 +602 0x1618 //TX_FDEQ_BIN_11 +603 0x1C1C //TX_FDEQ_BIN_12 +604 0x2020 //TX_FDEQ_BIN_13 +605 0x2020 //TX_FDEQ_BIN_14 +606 0x2011 //TX_FDEQ_BIN_15 +607 0x0000 //TX_FDEQ_BIN_16 +608 0x0000 //TX_FDEQ_BIN_17 +609 0x0000 //TX_FDEQ_BIN_18 +610 0x0000 //TX_FDEQ_BIN_19 +611 0x0000 //TX_FDEQ_BIN_20 +612 0x0000 //TX_FDEQ_BIN_21 +613 0x0000 //TX_FDEQ_BIN_22 +614 0x0000 //TX_FDEQ_BIN_23 +615 0x0000 //TX_FDEQ_PADDING +616 0x0020 //TX_PREEQ_SUBNUM_MIC0 +617 0x4848 //TX_PREEQ_GAIN_MIC0_0 +618 0x4848 //TX_PREEQ_GAIN_MIC0_1 +619 0x4848 //TX_PREEQ_GAIN_MIC0_2 +620 0x4848 //TX_PREEQ_GAIN_MIC0_3 +621 0x4848 //TX_PREEQ_GAIN_MIC0_4 +622 0x4848 //TX_PREEQ_GAIN_MIC0_5 +623 0x4848 //TX_PREEQ_GAIN_MIC0_6 +624 0x4848 //TX_PREEQ_GAIN_MIC0_7 +625 0x4848 //TX_PREEQ_GAIN_MIC0_8 +626 0x4848 //TX_PREEQ_GAIN_MIC0_9 +627 0x4848 //TX_PREEQ_GAIN_MIC0_10 +628 0x4848 //TX_PREEQ_GAIN_MIC0_11 +629 0x4848 //TX_PREEQ_GAIN_MIC0_12 +630 0x4848 //TX_PREEQ_GAIN_MIC0_13 +631 0x4848 //TX_PREEQ_GAIN_MIC0_14 +632 0x4848 //TX_PREEQ_GAIN_MIC0_15 +633 0x4848 //TX_PREEQ_GAIN_MIC0_16 +634 0x4848 //TX_PREEQ_GAIN_MIC0_17 +635 0x4848 //TX_PREEQ_GAIN_MIC0_18 +636 0x4848 //TX_PREEQ_GAIN_MIC0_19 +637 0x4848 //TX_PREEQ_GAIN_MIC0_20 +638 0x4848 //TX_PREEQ_GAIN_MIC0_21 +639 0x4848 //TX_PREEQ_GAIN_MIC0_22 +640 0x4848 //TX_PREEQ_GAIN_MIC0_23 +641 0x0E10 //TX_PREEQ_BIN_MIC0_0 +642 0x1010 //TX_PREEQ_BIN_MIC0_1 +643 0x1010 //TX_PREEQ_BIN_MIC0_2 +644 0x1010 //TX_PREEQ_BIN_MIC0_3 +645 0x1010 //TX_PREEQ_BIN_MIC0_4 +646 0x1010 //TX_PREEQ_BIN_MIC0_5 +647 0x1010 //TX_PREEQ_BIN_MIC0_6 +648 0x1010 //TX_PREEQ_BIN_MIC0_7 +649 0x1010 //TX_PREEQ_BIN_MIC0_8 +650 0x1010 //TX_PREEQ_BIN_MIC0_9 +651 0x1010 //TX_PREEQ_BIN_MIC0_10 +652 0x1010 //TX_PREEQ_BIN_MIC0_11 +653 0x1010 //TX_PREEQ_BIN_MIC0_12 +654 0x1010 //TX_PREEQ_BIN_MIC0_13 +655 0x1010 //TX_PREEQ_BIN_MIC0_14 +656 0x0200 //TX_PREEQ_BIN_MIC0_15 +657 0x0000 //TX_PREEQ_BIN_MIC0_16 +658 0x0000 //TX_PREEQ_BIN_MIC0_17 +659 0x0000 //TX_PREEQ_BIN_MIC0_18 +660 0x0000 //TX_PREEQ_BIN_MIC0_19 +661 0x0000 //TX_PREEQ_BIN_MIC0_20 +662 0x0000 //TX_PREEQ_BIN_MIC0_21 +663 0x0000 //TX_PREEQ_BIN_MIC0_22 +664 0x0000 //TX_PREEQ_BIN_MIC0_23 +665 0x0020 //TX_PREEQ_SUBNUM_MIC1 +666 0x4848 //TX_PREEQ_GAIN_MIC1_0 +667 0x4848 //TX_PREEQ_GAIN_MIC1_1 +668 0x4848 //TX_PREEQ_GAIN_MIC1_2 +669 0x4848 //TX_PREEQ_GAIN_MIC1_3 +670 0x4848 //TX_PREEQ_GAIN_MIC1_4 +671 0x4848 //TX_PREEQ_GAIN_MIC1_5 +672 0x4848 //TX_PREEQ_GAIN_MIC1_6 +673 0x4848 //TX_PREEQ_GAIN_MIC1_7 +674 0x4848 //TX_PREEQ_GAIN_MIC1_8 +675 0x4848 //TX_PREEQ_GAIN_MIC1_9 +676 0x4848 //TX_PREEQ_GAIN_MIC1_10 +677 0x4848 //TX_PREEQ_GAIN_MIC1_11 +678 0x4848 //TX_PREEQ_GAIN_MIC1_12 +679 0x4848 //TX_PREEQ_GAIN_MIC1_13 +680 0x4848 //TX_PREEQ_GAIN_MIC1_14 +681 0x4848 //TX_PREEQ_GAIN_MIC1_15 +682 0x4848 //TX_PREEQ_GAIN_MIC1_16 +683 0x4848 //TX_PREEQ_GAIN_MIC1_17 +684 0x4848 //TX_PREEQ_GAIN_MIC1_18 +685 0x4848 //TX_PREEQ_GAIN_MIC1_19 +686 0x4848 //TX_PREEQ_GAIN_MIC1_20 +687 0x4848 //TX_PREEQ_GAIN_MIC1_21 +688 0x4848 //TX_PREEQ_GAIN_MIC1_22 +689 0x4848 //TX_PREEQ_GAIN_MIC1_23 +690 0x0E10 //TX_PREEQ_BIN_MIC1_0 +691 0x1010 //TX_PREEQ_BIN_MIC1_1 +692 0x1010 //TX_PREEQ_BIN_MIC1_2 +693 0x1010 //TX_PREEQ_BIN_MIC1_3 +694 0x1010 //TX_PREEQ_BIN_MIC1_4 +695 0x1010 //TX_PREEQ_BIN_MIC1_5 +696 0x1010 //TX_PREEQ_BIN_MIC1_6 +697 0x1010 //TX_PREEQ_BIN_MIC1_7 +698 0x1010 //TX_PREEQ_BIN_MIC1_8 +699 0x1010 //TX_PREEQ_BIN_MIC1_9 +700 0x1010 //TX_PREEQ_BIN_MIC1_10 +701 0x1010 //TX_PREEQ_BIN_MIC1_11 +702 0x1010 //TX_PREEQ_BIN_MIC1_12 +703 0x1010 //TX_PREEQ_BIN_MIC1_13 +704 0x1010 //TX_PREEQ_BIN_MIC1_14 +705 0x0200 //TX_PREEQ_BIN_MIC1_15 +706 0x0000 //TX_PREEQ_BIN_MIC1_16 +707 0x0000 //TX_PREEQ_BIN_MIC1_17 +708 0x0000 //TX_PREEQ_BIN_MIC1_18 +709 0x0000 //TX_PREEQ_BIN_MIC1_19 +710 0x0000 //TX_PREEQ_BIN_MIC1_20 +711 0x0000 //TX_PREEQ_BIN_MIC1_21 +712 0x0000 //TX_PREEQ_BIN_MIC1_22 +713 0x0000 //TX_PREEQ_BIN_MIC1_23 +714 0x0020 //TX_PREEQ_SUBNUM_MIC2 +715 0x4848 //TX_PREEQ_GAIN_MIC2_0 +716 0x4848 //TX_PREEQ_GAIN_MIC2_1 +717 0x4848 //TX_PREEQ_GAIN_MIC2_2 +718 0x4848 //TX_PREEQ_GAIN_MIC2_3 +719 0x4848 //TX_PREEQ_GAIN_MIC2_4 +720 0x4848 //TX_PREEQ_GAIN_MIC2_5 +721 0x4848 //TX_PREEQ_GAIN_MIC2_6 +722 0x4848 //TX_PREEQ_GAIN_MIC2_7 +723 0x4848 //TX_PREEQ_GAIN_MIC2_8 +724 0x4848 //TX_PREEQ_GAIN_MIC2_9 +725 0x4848 //TX_PREEQ_GAIN_MIC2_10 +726 0x4848 //TX_PREEQ_GAIN_MIC2_11 +727 0x4848 //TX_PREEQ_GAIN_MIC2_12 +728 0x4848 //TX_PREEQ_GAIN_MIC2_13 +729 0x4848 //TX_PREEQ_GAIN_MIC2_14 +730 0x4848 //TX_PREEQ_GAIN_MIC2_15 +731 0x4848 //TX_PREEQ_GAIN_MIC2_16 +732 0x4848 //TX_PREEQ_GAIN_MIC2_17 +733 0x4848 //TX_PREEQ_GAIN_MIC2_18 +734 0x4848 //TX_PREEQ_GAIN_MIC2_19 +735 0x4848 //TX_PREEQ_GAIN_MIC2_20 +736 0x4848 //TX_PREEQ_GAIN_MIC2_21 +737 0x4848 //TX_PREEQ_GAIN_MIC2_22 +738 0x4848 //TX_PREEQ_GAIN_MIC2_23 +739 0x0E10 //TX_PREEQ_BIN_MIC2_0 +740 0x1010 //TX_PREEQ_BIN_MIC2_1 +741 0x1010 //TX_PREEQ_BIN_MIC2_2 +742 0x1010 //TX_PREEQ_BIN_MIC2_3 +743 0x1010 //TX_PREEQ_BIN_MIC2_4 +744 0x1010 //TX_PREEQ_BIN_MIC2_5 +745 0x1010 //TX_PREEQ_BIN_MIC2_6 +746 0x1010 //TX_PREEQ_BIN_MIC2_7 +747 0x1010 //TX_PREEQ_BIN_MIC2_8 +748 0x1010 //TX_PREEQ_BIN_MIC2_9 +749 0x1010 //TX_PREEQ_BIN_MIC2_10 +750 0x1010 //TX_PREEQ_BIN_MIC2_11 +751 0x1010 //TX_PREEQ_BIN_MIC2_12 +752 0x1010 //TX_PREEQ_BIN_MIC2_13 +753 0x1010 //TX_PREEQ_BIN_MIC2_14 +754 0x0200 //TX_PREEQ_BIN_MIC2_15 +755 0x0000 //TX_PREEQ_BIN_MIC2_16 +756 0x0000 //TX_PREEQ_BIN_MIC2_17 +757 0x0000 //TX_PREEQ_BIN_MIC2_18 +758 0x0000 //TX_PREEQ_BIN_MIC2_19 +759 0x0000 //TX_PREEQ_BIN_MIC2_20 +760 0x0000 //TX_PREEQ_BIN_MIC2_21 +761 0x0000 //TX_PREEQ_BIN_MIC2_22 +762 0x0000 //TX_PREEQ_BIN_MIC2_23 +763 0x0006 //TX_MASKING_ABILITY +764 0x2000 //TX_NND_WEIGHT +765 0x0060 //TX_MIC_CALIBRATION_0 +766 0x0060 //TX_MIC_CALIBRATION_1 +767 0x0070 //TX_MIC_CALIBRATION_2 +768 0x0070 //TX_MIC_CALIBRATION_3 +769 0x0050 //TX_MIC_PWR_BIAS_0 +770 0x0040 //TX_MIC_PWR_BIAS_1 +771 0x0040 //TX_MIC_PWR_BIAS_2 +772 0x0040 //TX_MIC_PWR_BIAS_3 +773 0x0009 //TX_GAIN_LIMIT_0 +774 0x000F //TX_GAIN_LIMIT_1 +775 0x000F //TX_GAIN_LIMIT_2 +776 0x000F //TX_GAIN_LIMIT_3 +777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN +778 0x7FDE //TX_BVE_VAD0_ALPHAUP +779 0x7F3A //TX_BVE_VAD0_ALPHADOWN +780 0x2000 //TX_BVE_GAINWEIGHT_NOFEVADLI +781 0x7F5B //TX_BVE_FEVADLI_ALPHA +782 0x7F19 //TX_BVE_NOVAD0_ALPHAUP +783 0x0C00 //TX_TDDRC_ALPHA_UP_01 +784 0x0C00 //TX_TDDRC_ALPHA_UP_02 +785 0x0C00 //TX_TDDRC_ALPHA_UP_03 +786 0x0C00 //TX_TDDRC_ALPHA_UP_04 +787 0x7EB8 //TX_TDDRC_ALPHA_DWN_01 +788 0x7EB8 //TX_TDDRC_ALPHA_DWN_02 +789 0x7EB8 //TX_TDDRC_ALPHA_DWN_03 +790 0x7EB8 //TX_TDDRC_ALPHA_DWN_04 +791 0x7FFF //TX_TDDRC_TD_DRC_LIMIT +792 0x2000 //TX_TDDRC_POST_LIMIT_GAIN +793 0x0000 //TX_TDDRC_RESRV_0 +794 0x0000 //TX_TDDRC_RESRV_1 +795 0x0018 //TX_FDDRC_BAND_MARGIN_0 +796 0x0030 //TX_FDDRC_BAND_MARGIN_1 +797 0x0050 //TX_FDDRC_BAND_MARGIN_2 +798 0x0080 //TX_FDDRC_BAND_MARGIN_3 +799 0x0007 //TX_FDDRC_BLOCK_EXP +800 0x5000 //TX_FDDRC_THRD_2_0 +801 0x5000 //TX_FDDRC_THRD_2_1 +802 0x5000 //TX_FDDRC_THRD_2_2 +803 0x5000 //TX_FDDRC_THRD_2_3 +804 0x6400 //TX_FDDRC_THRD_3_0 +805 0x6400 //TX_FDDRC_THRD_3_1 +806 0x6400 //TX_FDDRC_THRD_3_2 +807 0x6400 //TX_FDDRC_THRD_3_3 +808 0x2000 //TX_FDDRC_SLANT_0_0 +809 0x2000 //TX_FDDRC_SLANT_0_1 +810 0x2000 //TX_FDDRC_SLANT_0_2 +811 0x2000 //TX_FDDRC_SLANT_0_3 +812 0x5333 //TX_FDDRC_SLANT_1_0 +813 0x5333 //TX_FDDRC_SLANT_1_1 +814 0x5333 //TX_FDDRC_SLANT_1_2 +815 0x5333 //TX_FDDRC_SLANT_1_3 +816 0x0000 //TX_DEADMIC_SILENCE_TH +817 0x0000 //TX_MIC_DEGRADE_TH +818 0x0000 //TX_DEADMIC_CNT +819 0x0000 //TX_MIC_DEGRADE_CNT +820 0x0000 //TX_FDDRC_RESRV_4 +821 0x0000 //TX_FDDRC_RESRV_5 +822 0x0000 //TX_FDDRC_RESRV_6 +823 0x7FFF //TX_KS_NOISEPASTE_FACTOR +824 0x0001 //TX_KS_CONFIG +825 0x7FFF //TX_KS_GAIN_MIN +826 0x0000 //TX_KS_RESRV_0 +827 0x0000 //TX_KS_RESRV_1 +828 0x0000 //TX_KS_RESRV_2 +829 0x7C00 //TX_LAMBDA_PKA_FP +830 0x2000 //TX_TPKA_FP +831 0x0080 //TX_MIN_G_FP +832 0x2000 //TX_MAX_G_FP +833 0x4848 //TX_FFP_FP_K_METAL +834 0x4000 //TX_A_POST_FLT_FP +835 0x0F5C //TX_RTO_OUTBEAM_TH +836 0x4CCD //TX_TPKA_FP_THD +837 0x0000 //TX_MAX_G_FP_BLK +838 0x0000 //TX_FFP_FADEIN +839 0x0000 //TX_FFP_FADEOUT +840 0x0000 //TX_WHISPERCTH +841 0x0000 //TX_WHISPERHOLDT +842 0x0000 //TX_WHISP_ENTHH +843 0x0000 //TX_WHISP_ENTHL +844 0x0000 //TX_WHISP_RTOTH +845 0x0000 //TX_WHISP_RTOTH2 +846 0x0000 //TX_MUTE_PERIOD +847 0x0000 //TX_FADE_IN_PERIOD +848 0x0100 //TX_FFP_RESRV_2 +849 0x0020 //TX_FFP_RESRV_3 +850 0x0000 //TX_FFP_RESRV_4 +851 0x0000 //TX_FFP_RESRV_5 +852 0x0000 //TX_FFP_RESRV_6 +853 0x0000 //TX_FILTINDX +854 0x0001 //TX_TDDRC_THRD_0 +855 0x0001 //TX_TDDRC_THRD_1 +856 0x1900 //TX_TDDRC_THRD_2 +857 0x1900 //TX_TDDRC_THRD_3 +858 0x3000 //TX_TDDRC_SLANT_0 +859 0x7B00 //TX_TDDRC_SLANT_1 +860 0x0C00 //TX_TDDRC_ALPHA_UP_00 +861 0x7EB8 //TX_TDDRC_ALPHA_DWN_00 +862 0x0000 //TX_TDDRC_HMNC_FLAG +863 0x199A //TX_TDDRC_HMNC_GAIN +864 0x0000 //TX_TDDRC_SMT_FLAG +865 0x0CCD //TX_TDDRC_SMT_W +866 0x0200 //TX_TDDRC_DRC_GAIN +867 0x7FFF //TX_TDDRC_LMT_THRD +868 0x0000 //TX_TDDRC_LMT_ALPHA +869 0x0000 //TX_TFMASKLTH +870 0x0000 //TX_TFMASKLTHL +871 0x0CCD //TX_TFMASKHTH +872 0x0CCD //TX_TFMASKLTH_BINVAD +873 0xF333 //TX_TFMASKLTH_NS_EST +874 0x2CCD //TX_TFMASKLTH_DOA +875 0xECCD //TX_TFMASKTH_BLESSCUT +876 0x1000 //TX_B_LESSCUT_RTO_MASK +877 0x3800 //TX_SB_RHO_MEAN_TH_ABN +878 0x2000 //TX_B_POST_FLT_MASK +879 0x0000 //TX_B_POST_FLT_MASK1 +880 0x5333 //TX_GAIN_WIND_MASK +881 0x7FFF //TX_TFMASK_BFSTRICT_MUSIC +882 0x0000 //TX_TFMASK_BFSTRICT_NOMUSIC +883 0x7333 //TX_FASTNS_OUTIN_TH +884 0x0CCD //TX_FASTNS_TFMASK_TH +885 0x0CCD //TX_FASTNS_TFMASKBIN_TH1 +886 0x0CCD //TX_FASTNS_TFMASKBIN_TH2 +887 0x0CCD //TX_FASTNS_TFMASKBIN_TH3 +888 0x0028 //TX_FASTNS_ARSPC_TH +889 0xC000 //TX_FASTNS_MASK5_TH +890 0x4848 //TX_POSTSSA_MIN_G_VR_MASK +891 0x7000 //TX_A_LESSCUT_RTO_MASK +892 0x1770 //TX_FASTNS_NOISETH +893 0xC000 //TX_FASTNS_SSA_THLFL +894 0xC000 //TX_FASTNS_SSA_THHFL +895 0xCCCC //TX_FASTNS_SSA_THLFH +896 0xD999 //TX_FASTNS_SSA_THHFH +897 0x0000 //TX_SENDFUNC_REG_MICMUTE +898 0x0000 //TX_SENDFUNC_REG_MICMUTE1 +899 0x0000 //TX_MICMUTE_RATIO_THR +900 0x0000 //TX_MICMUTE_AMP_THR +901 0x0000 //TX_MICMUTE_HPF_IND +902 0x0000 //TX_MICMUTE_LOG_EYR_TH +903 0x0000 //TX_MICMUTE_CVG_TIME +904 0x0000 //TX_MICMUTE_RELEASE_TIME +905 0x0000 //TX_MIC_VOLUME_MIC0MUTE +906 0x0000 //TX_MICMUTE_EPD_OFFSET_0 +907 0x0000 //TX_MICMUTE_FRQ_AEC_L +908 0x0000 //TX_MICMUTE_EAD_THR +909 0x0000 //TX_MICMUTE_LAMBDA_CB_NLE +910 0x0000 //TX_MICMUTE_LAMBDA_RE_EST +911 0x0000 //TX_DTD_THR1_MICMUTE_0 +912 0x0000 //TX_DTD_THR1_MICMUTE_1 +913 0x0000 //TX_DTD_THR1_MICMUTE_2 +914 0x0000 //TX_DTD_THR1_MICMUTE_3 +915 0x0000 //TX_DTD_THR2_MICMUTE_0 +916 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_0 +917 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_1 +918 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_2 +919 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_3 +920 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_4 +921 0x0000 //TX_MICMUTE_C_POST_FLT +922 0x0000 //TX_MICMUTE_DT_CUT_K +923 0x0000 //TX_MICMUTE_DT_CUT_THR +924 0x0000 //TX_MICMUTE_DT_CUT_K2 +925 0x0000 //TX_MICMUTE_DT_CUT_THR2 +926 0x0000 //TX_MICMUTE_DT2_HOLD_N +927 0x0000 //TX_MICMUTE_RATIODTH_THCUT +928 0x0000 //TX_MICMUTE_B_POST_FLT_ECHOL +929 0x0000 //TX_MICMUTE_B_POST_FLT_ECHOH +930 0x0000 //TX_MICMUTE_C_POST_FLT_MASK +931 0x0000 //TX_MICMUTE_RATIODTL_CUT_TH +932 0x0000 //TX_MICMUTE_DT_CUT_K1 +933 0x0000 //TX_MICMUTE_N2_SN_EST +934 0x0000 //TX_MICMUTE_THR_SN_EST_0 +935 0x0000 //TX_MICMUTE_MIN_G_CTRL_0 +936 0x0000 //TX_MICMUTE_A_POST_FILT_S_0 +937 0x0000 //TX_MICMUTE_B_POST_FILT_0 +938 0x0000 //TX_MIC1RUB_AMP_THR +939 0x0000 //TX_MIC1MUTE_RATIO_THR +940 0x0000 //TX_MIC1MUTE_AMP_THR +941 0x0000 //TX_MIC1MUTE_CVG_TIME +942 0x0000 //TX_MIC1MUTE_RELEASE_TIME +943 0x0000 //TX_AMS_RESRV_01 +944 0x0000 //TX_AMS_RESRV_02 +945 0x0000 //TX_AMS_RESRV_03 +946 0x0000 //TX_AMS_RESRV_04 +947 0x0000 //TX_AMS_RESRV_05 +948 0x0000 //TX_AMS_RESRV_06 +949 0x0000 //TX_AMS_RESRV_07 +950 0x0000 //TX_AMS_RESRV_08 +951 0x0000 //TX_AMS_RESRV_09 +952 0x0000 //TX_AMS_RESRV_10 +953 0x0000 //TX_AMS_RESRV_11 +954 0x0000 //TX_AMS_RESRV_12 +955 0x0000 //TX_AMS_RESRV_13 +956 0x0000 //TX_AMS_RESRV_14 +957 0x0000 //TX_AMS_RESRV_15 +958 0x0000 //TX_AMS_RESRV_16 +959 0x0000 //TX_AMS_RESRV_17 +960 0x0000 //TX_AMS_RESRV_18 +961 0x0000 //TX_AMS_RESRV_19 +#RX +0 0x2064 //RX_RECVFUNC_MODE_0 +1 0x0000 //RX_RECVFUNC_MODE_1 +2 0x0004 //RX_SAMPLINGFREQ_SIG +3 0x0004 //RX_SAMPLINGFREQ_PROC +4 0x000A //RX_FRAME_SZ +5 0x0000 //RX_DELAY_OPT +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +10 0x0800 //RX_PGA +11 0x7FFF //RX_A_HP +12 0x4000 //RX_B_PE +13 0x7800 //RX_THR_PITCH_DET_0 +14 0x7000 //RX_THR_PITCH_DET_1 +15 0x6000 //RX_THR_PITCH_DET_2 +16 0x0008 //RX_PITCH_BFR_LEN +17 0x0003 //RX_SBD_PITCH_DET +18 0x0100 //RX_PP_RESRV_0 +19 0x0020 //RX_PP_RESRV_1 +20 0x0500 //RX_N_SN_EST +21 0x000C //RX_N2_SN_EST +22 0x000A //RX_NS_LVL_CTRL +23 0xF600 //RX_THR_SN_EST +24 0x7000 //RX_LAMBDA_PFILT +25 0x000A //RX_FENS_RESRV_0 +26 0x0190 //RX_FENS_RESRV_1 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +30 0x0002 //RX_EXTRA_NS_L +31 0x0800 //RX_EXTRA_NS_A +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +35 0x199A //RX_A_POST_FLT +36 0x0000 //RX_LMT_THRD +37 0x4000 //RX_LMT_ALPHA +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0304 //RX_FDEQ_BIN_2 +66 0x0405 //RX_FDEQ_BIN_3 +67 0x0607 //RX_FDEQ_BIN_4 +68 0x0809 //RX_FDEQ_BIN_5 +69 0x0A0B //RX_FDEQ_BIN_6 +70 0x0C0D //RX_FDEQ_BIN_7 +71 0x0E0F //RX_FDEQ_BIN_8 +72 0x1011 //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1618 //RX_FDEQ_BIN_11 +75 0x1C1C //RX_FDEQ_BIN_12 +76 0x2020 //RX_FDEQ_BIN_13 +77 0x2020 //RX_FDEQ_BIN_14 +78 0x2011 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +111 0x0000 //RX_FILTINDX +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +125 0x7C00 //RX_LAMBDA_PKA_FP +126 0x2000 //RX_TPKA_FP +127 0x2000 //RX_MIN_G_FP +128 0x0080 //RX_MAX_G_FP +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +131 0x0000 //RX_MAXLEVEL_CNG +132 0x3000 //RX_BWE_UV_TH +133 0x3000 //RX_BWE_UV_TH2 +134 0x1800 //RX_BWE_UV_TH3 +135 0x1000 //RX_BWE_V_TH +136 0x04CD //RX_BWE_GAIN1_V_TH1 +137 0x0F33 //RX_BWE_GAIN1_V_TH2 +138 0x7333 //RX_BWE_UV_EQ +139 0x199A //RX_BWE_V_EQ +140 0x7333 //RX_BWE_TONE_TH +141 0x0004 //RX_BWE_UV_HOLD_T +142 0x6CCD //RX_BWE_GAIN2_ALPHA +143 0x799A //RX_BWE_GAIN3_ALPHA +144 0x001E //RX_BWE_CUTOFF +145 0x3000 //RX_BWE_GAINFILL +146 0x3200 //RX_BWE_MAXTH_TONE +147 0x2000 //RX_BWE_EQ_0 +148 0x2000 //RX_BWE_EQ_1 +149 0x2000 //RX_BWE_EQ_2 +150 0x2000 //RX_BWE_EQ_3 +151 0x2000 //RX_BWE_EQ_4 +152 0x2000 //RX_BWE_EQ_5 +153 0x2000 //RX_BWE_EQ_6 +154 0x0000 //RX_BWE_RESRV_0 +155 0x0000 //RX_BWE_RESRV_1 +156 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0304 //RX_FDEQ_BIN_2 +66 0x0405 //RX_FDEQ_BIN_3 +67 0x0607 //RX_FDEQ_BIN_4 +68 0x0809 //RX_FDEQ_BIN_5 +69 0x0A0B //RX_FDEQ_BIN_6 +70 0x0C0D //RX_FDEQ_BIN_7 +71 0x0E0F //RX_FDEQ_BIN_8 +72 0x1011 //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1618 //RX_FDEQ_BIN_11 +75 0x1C1C //RX_FDEQ_BIN_12 +76 0x2020 //RX_FDEQ_BIN_13 +77 0x2020 //RX_FDEQ_BIN_14 +78 0x2011 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0304 //RX_FDEQ_BIN_2 +66 0x0405 //RX_FDEQ_BIN_3 +67 0x0607 //RX_FDEQ_BIN_4 +68 0x0809 //RX_FDEQ_BIN_5 +69 0x0A0B //RX_FDEQ_BIN_6 +70 0x0C0D //RX_FDEQ_BIN_7 +71 0x0E0F //RX_FDEQ_BIN_8 +72 0x1011 //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1618 //RX_FDEQ_BIN_11 +75 0x1C1C //RX_FDEQ_BIN_12 +76 0x2020 //RX_FDEQ_BIN_13 +77 0x2020 //RX_FDEQ_BIN_14 +78 0x2011 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0304 //RX_FDEQ_BIN_2 +66 0x0405 //RX_FDEQ_BIN_3 +67 0x0607 //RX_FDEQ_BIN_4 +68 0x0809 //RX_FDEQ_BIN_5 +69 0x0A0B //RX_FDEQ_BIN_6 +70 0x0C0D //RX_FDEQ_BIN_7 +71 0x0E0F //RX_FDEQ_BIN_8 +72 0x1011 //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1618 //RX_FDEQ_BIN_11 +75 0x1C1C //RX_FDEQ_BIN_12 +76 0x2020 //RX_FDEQ_BIN_13 +77 0x2020 //RX_FDEQ_BIN_14 +78 0x2011 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0304 //RX_FDEQ_BIN_2 +66 0x0405 //RX_FDEQ_BIN_3 +67 0x0607 //RX_FDEQ_BIN_4 +68 0x0809 //RX_FDEQ_BIN_5 +69 0x0A0B //RX_FDEQ_BIN_6 +70 0x0C0D //RX_FDEQ_BIN_7 +71 0x0E0F //RX_FDEQ_BIN_8 +72 0x1011 //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1618 //RX_FDEQ_BIN_11 +75 0x1C1C //RX_FDEQ_BIN_12 +76 0x2020 //RX_FDEQ_BIN_13 +77 0x2020 //RX_FDEQ_BIN_14 +78 0x2011 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0304 //RX_FDEQ_BIN_2 +66 0x0405 //RX_FDEQ_BIN_3 +67 0x0607 //RX_FDEQ_BIN_4 +68 0x0809 //RX_FDEQ_BIN_5 +69 0x0A0B //RX_FDEQ_BIN_6 +70 0x0C0D //RX_FDEQ_BIN_7 +71 0x0E0F //RX_FDEQ_BIN_8 +72 0x1011 //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1618 //RX_FDEQ_BIN_11 +75 0x1C1C //RX_FDEQ_BIN_12 +76 0x2020 //RX_FDEQ_BIN_13 +77 0x2020 //RX_FDEQ_BIN_14 +78 0x2011 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0304 //RX_FDEQ_BIN_2 +66 0x0405 //RX_FDEQ_BIN_3 +67 0x0607 //RX_FDEQ_BIN_4 +68 0x0809 //RX_FDEQ_BIN_5 +69 0x0A0B //RX_FDEQ_BIN_6 +70 0x0C0D //RX_FDEQ_BIN_7 +71 0x0E0F //RX_FDEQ_BIN_8 +72 0x1011 //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1618 //RX_FDEQ_BIN_11 +75 0x1C1C //RX_FDEQ_BIN_12 +76 0x2020 //RX_FDEQ_BIN_13 +77 0x2020 //RX_FDEQ_BIN_14 +78 0x2011 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0304 //RX_FDEQ_BIN_2 +66 0x0405 //RX_FDEQ_BIN_3 +67 0x0607 //RX_FDEQ_BIN_4 +68 0x0809 //RX_FDEQ_BIN_5 +69 0x0A0B //RX_FDEQ_BIN_6 +70 0x0C0D //RX_FDEQ_BIN_7 +71 0x0E0F //RX_FDEQ_BIN_8 +72 0x1011 //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1618 //RX_FDEQ_BIN_11 +75 0x1C1C //RX_FDEQ_BIN_12 +76 0x2020 //RX_FDEQ_BIN_13 +77 0x2020 //RX_FDEQ_BIN_14 +78 0x2011 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#RX 2 +157 0x0064 //RX_RECVFUNC_MODE_0 +158 0x0000 //RX_RECVFUNC_MODE_1 +159 0x0004 //RX_SAMPLINGFREQ_SIG +160 0x0004 //RX_SAMPLINGFREQ_PROC +161 0x000A //RX_FRAME_SZ +162 0x0000 //RX_DELAY_OPT +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +167 0x0800 //RX_PGA +168 0x7FFF //RX_A_HP +169 0x4000 //RX_B_PE +170 0x7800 //RX_THR_PITCH_DET_0 +171 0x7000 //RX_THR_PITCH_DET_1 +172 0x6000 //RX_THR_PITCH_DET_2 +173 0x0008 //RX_PITCH_BFR_LEN +174 0x0003 //RX_SBD_PITCH_DET +175 0x0100 //RX_PP_RESRV_0 +176 0x0020 //RX_PP_RESRV_1 +177 0x0500 //RX_N_SN_EST +178 0x000C //RX_N2_SN_EST +179 0x000A //RX_NS_LVL_CTRL +180 0xF600 //RX_THR_SN_EST +181 0x7000 //RX_LAMBDA_PFILT +182 0x000A //RX_FENS_RESRV_0 +183 0x0190 //RX_FENS_RESRV_1 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +187 0x0002 //RX_EXTRA_NS_L +188 0x0800 //RX_EXTRA_NS_A +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +192 0x199A //RX_A_POST_FLT +193 0x0000 //RX_LMT_THRD +194 0x4000 //RX_LMT_ALPHA +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0304 //RX_FDEQ_BIN_2 +223 0x0405 //RX_FDEQ_BIN_3 +224 0x0607 //RX_FDEQ_BIN_4 +225 0x0809 //RX_FDEQ_BIN_5 +226 0x0A0B //RX_FDEQ_BIN_6 +227 0x0C0D //RX_FDEQ_BIN_7 +228 0x0E0F //RX_FDEQ_BIN_8 +229 0x1011 //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1618 //RX_FDEQ_BIN_11 +232 0x1C1C //RX_FDEQ_BIN_12 +233 0x2020 //RX_FDEQ_BIN_13 +234 0x2020 //RX_FDEQ_BIN_14 +235 0x2011 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +268 0x0000 //RX_FILTINDX +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +282 0x7C00 //RX_LAMBDA_PKA_FP +283 0x2000 //RX_TPKA_FP +284 0x2000 //RX_MIN_G_FP +285 0x0080 //RX_MAX_G_FP +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +288 0x0000 //RX_MAXLEVEL_CNG +289 0x3000 //RX_BWE_UV_TH +290 0x3000 //RX_BWE_UV_TH2 +291 0x1800 //RX_BWE_UV_TH3 +292 0x1000 //RX_BWE_V_TH +293 0x04CD //RX_BWE_GAIN1_V_TH1 +294 0x0F33 //RX_BWE_GAIN1_V_TH2 +295 0x7333 //RX_BWE_UV_EQ +296 0x199A //RX_BWE_V_EQ +297 0x7333 //RX_BWE_TONE_TH +298 0x0004 //RX_BWE_UV_HOLD_T +299 0x6CCD //RX_BWE_GAIN2_ALPHA +300 0x799A //RX_BWE_GAIN3_ALPHA +301 0x001E //RX_BWE_CUTOFF +302 0x3000 //RX_BWE_GAINFILL +303 0x3200 //RX_BWE_MAXTH_TONE +304 0x2000 //RX_BWE_EQ_0 +305 0x2000 //RX_BWE_EQ_1 +306 0x2000 //RX_BWE_EQ_2 +307 0x2000 //RX_BWE_EQ_3 +308 0x2000 //RX_BWE_EQ_4 +309 0x2000 //RX_BWE_EQ_5 +310 0x2000 //RX_BWE_EQ_6 +311 0x0000 //RX_BWE_RESRV_0 +312 0x0000 //RX_BWE_RESRV_1 +313 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0304 //RX_FDEQ_BIN_2 +223 0x0405 //RX_FDEQ_BIN_3 +224 0x0607 //RX_FDEQ_BIN_4 +225 0x0809 //RX_FDEQ_BIN_5 +226 0x0A0B //RX_FDEQ_BIN_6 +227 0x0C0D //RX_FDEQ_BIN_7 +228 0x0E0F //RX_FDEQ_BIN_8 +229 0x1011 //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1618 //RX_FDEQ_BIN_11 +232 0x1C1C //RX_FDEQ_BIN_12 +233 0x2020 //RX_FDEQ_BIN_13 +234 0x2020 //RX_FDEQ_BIN_14 +235 0x2011 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0304 //RX_FDEQ_BIN_2 +223 0x0405 //RX_FDEQ_BIN_3 +224 0x0607 //RX_FDEQ_BIN_4 +225 0x0809 //RX_FDEQ_BIN_5 +226 0x0A0B //RX_FDEQ_BIN_6 +227 0x0C0D //RX_FDEQ_BIN_7 +228 0x0E0F //RX_FDEQ_BIN_8 +229 0x1011 //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1618 //RX_FDEQ_BIN_11 +232 0x1C1C //RX_FDEQ_BIN_12 +233 0x2020 //RX_FDEQ_BIN_13 +234 0x2020 //RX_FDEQ_BIN_14 +235 0x2011 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0304 //RX_FDEQ_BIN_2 +223 0x0405 //RX_FDEQ_BIN_3 +224 0x0607 //RX_FDEQ_BIN_4 +225 0x0809 //RX_FDEQ_BIN_5 +226 0x0A0B //RX_FDEQ_BIN_6 +227 0x0C0D //RX_FDEQ_BIN_7 +228 0x0E0F //RX_FDEQ_BIN_8 +229 0x1011 //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1618 //RX_FDEQ_BIN_11 +232 0x1C1C //RX_FDEQ_BIN_12 +233 0x2020 //RX_FDEQ_BIN_13 +234 0x2020 //RX_FDEQ_BIN_14 +235 0x2011 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0304 //RX_FDEQ_BIN_2 +223 0x0405 //RX_FDEQ_BIN_3 +224 0x0607 //RX_FDEQ_BIN_4 +225 0x0809 //RX_FDEQ_BIN_5 +226 0x0A0B //RX_FDEQ_BIN_6 +227 0x0C0D //RX_FDEQ_BIN_7 +228 0x0E0F //RX_FDEQ_BIN_8 +229 0x1011 //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1618 //RX_FDEQ_BIN_11 +232 0x1C1C //RX_FDEQ_BIN_12 +233 0x2020 //RX_FDEQ_BIN_13 +234 0x2020 //RX_FDEQ_BIN_14 +235 0x2011 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0304 //RX_FDEQ_BIN_2 +223 0x0405 //RX_FDEQ_BIN_3 +224 0x0607 //RX_FDEQ_BIN_4 +225 0x0809 //RX_FDEQ_BIN_5 +226 0x0A0B //RX_FDEQ_BIN_6 +227 0x0C0D //RX_FDEQ_BIN_7 +228 0x0E0F //RX_FDEQ_BIN_8 +229 0x1011 //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1618 //RX_FDEQ_BIN_11 +232 0x1C1C //RX_FDEQ_BIN_12 +233 0x2020 //RX_FDEQ_BIN_13 +234 0x2020 //RX_FDEQ_BIN_14 +235 0x2011 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0304 //RX_FDEQ_BIN_2 +223 0x0405 //RX_FDEQ_BIN_3 +224 0x0607 //RX_FDEQ_BIN_4 +225 0x0809 //RX_FDEQ_BIN_5 +226 0x0A0B //RX_FDEQ_BIN_6 +227 0x0C0D //RX_FDEQ_BIN_7 +228 0x0E0F //RX_FDEQ_BIN_8 +229 0x1011 //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1618 //RX_FDEQ_BIN_11 +232 0x1C1C //RX_FDEQ_BIN_12 +233 0x2020 //RX_FDEQ_BIN_13 +234 0x2020 //RX_FDEQ_BIN_14 +235 0x2011 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0304 //RX_FDEQ_BIN_2 +223 0x0405 //RX_FDEQ_BIN_3 +224 0x0607 //RX_FDEQ_BIN_4 +225 0x0809 //RX_FDEQ_BIN_5 +226 0x0A0B //RX_FDEQ_BIN_6 +227 0x0C0D //RX_FDEQ_BIN_7 +228 0x0E0F //RX_FDEQ_BIN_8 +229 0x1011 //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1618 //RX_FDEQ_BIN_11 +232 0x1C1C //RX_FDEQ_BIN_12 +233 0x2020 //RX_FDEQ_BIN_13 +234 0x2020 //RX_FDEQ_BIN_14 +235 0x2011 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 + +#CASE_NAME BLUETOOTH-BTNB_NREC-VOICE_GENERIC-NB +#PARAM_MODE FULL +#PARAM_TYPE TX+2RX +#TOTAL_CUSTOM_STEP 7+7 +#TX +0 0x0008 //TX_OPERATION_MODE_0 +1 0x0008 //TX_OPERATION_MODE_1 +2 0x0033 //TX_PATCH_REG +3 0x2A68 //TX_SENDFUNC_MODE_0 +4 0x0001 //TX_SENDFUNC_MODE_1 +5 0x0001 //TX_NUM_MIC +6 0x0000 //TX_SAMPLINGFREQ_SIG +7 0x0000 //TX_SAMPLINGFREQ_PROC +8 0x000A //TX_FRAME_SZ_SIG +9 0x000A //TX_FRAME_SZ +10 0x0000 //TX_DELAY_OPT +11 0x0028 //TX_MAX_TAIL_LENGTH +12 0x0001 //TX_NUM_LOUTCHN +13 0x0001 //TX_MAXNUM_AECREF +14 0x0000 //TX_DBG_FUNC_REG +15 0x0000 //TX_DBG_FUNC_REG1 +16 0x0000 //TX_SYS_RESRV_0 +17 0x0000 //TX_SYS_RESRV_1 +18 0x0000 //TX_SYS_RESRV_2 +19 0x0000 //TX_SYS_RESRV_3 +20 0x0000 //TX_DIST2REF0 +21 0x009B //TX_DIST2REF1 +22 0x0000 //TX_DIST2REF_02 +23 0x0000 //TX_DIST2REF_03 +24 0x0000 //TX_DIST2REF_04 +25 0x0000 //TX_DIST2REF_05 +26 0x0000 //TX_MMIC +27 0x0A13 //TX_PGA_0 +28 0x0800 //TX_PGA_1 +29 0x0800 //TX_PGA_2 +30 0x0000 //TX_PGA_3 +31 0x0000 //TX_PGA_4 +32 0x0000 //TX_PGA_5 +33 0x0000 //TX_MIC_PAIRS +34 0x0000 //TX_MIC_PAIRS_HS +35 0x0002 //TX_MICS_FOR_BF +36 0x0000 //TX_MIC_PAIRS_FORL1 +37 0x0002 //TX_MICS_OF_PAIR0 +38 0x0002 //TX_MICS_OF_PAIR1 +39 0x0002 //TX_MICS_OF_PAIR2 +40 0x0002 //TX_MICS_OF_PAIR3 +41 0x0000 //TX_MIC_DATA_SRC0 +42 0x0001 //TX_MIC_DATA_SRC1 +43 0x0002 //TX_MIC_DATA_SRC2 +44 0x0000 //TX_MIC_DATA_SRC3 +45 0x0000 //TX_MIC_PAIR_CH_04 +46 0x0000 //TX_MIC_PAIR_CH_05 +47 0x0000 //TX_MIC_PAIR_CH_10 +48 0x0000 //TX_MIC_PAIR_CH_11 +49 0x0000 //TX_MIC_PAIR_CH_12 +50 0x0000 //TX_MIC_PAIR_CH_13 +51 0x0000 //TX_MIC_PAIR_CH_14 +52 0x05DC //TX_HD_BIN_MASK +53 0x0010 //TX_HD_SUBAND_MASK +54 0x19A1 //TX_HD_FRAME_AVG_MASK +55 0x0320 //TX_HD_MIN_FRQ +56 0x1000 //TX_HD_ALPHA_PSD +57 0x1100 //TX_T_PHPR1 +58 0x0000 //TX_T_PHPR2 +59 0x0000 //TX_T_PTPR +60 0x0000 //TX_T_PNPR +61 0x0000 //TX_T_PAPR1 +62 0xEE6C //TX_T_PSDVAT +63 0x0800 //TX_CNT +64 0x4000 //TX_ANTI_HOWL_GAIN +65 0x0001 //TX_MICFORBFMARK_0 +66 0x0001 //TX_MICFORBFMARK_1 +67 0x0001 //TX_MICFORBFMARK_2 +68 0x0001 //TX_MICFORBFMARK_3 +69 0x0001 //TX_MICFORBFMARK_4 +70 0x0001 //TX_MICFORBFMARK_5 +71 0x0000 //TX_DIST2REF_10 +72 0x3E00 //TX_DIST2REF_11 +73 0x0000 //TX_DIST2REF2 +74 0x0000 //TX_DIST2REF_13 +75 0x0000 //TX_DIST2REF_14 +76 0x0000 //TX_DIST2REF_15 +77 0x0000 //TX_DIST2REF_20 +78 0x0000 //TX_DIST2REF_21 +79 0x0000 //TX_DIST2REF_22 +80 0x0000 //TX_DIST2REF_23 +81 0x0000 //TX_DIST2REF_24 +82 0x0000 //TX_DIST2REF_25 +83 0x0000 //TX_DIST2REF_30 +84 0x0000 //TX_DIST2REF_31 +85 0x0000 //TX_DIST2REF_32 +86 0x0000 //TX_DIST2REF_33 +87 0x0000 //TX_DIST2REF_34 +88 0x0000 //TX_DIST2REF_35 +89 0x0000 //TX_MIC_LOC_00 +90 0x0000 //TX_MIC_LOC_01 +91 0x0000 //TX_MIC_LOC_02 +92 0x0000 //TX_MIC_LOC_03 +93 0x0000 //TX_MIC_LOC_04 +94 0x0000 //TX_MIC_LOC_05 +95 0x0000 //TX_MIC_LOC_10 +96 0x0000 //TX_MIC_LOC_11 +97 0x0000 //TX_MIC_LOC_12 +98 0x0000 //TX_MIC_LOC_13 +99 0x0000 //TX_MIC_LOC_14 +100 0x0000 //TX_MIC_LOC_15 +101 0x0000 //TX_MIC_LOC_20 +102 0x0000 //TX_MIC_LOC_21 +103 0x0000 //TX_MIC_LOC_22 +104 0x0000 //TX_MIC_LOC_23 +105 0x0000 //TX_MIC_LOC_24 +106 0x0000 //TX_MIC_LOC_25 +107 0x0200 //TX_MIC_REFBLK_VOLUME +108 0x0800 //TX_MIC_BLOCK_VOLUME +109 0x0000 //TX_INVERSE_MASK +110 0x0000 //TX_ADCS_MASK +111 0x04D0 //TX_ADCS_GAIN +112 0x4000 //TX_NFC_GAINFAC +113 0x0000 //TX_MAINMIC_BLKFACTOR +114 0x0000 //TX_REFMIC_BLKFACTOR +115 0x0000 //TX_BLMIC_BLKFACTOR +116 0x0000 //TX_BRMIC_BLKFACTOR +117 0x0031 //TX_MICBLK_START_BIN +118 0x0060 //TX_MICBLK_END_BIN +119 0x0015 //TX_MICBLK_FE_HOLD +120 0xFFF2 //TX_MICBLK_MR_EXP_TH +121 0xFFF2 //TX_MICBLK_LR_EXP_TH +122 0x0000 //TX_FENE_HOLD +123 0x4000 //TX_FE_ENER_TH_MTS +124 0x0004 //TX_FE_ENER_TH_EXP +125 0x6000 //TX_C_POST_FLT_MIC_MAINBLK +126 0x6000 //TX_C_POST_FLT_MIC_REFBLK +127 0x0010 //TX_MIC_BLOCK_N +128 0x7D83 //TX_A_HP +129 0x4000 //TX_B_PE +130 0x6800 //TX_THR_PITCH_DET_0 +131 0x6000 //TX_THR_PITCH_DET_1 +132 0x5800 //TX_THR_PITCH_DET_2 +133 0x0008 //TX_PITCH_BFR_LEN +134 0x0003 //TX_SBD_PITCH_DET +135 0x0050 //TX_TD_AEC_L +136 0x4000 //TX_MU0_UNP_TD_AEC +137 0x1000 //TX_MU0_PTD_TD_AEC +138 0x0000 //TX_PP_RESRV_0 +139 0x2A94 //TX_PP_RESRV_1 +140 0x55F0 //TX_PP_RESRV_2 +141 0x0000 //TX_PP_RESRV_3 +142 0x0000 //TX_PP_RESRV_4 +143 0x0000 //TX_PP_RESRV_5 +144 0x0000 //TX_PP_RESRV_6 +145 0x0000 //TX_PP_RESRV_7 +146 0x001E //TX_TAIL_LENGTH +147 0x0080 //TX_AEC_REF_GAIN_0 +148 0x0800 //TX_AEC_REF_GAIN_1 +149 0x0800 //TX_AEC_REF_GAIN_2 +150 0x7000 //TX_EAD_THR +151 0x0800 //TX_THR_RE_EST +152 0x0800 //TX_MIN_EQ_RE_EST_0 +153 0x0800 //TX_MIN_EQ_RE_EST_1 +154 0x0800 //TX_MIN_EQ_RE_EST_2 +155 0x0800 //TX_MIN_EQ_RE_EST_3 +156 0x0800 //TX_MIN_EQ_RE_EST_4 +157 0x0800 //TX_MIN_EQ_RE_EST_5 +158 0x0800 //TX_MIN_EQ_RE_EST_6 +159 0x0800 //TX_MIN_EQ_RE_EST_7 +160 0x0800 //TX_MIN_EQ_RE_EST_8 +161 0x0800 //TX_MIN_EQ_RE_EST_9 +162 0x0800 //TX_MIN_EQ_RE_EST_10 +163 0x0800 //TX_MIN_EQ_RE_EST_11 +164 0x0800 //TX_MIN_EQ_RE_EST_12 +165 0x4000 //TX_LAMBDA_RE_EST +166 0x2000 //TX_LAMBDA_CB_NLE +167 0x6000 //TX_C_POST_FLT +168 0x7000 //TX_GAIN_NP +169 0x00C8 //TX_SE_HOLD_N +170 0x00C8 //TX_DT_HOLD_N +171 0x03E8 //TX_DT2_HOLD_N +172 0x6666 //TX_AEC_RESRV_0 +173 0x0000 //TX_AEC_RESRV_1 +174 0x0014 //TX_AEC_RESRV_2 +175 0x0000 //TX_MIC_DELAY_LENGTH +176 0x0000 //TX_REF_DELAY_LENGTH +177 0x0000 //TX_ADD_LINEIN_GAINL +178 0x0000 //TX_ADD_LINEIN_GAINH +179 0x0000 //TX_MIN_EQ_RE_EST_14 +180 0x0000 //TX_DTD_THR1_8 +181 0x7FFF //TX_DTD_THR2_8 +182 0x0000 //TX_DTD_MIC_BLK2 +183 0x0008 //TX_FRQ_LIN_LEN +184 0x7FFF //TX_FRQ_AEC_LEN_RHO +185 0x6000 //TX_MU0_UNP_FRQ_AEC +186 0x4000 //TX_MU0_PTD_FRQ_AEC +187 0x000A //TX_MINENOISETH +188 0x0800 //TX_MU0_RE_EST +189 0x0001 //TX_AEC_NUM_CH +190 0x0000 //TX_BIGECHOATTENUATION_MAX +191 0x2000 //TX_A_POST_FLT_MICBLK +192 0x0000 //TX_BLKENERTH +193 0x0000 //TX_BLKENERHIGHTH +194 0x0000 //TX_NORMENERTH +195 0x0000 //TX_NORMENERHIGHTH +196 0x0000 //TX_NORMENERHIGHTHL +197 0x7800 //TX_DTD_THR1_0 +198 0x7000 //TX_DTD_THR1_1 +199 0x7FFF //TX_DTD_THR1_2 +200 0x7FFF //TX_DTD_THR1_3 +201 0x7FFF //TX_DTD_THR1_4 +202 0x7FFF //TX_DTD_THR1_5 +203 0x7FFF //TX_DTD_THR1_6 +204 0x7FFF //TX_DTD_THR2_0 +205 0x7FFF //TX_DTD_THR2_1 +206 0x7FFF //TX_DTD_THR2_2 +207 0x7FFF //TX_DTD_THR2_3 +208 0x7FFF //TX_DTD_THR2_4 +209 0x7FFF //TX_DTD_THR2_5 +210 0x7FFF //TX_DTD_THR2_6 +211 0x1000 //TX_DTD_THR3 +212 0x0000 //TX_SPK_CUT_K +213 0x0BB8 //TX_DT_CUT_K +214 0x0CCD //TX_DT_CUT_THR +215 0x04EB //TX_COMFORT_G +216 0x01F4 //TX_POWER_YOUT_TH +217 0x4000 //TX_FDPFGAINECHO +218 0x0000 //TX_DTD_HD_THR +219 0x0000 //TX_SPK_CUT_K_S +220 0x0000 //TX_DTD_MIC_BLK +221 0x0400 //TX_ADPT_STRICT_L +222 0x0200 //TX_ADPT_STRICT_H +223 0x0BB8 //TX_RATIO_DT_L_TH_LOW +224 0x3A98 //TX_RATIO_DT_H_TH_LOW +225 0x1770 //TX_RATIO_DT_L_TH_HIGH +226 0x4E20 //TX_RATIO_DT_H_TH_HIGH +227 0x09C4 //TX_RATIO_DT_L0_TH +228 0x0800 //TX_B_POST_FILT_ECHO_L +229 0x7FFF //TX_B_POST_FILT_ECHO_H +230 0x0200 //TX_MIN_G_CTRL_ECHO +231 0x7FFF //TX_B_LESSCUT_RTO_ECHO +232 0x0019 //TX_EPD_OFFSET_00 +233 0x0019 //TX_EPD_OFFST_01 +234 0x1388 //TX_RATIO_DT_L0_TH_HIGH +235 0x3A98 //TX_RATIO_DT_H_TH_CUT +236 0x7FFF //TX_MIN_EQ_RE_EST_13 +237 0x7FFF //TX_DTD_THR1_7 +238 0x7FFF //TX_DTD_THR2_7 +239 0x0800 //TX_DT_RESRV_7 +240 0x0800 //TX_DT_RESRV_8 +241 0x0000 //TX_DT_RESRV_9 +242 0xF400 //TX_THR_SN_EST_0 +243 0xF400 //TX_THR_SN_EST_1 +244 0xF600 //TX_THR_SN_EST_2 +245 0xF400 //TX_THR_SN_EST_3 +246 0xF400 //TX_THR_SN_EST_4 +247 0xF400 //TX_THR_SN_EST_5 +248 0xF400 //TX_THR_SN_EST_6 +249 0xF600 //TX_THR_SN_EST_7 +250 0x0000 //TX_DELTA_THR_SN_EST_0 +251 0x0200 //TX_DELTA_THR_SN_EST_1 +252 0x0200 //TX_DELTA_THR_SN_EST_2 +253 0x0200 //TX_DELTA_THR_SN_EST_3 +254 0x0200 //TX_DELTA_THR_SN_EST_4 +255 0x0200 //TX_DELTA_THR_SN_EST_5 +256 0x0000 //TX_DELTA_THR_SN_EST_6 +257 0x0200 //TX_DELTA_THR_SN_EST_7 +258 0x6000 //TX_LAMBDA_NN_EST_0 +259 0x4000 //TX_LAMBDA_NN_EST_1 +260 0x4000 //TX_LAMBDA_NN_EST_2 +261 0x4000 //TX_LAMBDA_NN_EST_3 +262 0x4000 //TX_LAMBDA_NN_EST_4 +263 0x4000 //TX_LAMBDA_NN_EST_5 +264 0x6000 //TX_LAMBDA_NN_EST_6 +265 0x4000 //TX_LAMBDA_NN_EST_7 +266 0x0400 //TX_N_SN_EST +267 0x001E //TX_INBEAM_T +268 0x0041 //TX_INBEAMHOLDT +269 0x2000 //TX_G_STRICT +270 0x2000 //TX_EQ_THR_BF +271 0x799A //TX_LAMBDA_EQ_BF +272 0x1000 //TX_NE_RTO_TH +273 0x0400 //TX_NE_RTO_TH_L +274 0x0800 //TX_MAINREFRTOH_TH_H +275 0x0800 //TX_MAINREFRTOH_TH_L +276 0x0800 //TX_MAINREFRTO_TH_H +277 0x0800 //TX_MAINREFRTO_TH_L +278 0x0200 //TX_MAINREFRTO_TH_EQ +279 0x1000 //TX_B_POST_FLT_0 +280 0x1000 //TX_B_POST_FLT_1 +281 0x000F //TX_NS_LVL_CTRL_0 +282 0x0011 //TX_NS_LVL_CTRL_1 +283 0x000F //TX_NS_LVL_CTRL_2 +284 0x000F //TX_NS_LVL_CTRL_3 +285 0x000F //TX_NS_LVL_CTRL_4 +286 0x000F //TX_NS_LVL_CTRL_5 +287 0x000F //TX_NS_LVL_CTRL_6 +288 0x0011 //TX_NS_LVL_CTRL_7 +289 0x000C //TX_MIN_GAIN_S_0 +290 0x000F //TX_MIN_GAIN_S_1 +291 0x000C //TX_MIN_GAIN_S_2 +292 0x000C //TX_MIN_GAIN_S_3 +293 0x000C //TX_MIN_GAIN_S_4 +294 0x000C //TX_MIN_GAIN_S_5 +295 0x000C //TX_MIN_GAIN_S_6 +296 0x000F //TX_MIN_GAIN_S_7 +297 0x7FFF //TX_NMOS_SUP +298 0x0000 //TX_NS_MAX_PRI_SNR_TH +299 0x0000 //TX_NMOS_SUP_MENSA +300 0x7FFF //TX_SNRI_SUP_0 +301 0x7FFF //TX_SNRI_SUP_1 +302 0x7FFF //TX_SNRI_SUP_2 +303 0x7FFF //TX_SNRI_SUP_3 +304 0x7FFF //TX_SNRI_SUP_4 +305 0x7FFF //TX_SNRI_SUP_5 +306 0x7FFF //TX_SNRI_SUP_6 +307 0x7FFF //TX_SNRI_SUP_7 +308 0x7FFF //TX_THR_LFNS +309 0x000E //TX_G_LFNS +310 0x09C4 //TX_GAIN0_NTH +311 0x000A //TX_MUSIC_MORENS +312 0x7FFF //TX_A_POST_FILT_0 +313 0x2000 //TX_A_POST_FILT_1 +314 0x4000 //TX_A_POST_FILT_S_0 +315 0x5000 //TX_A_POST_FILT_S_1 +316 0x5000 //TX_A_POST_FILT_S_2 +317 0x5000 //TX_A_POST_FILT_S_3 +318 0x5000 //TX_A_POST_FILT_S_4 +319 0x5000 //TX_A_POST_FILT_S_5 +320 0x4000 //TX_A_POST_FILT_S_6 +321 0x5000 //TX_A_POST_FILT_S_7 +322 0x1000 //TX_B_POST_FILT_0 +323 0x1000 //TX_B_POST_FILT_1 +324 0x1000 //TX_B_POST_FILT_2 +325 0x1000 //TX_B_POST_FILT_3 +326 0x1000 //TX_B_POST_FILT_4 +327 0x1000 //TX_B_POST_FILT_5 +328 0x1000 //TX_B_POST_FILT_6 +329 0x1000 //TX_B_POST_FILT_7 +330 0x7FFF //TX_B_LESSCUT_RTO_S_0 +331 0x7FFF //TX_B_LESSCUT_RTO_S_1 +332 0x7FFF //TX_B_LESSCUT_RTO_S_2 +333 0x7FFF //TX_B_LESSCUT_RTO_S_3 +334 0x7FFF //TX_B_LESSCUT_RTO_S_4 +335 0x7FFF //TX_B_LESSCUT_RTO_S_5 +336 0x7FFF //TX_B_LESSCUT_RTO_S_6 +337 0x7FFF //TX_B_LESSCUT_RTO_S_7 +338 0x7CCD //TX_LAMBDA_PFILT +339 0x7B00 //TX_LAMBDA_PFILT_S_0 +340 0x7B00 //TX_LAMBDA_PFILT_S_1 +341 0x7B00 //TX_LAMBDA_PFILT_S_2 +342 0x7B00 //TX_LAMBDA_PFILT_S_3 +343 0x7B00 //TX_LAMBDA_PFILT_S_4 +344 0x7B00 //TX_LAMBDA_PFILT_S_5 +345 0x7B00 //TX_LAMBDA_PFILT_S_6 +346 0x7B00 //TX_LAMBDA_PFILT_S_7 +347 0x0200 //TX_K_PEPPER +348 0x0800 //TX_A_PEPPER +349 0x1EAA //TX_K_PEPPER_HF +350 0x0800 //TX_A_PEPPER_HF +351 0x0001 //TX_HMNC_BST_FLG +352 0x0200 //TX_HMNC_BST_THR +353 0x0800 //TX_DT_BINVAD_TH_0 +354 0x0800 //TX_DT_BINVAD_TH_1 +355 0x0800 //TX_DT_BINVAD_TH_2 +356 0x0800 //TX_DT_BINVAD_TH_3 +357 0x1D4C //TX_DT_BINVAD_ENDF +358 0x0000 //TX_C_POST_FLT_DT +359 0x0CCD //TX_NS_B_POST_FLT_LESSCUT +360 0x0100 //TX_DT_BOOST +361 0x0000 //TX_BF_SGRAD_FLG +362 0x0005 //TX_BF_DVG_TH +363 0x001E //TX_SN_C_F +364 0x0000 //TX_K_APT +365 0x0001 //TX_NOISEDET +366 0x0190 //TX_NDETCT +367 0x0050 //TX_NOISE_TH_0 +368 0x7FFF //TX_NOISE_TH_0_2 +369 0x7FFF //TX_NOISE_TH_0_3 +370 0x07D0 //TX_NOISE_TH_1 +371 0x00C8 //TX_NOISE_TH_2 +372 0x3A98 //TX_NOISE_TH_3 +373 0x0FA0 //TX_NOISE_TH_4 +374 0x157C //TX_NOISE_TH_5 +375 0x7FFF //TX_NOISE_TH_5_2 +376 0x7FFF //TX_NOISE_TH_5_3 +377 0x7FFF //TX_NOISE_TH_5_4 +378 0x044C //TX_NOISE_TH_6 +379 0x0014 //TX_MINENOISE_TH +380 0x4000 //TX_MORENS_TFMASK_TH +381 0xFFEE //TX_DRC_QUIET_FLOOR +382 0x6000 //TX_RATIODTL_CUT_TH +383 0xFFF3 //TX_DT_CUT_K1 +384 0x0666 //TX_OUT_ENER_S_TH_CLEAN +385 0x0666 //TX_OUT_ENER_S_TH_LESSCLEAN +386 0x0333 //TX_OUT_ENER_S_TH_NOISY +387 0x019A //TX_OUT_ENER_TH_NOISE +388 0x0333 //TX_OUT_ENER_TH_SPEECH +389 0x2000 //TX_SN_NPB_GAIN +390 0x0000 //TX_NN_NPB_GAIN +391 0x0000 //TX_POST_MASK_SUP_HSNE +392 0x0000 //TX_TAIL_DET_TH +393 0x0000 //TX_B_LESSCUT_RTO_WTA +394 0x0000 //TX_MEL_G_R +395 0x0800 //TX_SUPHIGH_TH +396 0x00C8 //TX_MASK_G_R +397 0x0002 //TX_EXTRA_NS_L +398 0x0800 //TX_C_POST_FLT_MASK +399 0x0005 //TX_A_POST_FLT_WNS +400 0x0148 //TX_MIN_G_LOW300HZ +401 0x0002 //TX_MAXLEVEL_CNG +402 0x00B4 //TX_STN_NOISE_TH +403 0x4000 //TX_POST_MASK_SUP +404 0x7FFF //TX_POST_MASK_ADJUST +405 0x00C8 //TX_NS_ENOISE_MIC0_TH +406 0x0014 //TX_MINENOISE_MIC0_TH +407 0x012C //TX_MINENOISE_MIC0_S_TH +408 0x7FFF //TX_MIN_G_CTRL_SSNS +409 0x0000 //TX_METAL_RTO_THR +410 0x0000 //TX_NS_FP_K_METAL +411 0x7FFF //TX_NOISEDET_BOOST_TH +412 0x0000 //TX_NSMOOTH_TH +413 0x0000 //TX_NS_RESRV_8 +414 0x1800 //TX_RHO_UPB +415 0x0BB8 //TX_N_HOLD_HS +416 0x0050 //TX_N_RHO_BFR0 +417 0x7FFF //TX_LAMBDA_ARSP_EST +418 0x0100 //TX_EXTRA_GAIN_MICBLOCK +419 0x0CCD //TX_THR_STD_NSR +420 0x019A //TX_THR_STD_PLH +421 0x2AF8 //TX_N_HOLD_STD +422 0x0066 //TX_THR_STD_RHO +423 0x2000 //TX_BF_RESET_THR_HS +424 0x09C4 //TX_SB_RTO_MEAN_TH +425 0x0000 //TX_SB_RHO_MEAN_TH_NTALK +426 0x3800 //TX_SB_RTO_MEAN_TH_ABN +427 0x2EE0 //TX_SB_RTO_MEAN_TH_RUB +428 0x0000 //TX_WTA_EN_RTO_TH +429 0x0000 //TX_TOP_ENER_TH_F +430 0x0000 //TX_DESIRED_TALK_HOLDT +431 0x0800 //TX_MIC_BLOCK_FACTOR +432 0x0000 //TX_NSEST_BFRLRNRDC +433 0x0000 //TX_THR_POST_FLT_HS +434 0x0010 //TX_HS_VAD_BIN +435 0x2666 //TX_THR_VAD_HS +436 0x2CCD //TX_MEAN_RTO_MIN_TH2 +437 0x0032 //TX_SILENCE_T +438 0x0000 //TX_A_POST_FLT_WTA +439 0x799A //TX_LAMBDA_PFLT_WTA +440 0x0000 //TX_SB_RHO_MEAN2_TH +441 0x0190 //TX_SB_RHO_MEAN3_TH +442 0x0000 //TX_HS_RESRV_4 +443 0x0000 //TX_HS_RESRV_5 +444 0x003C //TX_DOA_VAD_THR_1 +445 0x0000 //TX_DOA_VAD_THR_2 +446 0x0028 //TX_DOA_VAD_THR1_0 +447 0x0028 //TX_DOA_VAD_THR1_1 +448 0x0000 //TX_SRC_DOA_RNG_LOW_0A +449 0x00B4 //TX_SRC_DOA_RNG_HIGH_0A +450 0x005A //TX_DFLT_SRC_DOA_0A +451 0x0000 //TX_SRC_DOA_RNG_LOW_0B +452 0x0000 //TX_SRC_DOA_RNG_HIGH_0B +453 0x0000 //TX_DFLT_SRC_DOA_0B +454 0x0000 //TX_SRC_DOA_RNG_LOW_0C +455 0x0000 //TX_SRC_DOA_RNG_HIGH_0C +456 0x0000 //TX_DFLT_SRC_DOA_0C +457 0x0000 //TX_SRC_DOA_RNG_LOW_0D +458 0x0000 //TX_SRC_DOA_RNG_HIGH_0D +459 0x0000 //TX_DFLT_SRC_DOA_0D +460 0x0000 //TX_SRC_DOA_RNG_LOW_1A +461 0x00B4 //TX_SRC_DOA_RNG_HIGH_1A +462 0x005A //TX_DFLT_SRC_DOA_1A +463 0x0000 //TX_SRC_DOA_RNG_LOW_1B +464 0x00B4 //TX_SRC_DOA_RNG_HIGH_1B +465 0x005A //TX_DFLT_SRC_DOA_1B +466 0x0000 //TX_SRC_DOA_RNG_LOW_1C +467 0x00B4 //TX_SRC_DOA_RNG_HIGH_1C +468 0x005A //TX_DFLT_SRC_DOA_1C +469 0x0000 //TX_SRC_DOA_RNG_LOW_1D +470 0x00B4 //TX_SRC_DOA_RNG_HIGH_1D +471 0x005A //TX_DFLT_SRC_DOA_1D +472 0x0100 //TX_BF_HOLDOFF_T +473 0x7FFF //TX_DOA_COST_FACTOR +474 0x4000 //TX_MAINTOREFR_TH0 +475 0x071C //TX_DOA_TRK_THR +476 0x012C //TX_DOA_TRACK_HT +477 0x0200 //TX_N1_HOLD_HF +478 0x0100 //TX_N2_HOLD_HF +479 0x3000 //TX_BF_RESET_THR_HF +480 0x7333 //TX_DOA_SMOOTH +481 0x0800 //TX_MU_BF +482 0x0800 //TX_BF_MU_LF_B2 +483 0x0040 //TX_BF_FC_END_BIN_B2 +484 0x0020 //TX_BF_FC_END_BIN +485 0x0000 //TX_HF_RESRV_25 +486 0x0000 //TX_HF_RESRV_26 +487 0x0007 //TX_N_DOA_SEED +488 0x0001 //TX_FINE_DOA_SEARCH_FLG +489 0x0000 //TX_HF_RESRV_27 +490 0x038E //TX_DLT_SRC_DOA_RNG +491 0x0200 //TX_BF_MU_LF +492 0x0000 //TX_DFLT_SRC_LOC_0 +493 0x7FFF //TX_DFLT_SRC_LOC_1 +494 0x0000 //TX_DFLT_SRC_LOC_2 +495 0x038E //TX_DOA_TRACK_VADTH +496 0x0000 //TX_DOA_TRACK_NEW +497 0x0230 //TX_NOR_OFF_THR +498 0x0CCD //TX_MORE_ON_700HZ_THR +499 0x2000 //TX_MU_BF_ADPT_NS +500 0x0000 //TX_ADAPT_LEN +501 0x6666 //TX_MORE_SNS +502 0x0000 //TX_NOR_OFF_TH1 +503 0x0000 //TX_WIDE_MASK_TH +504 0xD333 //TX_SUBSNRATIOHIGH4MEANBCK_THR +505 0x6000 //TX_C_POST_FLT_CUT +506 0x2000 //TX_RADIODTLV +507 0x0320 //TX_POWER_LINEIN_TH +508 0x0014 //TX_FE_VADCOUNT_TH_FC +509 0x0000 //TX_ECHO_SUPP_FC +510 0x0C80 //TX_ECHO_TH +511 0x6666 //TX_MIC_TO_BFGAIN +512 0x0000 //TX_MICTOBFGAIN0 +513 0x0000 //TX_FASTMUE_TH +514 0x0000 //TX_DEREVERB_LF_MU +515 0x0000 //TX_DEREVERB_HF_MU +516 0x0000 //TX_DEREVERB_DELAY +517 0x0000 //TX_DEREVERB_COEF_LEN +518 0x0000 //TX_DEREVERB_DNR +519 0x0000 //TX_DEREVERB_ALPHA +520 0x0000 //TX_DEREVERB_BETA +521 0x0000 //TX_GSC_RTOL_TH +522 0x0000 //TX_GSC_RTOH_TH +523 0x0000 //TX_WIDE2_MEANHTH +524 0x0000 //TX_DR_RESRV_5 +525 0x0000 //TX_DR_RESRV_6 +526 0x0000 //TX_DR_RESRV_7 +527 0x0000 //TX_DR_RESRV_8 +528 0x1333 //TX_WIND_MARK_TH +529 0x399A //TX_CORR_THR +530 0x0004 //TX_SNR_THR +531 0x0010 //TX_ENGY_THR +532 0x1770 //TX_CORR_HIGH_TH +533 0x6000 //TX_ENGY_THR_2 +534 0x3400 //TX_MEAN_RTO_THR +535 0x0028 //TX_WNS_ENOISE_MIC0_TH +536 0x3000 //TX_RATIOMICL_TH +537 0x64CD //TX_CALIG_HS +538 0x0000 //TX_LVL_CTRL +539 0x0014 //TX_WIND_SUPRTO +540 0x000A //TX_WNS_MIN_G +541 0x0000 //TX_WNS_B_POST_FLT +542 0x2800 //TX_RATIOMICH_TH +543 0xD120 //TX_WIND_INBEAM_L_TH +544 0x0FA0 //TX_WIND_INBEAM_H_TH +545 0x2000 //TX_WNS_RESRV_0 +546 0x59D8 //TX_WNS_RESRV_1 +547 0x0000 //TX_WNS_RESRV_2 +548 0x0000 //TX_WNS_RESRV_3 +549 0x0000 //TX_WNS_RESRV_4 +550 0x0000 //TX_WNS_RESRV_5 +551 0x0000 //TX_WNS_RESRV_6 +552 0x0000 //TX_BVE_NOISE_FLOOR_0 +553 0x0070 //TX_BVE_NOISE_FLOOR_1 +554 0x0070 //TX_BVE_NOISE_FLOOR_2 +555 0x0010 //TX_BVE_NOISE_FLOOR_3 +556 0x0070 //TX_BVE_NOISE_FLOOR_4 +557 0x00B0 //TX_BVE_NOISE_FLOOR_5 +558 0x0E66 //TX_BVE_NOISE_FLOOR_6 +559 0x0050 //TX_BVE_NOISE_FLOOR_7 +560 0x770A //TX_BVE_NOISE_FLOOR_8 +561 0x0000 //TX_BVE_NOISE_FLOOR_9 +562 0x0000 //TX_BVE_IN_N +563 0x0000 //TX_BVE_OUT_N +564 0x0000 //TX_BVE_MICALPHA_DOWN +565 0x0000 //TX_PB_RESRV_1 +566 0x001C //TX_FDEQ_SUBNUM +567 0x4848 //TX_FDEQ_GAIN_0 +568 0x4848 //TX_FDEQ_GAIN_1 +569 0x4848 //TX_FDEQ_GAIN_2 +570 0x4848 //TX_FDEQ_GAIN_3 +571 0x4848 //TX_FDEQ_GAIN_4 +572 0x4848 //TX_FDEQ_GAIN_5 +573 0x4242 //TX_FDEQ_GAIN_6 +574 0x423C //TX_FDEQ_GAIN_7 +575 0x3C3C //TX_FDEQ_GAIN_8 +576 0x3434 //TX_FDEQ_GAIN_9 +577 0x4848 //TX_FDEQ_GAIN_10 +578 0x4848 //TX_FDEQ_GAIN_11 +579 0x4848 //TX_FDEQ_GAIN_12 +580 0x4848 //TX_FDEQ_GAIN_13 +581 0x4848 //TX_FDEQ_GAIN_14 +582 0x4848 //TX_FDEQ_GAIN_15 +583 0x4848 //TX_FDEQ_GAIN_16 +584 0x4848 //TX_FDEQ_GAIN_17 +585 0x4848 //TX_FDEQ_GAIN_18 +586 0x4848 //TX_FDEQ_GAIN_19 +587 0x4848 //TX_FDEQ_GAIN_20 +588 0x4848 //TX_FDEQ_GAIN_21 +589 0x4848 //TX_FDEQ_GAIN_22 +590 0x4848 //TX_FDEQ_GAIN_23 +591 0x0202 //TX_FDEQ_BIN_0 +592 0x0203 //TX_FDEQ_BIN_1 +593 0x0303 //TX_FDEQ_BIN_2 +594 0x0304 //TX_FDEQ_BIN_3 +595 0x0405 //TX_FDEQ_BIN_4 +596 0x0506 //TX_FDEQ_BIN_5 +597 0x0708 //TX_FDEQ_BIN_6 +598 0x090A //TX_FDEQ_BIN_7 +599 0x0B0C //TX_FDEQ_BIN_8 +600 0x0D0E //TX_FDEQ_BIN_9 +601 0x0E0F //TX_FDEQ_BIN_10 +602 0x0F10 //TX_FDEQ_BIN_11 +603 0x1011 //TX_FDEQ_BIN_12 +604 0x1104 //TX_FDEQ_BIN_13 +605 0x0000 //TX_FDEQ_BIN_14 +606 0x0000 //TX_FDEQ_BIN_15 +607 0x0000 //TX_FDEQ_BIN_16 +608 0x0000 //TX_FDEQ_BIN_17 +609 0x0000 //TX_FDEQ_BIN_18 +610 0x0000 //TX_FDEQ_BIN_19 +611 0x0000 //TX_FDEQ_BIN_20 +612 0x0000 //TX_FDEQ_BIN_21 +613 0x0000 //TX_FDEQ_BIN_22 +614 0x0000 //TX_FDEQ_BIN_23 +615 0x0000 //TX_FDEQ_PADDING +616 0x0020 //TX_PREEQ_SUBNUM_MIC0 +617 0x4848 //TX_PREEQ_GAIN_MIC0_0 +618 0x4848 //TX_PREEQ_GAIN_MIC0_1 +619 0x4848 //TX_PREEQ_GAIN_MIC0_2 +620 0x4848 //TX_PREEQ_GAIN_MIC0_3 +621 0x4848 //TX_PREEQ_GAIN_MIC0_4 +622 0x4848 //TX_PREEQ_GAIN_MIC0_5 +623 0x4848 //TX_PREEQ_GAIN_MIC0_6 +624 0x4848 //TX_PREEQ_GAIN_MIC0_7 +625 0x4848 //TX_PREEQ_GAIN_MIC0_8 +626 0x4848 //TX_PREEQ_GAIN_MIC0_9 +627 0x4848 //TX_PREEQ_GAIN_MIC0_10 +628 0x4848 //TX_PREEQ_GAIN_MIC0_11 +629 0x4848 //TX_PREEQ_GAIN_MIC0_12 +630 0x4848 //TX_PREEQ_GAIN_MIC0_13 +631 0x4848 //TX_PREEQ_GAIN_MIC0_14 +632 0x4848 //TX_PREEQ_GAIN_MIC0_15 +633 0x4848 //TX_PREEQ_GAIN_MIC0_16 +634 0x4848 //TX_PREEQ_GAIN_MIC0_17 +635 0x4848 //TX_PREEQ_GAIN_MIC0_18 +636 0x4848 //TX_PREEQ_GAIN_MIC0_19 +637 0x4848 //TX_PREEQ_GAIN_MIC0_20 +638 0x4848 //TX_PREEQ_GAIN_MIC0_21 +639 0x4848 //TX_PREEQ_GAIN_MIC0_22 +640 0x4848 //TX_PREEQ_GAIN_MIC0_23 +641 0x0608 //TX_PREEQ_BIN_MIC0_0 +642 0x0808 //TX_PREEQ_BIN_MIC0_1 +643 0x0808 //TX_PREEQ_BIN_MIC0_2 +644 0x0808 //TX_PREEQ_BIN_MIC0_3 +645 0x0808 //TX_PREEQ_BIN_MIC0_4 +646 0x0808 //TX_PREEQ_BIN_MIC0_5 +647 0x0808 //TX_PREEQ_BIN_MIC0_6 +648 0x0808 //TX_PREEQ_BIN_MIC0_7 +649 0x0808 //TX_PREEQ_BIN_MIC0_8 +650 0x0808 //TX_PREEQ_BIN_MIC0_9 +651 0x0808 //TX_PREEQ_BIN_MIC0_10 +652 0x0808 //TX_PREEQ_BIN_MIC0_11 +653 0x0808 //TX_PREEQ_BIN_MIC0_12 +654 0x0808 //TX_PREEQ_BIN_MIC0_13 +655 0x0808 //TX_PREEQ_BIN_MIC0_14 +656 0x0200 //TX_PREEQ_BIN_MIC0_15 +657 0x0000 //TX_PREEQ_BIN_MIC0_16 +658 0x0000 //TX_PREEQ_BIN_MIC0_17 +659 0x0000 //TX_PREEQ_BIN_MIC0_18 +660 0x0000 //TX_PREEQ_BIN_MIC0_19 +661 0x0000 //TX_PREEQ_BIN_MIC0_20 +662 0x0000 //TX_PREEQ_BIN_MIC0_21 +663 0x0000 //TX_PREEQ_BIN_MIC0_22 +664 0x0000 //TX_PREEQ_BIN_MIC0_23 +665 0x0020 //TX_PREEQ_SUBNUM_MIC1 +666 0x4848 //TX_PREEQ_GAIN_MIC1_0 +667 0x4848 //TX_PREEQ_GAIN_MIC1_1 +668 0x4848 //TX_PREEQ_GAIN_MIC1_2 +669 0x4848 //TX_PREEQ_GAIN_MIC1_3 +670 0x4848 //TX_PREEQ_GAIN_MIC1_4 +671 0x4848 //TX_PREEQ_GAIN_MIC1_5 +672 0x4848 //TX_PREEQ_GAIN_MIC1_6 +673 0x4848 //TX_PREEQ_GAIN_MIC1_7 +674 0x4848 //TX_PREEQ_GAIN_MIC1_8 +675 0x4848 //TX_PREEQ_GAIN_MIC1_9 +676 0x4848 //TX_PREEQ_GAIN_MIC1_10 +677 0x4848 //TX_PREEQ_GAIN_MIC1_11 +678 0x4848 //TX_PREEQ_GAIN_MIC1_12 +679 0x4848 //TX_PREEQ_GAIN_MIC1_13 +680 0x4848 //TX_PREEQ_GAIN_MIC1_14 +681 0x4848 //TX_PREEQ_GAIN_MIC1_15 +682 0x4848 //TX_PREEQ_GAIN_MIC1_16 +683 0x4848 //TX_PREEQ_GAIN_MIC1_17 +684 0x4848 //TX_PREEQ_GAIN_MIC1_18 +685 0x4848 //TX_PREEQ_GAIN_MIC1_19 +686 0x4848 //TX_PREEQ_GAIN_MIC1_20 +687 0x4848 //TX_PREEQ_GAIN_MIC1_21 +688 0x4848 //TX_PREEQ_GAIN_MIC1_22 +689 0x4848 //TX_PREEQ_GAIN_MIC1_23 +690 0x0608 //TX_PREEQ_BIN_MIC1_0 +691 0x0808 //TX_PREEQ_BIN_MIC1_1 +692 0x0808 //TX_PREEQ_BIN_MIC1_2 +693 0x0808 //TX_PREEQ_BIN_MIC1_3 +694 0x0808 //TX_PREEQ_BIN_MIC1_4 +695 0x0808 //TX_PREEQ_BIN_MIC1_5 +696 0x0808 //TX_PREEQ_BIN_MIC1_6 +697 0x0808 //TX_PREEQ_BIN_MIC1_7 +698 0x0808 //TX_PREEQ_BIN_MIC1_8 +699 0x0808 //TX_PREEQ_BIN_MIC1_9 +700 0x0808 //TX_PREEQ_BIN_MIC1_10 +701 0x0808 //TX_PREEQ_BIN_MIC1_11 +702 0x0808 //TX_PREEQ_BIN_MIC1_12 +703 0x0808 //TX_PREEQ_BIN_MIC1_13 +704 0x0808 //TX_PREEQ_BIN_MIC1_14 +705 0x0200 //TX_PREEQ_BIN_MIC1_15 +706 0x0000 //TX_PREEQ_BIN_MIC1_16 +707 0x0000 //TX_PREEQ_BIN_MIC1_17 +708 0x0000 //TX_PREEQ_BIN_MIC1_18 +709 0x0000 //TX_PREEQ_BIN_MIC1_19 +710 0x0000 //TX_PREEQ_BIN_MIC1_20 +711 0x0000 //TX_PREEQ_BIN_MIC1_21 +712 0x0000 //TX_PREEQ_BIN_MIC1_22 +713 0x0000 //TX_PREEQ_BIN_MIC1_23 +714 0x0020 //TX_PREEQ_SUBNUM_MIC2 +715 0x4848 //TX_PREEQ_GAIN_MIC2_0 +716 0x4848 //TX_PREEQ_GAIN_MIC2_1 +717 0x4848 //TX_PREEQ_GAIN_MIC2_2 +718 0x4848 //TX_PREEQ_GAIN_MIC2_3 +719 0x4848 //TX_PREEQ_GAIN_MIC2_4 +720 0x4848 //TX_PREEQ_GAIN_MIC2_5 +721 0x4848 //TX_PREEQ_GAIN_MIC2_6 +722 0x4848 //TX_PREEQ_GAIN_MIC2_7 +723 0x4848 //TX_PREEQ_GAIN_MIC2_8 +724 0x4848 //TX_PREEQ_GAIN_MIC2_9 +725 0x4848 //TX_PREEQ_GAIN_MIC2_10 +726 0x4848 //TX_PREEQ_GAIN_MIC2_11 +727 0x4848 //TX_PREEQ_GAIN_MIC2_12 +728 0x4848 //TX_PREEQ_GAIN_MIC2_13 +729 0x4848 //TX_PREEQ_GAIN_MIC2_14 +730 0x4848 //TX_PREEQ_GAIN_MIC2_15 +731 0x4848 //TX_PREEQ_GAIN_MIC2_16 +732 0x4848 //TX_PREEQ_GAIN_MIC2_17 +733 0x4848 //TX_PREEQ_GAIN_MIC2_18 +734 0x4848 //TX_PREEQ_GAIN_MIC2_19 +735 0x4848 //TX_PREEQ_GAIN_MIC2_20 +736 0x4848 //TX_PREEQ_GAIN_MIC2_21 +737 0x4848 //TX_PREEQ_GAIN_MIC2_22 +738 0x4848 //TX_PREEQ_GAIN_MIC2_23 +739 0x0608 //TX_PREEQ_BIN_MIC2_0 +740 0x0808 //TX_PREEQ_BIN_MIC2_1 +741 0x0808 //TX_PREEQ_BIN_MIC2_2 +742 0x0808 //TX_PREEQ_BIN_MIC2_3 +743 0x0808 //TX_PREEQ_BIN_MIC2_4 +744 0x0808 //TX_PREEQ_BIN_MIC2_5 +745 0x0808 //TX_PREEQ_BIN_MIC2_6 +746 0x0808 //TX_PREEQ_BIN_MIC2_7 +747 0x0808 //TX_PREEQ_BIN_MIC2_8 +748 0x0808 //TX_PREEQ_BIN_MIC2_9 +749 0x0808 //TX_PREEQ_BIN_MIC2_10 +750 0x0808 //TX_PREEQ_BIN_MIC2_11 +751 0x0808 //TX_PREEQ_BIN_MIC2_12 +752 0x0808 //TX_PREEQ_BIN_MIC2_13 +753 0x0808 //TX_PREEQ_BIN_MIC2_14 +754 0x0200 //TX_PREEQ_BIN_MIC2_15 +755 0x0000 //TX_PREEQ_BIN_MIC2_16 +756 0x0000 //TX_PREEQ_BIN_MIC2_17 +757 0x0000 //TX_PREEQ_BIN_MIC2_18 +758 0x0000 //TX_PREEQ_BIN_MIC2_19 +759 0x0000 //TX_PREEQ_BIN_MIC2_20 +760 0x0000 //TX_PREEQ_BIN_MIC2_21 +761 0x0000 //TX_PREEQ_BIN_MIC2_22 +762 0x0000 //TX_PREEQ_BIN_MIC2_23 +763 0x0006 //TX_MASKING_ABILITY +764 0x0800 //TX_NND_WEIGHT +765 0x0062 //TX_MIC_CALIBRATION_0 +766 0x0062 //TX_MIC_CALIBRATION_1 +767 0x0062 //TX_MIC_CALIBRATION_2 +768 0x0062 //TX_MIC_CALIBRATION_3 +769 0x0046 //TX_MIC_PWR_BIAS_0 +770 0x0046 //TX_MIC_PWR_BIAS_1 +771 0x0046 //TX_MIC_PWR_BIAS_2 +772 0x0046 //TX_MIC_PWR_BIAS_3 +773 0x000C //TX_GAIN_LIMIT_0 +774 0x000C //TX_GAIN_LIMIT_1 +775 0x000C //TX_GAIN_LIMIT_2 +776 0x000C //TX_GAIN_LIMIT_3 +777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN +778 0x7FDE //TX_BVE_VAD0_ALPHAUP +779 0x7F3A //TX_BVE_VAD0_ALPHADOWN +780 0x2000 //TX_BVE_GAINWEIGHT_NOFEVADLI +781 0x7F5B //TX_BVE_FEVADLI_ALPHA +782 0x7F19 //TX_BVE_NOVAD0_ALPHAUP +783 0x1000 //TX_TDDRC_ALPHA_UP_01 +784 0x1000 //TX_TDDRC_ALPHA_UP_02 +785 0x1000 //TX_TDDRC_ALPHA_UP_03 +786 0x1000 //TX_TDDRC_ALPHA_UP_04 +787 0x7EB8 //TX_TDDRC_ALPHA_DWN_01 +788 0x7EB8 //TX_TDDRC_ALPHA_DWN_02 +789 0x7EB8 //TX_TDDRC_ALPHA_DWN_03 +790 0x7EB8 //TX_TDDRC_ALPHA_DWN_04 +791 0x7FFF //TX_TDDRC_TD_DRC_LIMIT +792 0x0800 //TX_TDDRC_POST_LIMIT_GAIN +793 0x0000 //TX_TDDRC_RESRV_0 +794 0x0000 //TX_TDDRC_RESRV_1 +795 0x0018 //TX_FDDRC_BAND_MARGIN_0 +796 0x0030 //TX_FDDRC_BAND_MARGIN_1 +797 0x0050 //TX_FDDRC_BAND_MARGIN_2 +798 0x0080 //TX_FDDRC_BAND_MARGIN_3 +799 0x0007 //TX_FDDRC_BLOCK_EXP +800 0x5000 //TX_FDDRC_THRD_2_0 +801 0x5000 //TX_FDDRC_THRD_2_1 +802 0x5000 //TX_FDDRC_THRD_2_2 +803 0x5000 //TX_FDDRC_THRD_2_3 +804 0x6400 //TX_FDDRC_THRD_3_0 +805 0x6400 //TX_FDDRC_THRD_3_1 +806 0x6400 //TX_FDDRC_THRD_3_2 +807 0x6400 //TX_FDDRC_THRD_3_3 +808 0x2000 //TX_FDDRC_SLANT_0_0 +809 0x2000 //TX_FDDRC_SLANT_0_1 +810 0x2000 //TX_FDDRC_SLANT_0_2 +811 0x2000 //TX_FDDRC_SLANT_0_3 +812 0x5333 //TX_FDDRC_SLANT_1_0 +813 0x5333 //TX_FDDRC_SLANT_1_1 +814 0x5333 //TX_FDDRC_SLANT_1_2 +815 0x5333 //TX_FDDRC_SLANT_1_3 +816 0x0000 //TX_DEADMIC_SILENCE_TH +817 0x0000 //TX_MIC_DEGRADE_TH +818 0x0000 //TX_DEADMIC_CNT +819 0x0000 //TX_MIC_DEGRADE_CNT +820 0x0000 //TX_FDDRC_RESRV_4 +821 0x0000 //TX_FDDRC_RESRV_5 +822 0x0000 //TX_FDDRC_RESRV_6 +823 0x7FFF //TX_KS_NOISEPASTE_FACTOR +824 0x0001 //TX_KS_CONFIG +825 0x7FFF //TX_KS_GAIN_MIN +826 0x0000 //TX_KS_RESRV_0 +827 0x0000 //TX_KS_RESRV_1 +828 0x0000 //TX_KS_RESRV_2 +829 0x7C00 //TX_LAMBDA_PKA_FP +830 0x2000 //TX_TPKA_FP +831 0x0080 //TX_MIN_G_FP +832 0x2000 //TX_MAX_G_FP +833 0x0000 //TX_FFP_FP_K_METAL +834 0x4000 //TX_A_POST_FLT_FP +835 0x0F5C //TX_RTO_OUTBEAM_TH +836 0x4CCD //TX_TPKA_FP_THD +837 0x0000 //TX_MAX_G_FP_BLK +838 0x0000 //TX_FFP_FADEIN +839 0x0000 //TX_FFP_FADEOUT +840 0x0000 //TX_WHISPERCTH +841 0x0000 //TX_WHISPERHOLDT +842 0x0000 //TX_WHISP_ENTHH +843 0x0000 //TX_WHISP_ENTHL +844 0x0000 //TX_WHISP_RTOTH +845 0x0000 //TX_WHISP_RTOTH2 +846 0x0000 //TX_MUTE_PERIOD +847 0x0000 //TX_FADE_IN_PERIOD +848 0x0100 //TX_FFP_RESRV_2 +849 0x0020 //TX_FFP_RESRV_3 +850 0x0000 //TX_FFP_RESRV_4 +851 0x0000 //TX_FFP_RESRV_5 +852 0x0000 //TX_FFP_RESRV_6 +853 0x0000 //TX_FILTINDX +854 0x0000 //TX_TDDRC_THRD_0 +855 0x0000 //TX_TDDRC_THRD_1 +856 0x2000 //TX_TDDRC_THRD_2 +857 0x2000 //TX_TDDRC_THRD_3 +858 0x3000 //TX_TDDRC_SLANT_0 +859 0x6E00 //TX_TDDRC_SLANT_1 +860 0x1000 //TX_TDDRC_ALPHA_UP_00 +861 0x7EB8 //TX_TDDRC_ALPHA_DWN_00 +862 0x0000 //TX_TDDRC_HMNC_FLAG +863 0x199A //TX_TDDRC_HMNC_GAIN +864 0x0000 //TX_TDDRC_SMT_FLAG +865 0x0CCD //TX_TDDRC_SMT_W +866 0x07F2 //TX_TDDRC_DRC_GAIN +867 0x7FFF //TX_TDDRC_LMT_THRD +868 0x0000 //TX_TDDRC_LMT_ALPHA +869 0x0000 //TX_TFMASKLTH +870 0x0000 //TX_TFMASKLTHL +871 0x0CCD //TX_TFMASKHTH +872 0x0CCD //TX_TFMASKLTH_BINVAD +873 0xF333 //TX_TFMASKLTH_NS_EST +874 0x2CCD //TX_TFMASKLTH_DOA +875 0xECCD //TX_TFMASKTH_BLESSCUT +876 0x1000 //TX_B_LESSCUT_RTO_MASK +877 0x3800 //TX_SB_RHO_MEAN_TH_ABN +878 0x2000 //TX_B_POST_FLT_MASK +879 0x0000 //TX_B_POST_FLT_MASK1 +880 0x5333 //TX_GAIN_WIND_MASK +881 0x7FFF //TX_TFMASK_BFSTRICT_MUSIC +882 0x0000 //TX_TFMASK_BFSTRICT_NOMUSIC +883 0x7333 //TX_FASTNS_OUTIN_TH +884 0x0CCD //TX_FASTNS_TFMASK_TH +885 0x0CCD //TX_FASTNS_TFMASKBIN_TH1 +886 0x0CCD //TX_FASTNS_TFMASKBIN_TH2 +887 0x0CCD //TX_FASTNS_TFMASKBIN_TH3 +888 0x00C8 //TX_FASTNS_ARSPC_TH +889 0xC000 //TX_FASTNS_MASK5_TH +890 0x4848 //TX_POSTSSA_MIN_G_VR_MASK +891 0x7FFF //TX_A_LESSCUT_RTO_MASK +892 0x1770 //TX_FASTNS_NOISETH +893 0xC000 //TX_FASTNS_SSA_THLFL +894 0xC000 //TX_FASTNS_SSA_THHFL +895 0xCCCC //TX_FASTNS_SSA_THLFH +896 0xD999 //TX_FASTNS_SSA_THHFH +897 0x0000 //TX_SENDFUNC_REG_MICMUTE +898 0x0000 //TX_SENDFUNC_REG_MICMUTE1 +899 0x0000 //TX_MICMUTE_RATIO_THR +900 0x0000 //TX_MICMUTE_AMP_THR +901 0x0000 //TX_MICMUTE_HPF_IND +902 0x0000 //TX_MICMUTE_LOG_EYR_TH +903 0x0000 //TX_MICMUTE_CVG_TIME +904 0x0000 //TX_MICMUTE_RELEASE_TIME +905 0x0000 //TX_MIC_VOLUME_MIC0MUTE +906 0x0000 //TX_MICMUTE_EPD_OFFSET_0 +907 0x0000 //TX_MICMUTE_FRQ_AEC_L +908 0x0000 //TX_MICMUTE_EAD_THR +909 0x0000 //TX_MICMUTE_LAMBDA_CB_NLE +910 0x0000 //TX_MICMUTE_LAMBDA_RE_EST +911 0x0000 //TX_DTD_THR1_MICMUTE_0 +912 0x0000 //TX_DTD_THR1_MICMUTE_1 +913 0x0000 //TX_DTD_THR1_MICMUTE_2 +914 0x0000 //TX_DTD_THR1_MICMUTE_3 +915 0x0000 //TX_DTD_THR2_MICMUTE_0 +916 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_0 +917 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_1 +918 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_2 +919 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_3 +920 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_4 +921 0x0000 //TX_MICMUTE_C_POST_FLT +922 0x0000 //TX_MICMUTE_DT_CUT_K +923 0x0000 //TX_MICMUTE_DT_CUT_THR +924 0x0000 //TX_MICMUTE_DT_CUT_K2 +925 0x0000 //TX_MICMUTE_DT_CUT_THR2 +926 0x0000 //TX_MICMUTE_DT2_HOLD_N +927 0x0000 //TX_MICMUTE_RATIODTH_THCUT +928 0x0000 //TX_MICMUTE_B_POST_FLT_ECHOL +929 0x0000 //TX_MICMUTE_B_POST_FLT_ECHOH +930 0x0000 //TX_MICMUTE_C_POST_FLT_MASK +931 0x0000 //TX_MICMUTE_RATIODTL_CUT_TH +932 0x0000 //TX_MICMUTE_DT_CUT_K1 +933 0x0000 //TX_MICMUTE_N2_SN_EST +934 0x0000 //TX_MICMUTE_THR_SN_EST_0 +935 0x0000 //TX_MICMUTE_MIN_G_CTRL_0 +936 0x0000 //TX_MICMUTE_A_POST_FILT_S_0 +937 0x0000 //TX_MICMUTE_B_POST_FILT_0 +938 0x0000 //TX_MIC1RUB_AMP_THR +939 0x0000 //TX_MIC1MUTE_RATIO_THR +940 0x0000 //TX_MIC1MUTE_AMP_THR +941 0x0000 //TX_MIC1MUTE_CVG_TIME +942 0x0000 //TX_MIC1MUTE_RELEASE_TIME +943 0x0000 //TX_AMS_RESRV_01 +944 0x0000 //TX_AMS_RESRV_02 +945 0x0000 //TX_AMS_RESRV_03 +946 0x0000 //TX_AMS_RESRV_04 +947 0x0000 //TX_AMS_RESRV_05 +948 0x0000 //TX_AMS_RESRV_06 +949 0x0000 //TX_AMS_RESRV_07 +950 0x0000 //TX_AMS_RESRV_08 +951 0x0000 //TX_AMS_RESRV_09 +952 0x0000 //TX_AMS_RESRV_10 +953 0x0000 //TX_AMS_RESRV_11 +954 0x0000 //TX_AMS_RESRV_12 +955 0x0000 //TX_AMS_RESRV_13 +956 0x0000 //TX_AMS_RESRV_14 +957 0x0000 //TX_AMS_RESRV_15 +958 0x0000 //TX_AMS_RESRV_16 +959 0x0000 //TX_AMS_RESRV_17 +960 0x0000 //TX_AMS_RESRV_18 +961 0x0000 //TX_AMS_RESRV_19 +#RX +0 0xA06C //RX_RECVFUNC_MODE_0 +1 0x0000 //RX_RECVFUNC_MODE_1 +2 0x0000 //RX_SAMPLINGFREQ_SIG +3 0x0000 //RX_SAMPLINGFREQ_PROC +4 0x000A //RX_FRAME_SZ +5 0x0000 //RX_DELAY_OPT +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +10 0x0800 //RX_PGA +11 0x7FFF //RX_A_HP +12 0x0000 //RX_B_PE +13 0x3800 //RX_THR_PITCH_DET_0 +14 0x3000 //RX_THR_PITCH_DET_1 +15 0x2800 //RX_THR_PITCH_DET_2 +16 0x0008 //RX_PITCH_BFR_LEN +17 0x0003 //RX_SBD_PITCH_DET +18 0x0100 //RX_PP_RESRV_0 +19 0x0020 //RX_PP_RESRV_1 +20 0x0600 //RX_N_SN_EST +21 0x000C //RX_N2_SN_EST +22 0x0006 //RX_NS_LVL_CTRL +23 0xF800 //RX_THR_SN_EST +24 0x7CCD //RX_LAMBDA_PFILT +25 0x000A //RX_FENS_RESRV_0 +26 0x0190 //RX_FENS_RESRV_1 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +30 0x0002 //RX_EXTRA_NS_L +31 0x0800 //RX_EXTRA_NS_A +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +35 0x199A //RX_A_POST_FLT +36 0x0000 //RX_LMT_THRD +37 0x4000 //RX_LMT_ALPHA +38 0x0014 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4444 //RX_FDEQ_GAIN_6 +46 0x4040 //RX_FDEQ_GAIN_7 +47 0x4040 //RX_FDEQ_GAIN_8 +48 0x4040 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +111 0x0000 //RX_FILTINDX +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7EB8 //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x017F //RX_TDDRC_DRC_GAIN +125 0x7C00 //RX_LAMBDA_PKA_FP +126 0x2000 //RX_TPKA_FP +127 0x2000 //RX_MIN_G_FP +128 0x0080 //RX_MAX_G_FP +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +131 0x0000 //RX_MAXLEVEL_CNG +132 0x3000 //RX_BWE_UV_TH +133 0x3000 //RX_BWE_UV_TH2 +134 0x1800 //RX_BWE_UV_TH3 +135 0x1000 //RX_BWE_V_TH +136 0x04CD //RX_BWE_GAIN1_V_TH1 +137 0x0F33 //RX_BWE_GAIN1_V_TH2 +138 0x7333 //RX_BWE_UV_EQ +139 0x199A //RX_BWE_V_EQ +140 0x7333 //RX_BWE_TONE_TH +141 0x0004 //RX_BWE_UV_HOLD_T +142 0x6CCD //RX_BWE_GAIN2_ALPHA +143 0x799A //RX_BWE_GAIN3_ALPHA +144 0x001E //RX_BWE_CUTOFF +145 0x3000 //RX_BWE_GAINFILL +146 0x3200 //RX_BWE_MAXTH_TONE +147 0x2000 //RX_BWE_EQ_0 +148 0x2000 //RX_BWE_EQ_1 +149 0x2000 //RX_BWE_EQ_2 +150 0x2000 //RX_BWE_EQ_3 +151 0x2000 //RX_BWE_EQ_4 +152 0x2000 //RX_BWE_EQ_5 +153 0x2000 //RX_BWE_EQ_6 +154 0x0000 //RX_BWE_RESRV_0 +155 0x0000 //RX_BWE_RESRV_1 +156 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7EB8 //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x017F //RX_TDDRC_DRC_GAIN +38 0x0014 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4444 //RX_FDEQ_GAIN_6 +46 0x4040 //RX_FDEQ_GAIN_7 +47 0x4040 //RX_FDEQ_GAIN_8 +48 0x4040 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7EB8 //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x017F //RX_TDDRC_DRC_GAIN +38 0x0014 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4444 //RX_FDEQ_GAIN_6 +46 0x4040 //RX_FDEQ_GAIN_7 +47 0x4040 //RX_FDEQ_GAIN_8 +48 0x4040 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7EB8 //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x017F //RX_TDDRC_DRC_GAIN +38 0x0014 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4444 //RX_FDEQ_GAIN_6 +46 0x4040 //RX_FDEQ_GAIN_7 +47 0x4040 //RX_FDEQ_GAIN_8 +48 0x4040 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7EB8 //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x017F //RX_TDDRC_DRC_GAIN +38 0x0014 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4444 //RX_FDEQ_GAIN_6 +46 0x4040 //RX_FDEQ_GAIN_7 +47 0x4040 //RX_FDEQ_GAIN_8 +48 0x4040 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7EB8 //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x017F //RX_TDDRC_DRC_GAIN +38 0x0014 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4444 //RX_FDEQ_GAIN_6 +46 0x4040 //RX_FDEQ_GAIN_7 +47 0x4040 //RX_FDEQ_GAIN_8 +48 0x4040 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7EB8 //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x017F //RX_TDDRC_DRC_GAIN +38 0x0014 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4444 //RX_FDEQ_GAIN_6 +46 0x4040 //RX_FDEQ_GAIN_7 +47 0x4040 //RX_FDEQ_GAIN_8 +48 0x4040 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7EB8 //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x017F //RX_TDDRC_DRC_GAIN +38 0x0014 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4444 //RX_FDEQ_GAIN_6 +46 0x4040 //RX_FDEQ_GAIN_7 +47 0x4040 //RX_FDEQ_GAIN_8 +48 0x4040 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#RX 2 +157 0xA06C //RX_RECVFUNC_MODE_0 +158 0x0000 //RX_RECVFUNC_MODE_1 +159 0x0000 //RX_SAMPLINGFREQ_SIG +160 0x0000 //RX_SAMPLINGFREQ_PROC +161 0x000A //RX_FRAME_SZ +162 0x0000 //RX_DELAY_OPT +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +167 0x0800 //RX_PGA +168 0x7FFF //RX_A_HP +169 0x0000 //RX_B_PE +170 0x3800 //RX_THR_PITCH_DET_0 +171 0x3000 //RX_THR_PITCH_DET_1 +172 0x2800 //RX_THR_PITCH_DET_2 +173 0x0008 //RX_PITCH_BFR_LEN +174 0x0003 //RX_SBD_PITCH_DET +175 0x0100 //RX_PP_RESRV_0 +176 0x0020 //RX_PP_RESRV_1 +177 0x0600 //RX_N_SN_EST +178 0x000C //RX_N2_SN_EST +179 0x0006 //RX_NS_LVL_CTRL +180 0xF800 //RX_THR_SN_EST +181 0x7CCD //RX_LAMBDA_PFILT +182 0x000A //RX_FENS_RESRV_0 +183 0x0190 //RX_FENS_RESRV_1 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +187 0x0002 //RX_EXTRA_NS_L +188 0x0800 //RX_EXTRA_NS_A +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +192 0x199A //RX_A_POST_FLT +193 0x0000 //RX_LMT_THRD +194 0x4000 //RX_LMT_ALPHA +195 0x0014 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4444 //RX_FDEQ_GAIN_6 +203 0x4040 //RX_FDEQ_GAIN_7 +204 0x4040 //RX_FDEQ_GAIN_8 +205 0x4040 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +268 0x0000 //RX_FILTINDX +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7EB8 //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x017F //RX_TDDRC_DRC_GAIN +282 0x7C00 //RX_LAMBDA_PKA_FP +283 0x2000 //RX_TPKA_FP +284 0x2000 //RX_MIN_G_FP +285 0x0080 //RX_MAX_G_FP +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +288 0x0000 //RX_MAXLEVEL_CNG +289 0x3000 //RX_BWE_UV_TH +290 0x3000 //RX_BWE_UV_TH2 +291 0x1800 //RX_BWE_UV_TH3 +292 0x1000 //RX_BWE_V_TH +293 0x04CD //RX_BWE_GAIN1_V_TH1 +294 0x0F33 //RX_BWE_GAIN1_V_TH2 +295 0x7333 //RX_BWE_UV_EQ +296 0x199A //RX_BWE_V_EQ +297 0x7333 //RX_BWE_TONE_TH +298 0x0004 //RX_BWE_UV_HOLD_T +299 0x6CCD //RX_BWE_GAIN2_ALPHA +300 0x799A //RX_BWE_GAIN3_ALPHA +301 0x001E //RX_BWE_CUTOFF +302 0x3000 //RX_BWE_GAINFILL +303 0x3200 //RX_BWE_MAXTH_TONE +304 0x2000 //RX_BWE_EQ_0 +305 0x2000 //RX_BWE_EQ_1 +306 0x2000 //RX_BWE_EQ_2 +307 0x2000 //RX_BWE_EQ_3 +308 0x2000 //RX_BWE_EQ_4 +309 0x2000 //RX_BWE_EQ_5 +310 0x2000 //RX_BWE_EQ_6 +311 0x0000 //RX_BWE_RESRV_0 +312 0x0000 //RX_BWE_RESRV_1 +313 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7EB8 //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x017F //RX_TDDRC_DRC_GAIN +195 0x0014 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4444 //RX_FDEQ_GAIN_6 +203 0x4040 //RX_FDEQ_GAIN_7 +204 0x4040 //RX_FDEQ_GAIN_8 +205 0x4040 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7EB8 //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x017F //RX_TDDRC_DRC_GAIN +195 0x0014 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4444 //RX_FDEQ_GAIN_6 +203 0x4040 //RX_FDEQ_GAIN_7 +204 0x4040 //RX_FDEQ_GAIN_8 +205 0x4040 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7EB8 //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x017F //RX_TDDRC_DRC_GAIN +195 0x0014 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4444 //RX_FDEQ_GAIN_6 +203 0x4040 //RX_FDEQ_GAIN_7 +204 0x4040 //RX_FDEQ_GAIN_8 +205 0x4040 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7EB8 //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x017F //RX_TDDRC_DRC_GAIN +195 0x0014 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4444 //RX_FDEQ_GAIN_6 +203 0x4040 //RX_FDEQ_GAIN_7 +204 0x4040 //RX_FDEQ_GAIN_8 +205 0x4040 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7EB8 //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x017F //RX_TDDRC_DRC_GAIN +195 0x0014 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4444 //RX_FDEQ_GAIN_6 +203 0x4040 //RX_FDEQ_GAIN_7 +204 0x4040 //RX_FDEQ_GAIN_8 +205 0x4040 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7EB8 //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x017F //RX_TDDRC_DRC_GAIN +195 0x0014 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4444 //RX_FDEQ_GAIN_6 +203 0x4040 //RX_FDEQ_GAIN_7 +204 0x4040 //RX_FDEQ_GAIN_8 +205 0x4040 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7EB8 //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x017F //RX_TDDRC_DRC_GAIN +195 0x0014 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4444 //RX_FDEQ_GAIN_6 +203 0x4040 //RX_FDEQ_GAIN_7 +204 0x4040 //RX_FDEQ_GAIN_8 +205 0x4040 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 + +#CASE_NAME BLUETOOTH-BTNB_NREC-VOICE_GENERIC-WB +#PARAM_MODE FULL +#PARAM_TYPE TX+2RX +#TOTAL_CUSTOM_STEP 7+7 +#TX +0 0x0008 //TX_OPERATION_MODE_0 +1 0x0008 //TX_OPERATION_MODE_1 +2 0x0033 //TX_PATCH_REG +3 0x2A68 //TX_SENDFUNC_MODE_0 +4 0x0001 //TX_SENDFUNC_MODE_1 +5 0x0001 //TX_NUM_MIC +6 0x0001 //TX_SAMPLINGFREQ_SIG +7 0x0001 //TX_SAMPLINGFREQ_PROC +8 0x000A //TX_FRAME_SZ_SIG +9 0x000A //TX_FRAME_SZ +10 0x0000 //TX_DELAY_OPT +11 0x0028 //TX_MAX_TAIL_LENGTH +12 0x0001 //TX_NUM_LOUTCHN +13 0x0001 //TX_MAXNUM_AECREF +14 0x0000 //TX_DBG_FUNC_REG +15 0x0000 //TX_DBG_FUNC_REG1 +16 0x0000 //TX_SYS_RESRV_0 +17 0x0000 //TX_SYS_RESRV_1 +18 0x0000 //TX_SYS_RESRV_2 +19 0x0000 //TX_SYS_RESRV_3 +20 0x0000 //TX_DIST2REF0 +21 0x009B //TX_DIST2REF1 +22 0x0000 //TX_DIST2REF_02 +23 0x0000 //TX_DIST2REF_03 +24 0x0000 //TX_DIST2REF_04 +25 0x0000 //TX_DIST2REF_05 +26 0x0000 //TX_MMIC +27 0x0915 //TX_PGA_0 +28 0x0800 //TX_PGA_1 +29 0x0800 //TX_PGA_2 +30 0x0000 //TX_PGA_3 +31 0x0000 //TX_PGA_4 +32 0x0000 //TX_PGA_5 +33 0x0000 //TX_MIC_PAIRS +34 0x0000 //TX_MIC_PAIRS_HS +35 0x0002 //TX_MICS_FOR_BF +36 0x0000 //TX_MIC_PAIRS_FORL1 +37 0x0002 //TX_MICS_OF_PAIR0 +38 0x0002 //TX_MICS_OF_PAIR1 +39 0x0002 //TX_MICS_OF_PAIR2 +40 0x0002 //TX_MICS_OF_PAIR3 +41 0x0000 //TX_MIC_DATA_SRC0 +42 0x0001 //TX_MIC_DATA_SRC1 +43 0x0002 //TX_MIC_DATA_SRC2 +44 0x0000 //TX_MIC_DATA_SRC3 +45 0x0000 //TX_MIC_PAIR_CH_04 +46 0x0000 //TX_MIC_PAIR_CH_05 +47 0x0000 //TX_MIC_PAIR_CH_10 +48 0x0000 //TX_MIC_PAIR_CH_11 +49 0x0000 //TX_MIC_PAIR_CH_12 +50 0x0000 //TX_MIC_PAIR_CH_13 +51 0x0000 //TX_MIC_PAIR_CH_14 +52 0x05DC //TX_HD_BIN_MASK +53 0x0010 //TX_HD_SUBAND_MASK +54 0x19A1 //TX_HD_FRAME_AVG_MASK +55 0x0320 //TX_HD_MIN_FRQ +56 0x1000 //TX_HD_ALPHA_PSD +57 0x1100 //TX_T_PHPR1 +58 0x0000 //TX_T_PHPR2 +59 0x0000 //TX_T_PTPR +60 0x0000 //TX_T_PNPR +61 0x0000 //TX_T_PAPR1 +62 0xEE6C //TX_T_PSDVAT +63 0x0800 //TX_CNT +64 0x4000 //TX_ANTI_HOWL_GAIN +65 0x0001 //TX_MICFORBFMARK_0 +66 0x0001 //TX_MICFORBFMARK_1 +67 0x0001 //TX_MICFORBFMARK_2 +68 0x0001 //TX_MICFORBFMARK_3 +69 0x0001 //TX_MICFORBFMARK_4 +70 0x0001 //TX_MICFORBFMARK_5 +71 0x0000 //TX_DIST2REF_10 +72 0x3E00 //TX_DIST2REF_11 +73 0x0000 //TX_DIST2REF2 +74 0x0000 //TX_DIST2REF_13 +75 0x0000 //TX_DIST2REF_14 +76 0x0000 //TX_DIST2REF_15 +77 0x0000 //TX_DIST2REF_20 +78 0x0000 //TX_DIST2REF_21 +79 0x0000 //TX_DIST2REF_22 +80 0x0000 //TX_DIST2REF_23 +81 0x0000 //TX_DIST2REF_24 +82 0x0000 //TX_DIST2REF_25 +83 0x0000 //TX_DIST2REF_30 +84 0x0000 //TX_DIST2REF_31 +85 0x0000 //TX_DIST2REF_32 +86 0x0000 //TX_DIST2REF_33 +87 0x0000 //TX_DIST2REF_34 +88 0x0000 //TX_DIST2REF_35 +89 0x0000 //TX_MIC_LOC_00 +90 0x0000 //TX_MIC_LOC_01 +91 0x0000 //TX_MIC_LOC_02 +92 0x0000 //TX_MIC_LOC_03 +93 0x0000 //TX_MIC_LOC_04 +94 0x0000 //TX_MIC_LOC_05 +95 0x0000 //TX_MIC_LOC_10 +96 0x0000 //TX_MIC_LOC_11 +97 0x0000 //TX_MIC_LOC_12 +98 0x0000 //TX_MIC_LOC_13 +99 0x0000 //TX_MIC_LOC_14 +100 0x0000 //TX_MIC_LOC_15 +101 0x0000 //TX_MIC_LOC_20 +102 0x0000 //TX_MIC_LOC_21 +103 0x0000 //TX_MIC_LOC_22 +104 0x0000 //TX_MIC_LOC_23 +105 0x0000 //TX_MIC_LOC_24 +106 0x0000 //TX_MIC_LOC_25 +107 0x0200 //TX_MIC_REFBLK_VOLUME +108 0x0800 //TX_MIC_BLOCK_VOLUME +109 0x0000 //TX_INVERSE_MASK +110 0x0000 //TX_ADCS_MASK +111 0x04D0 //TX_ADCS_GAIN +112 0x4000 //TX_NFC_GAINFAC +113 0x0000 //TX_MAINMIC_BLKFACTOR +114 0x0000 //TX_REFMIC_BLKFACTOR +115 0x0000 //TX_BLMIC_BLKFACTOR +116 0x0000 //TX_BRMIC_BLKFACTOR +117 0x0031 //TX_MICBLK_START_BIN +118 0x0060 //TX_MICBLK_END_BIN +119 0x0015 //TX_MICBLK_FE_HOLD +120 0xFFF2 //TX_MICBLK_MR_EXP_TH +121 0xFFF2 //TX_MICBLK_LR_EXP_TH +122 0x0000 //TX_FENE_HOLD +123 0x4000 //TX_FE_ENER_TH_MTS +124 0x0004 //TX_FE_ENER_TH_EXP +125 0x6000 //TX_C_POST_FLT_MIC_MAINBLK +126 0x6000 //TX_C_POST_FLT_MIC_REFBLK +127 0x0010 //TX_MIC_BLOCK_N +128 0x7D83 //TX_A_HP +129 0x4000 //TX_B_PE +130 0x6800 //TX_THR_PITCH_DET_0 +131 0x6000 //TX_THR_PITCH_DET_1 +132 0x5800 //TX_THR_PITCH_DET_2 +133 0x0008 //TX_PITCH_BFR_LEN +134 0x0003 //TX_SBD_PITCH_DET +135 0x0050 //TX_TD_AEC_L +136 0x4000 //TX_MU0_UNP_TD_AEC +137 0x1000 //TX_MU0_PTD_TD_AEC +138 0x0000 //TX_PP_RESRV_0 +139 0x2A94 //TX_PP_RESRV_1 +140 0x55F0 //TX_PP_RESRV_2 +141 0x0000 //TX_PP_RESRV_3 +142 0x0000 //TX_PP_RESRV_4 +143 0x0000 //TX_PP_RESRV_5 +144 0x0000 //TX_PP_RESRV_6 +145 0x0000 //TX_PP_RESRV_7 +146 0x001E //TX_TAIL_LENGTH +147 0x0080 //TX_AEC_REF_GAIN_0 +148 0x0800 //TX_AEC_REF_GAIN_1 +149 0x0800 //TX_AEC_REF_GAIN_2 +150 0x7000 //TX_EAD_THR +151 0x0800 //TX_THR_RE_EST +152 0x0800 //TX_MIN_EQ_RE_EST_0 +153 0x0800 //TX_MIN_EQ_RE_EST_1 +154 0x0800 //TX_MIN_EQ_RE_EST_2 +155 0x0800 //TX_MIN_EQ_RE_EST_3 +156 0x0800 //TX_MIN_EQ_RE_EST_4 +157 0x0800 //TX_MIN_EQ_RE_EST_5 +158 0x0800 //TX_MIN_EQ_RE_EST_6 +159 0x0800 //TX_MIN_EQ_RE_EST_7 +160 0x0800 //TX_MIN_EQ_RE_EST_8 +161 0x0800 //TX_MIN_EQ_RE_EST_9 +162 0x0800 //TX_MIN_EQ_RE_EST_10 +163 0x0800 //TX_MIN_EQ_RE_EST_11 +164 0x0800 //TX_MIN_EQ_RE_EST_12 +165 0x4000 //TX_LAMBDA_RE_EST +166 0x2000 //TX_LAMBDA_CB_NLE +167 0x6000 //TX_C_POST_FLT +168 0x7000 //TX_GAIN_NP +169 0x00C8 //TX_SE_HOLD_N +170 0x00C8 //TX_DT_HOLD_N +171 0x03E8 //TX_DT2_HOLD_N +172 0x6666 //TX_AEC_RESRV_0 +173 0x0000 //TX_AEC_RESRV_1 +174 0x0014 //TX_AEC_RESRV_2 +175 0x0000 //TX_MIC_DELAY_LENGTH +176 0x0000 //TX_REF_DELAY_LENGTH +177 0x0000 //TX_ADD_LINEIN_GAINL +178 0x0000 //TX_ADD_LINEIN_GAINH +179 0x0000 //TX_MIN_EQ_RE_EST_14 +180 0x0000 //TX_DTD_THR1_8 +181 0x7FFF //TX_DTD_THR2_8 +182 0x0000 //TX_DTD_MIC_BLK2 +183 0x0008 //TX_FRQ_LIN_LEN +184 0x7FFF //TX_FRQ_AEC_LEN_RHO +185 0x6000 //TX_MU0_UNP_FRQ_AEC +186 0x4000 //TX_MU0_PTD_FRQ_AEC +187 0x000A //TX_MINENOISETH +188 0x0800 //TX_MU0_RE_EST +189 0x0001 //TX_AEC_NUM_CH +190 0x0000 //TX_BIGECHOATTENUATION_MAX +191 0x2000 //TX_A_POST_FLT_MICBLK +192 0x0000 //TX_BLKENERTH +193 0x0000 //TX_BLKENERHIGHTH +194 0x0000 //TX_NORMENERTH +195 0x0000 //TX_NORMENERHIGHTH +196 0x0000 //TX_NORMENERHIGHTHL +197 0x7800 //TX_DTD_THR1_0 +198 0x7000 //TX_DTD_THR1_1 +199 0x7FFF //TX_DTD_THR1_2 +200 0x7FFF //TX_DTD_THR1_3 +201 0x7FFF //TX_DTD_THR1_4 +202 0x7FFF //TX_DTD_THR1_5 +203 0x7FFF //TX_DTD_THR1_6 +204 0x7FFF //TX_DTD_THR2_0 +205 0x7FFF //TX_DTD_THR2_1 +206 0x7FFF //TX_DTD_THR2_2 +207 0x7FFF //TX_DTD_THR2_3 +208 0x7FFF //TX_DTD_THR2_4 +209 0x7FFF //TX_DTD_THR2_5 +210 0x7FFF //TX_DTD_THR2_6 +211 0x1000 //TX_DTD_THR3 +212 0x0000 //TX_SPK_CUT_K +213 0x0BB8 //TX_DT_CUT_K +214 0x0CCD //TX_DT_CUT_THR +215 0x04EB //TX_COMFORT_G +216 0x01F4 //TX_POWER_YOUT_TH +217 0x4000 //TX_FDPFGAINECHO +218 0x0000 //TX_DTD_HD_THR +219 0x0000 //TX_SPK_CUT_K_S +220 0x0000 //TX_DTD_MIC_BLK +221 0x0400 //TX_ADPT_STRICT_L +222 0x0200 //TX_ADPT_STRICT_H +223 0x0BB8 //TX_RATIO_DT_L_TH_LOW +224 0x3A98 //TX_RATIO_DT_H_TH_LOW +225 0x1770 //TX_RATIO_DT_L_TH_HIGH +226 0x4E20 //TX_RATIO_DT_H_TH_HIGH +227 0x09C4 //TX_RATIO_DT_L0_TH +228 0x0800 //TX_B_POST_FILT_ECHO_L +229 0x7FFF //TX_B_POST_FILT_ECHO_H +230 0x0200 //TX_MIN_G_CTRL_ECHO +231 0x7FFF //TX_B_LESSCUT_RTO_ECHO +232 0x0019 //TX_EPD_OFFSET_00 +233 0x0019 //TX_EPD_OFFST_01 +234 0x1388 //TX_RATIO_DT_L0_TH_HIGH +235 0x3A98 //TX_RATIO_DT_H_TH_CUT +236 0x7FFF //TX_MIN_EQ_RE_EST_13 +237 0x7FFF //TX_DTD_THR1_7 +238 0x7FFF //TX_DTD_THR2_7 +239 0x0800 //TX_DT_RESRV_7 +240 0x0800 //TX_DT_RESRV_8 +241 0x0000 //TX_DT_RESRV_9 +242 0xF400 //TX_THR_SN_EST_0 +243 0xF400 //TX_THR_SN_EST_1 +244 0xF600 //TX_THR_SN_EST_2 +245 0xF400 //TX_THR_SN_EST_3 +246 0xF400 //TX_THR_SN_EST_4 +247 0xF400 //TX_THR_SN_EST_5 +248 0xF400 //TX_THR_SN_EST_6 +249 0xF600 //TX_THR_SN_EST_7 +250 0x0000 //TX_DELTA_THR_SN_EST_0 +251 0x0200 //TX_DELTA_THR_SN_EST_1 +252 0x0200 //TX_DELTA_THR_SN_EST_2 +253 0x0200 //TX_DELTA_THR_SN_EST_3 +254 0x0200 //TX_DELTA_THR_SN_EST_4 +255 0x0200 //TX_DELTA_THR_SN_EST_5 +256 0x0000 //TX_DELTA_THR_SN_EST_6 +257 0x0200 //TX_DELTA_THR_SN_EST_7 +258 0x6000 //TX_LAMBDA_NN_EST_0 +259 0x4000 //TX_LAMBDA_NN_EST_1 +260 0x4000 //TX_LAMBDA_NN_EST_2 +261 0x4000 //TX_LAMBDA_NN_EST_3 +262 0x4000 //TX_LAMBDA_NN_EST_4 +263 0x4000 //TX_LAMBDA_NN_EST_5 +264 0x6000 //TX_LAMBDA_NN_EST_6 +265 0x4000 //TX_LAMBDA_NN_EST_7 +266 0x0400 //TX_N_SN_EST +267 0x001E //TX_INBEAM_T +268 0x0041 //TX_INBEAMHOLDT +269 0x2000 //TX_G_STRICT +270 0x2000 //TX_EQ_THR_BF +271 0x799A //TX_LAMBDA_EQ_BF +272 0x1000 //TX_NE_RTO_TH +273 0x0400 //TX_NE_RTO_TH_L +274 0x0800 //TX_MAINREFRTOH_TH_H +275 0x0800 //TX_MAINREFRTOH_TH_L +276 0x0800 //TX_MAINREFRTO_TH_H +277 0x0800 //TX_MAINREFRTO_TH_L +278 0x0200 //TX_MAINREFRTO_TH_EQ +279 0x1000 //TX_B_POST_FLT_0 +280 0x1000 //TX_B_POST_FLT_1 +281 0x000F //TX_NS_LVL_CTRL_0 +282 0x0011 //TX_NS_LVL_CTRL_1 +283 0x000F //TX_NS_LVL_CTRL_2 +284 0x000F //TX_NS_LVL_CTRL_3 +285 0x000F //TX_NS_LVL_CTRL_4 +286 0x000F //TX_NS_LVL_CTRL_5 +287 0x000F //TX_NS_LVL_CTRL_6 +288 0x0011 //TX_NS_LVL_CTRL_7 +289 0x000C //TX_MIN_GAIN_S_0 +290 0x000F //TX_MIN_GAIN_S_1 +291 0x000C //TX_MIN_GAIN_S_2 +292 0x000C //TX_MIN_GAIN_S_3 +293 0x000C //TX_MIN_GAIN_S_4 +294 0x000C //TX_MIN_GAIN_S_5 +295 0x000C //TX_MIN_GAIN_S_6 +296 0x000F //TX_MIN_GAIN_S_7 +297 0x7FFF //TX_NMOS_SUP +298 0x0000 //TX_NS_MAX_PRI_SNR_TH +299 0x0000 //TX_NMOS_SUP_MENSA +300 0x7FFF //TX_SNRI_SUP_0 +301 0x7FFF //TX_SNRI_SUP_1 +302 0x7FFF //TX_SNRI_SUP_2 +303 0x7FFF //TX_SNRI_SUP_3 +304 0x7FFF //TX_SNRI_SUP_4 +305 0x7FFF //TX_SNRI_SUP_5 +306 0x7FFF //TX_SNRI_SUP_6 +307 0x7FFF //TX_SNRI_SUP_7 +308 0x7FFF //TX_THR_LFNS +309 0x000E //TX_G_LFNS +310 0x09C4 //TX_GAIN0_NTH +311 0x000A //TX_MUSIC_MORENS +312 0x7FFF //TX_A_POST_FILT_0 +313 0x2000 //TX_A_POST_FILT_1 +314 0x4000 //TX_A_POST_FILT_S_0 +315 0x5000 //TX_A_POST_FILT_S_1 +316 0x5000 //TX_A_POST_FILT_S_2 +317 0x5000 //TX_A_POST_FILT_S_3 +318 0x5000 //TX_A_POST_FILT_S_4 +319 0x5000 //TX_A_POST_FILT_S_5 +320 0x4000 //TX_A_POST_FILT_S_6 +321 0x5000 //TX_A_POST_FILT_S_7 +322 0x1000 //TX_B_POST_FILT_0 +323 0x1000 //TX_B_POST_FILT_1 +324 0x1000 //TX_B_POST_FILT_2 +325 0x1000 //TX_B_POST_FILT_3 +326 0x1000 //TX_B_POST_FILT_4 +327 0x1000 //TX_B_POST_FILT_5 +328 0x1000 //TX_B_POST_FILT_6 +329 0x1000 //TX_B_POST_FILT_7 +330 0x7FFF //TX_B_LESSCUT_RTO_S_0 +331 0x7FFF //TX_B_LESSCUT_RTO_S_1 +332 0x7FFF //TX_B_LESSCUT_RTO_S_2 +333 0x7FFF //TX_B_LESSCUT_RTO_S_3 +334 0x7FFF //TX_B_LESSCUT_RTO_S_4 +335 0x7FFF //TX_B_LESSCUT_RTO_S_5 +336 0x7FFF //TX_B_LESSCUT_RTO_S_6 +337 0x7FFF //TX_B_LESSCUT_RTO_S_7 +338 0x7CCD //TX_LAMBDA_PFILT +339 0x7B00 //TX_LAMBDA_PFILT_S_0 +340 0x7B00 //TX_LAMBDA_PFILT_S_1 +341 0x7B00 //TX_LAMBDA_PFILT_S_2 +342 0x7B00 //TX_LAMBDA_PFILT_S_3 +343 0x7B00 //TX_LAMBDA_PFILT_S_4 +344 0x7B00 //TX_LAMBDA_PFILT_S_5 +345 0x7B00 //TX_LAMBDA_PFILT_S_6 +346 0x7B00 //TX_LAMBDA_PFILT_S_7 +347 0x0200 //TX_K_PEPPER +348 0x0800 //TX_A_PEPPER +349 0x1EAA //TX_K_PEPPER_HF +350 0x0800 //TX_A_PEPPER_HF +351 0x0001 //TX_HMNC_BST_FLG +352 0x0200 //TX_HMNC_BST_THR +353 0x0800 //TX_DT_BINVAD_TH_0 +354 0x0800 //TX_DT_BINVAD_TH_1 +355 0x0800 //TX_DT_BINVAD_TH_2 +356 0x0800 //TX_DT_BINVAD_TH_3 +357 0x1D4C //TX_DT_BINVAD_ENDF +358 0x0000 //TX_C_POST_FLT_DT +359 0x0CCD //TX_NS_B_POST_FLT_LESSCUT +360 0x0100 //TX_DT_BOOST +361 0x0000 //TX_BF_SGRAD_FLG +362 0x0005 //TX_BF_DVG_TH +363 0x001E //TX_SN_C_F +364 0x0000 //TX_K_APT +365 0x0001 //TX_NOISEDET +366 0x0190 //TX_NDETCT +367 0x0050 //TX_NOISE_TH_0 +368 0x7FFF //TX_NOISE_TH_0_2 +369 0x7FFF //TX_NOISE_TH_0_3 +370 0x07D0 //TX_NOISE_TH_1 +371 0x00C8 //TX_NOISE_TH_2 +372 0x3A98 //TX_NOISE_TH_3 +373 0x0FA0 //TX_NOISE_TH_4 +374 0x157C //TX_NOISE_TH_5 +375 0x7FFF //TX_NOISE_TH_5_2 +376 0x7FFF //TX_NOISE_TH_5_3 +377 0x7FFF //TX_NOISE_TH_5_4 +378 0x044C //TX_NOISE_TH_6 +379 0x0014 //TX_MINENOISE_TH +380 0x4000 //TX_MORENS_TFMASK_TH +381 0xFFEE //TX_DRC_QUIET_FLOOR +382 0x6000 //TX_RATIODTL_CUT_TH +383 0xFFF3 //TX_DT_CUT_K1 +384 0x0666 //TX_OUT_ENER_S_TH_CLEAN +385 0x0666 //TX_OUT_ENER_S_TH_LESSCLEAN +386 0x0333 //TX_OUT_ENER_S_TH_NOISY +387 0x019A //TX_OUT_ENER_TH_NOISE +388 0x0333 //TX_OUT_ENER_TH_SPEECH +389 0x2000 //TX_SN_NPB_GAIN +390 0x0000 //TX_NN_NPB_GAIN +391 0x0000 //TX_POST_MASK_SUP_HSNE +392 0x0000 //TX_TAIL_DET_TH +393 0x0000 //TX_B_LESSCUT_RTO_WTA +394 0x0000 //TX_MEL_G_R +395 0x0800 //TX_SUPHIGH_TH +396 0x00C8 //TX_MASK_G_R +397 0x0002 //TX_EXTRA_NS_L +398 0x0800 //TX_C_POST_FLT_MASK +399 0x0005 //TX_A_POST_FLT_WNS +400 0x0148 //TX_MIN_G_LOW300HZ +401 0x0002 //TX_MAXLEVEL_CNG +402 0x00B4 //TX_STN_NOISE_TH +403 0x4000 //TX_POST_MASK_SUP +404 0x7FFF //TX_POST_MASK_ADJUST +405 0x00C8 //TX_NS_ENOISE_MIC0_TH +406 0x0014 //TX_MINENOISE_MIC0_TH +407 0x012C //TX_MINENOISE_MIC0_S_TH +408 0x7FFF //TX_MIN_G_CTRL_SSNS +409 0x0000 //TX_METAL_RTO_THR +410 0x0000 //TX_NS_FP_K_METAL +411 0x7FFF //TX_NOISEDET_BOOST_TH +412 0x0000 //TX_NSMOOTH_TH +413 0x0000 //TX_NS_RESRV_8 +414 0x1800 //TX_RHO_UPB +415 0x0BB8 //TX_N_HOLD_HS +416 0x0050 //TX_N_RHO_BFR0 +417 0x7FFF //TX_LAMBDA_ARSP_EST +418 0x0100 //TX_EXTRA_GAIN_MICBLOCK +419 0x0CCD //TX_THR_STD_NSR +420 0x019A //TX_THR_STD_PLH +421 0x2AF8 //TX_N_HOLD_STD +422 0x0066 //TX_THR_STD_RHO +423 0x2000 //TX_BF_RESET_THR_HS +424 0x09C4 //TX_SB_RTO_MEAN_TH +425 0x0000 //TX_SB_RHO_MEAN_TH_NTALK +426 0x3800 //TX_SB_RTO_MEAN_TH_ABN +427 0x2EE0 //TX_SB_RTO_MEAN_TH_RUB +428 0x0000 //TX_WTA_EN_RTO_TH +429 0x0000 //TX_TOP_ENER_TH_F +430 0x0000 //TX_DESIRED_TALK_HOLDT +431 0x0800 //TX_MIC_BLOCK_FACTOR +432 0x0000 //TX_NSEST_BFRLRNRDC +433 0x0000 //TX_THR_POST_FLT_HS +434 0x0010 //TX_HS_VAD_BIN +435 0x2666 //TX_THR_VAD_HS +436 0x2CCD //TX_MEAN_RTO_MIN_TH2 +437 0x0032 //TX_SILENCE_T +438 0x0000 //TX_A_POST_FLT_WTA +439 0x799A //TX_LAMBDA_PFLT_WTA +440 0x0000 //TX_SB_RHO_MEAN2_TH +441 0x0190 //TX_SB_RHO_MEAN3_TH +442 0x0000 //TX_HS_RESRV_4 +443 0x0000 //TX_HS_RESRV_5 +444 0x003C //TX_DOA_VAD_THR_1 +445 0x0000 //TX_DOA_VAD_THR_2 +446 0x0028 //TX_DOA_VAD_THR1_0 +447 0x0028 //TX_DOA_VAD_THR1_1 +448 0x0000 //TX_SRC_DOA_RNG_LOW_0A +449 0x00B4 //TX_SRC_DOA_RNG_HIGH_0A +450 0x005A //TX_DFLT_SRC_DOA_0A +451 0x0000 //TX_SRC_DOA_RNG_LOW_0B +452 0x0000 //TX_SRC_DOA_RNG_HIGH_0B +453 0x0000 //TX_DFLT_SRC_DOA_0B +454 0x0000 //TX_SRC_DOA_RNG_LOW_0C +455 0x0000 //TX_SRC_DOA_RNG_HIGH_0C +456 0x0000 //TX_DFLT_SRC_DOA_0C +457 0x0000 //TX_SRC_DOA_RNG_LOW_0D +458 0x0000 //TX_SRC_DOA_RNG_HIGH_0D +459 0x0000 //TX_DFLT_SRC_DOA_0D +460 0x0000 //TX_SRC_DOA_RNG_LOW_1A +461 0x00B4 //TX_SRC_DOA_RNG_HIGH_1A +462 0x005A //TX_DFLT_SRC_DOA_1A +463 0x0000 //TX_SRC_DOA_RNG_LOW_1B +464 0x00B4 //TX_SRC_DOA_RNG_HIGH_1B +465 0x005A //TX_DFLT_SRC_DOA_1B +466 0x0000 //TX_SRC_DOA_RNG_LOW_1C +467 0x00B4 //TX_SRC_DOA_RNG_HIGH_1C +468 0x005A //TX_DFLT_SRC_DOA_1C +469 0x0000 //TX_SRC_DOA_RNG_LOW_1D +470 0x00B4 //TX_SRC_DOA_RNG_HIGH_1D +471 0x005A //TX_DFLT_SRC_DOA_1D +472 0x0100 //TX_BF_HOLDOFF_T +473 0x7FFF //TX_DOA_COST_FACTOR +474 0x4000 //TX_MAINTOREFR_TH0 +475 0x071C //TX_DOA_TRK_THR +476 0x012C //TX_DOA_TRACK_HT +477 0x0200 //TX_N1_HOLD_HF +478 0x0100 //TX_N2_HOLD_HF +479 0x3000 //TX_BF_RESET_THR_HF +480 0x7333 //TX_DOA_SMOOTH +481 0x0800 //TX_MU_BF +482 0x0800 //TX_BF_MU_LF_B2 +483 0x0040 //TX_BF_FC_END_BIN_B2 +484 0x0020 //TX_BF_FC_END_BIN +485 0x0000 //TX_HF_RESRV_25 +486 0x0000 //TX_HF_RESRV_26 +487 0x0007 //TX_N_DOA_SEED +488 0x0001 //TX_FINE_DOA_SEARCH_FLG +489 0x0000 //TX_HF_RESRV_27 +490 0x038E //TX_DLT_SRC_DOA_RNG +491 0x0200 //TX_BF_MU_LF +492 0x0000 //TX_DFLT_SRC_LOC_0 +493 0x7FFF //TX_DFLT_SRC_LOC_1 +494 0x0000 //TX_DFLT_SRC_LOC_2 +495 0x038E //TX_DOA_TRACK_VADTH +496 0x0000 //TX_DOA_TRACK_NEW +497 0x0230 //TX_NOR_OFF_THR +498 0x0CCD //TX_MORE_ON_700HZ_THR +499 0x2000 //TX_MU_BF_ADPT_NS +500 0x0000 //TX_ADAPT_LEN +501 0x6666 //TX_MORE_SNS +502 0x0000 //TX_NOR_OFF_TH1 +503 0x0000 //TX_WIDE_MASK_TH +504 0xD333 //TX_SUBSNRATIOHIGH4MEANBCK_THR +505 0x6000 //TX_C_POST_FLT_CUT +506 0x2000 //TX_RADIODTLV +507 0x0320 //TX_POWER_LINEIN_TH +508 0x0014 //TX_FE_VADCOUNT_TH_FC +509 0x0000 //TX_ECHO_SUPP_FC +510 0x0C80 //TX_ECHO_TH +511 0x6666 //TX_MIC_TO_BFGAIN +512 0x0000 //TX_MICTOBFGAIN0 +513 0x0000 //TX_FASTMUE_TH +514 0x0000 //TX_DEREVERB_LF_MU +515 0x0000 //TX_DEREVERB_HF_MU +516 0x0000 //TX_DEREVERB_DELAY +517 0x0000 //TX_DEREVERB_COEF_LEN +518 0x0000 //TX_DEREVERB_DNR +519 0x0000 //TX_DEREVERB_ALPHA +520 0x0000 //TX_DEREVERB_BETA +521 0x0000 //TX_GSC_RTOL_TH +522 0x0000 //TX_GSC_RTOH_TH +523 0x0000 //TX_WIDE2_MEANHTH +524 0x0000 //TX_DR_RESRV_5 +525 0x0000 //TX_DR_RESRV_6 +526 0x0000 //TX_DR_RESRV_7 +527 0x0000 //TX_DR_RESRV_8 +528 0x1333 //TX_WIND_MARK_TH +529 0x399A //TX_CORR_THR +530 0x0004 //TX_SNR_THR +531 0x0010 //TX_ENGY_THR +532 0x1770 //TX_CORR_HIGH_TH +533 0x6000 //TX_ENGY_THR_2 +534 0x3400 //TX_MEAN_RTO_THR +535 0x0028 //TX_WNS_ENOISE_MIC0_TH +536 0x3000 //TX_RATIOMICL_TH +537 0x64CD //TX_CALIG_HS +538 0x0000 //TX_LVL_CTRL +539 0x0014 //TX_WIND_SUPRTO +540 0x000A //TX_WNS_MIN_G +541 0x0000 //TX_WNS_B_POST_FLT +542 0x2800 //TX_RATIOMICH_TH +543 0xD120 //TX_WIND_INBEAM_L_TH +544 0x0FA0 //TX_WIND_INBEAM_H_TH +545 0x2000 //TX_WNS_RESRV_0 +546 0x59D8 //TX_WNS_RESRV_1 +547 0x0000 //TX_WNS_RESRV_2 +548 0x0000 //TX_WNS_RESRV_3 +549 0x0000 //TX_WNS_RESRV_4 +550 0x0000 //TX_WNS_RESRV_5 +551 0x0000 //TX_WNS_RESRV_6 +552 0x0000 //TX_BVE_NOISE_FLOOR_0 +553 0x0070 //TX_BVE_NOISE_FLOOR_1 +554 0x0070 //TX_BVE_NOISE_FLOOR_2 +555 0x0010 //TX_BVE_NOISE_FLOOR_3 +556 0x0070 //TX_BVE_NOISE_FLOOR_4 +557 0x00B0 //TX_BVE_NOISE_FLOOR_5 +558 0x0E66 //TX_BVE_NOISE_FLOOR_6 +559 0x0050 //TX_BVE_NOISE_FLOOR_7 +560 0x770A //TX_BVE_NOISE_FLOOR_8 +561 0x0000 //TX_BVE_NOISE_FLOOR_9 +562 0x0000 //TX_BVE_IN_N +563 0x0000 //TX_BVE_OUT_N +564 0x0000 //TX_BVE_MICALPHA_DOWN +565 0x0000 //TX_PB_RESRV_1 +566 0x001C //TX_FDEQ_SUBNUM +567 0x4848 //TX_FDEQ_GAIN_0 +568 0x4848 //TX_FDEQ_GAIN_1 +569 0x4848 //TX_FDEQ_GAIN_2 +570 0x4848 //TX_FDEQ_GAIN_3 +571 0x4848 //TX_FDEQ_GAIN_4 +572 0x4848 //TX_FDEQ_GAIN_5 +573 0x4848 //TX_FDEQ_GAIN_6 +574 0x4444 //TX_FDEQ_GAIN_7 +575 0x4444 //TX_FDEQ_GAIN_8 +576 0x3C3C //TX_FDEQ_GAIN_9 +577 0x3C3C //TX_FDEQ_GAIN_10 +578 0x3C3C //TX_FDEQ_GAIN_11 +579 0x3C30 //TX_FDEQ_GAIN_12 +580 0x3030 //TX_FDEQ_GAIN_13 +581 0x4848 //TX_FDEQ_GAIN_14 +582 0x4848 //TX_FDEQ_GAIN_15 +583 0x4848 //TX_FDEQ_GAIN_16 +584 0x4848 //TX_FDEQ_GAIN_17 +585 0x4848 //TX_FDEQ_GAIN_18 +586 0x4848 //TX_FDEQ_GAIN_19 +587 0x4848 //TX_FDEQ_GAIN_20 +588 0x4848 //TX_FDEQ_GAIN_21 +589 0x4848 //TX_FDEQ_GAIN_22 +590 0x4848 //TX_FDEQ_GAIN_23 +591 0x0202 //TX_FDEQ_BIN_0 +592 0x0203 //TX_FDEQ_BIN_1 +593 0x0303 //TX_FDEQ_BIN_2 +594 0x0304 //TX_FDEQ_BIN_3 +595 0x0405 //TX_FDEQ_BIN_4 +596 0x0506 //TX_FDEQ_BIN_5 +597 0x0708 //TX_FDEQ_BIN_6 +598 0x090A //TX_FDEQ_BIN_7 +599 0x0B0C //TX_FDEQ_BIN_8 +600 0x0D0E //TX_FDEQ_BIN_9 +601 0x0E0F //TX_FDEQ_BIN_10 +602 0x0F10 //TX_FDEQ_BIN_11 +603 0x1011 //TX_FDEQ_BIN_12 +604 0x1112 //TX_FDEQ_BIN_13 +605 0x0000 //TX_FDEQ_BIN_14 +606 0x0000 //TX_FDEQ_BIN_15 +607 0x0000 //TX_FDEQ_BIN_16 +608 0x0000 //TX_FDEQ_BIN_17 +609 0x0000 //TX_FDEQ_BIN_18 +610 0x0000 //TX_FDEQ_BIN_19 +611 0x0000 //TX_FDEQ_BIN_20 +612 0x0000 //TX_FDEQ_BIN_21 +613 0x0000 //TX_FDEQ_BIN_22 +614 0x0000 //TX_FDEQ_BIN_23 +615 0x0000 //TX_FDEQ_PADDING +616 0x0020 //TX_PREEQ_SUBNUM_MIC0 +617 0x4848 //TX_PREEQ_GAIN_MIC0_0 +618 0x4848 //TX_PREEQ_GAIN_MIC0_1 +619 0x4848 //TX_PREEQ_GAIN_MIC0_2 +620 0x4848 //TX_PREEQ_GAIN_MIC0_3 +621 0x4848 //TX_PREEQ_GAIN_MIC0_4 +622 0x4848 //TX_PREEQ_GAIN_MIC0_5 +623 0x4848 //TX_PREEQ_GAIN_MIC0_6 +624 0x4848 //TX_PREEQ_GAIN_MIC0_7 +625 0x4848 //TX_PREEQ_GAIN_MIC0_8 +626 0x4848 //TX_PREEQ_GAIN_MIC0_9 +627 0x4848 //TX_PREEQ_GAIN_MIC0_10 +628 0x4848 //TX_PREEQ_GAIN_MIC0_11 +629 0x4848 //TX_PREEQ_GAIN_MIC0_12 +630 0x4848 //TX_PREEQ_GAIN_MIC0_13 +631 0x4848 //TX_PREEQ_GAIN_MIC0_14 +632 0x4848 //TX_PREEQ_GAIN_MIC0_15 +633 0x4848 //TX_PREEQ_GAIN_MIC0_16 +634 0x4848 //TX_PREEQ_GAIN_MIC0_17 +635 0x4848 //TX_PREEQ_GAIN_MIC0_18 +636 0x4848 //TX_PREEQ_GAIN_MIC0_19 +637 0x4848 //TX_PREEQ_GAIN_MIC0_20 +638 0x4848 //TX_PREEQ_GAIN_MIC0_21 +639 0x4848 //TX_PREEQ_GAIN_MIC0_22 +640 0x4848 //TX_PREEQ_GAIN_MIC0_23 +641 0x0608 //TX_PREEQ_BIN_MIC0_0 +642 0x0808 //TX_PREEQ_BIN_MIC0_1 +643 0x0808 //TX_PREEQ_BIN_MIC0_2 +644 0x0808 //TX_PREEQ_BIN_MIC0_3 +645 0x0808 //TX_PREEQ_BIN_MIC0_4 +646 0x0808 //TX_PREEQ_BIN_MIC0_5 +647 0x0808 //TX_PREEQ_BIN_MIC0_6 +648 0x0808 //TX_PREEQ_BIN_MIC0_7 +649 0x0808 //TX_PREEQ_BIN_MIC0_8 +650 0x0808 //TX_PREEQ_BIN_MIC0_9 +651 0x0808 //TX_PREEQ_BIN_MIC0_10 +652 0x0808 //TX_PREEQ_BIN_MIC0_11 +653 0x0808 //TX_PREEQ_BIN_MIC0_12 +654 0x0808 //TX_PREEQ_BIN_MIC0_13 +655 0x0808 //TX_PREEQ_BIN_MIC0_14 +656 0x0200 //TX_PREEQ_BIN_MIC0_15 +657 0x0000 //TX_PREEQ_BIN_MIC0_16 +658 0x0000 //TX_PREEQ_BIN_MIC0_17 +659 0x0000 //TX_PREEQ_BIN_MIC0_18 +660 0x0000 //TX_PREEQ_BIN_MIC0_19 +661 0x0000 //TX_PREEQ_BIN_MIC0_20 +662 0x0000 //TX_PREEQ_BIN_MIC0_21 +663 0x0000 //TX_PREEQ_BIN_MIC0_22 +664 0x0000 //TX_PREEQ_BIN_MIC0_23 +665 0x0020 //TX_PREEQ_SUBNUM_MIC1 +666 0x4848 //TX_PREEQ_GAIN_MIC1_0 +667 0x4848 //TX_PREEQ_GAIN_MIC1_1 +668 0x4848 //TX_PREEQ_GAIN_MIC1_2 +669 0x4848 //TX_PREEQ_GAIN_MIC1_3 +670 0x4848 //TX_PREEQ_GAIN_MIC1_4 +671 0x4848 //TX_PREEQ_GAIN_MIC1_5 +672 0x4848 //TX_PREEQ_GAIN_MIC1_6 +673 0x4848 //TX_PREEQ_GAIN_MIC1_7 +674 0x4848 //TX_PREEQ_GAIN_MIC1_8 +675 0x4848 //TX_PREEQ_GAIN_MIC1_9 +676 0x4848 //TX_PREEQ_GAIN_MIC1_10 +677 0x4848 //TX_PREEQ_GAIN_MIC1_11 +678 0x4848 //TX_PREEQ_GAIN_MIC1_12 +679 0x4848 //TX_PREEQ_GAIN_MIC1_13 +680 0x4848 //TX_PREEQ_GAIN_MIC1_14 +681 0x4848 //TX_PREEQ_GAIN_MIC1_15 +682 0x4848 //TX_PREEQ_GAIN_MIC1_16 +683 0x4848 //TX_PREEQ_GAIN_MIC1_17 +684 0x4848 //TX_PREEQ_GAIN_MIC1_18 +685 0x4848 //TX_PREEQ_GAIN_MIC1_19 +686 0x4848 //TX_PREEQ_GAIN_MIC1_20 +687 0x4848 //TX_PREEQ_GAIN_MIC1_21 +688 0x4848 //TX_PREEQ_GAIN_MIC1_22 +689 0x4848 //TX_PREEQ_GAIN_MIC1_23 +690 0x0608 //TX_PREEQ_BIN_MIC1_0 +691 0x0808 //TX_PREEQ_BIN_MIC1_1 +692 0x0808 //TX_PREEQ_BIN_MIC1_2 +693 0x0808 //TX_PREEQ_BIN_MIC1_3 +694 0x0808 //TX_PREEQ_BIN_MIC1_4 +695 0x0808 //TX_PREEQ_BIN_MIC1_5 +696 0x0808 //TX_PREEQ_BIN_MIC1_6 +697 0x0808 //TX_PREEQ_BIN_MIC1_7 +698 0x0808 //TX_PREEQ_BIN_MIC1_8 +699 0x0808 //TX_PREEQ_BIN_MIC1_9 +700 0x0808 //TX_PREEQ_BIN_MIC1_10 +701 0x0808 //TX_PREEQ_BIN_MIC1_11 +702 0x0808 //TX_PREEQ_BIN_MIC1_12 +703 0x0808 //TX_PREEQ_BIN_MIC1_13 +704 0x0808 //TX_PREEQ_BIN_MIC1_14 +705 0x0200 //TX_PREEQ_BIN_MIC1_15 +706 0x0000 //TX_PREEQ_BIN_MIC1_16 +707 0x0000 //TX_PREEQ_BIN_MIC1_17 +708 0x0000 //TX_PREEQ_BIN_MIC1_18 +709 0x0000 //TX_PREEQ_BIN_MIC1_19 +710 0x0000 //TX_PREEQ_BIN_MIC1_20 +711 0x0000 //TX_PREEQ_BIN_MIC1_21 +712 0x0000 //TX_PREEQ_BIN_MIC1_22 +713 0x0000 //TX_PREEQ_BIN_MIC1_23 +714 0x0020 //TX_PREEQ_SUBNUM_MIC2 +715 0x4848 //TX_PREEQ_GAIN_MIC2_0 +716 0x4848 //TX_PREEQ_GAIN_MIC2_1 +717 0x4848 //TX_PREEQ_GAIN_MIC2_2 +718 0x4848 //TX_PREEQ_GAIN_MIC2_3 +719 0x4848 //TX_PREEQ_GAIN_MIC2_4 +720 0x4848 //TX_PREEQ_GAIN_MIC2_5 +721 0x4848 //TX_PREEQ_GAIN_MIC2_6 +722 0x4848 //TX_PREEQ_GAIN_MIC2_7 +723 0x4848 //TX_PREEQ_GAIN_MIC2_8 +724 0x4848 //TX_PREEQ_GAIN_MIC2_9 +725 0x4848 //TX_PREEQ_GAIN_MIC2_10 +726 0x4848 //TX_PREEQ_GAIN_MIC2_11 +727 0x4848 //TX_PREEQ_GAIN_MIC2_12 +728 0x4848 //TX_PREEQ_GAIN_MIC2_13 +729 0x4848 //TX_PREEQ_GAIN_MIC2_14 +730 0x4848 //TX_PREEQ_GAIN_MIC2_15 +731 0x4848 //TX_PREEQ_GAIN_MIC2_16 +732 0x4848 //TX_PREEQ_GAIN_MIC2_17 +733 0x4848 //TX_PREEQ_GAIN_MIC2_18 +734 0x4848 //TX_PREEQ_GAIN_MIC2_19 +735 0x4848 //TX_PREEQ_GAIN_MIC2_20 +736 0x4848 //TX_PREEQ_GAIN_MIC2_21 +737 0x4848 //TX_PREEQ_GAIN_MIC2_22 +738 0x4848 //TX_PREEQ_GAIN_MIC2_23 +739 0x0608 //TX_PREEQ_BIN_MIC2_0 +740 0x0808 //TX_PREEQ_BIN_MIC2_1 +741 0x0808 //TX_PREEQ_BIN_MIC2_2 +742 0x0808 //TX_PREEQ_BIN_MIC2_3 +743 0x0808 //TX_PREEQ_BIN_MIC2_4 +744 0x0808 //TX_PREEQ_BIN_MIC2_5 +745 0x0808 //TX_PREEQ_BIN_MIC2_6 +746 0x0808 //TX_PREEQ_BIN_MIC2_7 +747 0x0808 //TX_PREEQ_BIN_MIC2_8 +748 0x0808 //TX_PREEQ_BIN_MIC2_9 +749 0x0808 //TX_PREEQ_BIN_MIC2_10 +750 0x0808 //TX_PREEQ_BIN_MIC2_11 +751 0x0808 //TX_PREEQ_BIN_MIC2_12 +752 0x0808 //TX_PREEQ_BIN_MIC2_13 +753 0x0808 //TX_PREEQ_BIN_MIC2_14 +754 0x0200 //TX_PREEQ_BIN_MIC2_15 +755 0x0000 //TX_PREEQ_BIN_MIC2_16 +756 0x0000 //TX_PREEQ_BIN_MIC2_17 +757 0x0000 //TX_PREEQ_BIN_MIC2_18 +758 0x0000 //TX_PREEQ_BIN_MIC2_19 +759 0x0000 //TX_PREEQ_BIN_MIC2_20 +760 0x0000 //TX_PREEQ_BIN_MIC2_21 +761 0x0000 //TX_PREEQ_BIN_MIC2_22 +762 0x0000 //TX_PREEQ_BIN_MIC2_23 +763 0x0006 //TX_MASKING_ABILITY +764 0x0800 //TX_NND_WEIGHT +765 0x0062 //TX_MIC_CALIBRATION_0 +766 0x0062 //TX_MIC_CALIBRATION_1 +767 0x0062 //TX_MIC_CALIBRATION_2 +768 0x0062 //TX_MIC_CALIBRATION_3 +769 0x0046 //TX_MIC_PWR_BIAS_0 +770 0x0046 //TX_MIC_PWR_BIAS_1 +771 0x0046 //TX_MIC_PWR_BIAS_2 +772 0x0046 //TX_MIC_PWR_BIAS_3 +773 0x000C //TX_GAIN_LIMIT_0 +774 0x000C //TX_GAIN_LIMIT_1 +775 0x000C //TX_GAIN_LIMIT_2 +776 0x000C //TX_GAIN_LIMIT_3 +777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN +778 0x7FDE //TX_BVE_VAD0_ALPHAUP +779 0x7F3A //TX_BVE_VAD0_ALPHADOWN +780 0x2000 //TX_BVE_GAINWEIGHT_NOFEVADLI +781 0x7F5B //TX_BVE_FEVADLI_ALPHA +782 0x7F19 //TX_BVE_NOVAD0_ALPHAUP +783 0x1000 //TX_TDDRC_ALPHA_UP_01 +784 0x1000 //TX_TDDRC_ALPHA_UP_02 +785 0x1000 //TX_TDDRC_ALPHA_UP_03 +786 0x1000 //TX_TDDRC_ALPHA_UP_04 +787 0x7EB8 //TX_TDDRC_ALPHA_DWN_01 +788 0x7EB8 //TX_TDDRC_ALPHA_DWN_02 +789 0x7EB8 //TX_TDDRC_ALPHA_DWN_03 +790 0x7EB8 //TX_TDDRC_ALPHA_DWN_04 +791 0x7FFF //TX_TDDRC_TD_DRC_LIMIT +792 0x0800 //TX_TDDRC_POST_LIMIT_GAIN +793 0x0000 //TX_TDDRC_RESRV_0 +794 0x0000 //TX_TDDRC_RESRV_1 +795 0x0018 //TX_FDDRC_BAND_MARGIN_0 +796 0x0030 //TX_FDDRC_BAND_MARGIN_1 +797 0x0050 //TX_FDDRC_BAND_MARGIN_2 +798 0x0080 //TX_FDDRC_BAND_MARGIN_3 +799 0x0007 //TX_FDDRC_BLOCK_EXP +800 0x5000 //TX_FDDRC_THRD_2_0 +801 0x5000 //TX_FDDRC_THRD_2_1 +802 0x5000 //TX_FDDRC_THRD_2_2 +803 0x5000 //TX_FDDRC_THRD_2_3 +804 0x6400 //TX_FDDRC_THRD_3_0 +805 0x6400 //TX_FDDRC_THRD_3_1 +806 0x6400 //TX_FDDRC_THRD_3_2 +807 0x6400 //TX_FDDRC_THRD_3_3 +808 0x2000 //TX_FDDRC_SLANT_0_0 +809 0x2000 //TX_FDDRC_SLANT_0_1 +810 0x2000 //TX_FDDRC_SLANT_0_2 +811 0x2000 //TX_FDDRC_SLANT_0_3 +812 0x5333 //TX_FDDRC_SLANT_1_0 +813 0x5333 //TX_FDDRC_SLANT_1_1 +814 0x5333 //TX_FDDRC_SLANT_1_2 +815 0x5333 //TX_FDDRC_SLANT_1_3 +816 0x0000 //TX_DEADMIC_SILENCE_TH +817 0x0000 //TX_MIC_DEGRADE_TH +818 0x0000 //TX_DEADMIC_CNT +819 0x0000 //TX_MIC_DEGRADE_CNT +820 0x0000 //TX_FDDRC_RESRV_4 +821 0x0000 //TX_FDDRC_RESRV_5 +822 0x0000 //TX_FDDRC_RESRV_6 +823 0x7FFF //TX_KS_NOISEPASTE_FACTOR +824 0x0001 //TX_KS_CONFIG +825 0x7FFF //TX_KS_GAIN_MIN +826 0x0000 //TX_KS_RESRV_0 +827 0x0000 //TX_KS_RESRV_1 +828 0x0000 //TX_KS_RESRV_2 +829 0x7C00 //TX_LAMBDA_PKA_FP +830 0x2000 //TX_TPKA_FP +831 0x0080 //TX_MIN_G_FP +832 0x2000 //TX_MAX_G_FP +833 0x0000 //TX_FFP_FP_K_METAL +834 0x4000 //TX_A_POST_FLT_FP +835 0x0F5C //TX_RTO_OUTBEAM_TH +836 0x4CCD //TX_TPKA_FP_THD +837 0x0000 //TX_MAX_G_FP_BLK +838 0x0000 //TX_FFP_FADEIN +839 0x0000 //TX_FFP_FADEOUT +840 0x0000 //TX_WHISPERCTH +841 0x0000 //TX_WHISPERHOLDT +842 0x0000 //TX_WHISP_ENTHH +843 0x0000 //TX_WHISP_ENTHL +844 0x0000 //TX_WHISP_RTOTH +845 0x0000 //TX_WHISP_RTOTH2 +846 0x0000 //TX_MUTE_PERIOD +847 0x0000 //TX_FADE_IN_PERIOD +848 0x0100 //TX_FFP_RESRV_2 +849 0x0020 //TX_FFP_RESRV_3 +850 0x0000 //TX_FFP_RESRV_4 +851 0x0000 //TX_FFP_RESRV_5 +852 0x0000 //TX_FFP_RESRV_6 +853 0x0000 //TX_FILTINDX +854 0x0000 //TX_TDDRC_THRD_0 +855 0x0000 //TX_TDDRC_THRD_1 +856 0x2000 //TX_TDDRC_THRD_2 +857 0x2000 //TX_TDDRC_THRD_3 +858 0x3000 //TX_TDDRC_SLANT_0 +859 0x6E00 //TX_TDDRC_SLANT_1 +860 0x1000 //TX_TDDRC_ALPHA_UP_00 +861 0x7EB8 //TX_TDDRC_ALPHA_DWN_00 +862 0x0000 //TX_TDDRC_HMNC_FLAG +863 0x199A //TX_TDDRC_HMNC_GAIN +864 0x0000 //TX_TDDRC_SMT_FLAG +865 0x0CCD //TX_TDDRC_SMT_W +866 0x07F2 //TX_TDDRC_DRC_GAIN +867 0x7FFF //TX_TDDRC_LMT_THRD +868 0x0000 //TX_TDDRC_LMT_ALPHA +869 0x0000 //TX_TFMASKLTH +870 0x0000 //TX_TFMASKLTHL +871 0x0CCD //TX_TFMASKHTH +872 0x0CCD //TX_TFMASKLTH_BINVAD +873 0xF333 //TX_TFMASKLTH_NS_EST +874 0x2CCD //TX_TFMASKLTH_DOA +875 0xECCD //TX_TFMASKTH_BLESSCUT +876 0x1000 //TX_B_LESSCUT_RTO_MASK +877 0x3800 //TX_SB_RHO_MEAN_TH_ABN +878 0x2000 //TX_B_POST_FLT_MASK +879 0x0000 //TX_B_POST_FLT_MASK1 +880 0x5333 //TX_GAIN_WIND_MASK +881 0x7FFF //TX_TFMASK_BFSTRICT_MUSIC +882 0x0000 //TX_TFMASK_BFSTRICT_NOMUSIC +883 0x7333 //TX_FASTNS_OUTIN_TH +884 0x0CCD //TX_FASTNS_TFMASK_TH +885 0x0CCD //TX_FASTNS_TFMASKBIN_TH1 +886 0x0CCD //TX_FASTNS_TFMASKBIN_TH2 +887 0x0CCD //TX_FASTNS_TFMASKBIN_TH3 +888 0x00C8 //TX_FASTNS_ARSPC_TH +889 0xC000 //TX_FASTNS_MASK5_TH +890 0x4848 //TX_POSTSSA_MIN_G_VR_MASK +891 0x7FFF //TX_A_LESSCUT_RTO_MASK +892 0x1770 //TX_FASTNS_NOISETH +893 0xC000 //TX_FASTNS_SSA_THLFL +894 0xC000 //TX_FASTNS_SSA_THHFL +895 0xCCCC //TX_FASTNS_SSA_THLFH +896 0xD999 //TX_FASTNS_SSA_THHFH +897 0x0000 //TX_SENDFUNC_REG_MICMUTE +898 0x0000 //TX_SENDFUNC_REG_MICMUTE1 +899 0x0000 //TX_MICMUTE_RATIO_THR +900 0x0000 //TX_MICMUTE_AMP_THR +901 0x0000 //TX_MICMUTE_HPF_IND +902 0x0000 //TX_MICMUTE_LOG_EYR_TH +903 0x0000 //TX_MICMUTE_CVG_TIME +904 0x0000 //TX_MICMUTE_RELEASE_TIME +905 0x0000 //TX_MIC_VOLUME_MIC0MUTE +906 0x0000 //TX_MICMUTE_EPD_OFFSET_0 +907 0x0000 //TX_MICMUTE_FRQ_AEC_L +908 0x0000 //TX_MICMUTE_EAD_THR +909 0x0000 //TX_MICMUTE_LAMBDA_CB_NLE +910 0x0000 //TX_MICMUTE_LAMBDA_RE_EST +911 0x0000 //TX_DTD_THR1_MICMUTE_0 +912 0x0000 //TX_DTD_THR1_MICMUTE_1 +913 0x0000 //TX_DTD_THR1_MICMUTE_2 +914 0x0000 //TX_DTD_THR1_MICMUTE_3 +915 0x0000 //TX_DTD_THR2_MICMUTE_0 +916 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_0 +917 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_1 +918 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_2 +919 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_3 +920 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_4 +921 0x0000 //TX_MICMUTE_C_POST_FLT +922 0x0000 //TX_MICMUTE_DT_CUT_K +923 0x0000 //TX_MICMUTE_DT_CUT_THR +924 0x0000 //TX_MICMUTE_DT_CUT_K2 +925 0x0000 //TX_MICMUTE_DT_CUT_THR2 +926 0x0000 //TX_MICMUTE_DT2_HOLD_N +927 0x0000 //TX_MICMUTE_RATIODTH_THCUT +928 0x0000 //TX_MICMUTE_B_POST_FLT_ECHOL +929 0x0000 //TX_MICMUTE_B_POST_FLT_ECHOH +930 0x0000 //TX_MICMUTE_C_POST_FLT_MASK +931 0x0000 //TX_MICMUTE_RATIODTL_CUT_TH +932 0x0000 //TX_MICMUTE_DT_CUT_K1 +933 0x0000 //TX_MICMUTE_N2_SN_EST +934 0x0000 //TX_MICMUTE_THR_SN_EST_0 +935 0x0000 //TX_MICMUTE_MIN_G_CTRL_0 +936 0x0000 //TX_MICMUTE_A_POST_FILT_S_0 +937 0x0000 //TX_MICMUTE_B_POST_FILT_0 +938 0x0000 //TX_MIC1RUB_AMP_THR +939 0x0000 //TX_MIC1MUTE_RATIO_THR +940 0x0000 //TX_MIC1MUTE_AMP_THR +941 0x0000 //TX_MIC1MUTE_CVG_TIME +942 0x0000 //TX_MIC1MUTE_RELEASE_TIME +943 0x0000 //TX_AMS_RESRV_01 +944 0x0000 //TX_AMS_RESRV_02 +945 0x0000 //TX_AMS_RESRV_03 +946 0x0000 //TX_AMS_RESRV_04 +947 0x0000 //TX_AMS_RESRV_05 +948 0x0000 //TX_AMS_RESRV_06 +949 0x0000 //TX_AMS_RESRV_07 +950 0x0000 //TX_AMS_RESRV_08 +951 0x0000 //TX_AMS_RESRV_09 +952 0x0000 //TX_AMS_RESRV_10 +953 0x0000 //TX_AMS_RESRV_11 +954 0x0000 //TX_AMS_RESRV_12 +955 0x0000 //TX_AMS_RESRV_13 +956 0x0000 //TX_AMS_RESRV_14 +957 0x0000 //TX_AMS_RESRV_15 +958 0x0000 //TX_AMS_RESRV_16 +959 0x0000 //TX_AMS_RESRV_17 +960 0x0000 //TX_AMS_RESRV_18 +961 0x0000 //TX_AMS_RESRV_19 +#RX +0 0xA06C //RX_RECVFUNC_MODE_0 +1 0x0000 //RX_RECVFUNC_MODE_1 +2 0x0001 //RX_SAMPLINGFREQ_SIG +3 0x0001 //RX_SAMPLINGFREQ_PROC +4 0x000A //RX_FRAME_SZ +5 0x0000 //RX_DELAY_OPT +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +10 0x0800 //RX_PGA +11 0x7FFF //RX_A_HP +12 0x4000 //RX_B_PE +13 0x3800 //RX_THR_PITCH_DET_0 +14 0x3000 //RX_THR_PITCH_DET_1 +15 0x2800 //RX_THR_PITCH_DET_2 +16 0x0008 //RX_PITCH_BFR_LEN +17 0x0003 //RX_SBD_PITCH_DET +18 0x0100 //RX_PP_RESRV_0 +19 0x0020 //RX_PP_RESRV_1 +20 0x0600 //RX_N_SN_EST +21 0x000C //RX_N2_SN_EST +22 0x0006 //RX_NS_LVL_CTRL +23 0xF800 //RX_THR_SN_EST +24 0x7CCD //RX_LAMBDA_PFILT +25 0x000A //RX_FENS_RESRV_0 +26 0x0190 //RX_FENS_RESRV_1 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +30 0x0002 //RX_EXTRA_NS_L +31 0x0800 //RX_EXTRA_NS_A +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +35 0x199A //RX_A_POST_FLT +36 0x0000 //RX_LMT_THRD +37 0x4000 //RX_LMT_ALPHA +38 0x001C //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x3C3C //RX_FDEQ_GAIN_9 +49 0x3C3C //RX_FDEQ_GAIN_10 +50 0x3838 //RX_FDEQ_GAIN_11 +51 0x3838 //RX_FDEQ_GAIN_12 +52 0x3030 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F10 //RX_FDEQ_BIN_11 +75 0x1011 //RX_FDEQ_BIN_12 +76 0x1112 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +111 0x0000 //RX_FILTINDX +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7E70 //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +125 0x7C00 //RX_LAMBDA_PKA_FP +126 0x2000 //RX_TPKA_FP +127 0x2000 //RX_MIN_G_FP +128 0x0080 //RX_MAX_G_FP +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +131 0x0000 //RX_MAXLEVEL_CNG +132 0x3000 //RX_BWE_UV_TH +133 0x3000 //RX_BWE_UV_TH2 +134 0x1800 //RX_BWE_UV_TH3 +135 0x1000 //RX_BWE_V_TH +136 0x04CD //RX_BWE_GAIN1_V_TH1 +137 0x0F33 //RX_BWE_GAIN1_V_TH2 +138 0x7333 //RX_BWE_UV_EQ +139 0x199A //RX_BWE_V_EQ +140 0x7333 //RX_BWE_TONE_TH +141 0x0004 //RX_BWE_UV_HOLD_T +142 0x6CCD //RX_BWE_GAIN2_ALPHA +143 0x799A //RX_BWE_GAIN3_ALPHA +144 0x001E //RX_BWE_CUTOFF +145 0x3000 //RX_BWE_GAINFILL +146 0x3200 //RX_BWE_MAXTH_TONE +147 0x2000 //RX_BWE_EQ_0 +148 0x2000 //RX_BWE_EQ_1 +149 0x2000 //RX_BWE_EQ_2 +150 0x2000 //RX_BWE_EQ_3 +151 0x2000 //RX_BWE_EQ_4 +152 0x2000 //RX_BWE_EQ_5 +153 0x2000 //RX_BWE_EQ_6 +154 0x0000 //RX_BWE_RESRV_0 +155 0x0000 //RX_BWE_RESRV_1 +156 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7E70 //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x001C //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x3C3C //RX_FDEQ_GAIN_9 +49 0x3C3C //RX_FDEQ_GAIN_10 +50 0x3838 //RX_FDEQ_GAIN_11 +51 0x3838 //RX_FDEQ_GAIN_12 +52 0x3030 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F10 //RX_FDEQ_BIN_11 +75 0x1011 //RX_FDEQ_BIN_12 +76 0x1112 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7E70 //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x001C //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x3C3C //RX_FDEQ_GAIN_9 +49 0x3C3C //RX_FDEQ_GAIN_10 +50 0x3838 //RX_FDEQ_GAIN_11 +51 0x3838 //RX_FDEQ_GAIN_12 +52 0x3030 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F10 //RX_FDEQ_BIN_11 +75 0x1011 //RX_FDEQ_BIN_12 +76 0x1112 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7E70 //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x001C //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x3C3C //RX_FDEQ_GAIN_9 +49 0x3C3C //RX_FDEQ_GAIN_10 +50 0x3838 //RX_FDEQ_GAIN_11 +51 0x3838 //RX_FDEQ_GAIN_12 +52 0x3030 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F10 //RX_FDEQ_BIN_11 +75 0x1011 //RX_FDEQ_BIN_12 +76 0x1112 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7E70 //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x001C //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x3C3C //RX_FDEQ_GAIN_9 +49 0x3C3C //RX_FDEQ_GAIN_10 +50 0x3838 //RX_FDEQ_GAIN_11 +51 0x3838 //RX_FDEQ_GAIN_12 +52 0x3030 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F10 //RX_FDEQ_BIN_11 +75 0x1011 //RX_FDEQ_BIN_12 +76 0x1112 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7E70 //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x001C //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x3C3C //RX_FDEQ_GAIN_9 +49 0x3C3C //RX_FDEQ_GAIN_10 +50 0x3838 //RX_FDEQ_GAIN_11 +51 0x3838 //RX_FDEQ_GAIN_12 +52 0x3030 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F10 //RX_FDEQ_BIN_11 +75 0x1011 //RX_FDEQ_BIN_12 +76 0x1112 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7E70 //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x001C //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x3C3C //RX_FDEQ_GAIN_9 +49 0x3C3C //RX_FDEQ_GAIN_10 +50 0x3838 //RX_FDEQ_GAIN_11 +51 0x3838 //RX_FDEQ_GAIN_12 +52 0x3030 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F10 //RX_FDEQ_BIN_11 +75 0x1011 //RX_FDEQ_BIN_12 +76 0x1112 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7E70 //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x001C //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x3C3C //RX_FDEQ_GAIN_9 +49 0x3C3C //RX_FDEQ_GAIN_10 +50 0x3838 //RX_FDEQ_GAIN_11 +51 0x3838 //RX_FDEQ_GAIN_12 +52 0x3030 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F10 //RX_FDEQ_BIN_11 +75 0x1011 //RX_FDEQ_BIN_12 +76 0x1112 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#RX 2 +157 0xA06C //RX_RECVFUNC_MODE_0 +158 0x0000 //RX_RECVFUNC_MODE_1 +159 0x0001 //RX_SAMPLINGFREQ_SIG +160 0x0001 //RX_SAMPLINGFREQ_PROC +161 0x000A //RX_FRAME_SZ +162 0x0000 //RX_DELAY_OPT +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +167 0x0800 //RX_PGA +168 0x7FFF //RX_A_HP +169 0x4000 //RX_B_PE +170 0x3800 //RX_THR_PITCH_DET_0 +171 0x3000 //RX_THR_PITCH_DET_1 +172 0x2800 //RX_THR_PITCH_DET_2 +173 0x0008 //RX_PITCH_BFR_LEN +174 0x0003 //RX_SBD_PITCH_DET +175 0x0100 //RX_PP_RESRV_0 +176 0x0020 //RX_PP_RESRV_1 +177 0x0600 //RX_N_SN_EST +178 0x000C //RX_N2_SN_EST +179 0x0006 //RX_NS_LVL_CTRL +180 0xF800 //RX_THR_SN_EST +181 0x7CCD //RX_LAMBDA_PFILT +182 0x000A //RX_FENS_RESRV_0 +183 0x0190 //RX_FENS_RESRV_1 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +187 0x0002 //RX_EXTRA_NS_L +188 0x0800 //RX_EXTRA_NS_A +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +192 0x199A //RX_A_POST_FLT +193 0x0000 //RX_LMT_THRD +194 0x4000 //RX_LMT_ALPHA +195 0x001C //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x3C3C //RX_FDEQ_GAIN_9 +206 0x3C3C //RX_FDEQ_GAIN_10 +207 0x3838 //RX_FDEQ_GAIN_11 +208 0x3838 //RX_FDEQ_GAIN_12 +209 0x3030 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F10 //RX_FDEQ_BIN_11 +232 0x1011 //RX_FDEQ_BIN_12 +233 0x1112 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +268 0x0000 //RX_FILTINDX +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7E70 //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +282 0x7C00 //RX_LAMBDA_PKA_FP +283 0x2000 //RX_TPKA_FP +284 0x2000 //RX_MIN_G_FP +285 0x0080 //RX_MAX_G_FP +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +288 0x0000 //RX_MAXLEVEL_CNG +289 0x3000 //RX_BWE_UV_TH +290 0x3000 //RX_BWE_UV_TH2 +291 0x1800 //RX_BWE_UV_TH3 +292 0x1000 //RX_BWE_V_TH +293 0x04CD //RX_BWE_GAIN1_V_TH1 +294 0x0F33 //RX_BWE_GAIN1_V_TH2 +295 0x7333 //RX_BWE_UV_EQ +296 0x199A //RX_BWE_V_EQ +297 0x7333 //RX_BWE_TONE_TH +298 0x0004 //RX_BWE_UV_HOLD_T +299 0x6CCD //RX_BWE_GAIN2_ALPHA +300 0x799A //RX_BWE_GAIN3_ALPHA +301 0x001E //RX_BWE_CUTOFF +302 0x3000 //RX_BWE_GAINFILL +303 0x3200 //RX_BWE_MAXTH_TONE +304 0x2000 //RX_BWE_EQ_0 +305 0x2000 //RX_BWE_EQ_1 +306 0x2000 //RX_BWE_EQ_2 +307 0x2000 //RX_BWE_EQ_3 +308 0x2000 //RX_BWE_EQ_4 +309 0x2000 //RX_BWE_EQ_5 +310 0x2000 //RX_BWE_EQ_6 +311 0x0000 //RX_BWE_RESRV_0 +312 0x0000 //RX_BWE_RESRV_1 +313 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7E70 //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x001C //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x3C3C //RX_FDEQ_GAIN_9 +206 0x3C3C //RX_FDEQ_GAIN_10 +207 0x3838 //RX_FDEQ_GAIN_11 +208 0x3838 //RX_FDEQ_GAIN_12 +209 0x3030 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F10 //RX_FDEQ_BIN_11 +232 0x1011 //RX_FDEQ_BIN_12 +233 0x1112 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7E70 //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x001C //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x3C3C //RX_FDEQ_GAIN_9 +206 0x3C3C //RX_FDEQ_GAIN_10 +207 0x3838 //RX_FDEQ_GAIN_11 +208 0x3838 //RX_FDEQ_GAIN_12 +209 0x3030 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F10 //RX_FDEQ_BIN_11 +232 0x1011 //RX_FDEQ_BIN_12 +233 0x1112 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7E70 //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x001C //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x3C3C //RX_FDEQ_GAIN_9 +206 0x3C3C //RX_FDEQ_GAIN_10 +207 0x3838 //RX_FDEQ_GAIN_11 +208 0x3838 //RX_FDEQ_GAIN_12 +209 0x3030 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F10 //RX_FDEQ_BIN_11 +232 0x1011 //RX_FDEQ_BIN_12 +233 0x1112 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7E70 //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x001C //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x3C3C //RX_FDEQ_GAIN_9 +206 0x3C3C //RX_FDEQ_GAIN_10 +207 0x3838 //RX_FDEQ_GAIN_11 +208 0x3838 //RX_FDEQ_GAIN_12 +209 0x3030 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F10 //RX_FDEQ_BIN_11 +232 0x1011 //RX_FDEQ_BIN_12 +233 0x1112 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7E70 //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x001C //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x3C3C //RX_FDEQ_GAIN_9 +206 0x3C3C //RX_FDEQ_GAIN_10 +207 0x3838 //RX_FDEQ_GAIN_11 +208 0x3838 //RX_FDEQ_GAIN_12 +209 0x3030 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F10 //RX_FDEQ_BIN_11 +232 0x1011 //RX_FDEQ_BIN_12 +233 0x1112 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7E70 //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x001C //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x3C3C //RX_FDEQ_GAIN_9 +206 0x3C3C //RX_FDEQ_GAIN_10 +207 0x3838 //RX_FDEQ_GAIN_11 +208 0x3838 //RX_FDEQ_GAIN_12 +209 0x3030 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F10 //RX_FDEQ_BIN_11 +232 0x1011 //RX_FDEQ_BIN_12 +233 0x1112 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7E70 //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x001C //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x3C3C //RX_FDEQ_GAIN_9 +206 0x3C3C //RX_FDEQ_GAIN_10 +207 0x3838 //RX_FDEQ_GAIN_11 +208 0x3838 //RX_FDEQ_GAIN_12 +209 0x3030 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F10 //RX_FDEQ_BIN_11 +232 0x1011 //RX_FDEQ_BIN_12 +233 0x1112 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 + +#CASE_NAME BLUETOOTH-BTNB_NREC-VOICE_GENERIC-SWB +#PARAM_MODE FULL +#PARAM_TYPE TX+2RX +#TOTAL_CUSTOM_STEP 7+7 +#TX +0 0x0001 //TX_OPERATION_MODE_0 +1 0x0001 //TX_OPERATION_MODE_1 +2 0x0033 //TX_PATCH_REG +3 0x2A28 //TX_SENDFUNC_MODE_0 +4 0x0001 //TX_SENDFUNC_MODE_1 +5 0x0001 //TX_NUM_MIC +6 0x0003 //TX_SAMPLINGFREQ_SIG +7 0x0003 //TX_SAMPLINGFREQ_PROC +8 0x000A //TX_FRAME_SZ_SIG +9 0x000A //TX_FRAME_SZ +10 0x0000 //TX_DELAY_OPT +11 0x0028 //TX_MAX_TAIL_LENGTH +12 0x0001 //TX_NUM_LOUTCHN +13 0x0001 //TX_MAXNUM_AECREF +14 0x0000 //TX_DBG_FUNC_REG +15 0x0000 //TX_DBG_FUNC_REG1 +16 0x0000 //TX_SYS_RESRV_0 +17 0x0000 //TX_SYS_RESRV_1 +18 0x0000 //TX_SYS_RESRV_2 +19 0x0000 //TX_SYS_RESRV_3 +20 0x0000 //TX_DIST2REF0 +21 0x009B //TX_DIST2REF1 +22 0x0000 //TX_DIST2REF_02 +23 0x0000 //TX_DIST2REF_03 +24 0x0000 //TX_DIST2REF_04 +25 0x0000 //TX_DIST2REF_05 +26 0x0000 //TX_MMIC +27 0x0915 //TX_PGA_0 +28 0x0800 //TX_PGA_1 +29 0x0800 //TX_PGA_2 +30 0x0000 //TX_PGA_3 +31 0x0000 //TX_PGA_4 +32 0x0000 //TX_PGA_5 +33 0x0000 //TX_MIC_PAIRS +34 0x0000 //TX_MIC_PAIRS_HS +35 0x0002 //TX_MICS_FOR_BF +36 0x0000 //TX_MIC_PAIRS_FORL1 +37 0x0002 //TX_MICS_OF_PAIR0 +38 0x0002 //TX_MICS_OF_PAIR1 +39 0x0002 //TX_MICS_OF_PAIR2 +40 0x0002 //TX_MICS_OF_PAIR3 +41 0x0000 //TX_MIC_DATA_SRC0 +42 0x0001 //TX_MIC_DATA_SRC1 +43 0x0002 //TX_MIC_DATA_SRC2 +44 0x0000 //TX_MIC_DATA_SRC3 +45 0x0000 //TX_MIC_PAIR_CH_04 +46 0x0000 //TX_MIC_PAIR_CH_05 +47 0x0000 //TX_MIC_PAIR_CH_10 +48 0x0000 //TX_MIC_PAIR_CH_11 +49 0x0000 //TX_MIC_PAIR_CH_12 +50 0x0000 //TX_MIC_PAIR_CH_13 +51 0x0000 //TX_MIC_PAIR_CH_14 +52 0x05DC //TX_HD_BIN_MASK +53 0x0010 //TX_HD_SUBAND_MASK +54 0x19A1 //TX_HD_FRAME_AVG_MASK +55 0x0320 //TX_HD_MIN_FRQ +56 0x1000 //TX_HD_ALPHA_PSD +57 0x1100 //TX_T_PHPR1 +58 0x0000 //TX_T_PHPR2 +59 0x0000 //TX_T_PTPR +60 0x0000 //TX_T_PNPR +61 0x0000 //TX_T_PAPR1 +62 0xEE6C //TX_T_PSDVAT +63 0x0800 //TX_CNT +64 0x4000 //TX_ANTI_HOWL_GAIN +65 0x0001 //TX_MICFORBFMARK_0 +66 0x0001 //TX_MICFORBFMARK_1 +67 0x0001 //TX_MICFORBFMARK_2 +68 0x0001 //TX_MICFORBFMARK_3 +69 0x0001 //TX_MICFORBFMARK_4 +70 0x0001 //TX_MICFORBFMARK_5 +71 0x0000 //TX_DIST2REF_10 +72 0x3E00 //TX_DIST2REF_11 +73 0x0000 //TX_DIST2REF2 +74 0x0000 //TX_DIST2REF_13 +75 0x0000 //TX_DIST2REF_14 +76 0x0000 //TX_DIST2REF_15 +77 0x0000 //TX_DIST2REF_20 +78 0x0000 //TX_DIST2REF_21 +79 0x0000 //TX_DIST2REF_22 +80 0x0000 //TX_DIST2REF_23 +81 0x0000 //TX_DIST2REF_24 +82 0x0000 //TX_DIST2REF_25 +83 0x0000 //TX_DIST2REF_30 +84 0x0000 //TX_DIST2REF_31 +85 0x0000 //TX_DIST2REF_32 +86 0x0000 //TX_DIST2REF_33 +87 0x0000 //TX_DIST2REF_34 +88 0x0000 //TX_DIST2REF_35 +89 0x0000 //TX_MIC_LOC_00 +90 0x0000 //TX_MIC_LOC_01 +91 0x0000 //TX_MIC_LOC_02 +92 0x0000 //TX_MIC_LOC_03 +93 0x0000 //TX_MIC_LOC_04 +94 0x0000 //TX_MIC_LOC_05 +95 0x0000 //TX_MIC_LOC_10 +96 0x0000 //TX_MIC_LOC_11 +97 0x0000 //TX_MIC_LOC_12 +98 0x0000 //TX_MIC_LOC_13 +99 0x0000 //TX_MIC_LOC_14 +100 0x0000 //TX_MIC_LOC_15 +101 0x0000 //TX_MIC_LOC_20 +102 0x0000 //TX_MIC_LOC_21 +103 0x0000 //TX_MIC_LOC_22 +104 0x0000 //TX_MIC_LOC_23 +105 0x0000 //TX_MIC_LOC_24 +106 0x0000 //TX_MIC_LOC_25 +107 0x0200 //TX_MIC_REFBLK_VOLUME +108 0x0800 //TX_MIC_BLOCK_VOLUME +109 0x0000 //TX_INVERSE_MASK +110 0x0000 //TX_ADCS_MASK +111 0x04D0 //TX_ADCS_GAIN +112 0x4000 //TX_NFC_GAINFAC +113 0x0000 //TX_MAINMIC_BLKFACTOR +114 0x0000 //TX_REFMIC_BLKFACTOR +115 0x0000 //TX_BLMIC_BLKFACTOR +116 0x0000 //TX_BRMIC_BLKFACTOR +117 0x0031 //TX_MICBLK_START_BIN +118 0x0060 //TX_MICBLK_END_BIN +119 0x0015 //TX_MICBLK_FE_HOLD +120 0xFFF2 //TX_MICBLK_MR_EXP_TH +121 0xFFF2 //TX_MICBLK_LR_EXP_TH +122 0x0000 //TX_FENE_HOLD +123 0x4000 //TX_FE_ENER_TH_MTS +124 0x0004 //TX_FE_ENER_TH_EXP +125 0x6000 //TX_C_POST_FLT_MIC_MAINBLK +126 0x6000 //TX_C_POST_FLT_MIC_REFBLK +127 0x0010 //TX_MIC_BLOCK_N +128 0x7EFF //TX_A_HP +129 0x4000 //TX_B_PE +130 0x1800 //TX_THR_PITCH_DET_0 +131 0x1000 //TX_THR_PITCH_DET_1 +132 0x0800 //TX_THR_PITCH_DET_2 +133 0x0008 //TX_PITCH_BFR_LEN +134 0x0003 //TX_SBD_PITCH_DET +135 0x0050 //TX_TD_AEC_L +136 0x4000 //TX_MU0_UNP_TD_AEC +137 0x1000 //TX_MU0_PTD_TD_AEC +138 0x0000 //TX_PP_RESRV_0 +139 0x2A94 //TX_PP_RESRV_1 +140 0x55F0 //TX_PP_RESRV_2 +141 0x0000 //TX_PP_RESRV_3 +142 0x0000 //TX_PP_RESRV_4 +143 0x0000 //TX_PP_RESRV_5 +144 0x0000 //TX_PP_RESRV_6 +145 0x0000 //TX_PP_RESRV_7 +146 0x001E //TX_TAIL_LENGTH +147 0x0080 //TX_AEC_REF_GAIN_0 +148 0x0800 //TX_AEC_REF_GAIN_1 +149 0x0800 //TX_AEC_REF_GAIN_2 +150 0x7000 //TX_EAD_THR +151 0x0800 //TX_THR_RE_EST +152 0x0800 //TX_MIN_EQ_RE_EST_0 +153 0x0800 //TX_MIN_EQ_RE_EST_1 +154 0x0800 //TX_MIN_EQ_RE_EST_2 +155 0x0800 //TX_MIN_EQ_RE_EST_3 +156 0x0800 //TX_MIN_EQ_RE_EST_4 +157 0x0800 //TX_MIN_EQ_RE_EST_5 +158 0x0800 //TX_MIN_EQ_RE_EST_6 +159 0x0800 //TX_MIN_EQ_RE_EST_7 +160 0x0800 //TX_MIN_EQ_RE_EST_8 +161 0x0800 //TX_MIN_EQ_RE_EST_9 +162 0x0800 //TX_MIN_EQ_RE_EST_10 +163 0x0800 //TX_MIN_EQ_RE_EST_11 +164 0x0800 //TX_MIN_EQ_RE_EST_12 +165 0x4000 //TX_LAMBDA_RE_EST +166 0x2000 //TX_LAMBDA_CB_NLE +167 0x6000 //TX_C_POST_FLT +168 0x7000 //TX_GAIN_NP +169 0x00C8 //TX_SE_HOLD_N +170 0x00C8 //TX_DT_HOLD_N +171 0x03E8 //TX_DT2_HOLD_N +172 0x6666 //TX_AEC_RESRV_0 +173 0x0000 //TX_AEC_RESRV_1 +174 0x0014 //TX_AEC_RESRV_2 +175 0x0000 //TX_MIC_DELAY_LENGTH +176 0x0000 //TX_REF_DELAY_LENGTH +177 0x0000 //TX_ADD_LINEIN_GAINL +178 0x0000 //TX_ADD_LINEIN_GAINH +179 0x0000 //TX_MIN_EQ_RE_EST_14 +180 0x0000 //TX_DTD_THR1_8 +181 0x7FFF //TX_DTD_THR2_8 +182 0x0000 //TX_DTD_MIC_BLK2 +183 0x0008 //TX_FRQ_LIN_LEN +184 0x7FFF //TX_FRQ_AEC_LEN_RHO +185 0x6000 //TX_MU0_UNP_FRQ_AEC +186 0x4000 //TX_MU0_PTD_FRQ_AEC +187 0x000A //TX_MINENOISETH +188 0x0800 //TX_MU0_RE_EST +189 0x0001 //TX_AEC_NUM_CH +190 0x0000 //TX_BIGECHOATTENUATION_MAX +191 0x2000 //TX_A_POST_FLT_MICBLK +192 0x0000 //TX_BLKENERTH +193 0x0000 //TX_BLKENERHIGHTH +194 0x0000 //TX_NORMENERTH +195 0x0000 //TX_NORMENERHIGHTH +196 0x0000 //TX_NORMENERHIGHTHL +197 0x7800 //TX_DTD_THR1_0 +198 0x7000 //TX_DTD_THR1_1 +199 0x7FFF //TX_DTD_THR1_2 +200 0x7FFF //TX_DTD_THR1_3 +201 0x7FFF //TX_DTD_THR1_4 +202 0x7FFF //TX_DTD_THR1_5 +203 0x7FFF //TX_DTD_THR1_6 +204 0x7FFF //TX_DTD_THR2_0 +205 0x7FFF //TX_DTD_THR2_1 +206 0x7FFF //TX_DTD_THR2_2 +207 0x7FFF //TX_DTD_THR2_3 +208 0x7FFF //TX_DTD_THR2_4 +209 0x7FFF //TX_DTD_THR2_5 +210 0x7FFF //TX_DTD_THR2_6 +211 0x1000 //TX_DTD_THR3 +212 0x0000 //TX_SPK_CUT_K +213 0x0BB8 //TX_DT_CUT_K +214 0x0CCD //TX_DT_CUT_THR +215 0x04EB //TX_COMFORT_G +216 0x01F4 //TX_POWER_YOUT_TH +217 0x4000 //TX_FDPFGAINECHO +218 0x0000 //TX_DTD_HD_THR +219 0x0000 //TX_SPK_CUT_K_S +220 0x0000 //TX_DTD_MIC_BLK +221 0x0400 //TX_ADPT_STRICT_L +222 0x0200 //TX_ADPT_STRICT_H +223 0x0BB8 //TX_RATIO_DT_L_TH_LOW +224 0x3A98 //TX_RATIO_DT_H_TH_LOW +225 0x1770 //TX_RATIO_DT_L_TH_HIGH +226 0x4E20 //TX_RATIO_DT_H_TH_HIGH +227 0x09C4 //TX_RATIO_DT_L0_TH +228 0x0800 //TX_B_POST_FILT_ECHO_L +229 0x7FFF //TX_B_POST_FILT_ECHO_H +230 0x0200 //TX_MIN_G_CTRL_ECHO +231 0x7FFF //TX_B_LESSCUT_RTO_ECHO +232 0x00F0 //TX_EPD_OFFSET_00 +233 0x00F0 //TX_EPD_OFFST_01 +234 0x1388 //TX_RATIO_DT_L0_TH_HIGH +235 0x3A98 //TX_RATIO_DT_H_TH_CUT +236 0x7FFF //TX_MIN_EQ_RE_EST_13 +237 0x7FFF //TX_DTD_THR1_7 +238 0x7FFF //TX_DTD_THR2_7 +239 0x0800 //TX_DT_RESRV_7 +240 0x0800 //TX_DT_RESRV_8 +241 0x0000 //TX_DT_RESRV_9 +242 0xF400 //TX_THR_SN_EST_0 +243 0xF400 //TX_THR_SN_EST_1 +244 0xF600 //TX_THR_SN_EST_2 +245 0xF400 //TX_THR_SN_EST_3 +246 0xF400 //TX_THR_SN_EST_4 +247 0xF400 //TX_THR_SN_EST_5 +248 0xF400 //TX_THR_SN_EST_6 +249 0xF600 //TX_THR_SN_EST_7 +250 0x0000 //TX_DELTA_THR_SN_EST_0 +251 0x0200 //TX_DELTA_THR_SN_EST_1 +252 0x0200 //TX_DELTA_THR_SN_EST_2 +253 0x0200 //TX_DELTA_THR_SN_EST_3 +254 0x0200 //TX_DELTA_THR_SN_EST_4 +255 0x0200 //TX_DELTA_THR_SN_EST_5 +256 0x0000 //TX_DELTA_THR_SN_EST_6 +257 0x0200 //TX_DELTA_THR_SN_EST_7 +258 0x6000 //TX_LAMBDA_NN_EST_0 +259 0x4000 //TX_LAMBDA_NN_EST_1 +260 0x4000 //TX_LAMBDA_NN_EST_2 +261 0x4000 //TX_LAMBDA_NN_EST_3 +262 0x4000 //TX_LAMBDA_NN_EST_4 +263 0x4000 //TX_LAMBDA_NN_EST_5 +264 0x6000 //TX_LAMBDA_NN_EST_6 +265 0x4000 //TX_LAMBDA_NN_EST_7 +266 0x0400 //TX_N_SN_EST +267 0x001E //TX_INBEAM_T +268 0x0041 //TX_INBEAMHOLDT +269 0x2000 //TX_G_STRICT +270 0x2000 //TX_EQ_THR_BF +271 0x799A //TX_LAMBDA_EQ_BF +272 0x1000 //TX_NE_RTO_TH +273 0x0400 //TX_NE_RTO_TH_L +274 0x0800 //TX_MAINREFRTOH_TH_H +275 0x0800 //TX_MAINREFRTOH_TH_L +276 0x0800 //TX_MAINREFRTO_TH_H +277 0x0800 //TX_MAINREFRTO_TH_L +278 0x0200 //TX_MAINREFRTO_TH_EQ +279 0x1000 //TX_B_POST_FLT_0 +280 0x1000 //TX_B_POST_FLT_1 +281 0x000B //TX_NS_LVL_CTRL_0 +282 0x0011 //TX_NS_LVL_CTRL_1 +283 0x000F //TX_NS_LVL_CTRL_2 +284 0x000F //TX_NS_LVL_CTRL_3 +285 0x000F //TX_NS_LVL_CTRL_4 +286 0x000F //TX_NS_LVL_CTRL_5 +287 0x000F //TX_NS_LVL_CTRL_6 +288 0x0011 //TX_NS_LVL_CTRL_7 +289 0x000C //TX_MIN_GAIN_S_0 +290 0x000F //TX_MIN_GAIN_S_1 +291 0x000C //TX_MIN_GAIN_S_2 +292 0x000C //TX_MIN_GAIN_S_3 +293 0x000C //TX_MIN_GAIN_S_4 +294 0x000C //TX_MIN_GAIN_S_5 +295 0x000C //TX_MIN_GAIN_S_6 +296 0x000F //TX_MIN_GAIN_S_7 +297 0x7FFF //TX_NMOS_SUP +298 0x0000 //TX_NS_MAX_PRI_SNR_TH +299 0x0000 //TX_NMOS_SUP_MENSA +300 0x7FFF //TX_SNRI_SUP_0 +301 0x7FFF //TX_SNRI_SUP_1 +302 0x7FFF //TX_SNRI_SUP_2 +303 0x7FFF //TX_SNRI_SUP_3 +304 0x7FFF //TX_SNRI_SUP_4 +305 0x7FFF //TX_SNRI_SUP_5 +306 0x7FFF //TX_SNRI_SUP_6 +307 0x7FFF //TX_SNRI_SUP_7 +308 0x7FFF //TX_THR_LFNS +309 0x000E //TX_G_LFNS +310 0x09C4 //TX_GAIN0_NTH +311 0x000A //TX_MUSIC_MORENS +312 0x7FFF //TX_A_POST_FILT_0 +313 0x2000 //TX_A_POST_FILT_1 +314 0x2000 //TX_A_POST_FILT_S_0 +315 0x5000 //TX_A_POST_FILT_S_1 +316 0x5000 //TX_A_POST_FILT_S_2 +317 0x5000 //TX_A_POST_FILT_S_3 +318 0x5000 //TX_A_POST_FILT_S_4 +319 0x5000 //TX_A_POST_FILT_S_5 +320 0x4000 //TX_A_POST_FILT_S_6 +321 0x5000 //TX_A_POST_FILT_S_7 +322 0x1000 //TX_B_POST_FILT_0 +323 0x1000 //TX_B_POST_FILT_1 +324 0x1000 //TX_B_POST_FILT_2 +325 0x1000 //TX_B_POST_FILT_3 +326 0x1000 //TX_B_POST_FILT_4 +327 0x1000 //TX_B_POST_FILT_5 +328 0x1000 //TX_B_POST_FILT_6 +329 0x1000 //TX_B_POST_FILT_7 +330 0x7FFF //TX_B_LESSCUT_RTO_S_0 +331 0x7FFF //TX_B_LESSCUT_RTO_S_1 +332 0x7FFF //TX_B_LESSCUT_RTO_S_2 +333 0x7FFF //TX_B_LESSCUT_RTO_S_3 +334 0x7FFF //TX_B_LESSCUT_RTO_S_4 +335 0x7FFF //TX_B_LESSCUT_RTO_S_5 +336 0x7FFF //TX_B_LESSCUT_RTO_S_6 +337 0x7FFF //TX_B_LESSCUT_RTO_S_7 +338 0x7900 //TX_LAMBDA_PFILT +339 0x7B00 //TX_LAMBDA_PFILT_S_0 +340 0x7B00 //TX_LAMBDA_PFILT_S_1 +341 0x7B00 //TX_LAMBDA_PFILT_S_2 +342 0x7B00 //TX_LAMBDA_PFILT_S_3 +343 0x7B00 //TX_LAMBDA_PFILT_S_4 +344 0x7B00 //TX_LAMBDA_PFILT_S_5 +345 0x7B00 //TX_LAMBDA_PFILT_S_6 +346 0x7B00 //TX_LAMBDA_PFILT_S_7 +347 0x0000 //TX_K_PEPPER +348 0x0800 //TX_A_PEPPER +349 0x1EAA //TX_K_PEPPER_HF +350 0x0800 //TX_A_PEPPER_HF +351 0x0001 //TX_HMNC_BST_FLG +352 0x0200 //TX_HMNC_BST_THR +353 0x0800 //TX_DT_BINVAD_TH_0 +354 0x0800 //TX_DT_BINVAD_TH_1 +355 0x0800 //TX_DT_BINVAD_TH_2 +356 0x0800 //TX_DT_BINVAD_TH_3 +357 0x1D4C //TX_DT_BINVAD_ENDF +358 0x0000 //TX_C_POST_FLT_DT +359 0x0CCD //TX_NS_B_POST_FLT_LESSCUT +360 0x0100 //TX_DT_BOOST +361 0x0000 //TX_BF_SGRAD_FLG +362 0x0005 //TX_BF_DVG_TH +363 0x001E //TX_SN_C_F +364 0x0000 //TX_K_APT +365 0x0001 //TX_NOISEDET +366 0x0190 //TX_NDETCT +367 0x0050 //TX_NOISE_TH_0 +368 0x7FFF //TX_NOISE_TH_0_2 +369 0x7FFF //TX_NOISE_TH_0_3 +370 0x07D0 //TX_NOISE_TH_1 +371 0x00C8 //TX_NOISE_TH_2 +372 0x3A98 //TX_NOISE_TH_3 +373 0x0FA0 //TX_NOISE_TH_4 +374 0x157C //TX_NOISE_TH_5 +375 0x7FFF //TX_NOISE_TH_5_2 +376 0x7FFF //TX_NOISE_TH_5_3 +377 0x7FFF //TX_NOISE_TH_5_4 +378 0x044C //TX_NOISE_TH_6 +379 0x0014 //TX_MINENOISE_TH +380 0x4000 //TX_MORENS_TFMASK_TH +381 0xFFEE //TX_DRC_QUIET_FLOOR +382 0x6000 //TX_RATIODTL_CUT_TH +383 0xFFF3 //TX_DT_CUT_K1 +384 0x0666 //TX_OUT_ENER_S_TH_CLEAN +385 0x0666 //TX_OUT_ENER_S_TH_LESSCLEAN +386 0x0333 //TX_OUT_ENER_S_TH_NOISY +387 0x019A //TX_OUT_ENER_TH_NOISE +388 0x0333 //TX_OUT_ENER_TH_SPEECH +389 0x2000 //TX_SN_NPB_GAIN +390 0x0000 //TX_NN_NPB_GAIN +391 0x0000 //TX_POST_MASK_SUP_HSNE +392 0x0000 //TX_TAIL_DET_TH +393 0x0000 //TX_B_LESSCUT_RTO_WTA +394 0x0000 //TX_MEL_G_R +395 0x0800 //TX_SUPHIGH_TH +396 0x00C8 //TX_MASK_G_R +397 0x0002 //TX_EXTRA_NS_L +398 0x0800 //TX_C_POST_FLT_MASK +399 0x0005 //TX_A_POST_FLT_WNS +400 0x0148 //TX_MIN_G_LOW300HZ +401 0x0002 //TX_MAXLEVEL_CNG +402 0x00B4 //TX_STN_NOISE_TH +403 0x4000 //TX_POST_MASK_SUP +404 0x7FFF //TX_POST_MASK_ADJUST +405 0x00C8 //TX_NS_ENOISE_MIC0_TH +406 0x0014 //TX_MINENOISE_MIC0_TH +407 0x012C //TX_MINENOISE_MIC0_S_TH +408 0x2900 //TX_MIN_G_CTRL_SSNS +409 0x0800 //TX_METAL_RTO_THR +410 0x4848 //TX_NS_FP_K_METAL +411 0x3A98 //TX_NOISEDET_BOOST_TH +412 0x0FA0 //TX_NSMOOTH_TH +413 0x0000 //TX_NS_RESRV_8 +414 0x1800 //TX_RHO_UPB +415 0x0BB8 //TX_N_HOLD_HS +416 0x0050 //TX_N_RHO_BFR0 +417 0x7FFF //TX_LAMBDA_ARSP_EST +418 0x0100 //TX_EXTRA_GAIN_MICBLOCK +419 0x0CCD //TX_THR_STD_NSR +420 0x019A //TX_THR_STD_PLH +421 0x2AF8 //TX_N_HOLD_STD +422 0x0066 //TX_THR_STD_RHO +423 0x2000 //TX_BF_RESET_THR_HS +424 0x09C4 //TX_SB_RTO_MEAN_TH +425 0x0000 //TX_SB_RHO_MEAN_TH_NTALK +426 0x3800 //TX_SB_RTO_MEAN_TH_ABN +427 0x2EE0 //TX_SB_RTO_MEAN_TH_RUB +428 0x0000 //TX_WTA_EN_RTO_TH +429 0x0000 //TX_TOP_ENER_TH_F +430 0x0000 //TX_DESIRED_TALK_HOLDT +431 0x0800 //TX_MIC_BLOCK_FACTOR +432 0x0000 //TX_NSEST_BFRLRNRDC +433 0x0000 //TX_THR_POST_FLT_HS +434 0x0010 //TX_HS_VAD_BIN +435 0x2666 //TX_THR_VAD_HS +436 0x2CCD //TX_MEAN_RTO_MIN_TH2 +437 0x0032 //TX_SILENCE_T +438 0x0000 //TX_A_POST_FLT_WTA +439 0x799A //TX_LAMBDA_PFLT_WTA +440 0x0000 //TX_SB_RHO_MEAN2_TH +441 0x0190 //TX_SB_RHO_MEAN3_TH +442 0x0000 //TX_HS_RESRV_4 +443 0x0000 //TX_HS_RESRV_5 +444 0x003C //TX_DOA_VAD_THR_1 +445 0x0000 //TX_DOA_VAD_THR_2 +446 0x0028 //TX_DOA_VAD_THR1_0 +447 0x0028 //TX_DOA_VAD_THR1_1 +448 0x0000 //TX_SRC_DOA_RNG_LOW_0A +449 0x00B4 //TX_SRC_DOA_RNG_HIGH_0A +450 0x005A //TX_DFLT_SRC_DOA_0A +451 0x0000 //TX_SRC_DOA_RNG_LOW_0B +452 0x0000 //TX_SRC_DOA_RNG_HIGH_0B +453 0x0000 //TX_DFLT_SRC_DOA_0B +454 0x0000 //TX_SRC_DOA_RNG_LOW_0C +455 0x0000 //TX_SRC_DOA_RNG_HIGH_0C +456 0x0000 //TX_DFLT_SRC_DOA_0C +457 0x0000 //TX_SRC_DOA_RNG_LOW_0D +458 0x0000 //TX_SRC_DOA_RNG_HIGH_0D +459 0x0000 //TX_DFLT_SRC_DOA_0D +460 0x0000 //TX_SRC_DOA_RNG_LOW_1A +461 0x00B4 //TX_SRC_DOA_RNG_HIGH_1A +462 0x005A //TX_DFLT_SRC_DOA_1A +463 0x0000 //TX_SRC_DOA_RNG_LOW_1B +464 0x00B4 //TX_SRC_DOA_RNG_HIGH_1B +465 0x005A //TX_DFLT_SRC_DOA_1B +466 0x0000 //TX_SRC_DOA_RNG_LOW_1C +467 0x00B4 //TX_SRC_DOA_RNG_HIGH_1C +468 0x005A //TX_DFLT_SRC_DOA_1C +469 0x0000 //TX_SRC_DOA_RNG_LOW_1D +470 0x00B4 //TX_SRC_DOA_RNG_HIGH_1D +471 0x005A //TX_DFLT_SRC_DOA_1D +472 0x0100 //TX_BF_HOLDOFF_T +473 0x7FFF //TX_DOA_COST_FACTOR +474 0x4000 //TX_MAINTOREFR_TH0 +475 0x071C //TX_DOA_TRK_THR +476 0x012C //TX_DOA_TRACK_HT +477 0x0200 //TX_N1_HOLD_HF +478 0x0100 //TX_N2_HOLD_HF +479 0x3000 //TX_BF_RESET_THR_HF +480 0x7333 //TX_DOA_SMOOTH +481 0x0800 //TX_MU_BF +482 0x0800 //TX_BF_MU_LF_B2 +483 0x0040 //TX_BF_FC_END_BIN_B2 +484 0x0020 //TX_BF_FC_END_BIN +485 0x0000 //TX_HF_RESRV_25 +486 0x0000 //TX_HF_RESRV_26 +487 0x0007 //TX_N_DOA_SEED +488 0x0001 //TX_FINE_DOA_SEARCH_FLG +489 0x0000 //TX_HF_RESRV_27 +490 0x038E //TX_DLT_SRC_DOA_RNG +491 0x0200 //TX_BF_MU_LF +492 0x0000 //TX_DFLT_SRC_LOC_0 +493 0x7FFF //TX_DFLT_SRC_LOC_1 +494 0x0000 //TX_DFLT_SRC_LOC_2 +495 0x038E //TX_DOA_TRACK_VADTH +496 0x0000 //TX_DOA_TRACK_NEW +497 0x01E0 //TX_NOR_OFF_THR +498 0x7C00 //TX_MORE_ON_700HZ_THR +499 0x2000 //TX_MU_BF_ADPT_NS +500 0x0000 //TX_ADAPT_LEN +501 0x6666 //TX_MORE_SNS +502 0x0000 //TX_NOR_OFF_TH1 +503 0x0000 //TX_WIDE_MASK_TH +504 0xD333 //TX_SUBSNRATIOHIGH4MEANBCK_THR +505 0x6000 //TX_C_POST_FLT_CUT +506 0x2000 //TX_RADIODTLV +507 0x0320 //TX_POWER_LINEIN_TH +508 0x0014 //TX_FE_VADCOUNT_TH_FC +509 0x0000 //TX_ECHO_SUPP_FC +510 0x0C80 //TX_ECHO_TH +511 0x6666 //TX_MIC_TO_BFGAIN +512 0x0000 //TX_MICTOBFGAIN0 +513 0x0000 //TX_FASTMUE_TH +514 0x0000 //TX_DEREVERB_LF_MU +515 0x0000 //TX_DEREVERB_HF_MU +516 0x0000 //TX_DEREVERB_DELAY +517 0x0000 //TX_DEREVERB_COEF_LEN +518 0x0000 //TX_DEREVERB_DNR +519 0x0000 //TX_DEREVERB_ALPHA +520 0x0000 //TX_DEREVERB_BETA +521 0x0000 //TX_GSC_RTOL_TH +522 0x0000 //TX_GSC_RTOH_TH +523 0x0000 //TX_WIDE2_MEANHTH +524 0x0000 //TX_DR_RESRV_5 +525 0x0000 //TX_DR_RESRV_6 +526 0x0000 //TX_DR_RESRV_7 +527 0x0000 //TX_DR_RESRV_8 +528 0x1333 //TX_WIND_MARK_TH +529 0x399A //TX_CORR_THR +530 0x0004 //TX_SNR_THR +531 0x0010 //TX_ENGY_THR +532 0x1770 //TX_CORR_HIGH_TH +533 0x6000 //TX_ENGY_THR_2 +534 0x3400 //TX_MEAN_RTO_THR +535 0x0028 //TX_WNS_ENOISE_MIC0_TH +536 0x3000 //TX_RATIOMICL_TH +537 0x64CD //TX_CALIG_HS +538 0x0000 //TX_LVL_CTRL +539 0x0014 //TX_WIND_SUPRTO +540 0x000A //TX_WNS_MIN_G +541 0x0000 //TX_WNS_B_POST_FLT +542 0x2800 //TX_RATIOMICH_TH +543 0xD120 //TX_WIND_INBEAM_L_TH +544 0x0FA0 //TX_WIND_INBEAM_H_TH +545 0x2000 //TX_WNS_RESRV_0 +546 0x59D8 //TX_WNS_RESRV_1 +547 0x0000 //TX_WNS_RESRV_2 +548 0x0000 //TX_WNS_RESRV_3 +549 0x0000 //TX_WNS_RESRV_4 +550 0x0000 //TX_WNS_RESRV_5 +551 0x0000 //TX_WNS_RESRV_6 +552 0x0000 //TX_BVE_NOISE_FLOOR_0 +553 0x0070 //TX_BVE_NOISE_FLOOR_1 +554 0x0070 //TX_BVE_NOISE_FLOOR_2 +555 0x0010 //TX_BVE_NOISE_FLOOR_3 +556 0x0070 //TX_BVE_NOISE_FLOOR_4 +557 0x00B0 //TX_BVE_NOISE_FLOOR_5 +558 0x0E66 //TX_BVE_NOISE_FLOOR_6 +559 0x0050 //TX_BVE_NOISE_FLOOR_7 +560 0x770A //TX_BVE_NOISE_FLOOR_8 +561 0x0000 //TX_BVE_NOISE_FLOOR_9 +562 0x0000 //TX_BVE_IN_N +563 0x0000 //TX_BVE_OUT_N +564 0x0000 //TX_BVE_MICALPHA_DOWN +565 0x0000 //TX_PB_RESRV_1 +566 0x0020 //TX_FDEQ_SUBNUM +567 0x4848 //TX_FDEQ_GAIN_0 +568 0x4848 //TX_FDEQ_GAIN_1 +569 0x4848 //TX_FDEQ_GAIN_2 +570 0x4848 //TX_FDEQ_GAIN_3 +571 0x4848 //TX_FDEQ_GAIN_4 +572 0x4848 //TX_FDEQ_GAIN_5 +573 0x4848 //TX_FDEQ_GAIN_6 +574 0x4848 //TX_FDEQ_GAIN_7 +575 0x4848 //TX_FDEQ_GAIN_8 +576 0x4848 //TX_FDEQ_GAIN_9 +577 0x4848 //TX_FDEQ_GAIN_10 +578 0x4848 //TX_FDEQ_GAIN_11 +579 0x4848 //TX_FDEQ_GAIN_12 +580 0x4848 //TX_FDEQ_GAIN_13 +581 0x4848 //TX_FDEQ_GAIN_14 +582 0x4848 //TX_FDEQ_GAIN_15 +583 0x4848 //TX_FDEQ_GAIN_16 +584 0x4848 //TX_FDEQ_GAIN_17 +585 0x4848 //TX_FDEQ_GAIN_18 +586 0x4848 //TX_FDEQ_GAIN_19 +587 0x4848 //TX_FDEQ_GAIN_20 +588 0x4848 //TX_FDEQ_GAIN_21 +589 0x4848 //TX_FDEQ_GAIN_22 +590 0x4848 //TX_FDEQ_GAIN_23 +591 0x0202 //TX_FDEQ_BIN_0 +592 0x0203 //TX_FDEQ_BIN_1 +593 0x0303 //TX_FDEQ_BIN_2 +594 0x0304 //TX_FDEQ_BIN_3 +595 0x0405 //TX_FDEQ_BIN_4 +596 0x0506 //TX_FDEQ_BIN_5 +597 0x0708 //TX_FDEQ_BIN_6 +598 0x090A //TX_FDEQ_BIN_7 +599 0x0B0C //TX_FDEQ_BIN_8 +600 0x0D0E //TX_FDEQ_BIN_9 +601 0x1013 //TX_FDEQ_BIN_10 +602 0x1719 //TX_FDEQ_BIN_11 +603 0x1B1E //TX_FDEQ_BIN_12 +604 0x1E1E //TX_FDEQ_BIN_13 +605 0x1E28 //TX_FDEQ_BIN_14 +606 0x282C //TX_FDEQ_BIN_15 +607 0x0000 //TX_FDEQ_BIN_16 +608 0x0000 //TX_FDEQ_BIN_17 +609 0x0000 //TX_FDEQ_BIN_18 +610 0x0000 //TX_FDEQ_BIN_19 +611 0x0000 //TX_FDEQ_BIN_20 +612 0x0000 //TX_FDEQ_BIN_21 +613 0x0000 //TX_FDEQ_BIN_22 +614 0x0000 //TX_FDEQ_BIN_23 +615 0x0000 //TX_FDEQ_PADDING +616 0x0020 //TX_PREEQ_SUBNUM_MIC0 +617 0x4848 //TX_PREEQ_GAIN_MIC0_0 +618 0x4848 //TX_PREEQ_GAIN_MIC0_1 +619 0x4848 //TX_PREEQ_GAIN_MIC0_2 +620 0x4848 //TX_PREEQ_GAIN_MIC0_3 +621 0x4848 //TX_PREEQ_GAIN_MIC0_4 +622 0x4848 //TX_PREEQ_GAIN_MIC0_5 +623 0x4848 //TX_PREEQ_GAIN_MIC0_6 +624 0x4848 //TX_PREEQ_GAIN_MIC0_7 +625 0x4868 //TX_PREEQ_GAIN_MIC0_8 +626 0x6860 //TX_PREEQ_GAIN_MIC0_9 +627 0x6048 //TX_PREEQ_GAIN_MIC0_10 +628 0x4848 //TX_PREEQ_GAIN_MIC0_11 +629 0x4848 //TX_PREEQ_GAIN_MIC0_12 +630 0x4848 //TX_PREEQ_GAIN_MIC0_13 +631 0x4848 //TX_PREEQ_GAIN_MIC0_14 +632 0x4848 //TX_PREEQ_GAIN_MIC0_15 +633 0x4848 //TX_PREEQ_GAIN_MIC0_16 +634 0x4848 //TX_PREEQ_GAIN_MIC0_17 +635 0x4848 //TX_PREEQ_GAIN_MIC0_18 +636 0x4848 //TX_PREEQ_GAIN_MIC0_19 +637 0x4848 //TX_PREEQ_GAIN_MIC0_20 +638 0x4848 //TX_PREEQ_GAIN_MIC0_21 +639 0x4848 //TX_PREEQ_GAIN_MIC0_22 +640 0x4848 //TX_PREEQ_GAIN_MIC0_23 +641 0x0E10 //TX_PREEQ_BIN_MIC0_0 +642 0x1010 //TX_PREEQ_BIN_MIC0_1 +643 0x1010 //TX_PREEQ_BIN_MIC0_2 +644 0x1010 //TX_PREEQ_BIN_MIC0_3 +645 0x1010 //TX_PREEQ_BIN_MIC0_4 +646 0x1010 //TX_PREEQ_BIN_MIC0_5 +647 0x1010 //TX_PREEQ_BIN_MIC0_6 +648 0x1010 //TX_PREEQ_BIN_MIC0_7 +649 0x1010 //TX_PREEQ_BIN_MIC0_8 +650 0x1010 //TX_PREEQ_BIN_MIC0_9 +651 0x1010 //TX_PREEQ_BIN_MIC0_10 +652 0x1010 //TX_PREEQ_BIN_MIC0_11 +653 0x1010 //TX_PREEQ_BIN_MIC0_12 +654 0x1010 //TX_PREEQ_BIN_MIC0_13 +655 0x1010 //TX_PREEQ_BIN_MIC0_14 +656 0x0200 //TX_PREEQ_BIN_MIC0_15 +657 0x0000 //TX_PREEQ_BIN_MIC0_16 +658 0x0000 //TX_PREEQ_BIN_MIC0_17 +659 0x0000 //TX_PREEQ_BIN_MIC0_18 +660 0x0000 //TX_PREEQ_BIN_MIC0_19 +661 0x0000 //TX_PREEQ_BIN_MIC0_20 +662 0x0000 //TX_PREEQ_BIN_MIC0_21 +663 0x0000 //TX_PREEQ_BIN_MIC0_22 +664 0x0000 //TX_PREEQ_BIN_MIC0_23 +665 0x0020 //TX_PREEQ_SUBNUM_MIC1 +666 0x4848 //TX_PREEQ_GAIN_MIC1_0 +667 0x4848 //TX_PREEQ_GAIN_MIC1_1 +668 0x4848 //TX_PREEQ_GAIN_MIC1_2 +669 0x4848 //TX_PREEQ_GAIN_MIC1_3 +670 0x4848 //TX_PREEQ_GAIN_MIC1_4 +671 0x4848 //TX_PREEQ_GAIN_MIC1_5 +672 0x4848 //TX_PREEQ_GAIN_MIC1_6 +673 0x4848 //TX_PREEQ_GAIN_MIC1_7 +674 0x4848 //TX_PREEQ_GAIN_MIC1_8 +675 0x4848 //TX_PREEQ_GAIN_MIC1_9 +676 0x4848 //TX_PREEQ_GAIN_MIC1_10 +677 0x4848 //TX_PREEQ_GAIN_MIC1_11 +678 0x4848 //TX_PREEQ_GAIN_MIC1_12 +679 0x4848 //TX_PREEQ_GAIN_MIC1_13 +680 0x4848 //TX_PREEQ_GAIN_MIC1_14 +681 0x4848 //TX_PREEQ_GAIN_MIC1_15 +682 0x4848 //TX_PREEQ_GAIN_MIC1_16 +683 0x4848 //TX_PREEQ_GAIN_MIC1_17 +684 0x4848 //TX_PREEQ_GAIN_MIC1_18 +685 0x4848 //TX_PREEQ_GAIN_MIC1_19 +686 0x4848 //TX_PREEQ_GAIN_MIC1_20 +687 0x4848 //TX_PREEQ_GAIN_MIC1_21 +688 0x4848 //TX_PREEQ_GAIN_MIC1_22 +689 0x4848 //TX_PREEQ_GAIN_MIC1_23 +690 0x0E10 //TX_PREEQ_BIN_MIC1_0 +691 0x1010 //TX_PREEQ_BIN_MIC1_1 +692 0x1010 //TX_PREEQ_BIN_MIC1_2 +693 0x1010 //TX_PREEQ_BIN_MIC1_3 +694 0x1010 //TX_PREEQ_BIN_MIC1_4 +695 0x1010 //TX_PREEQ_BIN_MIC1_5 +696 0x1010 //TX_PREEQ_BIN_MIC1_6 +697 0x1010 //TX_PREEQ_BIN_MIC1_7 +698 0x1010 //TX_PREEQ_BIN_MIC1_8 +699 0x1010 //TX_PREEQ_BIN_MIC1_9 +700 0x1010 //TX_PREEQ_BIN_MIC1_10 +701 0x1010 //TX_PREEQ_BIN_MIC1_11 +702 0x1010 //TX_PREEQ_BIN_MIC1_12 +703 0x1010 //TX_PREEQ_BIN_MIC1_13 +704 0x1010 //TX_PREEQ_BIN_MIC1_14 +705 0x0200 //TX_PREEQ_BIN_MIC1_15 +706 0x0000 //TX_PREEQ_BIN_MIC1_16 +707 0x0000 //TX_PREEQ_BIN_MIC1_17 +708 0x0000 //TX_PREEQ_BIN_MIC1_18 +709 0x0000 //TX_PREEQ_BIN_MIC1_19 +710 0x0000 //TX_PREEQ_BIN_MIC1_20 +711 0x0000 //TX_PREEQ_BIN_MIC1_21 +712 0x0000 //TX_PREEQ_BIN_MIC1_22 +713 0x0000 //TX_PREEQ_BIN_MIC1_23 +714 0x0020 //TX_PREEQ_SUBNUM_MIC2 +715 0x4848 //TX_PREEQ_GAIN_MIC2_0 +716 0x4848 //TX_PREEQ_GAIN_MIC2_1 +717 0x4848 //TX_PREEQ_GAIN_MIC2_2 +718 0x4848 //TX_PREEQ_GAIN_MIC2_3 +719 0x4848 //TX_PREEQ_GAIN_MIC2_4 +720 0x4848 //TX_PREEQ_GAIN_MIC2_5 +721 0x4848 //TX_PREEQ_GAIN_MIC2_6 +722 0x4848 //TX_PREEQ_GAIN_MIC2_7 +723 0x4848 //TX_PREEQ_GAIN_MIC2_8 +724 0x4848 //TX_PREEQ_GAIN_MIC2_9 +725 0x4848 //TX_PREEQ_GAIN_MIC2_10 +726 0x4848 //TX_PREEQ_GAIN_MIC2_11 +727 0x4848 //TX_PREEQ_GAIN_MIC2_12 +728 0x4848 //TX_PREEQ_GAIN_MIC2_13 +729 0x4848 //TX_PREEQ_GAIN_MIC2_14 +730 0x4848 //TX_PREEQ_GAIN_MIC2_15 +731 0x4848 //TX_PREEQ_GAIN_MIC2_16 +732 0x4848 //TX_PREEQ_GAIN_MIC2_17 +733 0x4848 //TX_PREEQ_GAIN_MIC2_18 +734 0x4848 //TX_PREEQ_GAIN_MIC2_19 +735 0x4848 //TX_PREEQ_GAIN_MIC2_20 +736 0x4848 //TX_PREEQ_GAIN_MIC2_21 +737 0x4848 //TX_PREEQ_GAIN_MIC2_22 +738 0x4848 //TX_PREEQ_GAIN_MIC2_23 +739 0x0E10 //TX_PREEQ_BIN_MIC2_0 +740 0x1010 //TX_PREEQ_BIN_MIC2_1 +741 0x1010 //TX_PREEQ_BIN_MIC2_2 +742 0x1010 //TX_PREEQ_BIN_MIC2_3 +743 0x1010 //TX_PREEQ_BIN_MIC2_4 +744 0x1010 //TX_PREEQ_BIN_MIC2_5 +745 0x1010 //TX_PREEQ_BIN_MIC2_6 +746 0x1010 //TX_PREEQ_BIN_MIC2_7 +747 0x1010 //TX_PREEQ_BIN_MIC2_8 +748 0x1010 //TX_PREEQ_BIN_MIC2_9 +749 0x1010 //TX_PREEQ_BIN_MIC2_10 +750 0x1010 //TX_PREEQ_BIN_MIC2_11 +751 0x1010 //TX_PREEQ_BIN_MIC2_12 +752 0x1010 //TX_PREEQ_BIN_MIC2_13 +753 0x1010 //TX_PREEQ_BIN_MIC2_14 +754 0x0200 //TX_PREEQ_BIN_MIC2_15 +755 0x0000 //TX_PREEQ_BIN_MIC2_16 +756 0x0000 //TX_PREEQ_BIN_MIC2_17 +757 0x0000 //TX_PREEQ_BIN_MIC2_18 +758 0x0000 //TX_PREEQ_BIN_MIC2_19 +759 0x0000 //TX_PREEQ_BIN_MIC2_20 +760 0x0000 //TX_PREEQ_BIN_MIC2_21 +761 0x0000 //TX_PREEQ_BIN_MIC2_22 +762 0x0000 //TX_PREEQ_BIN_MIC2_23 +763 0x0006 //TX_MASKING_ABILITY +764 0x0800 //TX_NND_WEIGHT +765 0x0062 //TX_MIC_CALIBRATION_0 +766 0x0062 //TX_MIC_CALIBRATION_1 +767 0x0062 //TX_MIC_CALIBRATION_2 +768 0x0062 //TX_MIC_CALIBRATION_3 +769 0x0046 //TX_MIC_PWR_BIAS_0 +770 0x0046 //TX_MIC_PWR_BIAS_1 +771 0x0046 //TX_MIC_PWR_BIAS_2 +772 0x0046 //TX_MIC_PWR_BIAS_3 +773 0x000C //TX_GAIN_LIMIT_0 +774 0x000C //TX_GAIN_LIMIT_1 +775 0x000C //TX_GAIN_LIMIT_2 +776 0x000C //TX_GAIN_LIMIT_3 +777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN +778 0x7FDE //TX_BVE_VAD0_ALPHAUP +779 0x7F3A //TX_BVE_VAD0_ALPHADOWN +780 0x2000 //TX_BVE_GAINWEIGHT_NOFEVADLI +781 0x7F5B //TX_BVE_FEVADLI_ALPHA +782 0x7F19 //TX_BVE_NOVAD0_ALPHAUP +783 0x3000 //TX_TDDRC_ALPHA_UP_01 +784 0x3000 //TX_TDDRC_ALPHA_UP_02 +785 0x3000 //TX_TDDRC_ALPHA_UP_03 +786 0x3000 //TX_TDDRC_ALPHA_UP_04 +787 0x7EB8 //TX_TDDRC_ALPHA_DWN_01 +788 0x7EB8 //TX_TDDRC_ALPHA_DWN_02 +789 0x7EB8 //TX_TDDRC_ALPHA_DWN_03 +790 0x7EB8 //TX_TDDRC_ALPHA_DWN_04 +791 0x78D6 //TX_TDDRC_TD_DRC_LIMIT +792 0x0800 //TX_TDDRC_POST_LIMIT_GAIN +793 0x0000 //TX_TDDRC_RESRV_0 +794 0x0000 //TX_TDDRC_RESRV_1 +795 0x0018 //TX_FDDRC_BAND_MARGIN_0 +796 0x0030 //TX_FDDRC_BAND_MARGIN_1 +797 0x0050 //TX_FDDRC_BAND_MARGIN_2 +798 0x0080 //TX_FDDRC_BAND_MARGIN_3 +799 0x0007 //TX_FDDRC_BLOCK_EXP +800 0x5000 //TX_FDDRC_THRD_2_0 +801 0x5000 //TX_FDDRC_THRD_2_1 +802 0x5000 //TX_FDDRC_THRD_2_2 +803 0x5000 //TX_FDDRC_THRD_2_3 +804 0x6400 //TX_FDDRC_THRD_3_0 +805 0x6400 //TX_FDDRC_THRD_3_1 +806 0x6400 //TX_FDDRC_THRD_3_2 +807 0x6400 //TX_FDDRC_THRD_3_3 +808 0x2000 //TX_FDDRC_SLANT_0_0 +809 0x2000 //TX_FDDRC_SLANT_0_1 +810 0x2000 //TX_FDDRC_SLANT_0_2 +811 0x2000 //TX_FDDRC_SLANT_0_3 +812 0x5333 //TX_FDDRC_SLANT_1_0 +813 0x5333 //TX_FDDRC_SLANT_1_1 +814 0x5333 //TX_FDDRC_SLANT_1_2 +815 0x5333 //TX_FDDRC_SLANT_1_3 +816 0x0000 //TX_DEADMIC_SILENCE_TH +817 0x0000 //TX_MIC_DEGRADE_TH +818 0x0000 //TX_DEADMIC_CNT +819 0x0000 //TX_MIC_DEGRADE_CNT +820 0x0000 //TX_FDDRC_RESRV_4 +821 0x0000 //TX_FDDRC_RESRV_5 +822 0x0000 //TX_FDDRC_RESRV_6 +823 0x7FFF //TX_KS_NOISEPASTE_FACTOR +824 0x0001 //TX_KS_CONFIG +825 0x7FFF //TX_KS_GAIN_MIN +826 0x0000 //TX_KS_RESRV_0 +827 0x0000 //TX_KS_RESRV_1 +828 0x0000 //TX_KS_RESRV_2 +829 0x7C00 //TX_LAMBDA_PKA_FP +830 0x2000 //TX_TPKA_FP +831 0x0080 //TX_MIN_G_FP +832 0x2000 //TX_MAX_G_FP +833 0x4848 //TX_FFP_FP_K_METAL +834 0x4000 //TX_A_POST_FLT_FP +835 0x0F5C //TX_RTO_OUTBEAM_TH +836 0x4CCD //TX_TPKA_FP_THD +837 0x0000 //TX_MAX_G_FP_BLK +838 0x0000 //TX_FFP_FADEIN +839 0x0000 //TX_FFP_FADEOUT +840 0x0000 //TX_WHISPERCTH +841 0x0000 //TX_WHISPERHOLDT +842 0x0000 //TX_WHISP_ENTHH +843 0x0000 //TX_WHISP_ENTHL +844 0x0000 //TX_WHISP_RTOTH +845 0x0000 //TX_WHISP_RTOTH2 +846 0x0000 //TX_MUTE_PERIOD +847 0x0000 //TX_FADE_IN_PERIOD +848 0x0100 //TX_FFP_RESRV_2 +849 0x0020 //TX_FFP_RESRV_3 +850 0x0000 //TX_FFP_RESRV_4 +851 0x0000 //TX_FFP_RESRV_5 +852 0x0000 //TX_FFP_RESRV_6 +853 0x0000 //TX_FILTINDX +854 0x0000 //TX_TDDRC_THRD_0 +855 0x0000 //TX_TDDRC_THRD_1 +856 0x2000 //TX_TDDRC_THRD_2 +857 0x2000 //TX_TDDRC_THRD_3 +858 0x3000 //TX_TDDRC_SLANT_0 +859 0x6E00 //TX_TDDRC_SLANT_1 +860 0x3000 //TX_TDDRC_ALPHA_UP_00 +861 0x7EB8 //TX_TDDRC_ALPHA_DWN_00 +862 0x0000 //TX_TDDRC_HMNC_FLAG +863 0x199A //TX_TDDRC_HMNC_GAIN +864 0x0000 //TX_TDDRC_SMT_FLAG +865 0x0CCD //TX_TDDRC_SMT_W +866 0x0970 //TX_TDDRC_DRC_GAIN +867 0x78D6 //TX_TDDRC_LMT_THRD +868 0x0000 //TX_TDDRC_LMT_ALPHA +869 0x0000 //TX_TFMASKLTH +870 0x0000 //TX_TFMASKLTHL +871 0x0CCD //TX_TFMASKHTH +872 0x0CCD //TX_TFMASKLTH_BINVAD +873 0xF333 //TX_TFMASKLTH_NS_EST +874 0x2CCD //TX_TFMASKLTH_DOA +875 0xECCD //TX_TFMASKTH_BLESSCUT +876 0x1000 //TX_B_LESSCUT_RTO_MASK +877 0x3800 //TX_SB_RHO_MEAN_TH_ABN +878 0x2000 //TX_B_POST_FLT_MASK +879 0x0000 //TX_B_POST_FLT_MASK1 +880 0x5333 //TX_GAIN_WIND_MASK +881 0x7FFF //TX_TFMASK_BFSTRICT_MUSIC +882 0x0000 //TX_TFMASK_BFSTRICT_NOMUSIC +883 0x7333 //TX_FASTNS_OUTIN_TH +884 0x0CCD //TX_FASTNS_TFMASK_TH +885 0x0CCD //TX_FASTNS_TFMASKBIN_TH1 +886 0x0CCD //TX_FASTNS_TFMASKBIN_TH2 +887 0x0CCD //TX_FASTNS_TFMASKBIN_TH3 +888 0x0028 //TX_FASTNS_ARSPC_TH +889 0xC000 //TX_FASTNS_MASK5_TH +890 0x4848 //TX_POSTSSA_MIN_G_VR_MASK +891 0x1000 //TX_A_LESSCUT_RTO_MASK +892 0x1770 //TX_FASTNS_NOISETH +893 0xC000 //TX_FASTNS_SSA_THLFL +894 0xC000 //TX_FASTNS_SSA_THHFL +895 0xCCCC //TX_FASTNS_SSA_THLFH +896 0xD999 //TX_FASTNS_SSA_THHFH +897 0x0000 //TX_SENDFUNC_REG_MICMUTE +898 0x0000 //TX_SENDFUNC_REG_MICMUTE1 +899 0x0000 //TX_MICMUTE_RATIO_THR +900 0x0000 //TX_MICMUTE_AMP_THR +901 0x0000 //TX_MICMUTE_HPF_IND +902 0x0000 //TX_MICMUTE_LOG_EYR_TH +903 0x0000 //TX_MICMUTE_CVG_TIME +904 0x0000 //TX_MICMUTE_RELEASE_TIME +905 0x0000 //TX_MIC_VOLUME_MIC0MUTE +906 0x0000 //TX_MICMUTE_EPD_OFFSET_0 +907 0x0000 //TX_MICMUTE_FRQ_AEC_L +908 0x0000 //TX_MICMUTE_EAD_THR +909 0x0000 //TX_MICMUTE_LAMBDA_CB_NLE +910 0x0000 //TX_MICMUTE_LAMBDA_RE_EST +911 0x0000 //TX_DTD_THR1_MICMUTE_0 +912 0x0000 //TX_DTD_THR1_MICMUTE_1 +913 0x0000 //TX_DTD_THR1_MICMUTE_2 +914 0x0000 //TX_DTD_THR1_MICMUTE_3 +915 0x0000 //TX_DTD_THR2_MICMUTE_0 +916 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_0 +917 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_1 +918 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_2 +919 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_3 +920 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_4 +921 0x0000 //TX_MICMUTE_C_POST_FLT +922 0x0000 //TX_MICMUTE_DT_CUT_K +923 0x0000 //TX_MICMUTE_DT_CUT_THR +924 0x0000 //TX_MICMUTE_DT_CUT_K2 +925 0x0000 //TX_MICMUTE_DT_CUT_THR2 +926 0x0000 //TX_MICMUTE_DT2_HOLD_N +927 0x0000 //TX_MICMUTE_RATIODTH_THCUT +928 0x0000 //TX_MICMUTE_B_POST_FLT_ECHOL +929 0x0000 //TX_MICMUTE_B_POST_FLT_ECHOH +930 0x0000 //TX_MICMUTE_C_POST_FLT_MASK +931 0x0000 //TX_MICMUTE_RATIODTL_CUT_TH +932 0x0000 //TX_MICMUTE_DT_CUT_K1 +933 0x0000 //TX_MICMUTE_N2_SN_EST +934 0x0000 //TX_MICMUTE_THR_SN_EST_0 +935 0x0000 //TX_MICMUTE_MIN_G_CTRL_0 +936 0x0000 //TX_MICMUTE_A_POST_FILT_S_0 +937 0x0000 //TX_MICMUTE_B_POST_FILT_0 +938 0x0000 //TX_MIC1RUB_AMP_THR +939 0x0000 //TX_MIC1MUTE_RATIO_THR +940 0x0000 //TX_MIC1MUTE_AMP_THR +941 0x0000 //TX_MIC1MUTE_CVG_TIME +942 0x0000 //TX_MIC1MUTE_RELEASE_TIME +943 0x0000 //TX_AMS_RESRV_01 +944 0x0000 //TX_AMS_RESRV_02 +945 0x0000 //TX_AMS_RESRV_03 +946 0x0000 //TX_AMS_RESRV_04 +947 0x0000 //TX_AMS_RESRV_05 +948 0x0000 //TX_AMS_RESRV_06 +949 0x0000 //TX_AMS_RESRV_07 +950 0x0000 //TX_AMS_RESRV_08 +951 0x0000 //TX_AMS_RESRV_09 +952 0x0000 //TX_AMS_RESRV_10 +953 0x0000 //TX_AMS_RESRV_11 +954 0x0000 //TX_AMS_RESRV_12 +955 0x0000 //TX_AMS_RESRV_13 +956 0x0000 //TX_AMS_RESRV_14 +957 0x0000 //TX_AMS_RESRV_15 +958 0x0000 //TX_AMS_RESRV_16 +959 0x0000 //TX_AMS_RESRV_17 +960 0x0000 //TX_AMS_RESRV_18 +961 0x0000 //TX_AMS_RESRV_19 +#RX +0 0xA064 //RX_RECVFUNC_MODE_0 +1 0x0000 //RX_RECVFUNC_MODE_1 +2 0x0003 //RX_SAMPLINGFREQ_SIG +3 0x0003 //RX_SAMPLINGFREQ_PROC +4 0x000A //RX_FRAME_SZ +5 0x0000 //RX_DELAY_OPT +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +10 0x0800 //RX_PGA +11 0x7FFF //RX_A_HP +12 0x0000 //RX_B_PE +13 0x1800 //RX_THR_PITCH_DET_0 +14 0x1000 //RX_THR_PITCH_DET_1 +15 0x0800 //RX_THR_PITCH_DET_2 +16 0x0008 //RX_PITCH_BFR_LEN +17 0x0003 //RX_SBD_PITCH_DET +18 0x0100 //RX_PP_RESRV_0 +19 0x0020 //RX_PP_RESRV_1 +20 0x0400 //RX_N_SN_EST +21 0x000C //RX_N2_SN_EST +22 0x0003 //RX_NS_LVL_CTRL +23 0x9000 //RX_THR_SN_EST +24 0x7CCD //RX_LAMBDA_PFILT +25 0x000A //RX_FENS_RESRV_0 +26 0x0190 //RX_FENS_RESRV_1 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +30 0x0002 //RX_EXTRA_NS_L +31 0x0800 //RX_EXTRA_NS_A +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +35 0x199A //RX_A_POST_FLT +36 0x0000 //RX_LMT_THRD +37 0x4000 //RX_LMT_ALPHA +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +111 0x0000 //RX_FILTINDX +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +125 0x7C00 //RX_LAMBDA_PKA_FP +126 0x2000 //RX_TPKA_FP +127 0x2000 //RX_MIN_G_FP +128 0x0080 //RX_MAX_G_FP +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +131 0x0000 //RX_MAXLEVEL_CNG +132 0x3000 //RX_BWE_UV_TH +133 0x3000 //RX_BWE_UV_TH2 +134 0x1800 //RX_BWE_UV_TH3 +135 0x1000 //RX_BWE_V_TH +136 0x04CD //RX_BWE_GAIN1_V_TH1 +137 0x0F33 //RX_BWE_GAIN1_V_TH2 +138 0x7333 //RX_BWE_UV_EQ +139 0x199A //RX_BWE_V_EQ +140 0x7333 //RX_BWE_TONE_TH +141 0x0004 //RX_BWE_UV_HOLD_T +142 0x6CCD //RX_BWE_GAIN2_ALPHA +143 0x799A //RX_BWE_GAIN3_ALPHA +144 0x001E //RX_BWE_CUTOFF +145 0x3000 //RX_BWE_GAINFILL +146 0x3200 //RX_BWE_MAXTH_TONE +147 0x2000 //RX_BWE_EQ_0 +148 0x2000 //RX_BWE_EQ_1 +149 0x2000 //RX_BWE_EQ_2 +150 0x2000 //RX_BWE_EQ_3 +151 0x2000 //RX_BWE_EQ_4 +152 0x2000 //RX_BWE_EQ_5 +153 0x2000 //RX_BWE_EQ_6 +154 0x0000 //RX_BWE_RESRV_0 +155 0x0000 //RX_BWE_RESRV_1 +156 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#RX 2 +157 0xA064 //RX_RECVFUNC_MODE_0 +158 0x0000 //RX_RECVFUNC_MODE_1 +159 0x0003 //RX_SAMPLINGFREQ_SIG +160 0x0003 //RX_SAMPLINGFREQ_PROC +161 0x000A //RX_FRAME_SZ +162 0x0000 //RX_DELAY_OPT +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +167 0x0800 //RX_PGA +168 0x7FFF //RX_A_HP +169 0x0000 //RX_B_PE +170 0x1800 //RX_THR_PITCH_DET_0 +171 0x1000 //RX_THR_PITCH_DET_1 +172 0x0800 //RX_THR_PITCH_DET_2 +173 0x0008 //RX_PITCH_BFR_LEN +174 0x0003 //RX_SBD_PITCH_DET +175 0x0100 //RX_PP_RESRV_0 +176 0x0020 //RX_PP_RESRV_1 +177 0x0400 //RX_N_SN_EST +178 0x000C //RX_N2_SN_EST +179 0x0003 //RX_NS_LVL_CTRL +180 0x9000 //RX_THR_SN_EST +181 0x7CCD //RX_LAMBDA_PFILT +182 0x000A //RX_FENS_RESRV_0 +183 0x0190 //RX_FENS_RESRV_1 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +187 0x0002 //RX_EXTRA_NS_L +188 0x0800 //RX_EXTRA_NS_A +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +192 0x199A //RX_A_POST_FLT +193 0x0000 //RX_LMT_THRD +194 0x4000 //RX_LMT_ALPHA +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +268 0x0000 //RX_FILTINDX +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +282 0x7C00 //RX_LAMBDA_PKA_FP +283 0x2000 //RX_TPKA_FP +284 0x2000 //RX_MIN_G_FP +285 0x0080 //RX_MAX_G_FP +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +288 0x0000 //RX_MAXLEVEL_CNG +289 0x3000 //RX_BWE_UV_TH +290 0x3000 //RX_BWE_UV_TH2 +291 0x1800 //RX_BWE_UV_TH3 +292 0x1000 //RX_BWE_V_TH +293 0x04CD //RX_BWE_GAIN1_V_TH1 +294 0x0F33 //RX_BWE_GAIN1_V_TH2 +295 0x7333 //RX_BWE_UV_EQ +296 0x199A //RX_BWE_V_EQ +297 0x7333 //RX_BWE_TONE_TH +298 0x0004 //RX_BWE_UV_HOLD_T +299 0x6CCD //RX_BWE_GAIN2_ALPHA +300 0x799A //RX_BWE_GAIN3_ALPHA +301 0x001E //RX_BWE_CUTOFF +302 0x3000 //RX_BWE_GAINFILL +303 0x3200 //RX_BWE_MAXTH_TONE +304 0x2000 //RX_BWE_EQ_0 +305 0x2000 //RX_BWE_EQ_1 +306 0x2000 //RX_BWE_EQ_2 +307 0x2000 //RX_BWE_EQ_3 +308 0x2000 //RX_BWE_EQ_4 +309 0x2000 //RX_BWE_EQ_5 +310 0x2000 //RX_BWE_EQ_6 +311 0x0000 //RX_BWE_RESRV_0 +312 0x0000 //RX_BWE_RESRV_1 +313 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 + +#CASE_NAME BLUETOOTH-BTNB_NREC-VOICE_GENERIC-FB +#PARAM_MODE FULL +#PARAM_TYPE TX+2RX +#TOTAL_CUSTOM_STEP 7+7 +#TX +0 0x0009 //TX_OPERATION_MODE_0 +1 0x0009 //TX_OPERATION_MODE_1 +2 0x0020 //TX_PATCH_REG +3 0x286A //TX_SENDFUNC_MODE_0 +4 0x0001 //TX_SENDFUNC_MODE_1 +5 0x0001 //TX_NUM_MIC +6 0x0004 //TX_SAMPLINGFREQ_SIG +7 0x0004 //TX_SAMPLINGFREQ_PROC +8 0x000A //TX_FRAME_SZ_SIG +9 0x000A //TX_FRAME_SZ +10 0x0000 //TX_DELAY_OPT +11 0x0028 //TX_MAX_TAIL_LENGTH +12 0x0001 //TX_NUM_LOUTCHN +13 0x0001 //TX_MAXNUM_AECREF +14 0x0000 //TX_DBG_FUNC_REG +15 0x0000 //TX_DBG_FUNC_REG1 +16 0x0000 //TX_SYS_RESRV_0 +17 0x0000 //TX_SYS_RESRV_1 +18 0x0000 //TX_SYS_RESRV_2 +19 0x0000 //TX_SYS_RESRV_3 +20 0x0000 //TX_DIST2REF0 +21 0x009B //TX_DIST2REF1 +22 0x0000 //TX_DIST2REF_02 +23 0x0000 //TX_DIST2REF_03 +24 0x0000 //TX_DIST2REF_04 +25 0x0000 //TX_DIST2REF_05 +26 0x0000 //TX_MMIC +27 0x0915 //TX_PGA_0 +28 0x0800 //TX_PGA_1 +29 0x0000 //TX_PGA_2 +30 0x0000 //TX_PGA_3 +31 0x0000 //TX_PGA_4 +32 0x0000 //TX_PGA_5 +33 0x0000 //TX_MIC_PAIRS +34 0x0000 //TX_MIC_PAIRS_HS +35 0x0002 //TX_MICS_FOR_BF +36 0x0000 //TX_MIC_PAIRS_FORL1 +37 0x0002 //TX_MICS_OF_PAIR0 +38 0x0002 //TX_MICS_OF_PAIR1 +39 0x0002 //TX_MICS_OF_PAIR2 +40 0x0002 //TX_MICS_OF_PAIR3 +41 0x0000 //TX_MIC_DATA_SRC0 +42 0x0001 //TX_MIC_DATA_SRC1 +43 0x0002 //TX_MIC_DATA_SRC2 +44 0x0000 //TX_MIC_DATA_SRC3 +45 0x0000 //TX_MIC_PAIR_CH_04 +46 0x0000 //TX_MIC_PAIR_CH_05 +47 0x0000 //TX_MIC_PAIR_CH_10 +48 0x0000 //TX_MIC_PAIR_CH_11 +49 0x0000 //TX_MIC_PAIR_CH_12 +50 0x0000 //TX_MIC_PAIR_CH_13 +51 0x0000 //TX_MIC_PAIR_CH_14 +52 0x05DC //TX_HD_BIN_MASK +53 0x0010 //TX_HD_SUBAND_MASK +54 0x19A1 //TX_HD_FRAME_AVG_MASK +55 0x0320 //TX_HD_MIN_FRQ +56 0x1000 //TX_HD_ALPHA_PSD +57 0x1100 //TX_T_PHPR1 +58 0x0000 //TX_T_PHPR2 +59 0x0000 //TX_T_PTPR +60 0x0000 //TX_T_PNPR +61 0x0000 //TX_T_PAPR1 +62 0xEE6C //TX_T_PSDVAT +63 0x0800 //TX_CNT +64 0x4000 //TX_ANTI_HOWL_GAIN +65 0x0001 //TX_MICFORBFMARK_0 +66 0x0001 //TX_MICFORBFMARK_1 +67 0x0001 //TX_MICFORBFMARK_2 +68 0x0001 //TX_MICFORBFMARK_3 +69 0x0001 //TX_MICFORBFMARK_4 +70 0x0001 //TX_MICFORBFMARK_5 +71 0x0000 //TX_DIST2REF_10 +72 0x3E00 //TX_DIST2REF_11 +73 0x0000 //TX_DIST2REF2 +74 0x0000 //TX_DIST2REF_13 +75 0x0000 //TX_DIST2REF_14 +76 0x0000 //TX_DIST2REF_15 +77 0x0000 //TX_DIST2REF_20 +78 0x0000 //TX_DIST2REF_21 +79 0x0000 //TX_DIST2REF_22 +80 0x0000 //TX_DIST2REF_23 +81 0x0000 //TX_DIST2REF_24 +82 0x0000 //TX_DIST2REF_25 +83 0x0000 //TX_DIST2REF_30 +84 0x0000 //TX_DIST2REF_31 +85 0x0000 //TX_DIST2REF_32 +86 0x0000 //TX_DIST2REF_33 +87 0x0000 //TX_DIST2REF_34 +88 0x0000 //TX_DIST2REF_35 +89 0x0000 //TX_MIC_LOC_00 +90 0x0000 //TX_MIC_LOC_01 +91 0x0000 //TX_MIC_LOC_02 +92 0x0000 //TX_MIC_LOC_03 +93 0x0000 //TX_MIC_LOC_04 +94 0x0000 //TX_MIC_LOC_05 +95 0x0000 //TX_MIC_LOC_10 +96 0x0000 //TX_MIC_LOC_11 +97 0x0000 //TX_MIC_LOC_12 +98 0x0000 //TX_MIC_LOC_13 +99 0x0000 //TX_MIC_LOC_14 +100 0x0000 //TX_MIC_LOC_15 +101 0x0000 //TX_MIC_LOC_20 +102 0x0000 //TX_MIC_LOC_21 +103 0x0000 //TX_MIC_LOC_22 +104 0x0000 //TX_MIC_LOC_23 +105 0x0000 //TX_MIC_LOC_24 +106 0x0000 //TX_MIC_LOC_25 +107 0x0200 //TX_MIC_REFBLK_VOLUME +108 0x0800 //TX_MIC_BLOCK_VOLUME +109 0x0000 //TX_INVERSE_MASK +110 0x0000 //TX_ADCS_MASK +111 0x04D0 //TX_ADCS_GAIN +112 0x4000 //TX_NFC_GAINFAC +113 0x0000 //TX_MAINMIC_BLKFACTOR +114 0x0000 //TX_REFMIC_BLKFACTOR +115 0x0000 //TX_BLMIC_BLKFACTOR +116 0x0000 //TX_BRMIC_BLKFACTOR +117 0x0031 //TX_MICBLK_START_BIN +118 0x0060 //TX_MICBLK_END_BIN +119 0x0015 //TX_MICBLK_FE_HOLD +120 0xFFF2 //TX_MICBLK_MR_EXP_TH +121 0xFFF2 //TX_MICBLK_LR_EXP_TH +122 0x0000 //TX_FENE_HOLD +123 0x4000 //TX_FE_ENER_TH_MTS +124 0x0004 //TX_FE_ENER_TH_EXP +125 0x6000 //TX_C_POST_FLT_MIC_MAINBLK +126 0x6000 //TX_C_POST_FLT_MIC_REFBLK +127 0x0010 //TX_MIC_BLOCK_N +128 0x7E56 //TX_A_HP +129 0x4000 //TX_B_PE +130 0x6800 //TX_THR_PITCH_DET_0 +131 0x6000 //TX_THR_PITCH_DET_1 +132 0x5800 //TX_THR_PITCH_DET_2 +133 0x0008 //TX_PITCH_BFR_LEN +134 0x0003 //TX_SBD_PITCH_DET +135 0x0050 //TX_TD_AEC_L +136 0x4000 //TX_MU0_UNP_TD_AEC +137 0x1000 //TX_MU0_PTD_TD_AEC +138 0x0000 //TX_PP_RESRV_0 +139 0x2A94 //TX_PP_RESRV_1 +140 0x55F0 //TX_PP_RESRV_2 +141 0x0000 //TX_PP_RESRV_3 +142 0x0000 //TX_PP_RESRV_4 +143 0x0000 //TX_PP_RESRV_5 +144 0x0000 //TX_PP_RESRV_6 +145 0x0000 //TX_PP_RESRV_7 +146 0x001E //TX_TAIL_LENGTH +147 0x0200 //TX_AEC_REF_GAIN_0 +148 0x0800 //TX_AEC_REF_GAIN_1 +149 0x0800 //TX_AEC_REF_GAIN_2 +150 0x6000 //TX_EAD_THR +151 0x0400 //TX_THR_RE_EST +152 0x3000 //TX_MIN_EQ_RE_EST_0 +153 0x3000 //TX_MIN_EQ_RE_EST_1 +154 0x4000 //TX_MIN_EQ_RE_EST_2 +155 0x0800 //TX_MIN_EQ_RE_EST_3 +156 0x0800 //TX_MIN_EQ_RE_EST_4 +157 0x0800 //TX_MIN_EQ_RE_EST_5 +158 0x6000 //TX_MIN_EQ_RE_EST_6 +159 0x6000 //TX_MIN_EQ_RE_EST_7 +160 0x6000 //TX_MIN_EQ_RE_EST_8 +161 0x6000 //TX_MIN_EQ_RE_EST_9 +162 0x4000 //TX_MIN_EQ_RE_EST_10 +163 0x4000 //TX_MIN_EQ_RE_EST_11 +164 0x4000 //TX_MIN_EQ_RE_EST_12 +165 0x3000 //TX_LAMBDA_RE_EST +166 0x4000 //TX_LAMBDA_CB_NLE +167 0x3000 //TX_C_POST_FLT +168 0x4500 //TX_GAIN_NP +169 0x00C8 //TX_SE_HOLD_N +170 0x00C8 //TX_DT_HOLD_N +171 0x03E8 //TX_DT2_HOLD_N +172 0x6666 //TX_AEC_RESRV_0 +173 0x0000 //TX_AEC_RESRV_1 +174 0x0014 //TX_AEC_RESRV_2 +175 0x0000 //TX_MIC_DELAY_LENGTH +176 0x0000 //TX_REF_DELAY_LENGTH +177 0x0000 //TX_ADD_LINEIN_GAINL +178 0x0000 //TX_ADD_LINEIN_GAINH +179 0x0000 //TX_MIN_EQ_RE_EST_14 +180 0x0000 //TX_DTD_THR1_8 +181 0x7FFF //TX_DTD_THR2_8 +182 0x0000 //TX_DTD_MIC_BLK2 +183 0x0008 //TX_FRQ_LIN_LEN +184 0x7FFF //TX_FRQ_AEC_LEN_RHO +185 0x6000 //TX_MU0_UNP_FRQ_AEC +186 0x4000 //TX_MU0_PTD_FRQ_AEC +187 0x000A //TX_MINENOISETH +188 0x0800 //TX_MU0_RE_EST +189 0x0001 //TX_AEC_NUM_CH +190 0x0000 //TX_BIGECHOATTENUATION_MAX +191 0x2000 //TX_A_POST_FLT_MICBLK +192 0x0000 //TX_BLKENERTH +193 0x0000 //TX_BLKENERHIGHTH +194 0x0000 //TX_NORMENERTH +195 0x0000 //TX_NORMENERHIGHTH +196 0x0000 //TX_NORMENERHIGHTHL +197 0x5000 //TX_DTD_THR1_0 +198 0x7000 //TX_DTD_THR1_1 +199 0x7F00 //TX_DTD_THR1_2 +200 0x7FFF //TX_DTD_THR1_3 +201 0x7FFF //TX_DTD_THR1_4 +202 0x7FFF //TX_DTD_THR1_5 +203 0x7FFF //TX_DTD_THR1_6 +204 0x0800 //TX_DTD_THR2_0 +205 0x0800 //TX_DTD_THR2_1 +206 0x0800 //TX_DTD_THR2_2 +207 0x0800 //TX_DTD_THR2_3 +208 0x0800 //TX_DTD_THR2_4 +209 0x0100 //TX_DTD_THR2_5 +210 0x0100 //TX_DTD_THR2_6 +211 0x7FFF //TX_DTD_THR3 +212 0x0000 //TX_SPK_CUT_K +213 0x03E8 //TX_DT_CUT_K +214 0x0CCD //TX_DT_CUT_THR +215 0x04EB //TX_COMFORT_G +216 0x01F4 //TX_POWER_YOUT_TH +217 0x4000 //TX_FDPFGAINECHO +218 0x0000 //TX_DTD_HD_THR +219 0x0000 //TX_SPK_CUT_K_S +220 0x0000 //TX_DTD_MIC_BLK +221 0x0400 //TX_ADPT_STRICT_L +222 0x0200 //TX_ADPT_STRICT_H +223 0x0BB8 //TX_RATIO_DT_L_TH_LOW +224 0x3A98 //TX_RATIO_DT_H_TH_LOW +225 0x1770 //TX_RATIO_DT_L_TH_HIGH +226 0x4E20 //TX_RATIO_DT_H_TH_HIGH +227 0x09C4 //TX_RATIO_DT_L0_TH +228 0x0800 //TX_B_POST_FILT_ECHO_L +229 0x7FFF //TX_B_POST_FILT_ECHO_H +230 0x0200 //TX_MIN_G_CTRL_ECHO +231 0x7FFF //TX_B_LESSCUT_RTO_ECHO +232 0x00C0 //TX_EPD_OFFSET_00 +233 0x00C0 //TX_EPD_OFFST_01 +234 0x1388 //TX_RATIO_DT_L0_TH_HIGH +235 0x3A98 //TX_RATIO_DT_H_TH_CUT +236 0x7FFF //TX_MIN_EQ_RE_EST_13 +237 0x7FFF //TX_DTD_THR1_7 +238 0x7FFF //TX_DTD_THR2_7 +239 0x0800 //TX_DT_RESRV_7 +240 0x0800 //TX_DT_RESRV_8 +241 0x0000 //TX_DT_RESRV_9 +242 0xF700 //TX_THR_SN_EST_0 +243 0xFB00 //TX_THR_SN_EST_1 +244 0xFA00 //TX_THR_SN_EST_2 +245 0xF700 //TX_THR_SN_EST_3 +246 0xFA00 //TX_THR_SN_EST_4 +247 0xF600 //TX_THR_SN_EST_5 +248 0xF600 //TX_THR_SN_EST_6 +249 0xF600 //TX_THR_SN_EST_7 +250 0x0200 //TX_DELTA_THR_SN_EST_0 +251 0x0400 //TX_DELTA_THR_SN_EST_1 +252 0x0300 //TX_DELTA_THR_SN_EST_2 +253 0x0600 //TX_DELTA_THR_SN_EST_3 +254 0x0200 //TX_DELTA_THR_SN_EST_4 +255 0x0200 //TX_DELTA_THR_SN_EST_5 +256 0x0200 //TX_DELTA_THR_SN_EST_6 +257 0x0200 //TX_DELTA_THR_SN_EST_7 +258 0x4000 //TX_LAMBDA_NN_EST_0 +259 0x4000 //TX_LAMBDA_NN_EST_1 +260 0x4000 //TX_LAMBDA_NN_EST_2 +261 0x4000 //TX_LAMBDA_NN_EST_3 +262 0x4000 //TX_LAMBDA_NN_EST_4 +263 0x4000 //TX_LAMBDA_NN_EST_5 +264 0x4000 //TX_LAMBDA_NN_EST_6 +265 0x4000 //TX_LAMBDA_NN_EST_7 +266 0x0400 //TX_N_SN_EST +267 0x001E //TX_INBEAM_T +268 0x0041 //TX_INBEAMHOLDT +269 0x2000 //TX_G_STRICT +270 0x2000 //TX_EQ_THR_BF +271 0x799A //TX_LAMBDA_EQ_BF +272 0x1000 //TX_NE_RTO_TH +273 0x0400 //TX_NE_RTO_TH_L +274 0x0800 //TX_MAINREFRTOH_TH_H +275 0x0800 //TX_MAINREFRTOH_TH_L +276 0x0800 //TX_MAINREFRTO_TH_H +277 0x0800 //TX_MAINREFRTO_TH_L +278 0x0200 //TX_MAINREFRTO_TH_EQ +279 0x2000 //TX_B_POST_FLT_0 +280 0x2000 //TX_B_POST_FLT_1 +281 0x0012 //TX_NS_LVL_CTRL_0 +282 0x0016 //TX_NS_LVL_CTRL_1 +283 0x0016 //TX_NS_LVL_CTRL_2 +284 0x0019 //TX_NS_LVL_CTRL_3 +285 0x0010 //TX_NS_LVL_CTRL_4 +286 0x0010 //TX_NS_LVL_CTRL_5 +287 0x0019 //TX_NS_LVL_CTRL_6 +288 0x0010 //TX_NS_LVL_CTRL_7 +289 0x000C //TX_MIN_GAIN_S_0 +290 0x000C //TX_MIN_GAIN_S_1 +291 0x000C //TX_MIN_GAIN_S_2 +292 0x000F //TX_MIN_GAIN_S_3 +293 0x000C //TX_MIN_GAIN_S_4 +294 0x000C //TX_MIN_GAIN_S_5 +295 0x0011 //TX_MIN_GAIN_S_6 +296 0x000C //TX_MIN_GAIN_S_7 +297 0x7FFF //TX_NMOS_SUP +298 0x0000 //TX_NS_MAX_PRI_SNR_TH +299 0x0000 //TX_NMOS_SUP_MENSA +300 0x7000 //TX_SNRI_SUP_0 +301 0x7000 //TX_SNRI_SUP_1 +302 0x7000 //TX_SNRI_SUP_2 +303 0x6000 //TX_SNRI_SUP_3 +304 0x7FFF //TX_SNRI_SUP_4 +305 0x7FFF //TX_SNRI_SUP_5 +306 0x6000 //TX_SNRI_SUP_6 +307 0x7FFF //TX_SNRI_SUP_7 +308 0x7FFF //TX_THR_LFNS +309 0x0016 //TX_G_LFNS +310 0x09C4 //TX_GAIN0_NTH +311 0x000A //TX_MUSIC_MORENS +312 0x7FFF //TX_A_POST_FILT_0 +313 0x2000 //TX_A_POST_FILT_1 +314 0x6000 //TX_A_POST_FILT_S_0 +315 0x6000 //TX_A_POST_FILT_S_1 +316 0x6000 //TX_A_POST_FILT_S_2 +317 0x6000 //TX_A_POST_FILT_S_3 +318 0x6000 //TX_A_POST_FILT_S_4 +319 0x6000 //TX_A_POST_FILT_S_5 +320 0x6000 //TX_A_POST_FILT_S_6 +321 0x6000 //TX_A_POST_FILT_S_7 +322 0x2000 //TX_B_POST_FILT_0 +323 0x4000 //TX_B_POST_FILT_1 +324 0x2000 //TX_B_POST_FILT_2 +325 0x2000 //TX_B_POST_FILT_3 +326 0x2000 //TX_B_POST_FILT_4 +327 0x2000 //TX_B_POST_FILT_5 +328 0x2000 //TX_B_POST_FILT_6 +329 0x2000 //TX_B_POST_FILT_7 +330 0x7FFF //TX_B_LESSCUT_RTO_S_0 +331 0x7FFF //TX_B_LESSCUT_RTO_S_1 +332 0x7FFF //TX_B_LESSCUT_RTO_S_2 +333 0x7FFF //TX_B_LESSCUT_RTO_S_3 +334 0x7FFF //TX_B_LESSCUT_RTO_S_4 +335 0x7FFF //TX_B_LESSCUT_RTO_S_5 +336 0x7FFF //TX_B_LESSCUT_RTO_S_6 +337 0x7FFF //TX_B_LESSCUT_RTO_S_7 +338 0x7CCD //TX_LAMBDA_PFILT +339 0x7CCD //TX_LAMBDA_PFILT_S_0 +340 0x7CCD //TX_LAMBDA_PFILT_S_1 +341 0x7CCD //TX_LAMBDA_PFILT_S_2 +342 0x7CCD //TX_LAMBDA_PFILT_S_3 +343 0x7CCD //TX_LAMBDA_PFILT_S_4 +344 0x7CCD //TX_LAMBDA_PFILT_S_5 +345 0x7CCD //TX_LAMBDA_PFILT_S_6 +346 0x7CCD //TX_LAMBDA_PFILT_S_7 +347 0x0200 //TX_K_PEPPER +348 0x0500 //TX_A_PEPPER +349 0x1600 //TX_K_PEPPER_HF +350 0x0400 //TX_A_PEPPER_HF +351 0x0001 //TX_HMNC_BST_FLG +352 0x0200 //TX_HMNC_BST_THR +353 0x0800 //TX_DT_BINVAD_TH_0 +354 0x0800 //TX_DT_BINVAD_TH_1 +355 0x0800 //TX_DT_BINVAD_TH_2 +356 0x0800 //TX_DT_BINVAD_TH_3 +357 0x1D4C //TX_DT_BINVAD_ENDF +358 0x0000 //TX_C_POST_FLT_DT +359 0x0CCD //TX_NS_B_POST_FLT_LESSCUT +360 0x0100 //TX_DT_BOOST +361 0x0000 //TX_BF_SGRAD_FLG +362 0x0005 //TX_BF_DVG_TH +363 0x001E //TX_SN_C_F +364 0x0000 //TX_K_APT +365 0x0001 //TX_NOISEDET +366 0x0190 //TX_NDETCT +367 0x0020 //TX_NOISE_TH_0 +368 0x7FFF //TX_NOISE_TH_0_2 +369 0x7FFF //TX_NOISE_TH_0_3 +370 0x02A6 //TX_NOISE_TH_1 +371 0x04B0 //TX_NOISE_TH_2 +372 0x3194 //TX_NOISE_TH_3 +373 0x0960 //TX_NOISE_TH_4 +374 0x5555 //TX_NOISE_TH_5 +375 0x3FF4 //TX_NOISE_TH_5_2 +376 0x0001 //TX_NOISE_TH_5_3 +377 0x0000 //TX_NOISE_TH_5_4 +378 0x02BC //TX_NOISE_TH_6 +379 0x0020 //TX_MINENOISE_TH +380 0x4000 //TX_MORENS_TFMASK_TH +381 0xFFEE //TX_DRC_QUIET_FLOOR +382 0x6000 //TX_RATIODTL_CUT_TH +383 0xFFF3 //TX_DT_CUT_K1 +384 0x0666 //TX_OUT_ENER_S_TH_CLEAN +385 0x0666 //TX_OUT_ENER_S_TH_LESSCLEAN +386 0x0333 //TX_OUT_ENER_S_TH_NOISY +387 0x019A //TX_OUT_ENER_TH_NOISE +388 0x0333 //TX_OUT_ENER_TH_SPEECH +389 0x2000 //TX_SN_NPB_GAIN +390 0x0000 //TX_NN_NPB_GAIN +391 0x0000 //TX_POST_MASK_SUP_HSNE +392 0x0000 //TX_TAIL_DET_TH +393 0x0000 //TX_B_LESSCUT_RTO_WTA +394 0x0000 //TX_MEL_G_R +395 0x0800 //TX_SUPHIGH_TH +396 0x00C8 //TX_MASK_G_R +397 0x0002 //TX_EXTRA_NS_L +398 0x0800 //TX_C_POST_FLT_MASK +399 0x0005 //TX_A_POST_FLT_WNS +400 0x0148 //TX_MIN_G_LOW300HZ +401 0x0002 //TX_MAXLEVEL_CNG +402 0x00B4 //TX_STN_NOISE_TH +403 0x4000 //TX_POST_MASK_SUP +404 0x7FFF //TX_POST_MASK_ADJUST +405 0x00C8 //TX_NS_ENOISE_MIC0_TH +406 0x0020 //TX_MINENOISE_MIC0_TH +407 0x012C //TX_MINENOISE_MIC0_S_TH +408 0x2900 //TX_MIN_G_CTRL_SSNS +409 0x0800 //TX_METAL_RTO_THR +410 0x4848 //TX_NS_FP_K_METAL +411 0x3A98 //TX_NOISEDET_BOOST_TH +412 0x0FA0 //TX_NSMOOTH_TH +413 0x0000 //TX_NS_RESRV_8 +414 0x1800 //TX_RHO_UPB +415 0x0BB8 //TX_N_HOLD_HS +416 0x0050 //TX_N_RHO_BFR0 +417 0x7FFF //TX_LAMBDA_ARSP_EST +418 0x0100 //TX_EXTRA_GAIN_MICBLOCK +419 0x0CCD //TX_THR_STD_NSR +420 0x019A //TX_THR_STD_PLH +421 0x2AF8 //TX_N_HOLD_STD +422 0x0066 //TX_THR_STD_RHO +423 0x2000 //TX_BF_RESET_THR_HS +424 0x09C4 //TX_SB_RTO_MEAN_TH +425 0x0000 //TX_SB_RHO_MEAN_TH_NTALK +426 0x3800 //TX_SB_RTO_MEAN_TH_ABN +427 0x2EE0 //TX_SB_RTO_MEAN_TH_RUB +428 0x0000 //TX_WTA_EN_RTO_TH +429 0x0000 //TX_TOP_ENER_TH_F +430 0x0000 //TX_DESIRED_TALK_HOLDT +431 0x0800 //TX_MIC_BLOCK_FACTOR +432 0x0000 //TX_NSEST_BFRLRNRDC +433 0x0000 //TX_THR_POST_FLT_HS +434 0x0010 //TX_HS_VAD_BIN +435 0x2666 //TX_THR_VAD_HS +436 0x2CCD //TX_MEAN_RTO_MIN_TH2 +437 0x0032 //TX_SILENCE_T +438 0x0000 //TX_A_POST_FLT_WTA +439 0x799A //TX_LAMBDA_PFLT_WTA +440 0x0000 //TX_SB_RHO_MEAN2_TH +441 0x0190 //TX_SB_RHO_MEAN3_TH +442 0x0000 //TX_HS_RESRV_4 +443 0x0000 //TX_HS_RESRV_5 +444 0x003C //TX_DOA_VAD_THR_1 +445 0x0000 //TX_DOA_VAD_THR_2 +446 0x0028 //TX_DOA_VAD_THR1_0 +447 0x0028 //TX_DOA_VAD_THR1_1 +448 0x0000 //TX_SRC_DOA_RNG_LOW_0A +449 0x00B4 //TX_SRC_DOA_RNG_HIGH_0A +450 0x005A //TX_DFLT_SRC_DOA_0A +451 0x0000 //TX_SRC_DOA_RNG_LOW_0B +452 0x0000 //TX_SRC_DOA_RNG_HIGH_0B +453 0x0000 //TX_DFLT_SRC_DOA_0B +454 0x0000 //TX_SRC_DOA_RNG_LOW_0C +455 0x0000 //TX_SRC_DOA_RNG_HIGH_0C +456 0x0000 //TX_DFLT_SRC_DOA_0C +457 0x0000 //TX_SRC_DOA_RNG_LOW_0D +458 0x0000 //TX_SRC_DOA_RNG_HIGH_0D +459 0x0000 //TX_DFLT_SRC_DOA_0D +460 0x0000 //TX_SRC_DOA_RNG_LOW_1A +461 0x00B4 //TX_SRC_DOA_RNG_HIGH_1A +462 0x005A //TX_DFLT_SRC_DOA_1A +463 0x0000 //TX_SRC_DOA_RNG_LOW_1B +464 0x00B4 //TX_SRC_DOA_RNG_HIGH_1B +465 0x005A //TX_DFLT_SRC_DOA_1B +466 0x0000 //TX_SRC_DOA_RNG_LOW_1C +467 0x00B4 //TX_SRC_DOA_RNG_HIGH_1C +468 0x005A //TX_DFLT_SRC_DOA_1C +469 0x0000 //TX_SRC_DOA_RNG_LOW_1D +470 0x00B4 //TX_SRC_DOA_RNG_HIGH_1D +471 0x005A //TX_DFLT_SRC_DOA_1D +472 0x0100 //TX_BF_HOLDOFF_T +473 0x7FFF //TX_DOA_COST_FACTOR +474 0x4000 //TX_MAINTOREFR_TH0 +475 0x071C //TX_DOA_TRK_THR +476 0x012C //TX_DOA_TRACK_HT +477 0x0200 //TX_N1_HOLD_HF +478 0x0100 //TX_N2_HOLD_HF +479 0x3000 //TX_BF_RESET_THR_HF +480 0x7333 //TX_DOA_SMOOTH +481 0x0800 //TX_MU_BF +482 0x0800 //TX_BF_MU_LF_B2 +483 0x0040 //TX_BF_FC_END_BIN_B2 +484 0x0020 //TX_BF_FC_END_BIN +485 0x0000 //TX_HF_RESRV_25 +486 0x0000 //TX_HF_RESRV_26 +487 0x0007 //TX_N_DOA_SEED +488 0x0001 //TX_FINE_DOA_SEARCH_FLG +489 0x0000 //TX_HF_RESRV_27 +490 0x038E //TX_DLT_SRC_DOA_RNG +491 0x0200 //TX_BF_MU_LF +492 0x0000 //TX_DFLT_SRC_LOC_0 +493 0x7FFF //TX_DFLT_SRC_LOC_1 +494 0x0000 //TX_DFLT_SRC_LOC_2 +495 0x038E //TX_DOA_TRACK_VADTH +496 0x0000 //TX_DOA_TRACK_NEW +497 0x01E0 //TX_NOR_OFF_THR +498 0x7C00 //TX_MORE_ON_700HZ_THR +499 0x2000 //TX_MU_BF_ADPT_NS +500 0x0000 //TX_ADAPT_LEN +501 0x6666 //TX_MORE_SNS +502 0x0000 //TX_NOR_OFF_TH1 +503 0x0000 //TX_WIDE_MASK_TH +504 0xD333 //TX_SUBSNRATIOHIGH4MEANBCK_THR +505 0x6000 //TX_C_POST_FLT_CUT +506 0x2000 //TX_RADIODTLV +507 0x0320 //TX_POWER_LINEIN_TH +508 0x0014 //TX_FE_VADCOUNT_TH_FC +509 0x0000 //TX_ECHO_SUPP_FC +510 0x0C80 //TX_ECHO_TH +511 0x6666 //TX_MIC_TO_BFGAIN +512 0x0000 //TX_MICTOBFGAIN0 +513 0x0000 //TX_FASTMUE_TH +514 0x0000 //TX_DEREVERB_LF_MU +515 0x0000 //TX_DEREVERB_HF_MU +516 0x0000 //TX_DEREVERB_DELAY +517 0x0000 //TX_DEREVERB_COEF_LEN +518 0x0000 //TX_DEREVERB_DNR +519 0x0000 //TX_DEREVERB_ALPHA +520 0x0000 //TX_DEREVERB_BETA +521 0x0000 //TX_GSC_RTOL_TH +522 0x0000 //TX_GSC_RTOH_TH +523 0x0000 //TX_WIDE2_MEANHTH +524 0x0000 //TX_DR_RESRV_5 +525 0x0000 //TX_DR_RESRV_6 +526 0x0000 //TX_DR_RESRV_7 +527 0x0000 //TX_DR_RESRV_8 +528 0x1333 //TX_WIND_MARK_TH +529 0x399A //TX_CORR_THR +530 0x0004 //TX_SNR_THR +531 0x0010 //TX_ENGY_THR +532 0x1770 //TX_CORR_HIGH_TH +533 0x6000 //TX_ENGY_THR_2 +534 0x3400 //TX_MEAN_RTO_THR +535 0x0028 //TX_WNS_ENOISE_MIC0_TH +536 0x3000 //TX_RATIOMICL_TH +537 0x64CD //TX_CALIG_HS +538 0x0000 //TX_LVL_CTRL +539 0x0014 //TX_WIND_SUPRTO +540 0x000A //TX_WNS_MIN_G +541 0x0000 //TX_WNS_B_POST_FLT +542 0x2800 //TX_RATIOMICH_TH +543 0xD120 //TX_WIND_INBEAM_L_TH +544 0x0FA0 //TX_WIND_INBEAM_H_TH +545 0x2000 //TX_WNS_RESRV_0 +546 0x59D8 //TX_WNS_RESRV_1 +547 0x0000 //TX_WNS_RESRV_2 +548 0x0000 //TX_WNS_RESRV_3 +549 0x0000 //TX_WNS_RESRV_4 +550 0x0000 //TX_WNS_RESRV_5 +551 0x0000 //TX_WNS_RESRV_6 +552 0x0000 //TX_BVE_NOISE_FLOOR_0 +553 0x0070 //TX_BVE_NOISE_FLOOR_1 +554 0x0070 //TX_BVE_NOISE_FLOOR_2 +555 0x0010 //TX_BVE_NOISE_FLOOR_3 +556 0x0070 //TX_BVE_NOISE_FLOOR_4 +557 0x00B0 //TX_BVE_NOISE_FLOOR_5 +558 0x0E66 //TX_BVE_NOISE_FLOOR_6 +559 0x0050 //TX_BVE_NOISE_FLOOR_7 +560 0x770A //TX_BVE_NOISE_FLOOR_8 +561 0x0000 //TX_BVE_NOISE_FLOOR_9 +562 0x0000 //TX_BVE_IN_N +563 0x0000 //TX_BVE_OUT_N +564 0x0000 //TX_BVE_MICALPHA_DOWN +565 0x0000 //TX_PB_RESRV_1 +566 0x0020 //TX_FDEQ_SUBNUM +567 0x4848 //TX_FDEQ_GAIN_0 +568 0x4848 //TX_FDEQ_GAIN_1 +569 0x4848 //TX_FDEQ_GAIN_2 +570 0x4848 //TX_FDEQ_GAIN_3 +571 0x4848 //TX_FDEQ_GAIN_4 +572 0x4848 //TX_FDEQ_GAIN_5 +573 0x4848 //TX_FDEQ_GAIN_6 +574 0x4848 //TX_FDEQ_GAIN_7 +575 0x4848 //TX_FDEQ_GAIN_8 +576 0x4848 //TX_FDEQ_GAIN_9 +577 0x4848 //TX_FDEQ_GAIN_10 +578 0x4848 //TX_FDEQ_GAIN_11 +579 0x4848 //TX_FDEQ_GAIN_12 +580 0x4848 //TX_FDEQ_GAIN_13 +581 0x4848 //TX_FDEQ_GAIN_14 +582 0x4848 //TX_FDEQ_GAIN_15 +583 0x4848 //TX_FDEQ_GAIN_16 +584 0x4848 //TX_FDEQ_GAIN_17 +585 0x4848 //TX_FDEQ_GAIN_18 +586 0x4848 //TX_FDEQ_GAIN_19 +587 0x4848 //TX_FDEQ_GAIN_20 +588 0x4848 //TX_FDEQ_GAIN_21 +589 0x4848 //TX_FDEQ_GAIN_22 +590 0x4848 //TX_FDEQ_GAIN_23 +591 0x0202 //TX_FDEQ_BIN_0 +592 0x0203 //TX_FDEQ_BIN_1 +593 0x0304 //TX_FDEQ_BIN_2 +594 0x0405 //TX_FDEQ_BIN_3 +595 0x0607 //TX_FDEQ_BIN_4 +596 0x0809 //TX_FDEQ_BIN_5 +597 0x0A0B //TX_FDEQ_BIN_6 +598 0x0C0D //TX_FDEQ_BIN_7 +599 0x0E0F //TX_FDEQ_BIN_8 +600 0x1011 //TX_FDEQ_BIN_9 +601 0x1214 //TX_FDEQ_BIN_10 +602 0x1618 //TX_FDEQ_BIN_11 +603 0x1C1C //TX_FDEQ_BIN_12 +604 0x2020 //TX_FDEQ_BIN_13 +605 0x2020 //TX_FDEQ_BIN_14 +606 0x2011 //TX_FDEQ_BIN_15 +607 0x0000 //TX_FDEQ_BIN_16 +608 0x0000 //TX_FDEQ_BIN_17 +609 0x0000 //TX_FDEQ_BIN_18 +610 0x0000 //TX_FDEQ_BIN_19 +611 0x0000 //TX_FDEQ_BIN_20 +612 0x0000 //TX_FDEQ_BIN_21 +613 0x0000 //TX_FDEQ_BIN_22 +614 0x0000 //TX_FDEQ_BIN_23 +615 0x0000 //TX_FDEQ_PADDING +616 0x0020 //TX_PREEQ_SUBNUM_MIC0 +617 0x4848 //TX_PREEQ_GAIN_MIC0_0 +618 0x4848 //TX_PREEQ_GAIN_MIC0_1 +619 0x4848 //TX_PREEQ_GAIN_MIC0_2 +620 0x4848 //TX_PREEQ_GAIN_MIC0_3 +621 0x4848 //TX_PREEQ_GAIN_MIC0_4 +622 0x4848 //TX_PREEQ_GAIN_MIC0_5 +623 0x4848 //TX_PREEQ_GAIN_MIC0_6 +624 0x4848 //TX_PREEQ_GAIN_MIC0_7 +625 0x4848 //TX_PREEQ_GAIN_MIC0_8 +626 0x4848 //TX_PREEQ_GAIN_MIC0_9 +627 0x4848 //TX_PREEQ_GAIN_MIC0_10 +628 0x4848 //TX_PREEQ_GAIN_MIC0_11 +629 0x4848 //TX_PREEQ_GAIN_MIC0_12 +630 0x4848 //TX_PREEQ_GAIN_MIC0_13 +631 0x4848 //TX_PREEQ_GAIN_MIC0_14 +632 0x4848 //TX_PREEQ_GAIN_MIC0_15 +633 0x4848 //TX_PREEQ_GAIN_MIC0_16 +634 0x4848 //TX_PREEQ_GAIN_MIC0_17 +635 0x4848 //TX_PREEQ_GAIN_MIC0_18 +636 0x4848 //TX_PREEQ_GAIN_MIC0_19 +637 0x4848 //TX_PREEQ_GAIN_MIC0_20 +638 0x4848 //TX_PREEQ_GAIN_MIC0_21 +639 0x4848 //TX_PREEQ_GAIN_MIC0_22 +640 0x4848 //TX_PREEQ_GAIN_MIC0_23 +641 0x0E10 //TX_PREEQ_BIN_MIC0_0 +642 0x1010 //TX_PREEQ_BIN_MIC0_1 +643 0x1010 //TX_PREEQ_BIN_MIC0_2 +644 0x1010 //TX_PREEQ_BIN_MIC0_3 +645 0x1010 //TX_PREEQ_BIN_MIC0_4 +646 0x1010 //TX_PREEQ_BIN_MIC0_5 +647 0x1010 //TX_PREEQ_BIN_MIC0_6 +648 0x1010 //TX_PREEQ_BIN_MIC0_7 +649 0x1010 //TX_PREEQ_BIN_MIC0_8 +650 0x1010 //TX_PREEQ_BIN_MIC0_9 +651 0x1010 //TX_PREEQ_BIN_MIC0_10 +652 0x1010 //TX_PREEQ_BIN_MIC0_11 +653 0x1010 //TX_PREEQ_BIN_MIC0_12 +654 0x1010 //TX_PREEQ_BIN_MIC0_13 +655 0x1010 //TX_PREEQ_BIN_MIC0_14 +656 0x0200 //TX_PREEQ_BIN_MIC0_15 +657 0x0000 //TX_PREEQ_BIN_MIC0_16 +658 0x0000 //TX_PREEQ_BIN_MIC0_17 +659 0x0000 //TX_PREEQ_BIN_MIC0_18 +660 0x0000 //TX_PREEQ_BIN_MIC0_19 +661 0x0000 //TX_PREEQ_BIN_MIC0_20 +662 0x0000 //TX_PREEQ_BIN_MIC0_21 +663 0x0000 //TX_PREEQ_BIN_MIC0_22 +664 0x0000 //TX_PREEQ_BIN_MIC0_23 +665 0x0020 //TX_PREEQ_SUBNUM_MIC1 +666 0x4848 //TX_PREEQ_GAIN_MIC1_0 +667 0x4848 //TX_PREEQ_GAIN_MIC1_1 +668 0x4848 //TX_PREEQ_GAIN_MIC1_2 +669 0x4848 //TX_PREEQ_GAIN_MIC1_3 +670 0x4848 //TX_PREEQ_GAIN_MIC1_4 +671 0x4848 //TX_PREEQ_GAIN_MIC1_5 +672 0x4848 //TX_PREEQ_GAIN_MIC1_6 +673 0x4848 //TX_PREEQ_GAIN_MIC1_7 +674 0x4848 //TX_PREEQ_GAIN_MIC1_8 +675 0x4848 //TX_PREEQ_GAIN_MIC1_9 +676 0x4848 //TX_PREEQ_GAIN_MIC1_10 +677 0x4848 //TX_PREEQ_GAIN_MIC1_11 +678 0x4848 //TX_PREEQ_GAIN_MIC1_12 +679 0x4848 //TX_PREEQ_GAIN_MIC1_13 +680 0x4848 //TX_PREEQ_GAIN_MIC1_14 +681 0x4848 //TX_PREEQ_GAIN_MIC1_15 +682 0x4848 //TX_PREEQ_GAIN_MIC1_16 +683 0x4848 //TX_PREEQ_GAIN_MIC1_17 +684 0x4848 //TX_PREEQ_GAIN_MIC1_18 +685 0x4848 //TX_PREEQ_GAIN_MIC1_19 +686 0x4848 //TX_PREEQ_GAIN_MIC1_20 +687 0x4848 //TX_PREEQ_GAIN_MIC1_21 +688 0x4848 //TX_PREEQ_GAIN_MIC1_22 +689 0x4848 //TX_PREEQ_GAIN_MIC1_23 +690 0x0E10 //TX_PREEQ_BIN_MIC1_0 +691 0x1010 //TX_PREEQ_BIN_MIC1_1 +692 0x1010 //TX_PREEQ_BIN_MIC1_2 +693 0x1010 //TX_PREEQ_BIN_MIC1_3 +694 0x1010 //TX_PREEQ_BIN_MIC1_4 +695 0x1010 //TX_PREEQ_BIN_MIC1_5 +696 0x1010 //TX_PREEQ_BIN_MIC1_6 +697 0x1010 //TX_PREEQ_BIN_MIC1_7 +698 0x1010 //TX_PREEQ_BIN_MIC1_8 +699 0x1010 //TX_PREEQ_BIN_MIC1_9 +700 0x1010 //TX_PREEQ_BIN_MIC1_10 +701 0x1010 //TX_PREEQ_BIN_MIC1_11 +702 0x1010 //TX_PREEQ_BIN_MIC1_12 +703 0x1010 //TX_PREEQ_BIN_MIC1_13 +704 0x1010 //TX_PREEQ_BIN_MIC1_14 +705 0x0200 //TX_PREEQ_BIN_MIC1_15 +706 0x0000 //TX_PREEQ_BIN_MIC1_16 +707 0x0000 //TX_PREEQ_BIN_MIC1_17 +708 0x0000 //TX_PREEQ_BIN_MIC1_18 +709 0x0000 //TX_PREEQ_BIN_MIC1_19 +710 0x0000 //TX_PREEQ_BIN_MIC1_20 +711 0x0000 //TX_PREEQ_BIN_MIC1_21 +712 0x0000 //TX_PREEQ_BIN_MIC1_22 +713 0x0000 //TX_PREEQ_BIN_MIC1_23 +714 0x0020 //TX_PREEQ_SUBNUM_MIC2 +715 0x4848 //TX_PREEQ_GAIN_MIC2_0 +716 0x4848 //TX_PREEQ_GAIN_MIC2_1 +717 0x4848 //TX_PREEQ_GAIN_MIC2_2 +718 0x4848 //TX_PREEQ_GAIN_MIC2_3 +719 0x4848 //TX_PREEQ_GAIN_MIC2_4 +720 0x4848 //TX_PREEQ_GAIN_MIC2_5 +721 0x4848 //TX_PREEQ_GAIN_MIC2_6 +722 0x4848 //TX_PREEQ_GAIN_MIC2_7 +723 0x4848 //TX_PREEQ_GAIN_MIC2_8 +724 0x4848 //TX_PREEQ_GAIN_MIC2_9 +725 0x4848 //TX_PREEQ_GAIN_MIC2_10 +726 0x4848 //TX_PREEQ_GAIN_MIC2_11 +727 0x4848 //TX_PREEQ_GAIN_MIC2_12 +728 0x4848 //TX_PREEQ_GAIN_MIC2_13 +729 0x4848 //TX_PREEQ_GAIN_MIC2_14 +730 0x4848 //TX_PREEQ_GAIN_MIC2_15 +731 0x4848 //TX_PREEQ_GAIN_MIC2_16 +732 0x4848 //TX_PREEQ_GAIN_MIC2_17 +733 0x4848 //TX_PREEQ_GAIN_MIC2_18 +734 0x4848 //TX_PREEQ_GAIN_MIC2_19 +735 0x4848 //TX_PREEQ_GAIN_MIC2_20 +736 0x4848 //TX_PREEQ_GAIN_MIC2_21 +737 0x4848 //TX_PREEQ_GAIN_MIC2_22 +738 0x4848 //TX_PREEQ_GAIN_MIC2_23 +739 0x0E10 //TX_PREEQ_BIN_MIC2_0 +740 0x1010 //TX_PREEQ_BIN_MIC2_1 +741 0x1010 //TX_PREEQ_BIN_MIC2_2 +742 0x1010 //TX_PREEQ_BIN_MIC2_3 +743 0x1010 //TX_PREEQ_BIN_MIC2_4 +744 0x1010 //TX_PREEQ_BIN_MIC2_5 +745 0x1010 //TX_PREEQ_BIN_MIC2_6 +746 0x1010 //TX_PREEQ_BIN_MIC2_7 +747 0x1010 //TX_PREEQ_BIN_MIC2_8 +748 0x1010 //TX_PREEQ_BIN_MIC2_9 +749 0x1010 //TX_PREEQ_BIN_MIC2_10 +750 0x1010 //TX_PREEQ_BIN_MIC2_11 +751 0x1010 //TX_PREEQ_BIN_MIC2_12 +752 0x1010 //TX_PREEQ_BIN_MIC2_13 +753 0x1010 //TX_PREEQ_BIN_MIC2_14 +754 0x0200 //TX_PREEQ_BIN_MIC2_15 +755 0x0000 //TX_PREEQ_BIN_MIC2_16 +756 0x0000 //TX_PREEQ_BIN_MIC2_17 +757 0x0000 //TX_PREEQ_BIN_MIC2_18 +758 0x0000 //TX_PREEQ_BIN_MIC2_19 +759 0x0000 //TX_PREEQ_BIN_MIC2_20 +760 0x0000 //TX_PREEQ_BIN_MIC2_21 +761 0x0000 //TX_PREEQ_BIN_MIC2_22 +762 0x0000 //TX_PREEQ_BIN_MIC2_23 +763 0x0006 //TX_MASKING_ABILITY +764 0x2000 //TX_NND_WEIGHT +765 0x0060 //TX_MIC_CALIBRATION_0 +766 0x0060 //TX_MIC_CALIBRATION_1 +767 0x0070 //TX_MIC_CALIBRATION_2 +768 0x0070 //TX_MIC_CALIBRATION_3 +769 0x0050 //TX_MIC_PWR_BIAS_0 +770 0x0040 //TX_MIC_PWR_BIAS_1 +771 0x0040 //TX_MIC_PWR_BIAS_2 +772 0x0040 //TX_MIC_PWR_BIAS_3 +773 0x0009 //TX_GAIN_LIMIT_0 +774 0x000F //TX_GAIN_LIMIT_1 +775 0x000F //TX_GAIN_LIMIT_2 +776 0x000F //TX_GAIN_LIMIT_3 +777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN +778 0x7FDE //TX_BVE_VAD0_ALPHAUP +779 0x7F3A //TX_BVE_VAD0_ALPHADOWN +780 0x2000 //TX_BVE_GAINWEIGHT_NOFEVADLI +781 0x7F5B //TX_BVE_FEVADLI_ALPHA +782 0x7F19 //TX_BVE_NOVAD0_ALPHAUP +783 0x0C00 //TX_TDDRC_ALPHA_UP_01 +784 0x0C00 //TX_TDDRC_ALPHA_UP_02 +785 0x0C00 //TX_TDDRC_ALPHA_UP_03 +786 0x0C00 //TX_TDDRC_ALPHA_UP_04 +787 0x7EB8 //TX_TDDRC_ALPHA_DWN_01 +788 0x7EB8 //TX_TDDRC_ALPHA_DWN_02 +789 0x7EB8 //TX_TDDRC_ALPHA_DWN_03 +790 0x7EB8 //TX_TDDRC_ALPHA_DWN_04 +791 0x7FFF //TX_TDDRC_TD_DRC_LIMIT +792 0x2000 //TX_TDDRC_POST_LIMIT_GAIN +793 0x0000 //TX_TDDRC_RESRV_0 +794 0x0000 //TX_TDDRC_RESRV_1 +795 0x0018 //TX_FDDRC_BAND_MARGIN_0 +796 0x0030 //TX_FDDRC_BAND_MARGIN_1 +797 0x0050 //TX_FDDRC_BAND_MARGIN_2 +798 0x0080 //TX_FDDRC_BAND_MARGIN_3 +799 0x0007 //TX_FDDRC_BLOCK_EXP +800 0x5000 //TX_FDDRC_THRD_2_0 +801 0x5000 //TX_FDDRC_THRD_2_1 +802 0x5000 //TX_FDDRC_THRD_2_2 +803 0x5000 //TX_FDDRC_THRD_2_3 +804 0x6400 //TX_FDDRC_THRD_3_0 +805 0x6400 //TX_FDDRC_THRD_3_1 +806 0x6400 //TX_FDDRC_THRD_3_2 +807 0x6400 //TX_FDDRC_THRD_3_3 +808 0x2000 //TX_FDDRC_SLANT_0_0 +809 0x2000 //TX_FDDRC_SLANT_0_1 +810 0x2000 //TX_FDDRC_SLANT_0_2 +811 0x2000 //TX_FDDRC_SLANT_0_3 +812 0x5333 //TX_FDDRC_SLANT_1_0 +813 0x5333 //TX_FDDRC_SLANT_1_1 +814 0x5333 //TX_FDDRC_SLANT_1_2 +815 0x5333 //TX_FDDRC_SLANT_1_3 +816 0x0000 //TX_DEADMIC_SILENCE_TH +817 0x0000 //TX_MIC_DEGRADE_TH +818 0x0000 //TX_DEADMIC_CNT +819 0x0000 //TX_MIC_DEGRADE_CNT +820 0x0000 //TX_FDDRC_RESRV_4 +821 0x0000 //TX_FDDRC_RESRV_5 +822 0x0000 //TX_FDDRC_RESRV_6 +823 0x7FFF //TX_KS_NOISEPASTE_FACTOR +824 0x0001 //TX_KS_CONFIG +825 0x7FFF //TX_KS_GAIN_MIN +826 0x0000 //TX_KS_RESRV_0 +827 0x0000 //TX_KS_RESRV_1 +828 0x0000 //TX_KS_RESRV_2 +829 0x7C00 //TX_LAMBDA_PKA_FP +830 0x2000 //TX_TPKA_FP +831 0x0080 //TX_MIN_G_FP +832 0x2000 //TX_MAX_G_FP +833 0x4848 //TX_FFP_FP_K_METAL +834 0x4000 //TX_A_POST_FLT_FP +835 0x0F5C //TX_RTO_OUTBEAM_TH +836 0x4CCD //TX_TPKA_FP_THD +837 0x0000 //TX_MAX_G_FP_BLK +838 0x0000 //TX_FFP_FADEIN +839 0x0000 //TX_FFP_FADEOUT +840 0x0000 //TX_WHISPERCTH +841 0x0000 //TX_WHISPERHOLDT +842 0x0000 //TX_WHISP_ENTHH +843 0x0000 //TX_WHISP_ENTHL +844 0x0000 //TX_WHISP_RTOTH +845 0x0000 //TX_WHISP_RTOTH2 +846 0x0000 //TX_MUTE_PERIOD +847 0x0000 //TX_FADE_IN_PERIOD +848 0x0100 //TX_FFP_RESRV_2 +849 0x0020 //TX_FFP_RESRV_3 +850 0x0000 //TX_FFP_RESRV_4 +851 0x0000 //TX_FFP_RESRV_5 +852 0x0000 //TX_FFP_RESRV_6 +853 0x0002 //TX_FILTINDX +854 0x0001 //TX_TDDRC_THRD_0 +855 0x0001 //TX_TDDRC_THRD_1 +856 0x1900 //TX_TDDRC_THRD_2 +857 0x1900 //TX_TDDRC_THRD_3 +858 0x3000 //TX_TDDRC_SLANT_0 +859 0x7B00 //TX_TDDRC_SLANT_1 +860 0x0C00 //TX_TDDRC_ALPHA_UP_00 +861 0x7EB8 //TX_TDDRC_ALPHA_DWN_00 +862 0x0000 //TX_TDDRC_HMNC_FLAG +863 0x199A //TX_TDDRC_HMNC_GAIN +864 0x0000 //TX_TDDRC_SMT_FLAG +865 0x0CCD //TX_TDDRC_SMT_W +866 0x0200 //TX_TDDRC_DRC_GAIN +867 0x7FFF //TX_TDDRC_LMT_THRD +868 0x0000 //TX_TDDRC_LMT_ALPHA +869 0x0000 //TX_TFMASKLTH +870 0x0000 //TX_TFMASKLTHL +871 0x0CCD //TX_TFMASKHTH +872 0x0CCD //TX_TFMASKLTH_BINVAD +873 0xF333 //TX_TFMASKLTH_NS_EST +874 0x2CCD //TX_TFMASKLTH_DOA +875 0xECCD //TX_TFMASKTH_BLESSCUT +876 0x1000 //TX_B_LESSCUT_RTO_MASK +877 0x3800 //TX_SB_RHO_MEAN_TH_ABN +878 0x2000 //TX_B_POST_FLT_MASK +879 0x0000 //TX_B_POST_FLT_MASK1 +880 0x5333 //TX_GAIN_WIND_MASK +881 0x7FFF //TX_TFMASK_BFSTRICT_MUSIC +882 0x0000 //TX_TFMASK_BFSTRICT_NOMUSIC +883 0x7333 //TX_FASTNS_OUTIN_TH +884 0x0CCD //TX_FASTNS_TFMASK_TH +885 0x0CCD //TX_FASTNS_TFMASKBIN_TH1 +886 0x0CCD //TX_FASTNS_TFMASKBIN_TH2 +887 0x0CCD //TX_FASTNS_TFMASKBIN_TH3 +888 0x0028 //TX_FASTNS_ARSPC_TH +889 0xC000 //TX_FASTNS_MASK5_TH +890 0x4848 //TX_POSTSSA_MIN_G_VR_MASK +891 0x7000 //TX_A_LESSCUT_RTO_MASK +892 0x1770 //TX_FASTNS_NOISETH +893 0xC000 //TX_FASTNS_SSA_THLFL +894 0xC000 //TX_FASTNS_SSA_THHFL +895 0xCCCC //TX_FASTNS_SSA_THLFH +896 0xD999 //TX_FASTNS_SSA_THHFH +897 0x0000 //TX_SENDFUNC_REG_MICMUTE +898 0x0000 //TX_SENDFUNC_REG_MICMUTE1 +899 0x0000 //TX_MICMUTE_RATIO_THR +900 0x0000 //TX_MICMUTE_AMP_THR +901 0x0000 //TX_MICMUTE_HPF_IND +902 0x0000 //TX_MICMUTE_LOG_EYR_TH +903 0x0000 //TX_MICMUTE_CVG_TIME +904 0x0000 //TX_MICMUTE_RELEASE_TIME +905 0x0000 //TX_MIC_VOLUME_MIC0MUTE +906 0x0000 //TX_MICMUTE_EPD_OFFSET_0 +907 0x0000 //TX_MICMUTE_FRQ_AEC_L +908 0x0000 //TX_MICMUTE_EAD_THR +909 0x0000 //TX_MICMUTE_LAMBDA_CB_NLE +910 0x0000 //TX_MICMUTE_LAMBDA_RE_EST +911 0x0000 //TX_DTD_THR1_MICMUTE_0 +912 0x0000 //TX_DTD_THR1_MICMUTE_1 +913 0x0000 //TX_DTD_THR1_MICMUTE_2 +914 0x0000 //TX_DTD_THR1_MICMUTE_3 +915 0x0000 //TX_DTD_THR2_MICMUTE_0 +916 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_0 +917 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_1 +918 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_2 +919 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_3 +920 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_4 +921 0x0000 //TX_MICMUTE_C_POST_FLT +922 0x0000 //TX_MICMUTE_DT_CUT_K +923 0x0000 //TX_MICMUTE_DT_CUT_THR +924 0x0000 //TX_MICMUTE_DT_CUT_K2 +925 0x0000 //TX_MICMUTE_DT_CUT_THR2 +926 0x0000 //TX_MICMUTE_DT2_HOLD_N +927 0x0000 //TX_MICMUTE_RATIODTH_THCUT +928 0x0000 //TX_MICMUTE_B_POST_FLT_ECHOL +929 0x0000 //TX_MICMUTE_B_POST_FLT_ECHOH +930 0x0000 //TX_MICMUTE_C_POST_FLT_MASK +931 0x0000 //TX_MICMUTE_RATIODTL_CUT_TH +932 0x0000 //TX_MICMUTE_DT_CUT_K1 +933 0x0000 //TX_MICMUTE_N2_SN_EST +934 0x0000 //TX_MICMUTE_THR_SN_EST_0 +935 0x0000 //TX_MICMUTE_MIN_G_CTRL_0 +936 0x0000 //TX_MICMUTE_A_POST_FILT_S_0 +937 0x0000 //TX_MICMUTE_B_POST_FILT_0 +938 0x0000 //TX_MIC1RUB_AMP_THR +939 0x0000 //TX_MIC1MUTE_RATIO_THR +940 0x0000 //TX_MIC1MUTE_AMP_THR +941 0x0000 //TX_MIC1MUTE_CVG_TIME +942 0x0000 //TX_MIC1MUTE_RELEASE_TIME +943 0x0000 //TX_AMS_RESRV_01 +944 0x0000 //TX_AMS_RESRV_02 +945 0x0000 //TX_AMS_RESRV_03 +946 0x0000 //TX_AMS_RESRV_04 +947 0x0000 //TX_AMS_RESRV_05 +948 0x0000 //TX_AMS_RESRV_06 +949 0x0000 //TX_AMS_RESRV_07 +950 0x0000 //TX_AMS_RESRV_08 +951 0x0000 //TX_AMS_RESRV_09 +952 0x0000 //TX_AMS_RESRV_10 +953 0x0000 //TX_AMS_RESRV_11 +954 0x0000 //TX_AMS_RESRV_12 +955 0x0000 //TX_AMS_RESRV_13 +956 0x0000 //TX_AMS_RESRV_14 +957 0x0000 //TX_AMS_RESRV_15 +958 0x0000 //TX_AMS_RESRV_16 +959 0x0000 //TX_AMS_RESRV_17 +960 0x0000 //TX_AMS_RESRV_18 +961 0x0000 //TX_AMS_RESRV_19 +#RX +0 0x2064 //RX_RECVFUNC_MODE_0 +1 0x0000 //RX_RECVFUNC_MODE_1 +2 0x0004 //RX_SAMPLINGFREQ_SIG +3 0x0004 //RX_SAMPLINGFREQ_PROC +4 0x000A //RX_FRAME_SZ +5 0x0000 //RX_DELAY_OPT +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +10 0x0800 //RX_PGA +11 0x7FFF //RX_A_HP +12 0x4000 //RX_B_PE +13 0x7800 //RX_THR_PITCH_DET_0 +14 0x7000 //RX_THR_PITCH_DET_1 +15 0x6000 //RX_THR_PITCH_DET_2 +16 0x0008 //RX_PITCH_BFR_LEN +17 0x0003 //RX_SBD_PITCH_DET +18 0x0100 //RX_PP_RESRV_0 +19 0x0020 //RX_PP_RESRV_1 +20 0x0500 //RX_N_SN_EST +21 0x000C //RX_N2_SN_EST +22 0x000A //RX_NS_LVL_CTRL +23 0xF600 //RX_THR_SN_EST +24 0x7000 //RX_LAMBDA_PFILT +25 0x000A //RX_FENS_RESRV_0 +26 0x0190 //RX_FENS_RESRV_1 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +30 0x0002 //RX_EXTRA_NS_L +31 0x0800 //RX_EXTRA_NS_A +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +35 0x199A //RX_A_POST_FLT +36 0x0000 //RX_LMT_THRD +37 0x4000 //RX_LMT_ALPHA +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0304 //RX_FDEQ_BIN_2 +66 0x0405 //RX_FDEQ_BIN_3 +67 0x0607 //RX_FDEQ_BIN_4 +68 0x0809 //RX_FDEQ_BIN_5 +69 0x0A0B //RX_FDEQ_BIN_6 +70 0x0C0D //RX_FDEQ_BIN_7 +71 0x0E0F //RX_FDEQ_BIN_8 +72 0x1011 //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1618 //RX_FDEQ_BIN_11 +75 0x1C1C //RX_FDEQ_BIN_12 +76 0x2020 //RX_FDEQ_BIN_13 +77 0x2020 //RX_FDEQ_BIN_14 +78 0x2011 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +111 0x0000 //RX_FILTINDX +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +125 0x7C00 //RX_LAMBDA_PKA_FP +126 0x2000 //RX_TPKA_FP +127 0x2000 //RX_MIN_G_FP +128 0x0080 //RX_MAX_G_FP +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +131 0x0000 //RX_MAXLEVEL_CNG +132 0x3000 //RX_BWE_UV_TH +133 0x3000 //RX_BWE_UV_TH2 +134 0x1800 //RX_BWE_UV_TH3 +135 0x1000 //RX_BWE_V_TH +136 0x04CD //RX_BWE_GAIN1_V_TH1 +137 0x0F33 //RX_BWE_GAIN1_V_TH2 +138 0x7333 //RX_BWE_UV_EQ +139 0x199A //RX_BWE_V_EQ +140 0x7333 //RX_BWE_TONE_TH +141 0x0004 //RX_BWE_UV_HOLD_T +142 0x6CCD //RX_BWE_GAIN2_ALPHA +143 0x799A //RX_BWE_GAIN3_ALPHA +144 0x001E //RX_BWE_CUTOFF +145 0x3000 //RX_BWE_GAINFILL +146 0x3200 //RX_BWE_MAXTH_TONE +147 0x2000 //RX_BWE_EQ_0 +148 0x2000 //RX_BWE_EQ_1 +149 0x2000 //RX_BWE_EQ_2 +150 0x2000 //RX_BWE_EQ_3 +151 0x2000 //RX_BWE_EQ_4 +152 0x2000 //RX_BWE_EQ_5 +153 0x2000 //RX_BWE_EQ_6 +154 0x0000 //RX_BWE_RESRV_0 +155 0x0000 //RX_BWE_RESRV_1 +156 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0304 //RX_FDEQ_BIN_2 +66 0x0405 //RX_FDEQ_BIN_3 +67 0x0607 //RX_FDEQ_BIN_4 +68 0x0809 //RX_FDEQ_BIN_5 +69 0x0A0B //RX_FDEQ_BIN_6 +70 0x0C0D //RX_FDEQ_BIN_7 +71 0x0E0F //RX_FDEQ_BIN_8 +72 0x1011 //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1618 //RX_FDEQ_BIN_11 +75 0x1C1C //RX_FDEQ_BIN_12 +76 0x2020 //RX_FDEQ_BIN_13 +77 0x2020 //RX_FDEQ_BIN_14 +78 0x2011 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0304 //RX_FDEQ_BIN_2 +66 0x0405 //RX_FDEQ_BIN_3 +67 0x0607 //RX_FDEQ_BIN_4 +68 0x0809 //RX_FDEQ_BIN_5 +69 0x0A0B //RX_FDEQ_BIN_6 +70 0x0C0D //RX_FDEQ_BIN_7 +71 0x0E0F //RX_FDEQ_BIN_8 +72 0x1011 //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1618 //RX_FDEQ_BIN_11 +75 0x1C1C //RX_FDEQ_BIN_12 +76 0x2020 //RX_FDEQ_BIN_13 +77 0x2020 //RX_FDEQ_BIN_14 +78 0x2011 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0304 //RX_FDEQ_BIN_2 +66 0x0405 //RX_FDEQ_BIN_3 +67 0x0607 //RX_FDEQ_BIN_4 +68 0x0809 //RX_FDEQ_BIN_5 +69 0x0A0B //RX_FDEQ_BIN_6 +70 0x0C0D //RX_FDEQ_BIN_7 +71 0x0E0F //RX_FDEQ_BIN_8 +72 0x1011 //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1618 //RX_FDEQ_BIN_11 +75 0x1C1C //RX_FDEQ_BIN_12 +76 0x2020 //RX_FDEQ_BIN_13 +77 0x2020 //RX_FDEQ_BIN_14 +78 0x2011 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0304 //RX_FDEQ_BIN_2 +66 0x0405 //RX_FDEQ_BIN_3 +67 0x0607 //RX_FDEQ_BIN_4 +68 0x0809 //RX_FDEQ_BIN_5 +69 0x0A0B //RX_FDEQ_BIN_6 +70 0x0C0D //RX_FDEQ_BIN_7 +71 0x0E0F //RX_FDEQ_BIN_8 +72 0x1011 //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1618 //RX_FDEQ_BIN_11 +75 0x1C1C //RX_FDEQ_BIN_12 +76 0x2020 //RX_FDEQ_BIN_13 +77 0x2020 //RX_FDEQ_BIN_14 +78 0x2011 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0304 //RX_FDEQ_BIN_2 +66 0x0405 //RX_FDEQ_BIN_3 +67 0x0607 //RX_FDEQ_BIN_4 +68 0x0809 //RX_FDEQ_BIN_5 +69 0x0A0B //RX_FDEQ_BIN_6 +70 0x0C0D //RX_FDEQ_BIN_7 +71 0x0E0F //RX_FDEQ_BIN_8 +72 0x1011 //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1618 //RX_FDEQ_BIN_11 +75 0x1C1C //RX_FDEQ_BIN_12 +76 0x2020 //RX_FDEQ_BIN_13 +77 0x2020 //RX_FDEQ_BIN_14 +78 0x2011 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0304 //RX_FDEQ_BIN_2 +66 0x0405 //RX_FDEQ_BIN_3 +67 0x0607 //RX_FDEQ_BIN_4 +68 0x0809 //RX_FDEQ_BIN_5 +69 0x0A0B //RX_FDEQ_BIN_6 +70 0x0C0D //RX_FDEQ_BIN_7 +71 0x0E0F //RX_FDEQ_BIN_8 +72 0x1011 //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1618 //RX_FDEQ_BIN_11 +75 0x1C1C //RX_FDEQ_BIN_12 +76 0x2020 //RX_FDEQ_BIN_13 +77 0x2020 //RX_FDEQ_BIN_14 +78 0x2011 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0304 //RX_FDEQ_BIN_2 +66 0x0405 //RX_FDEQ_BIN_3 +67 0x0607 //RX_FDEQ_BIN_4 +68 0x0809 //RX_FDEQ_BIN_5 +69 0x0A0B //RX_FDEQ_BIN_6 +70 0x0C0D //RX_FDEQ_BIN_7 +71 0x0E0F //RX_FDEQ_BIN_8 +72 0x1011 //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1618 //RX_FDEQ_BIN_11 +75 0x1C1C //RX_FDEQ_BIN_12 +76 0x2020 //RX_FDEQ_BIN_13 +77 0x2020 //RX_FDEQ_BIN_14 +78 0x2011 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#RX 2 +157 0x0064 //RX_RECVFUNC_MODE_0 +158 0x0000 //RX_RECVFUNC_MODE_1 +159 0x0004 //RX_SAMPLINGFREQ_SIG +160 0x0004 //RX_SAMPLINGFREQ_PROC +161 0x000A //RX_FRAME_SZ +162 0x0000 //RX_DELAY_OPT +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +167 0x0800 //RX_PGA +168 0x7FFF //RX_A_HP +169 0x4000 //RX_B_PE +170 0x7800 //RX_THR_PITCH_DET_0 +171 0x7000 //RX_THR_PITCH_DET_1 +172 0x6000 //RX_THR_PITCH_DET_2 +173 0x0008 //RX_PITCH_BFR_LEN +174 0x0003 //RX_SBD_PITCH_DET +175 0x0100 //RX_PP_RESRV_0 +176 0x0020 //RX_PP_RESRV_1 +177 0x0500 //RX_N_SN_EST +178 0x000C //RX_N2_SN_EST +179 0x000A //RX_NS_LVL_CTRL +180 0xF600 //RX_THR_SN_EST +181 0x7000 //RX_LAMBDA_PFILT +182 0x000A //RX_FENS_RESRV_0 +183 0x0190 //RX_FENS_RESRV_1 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +187 0x0002 //RX_EXTRA_NS_L +188 0x0800 //RX_EXTRA_NS_A +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +192 0x199A //RX_A_POST_FLT +193 0x0000 //RX_LMT_THRD +194 0x4000 //RX_LMT_ALPHA +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0304 //RX_FDEQ_BIN_2 +223 0x0405 //RX_FDEQ_BIN_3 +224 0x0607 //RX_FDEQ_BIN_4 +225 0x0809 //RX_FDEQ_BIN_5 +226 0x0A0B //RX_FDEQ_BIN_6 +227 0x0C0D //RX_FDEQ_BIN_7 +228 0x0E0F //RX_FDEQ_BIN_8 +229 0x1011 //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1618 //RX_FDEQ_BIN_11 +232 0x1C1C //RX_FDEQ_BIN_12 +233 0x2020 //RX_FDEQ_BIN_13 +234 0x2020 //RX_FDEQ_BIN_14 +235 0x2011 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +268 0x0000 //RX_FILTINDX +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +282 0x7C00 //RX_LAMBDA_PKA_FP +283 0x2000 //RX_TPKA_FP +284 0x2000 //RX_MIN_G_FP +285 0x0080 //RX_MAX_G_FP +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +288 0x0000 //RX_MAXLEVEL_CNG +289 0x3000 //RX_BWE_UV_TH +290 0x3000 //RX_BWE_UV_TH2 +291 0x1800 //RX_BWE_UV_TH3 +292 0x1000 //RX_BWE_V_TH +293 0x04CD //RX_BWE_GAIN1_V_TH1 +294 0x0F33 //RX_BWE_GAIN1_V_TH2 +295 0x7333 //RX_BWE_UV_EQ +296 0x199A //RX_BWE_V_EQ +297 0x7333 //RX_BWE_TONE_TH +298 0x0004 //RX_BWE_UV_HOLD_T +299 0x6CCD //RX_BWE_GAIN2_ALPHA +300 0x799A //RX_BWE_GAIN3_ALPHA +301 0x001E //RX_BWE_CUTOFF +302 0x3000 //RX_BWE_GAINFILL +303 0x3200 //RX_BWE_MAXTH_TONE +304 0x2000 //RX_BWE_EQ_0 +305 0x2000 //RX_BWE_EQ_1 +306 0x2000 //RX_BWE_EQ_2 +307 0x2000 //RX_BWE_EQ_3 +308 0x2000 //RX_BWE_EQ_4 +309 0x2000 //RX_BWE_EQ_5 +310 0x2000 //RX_BWE_EQ_6 +311 0x0000 //RX_BWE_RESRV_0 +312 0x0000 //RX_BWE_RESRV_1 +313 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0304 //RX_FDEQ_BIN_2 +223 0x0405 //RX_FDEQ_BIN_3 +224 0x0607 //RX_FDEQ_BIN_4 +225 0x0809 //RX_FDEQ_BIN_5 +226 0x0A0B //RX_FDEQ_BIN_6 +227 0x0C0D //RX_FDEQ_BIN_7 +228 0x0E0F //RX_FDEQ_BIN_8 +229 0x1011 //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1618 //RX_FDEQ_BIN_11 +232 0x1C1C //RX_FDEQ_BIN_12 +233 0x2020 //RX_FDEQ_BIN_13 +234 0x2020 //RX_FDEQ_BIN_14 +235 0x2011 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0304 //RX_FDEQ_BIN_2 +223 0x0405 //RX_FDEQ_BIN_3 +224 0x0607 //RX_FDEQ_BIN_4 +225 0x0809 //RX_FDEQ_BIN_5 +226 0x0A0B //RX_FDEQ_BIN_6 +227 0x0C0D //RX_FDEQ_BIN_7 +228 0x0E0F //RX_FDEQ_BIN_8 +229 0x1011 //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1618 //RX_FDEQ_BIN_11 +232 0x1C1C //RX_FDEQ_BIN_12 +233 0x2020 //RX_FDEQ_BIN_13 +234 0x2020 //RX_FDEQ_BIN_14 +235 0x2011 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0304 //RX_FDEQ_BIN_2 +223 0x0405 //RX_FDEQ_BIN_3 +224 0x0607 //RX_FDEQ_BIN_4 +225 0x0809 //RX_FDEQ_BIN_5 +226 0x0A0B //RX_FDEQ_BIN_6 +227 0x0C0D //RX_FDEQ_BIN_7 +228 0x0E0F //RX_FDEQ_BIN_8 +229 0x1011 //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1618 //RX_FDEQ_BIN_11 +232 0x1C1C //RX_FDEQ_BIN_12 +233 0x2020 //RX_FDEQ_BIN_13 +234 0x2020 //RX_FDEQ_BIN_14 +235 0x2011 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0304 //RX_FDEQ_BIN_2 +223 0x0405 //RX_FDEQ_BIN_3 +224 0x0607 //RX_FDEQ_BIN_4 +225 0x0809 //RX_FDEQ_BIN_5 +226 0x0A0B //RX_FDEQ_BIN_6 +227 0x0C0D //RX_FDEQ_BIN_7 +228 0x0E0F //RX_FDEQ_BIN_8 +229 0x1011 //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1618 //RX_FDEQ_BIN_11 +232 0x1C1C //RX_FDEQ_BIN_12 +233 0x2020 //RX_FDEQ_BIN_13 +234 0x2020 //RX_FDEQ_BIN_14 +235 0x2011 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0304 //RX_FDEQ_BIN_2 +223 0x0405 //RX_FDEQ_BIN_3 +224 0x0607 //RX_FDEQ_BIN_4 +225 0x0809 //RX_FDEQ_BIN_5 +226 0x0A0B //RX_FDEQ_BIN_6 +227 0x0C0D //RX_FDEQ_BIN_7 +228 0x0E0F //RX_FDEQ_BIN_8 +229 0x1011 //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1618 //RX_FDEQ_BIN_11 +232 0x1C1C //RX_FDEQ_BIN_12 +233 0x2020 //RX_FDEQ_BIN_13 +234 0x2020 //RX_FDEQ_BIN_14 +235 0x2011 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0304 //RX_FDEQ_BIN_2 +223 0x0405 //RX_FDEQ_BIN_3 +224 0x0607 //RX_FDEQ_BIN_4 +225 0x0809 //RX_FDEQ_BIN_5 +226 0x0A0B //RX_FDEQ_BIN_6 +227 0x0C0D //RX_FDEQ_BIN_7 +228 0x0E0F //RX_FDEQ_BIN_8 +229 0x1011 //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1618 //RX_FDEQ_BIN_11 +232 0x1C1C //RX_FDEQ_BIN_12 +233 0x2020 //RX_FDEQ_BIN_13 +234 0x2020 //RX_FDEQ_BIN_14 +235 0x2011 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0304 //RX_FDEQ_BIN_2 +223 0x0405 //RX_FDEQ_BIN_3 +224 0x0607 //RX_FDEQ_BIN_4 +225 0x0809 //RX_FDEQ_BIN_5 +226 0x0A0B //RX_FDEQ_BIN_6 +227 0x0C0D //RX_FDEQ_BIN_7 +228 0x0E0F //RX_FDEQ_BIN_8 +229 0x1011 //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1618 //RX_FDEQ_BIN_11 +232 0x1C1C //RX_FDEQ_BIN_12 +233 0x2020 //RX_FDEQ_BIN_13 +234 0x2020 //RX_FDEQ_BIN_14 +235 0x2011 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 + +#CASE_NAME BLUETOOTH-BTWB-VOICE_GENERIC-NB +#PARAM_MODE FULL +#PARAM_TYPE TX+2RX +#TOTAL_CUSTOM_STEP 7+7 +#TX +0 0x0008 //TX_OPERATION_MODE_0 +1 0x0008 //TX_OPERATION_MODE_1 +2 0x0033 //TX_PATCH_REG +3 0x0240 //TX_SENDFUNC_MODE_0 +4 0x0001 //TX_SENDFUNC_MODE_1 +5 0x0001 //TX_NUM_MIC +6 0x0000 //TX_SAMPLINGFREQ_SIG +7 0x0000 //TX_SAMPLINGFREQ_PROC +8 0x000A //TX_FRAME_SZ_SIG +9 0x000A //TX_FRAME_SZ +10 0x0000 //TX_DELAY_OPT +11 0x0028 //TX_MAX_TAIL_LENGTH +12 0x0001 //TX_NUM_LOUTCHN +13 0x0001 //TX_MAXNUM_AECREF +14 0x0000 //TX_DBG_FUNC_REG +15 0x0000 //TX_DBG_FUNC_REG1 +16 0x0000 //TX_SYS_RESRV_0 +17 0x0000 //TX_SYS_RESRV_1 +18 0x0000 //TX_SYS_RESRV_2 +19 0x0000 //TX_SYS_RESRV_3 +20 0x0000 //TX_DIST2REF0 +21 0x009B //TX_DIST2REF1 +22 0x0000 //TX_DIST2REF_02 +23 0x0000 //TX_DIST2REF_03 +24 0x0000 //TX_DIST2REF_04 +25 0x0000 //TX_DIST2REF_05 +26 0x0000 //TX_MMIC +27 0x0A13 //TX_PGA_0 +28 0x0800 //TX_PGA_1 +29 0x0800 //TX_PGA_2 +30 0x0000 //TX_PGA_3 +31 0x0000 //TX_PGA_4 +32 0x0000 //TX_PGA_5 +33 0x0000 //TX_MIC_PAIRS +34 0x0000 //TX_MIC_PAIRS_HS +35 0x0002 //TX_MICS_FOR_BF +36 0x0000 //TX_MIC_PAIRS_FORL1 +37 0x0002 //TX_MICS_OF_PAIR0 +38 0x0002 //TX_MICS_OF_PAIR1 +39 0x0002 //TX_MICS_OF_PAIR2 +40 0x0002 //TX_MICS_OF_PAIR3 +41 0x0000 //TX_MIC_DATA_SRC0 +42 0x0001 //TX_MIC_DATA_SRC1 +43 0x0002 //TX_MIC_DATA_SRC2 +44 0x0000 //TX_MIC_DATA_SRC3 +45 0x0000 //TX_MIC_PAIR_CH_04 +46 0x0000 //TX_MIC_PAIR_CH_05 +47 0x0000 //TX_MIC_PAIR_CH_10 +48 0x0000 //TX_MIC_PAIR_CH_11 +49 0x0000 //TX_MIC_PAIR_CH_12 +50 0x0000 //TX_MIC_PAIR_CH_13 +51 0x0000 //TX_MIC_PAIR_CH_14 +52 0x05DC //TX_HD_BIN_MASK +53 0x0010 //TX_HD_SUBAND_MASK +54 0x19A1 //TX_HD_FRAME_AVG_MASK +55 0x0320 //TX_HD_MIN_FRQ +56 0x1000 //TX_HD_ALPHA_PSD +57 0x1100 //TX_T_PHPR1 +58 0x0000 //TX_T_PHPR2 +59 0x0000 //TX_T_PTPR +60 0x0000 //TX_T_PNPR +61 0x0000 //TX_T_PAPR1 +62 0xEE6C //TX_T_PSDVAT +63 0x0800 //TX_CNT +64 0x4000 //TX_ANTI_HOWL_GAIN +65 0x0001 //TX_MICFORBFMARK_0 +66 0x0001 //TX_MICFORBFMARK_1 +67 0x0001 //TX_MICFORBFMARK_2 +68 0x0001 //TX_MICFORBFMARK_3 +69 0x0001 //TX_MICFORBFMARK_4 +70 0x0001 //TX_MICFORBFMARK_5 +71 0x0000 //TX_DIST2REF_10 +72 0x3E00 //TX_DIST2REF_11 +73 0x0000 //TX_DIST2REF2 +74 0x0000 //TX_DIST2REF_13 +75 0x0000 //TX_DIST2REF_14 +76 0x0000 //TX_DIST2REF_15 +77 0x0000 //TX_DIST2REF_20 +78 0x0000 //TX_DIST2REF_21 +79 0x0000 //TX_DIST2REF_22 +80 0x0000 //TX_DIST2REF_23 +81 0x0000 //TX_DIST2REF_24 +82 0x0000 //TX_DIST2REF_25 +83 0x0000 //TX_DIST2REF_30 +84 0x0000 //TX_DIST2REF_31 +85 0x0000 //TX_DIST2REF_32 +86 0x0000 //TX_DIST2REF_33 +87 0x0000 //TX_DIST2REF_34 +88 0x0000 //TX_DIST2REF_35 +89 0x0000 //TX_MIC_LOC_00 +90 0x0000 //TX_MIC_LOC_01 +91 0x0000 //TX_MIC_LOC_02 +92 0x0000 //TX_MIC_LOC_03 +93 0x0000 //TX_MIC_LOC_04 +94 0x0000 //TX_MIC_LOC_05 +95 0x0000 //TX_MIC_LOC_10 +96 0x0000 //TX_MIC_LOC_11 +97 0x0000 //TX_MIC_LOC_12 +98 0x0000 //TX_MIC_LOC_13 +99 0x0000 //TX_MIC_LOC_14 +100 0x0000 //TX_MIC_LOC_15 +101 0x0000 //TX_MIC_LOC_20 +102 0x0000 //TX_MIC_LOC_21 +103 0x0000 //TX_MIC_LOC_22 +104 0x0000 //TX_MIC_LOC_23 +105 0x0000 //TX_MIC_LOC_24 +106 0x0000 //TX_MIC_LOC_25 +107 0x0200 //TX_MIC_REFBLK_VOLUME +108 0x0800 //TX_MIC_BLOCK_VOLUME +109 0x0000 //TX_INVERSE_MASK +110 0x0000 //TX_ADCS_MASK +111 0x04D0 //TX_ADCS_GAIN +112 0x4000 //TX_NFC_GAINFAC +113 0x0000 //TX_MAINMIC_BLKFACTOR +114 0x0000 //TX_REFMIC_BLKFACTOR +115 0x0000 //TX_BLMIC_BLKFACTOR +116 0x0000 //TX_BRMIC_BLKFACTOR +117 0x0031 //TX_MICBLK_START_BIN +118 0x0060 //TX_MICBLK_END_BIN +119 0x0015 //TX_MICBLK_FE_HOLD +120 0xFFF2 //TX_MICBLK_MR_EXP_TH +121 0xFFF2 //TX_MICBLK_LR_EXP_TH +122 0x0000 //TX_FENE_HOLD +123 0x4000 //TX_FE_ENER_TH_MTS +124 0x0004 //TX_FE_ENER_TH_EXP +125 0x6000 //TX_C_POST_FLT_MIC_MAINBLK +126 0x6000 //TX_C_POST_FLT_MIC_REFBLK +127 0x0010 //TX_MIC_BLOCK_N +128 0x7D83 //TX_A_HP +129 0x4000 //TX_B_PE +130 0x6800 //TX_THR_PITCH_DET_0 +131 0x6000 //TX_THR_PITCH_DET_1 +132 0x5800 //TX_THR_PITCH_DET_2 +133 0x0008 //TX_PITCH_BFR_LEN +134 0x0003 //TX_SBD_PITCH_DET +135 0x0050 //TX_TD_AEC_L +136 0x4000 //TX_MU0_UNP_TD_AEC +137 0x1000 //TX_MU0_PTD_TD_AEC +138 0x0000 //TX_PP_RESRV_0 +139 0x2A94 //TX_PP_RESRV_1 +140 0x55F0 //TX_PP_RESRV_2 +141 0x0000 //TX_PP_RESRV_3 +142 0x0000 //TX_PP_RESRV_4 +143 0x0000 //TX_PP_RESRV_5 +144 0x0000 //TX_PP_RESRV_6 +145 0x0000 //TX_PP_RESRV_7 +146 0x001E //TX_TAIL_LENGTH +147 0x0080 //TX_AEC_REF_GAIN_0 +148 0x0800 //TX_AEC_REF_GAIN_1 +149 0x0800 //TX_AEC_REF_GAIN_2 +150 0x7000 //TX_EAD_THR +151 0x0800 //TX_THR_RE_EST +152 0x0800 //TX_MIN_EQ_RE_EST_0 +153 0x0800 //TX_MIN_EQ_RE_EST_1 +154 0x0800 //TX_MIN_EQ_RE_EST_2 +155 0x0800 //TX_MIN_EQ_RE_EST_3 +156 0x0800 //TX_MIN_EQ_RE_EST_4 +157 0x0800 //TX_MIN_EQ_RE_EST_5 +158 0x0800 //TX_MIN_EQ_RE_EST_6 +159 0x0800 //TX_MIN_EQ_RE_EST_7 +160 0x0800 //TX_MIN_EQ_RE_EST_8 +161 0x0800 //TX_MIN_EQ_RE_EST_9 +162 0x0800 //TX_MIN_EQ_RE_EST_10 +163 0x0800 //TX_MIN_EQ_RE_EST_11 +164 0x0800 //TX_MIN_EQ_RE_EST_12 +165 0x4000 //TX_LAMBDA_RE_EST +166 0x2000 //TX_LAMBDA_CB_NLE +167 0x6000 //TX_C_POST_FLT +168 0x7000 //TX_GAIN_NP +169 0x00C8 //TX_SE_HOLD_N +170 0x00C8 //TX_DT_HOLD_N +171 0x03E8 //TX_DT2_HOLD_N +172 0x6666 //TX_AEC_RESRV_0 +173 0x0000 //TX_AEC_RESRV_1 +174 0x0014 //TX_AEC_RESRV_2 +175 0x0000 //TX_MIC_DELAY_LENGTH +176 0x0000 //TX_REF_DELAY_LENGTH +177 0x0000 //TX_ADD_LINEIN_GAINL +178 0x0000 //TX_ADD_LINEIN_GAINH +179 0x0000 //TX_MIN_EQ_RE_EST_14 +180 0x0000 //TX_DTD_THR1_8 +181 0x7FFF //TX_DTD_THR2_8 +182 0x0000 //TX_DTD_MIC_BLK2 +183 0x0008 //TX_FRQ_LIN_LEN +184 0x7FFF //TX_FRQ_AEC_LEN_RHO +185 0x6000 //TX_MU0_UNP_FRQ_AEC +186 0x4000 //TX_MU0_PTD_FRQ_AEC +187 0x000A //TX_MINENOISETH +188 0x0800 //TX_MU0_RE_EST +189 0x0001 //TX_AEC_NUM_CH +190 0x0000 //TX_BIGECHOATTENUATION_MAX +191 0x2000 //TX_A_POST_FLT_MICBLK +192 0x0000 //TX_BLKENERTH +193 0x0000 //TX_BLKENERHIGHTH +194 0x0000 //TX_NORMENERTH +195 0x0000 //TX_NORMENERHIGHTH +196 0x0000 //TX_NORMENERHIGHTHL +197 0x7800 //TX_DTD_THR1_0 +198 0x7000 //TX_DTD_THR1_1 +199 0x7FFF //TX_DTD_THR1_2 +200 0x7FFF //TX_DTD_THR1_3 +201 0x7FFF //TX_DTD_THR1_4 +202 0x7FFF //TX_DTD_THR1_5 +203 0x7FFF //TX_DTD_THR1_6 +204 0x7FFF //TX_DTD_THR2_0 +205 0x7FFF //TX_DTD_THR2_1 +206 0x7FFF //TX_DTD_THR2_2 +207 0x7FFF //TX_DTD_THR2_3 +208 0x7FFF //TX_DTD_THR2_4 +209 0x7FFF //TX_DTD_THR2_5 +210 0x7FFF //TX_DTD_THR2_6 +211 0x1000 //TX_DTD_THR3 +212 0x0000 //TX_SPK_CUT_K +213 0x0BB8 //TX_DT_CUT_K +214 0x0CCD //TX_DT_CUT_THR +215 0x04EB //TX_COMFORT_G +216 0x01F4 //TX_POWER_YOUT_TH +217 0x4000 //TX_FDPFGAINECHO +218 0x0000 //TX_DTD_HD_THR +219 0x0000 //TX_SPK_CUT_K_S +220 0x0000 //TX_DTD_MIC_BLK +221 0x0400 //TX_ADPT_STRICT_L +222 0x0200 //TX_ADPT_STRICT_H +223 0x0BB8 //TX_RATIO_DT_L_TH_LOW +224 0x3A98 //TX_RATIO_DT_H_TH_LOW +225 0x1770 //TX_RATIO_DT_L_TH_HIGH +226 0x4E20 //TX_RATIO_DT_H_TH_HIGH +227 0x09C4 //TX_RATIO_DT_L0_TH +228 0x0800 //TX_B_POST_FILT_ECHO_L +229 0x7FFF //TX_B_POST_FILT_ECHO_H +230 0x0200 //TX_MIN_G_CTRL_ECHO +231 0x7FFF //TX_B_LESSCUT_RTO_ECHO +232 0x0019 //TX_EPD_OFFSET_00 +233 0x0019 //TX_EPD_OFFST_01 +234 0x1388 //TX_RATIO_DT_L0_TH_HIGH +235 0x3A98 //TX_RATIO_DT_H_TH_CUT +236 0x7FFF //TX_MIN_EQ_RE_EST_13 +237 0x7FFF //TX_DTD_THR1_7 +238 0x7FFF //TX_DTD_THR2_7 +239 0x0800 //TX_DT_RESRV_7 +240 0x0800 //TX_DT_RESRV_8 +241 0x0000 //TX_DT_RESRV_9 +242 0xF400 //TX_THR_SN_EST_0 +243 0xF400 //TX_THR_SN_EST_1 +244 0xF600 //TX_THR_SN_EST_2 +245 0xF400 //TX_THR_SN_EST_3 +246 0xF400 //TX_THR_SN_EST_4 +247 0xF400 //TX_THR_SN_EST_5 +248 0xF400 //TX_THR_SN_EST_6 +249 0xF600 //TX_THR_SN_EST_7 +250 0x0000 //TX_DELTA_THR_SN_EST_0 +251 0x0200 //TX_DELTA_THR_SN_EST_1 +252 0x0200 //TX_DELTA_THR_SN_EST_2 +253 0x0200 //TX_DELTA_THR_SN_EST_3 +254 0x0200 //TX_DELTA_THR_SN_EST_4 +255 0x0200 //TX_DELTA_THR_SN_EST_5 +256 0x0000 //TX_DELTA_THR_SN_EST_6 +257 0x0200 //TX_DELTA_THR_SN_EST_7 +258 0x6000 //TX_LAMBDA_NN_EST_0 +259 0x4000 //TX_LAMBDA_NN_EST_1 +260 0x4000 //TX_LAMBDA_NN_EST_2 +261 0x4000 //TX_LAMBDA_NN_EST_3 +262 0x4000 //TX_LAMBDA_NN_EST_4 +263 0x4000 //TX_LAMBDA_NN_EST_5 +264 0x6000 //TX_LAMBDA_NN_EST_6 +265 0x4000 //TX_LAMBDA_NN_EST_7 +266 0x0400 //TX_N_SN_EST +267 0x001E //TX_INBEAM_T +268 0x0041 //TX_INBEAMHOLDT +269 0x2000 //TX_G_STRICT +270 0x2000 //TX_EQ_THR_BF +271 0x799A //TX_LAMBDA_EQ_BF +272 0x1000 //TX_NE_RTO_TH +273 0x0400 //TX_NE_RTO_TH_L +274 0x0800 //TX_MAINREFRTOH_TH_H +275 0x0800 //TX_MAINREFRTOH_TH_L +276 0x0800 //TX_MAINREFRTO_TH_H +277 0x0800 //TX_MAINREFRTO_TH_L +278 0x0200 //TX_MAINREFRTO_TH_EQ +279 0x1000 //TX_B_POST_FLT_0 +280 0x1000 //TX_B_POST_FLT_1 +281 0x000F //TX_NS_LVL_CTRL_0 +282 0x0011 //TX_NS_LVL_CTRL_1 +283 0x000F //TX_NS_LVL_CTRL_2 +284 0x000F //TX_NS_LVL_CTRL_3 +285 0x000F //TX_NS_LVL_CTRL_4 +286 0x000F //TX_NS_LVL_CTRL_5 +287 0x000F //TX_NS_LVL_CTRL_6 +288 0x0011 //TX_NS_LVL_CTRL_7 +289 0x000C //TX_MIN_GAIN_S_0 +290 0x000F //TX_MIN_GAIN_S_1 +291 0x000C //TX_MIN_GAIN_S_2 +292 0x000C //TX_MIN_GAIN_S_3 +293 0x000C //TX_MIN_GAIN_S_4 +294 0x000C //TX_MIN_GAIN_S_5 +295 0x000C //TX_MIN_GAIN_S_6 +296 0x000F //TX_MIN_GAIN_S_7 +297 0x7FFF //TX_NMOS_SUP +298 0x0000 //TX_NS_MAX_PRI_SNR_TH +299 0x0000 //TX_NMOS_SUP_MENSA +300 0x7FFF //TX_SNRI_SUP_0 +301 0x7FFF //TX_SNRI_SUP_1 +302 0x7FFF //TX_SNRI_SUP_2 +303 0x7FFF //TX_SNRI_SUP_3 +304 0x7FFF //TX_SNRI_SUP_4 +305 0x7FFF //TX_SNRI_SUP_5 +306 0x7FFF //TX_SNRI_SUP_6 +307 0x7FFF //TX_SNRI_SUP_7 +308 0x7FFF //TX_THR_LFNS +309 0x000E //TX_G_LFNS +310 0x09C4 //TX_GAIN0_NTH +311 0x000A //TX_MUSIC_MORENS +312 0x7FFF //TX_A_POST_FILT_0 +313 0x2000 //TX_A_POST_FILT_1 +314 0x4000 //TX_A_POST_FILT_S_0 +315 0x5000 //TX_A_POST_FILT_S_1 +316 0x5000 //TX_A_POST_FILT_S_2 +317 0x5000 //TX_A_POST_FILT_S_3 +318 0x5000 //TX_A_POST_FILT_S_4 +319 0x5000 //TX_A_POST_FILT_S_5 +320 0x4000 //TX_A_POST_FILT_S_6 +321 0x5000 //TX_A_POST_FILT_S_7 +322 0x1000 //TX_B_POST_FILT_0 +323 0x1000 //TX_B_POST_FILT_1 +324 0x1000 //TX_B_POST_FILT_2 +325 0x1000 //TX_B_POST_FILT_3 +326 0x1000 //TX_B_POST_FILT_4 +327 0x1000 //TX_B_POST_FILT_5 +328 0x1000 //TX_B_POST_FILT_6 +329 0x1000 //TX_B_POST_FILT_7 +330 0x7FFF //TX_B_LESSCUT_RTO_S_0 +331 0x7FFF //TX_B_LESSCUT_RTO_S_1 +332 0x7FFF //TX_B_LESSCUT_RTO_S_2 +333 0x7FFF //TX_B_LESSCUT_RTO_S_3 +334 0x7FFF //TX_B_LESSCUT_RTO_S_4 +335 0x7FFF //TX_B_LESSCUT_RTO_S_5 +336 0x7FFF //TX_B_LESSCUT_RTO_S_6 +337 0x7FFF //TX_B_LESSCUT_RTO_S_7 +338 0x7CCD //TX_LAMBDA_PFILT +339 0x7B00 //TX_LAMBDA_PFILT_S_0 +340 0x7B00 //TX_LAMBDA_PFILT_S_1 +341 0x7B00 //TX_LAMBDA_PFILT_S_2 +342 0x7B00 //TX_LAMBDA_PFILT_S_3 +343 0x7B00 //TX_LAMBDA_PFILT_S_4 +344 0x7B00 //TX_LAMBDA_PFILT_S_5 +345 0x7B00 //TX_LAMBDA_PFILT_S_6 +346 0x7B00 //TX_LAMBDA_PFILT_S_7 +347 0x0200 //TX_K_PEPPER +348 0x0800 //TX_A_PEPPER +349 0x1EAA //TX_K_PEPPER_HF +350 0x0800 //TX_A_PEPPER_HF +351 0x0001 //TX_HMNC_BST_FLG +352 0x0200 //TX_HMNC_BST_THR +353 0x0800 //TX_DT_BINVAD_TH_0 +354 0x0800 //TX_DT_BINVAD_TH_1 +355 0x0800 //TX_DT_BINVAD_TH_2 +356 0x0800 //TX_DT_BINVAD_TH_3 +357 0x1D4C //TX_DT_BINVAD_ENDF +358 0x0000 //TX_C_POST_FLT_DT +359 0x0CCD //TX_NS_B_POST_FLT_LESSCUT +360 0x0100 //TX_DT_BOOST +361 0x0000 //TX_BF_SGRAD_FLG +362 0x0005 //TX_BF_DVG_TH +363 0x001E //TX_SN_C_F +364 0x0000 //TX_K_APT +365 0x0000 //TX_NOISEDET +366 0x0190 //TX_NDETCT +367 0x0050 //TX_NOISE_TH_0 +368 0x7FFF //TX_NOISE_TH_0_2 +369 0x7FFF //TX_NOISE_TH_0_3 +370 0x07D0 //TX_NOISE_TH_1 +371 0x00C8 //TX_NOISE_TH_2 +372 0x3A98 //TX_NOISE_TH_3 +373 0x0FA0 //TX_NOISE_TH_4 +374 0x157C //TX_NOISE_TH_5 +375 0x7FFF //TX_NOISE_TH_5_2 +376 0x7FFF //TX_NOISE_TH_5_3 +377 0x7FFF //TX_NOISE_TH_5_4 +378 0x044C //TX_NOISE_TH_6 +379 0x0014 //TX_MINENOISE_TH +380 0x4000 //TX_MORENS_TFMASK_TH +381 0xFFEE //TX_DRC_QUIET_FLOOR +382 0x6000 //TX_RATIODTL_CUT_TH +383 0xFFF3 //TX_DT_CUT_K1 +384 0x0666 //TX_OUT_ENER_S_TH_CLEAN +385 0x0666 //TX_OUT_ENER_S_TH_LESSCLEAN +386 0x0333 //TX_OUT_ENER_S_TH_NOISY +387 0x019A //TX_OUT_ENER_TH_NOISE +388 0x0333 //TX_OUT_ENER_TH_SPEECH +389 0x2000 //TX_SN_NPB_GAIN +390 0x0000 //TX_NN_NPB_GAIN +391 0x0000 //TX_POST_MASK_SUP_HSNE +392 0x0000 //TX_TAIL_DET_TH +393 0x0000 //TX_B_LESSCUT_RTO_WTA +394 0x0000 //TX_MEL_G_R +395 0x0800 //TX_SUPHIGH_TH +396 0x00C8 //TX_MASK_G_R +397 0x0002 //TX_EXTRA_NS_L +398 0x0800 //TX_C_POST_FLT_MASK +399 0x0005 //TX_A_POST_FLT_WNS +400 0x0148 //TX_MIN_G_LOW300HZ +401 0x0002 //TX_MAXLEVEL_CNG +402 0x00B4 //TX_STN_NOISE_TH +403 0x4000 //TX_POST_MASK_SUP +404 0x7FFF //TX_POST_MASK_ADJUST +405 0x00C8 //TX_NS_ENOISE_MIC0_TH +406 0x0014 //TX_MINENOISE_MIC0_TH +407 0x012C //TX_MINENOISE_MIC0_S_TH +408 0x7FFF //TX_MIN_G_CTRL_SSNS +409 0x0000 //TX_METAL_RTO_THR +410 0x0000 //TX_NS_FP_K_METAL +411 0x7FFF //TX_NOISEDET_BOOST_TH +412 0x0000 //TX_NSMOOTH_TH +413 0x0000 //TX_NS_RESRV_8 +414 0x1800 //TX_RHO_UPB +415 0x0BB8 //TX_N_HOLD_HS +416 0x0050 //TX_N_RHO_BFR0 +417 0x7FFF //TX_LAMBDA_ARSP_EST +418 0x0100 //TX_EXTRA_GAIN_MICBLOCK +419 0x0CCD //TX_THR_STD_NSR +420 0x019A //TX_THR_STD_PLH +421 0x2AF8 //TX_N_HOLD_STD +422 0x0066 //TX_THR_STD_RHO +423 0x2000 //TX_BF_RESET_THR_HS +424 0x09C4 //TX_SB_RTO_MEAN_TH +425 0x0000 //TX_SB_RHO_MEAN_TH_NTALK +426 0x3800 //TX_SB_RTO_MEAN_TH_ABN +427 0x2EE0 //TX_SB_RTO_MEAN_TH_RUB +428 0x0000 //TX_WTA_EN_RTO_TH +429 0x0000 //TX_TOP_ENER_TH_F +430 0x0000 //TX_DESIRED_TALK_HOLDT +431 0x0800 //TX_MIC_BLOCK_FACTOR +432 0x0000 //TX_NSEST_BFRLRNRDC +433 0x0000 //TX_THR_POST_FLT_HS +434 0x0010 //TX_HS_VAD_BIN +435 0x2666 //TX_THR_VAD_HS +436 0x2CCD //TX_MEAN_RTO_MIN_TH2 +437 0x0032 //TX_SILENCE_T +438 0x0000 //TX_A_POST_FLT_WTA +439 0x799A //TX_LAMBDA_PFLT_WTA +440 0x0000 //TX_SB_RHO_MEAN2_TH +441 0x0190 //TX_SB_RHO_MEAN3_TH +442 0x0000 //TX_HS_RESRV_4 +443 0x0000 //TX_HS_RESRV_5 +444 0x003C //TX_DOA_VAD_THR_1 +445 0x0000 //TX_DOA_VAD_THR_2 +446 0x0028 //TX_DOA_VAD_THR1_0 +447 0x0028 //TX_DOA_VAD_THR1_1 +448 0x0000 //TX_SRC_DOA_RNG_LOW_0A +449 0x00B4 //TX_SRC_DOA_RNG_HIGH_0A +450 0x005A //TX_DFLT_SRC_DOA_0A +451 0x0000 //TX_SRC_DOA_RNG_LOW_0B +452 0x0000 //TX_SRC_DOA_RNG_HIGH_0B +453 0x0000 //TX_DFLT_SRC_DOA_0B +454 0x0000 //TX_SRC_DOA_RNG_LOW_0C +455 0x0000 //TX_SRC_DOA_RNG_HIGH_0C +456 0x0000 //TX_DFLT_SRC_DOA_0C +457 0x0000 //TX_SRC_DOA_RNG_LOW_0D +458 0x0000 //TX_SRC_DOA_RNG_HIGH_0D +459 0x0000 //TX_DFLT_SRC_DOA_0D +460 0x0000 //TX_SRC_DOA_RNG_LOW_1A +461 0x00B4 //TX_SRC_DOA_RNG_HIGH_1A +462 0x005A //TX_DFLT_SRC_DOA_1A +463 0x0000 //TX_SRC_DOA_RNG_LOW_1B +464 0x00B4 //TX_SRC_DOA_RNG_HIGH_1B +465 0x005A //TX_DFLT_SRC_DOA_1B +466 0x0000 //TX_SRC_DOA_RNG_LOW_1C +467 0x00B4 //TX_SRC_DOA_RNG_HIGH_1C +468 0x005A //TX_DFLT_SRC_DOA_1C +469 0x0000 //TX_SRC_DOA_RNG_LOW_1D +470 0x00B4 //TX_SRC_DOA_RNG_HIGH_1D +471 0x005A //TX_DFLT_SRC_DOA_1D +472 0x0100 //TX_BF_HOLDOFF_T +473 0x7FFF //TX_DOA_COST_FACTOR +474 0x4000 //TX_MAINTOREFR_TH0 +475 0x071C //TX_DOA_TRK_THR +476 0x012C //TX_DOA_TRACK_HT +477 0x0200 //TX_N1_HOLD_HF +478 0x0100 //TX_N2_HOLD_HF +479 0x3000 //TX_BF_RESET_THR_HF +480 0x7333 //TX_DOA_SMOOTH +481 0x0800 //TX_MU_BF +482 0x0800 //TX_BF_MU_LF_B2 +483 0x0040 //TX_BF_FC_END_BIN_B2 +484 0x0020 //TX_BF_FC_END_BIN +485 0x0000 //TX_HF_RESRV_25 +486 0x0000 //TX_HF_RESRV_26 +487 0x0007 //TX_N_DOA_SEED +488 0x0001 //TX_FINE_DOA_SEARCH_FLG +489 0x0000 //TX_HF_RESRV_27 +490 0x038E //TX_DLT_SRC_DOA_RNG +491 0x0200 //TX_BF_MU_LF +492 0x0000 //TX_DFLT_SRC_LOC_0 +493 0x7FFF //TX_DFLT_SRC_LOC_1 +494 0x0000 //TX_DFLT_SRC_LOC_2 +495 0x038E //TX_DOA_TRACK_VADTH +496 0x0000 //TX_DOA_TRACK_NEW +497 0x0230 //TX_NOR_OFF_THR +498 0x0CCD //TX_MORE_ON_700HZ_THR +499 0x2000 //TX_MU_BF_ADPT_NS +500 0x0000 //TX_ADAPT_LEN +501 0x6666 //TX_MORE_SNS +502 0x0000 //TX_NOR_OFF_TH1 +503 0x0000 //TX_WIDE_MASK_TH +504 0xD333 //TX_SUBSNRATIOHIGH4MEANBCK_THR +505 0x6000 //TX_C_POST_FLT_CUT +506 0x2000 //TX_RADIODTLV +507 0x0320 //TX_POWER_LINEIN_TH +508 0x0014 //TX_FE_VADCOUNT_TH_FC +509 0x0000 //TX_ECHO_SUPP_FC +510 0x0C80 //TX_ECHO_TH +511 0x6666 //TX_MIC_TO_BFGAIN +512 0x0000 //TX_MICTOBFGAIN0 +513 0x0000 //TX_FASTMUE_TH +514 0x0000 //TX_DEREVERB_LF_MU +515 0x0000 //TX_DEREVERB_HF_MU +516 0x0000 //TX_DEREVERB_DELAY +517 0x0000 //TX_DEREVERB_COEF_LEN +518 0x0000 //TX_DEREVERB_DNR +519 0x0000 //TX_DEREVERB_ALPHA +520 0x0000 //TX_DEREVERB_BETA +521 0x0000 //TX_GSC_RTOL_TH +522 0x0000 //TX_GSC_RTOH_TH +523 0x0000 //TX_WIDE2_MEANHTH +524 0x0000 //TX_DR_RESRV_5 +525 0x0000 //TX_DR_RESRV_6 +526 0x0000 //TX_DR_RESRV_7 +527 0x0000 //TX_DR_RESRV_8 +528 0x1333 //TX_WIND_MARK_TH +529 0x399A //TX_CORR_THR +530 0x0004 //TX_SNR_THR +531 0x0010 //TX_ENGY_THR +532 0x1770 //TX_CORR_HIGH_TH +533 0x6000 //TX_ENGY_THR_2 +534 0x3400 //TX_MEAN_RTO_THR +535 0x0028 //TX_WNS_ENOISE_MIC0_TH +536 0x3000 //TX_RATIOMICL_TH +537 0x64CD //TX_CALIG_HS +538 0x0000 //TX_LVL_CTRL +539 0x0014 //TX_WIND_SUPRTO +540 0x000A //TX_WNS_MIN_G +541 0x0000 //TX_WNS_B_POST_FLT +542 0x2800 //TX_RATIOMICH_TH +543 0xD120 //TX_WIND_INBEAM_L_TH +544 0x0FA0 //TX_WIND_INBEAM_H_TH +545 0x2000 //TX_WNS_RESRV_0 +546 0x59D8 //TX_WNS_RESRV_1 +547 0x0000 //TX_WNS_RESRV_2 +548 0x0000 //TX_WNS_RESRV_3 +549 0x0000 //TX_WNS_RESRV_4 +550 0x0000 //TX_WNS_RESRV_5 +551 0x0000 //TX_WNS_RESRV_6 +552 0x0000 //TX_BVE_NOISE_FLOOR_0 +553 0x0070 //TX_BVE_NOISE_FLOOR_1 +554 0x0070 //TX_BVE_NOISE_FLOOR_2 +555 0x0010 //TX_BVE_NOISE_FLOOR_3 +556 0x0070 //TX_BVE_NOISE_FLOOR_4 +557 0x00B0 //TX_BVE_NOISE_FLOOR_5 +558 0x0E66 //TX_BVE_NOISE_FLOOR_6 +559 0x0050 //TX_BVE_NOISE_FLOOR_7 +560 0x770A //TX_BVE_NOISE_FLOOR_8 +561 0x0000 //TX_BVE_NOISE_FLOOR_9 +562 0x0000 //TX_BVE_IN_N +563 0x0000 //TX_BVE_OUT_N +564 0x0000 //TX_BVE_MICALPHA_DOWN +565 0x0000 //TX_PB_RESRV_1 +566 0x001C //TX_FDEQ_SUBNUM +567 0x4848 //TX_FDEQ_GAIN_0 +568 0x4848 //TX_FDEQ_GAIN_1 +569 0x4848 //TX_FDEQ_GAIN_2 +570 0x4848 //TX_FDEQ_GAIN_3 +571 0x4848 //TX_FDEQ_GAIN_4 +572 0x4848 //TX_FDEQ_GAIN_5 +573 0x4242 //TX_FDEQ_GAIN_6 +574 0x423C //TX_FDEQ_GAIN_7 +575 0x3C3C //TX_FDEQ_GAIN_8 +576 0x3434 //TX_FDEQ_GAIN_9 +577 0x4848 //TX_FDEQ_GAIN_10 +578 0x4848 //TX_FDEQ_GAIN_11 +579 0x4848 //TX_FDEQ_GAIN_12 +580 0x4848 //TX_FDEQ_GAIN_13 +581 0x4848 //TX_FDEQ_GAIN_14 +582 0x4848 //TX_FDEQ_GAIN_15 +583 0x4848 //TX_FDEQ_GAIN_16 +584 0x4848 //TX_FDEQ_GAIN_17 +585 0x4848 //TX_FDEQ_GAIN_18 +586 0x4848 //TX_FDEQ_GAIN_19 +587 0x4848 //TX_FDEQ_GAIN_20 +588 0x4848 //TX_FDEQ_GAIN_21 +589 0x4848 //TX_FDEQ_GAIN_22 +590 0x4848 //TX_FDEQ_GAIN_23 +591 0x0202 //TX_FDEQ_BIN_0 +592 0x0203 //TX_FDEQ_BIN_1 +593 0x0303 //TX_FDEQ_BIN_2 +594 0x0304 //TX_FDEQ_BIN_3 +595 0x0405 //TX_FDEQ_BIN_4 +596 0x0506 //TX_FDEQ_BIN_5 +597 0x0708 //TX_FDEQ_BIN_6 +598 0x090A //TX_FDEQ_BIN_7 +599 0x0B0C //TX_FDEQ_BIN_8 +600 0x0D0E //TX_FDEQ_BIN_9 +601 0x0E0F //TX_FDEQ_BIN_10 +602 0x0F10 //TX_FDEQ_BIN_11 +603 0x1011 //TX_FDEQ_BIN_12 +604 0x1104 //TX_FDEQ_BIN_13 +605 0x0000 //TX_FDEQ_BIN_14 +606 0x0000 //TX_FDEQ_BIN_15 +607 0x0000 //TX_FDEQ_BIN_16 +608 0x0000 //TX_FDEQ_BIN_17 +609 0x0000 //TX_FDEQ_BIN_18 +610 0x0000 //TX_FDEQ_BIN_19 +611 0x0000 //TX_FDEQ_BIN_20 +612 0x0000 //TX_FDEQ_BIN_21 +613 0x0000 //TX_FDEQ_BIN_22 +614 0x0000 //TX_FDEQ_BIN_23 +615 0x0000 //TX_FDEQ_PADDING +616 0x0020 //TX_PREEQ_SUBNUM_MIC0 +617 0x4848 //TX_PREEQ_GAIN_MIC0_0 +618 0x4848 //TX_PREEQ_GAIN_MIC0_1 +619 0x4848 //TX_PREEQ_GAIN_MIC0_2 +620 0x4848 //TX_PREEQ_GAIN_MIC0_3 +621 0x4848 //TX_PREEQ_GAIN_MIC0_4 +622 0x4848 //TX_PREEQ_GAIN_MIC0_5 +623 0x4848 //TX_PREEQ_GAIN_MIC0_6 +624 0x4848 //TX_PREEQ_GAIN_MIC0_7 +625 0x4848 //TX_PREEQ_GAIN_MIC0_8 +626 0x4848 //TX_PREEQ_GAIN_MIC0_9 +627 0x4848 //TX_PREEQ_GAIN_MIC0_10 +628 0x4848 //TX_PREEQ_GAIN_MIC0_11 +629 0x4848 //TX_PREEQ_GAIN_MIC0_12 +630 0x4848 //TX_PREEQ_GAIN_MIC0_13 +631 0x4848 //TX_PREEQ_GAIN_MIC0_14 +632 0x4848 //TX_PREEQ_GAIN_MIC0_15 +633 0x4848 //TX_PREEQ_GAIN_MIC0_16 +634 0x4848 //TX_PREEQ_GAIN_MIC0_17 +635 0x4848 //TX_PREEQ_GAIN_MIC0_18 +636 0x4848 //TX_PREEQ_GAIN_MIC0_19 +637 0x4848 //TX_PREEQ_GAIN_MIC0_20 +638 0x4848 //TX_PREEQ_GAIN_MIC0_21 +639 0x4848 //TX_PREEQ_GAIN_MIC0_22 +640 0x4848 //TX_PREEQ_GAIN_MIC0_23 +641 0x0608 //TX_PREEQ_BIN_MIC0_0 +642 0x0808 //TX_PREEQ_BIN_MIC0_1 +643 0x0808 //TX_PREEQ_BIN_MIC0_2 +644 0x0808 //TX_PREEQ_BIN_MIC0_3 +645 0x0808 //TX_PREEQ_BIN_MIC0_4 +646 0x0808 //TX_PREEQ_BIN_MIC0_5 +647 0x0808 //TX_PREEQ_BIN_MIC0_6 +648 0x0808 //TX_PREEQ_BIN_MIC0_7 +649 0x0808 //TX_PREEQ_BIN_MIC0_8 +650 0x0808 //TX_PREEQ_BIN_MIC0_9 +651 0x0808 //TX_PREEQ_BIN_MIC0_10 +652 0x0808 //TX_PREEQ_BIN_MIC0_11 +653 0x0808 //TX_PREEQ_BIN_MIC0_12 +654 0x0808 //TX_PREEQ_BIN_MIC0_13 +655 0x0808 //TX_PREEQ_BIN_MIC0_14 +656 0x0200 //TX_PREEQ_BIN_MIC0_15 +657 0x0000 //TX_PREEQ_BIN_MIC0_16 +658 0x0000 //TX_PREEQ_BIN_MIC0_17 +659 0x0000 //TX_PREEQ_BIN_MIC0_18 +660 0x0000 //TX_PREEQ_BIN_MIC0_19 +661 0x0000 //TX_PREEQ_BIN_MIC0_20 +662 0x0000 //TX_PREEQ_BIN_MIC0_21 +663 0x0000 //TX_PREEQ_BIN_MIC0_22 +664 0x0000 //TX_PREEQ_BIN_MIC0_23 +665 0x0020 //TX_PREEQ_SUBNUM_MIC1 +666 0x4848 //TX_PREEQ_GAIN_MIC1_0 +667 0x4848 //TX_PREEQ_GAIN_MIC1_1 +668 0x4848 //TX_PREEQ_GAIN_MIC1_2 +669 0x4848 //TX_PREEQ_GAIN_MIC1_3 +670 0x4848 //TX_PREEQ_GAIN_MIC1_4 +671 0x4848 //TX_PREEQ_GAIN_MIC1_5 +672 0x4848 //TX_PREEQ_GAIN_MIC1_6 +673 0x4848 //TX_PREEQ_GAIN_MIC1_7 +674 0x4848 //TX_PREEQ_GAIN_MIC1_8 +675 0x4848 //TX_PREEQ_GAIN_MIC1_9 +676 0x4848 //TX_PREEQ_GAIN_MIC1_10 +677 0x4848 //TX_PREEQ_GAIN_MIC1_11 +678 0x4848 //TX_PREEQ_GAIN_MIC1_12 +679 0x4848 //TX_PREEQ_GAIN_MIC1_13 +680 0x4848 //TX_PREEQ_GAIN_MIC1_14 +681 0x4848 //TX_PREEQ_GAIN_MIC1_15 +682 0x4848 //TX_PREEQ_GAIN_MIC1_16 +683 0x4848 //TX_PREEQ_GAIN_MIC1_17 +684 0x4848 //TX_PREEQ_GAIN_MIC1_18 +685 0x4848 //TX_PREEQ_GAIN_MIC1_19 +686 0x4848 //TX_PREEQ_GAIN_MIC1_20 +687 0x4848 //TX_PREEQ_GAIN_MIC1_21 +688 0x4848 //TX_PREEQ_GAIN_MIC1_22 +689 0x4848 //TX_PREEQ_GAIN_MIC1_23 +690 0x0608 //TX_PREEQ_BIN_MIC1_0 +691 0x0808 //TX_PREEQ_BIN_MIC1_1 +692 0x0808 //TX_PREEQ_BIN_MIC1_2 +693 0x0808 //TX_PREEQ_BIN_MIC1_3 +694 0x0808 //TX_PREEQ_BIN_MIC1_4 +695 0x0808 //TX_PREEQ_BIN_MIC1_5 +696 0x0808 //TX_PREEQ_BIN_MIC1_6 +697 0x0808 //TX_PREEQ_BIN_MIC1_7 +698 0x0808 //TX_PREEQ_BIN_MIC1_8 +699 0x0808 //TX_PREEQ_BIN_MIC1_9 +700 0x0808 //TX_PREEQ_BIN_MIC1_10 +701 0x0808 //TX_PREEQ_BIN_MIC1_11 +702 0x0808 //TX_PREEQ_BIN_MIC1_12 +703 0x0808 //TX_PREEQ_BIN_MIC1_13 +704 0x0808 //TX_PREEQ_BIN_MIC1_14 +705 0x0200 //TX_PREEQ_BIN_MIC1_15 +706 0x0000 //TX_PREEQ_BIN_MIC1_16 +707 0x0000 //TX_PREEQ_BIN_MIC1_17 +708 0x0000 //TX_PREEQ_BIN_MIC1_18 +709 0x0000 //TX_PREEQ_BIN_MIC1_19 +710 0x0000 //TX_PREEQ_BIN_MIC1_20 +711 0x0000 //TX_PREEQ_BIN_MIC1_21 +712 0x0000 //TX_PREEQ_BIN_MIC1_22 +713 0x0000 //TX_PREEQ_BIN_MIC1_23 +714 0x0020 //TX_PREEQ_SUBNUM_MIC2 +715 0x4848 //TX_PREEQ_GAIN_MIC2_0 +716 0x4848 //TX_PREEQ_GAIN_MIC2_1 +717 0x4848 //TX_PREEQ_GAIN_MIC2_2 +718 0x4848 //TX_PREEQ_GAIN_MIC2_3 +719 0x4848 //TX_PREEQ_GAIN_MIC2_4 +720 0x4848 //TX_PREEQ_GAIN_MIC2_5 +721 0x4848 //TX_PREEQ_GAIN_MIC2_6 +722 0x4848 //TX_PREEQ_GAIN_MIC2_7 +723 0x4848 //TX_PREEQ_GAIN_MIC2_8 +724 0x4848 //TX_PREEQ_GAIN_MIC2_9 +725 0x4848 //TX_PREEQ_GAIN_MIC2_10 +726 0x4848 //TX_PREEQ_GAIN_MIC2_11 +727 0x4848 //TX_PREEQ_GAIN_MIC2_12 +728 0x4848 //TX_PREEQ_GAIN_MIC2_13 +729 0x4848 //TX_PREEQ_GAIN_MIC2_14 +730 0x4848 //TX_PREEQ_GAIN_MIC2_15 +731 0x4848 //TX_PREEQ_GAIN_MIC2_16 +732 0x4848 //TX_PREEQ_GAIN_MIC2_17 +733 0x4848 //TX_PREEQ_GAIN_MIC2_18 +734 0x4848 //TX_PREEQ_GAIN_MIC2_19 +735 0x4848 //TX_PREEQ_GAIN_MIC2_20 +736 0x4848 //TX_PREEQ_GAIN_MIC2_21 +737 0x4848 //TX_PREEQ_GAIN_MIC2_22 +738 0x4848 //TX_PREEQ_GAIN_MIC2_23 +739 0x0608 //TX_PREEQ_BIN_MIC2_0 +740 0x0808 //TX_PREEQ_BIN_MIC2_1 +741 0x0808 //TX_PREEQ_BIN_MIC2_2 +742 0x0808 //TX_PREEQ_BIN_MIC2_3 +743 0x0808 //TX_PREEQ_BIN_MIC2_4 +744 0x0808 //TX_PREEQ_BIN_MIC2_5 +745 0x0808 //TX_PREEQ_BIN_MIC2_6 +746 0x0808 //TX_PREEQ_BIN_MIC2_7 +747 0x0808 //TX_PREEQ_BIN_MIC2_8 +748 0x0808 //TX_PREEQ_BIN_MIC2_9 +749 0x0808 //TX_PREEQ_BIN_MIC2_10 +750 0x0808 //TX_PREEQ_BIN_MIC2_11 +751 0x0808 //TX_PREEQ_BIN_MIC2_12 +752 0x0808 //TX_PREEQ_BIN_MIC2_13 +753 0x0808 //TX_PREEQ_BIN_MIC2_14 +754 0x0200 //TX_PREEQ_BIN_MIC2_15 +755 0x0000 //TX_PREEQ_BIN_MIC2_16 +756 0x0000 //TX_PREEQ_BIN_MIC2_17 +757 0x0000 //TX_PREEQ_BIN_MIC2_18 +758 0x0000 //TX_PREEQ_BIN_MIC2_19 +759 0x0000 //TX_PREEQ_BIN_MIC2_20 +760 0x0000 //TX_PREEQ_BIN_MIC2_21 +761 0x0000 //TX_PREEQ_BIN_MIC2_22 +762 0x0000 //TX_PREEQ_BIN_MIC2_23 +763 0x0006 //TX_MASKING_ABILITY +764 0x0800 //TX_NND_WEIGHT +765 0x0062 //TX_MIC_CALIBRATION_0 +766 0x0062 //TX_MIC_CALIBRATION_1 +767 0x0062 //TX_MIC_CALIBRATION_2 +768 0x0062 //TX_MIC_CALIBRATION_3 +769 0x0046 //TX_MIC_PWR_BIAS_0 +770 0x0046 //TX_MIC_PWR_BIAS_1 +771 0x0046 //TX_MIC_PWR_BIAS_2 +772 0x0046 //TX_MIC_PWR_BIAS_3 +773 0x000C //TX_GAIN_LIMIT_0 +774 0x000C //TX_GAIN_LIMIT_1 +775 0x000C //TX_GAIN_LIMIT_2 +776 0x000C //TX_GAIN_LIMIT_3 +777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN +778 0x7FDE //TX_BVE_VAD0_ALPHAUP +779 0x7F3A //TX_BVE_VAD0_ALPHADOWN +780 0x2000 //TX_BVE_GAINWEIGHT_NOFEVADLI +781 0x7F5B //TX_BVE_FEVADLI_ALPHA +782 0x7F19 //TX_BVE_NOVAD0_ALPHAUP +783 0x1000 //TX_TDDRC_ALPHA_UP_01 +784 0x1000 //TX_TDDRC_ALPHA_UP_02 +785 0x1000 //TX_TDDRC_ALPHA_UP_03 +786 0x1000 //TX_TDDRC_ALPHA_UP_04 +787 0x7EB8 //TX_TDDRC_ALPHA_DWN_01 +788 0x7EB8 //TX_TDDRC_ALPHA_DWN_02 +789 0x7EB8 //TX_TDDRC_ALPHA_DWN_03 +790 0x7EB8 //TX_TDDRC_ALPHA_DWN_04 +791 0x7FFF //TX_TDDRC_TD_DRC_LIMIT +792 0x0800 //TX_TDDRC_POST_LIMIT_GAIN +793 0x0000 //TX_TDDRC_RESRV_0 +794 0x0000 //TX_TDDRC_RESRV_1 +795 0x0018 //TX_FDDRC_BAND_MARGIN_0 +796 0x0030 //TX_FDDRC_BAND_MARGIN_1 +797 0x0050 //TX_FDDRC_BAND_MARGIN_2 +798 0x0080 //TX_FDDRC_BAND_MARGIN_3 +799 0x0007 //TX_FDDRC_BLOCK_EXP +800 0x5000 //TX_FDDRC_THRD_2_0 +801 0x5000 //TX_FDDRC_THRD_2_1 +802 0x5000 //TX_FDDRC_THRD_2_2 +803 0x5000 //TX_FDDRC_THRD_2_3 +804 0x6400 //TX_FDDRC_THRD_3_0 +805 0x6400 //TX_FDDRC_THRD_3_1 +806 0x6400 //TX_FDDRC_THRD_3_2 +807 0x6400 //TX_FDDRC_THRD_3_3 +808 0x2000 //TX_FDDRC_SLANT_0_0 +809 0x2000 //TX_FDDRC_SLANT_0_1 +810 0x2000 //TX_FDDRC_SLANT_0_2 +811 0x2000 //TX_FDDRC_SLANT_0_3 +812 0x5333 //TX_FDDRC_SLANT_1_0 +813 0x5333 //TX_FDDRC_SLANT_1_1 +814 0x5333 //TX_FDDRC_SLANT_1_2 +815 0x5333 //TX_FDDRC_SLANT_1_3 +816 0x0000 //TX_DEADMIC_SILENCE_TH +817 0x0000 //TX_MIC_DEGRADE_TH +818 0x0000 //TX_DEADMIC_CNT +819 0x0000 //TX_MIC_DEGRADE_CNT +820 0x0000 //TX_FDDRC_RESRV_4 +821 0x0000 //TX_FDDRC_RESRV_5 +822 0x0000 //TX_FDDRC_RESRV_6 +823 0x7FFF //TX_KS_NOISEPASTE_FACTOR +824 0x0001 //TX_KS_CONFIG +825 0x7FFF //TX_KS_GAIN_MIN +826 0x0000 //TX_KS_RESRV_0 +827 0x0000 //TX_KS_RESRV_1 +828 0x0000 //TX_KS_RESRV_2 +829 0x7C00 //TX_LAMBDA_PKA_FP +830 0x2000 //TX_TPKA_FP +831 0x0080 //TX_MIN_G_FP +832 0x2000 //TX_MAX_G_FP +833 0x0000 //TX_FFP_FP_K_METAL +834 0x4000 //TX_A_POST_FLT_FP +835 0x0F5C //TX_RTO_OUTBEAM_TH +836 0x4CCD //TX_TPKA_FP_THD +837 0x0000 //TX_MAX_G_FP_BLK +838 0x0000 //TX_FFP_FADEIN +839 0x0000 //TX_FFP_FADEOUT +840 0x0000 //TX_WHISPERCTH +841 0x0000 //TX_WHISPERHOLDT +842 0x0000 //TX_WHISP_ENTHH +843 0x0000 //TX_WHISP_ENTHL +844 0x0000 //TX_WHISP_RTOTH +845 0x0000 //TX_WHISP_RTOTH2 +846 0x0000 //TX_MUTE_PERIOD +847 0x0000 //TX_FADE_IN_PERIOD +848 0x0100 //TX_FFP_RESRV_2 +849 0x0020 //TX_FFP_RESRV_3 +850 0x0000 //TX_FFP_RESRV_4 +851 0x0000 //TX_FFP_RESRV_5 +852 0x0000 //TX_FFP_RESRV_6 +853 0x0000 //TX_FILTINDX +854 0x0000 //TX_TDDRC_THRD_0 +855 0x0000 //TX_TDDRC_THRD_1 +856 0x2000 //TX_TDDRC_THRD_2 +857 0x2000 //TX_TDDRC_THRD_3 +858 0x3000 //TX_TDDRC_SLANT_0 +859 0x6E00 //TX_TDDRC_SLANT_1 +860 0x1000 //TX_TDDRC_ALPHA_UP_00 +861 0x7EB8 //TX_TDDRC_ALPHA_DWN_00 +862 0x0000 //TX_TDDRC_HMNC_FLAG +863 0x199A //TX_TDDRC_HMNC_GAIN +864 0x0000 //TX_TDDRC_SMT_FLAG +865 0x0CCD //TX_TDDRC_SMT_W +866 0x07F2 //TX_TDDRC_DRC_GAIN +867 0x7FFF //TX_TDDRC_LMT_THRD +868 0x0000 //TX_TDDRC_LMT_ALPHA +869 0x0000 //TX_TFMASKLTH +870 0x0000 //TX_TFMASKLTHL +871 0x0CCD //TX_TFMASKHTH +872 0x0CCD //TX_TFMASKLTH_BINVAD +873 0xF333 //TX_TFMASKLTH_NS_EST +874 0x2CCD //TX_TFMASKLTH_DOA +875 0xECCD //TX_TFMASKTH_BLESSCUT +876 0x1000 //TX_B_LESSCUT_RTO_MASK +877 0x3800 //TX_SB_RHO_MEAN_TH_ABN +878 0x2000 //TX_B_POST_FLT_MASK +879 0x0000 //TX_B_POST_FLT_MASK1 +880 0x5333 //TX_GAIN_WIND_MASK +881 0x7FFF //TX_TFMASK_BFSTRICT_MUSIC +882 0x0000 //TX_TFMASK_BFSTRICT_NOMUSIC +883 0x7333 //TX_FASTNS_OUTIN_TH +884 0x0CCD //TX_FASTNS_TFMASK_TH +885 0x0CCD //TX_FASTNS_TFMASKBIN_TH1 +886 0x0CCD //TX_FASTNS_TFMASKBIN_TH2 +887 0x0CCD //TX_FASTNS_TFMASKBIN_TH3 +888 0x00C8 //TX_FASTNS_ARSPC_TH +889 0xC000 //TX_FASTNS_MASK5_TH +890 0x4848 //TX_POSTSSA_MIN_G_VR_MASK +891 0x7FFF //TX_A_LESSCUT_RTO_MASK +892 0x1770 //TX_FASTNS_NOISETH +893 0xC000 //TX_FASTNS_SSA_THLFL +894 0xC000 //TX_FASTNS_SSA_THHFL +895 0xCCCC //TX_FASTNS_SSA_THLFH +896 0xD999 //TX_FASTNS_SSA_THHFH +897 0x0000 //TX_SENDFUNC_REG_MICMUTE +898 0x0000 //TX_SENDFUNC_REG_MICMUTE1 +899 0x0000 //TX_MICMUTE_RATIO_THR +900 0x0000 //TX_MICMUTE_AMP_THR +901 0x0000 //TX_MICMUTE_HPF_IND +902 0x0000 //TX_MICMUTE_LOG_EYR_TH +903 0x0000 //TX_MICMUTE_CVG_TIME +904 0x0000 //TX_MICMUTE_RELEASE_TIME +905 0x0000 //TX_MIC_VOLUME_MIC0MUTE +906 0x0000 //TX_MICMUTE_EPD_OFFSET_0 +907 0x0000 //TX_MICMUTE_FRQ_AEC_L +908 0x0000 //TX_MICMUTE_EAD_THR +909 0x0000 //TX_MICMUTE_LAMBDA_CB_NLE +910 0x0000 //TX_MICMUTE_LAMBDA_RE_EST +911 0x0000 //TX_DTD_THR1_MICMUTE_0 +912 0x0000 //TX_DTD_THR1_MICMUTE_1 +913 0x0000 //TX_DTD_THR1_MICMUTE_2 +914 0x0000 //TX_DTD_THR1_MICMUTE_3 +915 0x0000 //TX_DTD_THR2_MICMUTE_0 +916 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_0 +917 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_1 +918 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_2 +919 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_3 +920 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_4 +921 0x0000 //TX_MICMUTE_C_POST_FLT +922 0x0000 //TX_MICMUTE_DT_CUT_K +923 0x0000 //TX_MICMUTE_DT_CUT_THR +924 0x0000 //TX_MICMUTE_DT_CUT_K2 +925 0x0000 //TX_MICMUTE_DT_CUT_THR2 +926 0x0000 //TX_MICMUTE_DT2_HOLD_N +927 0x0000 //TX_MICMUTE_RATIODTH_THCUT +928 0x0000 //TX_MICMUTE_B_POST_FLT_ECHOL +929 0x0000 //TX_MICMUTE_B_POST_FLT_ECHOH +930 0x0000 //TX_MICMUTE_C_POST_FLT_MASK +931 0x0000 //TX_MICMUTE_RATIODTL_CUT_TH +932 0x0000 //TX_MICMUTE_DT_CUT_K1 +933 0x0000 //TX_MICMUTE_N2_SN_EST +934 0x0000 //TX_MICMUTE_THR_SN_EST_0 +935 0x0000 //TX_MICMUTE_MIN_G_CTRL_0 +936 0x0000 //TX_MICMUTE_A_POST_FILT_S_0 +937 0x0000 //TX_MICMUTE_B_POST_FILT_0 +938 0x0000 //TX_MIC1RUB_AMP_THR +939 0x0000 //TX_MIC1MUTE_RATIO_THR +940 0x0000 //TX_MIC1MUTE_AMP_THR +941 0x0000 //TX_MIC1MUTE_CVG_TIME +942 0x0000 //TX_MIC1MUTE_RELEASE_TIME +943 0x0000 //TX_AMS_RESRV_01 +944 0x0000 //TX_AMS_RESRV_02 +945 0x0000 //TX_AMS_RESRV_03 +946 0x0000 //TX_AMS_RESRV_04 +947 0x0000 //TX_AMS_RESRV_05 +948 0x0000 //TX_AMS_RESRV_06 +949 0x0000 //TX_AMS_RESRV_07 +950 0x0000 //TX_AMS_RESRV_08 +951 0x0000 //TX_AMS_RESRV_09 +952 0x0000 //TX_AMS_RESRV_10 +953 0x0000 //TX_AMS_RESRV_11 +954 0x0000 //TX_AMS_RESRV_12 +955 0x0000 //TX_AMS_RESRV_13 +956 0x0000 //TX_AMS_RESRV_14 +957 0x0000 //TX_AMS_RESRV_15 +958 0x0000 //TX_AMS_RESRV_16 +959 0x0000 //TX_AMS_RESRV_17 +960 0x0000 //TX_AMS_RESRV_18 +961 0x0000 //TX_AMS_RESRV_19 +#RX +0 0xA06C //RX_RECVFUNC_MODE_0 +1 0x0000 //RX_RECVFUNC_MODE_1 +2 0x0000 //RX_SAMPLINGFREQ_SIG +3 0x0000 //RX_SAMPLINGFREQ_PROC +4 0x000A //RX_FRAME_SZ +5 0x0000 //RX_DELAY_OPT +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +10 0x0800 //RX_PGA +11 0x7FFF //RX_A_HP +12 0x0000 //RX_B_PE +13 0x3800 //RX_THR_PITCH_DET_0 +14 0x3000 //RX_THR_PITCH_DET_1 +15 0x2800 //RX_THR_PITCH_DET_2 +16 0x0008 //RX_PITCH_BFR_LEN +17 0x0003 //RX_SBD_PITCH_DET +18 0x0100 //RX_PP_RESRV_0 +19 0x0020 //RX_PP_RESRV_1 +20 0x0600 //RX_N_SN_EST +21 0x000C //RX_N2_SN_EST +22 0x0006 //RX_NS_LVL_CTRL +23 0xF800 //RX_THR_SN_EST +24 0x7CCD //RX_LAMBDA_PFILT +25 0x000A //RX_FENS_RESRV_0 +26 0x0190 //RX_FENS_RESRV_1 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +30 0x0002 //RX_EXTRA_NS_L +31 0x0800 //RX_EXTRA_NS_A +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +35 0x199A //RX_A_POST_FLT +36 0x0000 //RX_LMT_THRD +37 0x4000 //RX_LMT_ALPHA +38 0x0014 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4444 //RX_FDEQ_GAIN_6 +46 0x4040 //RX_FDEQ_GAIN_7 +47 0x4040 //RX_FDEQ_GAIN_8 +48 0x4040 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +111 0x0000 //RX_FILTINDX +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7EB8 //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x017F //RX_TDDRC_DRC_GAIN +125 0x7C00 //RX_LAMBDA_PKA_FP +126 0x2000 //RX_TPKA_FP +127 0x2000 //RX_MIN_G_FP +128 0x0080 //RX_MAX_G_FP +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +131 0x0000 //RX_MAXLEVEL_CNG +132 0x3000 //RX_BWE_UV_TH +133 0x3000 //RX_BWE_UV_TH2 +134 0x1800 //RX_BWE_UV_TH3 +135 0x1000 //RX_BWE_V_TH +136 0x04CD //RX_BWE_GAIN1_V_TH1 +137 0x0F33 //RX_BWE_GAIN1_V_TH2 +138 0x7333 //RX_BWE_UV_EQ +139 0x199A //RX_BWE_V_EQ +140 0x7333 //RX_BWE_TONE_TH +141 0x0004 //RX_BWE_UV_HOLD_T +142 0x6CCD //RX_BWE_GAIN2_ALPHA +143 0x799A //RX_BWE_GAIN3_ALPHA +144 0x001E //RX_BWE_CUTOFF +145 0x3000 //RX_BWE_GAINFILL +146 0x3200 //RX_BWE_MAXTH_TONE +147 0x2000 //RX_BWE_EQ_0 +148 0x2000 //RX_BWE_EQ_1 +149 0x2000 //RX_BWE_EQ_2 +150 0x2000 //RX_BWE_EQ_3 +151 0x2000 //RX_BWE_EQ_4 +152 0x2000 //RX_BWE_EQ_5 +153 0x2000 //RX_BWE_EQ_6 +154 0x0000 //RX_BWE_RESRV_0 +155 0x0000 //RX_BWE_RESRV_1 +156 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7EB8 //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x017F //RX_TDDRC_DRC_GAIN +38 0x0014 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4444 //RX_FDEQ_GAIN_6 +46 0x4040 //RX_FDEQ_GAIN_7 +47 0x4040 //RX_FDEQ_GAIN_8 +48 0x4040 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7EB8 //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x017F //RX_TDDRC_DRC_GAIN +38 0x0014 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4444 //RX_FDEQ_GAIN_6 +46 0x4040 //RX_FDEQ_GAIN_7 +47 0x4040 //RX_FDEQ_GAIN_8 +48 0x4040 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7EB8 //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x017F //RX_TDDRC_DRC_GAIN +38 0x0014 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4444 //RX_FDEQ_GAIN_6 +46 0x4040 //RX_FDEQ_GAIN_7 +47 0x4040 //RX_FDEQ_GAIN_8 +48 0x4040 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7EB8 //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x017F //RX_TDDRC_DRC_GAIN +38 0x0014 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4444 //RX_FDEQ_GAIN_6 +46 0x4040 //RX_FDEQ_GAIN_7 +47 0x4040 //RX_FDEQ_GAIN_8 +48 0x4040 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7EB8 //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x017F //RX_TDDRC_DRC_GAIN +38 0x0014 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4444 //RX_FDEQ_GAIN_6 +46 0x4040 //RX_FDEQ_GAIN_7 +47 0x4040 //RX_FDEQ_GAIN_8 +48 0x4040 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7EB8 //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x017F //RX_TDDRC_DRC_GAIN +38 0x0014 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4444 //RX_FDEQ_GAIN_6 +46 0x4040 //RX_FDEQ_GAIN_7 +47 0x4040 //RX_FDEQ_GAIN_8 +48 0x4040 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7EB8 //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x017F //RX_TDDRC_DRC_GAIN +38 0x0014 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4444 //RX_FDEQ_GAIN_6 +46 0x4040 //RX_FDEQ_GAIN_7 +47 0x4040 //RX_FDEQ_GAIN_8 +48 0x4040 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#RX 2 +157 0xA06C //RX_RECVFUNC_MODE_0 +158 0x0000 //RX_RECVFUNC_MODE_1 +159 0x0000 //RX_SAMPLINGFREQ_SIG +160 0x0000 //RX_SAMPLINGFREQ_PROC +161 0x000A //RX_FRAME_SZ +162 0x0000 //RX_DELAY_OPT +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +167 0x0800 //RX_PGA +168 0x7FFF //RX_A_HP +169 0x0000 //RX_B_PE +170 0x3800 //RX_THR_PITCH_DET_0 +171 0x3000 //RX_THR_PITCH_DET_1 +172 0x2800 //RX_THR_PITCH_DET_2 +173 0x0008 //RX_PITCH_BFR_LEN +174 0x0003 //RX_SBD_PITCH_DET +175 0x0100 //RX_PP_RESRV_0 +176 0x0020 //RX_PP_RESRV_1 +177 0x0600 //RX_N_SN_EST +178 0x000C //RX_N2_SN_EST +179 0x0006 //RX_NS_LVL_CTRL +180 0xF800 //RX_THR_SN_EST +181 0x7CCD //RX_LAMBDA_PFILT +182 0x000A //RX_FENS_RESRV_0 +183 0x0190 //RX_FENS_RESRV_1 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +187 0x0002 //RX_EXTRA_NS_L +188 0x0800 //RX_EXTRA_NS_A +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +192 0x199A //RX_A_POST_FLT +193 0x0000 //RX_LMT_THRD +194 0x4000 //RX_LMT_ALPHA +195 0x0014 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4444 //RX_FDEQ_GAIN_6 +203 0x4040 //RX_FDEQ_GAIN_7 +204 0x4040 //RX_FDEQ_GAIN_8 +205 0x4040 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +268 0x0000 //RX_FILTINDX +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7EB8 //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x017F //RX_TDDRC_DRC_GAIN +282 0x7C00 //RX_LAMBDA_PKA_FP +283 0x2000 //RX_TPKA_FP +284 0x2000 //RX_MIN_G_FP +285 0x0080 //RX_MAX_G_FP +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +288 0x0000 //RX_MAXLEVEL_CNG +289 0x3000 //RX_BWE_UV_TH +290 0x3000 //RX_BWE_UV_TH2 +291 0x1800 //RX_BWE_UV_TH3 +292 0x1000 //RX_BWE_V_TH +293 0x04CD //RX_BWE_GAIN1_V_TH1 +294 0x0F33 //RX_BWE_GAIN1_V_TH2 +295 0x7333 //RX_BWE_UV_EQ +296 0x199A //RX_BWE_V_EQ +297 0x7333 //RX_BWE_TONE_TH +298 0x0004 //RX_BWE_UV_HOLD_T +299 0x6CCD //RX_BWE_GAIN2_ALPHA +300 0x799A //RX_BWE_GAIN3_ALPHA +301 0x001E //RX_BWE_CUTOFF +302 0x3000 //RX_BWE_GAINFILL +303 0x3200 //RX_BWE_MAXTH_TONE +304 0x2000 //RX_BWE_EQ_0 +305 0x2000 //RX_BWE_EQ_1 +306 0x2000 //RX_BWE_EQ_2 +307 0x2000 //RX_BWE_EQ_3 +308 0x2000 //RX_BWE_EQ_4 +309 0x2000 //RX_BWE_EQ_5 +310 0x2000 //RX_BWE_EQ_6 +311 0x0000 //RX_BWE_RESRV_0 +312 0x0000 //RX_BWE_RESRV_1 +313 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7EB8 //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x017F //RX_TDDRC_DRC_GAIN +195 0x0014 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4444 //RX_FDEQ_GAIN_6 +203 0x4040 //RX_FDEQ_GAIN_7 +204 0x4040 //RX_FDEQ_GAIN_8 +205 0x4040 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7EB8 //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x017F //RX_TDDRC_DRC_GAIN +195 0x0014 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4444 //RX_FDEQ_GAIN_6 +203 0x4040 //RX_FDEQ_GAIN_7 +204 0x4040 //RX_FDEQ_GAIN_8 +205 0x4040 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7EB8 //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x017F //RX_TDDRC_DRC_GAIN +195 0x0014 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4444 //RX_FDEQ_GAIN_6 +203 0x4040 //RX_FDEQ_GAIN_7 +204 0x4040 //RX_FDEQ_GAIN_8 +205 0x4040 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7EB8 //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x017F //RX_TDDRC_DRC_GAIN +195 0x0014 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4444 //RX_FDEQ_GAIN_6 +203 0x4040 //RX_FDEQ_GAIN_7 +204 0x4040 //RX_FDEQ_GAIN_8 +205 0x4040 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7EB8 //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x017F //RX_TDDRC_DRC_GAIN +195 0x0014 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4444 //RX_FDEQ_GAIN_6 +203 0x4040 //RX_FDEQ_GAIN_7 +204 0x4040 //RX_FDEQ_GAIN_8 +205 0x4040 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7EB8 //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x017F //RX_TDDRC_DRC_GAIN +195 0x0014 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4444 //RX_FDEQ_GAIN_6 +203 0x4040 //RX_FDEQ_GAIN_7 +204 0x4040 //RX_FDEQ_GAIN_8 +205 0x4040 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7EB8 //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x017F //RX_TDDRC_DRC_GAIN +195 0x0014 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4444 //RX_FDEQ_GAIN_6 +203 0x4040 //RX_FDEQ_GAIN_7 +204 0x4040 //RX_FDEQ_GAIN_8 +205 0x4040 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 + +#CASE_NAME BLUETOOTH-BTWB-VOICE_GENERIC-WB +#PARAM_MODE FULL +#PARAM_TYPE TX+2RX +#TOTAL_CUSTOM_STEP 7+7 +#TX +0 0x0008 //TX_OPERATION_MODE_0 +1 0x0008 //TX_OPERATION_MODE_1 +2 0x0033 //TX_PATCH_REG +3 0x0240 //TX_SENDFUNC_MODE_0 +4 0x0001 //TX_SENDFUNC_MODE_1 +5 0x0001 //TX_NUM_MIC +6 0x0001 //TX_SAMPLINGFREQ_SIG +7 0x0001 //TX_SAMPLINGFREQ_PROC +8 0x000A //TX_FRAME_SZ_SIG +9 0x000A //TX_FRAME_SZ +10 0x0000 //TX_DELAY_OPT +11 0x0028 //TX_MAX_TAIL_LENGTH +12 0x0001 //TX_NUM_LOUTCHN +13 0x0001 //TX_MAXNUM_AECREF +14 0x0000 //TX_DBG_FUNC_REG +15 0x0000 //TX_DBG_FUNC_REG1 +16 0x0000 //TX_SYS_RESRV_0 +17 0x0000 //TX_SYS_RESRV_1 +18 0x0000 //TX_SYS_RESRV_2 +19 0x0000 //TX_SYS_RESRV_3 +20 0x0000 //TX_DIST2REF0 +21 0x009B //TX_DIST2REF1 +22 0x0000 //TX_DIST2REF_02 +23 0x0000 //TX_DIST2REF_03 +24 0x0000 //TX_DIST2REF_04 +25 0x0000 //TX_DIST2REF_05 +26 0x0000 //TX_MMIC +27 0x0915 //TX_PGA_0 +28 0x0800 //TX_PGA_1 +29 0x0800 //TX_PGA_2 +30 0x0000 //TX_PGA_3 +31 0x0000 //TX_PGA_4 +32 0x0000 //TX_PGA_5 +33 0x0000 //TX_MIC_PAIRS +34 0x0000 //TX_MIC_PAIRS_HS +35 0x0002 //TX_MICS_FOR_BF +36 0x0000 //TX_MIC_PAIRS_FORL1 +37 0x0002 //TX_MICS_OF_PAIR0 +38 0x0002 //TX_MICS_OF_PAIR1 +39 0x0002 //TX_MICS_OF_PAIR2 +40 0x0002 //TX_MICS_OF_PAIR3 +41 0x0000 //TX_MIC_DATA_SRC0 +42 0x0001 //TX_MIC_DATA_SRC1 +43 0x0002 //TX_MIC_DATA_SRC2 +44 0x0000 //TX_MIC_DATA_SRC3 +45 0x0000 //TX_MIC_PAIR_CH_04 +46 0x0000 //TX_MIC_PAIR_CH_05 +47 0x0000 //TX_MIC_PAIR_CH_10 +48 0x0000 //TX_MIC_PAIR_CH_11 +49 0x0000 //TX_MIC_PAIR_CH_12 +50 0x0000 //TX_MIC_PAIR_CH_13 +51 0x0000 //TX_MIC_PAIR_CH_14 +52 0x05DC //TX_HD_BIN_MASK +53 0x0010 //TX_HD_SUBAND_MASK +54 0x19A1 //TX_HD_FRAME_AVG_MASK +55 0x0320 //TX_HD_MIN_FRQ +56 0x1000 //TX_HD_ALPHA_PSD +57 0x1100 //TX_T_PHPR1 +58 0x0000 //TX_T_PHPR2 +59 0x0000 //TX_T_PTPR +60 0x0000 //TX_T_PNPR +61 0x0000 //TX_T_PAPR1 +62 0xEE6C //TX_T_PSDVAT +63 0x0800 //TX_CNT +64 0x4000 //TX_ANTI_HOWL_GAIN +65 0x0001 //TX_MICFORBFMARK_0 +66 0x0001 //TX_MICFORBFMARK_1 +67 0x0001 //TX_MICFORBFMARK_2 +68 0x0001 //TX_MICFORBFMARK_3 +69 0x0001 //TX_MICFORBFMARK_4 +70 0x0001 //TX_MICFORBFMARK_5 +71 0x0000 //TX_DIST2REF_10 +72 0x3E00 //TX_DIST2REF_11 +73 0x0000 //TX_DIST2REF2 +74 0x0000 //TX_DIST2REF_13 +75 0x0000 //TX_DIST2REF_14 +76 0x0000 //TX_DIST2REF_15 +77 0x0000 //TX_DIST2REF_20 +78 0x0000 //TX_DIST2REF_21 +79 0x0000 //TX_DIST2REF_22 +80 0x0000 //TX_DIST2REF_23 +81 0x0000 //TX_DIST2REF_24 +82 0x0000 //TX_DIST2REF_25 +83 0x0000 //TX_DIST2REF_30 +84 0x0000 //TX_DIST2REF_31 +85 0x0000 //TX_DIST2REF_32 +86 0x0000 //TX_DIST2REF_33 +87 0x0000 //TX_DIST2REF_34 +88 0x0000 //TX_DIST2REF_35 +89 0x0000 //TX_MIC_LOC_00 +90 0x0000 //TX_MIC_LOC_01 +91 0x0000 //TX_MIC_LOC_02 +92 0x0000 //TX_MIC_LOC_03 +93 0x0000 //TX_MIC_LOC_04 +94 0x0000 //TX_MIC_LOC_05 +95 0x0000 //TX_MIC_LOC_10 +96 0x0000 //TX_MIC_LOC_11 +97 0x0000 //TX_MIC_LOC_12 +98 0x0000 //TX_MIC_LOC_13 +99 0x0000 //TX_MIC_LOC_14 +100 0x0000 //TX_MIC_LOC_15 +101 0x0000 //TX_MIC_LOC_20 +102 0x0000 //TX_MIC_LOC_21 +103 0x0000 //TX_MIC_LOC_22 +104 0x0000 //TX_MIC_LOC_23 +105 0x0000 //TX_MIC_LOC_24 +106 0x0000 //TX_MIC_LOC_25 +107 0x0200 //TX_MIC_REFBLK_VOLUME +108 0x0800 //TX_MIC_BLOCK_VOLUME +109 0x0000 //TX_INVERSE_MASK +110 0x0000 //TX_ADCS_MASK +111 0x04D0 //TX_ADCS_GAIN +112 0x4000 //TX_NFC_GAINFAC +113 0x0000 //TX_MAINMIC_BLKFACTOR +114 0x0000 //TX_REFMIC_BLKFACTOR +115 0x0000 //TX_BLMIC_BLKFACTOR +116 0x0000 //TX_BRMIC_BLKFACTOR +117 0x0031 //TX_MICBLK_START_BIN +118 0x0060 //TX_MICBLK_END_BIN +119 0x0015 //TX_MICBLK_FE_HOLD +120 0xFFF2 //TX_MICBLK_MR_EXP_TH +121 0xFFF2 //TX_MICBLK_LR_EXP_TH +122 0x0000 //TX_FENE_HOLD +123 0x4000 //TX_FE_ENER_TH_MTS +124 0x0004 //TX_FE_ENER_TH_EXP +125 0x6000 //TX_C_POST_FLT_MIC_MAINBLK +126 0x6000 //TX_C_POST_FLT_MIC_REFBLK +127 0x0010 //TX_MIC_BLOCK_N +128 0x7D83 //TX_A_HP +129 0x4000 //TX_B_PE +130 0x6800 //TX_THR_PITCH_DET_0 +131 0x6000 //TX_THR_PITCH_DET_1 +132 0x5800 //TX_THR_PITCH_DET_2 +133 0x0008 //TX_PITCH_BFR_LEN +134 0x0003 //TX_SBD_PITCH_DET +135 0x0050 //TX_TD_AEC_L +136 0x4000 //TX_MU0_UNP_TD_AEC +137 0x1000 //TX_MU0_PTD_TD_AEC +138 0x0000 //TX_PP_RESRV_0 +139 0x2A94 //TX_PP_RESRV_1 +140 0x55F0 //TX_PP_RESRV_2 +141 0x0000 //TX_PP_RESRV_3 +142 0x0000 //TX_PP_RESRV_4 +143 0x0000 //TX_PP_RESRV_5 +144 0x0000 //TX_PP_RESRV_6 +145 0x0000 //TX_PP_RESRV_7 +146 0x001E //TX_TAIL_LENGTH +147 0x0080 //TX_AEC_REF_GAIN_0 +148 0x0800 //TX_AEC_REF_GAIN_1 +149 0x0800 //TX_AEC_REF_GAIN_2 +150 0x7000 //TX_EAD_THR +151 0x0800 //TX_THR_RE_EST +152 0x0800 //TX_MIN_EQ_RE_EST_0 +153 0x0800 //TX_MIN_EQ_RE_EST_1 +154 0x0800 //TX_MIN_EQ_RE_EST_2 +155 0x0800 //TX_MIN_EQ_RE_EST_3 +156 0x0800 //TX_MIN_EQ_RE_EST_4 +157 0x0800 //TX_MIN_EQ_RE_EST_5 +158 0x0800 //TX_MIN_EQ_RE_EST_6 +159 0x0800 //TX_MIN_EQ_RE_EST_7 +160 0x0800 //TX_MIN_EQ_RE_EST_8 +161 0x0800 //TX_MIN_EQ_RE_EST_9 +162 0x0800 //TX_MIN_EQ_RE_EST_10 +163 0x0800 //TX_MIN_EQ_RE_EST_11 +164 0x0800 //TX_MIN_EQ_RE_EST_12 +165 0x4000 //TX_LAMBDA_RE_EST +166 0x2000 //TX_LAMBDA_CB_NLE +167 0x6000 //TX_C_POST_FLT +168 0x7000 //TX_GAIN_NP +169 0x00C8 //TX_SE_HOLD_N +170 0x00C8 //TX_DT_HOLD_N +171 0x03E8 //TX_DT2_HOLD_N +172 0x6666 //TX_AEC_RESRV_0 +173 0x0000 //TX_AEC_RESRV_1 +174 0x0014 //TX_AEC_RESRV_2 +175 0x0000 //TX_MIC_DELAY_LENGTH +176 0x0000 //TX_REF_DELAY_LENGTH +177 0x0000 //TX_ADD_LINEIN_GAINL +178 0x0000 //TX_ADD_LINEIN_GAINH +179 0x0000 //TX_MIN_EQ_RE_EST_14 +180 0x0000 //TX_DTD_THR1_8 +181 0x7FFF //TX_DTD_THR2_8 +182 0x0000 //TX_DTD_MIC_BLK2 +183 0x0008 //TX_FRQ_LIN_LEN +184 0x7FFF //TX_FRQ_AEC_LEN_RHO +185 0x6000 //TX_MU0_UNP_FRQ_AEC +186 0x4000 //TX_MU0_PTD_FRQ_AEC +187 0x000A //TX_MINENOISETH +188 0x0800 //TX_MU0_RE_EST +189 0x0001 //TX_AEC_NUM_CH +190 0x0000 //TX_BIGECHOATTENUATION_MAX +191 0x2000 //TX_A_POST_FLT_MICBLK +192 0x0000 //TX_BLKENERTH +193 0x0000 //TX_BLKENERHIGHTH +194 0x0000 //TX_NORMENERTH +195 0x0000 //TX_NORMENERHIGHTH +196 0x0000 //TX_NORMENERHIGHTHL +197 0x7800 //TX_DTD_THR1_0 +198 0x7000 //TX_DTD_THR1_1 +199 0x7FFF //TX_DTD_THR1_2 +200 0x7FFF //TX_DTD_THR1_3 +201 0x7FFF //TX_DTD_THR1_4 +202 0x7FFF //TX_DTD_THR1_5 +203 0x7FFF //TX_DTD_THR1_6 +204 0x7FFF //TX_DTD_THR2_0 +205 0x7FFF //TX_DTD_THR2_1 +206 0x7FFF //TX_DTD_THR2_2 +207 0x7FFF //TX_DTD_THR2_3 +208 0x7FFF //TX_DTD_THR2_4 +209 0x7FFF //TX_DTD_THR2_5 +210 0x7FFF //TX_DTD_THR2_6 +211 0x1000 //TX_DTD_THR3 +212 0x0000 //TX_SPK_CUT_K +213 0x0BB8 //TX_DT_CUT_K +214 0x0CCD //TX_DT_CUT_THR +215 0x04EB //TX_COMFORT_G +216 0x01F4 //TX_POWER_YOUT_TH +217 0x4000 //TX_FDPFGAINECHO +218 0x0000 //TX_DTD_HD_THR +219 0x0000 //TX_SPK_CUT_K_S +220 0x0000 //TX_DTD_MIC_BLK +221 0x0400 //TX_ADPT_STRICT_L +222 0x0200 //TX_ADPT_STRICT_H +223 0x0BB8 //TX_RATIO_DT_L_TH_LOW +224 0x3A98 //TX_RATIO_DT_H_TH_LOW +225 0x1770 //TX_RATIO_DT_L_TH_HIGH +226 0x4E20 //TX_RATIO_DT_H_TH_HIGH +227 0x09C4 //TX_RATIO_DT_L0_TH +228 0x0800 //TX_B_POST_FILT_ECHO_L +229 0x7FFF //TX_B_POST_FILT_ECHO_H +230 0x0200 //TX_MIN_G_CTRL_ECHO +231 0x7FFF //TX_B_LESSCUT_RTO_ECHO +232 0x0019 //TX_EPD_OFFSET_00 +233 0x0019 //TX_EPD_OFFST_01 +234 0x1388 //TX_RATIO_DT_L0_TH_HIGH +235 0x3A98 //TX_RATIO_DT_H_TH_CUT +236 0x7FFF //TX_MIN_EQ_RE_EST_13 +237 0x7FFF //TX_DTD_THR1_7 +238 0x7FFF //TX_DTD_THR2_7 +239 0x0800 //TX_DT_RESRV_7 +240 0x0800 //TX_DT_RESRV_8 +241 0x0000 //TX_DT_RESRV_9 +242 0xF400 //TX_THR_SN_EST_0 +243 0xF400 //TX_THR_SN_EST_1 +244 0xF600 //TX_THR_SN_EST_2 +245 0xF400 //TX_THR_SN_EST_3 +246 0xF400 //TX_THR_SN_EST_4 +247 0xF400 //TX_THR_SN_EST_5 +248 0xF400 //TX_THR_SN_EST_6 +249 0xF600 //TX_THR_SN_EST_7 +250 0x0000 //TX_DELTA_THR_SN_EST_0 +251 0x0200 //TX_DELTA_THR_SN_EST_1 +252 0x0200 //TX_DELTA_THR_SN_EST_2 +253 0x0200 //TX_DELTA_THR_SN_EST_3 +254 0x0200 //TX_DELTA_THR_SN_EST_4 +255 0x0200 //TX_DELTA_THR_SN_EST_5 +256 0x0000 //TX_DELTA_THR_SN_EST_6 +257 0x0200 //TX_DELTA_THR_SN_EST_7 +258 0x6000 //TX_LAMBDA_NN_EST_0 +259 0x4000 //TX_LAMBDA_NN_EST_1 +260 0x4000 //TX_LAMBDA_NN_EST_2 +261 0x4000 //TX_LAMBDA_NN_EST_3 +262 0x4000 //TX_LAMBDA_NN_EST_4 +263 0x4000 //TX_LAMBDA_NN_EST_5 +264 0x6000 //TX_LAMBDA_NN_EST_6 +265 0x4000 //TX_LAMBDA_NN_EST_7 +266 0x0400 //TX_N_SN_EST +267 0x001E //TX_INBEAM_T +268 0x0041 //TX_INBEAMHOLDT +269 0x2000 //TX_G_STRICT +270 0x2000 //TX_EQ_THR_BF +271 0x799A //TX_LAMBDA_EQ_BF +272 0x1000 //TX_NE_RTO_TH +273 0x0400 //TX_NE_RTO_TH_L +274 0x0800 //TX_MAINREFRTOH_TH_H +275 0x0800 //TX_MAINREFRTOH_TH_L +276 0x0800 //TX_MAINREFRTO_TH_H +277 0x0800 //TX_MAINREFRTO_TH_L +278 0x0200 //TX_MAINREFRTO_TH_EQ +279 0x1000 //TX_B_POST_FLT_0 +280 0x1000 //TX_B_POST_FLT_1 +281 0x000F //TX_NS_LVL_CTRL_0 +282 0x0011 //TX_NS_LVL_CTRL_1 +283 0x000F //TX_NS_LVL_CTRL_2 +284 0x000F //TX_NS_LVL_CTRL_3 +285 0x000F //TX_NS_LVL_CTRL_4 +286 0x000F //TX_NS_LVL_CTRL_5 +287 0x000F //TX_NS_LVL_CTRL_6 +288 0x0011 //TX_NS_LVL_CTRL_7 +289 0x000C //TX_MIN_GAIN_S_0 +290 0x000F //TX_MIN_GAIN_S_1 +291 0x000C //TX_MIN_GAIN_S_2 +292 0x000C //TX_MIN_GAIN_S_3 +293 0x000C //TX_MIN_GAIN_S_4 +294 0x000C //TX_MIN_GAIN_S_5 +295 0x000C //TX_MIN_GAIN_S_6 +296 0x000F //TX_MIN_GAIN_S_7 +297 0x7FFF //TX_NMOS_SUP +298 0x0000 //TX_NS_MAX_PRI_SNR_TH +299 0x0000 //TX_NMOS_SUP_MENSA +300 0x7FFF //TX_SNRI_SUP_0 +301 0x7FFF //TX_SNRI_SUP_1 +302 0x7FFF //TX_SNRI_SUP_2 +303 0x7FFF //TX_SNRI_SUP_3 +304 0x7FFF //TX_SNRI_SUP_4 +305 0x7FFF //TX_SNRI_SUP_5 +306 0x7FFF //TX_SNRI_SUP_6 +307 0x7FFF //TX_SNRI_SUP_7 +308 0x7FFF //TX_THR_LFNS +309 0x000E //TX_G_LFNS +310 0x09C4 //TX_GAIN0_NTH +311 0x000A //TX_MUSIC_MORENS +312 0x7FFF //TX_A_POST_FILT_0 +313 0x2000 //TX_A_POST_FILT_1 +314 0x4000 //TX_A_POST_FILT_S_0 +315 0x5000 //TX_A_POST_FILT_S_1 +316 0x5000 //TX_A_POST_FILT_S_2 +317 0x5000 //TX_A_POST_FILT_S_3 +318 0x5000 //TX_A_POST_FILT_S_4 +319 0x5000 //TX_A_POST_FILT_S_5 +320 0x4000 //TX_A_POST_FILT_S_6 +321 0x5000 //TX_A_POST_FILT_S_7 +322 0x1000 //TX_B_POST_FILT_0 +323 0x1000 //TX_B_POST_FILT_1 +324 0x1000 //TX_B_POST_FILT_2 +325 0x1000 //TX_B_POST_FILT_3 +326 0x1000 //TX_B_POST_FILT_4 +327 0x1000 //TX_B_POST_FILT_5 +328 0x1000 //TX_B_POST_FILT_6 +329 0x1000 //TX_B_POST_FILT_7 +330 0x7FFF //TX_B_LESSCUT_RTO_S_0 +331 0x7FFF //TX_B_LESSCUT_RTO_S_1 +332 0x7FFF //TX_B_LESSCUT_RTO_S_2 +333 0x7FFF //TX_B_LESSCUT_RTO_S_3 +334 0x7FFF //TX_B_LESSCUT_RTO_S_4 +335 0x7FFF //TX_B_LESSCUT_RTO_S_5 +336 0x7FFF //TX_B_LESSCUT_RTO_S_6 +337 0x7FFF //TX_B_LESSCUT_RTO_S_7 +338 0x7CCD //TX_LAMBDA_PFILT +339 0x7B00 //TX_LAMBDA_PFILT_S_0 +340 0x7B00 //TX_LAMBDA_PFILT_S_1 +341 0x7B00 //TX_LAMBDA_PFILT_S_2 +342 0x7B00 //TX_LAMBDA_PFILT_S_3 +343 0x7B00 //TX_LAMBDA_PFILT_S_4 +344 0x7B00 //TX_LAMBDA_PFILT_S_5 +345 0x7B00 //TX_LAMBDA_PFILT_S_6 +346 0x7B00 //TX_LAMBDA_PFILT_S_7 +347 0x0200 //TX_K_PEPPER +348 0x0800 //TX_A_PEPPER +349 0x1EAA //TX_K_PEPPER_HF +350 0x0800 //TX_A_PEPPER_HF +351 0x0001 //TX_HMNC_BST_FLG +352 0x0200 //TX_HMNC_BST_THR +353 0x0800 //TX_DT_BINVAD_TH_0 +354 0x0800 //TX_DT_BINVAD_TH_1 +355 0x0800 //TX_DT_BINVAD_TH_2 +356 0x0800 //TX_DT_BINVAD_TH_3 +357 0x1D4C //TX_DT_BINVAD_ENDF +358 0x0000 //TX_C_POST_FLT_DT +359 0x0CCD //TX_NS_B_POST_FLT_LESSCUT +360 0x0100 //TX_DT_BOOST +361 0x0000 //TX_BF_SGRAD_FLG +362 0x0005 //TX_BF_DVG_TH +363 0x001E //TX_SN_C_F +364 0x0000 //TX_K_APT +365 0x0000 //TX_NOISEDET +366 0x0190 //TX_NDETCT +367 0x0050 //TX_NOISE_TH_0 +368 0x7FFF //TX_NOISE_TH_0_2 +369 0x7FFF //TX_NOISE_TH_0_3 +370 0x07D0 //TX_NOISE_TH_1 +371 0x00C8 //TX_NOISE_TH_2 +372 0x3A98 //TX_NOISE_TH_3 +373 0x0FA0 //TX_NOISE_TH_4 +374 0x157C //TX_NOISE_TH_5 +375 0x7FFF //TX_NOISE_TH_5_2 +376 0x7FFF //TX_NOISE_TH_5_3 +377 0x7FFF //TX_NOISE_TH_5_4 +378 0x044C //TX_NOISE_TH_6 +379 0x0014 //TX_MINENOISE_TH +380 0x4000 //TX_MORENS_TFMASK_TH +381 0xFFEE //TX_DRC_QUIET_FLOOR +382 0x6000 //TX_RATIODTL_CUT_TH +383 0xFFF3 //TX_DT_CUT_K1 +384 0x0666 //TX_OUT_ENER_S_TH_CLEAN +385 0x0666 //TX_OUT_ENER_S_TH_LESSCLEAN +386 0x0333 //TX_OUT_ENER_S_TH_NOISY +387 0x019A //TX_OUT_ENER_TH_NOISE +388 0x0333 //TX_OUT_ENER_TH_SPEECH +389 0x2000 //TX_SN_NPB_GAIN +390 0x0000 //TX_NN_NPB_GAIN +391 0x0000 //TX_POST_MASK_SUP_HSNE +392 0x0000 //TX_TAIL_DET_TH +393 0x0000 //TX_B_LESSCUT_RTO_WTA +394 0x0000 //TX_MEL_G_R +395 0x0800 //TX_SUPHIGH_TH +396 0x00C8 //TX_MASK_G_R +397 0x0002 //TX_EXTRA_NS_L +398 0x0800 //TX_C_POST_FLT_MASK +399 0x0005 //TX_A_POST_FLT_WNS +400 0x0148 //TX_MIN_G_LOW300HZ +401 0x0002 //TX_MAXLEVEL_CNG +402 0x00B4 //TX_STN_NOISE_TH +403 0x4000 //TX_POST_MASK_SUP +404 0x7FFF //TX_POST_MASK_ADJUST +405 0x00C8 //TX_NS_ENOISE_MIC0_TH +406 0x0014 //TX_MINENOISE_MIC0_TH +407 0x012C //TX_MINENOISE_MIC0_S_TH +408 0x7FFF //TX_MIN_G_CTRL_SSNS +409 0x0000 //TX_METAL_RTO_THR +410 0x0000 //TX_NS_FP_K_METAL +411 0x7FFF //TX_NOISEDET_BOOST_TH +412 0x0000 //TX_NSMOOTH_TH +413 0x0000 //TX_NS_RESRV_8 +414 0x1800 //TX_RHO_UPB +415 0x0BB8 //TX_N_HOLD_HS +416 0x0050 //TX_N_RHO_BFR0 +417 0x7FFF //TX_LAMBDA_ARSP_EST +418 0x0100 //TX_EXTRA_GAIN_MICBLOCK +419 0x0CCD //TX_THR_STD_NSR +420 0x019A //TX_THR_STD_PLH +421 0x2AF8 //TX_N_HOLD_STD +422 0x0066 //TX_THR_STD_RHO +423 0x2000 //TX_BF_RESET_THR_HS +424 0x09C4 //TX_SB_RTO_MEAN_TH +425 0x0000 //TX_SB_RHO_MEAN_TH_NTALK +426 0x3800 //TX_SB_RTO_MEAN_TH_ABN +427 0x2EE0 //TX_SB_RTO_MEAN_TH_RUB +428 0x0000 //TX_WTA_EN_RTO_TH +429 0x0000 //TX_TOP_ENER_TH_F +430 0x0000 //TX_DESIRED_TALK_HOLDT +431 0x0800 //TX_MIC_BLOCK_FACTOR +432 0x0000 //TX_NSEST_BFRLRNRDC +433 0x0000 //TX_THR_POST_FLT_HS +434 0x0010 //TX_HS_VAD_BIN +435 0x2666 //TX_THR_VAD_HS +436 0x2CCD //TX_MEAN_RTO_MIN_TH2 +437 0x0032 //TX_SILENCE_T +438 0x0000 //TX_A_POST_FLT_WTA +439 0x799A //TX_LAMBDA_PFLT_WTA +440 0x0000 //TX_SB_RHO_MEAN2_TH +441 0x0190 //TX_SB_RHO_MEAN3_TH +442 0x0000 //TX_HS_RESRV_4 +443 0x0000 //TX_HS_RESRV_5 +444 0x003C //TX_DOA_VAD_THR_1 +445 0x0000 //TX_DOA_VAD_THR_2 +446 0x0028 //TX_DOA_VAD_THR1_0 +447 0x0028 //TX_DOA_VAD_THR1_1 +448 0x0000 //TX_SRC_DOA_RNG_LOW_0A +449 0x00B4 //TX_SRC_DOA_RNG_HIGH_0A +450 0x005A //TX_DFLT_SRC_DOA_0A +451 0x0000 //TX_SRC_DOA_RNG_LOW_0B +452 0x0000 //TX_SRC_DOA_RNG_HIGH_0B +453 0x0000 //TX_DFLT_SRC_DOA_0B +454 0x0000 //TX_SRC_DOA_RNG_LOW_0C +455 0x0000 //TX_SRC_DOA_RNG_HIGH_0C +456 0x0000 //TX_DFLT_SRC_DOA_0C +457 0x0000 //TX_SRC_DOA_RNG_LOW_0D +458 0x0000 //TX_SRC_DOA_RNG_HIGH_0D +459 0x0000 //TX_DFLT_SRC_DOA_0D +460 0x0000 //TX_SRC_DOA_RNG_LOW_1A +461 0x00B4 //TX_SRC_DOA_RNG_HIGH_1A +462 0x005A //TX_DFLT_SRC_DOA_1A +463 0x0000 //TX_SRC_DOA_RNG_LOW_1B +464 0x00B4 //TX_SRC_DOA_RNG_HIGH_1B +465 0x005A //TX_DFLT_SRC_DOA_1B +466 0x0000 //TX_SRC_DOA_RNG_LOW_1C +467 0x00B4 //TX_SRC_DOA_RNG_HIGH_1C +468 0x005A //TX_DFLT_SRC_DOA_1C +469 0x0000 //TX_SRC_DOA_RNG_LOW_1D +470 0x00B4 //TX_SRC_DOA_RNG_HIGH_1D +471 0x005A //TX_DFLT_SRC_DOA_1D +472 0x0100 //TX_BF_HOLDOFF_T +473 0x7FFF //TX_DOA_COST_FACTOR +474 0x4000 //TX_MAINTOREFR_TH0 +475 0x071C //TX_DOA_TRK_THR +476 0x012C //TX_DOA_TRACK_HT +477 0x0200 //TX_N1_HOLD_HF +478 0x0100 //TX_N2_HOLD_HF +479 0x3000 //TX_BF_RESET_THR_HF +480 0x7333 //TX_DOA_SMOOTH +481 0x0800 //TX_MU_BF +482 0x0800 //TX_BF_MU_LF_B2 +483 0x0040 //TX_BF_FC_END_BIN_B2 +484 0x0020 //TX_BF_FC_END_BIN +485 0x0000 //TX_HF_RESRV_25 +486 0x0000 //TX_HF_RESRV_26 +487 0x0007 //TX_N_DOA_SEED +488 0x0001 //TX_FINE_DOA_SEARCH_FLG +489 0x0000 //TX_HF_RESRV_27 +490 0x038E //TX_DLT_SRC_DOA_RNG +491 0x0200 //TX_BF_MU_LF +492 0x0000 //TX_DFLT_SRC_LOC_0 +493 0x7FFF //TX_DFLT_SRC_LOC_1 +494 0x0000 //TX_DFLT_SRC_LOC_2 +495 0x038E //TX_DOA_TRACK_VADTH +496 0x0000 //TX_DOA_TRACK_NEW +497 0x0230 //TX_NOR_OFF_THR +498 0x0CCD //TX_MORE_ON_700HZ_THR +499 0x2000 //TX_MU_BF_ADPT_NS +500 0x0000 //TX_ADAPT_LEN +501 0x6666 //TX_MORE_SNS +502 0x0000 //TX_NOR_OFF_TH1 +503 0x0000 //TX_WIDE_MASK_TH +504 0xD333 //TX_SUBSNRATIOHIGH4MEANBCK_THR +505 0x6000 //TX_C_POST_FLT_CUT +506 0x2000 //TX_RADIODTLV +507 0x0320 //TX_POWER_LINEIN_TH +508 0x0014 //TX_FE_VADCOUNT_TH_FC +509 0x0000 //TX_ECHO_SUPP_FC +510 0x0C80 //TX_ECHO_TH +511 0x6666 //TX_MIC_TO_BFGAIN +512 0x0000 //TX_MICTOBFGAIN0 +513 0x0000 //TX_FASTMUE_TH +514 0x0000 //TX_DEREVERB_LF_MU +515 0x0000 //TX_DEREVERB_HF_MU +516 0x0000 //TX_DEREVERB_DELAY +517 0x0000 //TX_DEREVERB_COEF_LEN +518 0x0000 //TX_DEREVERB_DNR +519 0x0000 //TX_DEREVERB_ALPHA +520 0x0000 //TX_DEREVERB_BETA +521 0x0000 //TX_GSC_RTOL_TH +522 0x0000 //TX_GSC_RTOH_TH +523 0x0000 //TX_WIDE2_MEANHTH +524 0x0000 //TX_DR_RESRV_5 +525 0x0000 //TX_DR_RESRV_6 +526 0x0000 //TX_DR_RESRV_7 +527 0x0000 //TX_DR_RESRV_8 +528 0x1333 //TX_WIND_MARK_TH +529 0x399A //TX_CORR_THR +530 0x0004 //TX_SNR_THR +531 0x0010 //TX_ENGY_THR +532 0x1770 //TX_CORR_HIGH_TH +533 0x6000 //TX_ENGY_THR_2 +534 0x3400 //TX_MEAN_RTO_THR +535 0x0028 //TX_WNS_ENOISE_MIC0_TH +536 0x3000 //TX_RATIOMICL_TH +537 0x64CD //TX_CALIG_HS +538 0x0000 //TX_LVL_CTRL +539 0x0014 //TX_WIND_SUPRTO +540 0x000A //TX_WNS_MIN_G +541 0x0000 //TX_WNS_B_POST_FLT +542 0x2800 //TX_RATIOMICH_TH +543 0xD120 //TX_WIND_INBEAM_L_TH +544 0x0FA0 //TX_WIND_INBEAM_H_TH +545 0x2000 //TX_WNS_RESRV_0 +546 0x59D8 //TX_WNS_RESRV_1 +547 0x0000 //TX_WNS_RESRV_2 +548 0x0000 //TX_WNS_RESRV_3 +549 0x0000 //TX_WNS_RESRV_4 +550 0x0000 //TX_WNS_RESRV_5 +551 0x0000 //TX_WNS_RESRV_6 +552 0x0000 //TX_BVE_NOISE_FLOOR_0 +553 0x0070 //TX_BVE_NOISE_FLOOR_1 +554 0x0070 //TX_BVE_NOISE_FLOOR_2 +555 0x0010 //TX_BVE_NOISE_FLOOR_3 +556 0x0070 //TX_BVE_NOISE_FLOOR_4 +557 0x00B0 //TX_BVE_NOISE_FLOOR_5 +558 0x0E66 //TX_BVE_NOISE_FLOOR_6 +559 0x0050 //TX_BVE_NOISE_FLOOR_7 +560 0x770A //TX_BVE_NOISE_FLOOR_8 +561 0x0000 //TX_BVE_NOISE_FLOOR_9 +562 0x0000 //TX_BVE_IN_N +563 0x0000 //TX_BVE_OUT_N +564 0x0000 //TX_BVE_MICALPHA_DOWN +565 0x0000 //TX_PB_RESRV_1 +566 0x001C //TX_FDEQ_SUBNUM +567 0x4848 //TX_FDEQ_GAIN_0 +568 0x4848 //TX_FDEQ_GAIN_1 +569 0x4848 //TX_FDEQ_GAIN_2 +570 0x4848 //TX_FDEQ_GAIN_3 +571 0x4848 //TX_FDEQ_GAIN_4 +572 0x4848 //TX_FDEQ_GAIN_5 +573 0x4848 //TX_FDEQ_GAIN_6 +574 0x4444 //TX_FDEQ_GAIN_7 +575 0x4444 //TX_FDEQ_GAIN_8 +576 0x3C3C //TX_FDEQ_GAIN_9 +577 0x3C3C //TX_FDEQ_GAIN_10 +578 0x3C3C //TX_FDEQ_GAIN_11 +579 0x3C30 //TX_FDEQ_GAIN_12 +580 0x3030 //TX_FDEQ_GAIN_13 +581 0x4848 //TX_FDEQ_GAIN_14 +582 0x4848 //TX_FDEQ_GAIN_15 +583 0x4848 //TX_FDEQ_GAIN_16 +584 0x4848 //TX_FDEQ_GAIN_17 +585 0x4848 //TX_FDEQ_GAIN_18 +586 0x4848 //TX_FDEQ_GAIN_19 +587 0x4848 //TX_FDEQ_GAIN_20 +588 0x4848 //TX_FDEQ_GAIN_21 +589 0x4848 //TX_FDEQ_GAIN_22 +590 0x4848 //TX_FDEQ_GAIN_23 +591 0x0202 //TX_FDEQ_BIN_0 +592 0x0203 //TX_FDEQ_BIN_1 +593 0x0303 //TX_FDEQ_BIN_2 +594 0x0304 //TX_FDEQ_BIN_3 +595 0x0405 //TX_FDEQ_BIN_4 +596 0x0506 //TX_FDEQ_BIN_5 +597 0x0708 //TX_FDEQ_BIN_6 +598 0x090A //TX_FDEQ_BIN_7 +599 0x0B0C //TX_FDEQ_BIN_8 +600 0x0D0E //TX_FDEQ_BIN_9 +601 0x0E0F //TX_FDEQ_BIN_10 +602 0x0F10 //TX_FDEQ_BIN_11 +603 0x1011 //TX_FDEQ_BIN_12 +604 0x1112 //TX_FDEQ_BIN_13 +605 0x0000 //TX_FDEQ_BIN_14 +606 0x0000 //TX_FDEQ_BIN_15 +607 0x0000 //TX_FDEQ_BIN_16 +608 0x0000 //TX_FDEQ_BIN_17 +609 0x0000 //TX_FDEQ_BIN_18 +610 0x0000 //TX_FDEQ_BIN_19 +611 0x0000 //TX_FDEQ_BIN_20 +612 0x0000 //TX_FDEQ_BIN_21 +613 0x0000 //TX_FDEQ_BIN_22 +614 0x0000 //TX_FDEQ_BIN_23 +615 0x0000 //TX_FDEQ_PADDING +616 0x0020 //TX_PREEQ_SUBNUM_MIC0 +617 0x4848 //TX_PREEQ_GAIN_MIC0_0 +618 0x4848 //TX_PREEQ_GAIN_MIC0_1 +619 0x4848 //TX_PREEQ_GAIN_MIC0_2 +620 0x4848 //TX_PREEQ_GAIN_MIC0_3 +621 0x4848 //TX_PREEQ_GAIN_MIC0_4 +622 0x4848 //TX_PREEQ_GAIN_MIC0_5 +623 0x4848 //TX_PREEQ_GAIN_MIC0_6 +624 0x4848 //TX_PREEQ_GAIN_MIC0_7 +625 0x4848 //TX_PREEQ_GAIN_MIC0_8 +626 0x4848 //TX_PREEQ_GAIN_MIC0_9 +627 0x4848 //TX_PREEQ_GAIN_MIC0_10 +628 0x4848 //TX_PREEQ_GAIN_MIC0_11 +629 0x4848 //TX_PREEQ_GAIN_MIC0_12 +630 0x4848 //TX_PREEQ_GAIN_MIC0_13 +631 0x4848 //TX_PREEQ_GAIN_MIC0_14 +632 0x4848 //TX_PREEQ_GAIN_MIC0_15 +633 0x4848 //TX_PREEQ_GAIN_MIC0_16 +634 0x4848 //TX_PREEQ_GAIN_MIC0_17 +635 0x4848 //TX_PREEQ_GAIN_MIC0_18 +636 0x4848 //TX_PREEQ_GAIN_MIC0_19 +637 0x4848 //TX_PREEQ_GAIN_MIC0_20 +638 0x4848 //TX_PREEQ_GAIN_MIC0_21 +639 0x4848 //TX_PREEQ_GAIN_MIC0_22 +640 0x4848 //TX_PREEQ_GAIN_MIC0_23 +641 0x0608 //TX_PREEQ_BIN_MIC0_0 +642 0x0808 //TX_PREEQ_BIN_MIC0_1 +643 0x0808 //TX_PREEQ_BIN_MIC0_2 +644 0x0808 //TX_PREEQ_BIN_MIC0_3 +645 0x0808 //TX_PREEQ_BIN_MIC0_4 +646 0x0808 //TX_PREEQ_BIN_MIC0_5 +647 0x0808 //TX_PREEQ_BIN_MIC0_6 +648 0x0808 //TX_PREEQ_BIN_MIC0_7 +649 0x0808 //TX_PREEQ_BIN_MIC0_8 +650 0x0808 //TX_PREEQ_BIN_MIC0_9 +651 0x0808 //TX_PREEQ_BIN_MIC0_10 +652 0x0808 //TX_PREEQ_BIN_MIC0_11 +653 0x0808 //TX_PREEQ_BIN_MIC0_12 +654 0x0808 //TX_PREEQ_BIN_MIC0_13 +655 0x0808 //TX_PREEQ_BIN_MIC0_14 +656 0x0200 //TX_PREEQ_BIN_MIC0_15 +657 0x0000 //TX_PREEQ_BIN_MIC0_16 +658 0x0000 //TX_PREEQ_BIN_MIC0_17 +659 0x0000 //TX_PREEQ_BIN_MIC0_18 +660 0x0000 //TX_PREEQ_BIN_MIC0_19 +661 0x0000 //TX_PREEQ_BIN_MIC0_20 +662 0x0000 //TX_PREEQ_BIN_MIC0_21 +663 0x0000 //TX_PREEQ_BIN_MIC0_22 +664 0x0000 //TX_PREEQ_BIN_MIC0_23 +665 0x0020 //TX_PREEQ_SUBNUM_MIC1 +666 0x4848 //TX_PREEQ_GAIN_MIC1_0 +667 0x4848 //TX_PREEQ_GAIN_MIC1_1 +668 0x4848 //TX_PREEQ_GAIN_MIC1_2 +669 0x4848 //TX_PREEQ_GAIN_MIC1_3 +670 0x4848 //TX_PREEQ_GAIN_MIC1_4 +671 0x4848 //TX_PREEQ_GAIN_MIC1_5 +672 0x4848 //TX_PREEQ_GAIN_MIC1_6 +673 0x4848 //TX_PREEQ_GAIN_MIC1_7 +674 0x4848 //TX_PREEQ_GAIN_MIC1_8 +675 0x4848 //TX_PREEQ_GAIN_MIC1_9 +676 0x4848 //TX_PREEQ_GAIN_MIC1_10 +677 0x4848 //TX_PREEQ_GAIN_MIC1_11 +678 0x4848 //TX_PREEQ_GAIN_MIC1_12 +679 0x4848 //TX_PREEQ_GAIN_MIC1_13 +680 0x4848 //TX_PREEQ_GAIN_MIC1_14 +681 0x4848 //TX_PREEQ_GAIN_MIC1_15 +682 0x4848 //TX_PREEQ_GAIN_MIC1_16 +683 0x4848 //TX_PREEQ_GAIN_MIC1_17 +684 0x4848 //TX_PREEQ_GAIN_MIC1_18 +685 0x4848 //TX_PREEQ_GAIN_MIC1_19 +686 0x4848 //TX_PREEQ_GAIN_MIC1_20 +687 0x4848 //TX_PREEQ_GAIN_MIC1_21 +688 0x4848 //TX_PREEQ_GAIN_MIC1_22 +689 0x4848 //TX_PREEQ_GAIN_MIC1_23 +690 0x0608 //TX_PREEQ_BIN_MIC1_0 +691 0x0808 //TX_PREEQ_BIN_MIC1_1 +692 0x0808 //TX_PREEQ_BIN_MIC1_2 +693 0x0808 //TX_PREEQ_BIN_MIC1_3 +694 0x0808 //TX_PREEQ_BIN_MIC1_4 +695 0x0808 //TX_PREEQ_BIN_MIC1_5 +696 0x0808 //TX_PREEQ_BIN_MIC1_6 +697 0x0808 //TX_PREEQ_BIN_MIC1_7 +698 0x0808 //TX_PREEQ_BIN_MIC1_8 +699 0x0808 //TX_PREEQ_BIN_MIC1_9 +700 0x0808 //TX_PREEQ_BIN_MIC1_10 +701 0x0808 //TX_PREEQ_BIN_MIC1_11 +702 0x0808 //TX_PREEQ_BIN_MIC1_12 +703 0x0808 //TX_PREEQ_BIN_MIC1_13 +704 0x0808 //TX_PREEQ_BIN_MIC1_14 +705 0x0200 //TX_PREEQ_BIN_MIC1_15 +706 0x0000 //TX_PREEQ_BIN_MIC1_16 +707 0x0000 //TX_PREEQ_BIN_MIC1_17 +708 0x0000 //TX_PREEQ_BIN_MIC1_18 +709 0x0000 //TX_PREEQ_BIN_MIC1_19 +710 0x0000 //TX_PREEQ_BIN_MIC1_20 +711 0x0000 //TX_PREEQ_BIN_MIC1_21 +712 0x0000 //TX_PREEQ_BIN_MIC1_22 +713 0x0000 //TX_PREEQ_BIN_MIC1_23 +714 0x0020 //TX_PREEQ_SUBNUM_MIC2 +715 0x4848 //TX_PREEQ_GAIN_MIC2_0 +716 0x4848 //TX_PREEQ_GAIN_MIC2_1 +717 0x4848 //TX_PREEQ_GAIN_MIC2_2 +718 0x4848 //TX_PREEQ_GAIN_MIC2_3 +719 0x4848 //TX_PREEQ_GAIN_MIC2_4 +720 0x4848 //TX_PREEQ_GAIN_MIC2_5 +721 0x4848 //TX_PREEQ_GAIN_MIC2_6 +722 0x4848 //TX_PREEQ_GAIN_MIC2_7 +723 0x4848 //TX_PREEQ_GAIN_MIC2_8 +724 0x4848 //TX_PREEQ_GAIN_MIC2_9 +725 0x4848 //TX_PREEQ_GAIN_MIC2_10 +726 0x4848 //TX_PREEQ_GAIN_MIC2_11 +727 0x4848 //TX_PREEQ_GAIN_MIC2_12 +728 0x4848 //TX_PREEQ_GAIN_MIC2_13 +729 0x4848 //TX_PREEQ_GAIN_MIC2_14 +730 0x4848 //TX_PREEQ_GAIN_MIC2_15 +731 0x4848 //TX_PREEQ_GAIN_MIC2_16 +732 0x4848 //TX_PREEQ_GAIN_MIC2_17 +733 0x4848 //TX_PREEQ_GAIN_MIC2_18 +734 0x4848 //TX_PREEQ_GAIN_MIC2_19 +735 0x4848 //TX_PREEQ_GAIN_MIC2_20 +736 0x4848 //TX_PREEQ_GAIN_MIC2_21 +737 0x4848 //TX_PREEQ_GAIN_MIC2_22 +738 0x4848 //TX_PREEQ_GAIN_MIC2_23 +739 0x0608 //TX_PREEQ_BIN_MIC2_0 +740 0x0808 //TX_PREEQ_BIN_MIC2_1 +741 0x0808 //TX_PREEQ_BIN_MIC2_2 +742 0x0808 //TX_PREEQ_BIN_MIC2_3 +743 0x0808 //TX_PREEQ_BIN_MIC2_4 +744 0x0808 //TX_PREEQ_BIN_MIC2_5 +745 0x0808 //TX_PREEQ_BIN_MIC2_6 +746 0x0808 //TX_PREEQ_BIN_MIC2_7 +747 0x0808 //TX_PREEQ_BIN_MIC2_8 +748 0x0808 //TX_PREEQ_BIN_MIC2_9 +749 0x0808 //TX_PREEQ_BIN_MIC2_10 +750 0x0808 //TX_PREEQ_BIN_MIC2_11 +751 0x0808 //TX_PREEQ_BIN_MIC2_12 +752 0x0808 //TX_PREEQ_BIN_MIC2_13 +753 0x0808 //TX_PREEQ_BIN_MIC2_14 +754 0x0200 //TX_PREEQ_BIN_MIC2_15 +755 0x0000 //TX_PREEQ_BIN_MIC2_16 +756 0x0000 //TX_PREEQ_BIN_MIC2_17 +757 0x0000 //TX_PREEQ_BIN_MIC2_18 +758 0x0000 //TX_PREEQ_BIN_MIC2_19 +759 0x0000 //TX_PREEQ_BIN_MIC2_20 +760 0x0000 //TX_PREEQ_BIN_MIC2_21 +761 0x0000 //TX_PREEQ_BIN_MIC2_22 +762 0x0000 //TX_PREEQ_BIN_MIC2_23 +763 0x0006 //TX_MASKING_ABILITY +764 0x0800 //TX_NND_WEIGHT +765 0x0062 //TX_MIC_CALIBRATION_0 +766 0x0062 //TX_MIC_CALIBRATION_1 +767 0x0062 //TX_MIC_CALIBRATION_2 +768 0x0062 //TX_MIC_CALIBRATION_3 +769 0x0046 //TX_MIC_PWR_BIAS_0 +770 0x0046 //TX_MIC_PWR_BIAS_1 +771 0x0046 //TX_MIC_PWR_BIAS_2 +772 0x0046 //TX_MIC_PWR_BIAS_3 +773 0x000C //TX_GAIN_LIMIT_0 +774 0x000C //TX_GAIN_LIMIT_1 +775 0x000C //TX_GAIN_LIMIT_2 +776 0x000C //TX_GAIN_LIMIT_3 +777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN +778 0x7FDE //TX_BVE_VAD0_ALPHAUP +779 0x7F3A //TX_BVE_VAD0_ALPHADOWN +780 0x2000 //TX_BVE_GAINWEIGHT_NOFEVADLI +781 0x7F5B //TX_BVE_FEVADLI_ALPHA +782 0x7F19 //TX_BVE_NOVAD0_ALPHAUP +783 0x1000 //TX_TDDRC_ALPHA_UP_01 +784 0x1000 //TX_TDDRC_ALPHA_UP_02 +785 0x1000 //TX_TDDRC_ALPHA_UP_03 +786 0x1000 //TX_TDDRC_ALPHA_UP_04 +787 0x7EB8 //TX_TDDRC_ALPHA_DWN_01 +788 0x7EB8 //TX_TDDRC_ALPHA_DWN_02 +789 0x7EB8 //TX_TDDRC_ALPHA_DWN_03 +790 0x7EB8 //TX_TDDRC_ALPHA_DWN_04 +791 0x7FFF //TX_TDDRC_TD_DRC_LIMIT +792 0x0800 //TX_TDDRC_POST_LIMIT_GAIN +793 0x0000 //TX_TDDRC_RESRV_0 +794 0x0000 //TX_TDDRC_RESRV_1 +795 0x0018 //TX_FDDRC_BAND_MARGIN_0 +796 0x0030 //TX_FDDRC_BAND_MARGIN_1 +797 0x0050 //TX_FDDRC_BAND_MARGIN_2 +798 0x0080 //TX_FDDRC_BAND_MARGIN_3 +799 0x0007 //TX_FDDRC_BLOCK_EXP +800 0x5000 //TX_FDDRC_THRD_2_0 +801 0x5000 //TX_FDDRC_THRD_2_1 +802 0x5000 //TX_FDDRC_THRD_2_2 +803 0x5000 //TX_FDDRC_THRD_2_3 +804 0x6400 //TX_FDDRC_THRD_3_0 +805 0x6400 //TX_FDDRC_THRD_3_1 +806 0x6400 //TX_FDDRC_THRD_3_2 +807 0x6400 //TX_FDDRC_THRD_3_3 +808 0x2000 //TX_FDDRC_SLANT_0_0 +809 0x2000 //TX_FDDRC_SLANT_0_1 +810 0x2000 //TX_FDDRC_SLANT_0_2 +811 0x2000 //TX_FDDRC_SLANT_0_3 +812 0x5333 //TX_FDDRC_SLANT_1_0 +813 0x5333 //TX_FDDRC_SLANT_1_1 +814 0x5333 //TX_FDDRC_SLANT_1_2 +815 0x5333 //TX_FDDRC_SLANT_1_3 +816 0x0000 //TX_DEADMIC_SILENCE_TH +817 0x0000 //TX_MIC_DEGRADE_TH +818 0x0000 //TX_DEADMIC_CNT +819 0x0000 //TX_MIC_DEGRADE_CNT +820 0x0000 //TX_FDDRC_RESRV_4 +821 0x0000 //TX_FDDRC_RESRV_5 +822 0x0000 //TX_FDDRC_RESRV_6 +823 0x7FFF //TX_KS_NOISEPASTE_FACTOR +824 0x0001 //TX_KS_CONFIG +825 0x7FFF //TX_KS_GAIN_MIN +826 0x0000 //TX_KS_RESRV_0 +827 0x0000 //TX_KS_RESRV_1 +828 0x0000 //TX_KS_RESRV_2 +829 0x7C00 //TX_LAMBDA_PKA_FP +830 0x2000 //TX_TPKA_FP +831 0x0080 //TX_MIN_G_FP +832 0x2000 //TX_MAX_G_FP +833 0x0000 //TX_FFP_FP_K_METAL +834 0x4000 //TX_A_POST_FLT_FP +835 0x0F5C //TX_RTO_OUTBEAM_TH +836 0x4CCD //TX_TPKA_FP_THD +837 0x0000 //TX_MAX_G_FP_BLK +838 0x0000 //TX_FFP_FADEIN +839 0x0000 //TX_FFP_FADEOUT +840 0x0000 //TX_WHISPERCTH +841 0x0000 //TX_WHISPERHOLDT +842 0x0000 //TX_WHISP_ENTHH +843 0x0000 //TX_WHISP_ENTHL +844 0x0000 //TX_WHISP_RTOTH +845 0x0000 //TX_WHISP_RTOTH2 +846 0x0000 //TX_MUTE_PERIOD +847 0x0000 //TX_FADE_IN_PERIOD +848 0x0100 //TX_FFP_RESRV_2 +849 0x0020 //TX_FFP_RESRV_3 +850 0x0000 //TX_FFP_RESRV_4 +851 0x0000 //TX_FFP_RESRV_5 +852 0x0000 //TX_FFP_RESRV_6 +853 0x0000 //TX_FILTINDX +854 0x0000 //TX_TDDRC_THRD_0 +855 0x0000 //TX_TDDRC_THRD_1 +856 0x2000 //TX_TDDRC_THRD_2 +857 0x2000 //TX_TDDRC_THRD_3 +858 0x3000 //TX_TDDRC_SLANT_0 +859 0x6E00 //TX_TDDRC_SLANT_1 +860 0x1000 //TX_TDDRC_ALPHA_UP_00 +861 0x7EB8 //TX_TDDRC_ALPHA_DWN_00 +862 0x0000 //TX_TDDRC_HMNC_FLAG +863 0x199A //TX_TDDRC_HMNC_GAIN +864 0x0000 //TX_TDDRC_SMT_FLAG +865 0x0CCD //TX_TDDRC_SMT_W +866 0x07F2 //TX_TDDRC_DRC_GAIN +867 0x7FFF //TX_TDDRC_LMT_THRD +868 0x0000 //TX_TDDRC_LMT_ALPHA +869 0x0000 //TX_TFMASKLTH +870 0x0000 //TX_TFMASKLTHL +871 0x0CCD //TX_TFMASKHTH +872 0x0CCD //TX_TFMASKLTH_BINVAD +873 0xF333 //TX_TFMASKLTH_NS_EST +874 0x2CCD //TX_TFMASKLTH_DOA +875 0xECCD //TX_TFMASKTH_BLESSCUT +876 0x1000 //TX_B_LESSCUT_RTO_MASK +877 0x3800 //TX_SB_RHO_MEAN_TH_ABN +878 0x2000 //TX_B_POST_FLT_MASK +879 0x0000 //TX_B_POST_FLT_MASK1 +880 0x5333 //TX_GAIN_WIND_MASK +881 0x7FFF //TX_TFMASK_BFSTRICT_MUSIC +882 0x0000 //TX_TFMASK_BFSTRICT_NOMUSIC +883 0x7333 //TX_FASTNS_OUTIN_TH +884 0x0CCD //TX_FASTNS_TFMASK_TH +885 0x0CCD //TX_FASTNS_TFMASKBIN_TH1 +886 0x0CCD //TX_FASTNS_TFMASKBIN_TH2 +887 0x0CCD //TX_FASTNS_TFMASKBIN_TH3 +888 0x00C8 //TX_FASTNS_ARSPC_TH +889 0xC000 //TX_FASTNS_MASK5_TH +890 0x4848 //TX_POSTSSA_MIN_G_VR_MASK +891 0x7FFF //TX_A_LESSCUT_RTO_MASK +892 0x1770 //TX_FASTNS_NOISETH +893 0xC000 //TX_FASTNS_SSA_THLFL +894 0xC000 //TX_FASTNS_SSA_THHFL +895 0xCCCC //TX_FASTNS_SSA_THLFH +896 0xD999 //TX_FASTNS_SSA_THHFH +897 0x0000 //TX_SENDFUNC_REG_MICMUTE +898 0x0000 //TX_SENDFUNC_REG_MICMUTE1 +899 0x0000 //TX_MICMUTE_RATIO_THR +900 0x0000 //TX_MICMUTE_AMP_THR +901 0x0000 //TX_MICMUTE_HPF_IND +902 0x0000 //TX_MICMUTE_LOG_EYR_TH +903 0x0000 //TX_MICMUTE_CVG_TIME +904 0x0000 //TX_MICMUTE_RELEASE_TIME +905 0x0000 //TX_MIC_VOLUME_MIC0MUTE +906 0x0000 //TX_MICMUTE_EPD_OFFSET_0 +907 0x0000 //TX_MICMUTE_FRQ_AEC_L +908 0x0000 //TX_MICMUTE_EAD_THR +909 0x0000 //TX_MICMUTE_LAMBDA_CB_NLE +910 0x0000 //TX_MICMUTE_LAMBDA_RE_EST +911 0x0000 //TX_DTD_THR1_MICMUTE_0 +912 0x0000 //TX_DTD_THR1_MICMUTE_1 +913 0x0000 //TX_DTD_THR1_MICMUTE_2 +914 0x0000 //TX_DTD_THR1_MICMUTE_3 +915 0x0000 //TX_DTD_THR2_MICMUTE_0 +916 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_0 +917 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_1 +918 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_2 +919 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_3 +920 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_4 +921 0x0000 //TX_MICMUTE_C_POST_FLT +922 0x0000 //TX_MICMUTE_DT_CUT_K +923 0x0000 //TX_MICMUTE_DT_CUT_THR +924 0x0000 //TX_MICMUTE_DT_CUT_K2 +925 0x0000 //TX_MICMUTE_DT_CUT_THR2 +926 0x0000 //TX_MICMUTE_DT2_HOLD_N +927 0x0000 //TX_MICMUTE_RATIODTH_THCUT +928 0x0000 //TX_MICMUTE_B_POST_FLT_ECHOL +929 0x0000 //TX_MICMUTE_B_POST_FLT_ECHOH +930 0x0000 //TX_MICMUTE_C_POST_FLT_MASK +931 0x0000 //TX_MICMUTE_RATIODTL_CUT_TH +932 0x0000 //TX_MICMUTE_DT_CUT_K1 +933 0x0000 //TX_MICMUTE_N2_SN_EST +934 0x0000 //TX_MICMUTE_THR_SN_EST_0 +935 0x0000 //TX_MICMUTE_MIN_G_CTRL_0 +936 0x0000 //TX_MICMUTE_A_POST_FILT_S_0 +937 0x0000 //TX_MICMUTE_B_POST_FILT_0 +938 0x0000 //TX_MIC1RUB_AMP_THR +939 0x0000 //TX_MIC1MUTE_RATIO_THR +940 0x0000 //TX_MIC1MUTE_AMP_THR +941 0x0000 //TX_MIC1MUTE_CVG_TIME +942 0x0000 //TX_MIC1MUTE_RELEASE_TIME +943 0x0000 //TX_AMS_RESRV_01 +944 0x0000 //TX_AMS_RESRV_02 +945 0x0000 //TX_AMS_RESRV_03 +946 0x0000 //TX_AMS_RESRV_04 +947 0x0000 //TX_AMS_RESRV_05 +948 0x0000 //TX_AMS_RESRV_06 +949 0x0000 //TX_AMS_RESRV_07 +950 0x0000 //TX_AMS_RESRV_08 +951 0x0000 //TX_AMS_RESRV_09 +952 0x0000 //TX_AMS_RESRV_10 +953 0x0000 //TX_AMS_RESRV_11 +954 0x0000 //TX_AMS_RESRV_12 +955 0x0000 //TX_AMS_RESRV_13 +956 0x0000 //TX_AMS_RESRV_14 +957 0x0000 //TX_AMS_RESRV_15 +958 0x0000 //TX_AMS_RESRV_16 +959 0x0000 //TX_AMS_RESRV_17 +960 0x0000 //TX_AMS_RESRV_18 +961 0x0000 //TX_AMS_RESRV_19 +#RX +0 0xA06C //RX_RECVFUNC_MODE_0 +1 0x0000 //RX_RECVFUNC_MODE_1 +2 0x0001 //RX_SAMPLINGFREQ_SIG +3 0x0001 //RX_SAMPLINGFREQ_PROC +4 0x000A //RX_FRAME_SZ +5 0x0000 //RX_DELAY_OPT +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +10 0x0800 //RX_PGA +11 0x7FFF //RX_A_HP +12 0x4000 //RX_B_PE +13 0x3800 //RX_THR_PITCH_DET_0 +14 0x3000 //RX_THR_PITCH_DET_1 +15 0x2800 //RX_THR_PITCH_DET_2 +16 0x0008 //RX_PITCH_BFR_LEN +17 0x0003 //RX_SBD_PITCH_DET +18 0x0100 //RX_PP_RESRV_0 +19 0x0020 //RX_PP_RESRV_1 +20 0x0600 //RX_N_SN_EST +21 0x000C //RX_N2_SN_EST +22 0x0006 //RX_NS_LVL_CTRL +23 0xF800 //RX_THR_SN_EST +24 0x7CCD //RX_LAMBDA_PFILT +25 0x000A //RX_FENS_RESRV_0 +26 0x0190 //RX_FENS_RESRV_1 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +30 0x0002 //RX_EXTRA_NS_L +31 0x0800 //RX_EXTRA_NS_A +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +35 0x199A //RX_A_POST_FLT +36 0x0000 //RX_LMT_THRD +37 0x4000 //RX_LMT_ALPHA +38 0x001C //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x3C3C //RX_FDEQ_GAIN_9 +49 0x3C3C //RX_FDEQ_GAIN_10 +50 0x3838 //RX_FDEQ_GAIN_11 +51 0x3838 //RX_FDEQ_GAIN_12 +52 0x3030 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F10 //RX_FDEQ_BIN_11 +75 0x1011 //RX_FDEQ_BIN_12 +76 0x1112 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +111 0x0000 //RX_FILTINDX +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7E70 //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +125 0x7C00 //RX_LAMBDA_PKA_FP +126 0x2000 //RX_TPKA_FP +127 0x2000 //RX_MIN_G_FP +128 0x0080 //RX_MAX_G_FP +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +131 0x0000 //RX_MAXLEVEL_CNG +132 0x3000 //RX_BWE_UV_TH +133 0x3000 //RX_BWE_UV_TH2 +134 0x1800 //RX_BWE_UV_TH3 +135 0x1000 //RX_BWE_V_TH +136 0x04CD //RX_BWE_GAIN1_V_TH1 +137 0x0F33 //RX_BWE_GAIN1_V_TH2 +138 0x7333 //RX_BWE_UV_EQ +139 0x199A //RX_BWE_V_EQ +140 0x7333 //RX_BWE_TONE_TH +141 0x0004 //RX_BWE_UV_HOLD_T +142 0x6CCD //RX_BWE_GAIN2_ALPHA +143 0x799A //RX_BWE_GAIN3_ALPHA +144 0x001E //RX_BWE_CUTOFF +145 0x3000 //RX_BWE_GAINFILL +146 0x3200 //RX_BWE_MAXTH_TONE +147 0x2000 //RX_BWE_EQ_0 +148 0x2000 //RX_BWE_EQ_1 +149 0x2000 //RX_BWE_EQ_2 +150 0x2000 //RX_BWE_EQ_3 +151 0x2000 //RX_BWE_EQ_4 +152 0x2000 //RX_BWE_EQ_5 +153 0x2000 //RX_BWE_EQ_6 +154 0x0000 //RX_BWE_RESRV_0 +155 0x0000 //RX_BWE_RESRV_1 +156 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7E70 //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x001C //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x3C3C //RX_FDEQ_GAIN_9 +49 0x3C3C //RX_FDEQ_GAIN_10 +50 0x3838 //RX_FDEQ_GAIN_11 +51 0x3838 //RX_FDEQ_GAIN_12 +52 0x3030 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F10 //RX_FDEQ_BIN_11 +75 0x1011 //RX_FDEQ_BIN_12 +76 0x1112 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7E70 //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x001C //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x3C3C //RX_FDEQ_GAIN_9 +49 0x3C3C //RX_FDEQ_GAIN_10 +50 0x3838 //RX_FDEQ_GAIN_11 +51 0x3838 //RX_FDEQ_GAIN_12 +52 0x3030 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F10 //RX_FDEQ_BIN_11 +75 0x1011 //RX_FDEQ_BIN_12 +76 0x1112 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7E70 //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x001C //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x3C3C //RX_FDEQ_GAIN_9 +49 0x3C3C //RX_FDEQ_GAIN_10 +50 0x3838 //RX_FDEQ_GAIN_11 +51 0x3838 //RX_FDEQ_GAIN_12 +52 0x3030 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F10 //RX_FDEQ_BIN_11 +75 0x1011 //RX_FDEQ_BIN_12 +76 0x1112 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7E70 //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x001C //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x3C3C //RX_FDEQ_GAIN_9 +49 0x3C3C //RX_FDEQ_GAIN_10 +50 0x3838 //RX_FDEQ_GAIN_11 +51 0x3838 //RX_FDEQ_GAIN_12 +52 0x3030 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F10 //RX_FDEQ_BIN_11 +75 0x1011 //RX_FDEQ_BIN_12 +76 0x1112 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7E70 //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x001C //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x3C3C //RX_FDEQ_GAIN_9 +49 0x3C3C //RX_FDEQ_GAIN_10 +50 0x3838 //RX_FDEQ_GAIN_11 +51 0x3838 //RX_FDEQ_GAIN_12 +52 0x3030 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F10 //RX_FDEQ_BIN_11 +75 0x1011 //RX_FDEQ_BIN_12 +76 0x1112 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7E70 //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x001C //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x3C3C //RX_FDEQ_GAIN_9 +49 0x3C3C //RX_FDEQ_GAIN_10 +50 0x3838 //RX_FDEQ_GAIN_11 +51 0x3838 //RX_FDEQ_GAIN_12 +52 0x3030 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F10 //RX_FDEQ_BIN_11 +75 0x1011 //RX_FDEQ_BIN_12 +76 0x1112 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7E70 //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x001C //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x3C3C //RX_FDEQ_GAIN_9 +49 0x3C3C //RX_FDEQ_GAIN_10 +50 0x3838 //RX_FDEQ_GAIN_11 +51 0x3838 //RX_FDEQ_GAIN_12 +52 0x3030 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F10 //RX_FDEQ_BIN_11 +75 0x1011 //RX_FDEQ_BIN_12 +76 0x1112 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#RX 2 +157 0xA06C //RX_RECVFUNC_MODE_0 +158 0x0000 //RX_RECVFUNC_MODE_1 +159 0x0001 //RX_SAMPLINGFREQ_SIG +160 0x0001 //RX_SAMPLINGFREQ_PROC +161 0x000A //RX_FRAME_SZ +162 0x0000 //RX_DELAY_OPT +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +167 0x0800 //RX_PGA +168 0x7FFF //RX_A_HP +169 0x4000 //RX_B_PE +170 0x3800 //RX_THR_PITCH_DET_0 +171 0x3000 //RX_THR_PITCH_DET_1 +172 0x2800 //RX_THR_PITCH_DET_2 +173 0x0008 //RX_PITCH_BFR_LEN +174 0x0003 //RX_SBD_PITCH_DET +175 0x0100 //RX_PP_RESRV_0 +176 0x0020 //RX_PP_RESRV_1 +177 0x0600 //RX_N_SN_EST +178 0x000C //RX_N2_SN_EST +179 0x0006 //RX_NS_LVL_CTRL +180 0xF800 //RX_THR_SN_EST +181 0x7CCD //RX_LAMBDA_PFILT +182 0x000A //RX_FENS_RESRV_0 +183 0x0190 //RX_FENS_RESRV_1 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +187 0x0002 //RX_EXTRA_NS_L +188 0x0800 //RX_EXTRA_NS_A +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +192 0x199A //RX_A_POST_FLT +193 0x0000 //RX_LMT_THRD +194 0x4000 //RX_LMT_ALPHA +195 0x001C //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x3C3C //RX_FDEQ_GAIN_9 +206 0x3C3C //RX_FDEQ_GAIN_10 +207 0x3838 //RX_FDEQ_GAIN_11 +208 0x3838 //RX_FDEQ_GAIN_12 +209 0x3030 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F10 //RX_FDEQ_BIN_11 +232 0x1011 //RX_FDEQ_BIN_12 +233 0x1112 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +268 0x0000 //RX_FILTINDX +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7E70 //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +282 0x7C00 //RX_LAMBDA_PKA_FP +283 0x2000 //RX_TPKA_FP +284 0x2000 //RX_MIN_G_FP +285 0x0080 //RX_MAX_G_FP +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +288 0x0000 //RX_MAXLEVEL_CNG +289 0x3000 //RX_BWE_UV_TH +290 0x3000 //RX_BWE_UV_TH2 +291 0x1800 //RX_BWE_UV_TH3 +292 0x1000 //RX_BWE_V_TH +293 0x04CD //RX_BWE_GAIN1_V_TH1 +294 0x0F33 //RX_BWE_GAIN1_V_TH2 +295 0x7333 //RX_BWE_UV_EQ +296 0x199A //RX_BWE_V_EQ +297 0x7333 //RX_BWE_TONE_TH +298 0x0004 //RX_BWE_UV_HOLD_T +299 0x6CCD //RX_BWE_GAIN2_ALPHA +300 0x799A //RX_BWE_GAIN3_ALPHA +301 0x001E //RX_BWE_CUTOFF +302 0x3000 //RX_BWE_GAINFILL +303 0x3200 //RX_BWE_MAXTH_TONE +304 0x2000 //RX_BWE_EQ_0 +305 0x2000 //RX_BWE_EQ_1 +306 0x2000 //RX_BWE_EQ_2 +307 0x2000 //RX_BWE_EQ_3 +308 0x2000 //RX_BWE_EQ_4 +309 0x2000 //RX_BWE_EQ_5 +310 0x2000 //RX_BWE_EQ_6 +311 0x0000 //RX_BWE_RESRV_0 +312 0x0000 //RX_BWE_RESRV_1 +313 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7E70 //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x001C //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x3C3C //RX_FDEQ_GAIN_9 +206 0x3C3C //RX_FDEQ_GAIN_10 +207 0x3838 //RX_FDEQ_GAIN_11 +208 0x3838 //RX_FDEQ_GAIN_12 +209 0x3030 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F10 //RX_FDEQ_BIN_11 +232 0x1011 //RX_FDEQ_BIN_12 +233 0x1112 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7E70 //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x001C //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x3C3C //RX_FDEQ_GAIN_9 +206 0x3C3C //RX_FDEQ_GAIN_10 +207 0x3838 //RX_FDEQ_GAIN_11 +208 0x3838 //RX_FDEQ_GAIN_12 +209 0x3030 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F10 //RX_FDEQ_BIN_11 +232 0x1011 //RX_FDEQ_BIN_12 +233 0x1112 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7E70 //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x001C //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x3C3C //RX_FDEQ_GAIN_9 +206 0x3C3C //RX_FDEQ_GAIN_10 +207 0x3838 //RX_FDEQ_GAIN_11 +208 0x3838 //RX_FDEQ_GAIN_12 +209 0x3030 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F10 //RX_FDEQ_BIN_11 +232 0x1011 //RX_FDEQ_BIN_12 +233 0x1112 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7E70 //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x001C //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x3C3C //RX_FDEQ_GAIN_9 +206 0x3C3C //RX_FDEQ_GAIN_10 +207 0x3838 //RX_FDEQ_GAIN_11 +208 0x3838 //RX_FDEQ_GAIN_12 +209 0x3030 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F10 //RX_FDEQ_BIN_11 +232 0x1011 //RX_FDEQ_BIN_12 +233 0x1112 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7E70 //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x001C //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x3C3C //RX_FDEQ_GAIN_9 +206 0x3C3C //RX_FDEQ_GAIN_10 +207 0x3838 //RX_FDEQ_GAIN_11 +208 0x3838 //RX_FDEQ_GAIN_12 +209 0x3030 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F10 //RX_FDEQ_BIN_11 +232 0x1011 //RX_FDEQ_BIN_12 +233 0x1112 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7E70 //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x001C //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x3C3C //RX_FDEQ_GAIN_9 +206 0x3C3C //RX_FDEQ_GAIN_10 +207 0x3838 //RX_FDEQ_GAIN_11 +208 0x3838 //RX_FDEQ_GAIN_12 +209 0x3030 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F10 //RX_FDEQ_BIN_11 +232 0x1011 //RX_FDEQ_BIN_12 +233 0x1112 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7E70 //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x001C //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x3C3C //RX_FDEQ_GAIN_9 +206 0x3C3C //RX_FDEQ_GAIN_10 +207 0x3838 //RX_FDEQ_GAIN_11 +208 0x3838 //RX_FDEQ_GAIN_12 +209 0x3030 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F10 //RX_FDEQ_BIN_11 +232 0x1011 //RX_FDEQ_BIN_12 +233 0x1112 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 + +#CASE_NAME BLUETOOTH-BTWB-VOICE_GENERIC-SWB +#PARAM_MODE FULL +#PARAM_TYPE TX+2RX +#TOTAL_CUSTOM_STEP 7+7 +#TX +0 0x0001 //TX_OPERATION_MODE_0 +1 0x0001 //TX_OPERATION_MODE_1 +2 0x0033 //TX_PATCH_REG +3 0x0200 //TX_SENDFUNC_MODE_0 +4 0x0001 //TX_SENDFUNC_MODE_1 +5 0x0001 //TX_NUM_MIC +6 0x0003 //TX_SAMPLINGFREQ_SIG +7 0x0003 //TX_SAMPLINGFREQ_PROC +8 0x000A //TX_FRAME_SZ_SIG +9 0x000A //TX_FRAME_SZ +10 0x0000 //TX_DELAY_OPT +11 0x0028 //TX_MAX_TAIL_LENGTH +12 0x0001 //TX_NUM_LOUTCHN +13 0x0001 //TX_MAXNUM_AECREF +14 0x0000 //TX_DBG_FUNC_REG +15 0x0000 //TX_DBG_FUNC_REG1 +16 0x0000 //TX_SYS_RESRV_0 +17 0x0000 //TX_SYS_RESRV_1 +18 0x0000 //TX_SYS_RESRV_2 +19 0x0000 //TX_SYS_RESRV_3 +20 0x0000 //TX_DIST2REF0 +21 0x009B //TX_DIST2REF1 +22 0x0000 //TX_DIST2REF_02 +23 0x0000 //TX_DIST2REF_03 +24 0x0000 //TX_DIST2REF_04 +25 0x0000 //TX_DIST2REF_05 +26 0x0000 //TX_MMIC +27 0x0915 //TX_PGA_0 +28 0x0800 //TX_PGA_1 +29 0x0800 //TX_PGA_2 +30 0x0000 //TX_PGA_3 +31 0x0000 //TX_PGA_4 +32 0x0000 //TX_PGA_5 +33 0x0000 //TX_MIC_PAIRS +34 0x0000 //TX_MIC_PAIRS_HS +35 0x0002 //TX_MICS_FOR_BF +36 0x0000 //TX_MIC_PAIRS_FORL1 +37 0x0002 //TX_MICS_OF_PAIR0 +38 0x0002 //TX_MICS_OF_PAIR1 +39 0x0002 //TX_MICS_OF_PAIR2 +40 0x0002 //TX_MICS_OF_PAIR3 +41 0x0000 //TX_MIC_DATA_SRC0 +42 0x0001 //TX_MIC_DATA_SRC1 +43 0x0002 //TX_MIC_DATA_SRC2 +44 0x0000 //TX_MIC_DATA_SRC3 +45 0x0000 //TX_MIC_PAIR_CH_04 +46 0x0000 //TX_MIC_PAIR_CH_05 +47 0x0000 //TX_MIC_PAIR_CH_10 +48 0x0000 //TX_MIC_PAIR_CH_11 +49 0x0000 //TX_MIC_PAIR_CH_12 +50 0x0000 //TX_MIC_PAIR_CH_13 +51 0x0000 //TX_MIC_PAIR_CH_14 +52 0x05DC //TX_HD_BIN_MASK +53 0x0010 //TX_HD_SUBAND_MASK +54 0x19A1 //TX_HD_FRAME_AVG_MASK +55 0x0320 //TX_HD_MIN_FRQ +56 0x1000 //TX_HD_ALPHA_PSD +57 0x1100 //TX_T_PHPR1 +58 0x0000 //TX_T_PHPR2 +59 0x0000 //TX_T_PTPR +60 0x0000 //TX_T_PNPR +61 0x0000 //TX_T_PAPR1 +62 0xEE6C //TX_T_PSDVAT +63 0x0800 //TX_CNT +64 0x4000 //TX_ANTI_HOWL_GAIN +65 0x0001 //TX_MICFORBFMARK_0 +66 0x0001 //TX_MICFORBFMARK_1 +67 0x0001 //TX_MICFORBFMARK_2 +68 0x0001 //TX_MICFORBFMARK_3 +69 0x0001 //TX_MICFORBFMARK_4 +70 0x0001 //TX_MICFORBFMARK_5 +71 0x0000 //TX_DIST2REF_10 +72 0x3E00 //TX_DIST2REF_11 +73 0x0000 //TX_DIST2REF2 +74 0x0000 //TX_DIST2REF_13 +75 0x0000 //TX_DIST2REF_14 +76 0x0000 //TX_DIST2REF_15 +77 0x0000 //TX_DIST2REF_20 +78 0x0000 //TX_DIST2REF_21 +79 0x0000 //TX_DIST2REF_22 +80 0x0000 //TX_DIST2REF_23 +81 0x0000 //TX_DIST2REF_24 +82 0x0000 //TX_DIST2REF_25 +83 0x0000 //TX_DIST2REF_30 +84 0x0000 //TX_DIST2REF_31 +85 0x0000 //TX_DIST2REF_32 +86 0x0000 //TX_DIST2REF_33 +87 0x0000 //TX_DIST2REF_34 +88 0x0000 //TX_DIST2REF_35 +89 0x0000 //TX_MIC_LOC_00 +90 0x0000 //TX_MIC_LOC_01 +91 0x0000 //TX_MIC_LOC_02 +92 0x0000 //TX_MIC_LOC_03 +93 0x0000 //TX_MIC_LOC_04 +94 0x0000 //TX_MIC_LOC_05 +95 0x0000 //TX_MIC_LOC_10 +96 0x0000 //TX_MIC_LOC_11 +97 0x0000 //TX_MIC_LOC_12 +98 0x0000 //TX_MIC_LOC_13 +99 0x0000 //TX_MIC_LOC_14 +100 0x0000 //TX_MIC_LOC_15 +101 0x0000 //TX_MIC_LOC_20 +102 0x0000 //TX_MIC_LOC_21 +103 0x0000 //TX_MIC_LOC_22 +104 0x0000 //TX_MIC_LOC_23 +105 0x0000 //TX_MIC_LOC_24 +106 0x0000 //TX_MIC_LOC_25 +107 0x0200 //TX_MIC_REFBLK_VOLUME +108 0x0800 //TX_MIC_BLOCK_VOLUME +109 0x0000 //TX_INVERSE_MASK +110 0x0000 //TX_ADCS_MASK +111 0x04D0 //TX_ADCS_GAIN +112 0x4000 //TX_NFC_GAINFAC +113 0x0000 //TX_MAINMIC_BLKFACTOR +114 0x0000 //TX_REFMIC_BLKFACTOR +115 0x0000 //TX_BLMIC_BLKFACTOR +116 0x0000 //TX_BRMIC_BLKFACTOR +117 0x0031 //TX_MICBLK_START_BIN +118 0x0060 //TX_MICBLK_END_BIN +119 0x0015 //TX_MICBLK_FE_HOLD +120 0xFFF2 //TX_MICBLK_MR_EXP_TH +121 0xFFF2 //TX_MICBLK_LR_EXP_TH +122 0x0000 //TX_FENE_HOLD +123 0x4000 //TX_FE_ENER_TH_MTS +124 0x0004 //TX_FE_ENER_TH_EXP +125 0x6000 //TX_C_POST_FLT_MIC_MAINBLK +126 0x6000 //TX_C_POST_FLT_MIC_REFBLK +127 0x0010 //TX_MIC_BLOCK_N +128 0x7EFF //TX_A_HP +129 0x4000 //TX_B_PE +130 0x1800 //TX_THR_PITCH_DET_0 +131 0x1000 //TX_THR_PITCH_DET_1 +132 0x0800 //TX_THR_PITCH_DET_2 +133 0x0008 //TX_PITCH_BFR_LEN +134 0x0003 //TX_SBD_PITCH_DET +135 0x0050 //TX_TD_AEC_L +136 0x4000 //TX_MU0_UNP_TD_AEC +137 0x1000 //TX_MU0_PTD_TD_AEC +138 0x0000 //TX_PP_RESRV_0 +139 0x2A94 //TX_PP_RESRV_1 +140 0x55F0 //TX_PP_RESRV_2 +141 0x0000 //TX_PP_RESRV_3 +142 0x0000 //TX_PP_RESRV_4 +143 0x0000 //TX_PP_RESRV_5 +144 0x0000 //TX_PP_RESRV_6 +145 0x0000 //TX_PP_RESRV_7 +146 0x001E //TX_TAIL_LENGTH +147 0x0080 //TX_AEC_REF_GAIN_0 +148 0x0800 //TX_AEC_REF_GAIN_1 +149 0x0800 //TX_AEC_REF_GAIN_2 +150 0x7000 //TX_EAD_THR +151 0x0800 //TX_THR_RE_EST +152 0x0800 //TX_MIN_EQ_RE_EST_0 +153 0x0800 //TX_MIN_EQ_RE_EST_1 +154 0x0800 //TX_MIN_EQ_RE_EST_2 +155 0x0800 //TX_MIN_EQ_RE_EST_3 +156 0x0800 //TX_MIN_EQ_RE_EST_4 +157 0x0800 //TX_MIN_EQ_RE_EST_5 +158 0x0800 //TX_MIN_EQ_RE_EST_6 +159 0x0800 //TX_MIN_EQ_RE_EST_7 +160 0x0800 //TX_MIN_EQ_RE_EST_8 +161 0x0800 //TX_MIN_EQ_RE_EST_9 +162 0x0800 //TX_MIN_EQ_RE_EST_10 +163 0x0800 //TX_MIN_EQ_RE_EST_11 +164 0x0800 //TX_MIN_EQ_RE_EST_12 +165 0x4000 //TX_LAMBDA_RE_EST +166 0x2000 //TX_LAMBDA_CB_NLE +167 0x6000 //TX_C_POST_FLT +168 0x7000 //TX_GAIN_NP +169 0x00C8 //TX_SE_HOLD_N +170 0x00C8 //TX_DT_HOLD_N +171 0x03E8 //TX_DT2_HOLD_N +172 0x6666 //TX_AEC_RESRV_0 +173 0x0000 //TX_AEC_RESRV_1 +174 0x0014 //TX_AEC_RESRV_2 +175 0x0000 //TX_MIC_DELAY_LENGTH +176 0x0000 //TX_REF_DELAY_LENGTH +177 0x0000 //TX_ADD_LINEIN_GAINL +178 0x0000 //TX_ADD_LINEIN_GAINH +179 0x0000 //TX_MIN_EQ_RE_EST_14 +180 0x0000 //TX_DTD_THR1_8 +181 0x7FFF //TX_DTD_THR2_8 +182 0x0000 //TX_DTD_MIC_BLK2 +183 0x0008 //TX_FRQ_LIN_LEN +184 0x7FFF //TX_FRQ_AEC_LEN_RHO +185 0x6000 //TX_MU0_UNP_FRQ_AEC +186 0x4000 //TX_MU0_PTD_FRQ_AEC +187 0x000A //TX_MINENOISETH +188 0x0800 //TX_MU0_RE_EST +189 0x0001 //TX_AEC_NUM_CH +190 0x0000 //TX_BIGECHOATTENUATION_MAX +191 0x2000 //TX_A_POST_FLT_MICBLK +192 0x0000 //TX_BLKENERTH +193 0x0000 //TX_BLKENERHIGHTH +194 0x0000 //TX_NORMENERTH +195 0x0000 //TX_NORMENERHIGHTH +196 0x0000 //TX_NORMENERHIGHTHL +197 0x7800 //TX_DTD_THR1_0 +198 0x7000 //TX_DTD_THR1_1 +199 0x7FFF //TX_DTD_THR1_2 +200 0x7FFF //TX_DTD_THR1_3 +201 0x7FFF //TX_DTD_THR1_4 +202 0x7FFF //TX_DTD_THR1_5 +203 0x7FFF //TX_DTD_THR1_6 +204 0x7FFF //TX_DTD_THR2_0 +205 0x7FFF //TX_DTD_THR2_1 +206 0x7FFF //TX_DTD_THR2_2 +207 0x7FFF //TX_DTD_THR2_3 +208 0x7FFF //TX_DTD_THR2_4 +209 0x7FFF //TX_DTD_THR2_5 +210 0x7FFF //TX_DTD_THR2_6 +211 0x1000 //TX_DTD_THR3 +212 0x0000 //TX_SPK_CUT_K +213 0x0BB8 //TX_DT_CUT_K +214 0x0CCD //TX_DT_CUT_THR +215 0x04EB //TX_COMFORT_G +216 0x01F4 //TX_POWER_YOUT_TH +217 0x4000 //TX_FDPFGAINECHO +218 0x0000 //TX_DTD_HD_THR +219 0x0000 //TX_SPK_CUT_K_S +220 0x0000 //TX_DTD_MIC_BLK +221 0x0400 //TX_ADPT_STRICT_L +222 0x0200 //TX_ADPT_STRICT_H +223 0x0BB8 //TX_RATIO_DT_L_TH_LOW +224 0x3A98 //TX_RATIO_DT_H_TH_LOW +225 0x1770 //TX_RATIO_DT_L_TH_HIGH +226 0x4E20 //TX_RATIO_DT_H_TH_HIGH +227 0x09C4 //TX_RATIO_DT_L0_TH +228 0x0800 //TX_B_POST_FILT_ECHO_L +229 0x7FFF //TX_B_POST_FILT_ECHO_H +230 0x0200 //TX_MIN_G_CTRL_ECHO +231 0x7FFF //TX_B_LESSCUT_RTO_ECHO +232 0x00F0 //TX_EPD_OFFSET_00 +233 0x00F0 //TX_EPD_OFFST_01 +234 0x1388 //TX_RATIO_DT_L0_TH_HIGH +235 0x3A98 //TX_RATIO_DT_H_TH_CUT +236 0x7FFF //TX_MIN_EQ_RE_EST_13 +237 0x7FFF //TX_DTD_THR1_7 +238 0x7FFF //TX_DTD_THR2_7 +239 0x0800 //TX_DT_RESRV_7 +240 0x0800 //TX_DT_RESRV_8 +241 0x0000 //TX_DT_RESRV_9 +242 0xF400 //TX_THR_SN_EST_0 +243 0xF400 //TX_THR_SN_EST_1 +244 0xF600 //TX_THR_SN_EST_2 +245 0xF400 //TX_THR_SN_EST_3 +246 0xF400 //TX_THR_SN_EST_4 +247 0xF400 //TX_THR_SN_EST_5 +248 0xF400 //TX_THR_SN_EST_6 +249 0xF600 //TX_THR_SN_EST_7 +250 0x0000 //TX_DELTA_THR_SN_EST_0 +251 0x0200 //TX_DELTA_THR_SN_EST_1 +252 0x0200 //TX_DELTA_THR_SN_EST_2 +253 0x0200 //TX_DELTA_THR_SN_EST_3 +254 0x0200 //TX_DELTA_THR_SN_EST_4 +255 0x0200 //TX_DELTA_THR_SN_EST_5 +256 0x0000 //TX_DELTA_THR_SN_EST_6 +257 0x0200 //TX_DELTA_THR_SN_EST_7 +258 0x6000 //TX_LAMBDA_NN_EST_0 +259 0x4000 //TX_LAMBDA_NN_EST_1 +260 0x4000 //TX_LAMBDA_NN_EST_2 +261 0x4000 //TX_LAMBDA_NN_EST_3 +262 0x4000 //TX_LAMBDA_NN_EST_4 +263 0x4000 //TX_LAMBDA_NN_EST_5 +264 0x6000 //TX_LAMBDA_NN_EST_6 +265 0x4000 //TX_LAMBDA_NN_EST_7 +266 0x0400 //TX_N_SN_EST +267 0x001E //TX_INBEAM_T +268 0x0041 //TX_INBEAMHOLDT +269 0x2000 //TX_G_STRICT +270 0x2000 //TX_EQ_THR_BF +271 0x799A //TX_LAMBDA_EQ_BF +272 0x1000 //TX_NE_RTO_TH +273 0x0400 //TX_NE_RTO_TH_L +274 0x0800 //TX_MAINREFRTOH_TH_H +275 0x0800 //TX_MAINREFRTOH_TH_L +276 0x0800 //TX_MAINREFRTO_TH_H +277 0x0800 //TX_MAINREFRTO_TH_L +278 0x0200 //TX_MAINREFRTO_TH_EQ +279 0x1000 //TX_B_POST_FLT_0 +280 0x1000 //TX_B_POST_FLT_1 +281 0x000B //TX_NS_LVL_CTRL_0 +282 0x0011 //TX_NS_LVL_CTRL_1 +283 0x000F //TX_NS_LVL_CTRL_2 +284 0x000F //TX_NS_LVL_CTRL_3 +285 0x000F //TX_NS_LVL_CTRL_4 +286 0x000F //TX_NS_LVL_CTRL_5 +287 0x000F //TX_NS_LVL_CTRL_6 +288 0x0011 //TX_NS_LVL_CTRL_7 +289 0x000C //TX_MIN_GAIN_S_0 +290 0x000F //TX_MIN_GAIN_S_1 +291 0x000C //TX_MIN_GAIN_S_2 +292 0x000C //TX_MIN_GAIN_S_3 +293 0x000C //TX_MIN_GAIN_S_4 +294 0x000C //TX_MIN_GAIN_S_5 +295 0x000C //TX_MIN_GAIN_S_6 +296 0x000F //TX_MIN_GAIN_S_7 +297 0x7FFF //TX_NMOS_SUP +298 0x0000 //TX_NS_MAX_PRI_SNR_TH +299 0x0000 //TX_NMOS_SUP_MENSA +300 0x7FFF //TX_SNRI_SUP_0 +301 0x7FFF //TX_SNRI_SUP_1 +302 0x7FFF //TX_SNRI_SUP_2 +303 0x7FFF //TX_SNRI_SUP_3 +304 0x7FFF //TX_SNRI_SUP_4 +305 0x7FFF //TX_SNRI_SUP_5 +306 0x7FFF //TX_SNRI_SUP_6 +307 0x7FFF //TX_SNRI_SUP_7 +308 0x7FFF //TX_THR_LFNS +309 0x000E //TX_G_LFNS +310 0x09C4 //TX_GAIN0_NTH +311 0x000A //TX_MUSIC_MORENS +312 0x7FFF //TX_A_POST_FILT_0 +313 0x2000 //TX_A_POST_FILT_1 +314 0x2000 //TX_A_POST_FILT_S_0 +315 0x5000 //TX_A_POST_FILT_S_1 +316 0x5000 //TX_A_POST_FILT_S_2 +317 0x5000 //TX_A_POST_FILT_S_3 +318 0x5000 //TX_A_POST_FILT_S_4 +319 0x5000 //TX_A_POST_FILT_S_5 +320 0x4000 //TX_A_POST_FILT_S_6 +321 0x5000 //TX_A_POST_FILT_S_7 +322 0x1000 //TX_B_POST_FILT_0 +323 0x1000 //TX_B_POST_FILT_1 +324 0x1000 //TX_B_POST_FILT_2 +325 0x1000 //TX_B_POST_FILT_3 +326 0x1000 //TX_B_POST_FILT_4 +327 0x1000 //TX_B_POST_FILT_5 +328 0x1000 //TX_B_POST_FILT_6 +329 0x1000 //TX_B_POST_FILT_7 +330 0x7FFF //TX_B_LESSCUT_RTO_S_0 +331 0x7FFF //TX_B_LESSCUT_RTO_S_1 +332 0x7FFF //TX_B_LESSCUT_RTO_S_2 +333 0x7FFF //TX_B_LESSCUT_RTO_S_3 +334 0x7FFF //TX_B_LESSCUT_RTO_S_4 +335 0x7FFF //TX_B_LESSCUT_RTO_S_5 +336 0x7FFF //TX_B_LESSCUT_RTO_S_6 +337 0x7FFF //TX_B_LESSCUT_RTO_S_7 +338 0x7900 //TX_LAMBDA_PFILT +339 0x7B00 //TX_LAMBDA_PFILT_S_0 +340 0x7B00 //TX_LAMBDA_PFILT_S_1 +341 0x7B00 //TX_LAMBDA_PFILT_S_2 +342 0x7B00 //TX_LAMBDA_PFILT_S_3 +343 0x7B00 //TX_LAMBDA_PFILT_S_4 +344 0x7B00 //TX_LAMBDA_PFILT_S_5 +345 0x7B00 //TX_LAMBDA_PFILT_S_6 +346 0x7B00 //TX_LAMBDA_PFILT_S_7 +347 0x0000 //TX_K_PEPPER +348 0x0800 //TX_A_PEPPER +349 0x1EAA //TX_K_PEPPER_HF +350 0x0800 //TX_A_PEPPER_HF +351 0x0001 //TX_HMNC_BST_FLG +352 0x0200 //TX_HMNC_BST_THR +353 0x0800 //TX_DT_BINVAD_TH_0 +354 0x0800 //TX_DT_BINVAD_TH_1 +355 0x0800 //TX_DT_BINVAD_TH_2 +356 0x0800 //TX_DT_BINVAD_TH_3 +357 0x1D4C //TX_DT_BINVAD_ENDF +358 0x0000 //TX_C_POST_FLT_DT +359 0x0CCD //TX_NS_B_POST_FLT_LESSCUT +360 0x0100 //TX_DT_BOOST +361 0x0000 //TX_BF_SGRAD_FLG +362 0x0005 //TX_BF_DVG_TH +363 0x001E //TX_SN_C_F +364 0x0000 //TX_K_APT +365 0x0000 //TX_NOISEDET +366 0x0190 //TX_NDETCT +367 0x0050 //TX_NOISE_TH_0 +368 0x7FFF //TX_NOISE_TH_0_2 +369 0x7FFF //TX_NOISE_TH_0_3 +370 0x07D0 //TX_NOISE_TH_1 +371 0x00C8 //TX_NOISE_TH_2 +372 0x3A98 //TX_NOISE_TH_3 +373 0x0FA0 //TX_NOISE_TH_4 +374 0x157C //TX_NOISE_TH_5 +375 0x7FFF //TX_NOISE_TH_5_2 +376 0x7FFF //TX_NOISE_TH_5_3 +377 0x7FFF //TX_NOISE_TH_5_4 +378 0x044C //TX_NOISE_TH_6 +379 0x0014 //TX_MINENOISE_TH +380 0x4000 //TX_MORENS_TFMASK_TH +381 0xFFEE //TX_DRC_QUIET_FLOOR +382 0x6000 //TX_RATIODTL_CUT_TH +383 0xFFF3 //TX_DT_CUT_K1 +384 0x0666 //TX_OUT_ENER_S_TH_CLEAN +385 0x0666 //TX_OUT_ENER_S_TH_LESSCLEAN +386 0x0333 //TX_OUT_ENER_S_TH_NOISY +387 0x019A //TX_OUT_ENER_TH_NOISE +388 0x0333 //TX_OUT_ENER_TH_SPEECH +389 0x2000 //TX_SN_NPB_GAIN +390 0x0000 //TX_NN_NPB_GAIN +391 0x0000 //TX_POST_MASK_SUP_HSNE +392 0x0000 //TX_TAIL_DET_TH +393 0x0000 //TX_B_LESSCUT_RTO_WTA +394 0x0000 //TX_MEL_G_R +395 0x0800 //TX_SUPHIGH_TH +396 0x00C8 //TX_MASK_G_R +397 0x0002 //TX_EXTRA_NS_L +398 0x0800 //TX_C_POST_FLT_MASK +399 0x0005 //TX_A_POST_FLT_WNS +400 0x0148 //TX_MIN_G_LOW300HZ +401 0x0002 //TX_MAXLEVEL_CNG +402 0x00B4 //TX_STN_NOISE_TH +403 0x4000 //TX_POST_MASK_SUP +404 0x7FFF //TX_POST_MASK_ADJUST +405 0x00C8 //TX_NS_ENOISE_MIC0_TH +406 0x0014 //TX_MINENOISE_MIC0_TH +407 0x012C //TX_MINENOISE_MIC0_S_TH +408 0x2900 //TX_MIN_G_CTRL_SSNS +409 0x0800 //TX_METAL_RTO_THR +410 0x4848 //TX_NS_FP_K_METAL +411 0x3A98 //TX_NOISEDET_BOOST_TH +412 0x0FA0 //TX_NSMOOTH_TH +413 0x0000 //TX_NS_RESRV_8 +414 0x1800 //TX_RHO_UPB +415 0x0BB8 //TX_N_HOLD_HS +416 0x0050 //TX_N_RHO_BFR0 +417 0x7FFF //TX_LAMBDA_ARSP_EST +418 0x0100 //TX_EXTRA_GAIN_MICBLOCK +419 0x0CCD //TX_THR_STD_NSR +420 0x019A //TX_THR_STD_PLH +421 0x2AF8 //TX_N_HOLD_STD +422 0x0066 //TX_THR_STD_RHO +423 0x2000 //TX_BF_RESET_THR_HS +424 0x09C4 //TX_SB_RTO_MEAN_TH +425 0x0000 //TX_SB_RHO_MEAN_TH_NTALK +426 0x3800 //TX_SB_RTO_MEAN_TH_ABN +427 0x2EE0 //TX_SB_RTO_MEAN_TH_RUB +428 0x0000 //TX_WTA_EN_RTO_TH +429 0x0000 //TX_TOP_ENER_TH_F +430 0x0000 //TX_DESIRED_TALK_HOLDT +431 0x0800 //TX_MIC_BLOCK_FACTOR +432 0x0000 //TX_NSEST_BFRLRNRDC +433 0x0000 //TX_THR_POST_FLT_HS +434 0x0010 //TX_HS_VAD_BIN +435 0x2666 //TX_THR_VAD_HS +436 0x2CCD //TX_MEAN_RTO_MIN_TH2 +437 0x0032 //TX_SILENCE_T +438 0x0000 //TX_A_POST_FLT_WTA +439 0x799A //TX_LAMBDA_PFLT_WTA +440 0x0000 //TX_SB_RHO_MEAN2_TH +441 0x0190 //TX_SB_RHO_MEAN3_TH +442 0x0000 //TX_HS_RESRV_4 +443 0x0000 //TX_HS_RESRV_5 +444 0x003C //TX_DOA_VAD_THR_1 +445 0x0000 //TX_DOA_VAD_THR_2 +446 0x0028 //TX_DOA_VAD_THR1_0 +447 0x0028 //TX_DOA_VAD_THR1_1 +448 0x0000 //TX_SRC_DOA_RNG_LOW_0A +449 0x00B4 //TX_SRC_DOA_RNG_HIGH_0A +450 0x005A //TX_DFLT_SRC_DOA_0A +451 0x0000 //TX_SRC_DOA_RNG_LOW_0B +452 0x0000 //TX_SRC_DOA_RNG_HIGH_0B +453 0x0000 //TX_DFLT_SRC_DOA_0B +454 0x0000 //TX_SRC_DOA_RNG_LOW_0C +455 0x0000 //TX_SRC_DOA_RNG_HIGH_0C +456 0x0000 //TX_DFLT_SRC_DOA_0C +457 0x0000 //TX_SRC_DOA_RNG_LOW_0D +458 0x0000 //TX_SRC_DOA_RNG_HIGH_0D +459 0x0000 //TX_DFLT_SRC_DOA_0D +460 0x0000 //TX_SRC_DOA_RNG_LOW_1A +461 0x00B4 //TX_SRC_DOA_RNG_HIGH_1A +462 0x005A //TX_DFLT_SRC_DOA_1A +463 0x0000 //TX_SRC_DOA_RNG_LOW_1B +464 0x00B4 //TX_SRC_DOA_RNG_HIGH_1B +465 0x005A //TX_DFLT_SRC_DOA_1B +466 0x0000 //TX_SRC_DOA_RNG_LOW_1C +467 0x00B4 //TX_SRC_DOA_RNG_HIGH_1C +468 0x005A //TX_DFLT_SRC_DOA_1C +469 0x0000 //TX_SRC_DOA_RNG_LOW_1D +470 0x00B4 //TX_SRC_DOA_RNG_HIGH_1D +471 0x005A //TX_DFLT_SRC_DOA_1D +472 0x0100 //TX_BF_HOLDOFF_T +473 0x7FFF //TX_DOA_COST_FACTOR +474 0x4000 //TX_MAINTOREFR_TH0 +475 0x071C //TX_DOA_TRK_THR +476 0x012C //TX_DOA_TRACK_HT +477 0x0200 //TX_N1_HOLD_HF +478 0x0100 //TX_N2_HOLD_HF +479 0x3000 //TX_BF_RESET_THR_HF +480 0x7333 //TX_DOA_SMOOTH +481 0x0800 //TX_MU_BF +482 0x0800 //TX_BF_MU_LF_B2 +483 0x0040 //TX_BF_FC_END_BIN_B2 +484 0x0020 //TX_BF_FC_END_BIN +485 0x0000 //TX_HF_RESRV_25 +486 0x0000 //TX_HF_RESRV_26 +487 0x0007 //TX_N_DOA_SEED +488 0x0001 //TX_FINE_DOA_SEARCH_FLG +489 0x0000 //TX_HF_RESRV_27 +490 0x038E //TX_DLT_SRC_DOA_RNG +491 0x0200 //TX_BF_MU_LF +492 0x0000 //TX_DFLT_SRC_LOC_0 +493 0x7FFF //TX_DFLT_SRC_LOC_1 +494 0x0000 //TX_DFLT_SRC_LOC_2 +495 0x038E //TX_DOA_TRACK_VADTH +496 0x0000 //TX_DOA_TRACK_NEW +497 0x01E0 //TX_NOR_OFF_THR +498 0x7C00 //TX_MORE_ON_700HZ_THR +499 0x2000 //TX_MU_BF_ADPT_NS +500 0x0000 //TX_ADAPT_LEN +501 0x6666 //TX_MORE_SNS +502 0x0000 //TX_NOR_OFF_TH1 +503 0x0000 //TX_WIDE_MASK_TH +504 0xD333 //TX_SUBSNRATIOHIGH4MEANBCK_THR +505 0x6000 //TX_C_POST_FLT_CUT +506 0x2000 //TX_RADIODTLV +507 0x0320 //TX_POWER_LINEIN_TH +508 0x0014 //TX_FE_VADCOUNT_TH_FC +509 0x0000 //TX_ECHO_SUPP_FC +510 0x0C80 //TX_ECHO_TH +511 0x6666 //TX_MIC_TO_BFGAIN +512 0x0000 //TX_MICTOBFGAIN0 +513 0x0000 //TX_FASTMUE_TH +514 0x0000 //TX_DEREVERB_LF_MU +515 0x0000 //TX_DEREVERB_HF_MU +516 0x0000 //TX_DEREVERB_DELAY +517 0x0000 //TX_DEREVERB_COEF_LEN +518 0x0000 //TX_DEREVERB_DNR +519 0x0000 //TX_DEREVERB_ALPHA +520 0x0000 //TX_DEREVERB_BETA +521 0x0000 //TX_GSC_RTOL_TH +522 0x0000 //TX_GSC_RTOH_TH +523 0x0000 //TX_WIDE2_MEANHTH +524 0x0000 //TX_DR_RESRV_5 +525 0x0000 //TX_DR_RESRV_6 +526 0x0000 //TX_DR_RESRV_7 +527 0x0000 //TX_DR_RESRV_8 +528 0x1333 //TX_WIND_MARK_TH +529 0x399A //TX_CORR_THR +530 0x0004 //TX_SNR_THR +531 0x0010 //TX_ENGY_THR +532 0x1770 //TX_CORR_HIGH_TH +533 0x6000 //TX_ENGY_THR_2 +534 0x3400 //TX_MEAN_RTO_THR +535 0x0028 //TX_WNS_ENOISE_MIC0_TH +536 0x3000 //TX_RATIOMICL_TH +537 0x64CD //TX_CALIG_HS +538 0x0000 //TX_LVL_CTRL +539 0x0014 //TX_WIND_SUPRTO +540 0x000A //TX_WNS_MIN_G +541 0x0000 //TX_WNS_B_POST_FLT +542 0x2800 //TX_RATIOMICH_TH +543 0xD120 //TX_WIND_INBEAM_L_TH +544 0x0FA0 //TX_WIND_INBEAM_H_TH +545 0x2000 //TX_WNS_RESRV_0 +546 0x59D8 //TX_WNS_RESRV_1 +547 0x0000 //TX_WNS_RESRV_2 +548 0x0000 //TX_WNS_RESRV_3 +549 0x0000 //TX_WNS_RESRV_4 +550 0x0000 //TX_WNS_RESRV_5 +551 0x0000 //TX_WNS_RESRV_6 +552 0x0000 //TX_BVE_NOISE_FLOOR_0 +553 0x0070 //TX_BVE_NOISE_FLOOR_1 +554 0x0070 //TX_BVE_NOISE_FLOOR_2 +555 0x0010 //TX_BVE_NOISE_FLOOR_3 +556 0x0070 //TX_BVE_NOISE_FLOOR_4 +557 0x00B0 //TX_BVE_NOISE_FLOOR_5 +558 0x0E66 //TX_BVE_NOISE_FLOOR_6 +559 0x0050 //TX_BVE_NOISE_FLOOR_7 +560 0x770A //TX_BVE_NOISE_FLOOR_8 +561 0x0000 //TX_BVE_NOISE_FLOOR_9 +562 0x0000 //TX_BVE_IN_N +563 0x0000 //TX_BVE_OUT_N +564 0x0000 //TX_BVE_MICALPHA_DOWN +565 0x0000 //TX_PB_RESRV_1 +566 0x0020 //TX_FDEQ_SUBNUM +567 0x4848 //TX_FDEQ_GAIN_0 +568 0x4848 //TX_FDEQ_GAIN_1 +569 0x4848 //TX_FDEQ_GAIN_2 +570 0x4848 //TX_FDEQ_GAIN_3 +571 0x4848 //TX_FDEQ_GAIN_4 +572 0x4848 //TX_FDEQ_GAIN_5 +573 0x4848 //TX_FDEQ_GAIN_6 +574 0x4848 //TX_FDEQ_GAIN_7 +575 0x4848 //TX_FDEQ_GAIN_8 +576 0x4848 //TX_FDEQ_GAIN_9 +577 0x4848 //TX_FDEQ_GAIN_10 +578 0x4848 //TX_FDEQ_GAIN_11 +579 0x4848 //TX_FDEQ_GAIN_12 +580 0x4848 //TX_FDEQ_GAIN_13 +581 0x4848 //TX_FDEQ_GAIN_14 +582 0x4848 //TX_FDEQ_GAIN_15 +583 0x4848 //TX_FDEQ_GAIN_16 +584 0x4848 //TX_FDEQ_GAIN_17 +585 0x4848 //TX_FDEQ_GAIN_18 +586 0x4848 //TX_FDEQ_GAIN_19 +587 0x4848 //TX_FDEQ_GAIN_20 +588 0x4848 //TX_FDEQ_GAIN_21 +589 0x4848 //TX_FDEQ_GAIN_22 +590 0x4848 //TX_FDEQ_GAIN_23 +591 0x0202 //TX_FDEQ_BIN_0 +592 0x0203 //TX_FDEQ_BIN_1 +593 0x0303 //TX_FDEQ_BIN_2 +594 0x0304 //TX_FDEQ_BIN_3 +595 0x0405 //TX_FDEQ_BIN_4 +596 0x0506 //TX_FDEQ_BIN_5 +597 0x0708 //TX_FDEQ_BIN_6 +598 0x090A //TX_FDEQ_BIN_7 +599 0x0B0C //TX_FDEQ_BIN_8 +600 0x0D0E //TX_FDEQ_BIN_9 +601 0x1013 //TX_FDEQ_BIN_10 +602 0x1719 //TX_FDEQ_BIN_11 +603 0x1B1E //TX_FDEQ_BIN_12 +604 0x1E1E //TX_FDEQ_BIN_13 +605 0x1E28 //TX_FDEQ_BIN_14 +606 0x282C //TX_FDEQ_BIN_15 +607 0x0000 //TX_FDEQ_BIN_16 +608 0x0000 //TX_FDEQ_BIN_17 +609 0x0000 //TX_FDEQ_BIN_18 +610 0x0000 //TX_FDEQ_BIN_19 +611 0x0000 //TX_FDEQ_BIN_20 +612 0x0000 //TX_FDEQ_BIN_21 +613 0x0000 //TX_FDEQ_BIN_22 +614 0x0000 //TX_FDEQ_BIN_23 +615 0x0000 //TX_FDEQ_PADDING +616 0x0020 //TX_PREEQ_SUBNUM_MIC0 +617 0x4848 //TX_PREEQ_GAIN_MIC0_0 +618 0x4848 //TX_PREEQ_GAIN_MIC0_1 +619 0x4848 //TX_PREEQ_GAIN_MIC0_2 +620 0x4848 //TX_PREEQ_GAIN_MIC0_3 +621 0x4848 //TX_PREEQ_GAIN_MIC0_4 +622 0x4848 //TX_PREEQ_GAIN_MIC0_5 +623 0x4848 //TX_PREEQ_GAIN_MIC0_6 +624 0x4848 //TX_PREEQ_GAIN_MIC0_7 +625 0x4868 //TX_PREEQ_GAIN_MIC0_8 +626 0x6860 //TX_PREEQ_GAIN_MIC0_9 +627 0x6048 //TX_PREEQ_GAIN_MIC0_10 +628 0x4848 //TX_PREEQ_GAIN_MIC0_11 +629 0x4848 //TX_PREEQ_GAIN_MIC0_12 +630 0x4848 //TX_PREEQ_GAIN_MIC0_13 +631 0x4848 //TX_PREEQ_GAIN_MIC0_14 +632 0x4848 //TX_PREEQ_GAIN_MIC0_15 +633 0x4848 //TX_PREEQ_GAIN_MIC0_16 +634 0x4848 //TX_PREEQ_GAIN_MIC0_17 +635 0x4848 //TX_PREEQ_GAIN_MIC0_18 +636 0x4848 //TX_PREEQ_GAIN_MIC0_19 +637 0x4848 //TX_PREEQ_GAIN_MIC0_20 +638 0x4848 //TX_PREEQ_GAIN_MIC0_21 +639 0x4848 //TX_PREEQ_GAIN_MIC0_22 +640 0x4848 //TX_PREEQ_GAIN_MIC0_23 +641 0x0E10 //TX_PREEQ_BIN_MIC0_0 +642 0x1010 //TX_PREEQ_BIN_MIC0_1 +643 0x1010 //TX_PREEQ_BIN_MIC0_2 +644 0x1010 //TX_PREEQ_BIN_MIC0_3 +645 0x1010 //TX_PREEQ_BIN_MIC0_4 +646 0x1010 //TX_PREEQ_BIN_MIC0_5 +647 0x1010 //TX_PREEQ_BIN_MIC0_6 +648 0x1010 //TX_PREEQ_BIN_MIC0_7 +649 0x1010 //TX_PREEQ_BIN_MIC0_8 +650 0x1010 //TX_PREEQ_BIN_MIC0_9 +651 0x1010 //TX_PREEQ_BIN_MIC0_10 +652 0x1010 //TX_PREEQ_BIN_MIC0_11 +653 0x1010 //TX_PREEQ_BIN_MIC0_12 +654 0x1010 //TX_PREEQ_BIN_MIC0_13 +655 0x1010 //TX_PREEQ_BIN_MIC0_14 +656 0x0200 //TX_PREEQ_BIN_MIC0_15 +657 0x0000 //TX_PREEQ_BIN_MIC0_16 +658 0x0000 //TX_PREEQ_BIN_MIC0_17 +659 0x0000 //TX_PREEQ_BIN_MIC0_18 +660 0x0000 //TX_PREEQ_BIN_MIC0_19 +661 0x0000 //TX_PREEQ_BIN_MIC0_20 +662 0x0000 //TX_PREEQ_BIN_MIC0_21 +663 0x0000 //TX_PREEQ_BIN_MIC0_22 +664 0x0000 //TX_PREEQ_BIN_MIC0_23 +665 0x0020 //TX_PREEQ_SUBNUM_MIC1 +666 0x4848 //TX_PREEQ_GAIN_MIC1_0 +667 0x4848 //TX_PREEQ_GAIN_MIC1_1 +668 0x4848 //TX_PREEQ_GAIN_MIC1_2 +669 0x4848 //TX_PREEQ_GAIN_MIC1_3 +670 0x4848 //TX_PREEQ_GAIN_MIC1_4 +671 0x4848 //TX_PREEQ_GAIN_MIC1_5 +672 0x4848 //TX_PREEQ_GAIN_MIC1_6 +673 0x4848 //TX_PREEQ_GAIN_MIC1_7 +674 0x4848 //TX_PREEQ_GAIN_MIC1_8 +675 0x4848 //TX_PREEQ_GAIN_MIC1_9 +676 0x4848 //TX_PREEQ_GAIN_MIC1_10 +677 0x4848 //TX_PREEQ_GAIN_MIC1_11 +678 0x4848 //TX_PREEQ_GAIN_MIC1_12 +679 0x4848 //TX_PREEQ_GAIN_MIC1_13 +680 0x4848 //TX_PREEQ_GAIN_MIC1_14 +681 0x4848 //TX_PREEQ_GAIN_MIC1_15 +682 0x4848 //TX_PREEQ_GAIN_MIC1_16 +683 0x4848 //TX_PREEQ_GAIN_MIC1_17 +684 0x4848 //TX_PREEQ_GAIN_MIC1_18 +685 0x4848 //TX_PREEQ_GAIN_MIC1_19 +686 0x4848 //TX_PREEQ_GAIN_MIC1_20 +687 0x4848 //TX_PREEQ_GAIN_MIC1_21 +688 0x4848 //TX_PREEQ_GAIN_MIC1_22 +689 0x4848 //TX_PREEQ_GAIN_MIC1_23 +690 0x0E10 //TX_PREEQ_BIN_MIC1_0 +691 0x1010 //TX_PREEQ_BIN_MIC1_1 +692 0x1010 //TX_PREEQ_BIN_MIC1_2 +693 0x1010 //TX_PREEQ_BIN_MIC1_3 +694 0x1010 //TX_PREEQ_BIN_MIC1_4 +695 0x1010 //TX_PREEQ_BIN_MIC1_5 +696 0x1010 //TX_PREEQ_BIN_MIC1_6 +697 0x1010 //TX_PREEQ_BIN_MIC1_7 +698 0x1010 //TX_PREEQ_BIN_MIC1_8 +699 0x1010 //TX_PREEQ_BIN_MIC1_9 +700 0x1010 //TX_PREEQ_BIN_MIC1_10 +701 0x1010 //TX_PREEQ_BIN_MIC1_11 +702 0x1010 //TX_PREEQ_BIN_MIC1_12 +703 0x1010 //TX_PREEQ_BIN_MIC1_13 +704 0x1010 //TX_PREEQ_BIN_MIC1_14 +705 0x0200 //TX_PREEQ_BIN_MIC1_15 +706 0x0000 //TX_PREEQ_BIN_MIC1_16 +707 0x0000 //TX_PREEQ_BIN_MIC1_17 +708 0x0000 //TX_PREEQ_BIN_MIC1_18 +709 0x0000 //TX_PREEQ_BIN_MIC1_19 +710 0x0000 //TX_PREEQ_BIN_MIC1_20 +711 0x0000 //TX_PREEQ_BIN_MIC1_21 +712 0x0000 //TX_PREEQ_BIN_MIC1_22 +713 0x0000 //TX_PREEQ_BIN_MIC1_23 +714 0x0020 //TX_PREEQ_SUBNUM_MIC2 +715 0x4848 //TX_PREEQ_GAIN_MIC2_0 +716 0x4848 //TX_PREEQ_GAIN_MIC2_1 +717 0x4848 //TX_PREEQ_GAIN_MIC2_2 +718 0x4848 //TX_PREEQ_GAIN_MIC2_3 +719 0x4848 //TX_PREEQ_GAIN_MIC2_4 +720 0x4848 //TX_PREEQ_GAIN_MIC2_5 +721 0x4848 //TX_PREEQ_GAIN_MIC2_6 +722 0x4848 //TX_PREEQ_GAIN_MIC2_7 +723 0x4848 //TX_PREEQ_GAIN_MIC2_8 +724 0x4848 //TX_PREEQ_GAIN_MIC2_9 +725 0x4848 //TX_PREEQ_GAIN_MIC2_10 +726 0x4848 //TX_PREEQ_GAIN_MIC2_11 +727 0x4848 //TX_PREEQ_GAIN_MIC2_12 +728 0x4848 //TX_PREEQ_GAIN_MIC2_13 +729 0x4848 //TX_PREEQ_GAIN_MIC2_14 +730 0x4848 //TX_PREEQ_GAIN_MIC2_15 +731 0x4848 //TX_PREEQ_GAIN_MIC2_16 +732 0x4848 //TX_PREEQ_GAIN_MIC2_17 +733 0x4848 //TX_PREEQ_GAIN_MIC2_18 +734 0x4848 //TX_PREEQ_GAIN_MIC2_19 +735 0x4848 //TX_PREEQ_GAIN_MIC2_20 +736 0x4848 //TX_PREEQ_GAIN_MIC2_21 +737 0x4848 //TX_PREEQ_GAIN_MIC2_22 +738 0x4848 //TX_PREEQ_GAIN_MIC2_23 +739 0x0E10 //TX_PREEQ_BIN_MIC2_0 +740 0x1010 //TX_PREEQ_BIN_MIC2_1 +741 0x1010 //TX_PREEQ_BIN_MIC2_2 +742 0x1010 //TX_PREEQ_BIN_MIC2_3 +743 0x1010 //TX_PREEQ_BIN_MIC2_4 +744 0x1010 //TX_PREEQ_BIN_MIC2_5 +745 0x1010 //TX_PREEQ_BIN_MIC2_6 +746 0x1010 //TX_PREEQ_BIN_MIC2_7 +747 0x1010 //TX_PREEQ_BIN_MIC2_8 +748 0x1010 //TX_PREEQ_BIN_MIC2_9 +749 0x1010 //TX_PREEQ_BIN_MIC2_10 +750 0x1010 //TX_PREEQ_BIN_MIC2_11 +751 0x1010 //TX_PREEQ_BIN_MIC2_12 +752 0x1010 //TX_PREEQ_BIN_MIC2_13 +753 0x1010 //TX_PREEQ_BIN_MIC2_14 +754 0x0200 //TX_PREEQ_BIN_MIC2_15 +755 0x0000 //TX_PREEQ_BIN_MIC2_16 +756 0x0000 //TX_PREEQ_BIN_MIC2_17 +757 0x0000 //TX_PREEQ_BIN_MIC2_18 +758 0x0000 //TX_PREEQ_BIN_MIC2_19 +759 0x0000 //TX_PREEQ_BIN_MIC2_20 +760 0x0000 //TX_PREEQ_BIN_MIC2_21 +761 0x0000 //TX_PREEQ_BIN_MIC2_22 +762 0x0000 //TX_PREEQ_BIN_MIC2_23 +763 0x0006 //TX_MASKING_ABILITY +764 0x0800 //TX_NND_WEIGHT +765 0x0062 //TX_MIC_CALIBRATION_0 +766 0x0062 //TX_MIC_CALIBRATION_1 +767 0x0062 //TX_MIC_CALIBRATION_2 +768 0x0062 //TX_MIC_CALIBRATION_3 +769 0x0046 //TX_MIC_PWR_BIAS_0 +770 0x0046 //TX_MIC_PWR_BIAS_1 +771 0x0046 //TX_MIC_PWR_BIAS_2 +772 0x0046 //TX_MIC_PWR_BIAS_3 +773 0x000C //TX_GAIN_LIMIT_0 +774 0x000C //TX_GAIN_LIMIT_1 +775 0x000C //TX_GAIN_LIMIT_2 +776 0x000C //TX_GAIN_LIMIT_3 +777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN +778 0x7FDE //TX_BVE_VAD0_ALPHAUP +779 0x7F3A //TX_BVE_VAD0_ALPHADOWN +780 0x2000 //TX_BVE_GAINWEIGHT_NOFEVADLI +781 0x7F5B //TX_BVE_FEVADLI_ALPHA +782 0x7F19 //TX_BVE_NOVAD0_ALPHAUP +783 0x3000 //TX_TDDRC_ALPHA_UP_01 +784 0x3000 //TX_TDDRC_ALPHA_UP_02 +785 0x3000 //TX_TDDRC_ALPHA_UP_03 +786 0x3000 //TX_TDDRC_ALPHA_UP_04 +787 0x7EB8 //TX_TDDRC_ALPHA_DWN_01 +788 0x7EB8 //TX_TDDRC_ALPHA_DWN_02 +789 0x7EB8 //TX_TDDRC_ALPHA_DWN_03 +790 0x7EB8 //TX_TDDRC_ALPHA_DWN_04 +791 0x78D6 //TX_TDDRC_TD_DRC_LIMIT +792 0x0800 //TX_TDDRC_POST_LIMIT_GAIN +793 0x0000 //TX_TDDRC_RESRV_0 +794 0x0000 //TX_TDDRC_RESRV_1 +795 0x0018 //TX_FDDRC_BAND_MARGIN_0 +796 0x0030 //TX_FDDRC_BAND_MARGIN_1 +797 0x0050 //TX_FDDRC_BAND_MARGIN_2 +798 0x0080 //TX_FDDRC_BAND_MARGIN_3 +799 0x0007 //TX_FDDRC_BLOCK_EXP +800 0x5000 //TX_FDDRC_THRD_2_0 +801 0x5000 //TX_FDDRC_THRD_2_1 +802 0x5000 //TX_FDDRC_THRD_2_2 +803 0x5000 //TX_FDDRC_THRD_2_3 +804 0x6400 //TX_FDDRC_THRD_3_0 +805 0x6400 //TX_FDDRC_THRD_3_1 +806 0x6400 //TX_FDDRC_THRD_3_2 +807 0x6400 //TX_FDDRC_THRD_3_3 +808 0x2000 //TX_FDDRC_SLANT_0_0 +809 0x2000 //TX_FDDRC_SLANT_0_1 +810 0x2000 //TX_FDDRC_SLANT_0_2 +811 0x2000 //TX_FDDRC_SLANT_0_3 +812 0x5333 //TX_FDDRC_SLANT_1_0 +813 0x5333 //TX_FDDRC_SLANT_1_1 +814 0x5333 //TX_FDDRC_SLANT_1_2 +815 0x5333 //TX_FDDRC_SLANT_1_3 +816 0x0000 //TX_DEADMIC_SILENCE_TH +817 0x0000 //TX_MIC_DEGRADE_TH +818 0x0000 //TX_DEADMIC_CNT +819 0x0000 //TX_MIC_DEGRADE_CNT +820 0x0000 //TX_FDDRC_RESRV_4 +821 0x0000 //TX_FDDRC_RESRV_5 +822 0x0000 //TX_FDDRC_RESRV_6 +823 0x7FFF //TX_KS_NOISEPASTE_FACTOR +824 0x0001 //TX_KS_CONFIG +825 0x7FFF //TX_KS_GAIN_MIN +826 0x0000 //TX_KS_RESRV_0 +827 0x0000 //TX_KS_RESRV_1 +828 0x0000 //TX_KS_RESRV_2 +829 0x7C00 //TX_LAMBDA_PKA_FP +830 0x2000 //TX_TPKA_FP +831 0x0080 //TX_MIN_G_FP +832 0x2000 //TX_MAX_G_FP +833 0x4848 //TX_FFP_FP_K_METAL +834 0x4000 //TX_A_POST_FLT_FP +835 0x0F5C //TX_RTO_OUTBEAM_TH +836 0x4CCD //TX_TPKA_FP_THD +837 0x0000 //TX_MAX_G_FP_BLK +838 0x0000 //TX_FFP_FADEIN +839 0x0000 //TX_FFP_FADEOUT +840 0x0000 //TX_WHISPERCTH +841 0x0000 //TX_WHISPERHOLDT +842 0x0000 //TX_WHISP_ENTHH +843 0x0000 //TX_WHISP_ENTHL +844 0x0000 //TX_WHISP_RTOTH +845 0x0000 //TX_WHISP_RTOTH2 +846 0x0000 //TX_MUTE_PERIOD +847 0x0000 //TX_FADE_IN_PERIOD +848 0x0100 //TX_FFP_RESRV_2 +849 0x0020 //TX_FFP_RESRV_3 +850 0x0000 //TX_FFP_RESRV_4 +851 0x0000 //TX_FFP_RESRV_5 +852 0x0000 //TX_FFP_RESRV_6 +853 0x0000 //TX_FILTINDX +854 0x0000 //TX_TDDRC_THRD_0 +855 0x0000 //TX_TDDRC_THRD_1 +856 0x2000 //TX_TDDRC_THRD_2 +857 0x2000 //TX_TDDRC_THRD_3 +858 0x3000 //TX_TDDRC_SLANT_0 +859 0x6E00 //TX_TDDRC_SLANT_1 +860 0x3000 //TX_TDDRC_ALPHA_UP_00 +861 0x7EB8 //TX_TDDRC_ALPHA_DWN_00 +862 0x0000 //TX_TDDRC_HMNC_FLAG +863 0x199A //TX_TDDRC_HMNC_GAIN +864 0x0000 //TX_TDDRC_SMT_FLAG +865 0x0CCD //TX_TDDRC_SMT_W +866 0x0970 //TX_TDDRC_DRC_GAIN +867 0x78D6 //TX_TDDRC_LMT_THRD +868 0x0000 //TX_TDDRC_LMT_ALPHA +869 0x0000 //TX_TFMASKLTH +870 0x0000 //TX_TFMASKLTHL +871 0x0CCD //TX_TFMASKHTH +872 0x0CCD //TX_TFMASKLTH_BINVAD +873 0xF333 //TX_TFMASKLTH_NS_EST +874 0x2CCD //TX_TFMASKLTH_DOA +875 0xECCD //TX_TFMASKTH_BLESSCUT +876 0x1000 //TX_B_LESSCUT_RTO_MASK +877 0x3800 //TX_SB_RHO_MEAN_TH_ABN +878 0x2000 //TX_B_POST_FLT_MASK +879 0x0000 //TX_B_POST_FLT_MASK1 +880 0x5333 //TX_GAIN_WIND_MASK +881 0x7FFF //TX_TFMASK_BFSTRICT_MUSIC +882 0x0000 //TX_TFMASK_BFSTRICT_NOMUSIC +883 0x7333 //TX_FASTNS_OUTIN_TH +884 0x0CCD //TX_FASTNS_TFMASK_TH +885 0x0CCD //TX_FASTNS_TFMASKBIN_TH1 +886 0x0CCD //TX_FASTNS_TFMASKBIN_TH2 +887 0x0CCD //TX_FASTNS_TFMASKBIN_TH3 +888 0x0028 //TX_FASTNS_ARSPC_TH +889 0xC000 //TX_FASTNS_MASK5_TH +890 0x4848 //TX_POSTSSA_MIN_G_VR_MASK +891 0x1000 //TX_A_LESSCUT_RTO_MASK +892 0x1770 //TX_FASTNS_NOISETH +893 0xC000 //TX_FASTNS_SSA_THLFL +894 0xC000 //TX_FASTNS_SSA_THHFL +895 0xCCCC //TX_FASTNS_SSA_THLFH +896 0xD999 //TX_FASTNS_SSA_THHFH +897 0x0000 //TX_SENDFUNC_REG_MICMUTE +898 0x0000 //TX_SENDFUNC_REG_MICMUTE1 +899 0x0000 //TX_MICMUTE_RATIO_THR +900 0x0000 //TX_MICMUTE_AMP_THR +901 0x0000 //TX_MICMUTE_HPF_IND +902 0x0000 //TX_MICMUTE_LOG_EYR_TH +903 0x0000 //TX_MICMUTE_CVG_TIME +904 0x0000 //TX_MICMUTE_RELEASE_TIME +905 0x0000 //TX_MIC_VOLUME_MIC0MUTE +906 0x0000 //TX_MICMUTE_EPD_OFFSET_0 +907 0x0000 //TX_MICMUTE_FRQ_AEC_L +908 0x0000 //TX_MICMUTE_EAD_THR +909 0x0000 //TX_MICMUTE_LAMBDA_CB_NLE +910 0x0000 //TX_MICMUTE_LAMBDA_RE_EST +911 0x0000 //TX_DTD_THR1_MICMUTE_0 +912 0x0000 //TX_DTD_THR1_MICMUTE_1 +913 0x0000 //TX_DTD_THR1_MICMUTE_2 +914 0x0000 //TX_DTD_THR1_MICMUTE_3 +915 0x0000 //TX_DTD_THR2_MICMUTE_0 +916 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_0 +917 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_1 +918 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_2 +919 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_3 +920 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_4 +921 0x0000 //TX_MICMUTE_C_POST_FLT +922 0x0000 //TX_MICMUTE_DT_CUT_K +923 0x0000 //TX_MICMUTE_DT_CUT_THR +924 0x0000 //TX_MICMUTE_DT_CUT_K2 +925 0x0000 //TX_MICMUTE_DT_CUT_THR2 +926 0x0000 //TX_MICMUTE_DT2_HOLD_N +927 0x0000 //TX_MICMUTE_RATIODTH_THCUT +928 0x0000 //TX_MICMUTE_B_POST_FLT_ECHOL +929 0x0000 //TX_MICMUTE_B_POST_FLT_ECHOH +930 0x0000 //TX_MICMUTE_C_POST_FLT_MASK +931 0x0000 //TX_MICMUTE_RATIODTL_CUT_TH +932 0x0000 //TX_MICMUTE_DT_CUT_K1 +933 0x0000 //TX_MICMUTE_N2_SN_EST +934 0x0000 //TX_MICMUTE_THR_SN_EST_0 +935 0x0000 //TX_MICMUTE_MIN_G_CTRL_0 +936 0x0000 //TX_MICMUTE_A_POST_FILT_S_0 +937 0x0000 //TX_MICMUTE_B_POST_FILT_0 +938 0x0000 //TX_MIC1RUB_AMP_THR +939 0x0000 //TX_MIC1MUTE_RATIO_THR +940 0x0000 //TX_MIC1MUTE_AMP_THR +941 0x0000 //TX_MIC1MUTE_CVG_TIME +942 0x0000 //TX_MIC1MUTE_RELEASE_TIME +943 0x0000 //TX_AMS_RESRV_01 +944 0x0000 //TX_AMS_RESRV_02 +945 0x0000 //TX_AMS_RESRV_03 +946 0x0000 //TX_AMS_RESRV_04 +947 0x0000 //TX_AMS_RESRV_05 +948 0x0000 //TX_AMS_RESRV_06 +949 0x0000 //TX_AMS_RESRV_07 +950 0x0000 //TX_AMS_RESRV_08 +951 0x0000 //TX_AMS_RESRV_09 +952 0x0000 //TX_AMS_RESRV_10 +953 0x0000 //TX_AMS_RESRV_11 +954 0x0000 //TX_AMS_RESRV_12 +955 0x0000 //TX_AMS_RESRV_13 +956 0x0000 //TX_AMS_RESRV_14 +957 0x0000 //TX_AMS_RESRV_15 +958 0x0000 //TX_AMS_RESRV_16 +959 0x0000 //TX_AMS_RESRV_17 +960 0x0000 //TX_AMS_RESRV_18 +961 0x0000 //TX_AMS_RESRV_19 +#RX +0 0xA064 //RX_RECVFUNC_MODE_0 +1 0x0000 //RX_RECVFUNC_MODE_1 +2 0x0003 //RX_SAMPLINGFREQ_SIG +3 0x0003 //RX_SAMPLINGFREQ_PROC +4 0x000A //RX_FRAME_SZ +5 0x0000 //RX_DELAY_OPT +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +10 0x0800 //RX_PGA +11 0x7FFF //RX_A_HP +12 0x0000 //RX_B_PE +13 0x1800 //RX_THR_PITCH_DET_0 +14 0x1000 //RX_THR_PITCH_DET_1 +15 0x0800 //RX_THR_PITCH_DET_2 +16 0x0008 //RX_PITCH_BFR_LEN +17 0x0003 //RX_SBD_PITCH_DET +18 0x0100 //RX_PP_RESRV_0 +19 0x0020 //RX_PP_RESRV_1 +20 0x0400 //RX_N_SN_EST +21 0x000C //RX_N2_SN_EST +22 0x0003 //RX_NS_LVL_CTRL +23 0x9000 //RX_THR_SN_EST +24 0x7CCD //RX_LAMBDA_PFILT +25 0x000A //RX_FENS_RESRV_0 +26 0x0190 //RX_FENS_RESRV_1 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +30 0x0002 //RX_EXTRA_NS_L +31 0x0800 //RX_EXTRA_NS_A +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +35 0x199A //RX_A_POST_FLT +36 0x0000 //RX_LMT_THRD +37 0x4000 //RX_LMT_ALPHA +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +111 0x0000 //RX_FILTINDX +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +125 0x7C00 //RX_LAMBDA_PKA_FP +126 0x2000 //RX_TPKA_FP +127 0x2000 //RX_MIN_G_FP +128 0x0080 //RX_MAX_G_FP +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +131 0x0000 //RX_MAXLEVEL_CNG +132 0x3000 //RX_BWE_UV_TH +133 0x3000 //RX_BWE_UV_TH2 +134 0x1800 //RX_BWE_UV_TH3 +135 0x1000 //RX_BWE_V_TH +136 0x04CD //RX_BWE_GAIN1_V_TH1 +137 0x0F33 //RX_BWE_GAIN1_V_TH2 +138 0x7333 //RX_BWE_UV_EQ +139 0x199A //RX_BWE_V_EQ +140 0x7333 //RX_BWE_TONE_TH +141 0x0004 //RX_BWE_UV_HOLD_T +142 0x6CCD //RX_BWE_GAIN2_ALPHA +143 0x799A //RX_BWE_GAIN3_ALPHA +144 0x001E //RX_BWE_CUTOFF +145 0x3000 //RX_BWE_GAINFILL +146 0x3200 //RX_BWE_MAXTH_TONE +147 0x2000 //RX_BWE_EQ_0 +148 0x2000 //RX_BWE_EQ_1 +149 0x2000 //RX_BWE_EQ_2 +150 0x2000 //RX_BWE_EQ_3 +151 0x2000 //RX_BWE_EQ_4 +152 0x2000 //RX_BWE_EQ_5 +153 0x2000 //RX_BWE_EQ_6 +154 0x0000 //RX_BWE_RESRV_0 +155 0x0000 //RX_BWE_RESRV_1 +156 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#RX 2 +157 0xA064 //RX_RECVFUNC_MODE_0 +158 0x0000 //RX_RECVFUNC_MODE_1 +159 0x0003 //RX_SAMPLINGFREQ_SIG +160 0x0003 //RX_SAMPLINGFREQ_PROC +161 0x000A //RX_FRAME_SZ +162 0x0000 //RX_DELAY_OPT +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +167 0x0800 //RX_PGA +168 0x7FFF //RX_A_HP +169 0x0000 //RX_B_PE +170 0x1800 //RX_THR_PITCH_DET_0 +171 0x1000 //RX_THR_PITCH_DET_1 +172 0x0800 //RX_THR_PITCH_DET_2 +173 0x0008 //RX_PITCH_BFR_LEN +174 0x0003 //RX_SBD_PITCH_DET +175 0x0100 //RX_PP_RESRV_0 +176 0x0020 //RX_PP_RESRV_1 +177 0x0400 //RX_N_SN_EST +178 0x000C //RX_N2_SN_EST +179 0x0003 //RX_NS_LVL_CTRL +180 0x9000 //RX_THR_SN_EST +181 0x7CCD //RX_LAMBDA_PFILT +182 0x000A //RX_FENS_RESRV_0 +183 0x0190 //RX_FENS_RESRV_1 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +187 0x0002 //RX_EXTRA_NS_L +188 0x0800 //RX_EXTRA_NS_A +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +192 0x199A //RX_A_POST_FLT +193 0x0000 //RX_LMT_THRD +194 0x4000 //RX_LMT_ALPHA +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +268 0x0000 //RX_FILTINDX +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +282 0x7C00 //RX_LAMBDA_PKA_FP +283 0x2000 //RX_TPKA_FP +284 0x2000 //RX_MIN_G_FP +285 0x0080 //RX_MAX_G_FP +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +288 0x0000 //RX_MAXLEVEL_CNG +289 0x3000 //RX_BWE_UV_TH +290 0x3000 //RX_BWE_UV_TH2 +291 0x1800 //RX_BWE_UV_TH3 +292 0x1000 //RX_BWE_V_TH +293 0x04CD //RX_BWE_GAIN1_V_TH1 +294 0x0F33 //RX_BWE_GAIN1_V_TH2 +295 0x7333 //RX_BWE_UV_EQ +296 0x199A //RX_BWE_V_EQ +297 0x7333 //RX_BWE_TONE_TH +298 0x0004 //RX_BWE_UV_HOLD_T +299 0x6CCD //RX_BWE_GAIN2_ALPHA +300 0x799A //RX_BWE_GAIN3_ALPHA +301 0x001E //RX_BWE_CUTOFF +302 0x3000 //RX_BWE_GAINFILL +303 0x3200 //RX_BWE_MAXTH_TONE +304 0x2000 //RX_BWE_EQ_0 +305 0x2000 //RX_BWE_EQ_1 +306 0x2000 //RX_BWE_EQ_2 +307 0x2000 //RX_BWE_EQ_3 +308 0x2000 //RX_BWE_EQ_4 +309 0x2000 //RX_BWE_EQ_5 +310 0x2000 //RX_BWE_EQ_6 +311 0x0000 //RX_BWE_RESRV_0 +312 0x0000 //RX_BWE_RESRV_1 +313 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 + +#CASE_NAME BLUETOOTH-BTWB-VOICE_GENERIC-FB +#PARAM_MODE FULL +#PARAM_TYPE TX+2RX +#TOTAL_CUSTOM_STEP 7+7 +#TX +0 0x0009 //TX_OPERATION_MODE_0 +1 0x0009 //TX_OPERATION_MODE_1 +2 0x0020 //TX_PATCH_REG +3 0x0200 //TX_SENDFUNC_MODE_0 +4 0x0001 //TX_SENDFUNC_MODE_1 +5 0x0001 //TX_NUM_MIC +6 0x0004 //TX_SAMPLINGFREQ_SIG +7 0x0004 //TX_SAMPLINGFREQ_PROC +8 0x000A //TX_FRAME_SZ_SIG +9 0x000A //TX_FRAME_SZ +10 0x0000 //TX_DELAY_OPT +11 0x0028 //TX_MAX_TAIL_LENGTH +12 0x0001 //TX_NUM_LOUTCHN +13 0x0001 //TX_MAXNUM_AECREF +14 0x0000 //TX_DBG_FUNC_REG +15 0x0000 //TX_DBG_FUNC_REG1 +16 0x0000 //TX_SYS_RESRV_0 +17 0x0000 //TX_SYS_RESRV_1 +18 0x0000 //TX_SYS_RESRV_2 +19 0x0000 //TX_SYS_RESRV_3 +20 0x0000 //TX_DIST2REF0 +21 0x009B //TX_DIST2REF1 +22 0x0000 //TX_DIST2REF_02 +23 0x0000 //TX_DIST2REF_03 +24 0x0000 //TX_DIST2REF_04 +25 0x0000 //TX_DIST2REF_05 +26 0x0000 //TX_MMIC +27 0x0915 //TX_PGA_0 +28 0x0800 //TX_PGA_1 +29 0x0000 //TX_PGA_2 +30 0x0000 //TX_PGA_3 +31 0x0000 //TX_PGA_4 +32 0x0000 //TX_PGA_5 +33 0x0000 //TX_MIC_PAIRS +34 0x0000 //TX_MIC_PAIRS_HS +35 0x0002 //TX_MICS_FOR_BF +36 0x0000 //TX_MIC_PAIRS_FORL1 +37 0x0002 //TX_MICS_OF_PAIR0 +38 0x0002 //TX_MICS_OF_PAIR1 +39 0x0002 //TX_MICS_OF_PAIR2 +40 0x0002 //TX_MICS_OF_PAIR3 +41 0x0000 //TX_MIC_DATA_SRC0 +42 0x0001 //TX_MIC_DATA_SRC1 +43 0x0002 //TX_MIC_DATA_SRC2 +44 0x0000 //TX_MIC_DATA_SRC3 +45 0x0000 //TX_MIC_PAIR_CH_04 +46 0x0000 //TX_MIC_PAIR_CH_05 +47 0x0000 //TX_MIC_PAIR_CH_10 +48 0x0000 //TX_MIC_PAIR_CH_11 +49 0x0000 //TX_MIC_PAIR_CH_12 +50 0x0000 //TX_MIC_PAIR_CH_13 +51 0x0000 //TX_MIC_PAIR_CH_14 +52 0x05DC //TX_HD_BIN_MASK +53 0x0010 //TX_HD_SUBAND_MASK +54 0x19A1 //TX_HD_FRAME_AVG_MASK +55 0x0320 //TX_HD_MIN_FRQ +56 0x1000 //TX_HD_ALPHA_PSD +57 0x1100 //TX_T_PHPR1 +58 0x0000 //TX_T_PHPR2 +59 0x0000 //TX_T_PTPR +60 0x0000 //TX_T_PNPR +61 0x0000 //TX_T_PAPR1 +62 0xEE6C //TX_T_PSDVAT +63 0x0800 //TX_CNT +64 0x4000 //TX_ANTI_HOWL_GAIN +65 0x0001 //TX_MICFORBFMARK_0 +66 0x0001 //TX_MICFORBFMARK_1 +67 0x0001 //TX_MICFORBFMARK_2 +68 0x0001 //TX_MICFORBFMARK_3 +69 0x0001 //TX_MICFORBFMARK_4 +70 0x0001 //TX_MICFORBFMARK_5 +71 0x0000 //TX_DIST2REF_10 +72 0x3E00 //TX_DIST2REF_11 +73 0x0000 //TX_DIST2REF2 +74 0x0000 //TX_DIST2REF_13 +75 0x0000 //TX_DIST2REF_14 +76 0x0000 //TX_DIST2REF_15 +77 0x0000 //TX_DIST2REF_20 +78 0x0000 //TX_DIST2REF_21 +79 0x0000 //TX_DIST2REF_22 +80 0x0000 //TX_DIST2REF_23 +81 0x0000 //TX_DIST2REF_24 +82 0x0000 //TX_DIST2REF_25 +83 0x0000 //TX_DIST2REF_30 +84 0x0000 //TX_DIST2REF_31 +85 0x0000 //TX_DIST2REF_32 +86 0x0000 //TX_DIST2REF_33 +87 0x0000 //TX_DIST2REF_34 +88 0x0000 //TX_DIST2REF_35 +89 0x0000 //TX_MIC_LOC_00 +90 0x0000 //TX_MIC_LOC_01 +91 0x0000 //TX_MIC_LOC_02 +92 0x0000 //TX_MIC_LOC_03 +93 0x0000 //TX_MIC_LOC_04 +94 0x0000 //TX_MIC_LOC_05 +95 0x0000 //TX_MIC_LOC_10 +96 0x0000 //TX_MIC_LOC_11 +97 0x0000 //TX_MIC_LOC_12 +98 0x0000 //TX_MIC_LOC_13 +99 0x0000 //TX_MIC_LOC_14 +100 0x0000 //TX_MIC_LOC_15 +101 0x0000 //TX_MIC_LOC_20 +102 0x0000 //TX_MIC_LOC_21 +103 0x0000 //TX_MIC_LOC_22 +104 0x0000 //TX_MIC_LOC_23 +105 0x0000 //TX_MIC_LOC_24 +106 0x0000 //TX_MIC_LOC_25 +107 0x0200 //TX_MIC_REFBLK_VOLUME +108 0x0800 //TX_MIC_BLOCK_VOLUME +109 0x0000 //TX_INVERSE_MASK +110 0x0000 //TX_ADCS_MASK +111 0x04D0 //TX_ADCS_GAIN +112 0x4000 //TX_NFC_GAINFAC +113 0x0000 //TX_MAINMIC_BLKFACTOR +114 0x0000 //TX_REFMIC_BLKFACTOR +115 0x0000 //TX_BLMIC_BLKFACTOR +116 0x0000 //TX_BRMIC_BLKFACTOR +117 0x0031 //TX_MICBLK_START_BIN +118 0x0060 //TX_MICBLK_END_BIN +119 0x0015 //TX_MICBLK_FE_HOLD +120 0xFFF2 //TX_MICBLK_MR_EXP_TH +121 0xFFF2 //TX_MICBLK_LR_EXP_TH +122 0x0000 //TX_FENE_HOLD +123 0x4000 //TX_FE_ENER_TH_MTS +124 0x0004 //TX_FE_ENER_TH_EXP +125 0x6000 //TX_C_POST_FLT_MIC_MAINBLK +126 0x6000 //TX_C_POST_FLT_MIC_REFBLK +127 0x0010 //TX_MIC_BLOCK_N +128 0x7E56 //TX_A_HP +129 0x4000 //TX_B_PE +130 0x6800 //TX_THR_PITCH_DET_0 +131 0x6000 //TX_THR_PITCH_DET_1 +132 0x5800 //TX_THR_PITCH_DET_2 +133 0x0008 //TX_PITCH_BFR_LEN +134 0x0003 //TX_SBD_PITCH_DET +135 0x0050 //TX_TD_AEC_L +136 0x4000 //TX_MU0_UNP_TD_AEC +137 0x1000 //TX_MU0_PTD_TD_AEC +138 0x0000 //TX_PP_RESRV_0 +139 0x2A94 //TX_PP_RESRV_1 +140 0x55F0 //TX_PP_RESRV_2 +141 0x0000 //TX_PP_RESRV_3 +142 0x0000 //TX_PP_RESRV_4 +143 0x0000 //TX_PP_RESRV_5 +144 0x0000 //TX_PP_RESRV_6 +145 0x0000 //TX_PP_RESRV_7 +146 0x001E //TX_TAIL_LENGTH +147 0x0200 //TX_AEC_REF_GAIN_0 +148 0x0800 //TX_AEC_REF_GAIN_1 +149 0x0800 //TX_AEC_REF_GAIN_2 +150 0x6000 //TX_EAD_THR +151 0x0400 //TX_THR_RE_EST +152 0x3000 //TX_MIN_EQ_RE_EST_0 +153 0x3000 //TX_MIN_EQ_RE_EST_1 +154 0x4000 //TX_MIN_EQ_RE_EST_2 +155 0x0800 //TX_MIN_EQ_RE_EST_3 +156 0x0800 //TX_MIN_EQ_RE_EST_4 +157 0x0800 //TX_MIN_EQ_RE_EST_5 +158 0x6000 //TX_MIN_EQ_RE_EST_6 +159 0x6000 //TX_MIN_EQ_RE_EST_7 +160 0x6000 //TX_MIN_EQ_RE_EST_8 +161 0x6000 //TX_MIN_EQ_RE_EST_9 +162 0x4000 //TX_MIN_EQ_RE_EST_10 +163 0x4000 //TX_MIN_EQ_RE_EST_11 +164 0x4000 //TX_MIN_EQ_RE_EST_12 +165 0x3000 //TX_LAMBDA_RE_EST +166 0x4000 //TX_LAMBDA_CB_NLE +167 0x3000 //TX_C_POST_FLT +168 0x4500 //TX_GAIN_NP +169 0x00C8 //TX_SE_HOLD_N +170 0x00C8 //TX_DT_HOLD_N +171 0x03E8 //TX_DT2_HOLD_N +172 0x6666 //TX_AEC_RESRV_0 +173 0x0000 //TX_AEC_RESRV_1 +174 0x0014 //TX_AEC_RESRV_2 +175 0x0000 //TX_MIC_DELAY_LENGTH +176 0x0000 //TX_REF_DELAY_LENGTH +177 0x0000 //TX_ADD_LINEIN_GAINL +178 0x0000 //TX_ADD_LINEIN_GAINH +179 0x0000 //TX_MIN_EQ_RE_EST_14 +180 0x0000 //TX_DTD_THR1_8 +181 0x7FFF //TX_DTD_THR2_8 +182 0x0000 //TX_DTD_MIC_BLK2 +183 0x0008 //TX_FRQ_LIN_LEN +184 0x7FFF //TX_FRQ_AEC_LEN_RHO +185 0x6000 //TX_MU0_UNP_FRQ_AEC +186 0x4000 //TX_MU0_PTD_FRQ_AEC +187 0x000A //TX_MINENOISETH +188 0x0800 //TX_MU0_RE_EST +189 0x0001 //TX_AEC_NUM_CH +190 0x0000 //TX_BIGECHOATTENUATION_MAX +191 0x2000 //TX_A_POST_FLT_MICBLK +192 0x0000 //TX_BLKENERTH +193 0x0000 //TX_BLKENERHIGHTH +194 0x0000 //TX_NORMENERTH +195 0x0000 //TX_NORMENERHIGHTH +196 0x0000 //TX_NORMENERHIGHTHL +197 0x5000 //TX_DTD_THR1_0 +198 0x7000 //TX_DTD_THR1_1 +199 0x7F00 //TX_DTD_THR1_2 +200 0x7FFF //TX_DTD_THR1_3 +201 0x7FFF //TX_DTD_THR1_4 +202 0x7FFF //TX_DTD_THR1_5 +203 0x7FFF //TX_DTD_THR1_6 +204 0x0800 //TX_DTD_THR2_0 +205 0x0800 //TX_DTD_THR2_1 +206 0x0800 //TX_DTD_THR2_2 +207 0x0800 //TX_DTD_THR2_3 +208 0x0800 //TX_DTD_THR2_4 +209 0x0100 //TX_DTD_THR2_5 +210 0x0100 //TX_DTD_THR2_6 +211 0x7FFF //TX_DTD_THR3 +212 0x0000 //TX_SPK_CUT_K +213 0x03E8 //TX_DT_CUT_K +214 0x0CCD //TX_DT_CUT_THR +215 0x04EB //TX_COMFORT_G +216 0x01F4 //TX_POWER_YOUT_TH +217 0x4000 //TX_FDPFGAINECHO +218 0x0000 //TX_DTD_HD_THR +219 0x0000 //TX_SPK_CUT_K_S +220 0x0000 //TX_DTD_MIC_BLK +221 0x0400 //TX_ADPT_STRICT_L +222 0x0200 //TX_ADPT_STRICT_H +223 0x0BB8 //TX_RATIO_DT_L_TH_LOW +224 0x3A98 //TX_RATIO_DT_H_TH_LOW +225 0x1770 //TX_RATIO_DT_L_TH_HIGH +226 0x4E20 //TX_RATIO_DT_H_TH_HIGH +227 0x09C4 //TX_RATIO_DT_L0_TH +228 0x0800 //TX_B_POST_FILT_ECHO_L +229 0x7FFF //TX_B_POST_FILT_ECHO_H +230 0x0200 //TX_MIN_G_CTRL_ECHO +231 0x7FFF //TX_B_LESSCUT_RTO_ECHO +232 0x00C0 //TX_EPD_OFFSET_00 +233 0x00C0 //TX_EPD_OFFST_01 +234 0x1388 //TX_RATIO_DT_L0_TH_HIGH +235 0x3A98 //TX_RATIO_DT_H_TH_CUT +236 0x7FFF //TX_MIN_EQ_RE_EST_13 +237 0x7FFF //TX_DTD_THR1_7 +238 0x7FFF //TX_DTD_THR2_7 +239 0x0800 //TX_DT_RESRV_7 +240 0x0800 //TX_DT_RESRV_8 +241 0x0000 //TX_DT_RESRV_9 +242 0xF700 //TX_THR_SN_EST_0 +243 0xFB00 //TX_THR_SN_EST_1 +244 0xFA00 //TX_THR_SN_EST_2 +245 0xF700 //TX_THR_SN_EST_3 +246 0xFA00 //TX_THR_SN_EST_4 +247 0xF600 //TX_THR_SN_EST_5 +248 0xF600 //TX_THR_SN_EST_6 +249 0xF600 //TX_THR_SN_EST_7 +250 0x0200 //TX_DELTA_THR_SN_EST_0 +251 0x0400 //TX_DELTA_THR_SN_EST_1 +252 0x0300 //TX_DELTA_THR_SN_EST_2 +253 0x0600 //TX_DELTA_THR_SN_EST_3 +254 0x0200 //TX_DELTA_THR_SN_EST_4 +255 0x0200 //TX_DELTA_THR_SN_EST_5 +256 0x0200 //TX_DELTA_THR_SN_EST_6 +257 0x0200 //TX_DELTA_THR_SN_EST_7 +258 0x4000 //TX_LAMBDA_NN_EST_0 +259 0x4000 //TX_LAMBDA_NN_EST_1 +260 0x4000 //TX_LAMBDA_NN_EST_2 +261 0x4000 //TX_LAMBDA_NN_EST_3 +262 0x4000 //TX_LAMBDA_NN_EST_4 +263 0x4000 //TX_LAMBDA_NN_EST_5 +264 0x4000 //TX_LAMBDA_NN_EST_6 +265 0x4000 //TX_LAMBDA_NN_EST_7 +266 0x0400 //TX_N_SN_EST +267 0x001E //TX_INBEAM_T +268 0x0041 //TX_INBEAMHOLDT +269 0x2000 //TX_G_STRICT +270 0x2000 //TX_EQ_THR_BF +271 0x799A //TX_LAMBDA_EQ_BF +272 0x1000 //TX_NE_RTO_TH +273 0x0400 //TX_NE_RTO_TH_L +274 0x0800 //TX_MAINREFRTOH_TH_H +275 0x0800 //TX_MAINREFRTOH_TH_L +276 0x0800 //TX_MAINREFRTO_TH_H +277 0x0800 //TX_MAINREFRTO_TH_L +278 0x0200 //TX_MAINREFRTO_TH_EQ +279 0x2000 //TX_B_POST_FLT_0 +280 0x2000 //TX_B_POST_FLT_1 +281 0x0012 //TX_NS_LVL_CTRL_0 +282 0x0016 //TX_NS_LVL_CTRL_1 +283 0x0016 //TX_NS_LVL_CTRL_2 +284 0x0019 //TX_NS_LVL_CTRL_3 +285 0x0010 //TX_NS_LVL_CTRL_4 +286 0x0010 //TX_NS_LVL_CTRL_5 +287 0x0019 //TX_NS_LVL_CTRL_6 +288 0x0010 //TX_NS_LVL_CTRL_7 +289 0x000C //TX_MIN_GAIN_S_0 +290 0x000C //TX_MIN_GAIN_S_1 +291 0x000C //TX_MIN_GAIN_S_2 +292 0x000F //TX_MIN_GAIN_S_3 +293 0x000C //TX_MIN_GAIN_S_4 +294 0x000C //TX_MIN_GAIN_S_5 +295 0x0011 //TX_MIN_GAIN_S_6 +296 0x000C //TX_MIN_GAIN_S_7 +297 0x7FFF //TX_NMOS_SUP +298 0x0000 //TX_NS_MAX_PRI_SNR_TH +299 0x0000 //TX_NMOS_SUP_MENSA +300 0x7000 //TX_SNRI_SUP_0 +301 0x7000 //TX_SNRI_SUP_1 +302 0x7000 //TX_SNRI_SUP_2 +303 0x6000 //TX_SNRI_SUP_3 +304 0x7FFF //TX_SNRI_SUP_4 +305 0x7FFF //TX_SNRI_SUP_5 +306 0x6000 //TX_SNRI_SUP_6 +307 0x7FFF //TX_SNRI_SUP_7 +308 0x7FFF //TX_THR_LFNS +309 0x0016 //TX_G_LFNS +310 0x09C4 //TX_GAIN0_NTH +311 0x000A //TX_MUSIC_MORENS +312 0x7FFF //TX_A_POST_FILT_0 +313 0x2000 //TX_A_POST_FILT_1 +314 0x6000 //TX_A_POST_FILT_S_0 +315 0x6000 //TX_A_POST_FILT_S_1 +316 0x6000 //TX_A_POST_FILT_S_2 +317 0x6000 //TX_A_POST_FILT_S_3 +318 0x6000 //TX_A_POST_FILT_S_4 +319 0x6000 //TX_A_POST_FILT_S_5 +320 0x6000 //TX_A_POST_FILT_S_6 +321 0x6000 //TX_A_POST_FILT_S_7 +322 0x2000 //TX_B_POST_FILT_0 +323 0x4000 //TX_B_POST_FILT_1 +324 0x2000 //TX_B_POST_FILT_2 +325 0x2000 //TX_B_POST_FILT_3 +326 0x2000 //TX_B_POST_FILT_4 +327 0x2000 //TX_B_POST_FILT_5 +328 0x2000 //TX_B_POST_FILT_6 +329 0x2000 //TX_B_POST_FILT_7 +330 0x7FFF //TX_B_LESSCUT_RTO_S_0 +331 0x7FFF //TX_B_LESSCUT_RTO_S_1 +332 0x7FFF //TX_B_LESSCUT_RTO_S_2 +333 0x7FFF //TX_B_LESSCUT_RTO_S_3 +334 0x7FFF //TX_B_LESSCUT_RTO_S_4 +335 0x7FFF //TX_B_LESSCUT_RTO_S_5 +336 0x7FFF //TX_B_LESSCUT_RTO_S_6 +337 0x7FFF //TX_B_LESSCUT_RTO_S_7 +338 0x7CCD //TX_LAMBDA_PFILT +339 0x7CCD //TX_LAMBDA_PFILT_S_0 +340 0x7CCD //TX_LAMBDA_PFILT_S_1 +341 0x7CCD //TX_LAMBDA_PFILT_S_2 +342 0x7CCD //TX_LAMBDA_PFILT_S_3 +343 0x7CCD //TX_LAMBDA_PFILT_S_4 +344 0x7CCD //TX_LAMBDA_PFILT_S_5 +345 0x7CCD //TX_LAMBDA_PFILT_S_6 +346 0x7CCD //TX_LAMBDA_PFILT_S_7 +347 0x0200 //TX_K_PEPPER +348 0x0500 //TX_A_PEPPER +349 0x1600 //TX_K_PEPPER_HF +350 0x0400 //TX_A_PEPPER_HF +351 0x0001 //TX_HMNC_BST_FLG +352 0x0200 //TX_HMNC_BST_THR +353 0x0800 //TX_DT_BINVAD_TH_0 +354 0x0800 //TX_DT_BINVAD_TH_1 +355 0x0800 //TX_DT_BINVAD_TH_2 +356 0x0800 //TX_DT_BINVAD_TH_3 +357 0x1D4C //TX_DT_BINVAD_ENDF +358 0x0000 //TX_C_POST_FLT_DT +359 0x0CCD //TX_NS_B_POST_FLT_LESSCUT +360 0x0100 //TX_DT_BOOST +361 0x0000 //TX_BF_SGRAD_FLG +362 0x0005 //TX_BF_DVG_TH +363 0x001E //TX_SN_C_F +364 0x0000 //TX_K_APT +365 0x0001 //TX_NOISEDET +366 0x0190 //TX_NDETCT +367 0x0020 //TX_NOISE_TH_0 +368 0x7FFF //TX_NOISE_TH_0_2 +369 0x7FFF //TX_NOISE_TH_0_3 +370 0x02A6 //TX_NOISE_TH_1 +371 0x04B0 //TX_NOISE_TH_2 +372 0x3194 //TX_NOISE_TH_3 +373 0x0960 //TX_NOISE_TH_4 +374 0x5555 //TX_NOISE_TH_5 +375 0x3FF4 //TX_NOISE_TH_5_2 +376 0x0001 //TX_NOISE_TH_5_3 +377 0x0000 //TX_NOISE_TH_5_4 +378 0x02BC //TX_NOISE_TH_6 +379 0x0020 //TX_MINENOISE_TH +380 0x4000 //TX_MORENS_TFMASK_TH +381 0xFFEE //TX_DRC_QUIET_FLOOR +382 0x6000 //TX_RATIODTL_CUT_TH +383 0xFFF3 //TX_DT_CUT_K1 +384 0x0666 //TX_OUT_ENER_S_TH_CLEAN +385 0x0666 //TX_OUT_ENER_S_TH_LESSCLEAN +386 0x0333 //TX_OUT_ENER_S_TH_NOISY +387 0x019A //TX_OUT_ENER_TH_NOISE +388 0x0333 //TX_OUT_ENER_TH_SPEECH +389 0x2000 //TX_SN_NPB_GAIN +390 0x0000 //TX_NN_NPB_GAIN +391 0x0000 //TX_POST_MASK_SUP_HSNE +392 0x0000 //TX_TAIL_DET_TH +393 0x0000 //TX_B_LESSCUT_RTO_WTA +394 0x0000 //TX_MEL_G_R +395 0x0800 //TX_SUPHIGH_TH +396 0x00C8 //TX_MASK_G_R +397 0x0002 //TX_EXTRA_NS_L +398 0x0800 //TX_C_POST_FLT_MASK +399 0x0005 //TX_A_POST_FLT_WNS +400 0x0148 //TX_MIN_G_LOW300HZ +401 0x0002 //TX_MAXLEVEL_CNG +402 0x00B4 //TX_STN_NOISE_TH +403 0x4000 //TX_POST_MASK_SUP +404 0x7FFF //TX_POST_MASK_ADJUST +405 0x00C8 //TX_NS_ENOISE_MIC0_TH +406 0x0020 //TX_MINENOISE_MIC0_TH +407 0x012C //TX_MINENOISE_MIC0_S_TH +408 0x2900 //TX_MIN_G_CTRL_SSNS +409 0x0800 //TX_METAL_RTO_THR +410 0x4848 //TX_NS_FP_K_METAL +411 0x3A98 //TX_NOISEDET_BOOST_TH +412 0x0FA0 //TX_NSMOOTH_TH +413 0x0000 //TX_NS_RESRV_8 +414 0x1800 //TX_RHO_UPB +415 0x0BB8 //TX_N_HOLD_HS +416 0x0050 //TX_N_RHO_BFR0 +417 0x7FFF //TX_LAMBDA_ARSP_EST +418 0x0100 //TX_EXTRA_GAIN_MICBLOCK +419 0x0CCD //TX_THR_STD_NSR +420 0x019A //TX_THR_STD_PLH +421 0x2AF8 //TX_N_HOLD_STD +422 0x0066 //TX_THR_STD_RHO +423 0x2000 //TX_BF_RESET_THR_HS +424 0x09C4 //TX_SB_RTO_MEAN_TH +425 0x0000 //TX_SB_RHO_MEAN_TH_NTALK +426 0x3800 //TX_SB_RTO_MEAN_TH_ABN +427 0x2EE0 //TX_SB_RTO_MEAN_TH_RUB +428 0x0000 //TX_WTA_EN_RTO_TH +429 0x0000 //TX_TOP_ENER_TH_F +430 0x0000 //TX_DESIRED_TALK_HOLDT +431 0x0800 //TX_MIC_BLOCK_FACTOR +432 0x0000 //TX_NSEST_BFRLRNRDC +433 0x0000 //TX_THR_POST_FLT_HS +434 0x0010 //TX_HS_VAD_BIN +435 0x2666 //TX_THR_VAD_HS +436 0x2CCD //TX_MEAN_RTO_MIN_TH2 +437 0x0032 //TX_SILENCE_T +438 0x0000 //TX_A_POST_FLT_WTA +439 0x799A //TX_LAMBDA_PFLT_WTA +440 0x0000 //TX_SB_RHO_MEAN2_TH +441 0x0190 //TX_SB_RHO_MEAN3_TH +442 0x0000 //TX_HS_RESRV_4 +443 0x0000 //TX_HS_RESRV_5 +444 0x003C //TX_DOA_VAD_THR_1 +445 0x0000 //TX_DOA_VAD_THR_2 +446 0x0028 //TX_DOA_VAD_THR1_0 +447 0x0028 //TX_DOA_VAD_THR1_1 +448 0x0000 //TX_SRC_DOA_RNG_LOW_0A +449 0x00B4 //TX_SRC_DOA_RNG_HIGH_0A +450 0x005A //TX_DFLT_SRC_DOA_0A +451 0x0000 //TX_SRC_DOA_RNG_LOW_0B +452 0x0000 //TX_SRC_DOA_RNG_HIGH_0B +453 0x0000 //TX_DFLT_SRC_DOA_0B +454 0x0000 //TX_SRC_DOA_RNG_LOW_0C +455 0x0000 //TX_SRC_DOA_RNG_HIGH_0C +456 0x0000 //TX_DFLT_SRC_DOA_0C +457 0x0000 //TX_SRC_DOA_RNG_LOW_0D +458 0x0000 //TX_SRC_DOA_RNG_HIGH_0D +459 0x0000 //TX_DFLT_SRC_DOA_0D +460 0x0000 //TX_SRC_DOA_RNG_LOW_1A +461 0x00B4 //TX_SRC_DOA_RNG_HIGH_1A +462 0x005A //TX_DFLT_SRC_DOA_1A +463 0x0000 //TX_SRC_DOA_RNG_LOW_1B +464 0x00B4 //TX_SRC_DOA_RNG_HIGH_1B +465 0x005A //TX_DFLT_SRC_DOA_1B +466 0x0000 //TX_SRC_DOA_RNG_LOW_1C +467 0x00B4 //TX_SRC_DOA_RNG_HIGH_1C +468 0x005A //TX_DFLT_SRC_DOA_1C +469 0x0000 //TX_SRC_DOA_RNG_LOW_1D +470 0x00B4 //TX_SRC_DOA_RNG_HIGH_1D +471 0x005A //TX_DFLT_SRC_DOA_1D +472 0x0100 //TX_BF_HOLDOFF_T +473 0x7FFF //TX_DOA_COST_FACTOR +474 0x4000 //TX_MAINTOREFR_TH0 +475 0x071C //TX_DOA_TRK_THR +476 0x012C //TX_DOA_TRACK_HT +477 0x0200 //TX_N1_HOLD_HF +478 0x0100 //TX_N2_HOLD_HF +479 0x3000 //TX_BF_RESET_THR_HF +480 0x7333 //TX_DOA_SMOOTH +481 0x0800 //TX_MU_BF +482 0x0800 //TX_BF_MU_LF_B2 +483 0x0040 //TX_BF_FC_END_BIN_B2 +484 0x0020 //TX_BF_FC_END_BIN +485 0x0000 //TX_HF_RESRV_25 +486 0x0000 //TX_HF_RESRV_26 +487 0x0007 //TX_N_DOA_SEED +488 0x0001 //TX_FINE_DOA_SEARCH_FLG +489 0x0000 //TX_HF_RESRV_27 +490 0x038E //TX_DLT_SRC_DOA_RNG +491 0x0200 //TX_BF_MU_LF +492 0x0000 //TX_DFLT_SRC_LOC_0 +493 0x7FFF //TX_DFLT_SRC_LOC_1 +494 0x0000 //TX_DFLT_SRC_LOC_2 +495 0x038E //TX_DOA_TRACK_VADTH +496 0x0000 //TX_DOA_TRACK_NEW +497 0x01E0 //TX_NOR_OFF_THR +498 0x7C00 //TX_MORE_ON_700HZ_THR +499 0x2000 //TX_MU_BF_ADPT_NS +500 0x0000 //TX_ADAPT_LEN +501 0x6666 //TX_MORE_SNS +502 0x0000 //TX_NOR_OFF_TH1 +503 0x0000 //TX_WIDE_MASK_TH +504 0xD333 //TX_SUBSNRATIOHIGH4MEANBCK_THR +505 0x6000 //TX_C_POST_FLT_CUT +506 0x2000 //TX_RADIODTLV +507 0x0320 //TX_POWER_LINEIN_TH +508 0x0014 //TX_FE_VADCOUNT_TH_FC +509 0x0000 //TX_ECHO_SUPP_FC +510 0x0C80 //TX_ECHO_TH +511 0x6666 //TX_MIC_TO_BFGAIN +512 0x0000 //TX_MICTOBFGAIN0 +513 0x0000 //TX_FASTMUE_TH +514 0x0000 //TX_DEREVERB_LF_MU +515 0x0000 //TX_DEREVERB_HF_MU +516 0x0000 //TX_DEREVERB_DELAY +517 0x0000 //TX_DEREVERB_COEF_LEN +518 0x0000 //TX_DEREVERB_DNR +519 0x0000 //TX_DEREVERB_ALPHA +520 0x0000 //TX_DEREVERB_BETA +521 0x0000 //TX_GSC_RTOL_TH +522 0x0000 //TX_GSC_RTOH_TH +523 0x0000 //TX_WIDE2_MEANHTH +524 0x0000 //TX_DR_RESRV_5 +525 0x0000 //TX_DR_RESRV_6 +526 0x0000 //TX_DR_RESRV_7 +527 0x0000 //TX_DR_RESRV_8 +528 0x1333 //TX_WIND_MARK_TH +529 0x399A //TX_CORR_THR +530 0x0004 //TX_SNR_THR +531 0x0010 //TX_ENGY_THR +532 0x1770 //TX_CORR_HIGH_TH +533 0x6000 //TX_ENGY_THR_2 +534 0x3400 //TX_MEAN_RTO_THR +535 0x0028 //TX_WNS_ENOISE_MIC0_TH +536 0x3000 //TX_RATIOMICL_TH +537 0x64CD //TX_CALIG_HS +538 0x0000 //TX_LVL_CTRL +539 0x0014 //TX_WIND_SUPRTO +540 0x000A //TX_WNS_MIN_G +541 0x0000 //TX_WNS_B_POST_FLT +542 0x2800 //TX_RATIOMICH_TH +543 0xD120 //TX_WIND_INBEAM_L_TH +544 0x0FA0 //TX_WIND_INBEAM_H_TH +545 0x2000 //TX_WNS_RESRV_0 +546 0x59D8 //TX_WNS_RESRV_1 +547 0x0000 //TX_WNS_RESRV_2 +548 0x0000 //TX_WNS_RESRV_3 +549 0x0000 //TX_WNS_RESRV_4 +550 0x0000 //TX_WNS_RESRV_5 +551 0x0000 //TX_WNS_RESRV_6 +552 0x0000 //TX_BVE_NOISE_FLOOR_0 +553 0x0070 //TX_BVE_NOISE_FLOOR_1 +554 0x0070 //TX_BVE_NOISE_FLOOR_2 +555 0x0010 //TX_BVE_NOISE_FLOOR_3 +556 0x0070 //TX_BVE_NOISE_FLOOR_4 +557 0x00B0 //TX_BVE_NOISE_FLOOR_5 +558 0x0E66 //TX_BVE_NOISE_FLOOR_6 +559 0x0050 //TX_BVE_NOISE_FLOOR_7 +560 0x770A //TX_BVE_NOISE_FLOOR_8 +561 0x0000 //TX_BVE_NOISE_FLOOR_9 +562 0x0000 //TX_BVE_IN_N +563 0x0000 //TX_BVE_OUT_N +564 0x0000 //TX_BVE_MICALPHA_DOWN +565 0x0000 //TX_PB_RESRV_1 +566 0x0020 //TX_FDEQ_SUBNUM +567 0x4848 //TX_FDEQ_GAIN_0 +568 0x4848 //TX_FDEQ_GAIN_1 +569 0x4848 //TX_FDEQ_GAIN_2 +570 0x4848 //TX_FDEQ_GAIN_3 +571 0x4848 //TX_FDEQ_GAIN_4 +572 0x4848 //TX_FDEQ_GAIN_5 +573 0x4848 //TX_FDEQ_GAIN_6 +574 0x4848 //TX_FDEQ_GAIN_7 +575 0x4848 //TX_FDEQ_GAIN_8 +576 0x4848 //TX_FDEQ_GAIN_9 +577 0x4848 //TX_FDEQ_GAIN_10 +578 0x4848 //TX_FDEQ_GAIN_11 +579 0x4848 //TX_FDEQ_GAIN_12 +580 0x4848 //TX_FDEQ_GAIN_13 +581 0x4848 //TX_FDEQ_GAIN_14 +582 0x4848 //TX_FDEQ_GAIN_15 +583 0x4848 //TX_FDEQ_GAIN_16 +584 0x4848 //TX_FDEQ_GAIN_17 +585 0x4848 //TX_FDEQ_GAIN_18 +586 0x4848 //TX_FDEQ_GAIN_19 +587 0x4848 //TX_FDEQ_GAIN_20 +588 0x4848 //TX_FDEQ_GAIN_21 +589 0x4848 //TX_FDEQ_GAIN_22 +590 0x4848 //TX_FDEQ_GAIN_23 +591 0x0202 //TX_FDEQ_BIN_0 +592 0x0203 //TX_FDEQ_BIN_1 +593 0x0304 //TX_FDEQ_BIN_2 +594 0x0405 //TX_FDEQ_BIN_3 +595 0x0607 //TX_FDEQ_BIN_4 +596 0x0809 //TX_FDEQ_BIN_5 +597 0x0A0B //TX_FDEQ_BIN_6 +598 0x0C0D //TX_FDEQ_BIN_7 +599 0x0E0F //TX_FDEQ_BIN_8 +600 0x1011 //TX_FDEQ_BIN_9 +601 0x1214 //TX_FDEQ_BIN_10 +602 0x1618 //TX_FDEQ_BIN_11 +603 0x1C1C //TX_FDEQ_BIN_12 +604 0x2020 //TX_FDEQ_BIN_13 +605 0x2020 //TX_FDEQ_BIN_14 +606 0x2011 //TX_FDEQ_BIN_15 +607 0x0000 //TX_FDEQ_BIN_16 +608 0x0000 //TX_FDEQ_BIN_17 +609 0x0000 //TX_FDEQ_BIN_18 +610 0x0000 //TX_FDEQ_BIN_19 +611 0x0000 //TX_FDEQ_BIN_20 +612 0x0000 //TX_FDEQ_BIN_21 +613 0x0000 //TX_FDEQ_BIN_22 +614 0x0000 //TX_FDEQ_BIN_23 +615 0x0000 //TX_FDEQ_PADDING +616 0x0020 //TX_PREEQ_SUBNUM_MIC0 +617 0x4848 //TX_PREEQ_GAIN_MIC0_0 +618 0x4848 //TX_PREEQ_GAIN_MIC0_1 +619 0x4848 //TX_PREEQ_GAIN_MIC0_2 +620 0x4848 //TX_PREEQ_GAIN_MIC0_3 +621 0x4848 //TX_PREEQ_GAIN_MIC0_4 +622 0x4848 //TX_PREEQ_GAIN_MIC0_5 +623 0x4848 //TX_PREEQ_GAIN_MIC0_6 +624 0x4848 //TX_PREEQ_GAIN_MIC0_7 +625 0x4848 //TX_PREEQ_GAIN_MIC0_8 +626 0x4848 //TX_PREEQ_GAIN_MIC0_9 +627 0x4848 //TX_PREEQ_GAIN_MIC0_10 +628 0x4848 //TX_PREEQ_GAIN_MIC0_11 +629 0x4848 //TX_PREEQ_GAIN_MIC0_12 +630 0x4848 //TX_PREEQ_GAIN_MIC0_13 +631 0x4848 //TX_PREEQ_GAIN_MIC0_14 +632 0x4848 //TX_PREEQ_GAIN_MIC0_15 +633 0x4848 //TX_PREEQ_GAIN_MIC0_16 +634 0x4848 //TX_PREEQ_GAIN_MIC0_17 +635 0x4848 //TX_PREEQ_GAIN_MIC0_18 +636 0x4848 //TX_PREEQ_GAIN_MIC0_19 +637 0x4848 //TX_PREEQ_GAIN_MIC0_20 +638 0x4848 //TX_PREEQ_GAIN_MIC0_21 +639 0x4848 //TX_PREEQ_GAIN_MIC0_22 +640 0x4848 //TX_PREEQ_GAIN_MIC0_23 +641 0x0E10 //TX_PREEQ_BIN_MIC0_0 +642 0x1010 //TX_PREEQ_BIN_MIC0_1 +643 0x1010 //TX_PREEQ_BIN_MIC0_2 +644 0x1010 //TX_PREEQ_BIN_MIC0_3 +645 0x1010 //TX_PREEQ_BIN_MIC0_4 +646 0x1010 //TX_PREEQ_BIN_MIC0_5 +647 0x1010 //TX_PREEQ_BIN_MIC0_6 +648 0x1010 //TX_PREEQ_BIN_MIC0_7 +649 0x1010 //TX_PREEQ_BIN_MIC0_8 +650 0x1010 //TX_PREEQ_BIN_MIC0_9 +651 0x1010 //TX_PREEQ_BIN_MIC0_10 +652 0x1010 //TX_PREEQ_BIN_MIC0_11 +653 0x1010 //TX_PREEQ_BIN_MIC0_12 +654 0x1010 //TX_PREEQ_BIN_MIC0_13 +655 0x1010 //TX_PREEQ_BIN_MIC0_14 +656 0x0200 //TX_PREEQ_BIN_MIC0_15 +657 0x0000 //TX_PREEQ_BIN_MIC0_16 +658 0x0000 //TX_PREEQ_BIN_MIC0_17 +659 0x0000 //TX_PREEQ_BIN_MIC0_18 +660 0x0000 //TX_PREEQ_BIN_MIC0_19 +661 0x0000 //TX_PREEQ_BIN_MIC0_20 +662 0x0000 //TX_PREEQ_BIN_MIC0_21 +663 0x0000 //TX_PREEQ_BIN_MIC0_22 +664 0x0000 //TX_PREEQ_BIN_MIC0_23 +665 0x0020 //TX_PREEQ_SUBNUM_MIC1 +666 0x4848 //TX_PREEQ_GAIN_MIC1_0 +667 0x4848 //TX_PREEQ_GAIN_MIC1_1 +668 0x4848 //TX_PREEQ_GAIN_MIC1_2 +669 0x4848 //TX_PREEQ_GAIN_MIC1_3 +670 0x4848 //TX_PREEQ_GAIN_MIC1_4 +671 0x4848 //TX_PREEQ_GAIN_MIC1_5 +672 0x4848 //TX_PREEQ_GAIN_MIC1_6 +673 0x4848 //TX_PREEQ_GAIN_MIC1_7 +674 0x4848 //TX_PREEQ_GAIN_MIC1_8 +675 0x4848 //TX_PREEQ_GAIN_MIC1_9 +676 0x4848 //TX_PREEQ_GAIN_MIC1_10 +677 0x4848 //TX_PREEQ_GAIN_MIC1_11 +678 0x4848 //TX_PREEQ_GAIN_MIC1_12 +679 0x4848 //TX_PREEQ_GAIN_MIC1_13 +680 0x4848 //TX_PREEQ_GAIN_MIC1_14 +681 0x4848 //TX_PREEQ_GAIN_MIC1_15 +682 0x4848 //TX_PREEQ_GAIN_MIC1_16 +683 0x4848 //TX_PREEQ_GAIN_MIC1_17 +684 0x4848 //TX_PREEQ_GAIN_MIC1_18 +685 0x4848 //TX_PREEQ_GAIN_MIC1_19 +686 0x4848 //TX_PREEQ_GAIN_MIC1_20 +687 0x4848 //TX_PREEQ_GAIN_MIC1_21 +688 0x4848 //TX_PREEQ_GAIN_MIC1_22 +689 0x4848 //TX_PREEQ_GAIN_MIC1_23 +690 0x0E10 //TX_PREEQ_BIN_MIC1_0 +691 0x1010 //TX_PREEQ_BIN_MIC1_1 +692 0x1010 //TX_PREEQ_BIN_MIC1_2 +693 0x1010 //TX_PREEQ_BIN_MIC1_3 +694 0x1010 //TX_PREEQ_BIN_MIC1_4 +695 0x1010 //TX_PREEQ_BIN_MIC1_5 +696 0x1010 //TX_PREEQ_BIN_MIC1_6 +697 0x1010 //TX_PREEQ_BIN_MIC1_7 +698 0x1010 //TX_PREEQ_BIN_MIC1_8 +699 0x1010 //TX_PREEQ_BIN_MIC1_9 +700 0x1010 //TX_PREEQ_BIN_MIC1_10 +701 0x1010 //TX_PREEQ_BIN_MIC1_11 +702 0x1010 //TX_PREEQ_BIN_MIC1_12 +703 0x1010 //TX_PREEQ_BIN_MIC1_13 +704 0x1010 //TX_PREEQ_BIN_MIC1_14 +705 0x0200 //TX_PREEQ_BIN_MIC1_15 +706 0x0000 //TX_PREEQ_BIN_MIC1_16 +707 0x0000 //TX_PREEQ_BIN_MIC1_17 +708 0x0000 //TX_PREEQ_BIN_MIC1_18 +709 0x0000 //TX_PREEQ_BIN_MIC1_19 +710 0x0000 //TX_PREEQ_BIN_MIC1_20 +711 0x0000 //TX_PREEQ_BIN_MIC1_21 +712 0x0000 //TX_PREEQ_BIN_MIC1_22 +713 0x0000 //TX_PREEQ_BIN_MIC1_23 +714 0x0020 //TX_PREEQ_SUBNUM_MIC2 +715 0x4848 //TX_PREEQ_GAIN_MIC2_0 +716 0x4848 //TX_PREEQ_GAIN_MIC2_1 +717 0x4848 //TX_PREEQ_GAIN_MIC2_2 +718 0x4848 //TX_PREEQ_GAIN_MIC2_3 +719 0x4848 //TX_PREEQ_GAIN_MIC2_4 +720 0x4848 //TX_PREEQ_GAIN_MIC2_5 +721 0x4848 //TX_PREEQ_GAIN_MIC2_6 +722 0x4848 //TX_PREEQ_GAIN_MIC2_7 +723 0x4848 //TX_PREEQ_GAIN_MIC2_8 +724 0x4848 //TX_PREEQ_GAIN_MIC2_9 +725 0x4848 //TX_PREEQ_GAIN_MIC2_10 +726 0x4848 //TX_PREEQ_GAIN_MIC2_11 +727 0x4848 //TX_PREEQ_GAIN_MIC2_12 +728 0x4848 //TX_PREEQ_GAIN_MIC2_13 +729 0x4848 //TX_PREEQ_GAIN_MIC2_14 +730 0x4848 //TX_PREEQ_GAIN_MIC2_15 +731 0x4848 //TX_PREEQ_GAIN_MIC2_16 +732 0x4848 //TX_PREEQ_GAIN_MIC2_17 +733 0x4848 //TX_PREEQ_GAIN_MIC2_18 +734 0x4848 //TX_PREEQ_GAIN_MIC2_19 +735 0x4848 //TX_PREEQ_GAIN_MIC2_20 +736 0x4848 //TX_PREEQ_GAIN_MIC2_21 +737 0x4848 //TX_PREEQ_GAIN_MIC2_22 +738 0x4848 //TX_PREEQ_GAIN_MIC2_23 +739 0x0E10 //TX_PREEQ_BIN_MIC2_0 +740 0x1010 //TX_PREEQ_BIN_MIC2_1 +741 0x1010 //TX_PREEQ_BIN_MIC2_2 +742 0x1010 //TX_PREEQ_BIN_MIC2_3 +743 0x1010 //TX_PREEQ_BIN_MIC2_4 +744 0x1010 //TX_PREEQ_BIN_MIC2_5 +745 0x1010 //TX_PREEQ_BIN_MIC2_6 +746 0x1010 //TX_PREEQ_BIN_MIC2_7 +747 0x1010 //TX_PREEQ_BIN_MIC2_8 +748 0x1010 //TX_PREEQ_BIN_MIC2_9 +749 0x1010 //TX_PREEQ_BIN_MIC2_10 +750 0x1010 //TX_PREEQ_BIN_MIC2_11 +751 0x1010 //TX_PREEQ_BIN_MIC2_12 +752 0x1010 //TX_PREEQ_BIN_MIC2_13 +753 0x1010 //TX_PREEQ_BIN_MIC2_14 +754 0x0200 //TX_PREEQ_BIN_MIC2_15 +755 0x0000 //TX_PREEQ_BIN_MIC2_16 +756 0x0000 //TX_PREEQ_BIN_MIC2_17 +757 0x0000 //TX_PREEQ_BIN_MIC2_18 +758 0x0000 //TX_PREEQ_BIN_MIC2_19 +759 0x0000 //TX_PREEQ_BIN_MIC2_20 +760 0x0000 //TX_PREEQ_BIN_MIC2_21 +761 0x0000 //TX_PREEQ_BIN_MIC2_22 +762 0x0000 //TX_PREEQ_BIN_MIC2_23 +763 0x0006 //TX_MASKING_ABILITY +764 0x2000 //TX_NND_WEIGHT +765 0x0060 //TX_MIC_CALIBRATION_0 +766 0x0060 //TX_MIC_CALIBRATION_1 +767 0x0070 //TX_MIC_CALIBRATION_2 +768 0x0070 //TX_MIC_CALIBRATION_3 +769 0x0050 //TX_MIC_PWR_BIAS_0 +770 0x0040 //TX_MIC_PWR_BIAS_1 +771 0x0040 //TX_MIC_PWR_BIAS_2 +772 0x0040 //TX_MIC_PWR_BIAS_3 +773 0x0009 //TX_GAIN_LIMIT_0 +774 0x000F //TX_GAIN_LIMIT_1 +775 0x000F //TX_GAIN_LIMIT_2 +776 0x000F //TX_GAIN_LIMIT_3 +777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN +778 0x7FDE //TX_BVE_VAD0_ALPHAUP +779 0x7F3A //TX_BVE_VAD0_ALPHADOWN +780 0x2000 //TX_BVE_GAINWEIGHT_NOFEVADLI +781 0x7F5B //TX_BVE_FEVADLI_ALPHA +782 0x7F19 //TX_BVE_NOVAD0_ALPHAUP +783 0x0C00 //TX_TDDRC_ALPHA_UP_01 +784 0x0C00 //TX_TDDRC_ALPHA_UP_02 +785 0x0C00 //TX_TDDRC_ALPHA_UP_03 +786 0x0C00 //TX_TDDRC_ALPHA_UP_04 +787 0x7EB8 //TX_TDDRC_ALPHA_DWN_01 +788 0x7EB8 //TX_TDDRC_ALPHA_DWN_02 +789 0x7EB8 //TX_TDDRC_ALPHA_DWN_03 +790 0x7EB8 //TX_TDDRC_ALPHA_DWN_04 +791 0x7FFF //TX_TDDRC_TD_DRC_LIMIT +792 0x2000 //TX_TDDRC_POST_LIMIT_GAIN +793 0x0000 //TX_TDDRC_RESRV_0 +794 0x0000 //TX_TDDRC_RESRV_1 +795 0x0018 //TX_FDDRC_BAND_MARGIN_0 +796 0x0030 //TX_FDDRC_BAND_MARGIN_1 +797 0x0050 //TX_FDDRC_BAND_MARGIN_2 +798 0x0080 //TX_FDDRC_BAND_MARGIN_3 +799 0x0007 //TX_FDDRC_BLOCK_EXP +800 0x5000 //TX_FDDRC_THRD_2_0 +801 0x5000 //TX_FDDRC_THRD_2_1 +802 0x5000 //TX_FDDRC_THRD_2_2 +803 0x5000 //TX_FDDRC_THRD_2_3 +804 0x6400 //TX_FDDRC_THRD_3_0 +805 0x6400 //TX_FDDRC_THRD_3_1 +806 0x6400 //TX_FDDRC_THRD_3_2 +807 0x6400 //TX_FDDRC_THRD_3_3 +808 0x2000 //TX_FDDRC_SLANT_0_0 +809 0x2000 //TX_FDDRC_SLANT_0_1 +810 0x2000 //TX_FDDRC_SLANT_0_2 +811 0x2000 //TX_FDDRC_SLANT_0_3 +812 0x5333 //TX_FDDRC_SLANT_1_0 +813 0x5333 //TX_FDDRC_SLANT_1_1 +814 0x5333 //TX_FDDRC_SLANT_1_2 +815 0x5333 //TX_FDDRC_SLANT_1_3 +816 0x0000 //TX_DEADMIC_SILENCE_TH +817 0x0000 //TX_MIC_DEGRADE_TH +818 0x0000 //TX_DEADMIC_CNT +819 0x0000 //TX_MIC_DEGRADE_CNT +820 0x0000 //TX_FDDRC_RESRV_4 +821 0x0000 //TX_FDDRC_RESRV_5 +822 0x0000 //TX_FDDRC_RESRV_6 +823 0x7FFF //TX_KS_NOISEPASTE_FACTOR +824 0x0001 //TX_KS_CONFIG +825 0x7FFF //TX_KS_GAIN_MIN +826 0x0000 //TX_KS_RESRV_0 +827 0x0000 //TX_KS_RESRV_1 +828 0x0000 //TX_KS_RESRV_2 +829 0x7C00 //TX_LAMBDA_PKA_FP +830 0x2000 //TX_TPKA_FP +831 0x0080 //TX_MIN_G_FP +832 0x2000 //TX_MAX_G_FP +833 0x4848 //TX_FFP_FP_K_METAL +834 0x4000 //TX_A_POST_FLT_FP +835 0x0F5C //TX_RTO_OUTBEAM_TH +836 0x4CCD //TX_TPKA_FP_THD +837 0x0000 //TX_MAX_G_FP_BLK +838 0x0000 //TX_FFP_FADEIN +839 0x0000 //TX_FFP_FADEOUT +840 0x0000 //TX_WHISPERCTH +841 0x0000 //TX_WHISPERHOLDT +842 0x0000 //TX_WHISP_ENTHH +843 0x0000 //TX_WHISP_ENTHL +844 0x0000 //TX_WHISP_RTOTH +845 0x0000 //TX_WHISP_RTOTH2 +846 0x0000 //TX_MUTE_PERIOD +847 0x0000 //TX_FADE_IN_PERIOD +848 0x0100 //TX_FFP_RESRV_2 +849 0x0020 //TX_FFP_RESRV_3 +850 0x0000 //TX_FFP_RESRV_4 +851 0x0000 //TX_FFP_RESRV_5 +852 0x0000 //TX_FFP_RESRV_6 +853 0x0000 //TX_FILTINDX +854 0x0001 //TX_TDDRC_THRD_0 +855 0x0001 //TX_TDDRC_THRD_1 +856 0x1900 //TX_TDDRC_THRD_2 +857 0x1900 //TX_TDDRC_THRD_3 +858 0x3000 //TX_TDDRC_SLANT_0 +859 0x7B00 //TX_TDDRC_SLANT_1 +860 0x0C00 //TX_TDDRC_ALPHA_UP_00 +861 0x7EB8 //TX_TDDRC_ALPHA_DWN_00 +862 0x0000 //TX_TDDRC_HMNC_FLAG +863 0x199A //TX_TDDRC_HMNC_GAIN +864 0x0000 //TX_TDDRC_SMT_FLAG +865 0x0CCD //TX_TDDRC_SMT_W +866 0x0200 //TX_TDDRC_DRC_GAIN +867 0x7FFF //TX_TDDRC_LMT_THRD +868 0x0000 //TX_TDDRC_LMT_ALPHA +869 0x0000 //TX_TFMASKLTH +870 0x0000 //TX_TFMASKLTHL +871 0x0CCD //TX_TFMASKHTH +872 0x0CCD //TX_TFMASKLTH_BINVAD +873 0xF333 //TX_TFMASKLTH_NS_EST +874 0x2CCD //TX_TFMASKLTH_DOA +875 0xECCD //TX_TFMASKTH_BLESSCUT +876 0x1000 //TX_B_LESSCUT_RTO_MASK +877 0x3800 //TX_SB_RHO_MEAN_TH_ABN +878 0x2000 //TX_B_POST_FLT_MASK +879 0x0000 //TX_B_POST_FLT_MASK1 +880 0x5333 //TX_GAIN_WIND_MASK +881 0x7FFF //TX_TFMASK_BFSTRICT_MUSIC +882 0x0000 //TX_TFMASK_BFSTRICT_NOMUSIC +883 0x7333 //TX_FASTNS_OUTIN_TH +884 0x0CCD //TX_FASTNS_TFMASK_TH +885 0x0CCD //TX_FASTNS_TFMASKBIN_TH1 +886 0x0CCD //TX_FASTNS_TFMASKBIN_TH2 +887 0x0CCD //TX_FASTNS_TFMASKBIN_TH3 +888 0x0028 //TX_FASTNS_ARSPC_TH +889 0xC000 //TX_FASTNS_MASK5_TH +890 0x4848 //TX_POSTSSA_MIN_G_VR_MASK +891 0x7000 //TX_A_LESSCUT_RTO_MASK +892 0x1770 //TX_FASTNS_NOISETH +893 0xC000 //TX_FASTNS_SSA_THLFL +894 0xC000 //TX_FASTNS_SSA_THHFL +895 0xCCCC //TX_FASTNS_SSA_THLFH +896 0xD999 //TX_FASTNS_SSA_THHFH +897 0x0000 //TX_SENDFUNC_REG_MICMUTE +898 0x0000 //TX_SENDFUNC_REG_MICMUTE1 +899 0x0000 //TX_MICMUTE_RATIO_THR +900 0x0000 //TX_MICMUTE_AMP_THR +901 0x0000 //TX_MICMUTE_HPF_IND +902 0x0000 //TX_MICMUTE_LOG_EYR_TH +903 0x0000 //TX_MICMUTE_CVG_TIME +904 0x0000 //TX_MICMUTE_RELEASE_TIME +905 0x0000 //TX_MIC_VOLUME_MIC0MUTE +906 0x0000 //TX_MICMUTE_EPD_OFFSET_0 +907 0x0000 //TX_MICMUTE_FRQ_AEC_L +908 0x0000 //TX_MICMUTE_EAD_THR +909 0x0000 //TX_MICMUTE_LAMBDA_CB_NLE +910 0x0000 //TX_MICMUTE_LAMBDA_RE_EST +911 0x0000 //TX_DTD_THR1_MICMUTE_0 +912 0x0000 //TX_DTD_THR1_MICMUTE_1 +913 0x0000 //TX_DTD_THR1_MICMUTE_2 +914 0x0000 //TX_DTD_THR1_MICMUTE_3 +915 0x0000 //TX_DTD_THR2_MICMUTE_0 +916 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_0 +917 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_1 +918 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_2 +919 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_3 +920 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_4 +921 0x0000 //TX_MICMUTE_C_POST_FLT +922 0x0000 //TX_MICMUTE_DT_CUT_K +923 0x0000 //TX_MICMUTE_DT_CUT_THR +924 0x0000 //TX_MICMUTE_DT_CUT_K2 +925 0x0000 //TX_MICMUTE_DT_CUT_THR2 +926 0x0000 //TX_MICMUTE_DT2_HOLD_N +927 0x0000 //TX_MICMUTE_RATIODTH_THCUT +928 0x0000 //TX_MICMUTE_B_POST_FLT_ECHOL +929 0x0000 //TX_MICMUTE_B_POST_FLT_ECHOH +930 0x0000 //TX_MICMUTE_C_POST_FLT_MASK +931 0x0000 //TX_MICMUTE_RATIODTL_CUT_TH +932 0x0000 //TX_MICMUTE_DT_CUT_K1 +933 0x0000 //TX_MICMUTE_N2_SN_EST +934 0x0000 //TX_MICMUTE_THR_SN_EST_0 +935 0x0000 //TX_MICMUTE_MIN_G_CTRL_0 +936 0x0000 //TX_MICMUTE_A_POST_FILT_S_0 +937 0x0000 //TX_MICMUTE_B_POST_FILT_0 +938 0x0000 //TX_MIC1RUB_AMP_THR +939 0x0000 //TX_MIC1MUTE_RATIO_THR +940 0x0000 //TX_MIC1MUTE_AMP_THR +941 0x0000 //TX_MIC1MUTE_CVG_TIME +942 0x0000 //TX_MIC1MUTE_RELEASE_TIME +943 0x0000 //TX_AMS_RESRV_01 +944 0x0000 //TX_AMS_RESRV_02 +945 0x0000 //TX_AMS_RESRV_03 +946 0x0000 //TX_AMS_RESRV_04 +947 0x0000 //TX_AMS_RESRV_05 +948 0x0000 //TX_AMS_RESRV_06 +949 0x0000 //TX_AMS_RESRV_07 +950 0x0000 //TX_AMS_RESRV_08 +951 0x0000 //TX_AMS_RESRV_09 +952 0x0000 //TX_AMS_RESRV_10 +953 0x0000 //TX_AMS_RESRV_11 +954 0x0000 //TX_AMS_RESRV_12 +955 0x0000 //TX_AMS_RESRV_13 +956 0x0000 //TX_AMS_RESRV_14 +957 0x0000 //TX_AMS_RESRV_15 +958 0x0000 //TX_AMS_RESRV_16 +959 0x0000 //TX_AMS_RESRV_17 +960 0x0000 //TX_AMS_RESRV_18 +961 0x0000 //TX_AMS_RESRV_19 +#RX +0 0x2064 //RX_RECVFUNC_MODE_0 +1 0x0000 //RX_RECVFUNC_MODE_1 +2 0x0004 //RX_SAMPLINGFREQ_SIG +3 0x0004 //RX_SAMPLINGFREQ_PROC +4 0x000A //RX_FRAME_SZ +5 0x0000 //RX_DELAY_OPT +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +10 0x0800 //RX_PGA +11 0x7FFF //RX_A_HP +12 0x4000 //RX_B_PE +13 0x7800 //RX_THR_PITCH_DET_0 +14 0x7000 //RX_THR_PITCH_DET_1 +15 0x6000 //RX_THR_PITCH_DET_2 +16 0x0008 //RX_PITCH_BFR_LEN +17 0x0003 //RX_SBD_PITCH_DET +18 0x0100 //RX_PP_RESRV_0 +19 0x0020 //RX_PP_RESRV_1 +20 0x0500 //RX_N_SN_EST +21 0x000C //RX_N2_SN_EST +22 0x000A //RX_NS_LVL_CTRL +23 0xF600 //RX_THR_SN_EST +24 0x7000 //RX_LAMBDA_PFILT +25 0x000A //RX_FENS_RESRV_0 +26 0x0190 //RX_FENS_RESRV_1 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +30 0x0002 //RX_EXTRA_NS_L +31 0x0800 //RX_EXTRA_NS_A +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +35 0x199A //RX_A_POST_FLT +36 0x0000 //RX_LMT_THRD +37 0x4000 //RX_LMT_ALPHA +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0304 //RX_FDEQ_BIN_2 +66 0x0405 //RX_FDEQ_BIN_3 +67 0x0607 //RX_FDEQ_BIN_4 +68 0x0809 //RX_FDEQ_BIN_5 +69 0x0A0B //RX_FDEQ_BIN_6 +70 0x0C0D //RX_FDEQ_BIN_7 +71 0x0E0F //RX_FDEQ_BIN_8 +72 0x1011 //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1618 //RX_FDEQ_BIN_11 +75 0x1C1C //RX_FDEQ_BIN_12 +76 0x2020 //RX_FDEQ_BIN_13 +77 0x2020 //RX_FDEQ_BIN_14 +78 0x2011 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +111 0x0000 //RX_FILTINDX +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +125 0x7C00 //RX_LAMBDA_PKA_FP +126 0x2000 //RX_TPKA_FP +127 0x2000 //RX_MIN_G_FP +128 0x0080 //RX_MAX_G_FP +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +131 0x0000 //RX_MAXLEVEL_CNG +132 0x3000 //RX_BWE_UV_TH +133 0x3000 //RX_BWE_UV_TH2 +134 0x1800 //RX_BWE_UV_TH3 +135 0x1000 //RX_BWE_V_TH +136 0x04CD //RX_BWE_GAIN1_V_TH1 +137 0x0F33 //RX_BWE_GAIN1_V_TH2 +138 0x7333 //RX_BWE_UV_EQ +139 0x199A //RX_BWE_V_EQ +140 0x7333 //RX_BWE_TONE_TH +141 0x0004 //RX_BWE_UV_HOLD_T +142 0x6CCD //RX_BWE_GAIN2_ALPHA +143 0x799A //RX_BWE_GAIN3_ALPHA +144 0x001E //RX_BWE_CUTOFF +145 0x3000 //RX_BWE_GAINFILL +146 0x3200 //RX_BWE_MAXTH_TONE +147 0x2000 //RX_BWE_EQ_0 +148 0x2000 //RX_BWE_EQ_1 +149 0x2000 //RX_BWE_EQ_2 +150 0x2000 //RX_BWE_EQ_3 +151 0x2000 //RX_BWE_EQ_4 +152 0x2000 //RX_BWE_EQ_5 +153 0x2000 //RX_BWE_EQ_6 +154 0x0000 //RX_BWE_RESRV_0 +155 0x0000 //RX_BWE_RESRV_1 +156 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0304 //RX_FDEQ_BIN_2 +66 0x0405 //RX_FDEQ_BIN_3 +67 0x0607 //RX_FDEQ_BIN_4 +68 0x0809 //RX_FDEQ_BIN_5 +69 0x0A0B //RX_FDEQ_BIN_6 +70 0x0C0D //RX_FDEQ_BIN_7 +71 0x0E0F //RX_FDEQ_BIN_8 +72 0x1011 //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1618 //RX_FDEQ_BIN_11 +75 0x1C1C //RX_FDEQ_BIN_12 +76 0x2020 //RX_FDEQ_BIN_13 +77 0x2020 //RX_FDEQ_BIN_14 +78 0x2011 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0304 //RX_FDEQ_BIN_2 +66 0x0405 //RX_FDEQ_BIN_3 +67 0x0607 //RX_FDEQ_BIN_4 +68 0x0809 //RX_FDEQ_BIN_5 +69 0x0A0B //RX_FDEQ_BIN_6 +70 0x0C0D //RX_FDEQ_BIN_7 +71 0x0E0F //RX_FDEQ_BIN_8 +72 0x1011 //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1618 //RX_FDEQ_BIN_11 +75 0x1C1C //RX_FDEQ_BIN_12 +76 0x2020 //RX_FDEQ_BIN_13 +77 0x2020 //RX_FDEQ_BIN_14 +78 0x2011 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0304 //RX_FDEQ_BIN_2 +66 0x0405 //RX_FDEQ_BIN_3 +67 0x0607 //RX_FDEQ_BIN_4 +68 0x0809 //RX_FDEQ_BIN_5 +69 0x0A0B //RX_FDEQ_BIN_6 +70 0x0C0D //RX_FDEQ_BIN_7 +71 0x0E0F //RX_FDEQ_BIN_8 +72 0x1011 //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1618 //RX_FDEQ_BIN_11 +75 0x1C1C //RX_FDEQ_BIN_12 +76 0x2020 //RX_FDEQ_BIN_13 +77 0x2020 //RX_FDEQ_BIN_14 +78 0x2011 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0304 //RX_FDEQ_BIN_2 +66 0x0405 //RX_FDEQ_BIN_3 +67 0x0607 //RX_FDEQ_BIN_4 +68 0x0809 //RX_FDEQ_BIN_5 +69 0x0A0B //RX_FDEQ_BIN_6 +70 0x0C0D //RX_FDEQ_BIN_7 +71 0x0E0F //RX_FDEQ_BIN_8 +72 0x1011 //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1618 //RX_FDEQ_BIN_11 +75 0x1C1C //RX_FDEQ_BIN_12 +76 0x2020 //RX_FDEQ_BIN_13 +77 0x2020 //RX_FDEQ_BIN_14 +78 0x2011 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0304 //RX_FDEQ_BIN_2 +66 0x0405 //RX_FDEQ_BIN_3 +67 0x0607 //RX_FDEQ_BIN_4 +68 0x0809 //RX_FDEQ_BIN_5 +69 0x0A0B //RX_FDEQ_BIN_6 +70 0x0C0D //RX_FDEQ_BIN_7 +71 0x0E0F //RX_FDEQ_BIN_8 +72 0x1011 //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1618 //RX_FDEQ_BIN_11 +75 0x1C1C //RX_FDEQ_BIN_12 +76 0x2020 //RX_FDEQ_BIN_13 +77 0x2020 //RX_FDEQ_BIN_14 +78 0x2011 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0304 //RX_FDEQ_BIN_2 +66 0x0405 //RX_FDEQ_BIN_3 +67 0x0607 //RX_FDEQ_BIN_4 +68 0x0809 //RX_FDEQ_BIN_5 +69 0x0A0B //RX_FDEQ_BIN_6 +70 0x0C0D //RX_FDEQ_BIN_7 +71 0x0E0F //RX_FDEQ_BIN_8 +72 0x1011 //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1618 //RX_FDEQ_BIN_11 +75 0x1C1C //RX_FDEQ_BIN_12 +76 0x2020 //RX_FDEQ_BIN_13 +77 0x2020 //RX_FDEQ_BIN_14 +78 0x2011 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0304 //RX_FDEQ_BIN_2 +66 0x0405 //RX_FDEQ_BIN_3 +67 0x0607 //RX_FDEQ_BIN_4 +68 0x0809 //RX_FDEQ_BIN_5 +69 0x0A0B //RX_FDEQ_BIN_6 +70 0x0C0D //RX_FDEQ_BIN_7 +71 0x0E0F //RX_FDEQ_BIN_8 +72 0x1011 //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1618 //RX_FDEQ_BIN_11 +75 0x1C1C //RX_FDEQ_BIN_12 +76 0x2020 //RX_FDEQ_BIN_13 +77 0x2020 //RX_FDEQ_BIN_14 +78 0x2011 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#RX 2 +157 0x0064 //RX_RECVFUNC_MODE_0 +158 0x0000 //RX_RECVFUNC_MODE_1 +159 0x0004 //RX_SAMPLINGFREQ_SIG +160 0x0004 //RX_SAMPLINGFREQ_PROC +161 0x000A //RX_FRAME_SZ +162 0x0000 //RX_DELAY_OPT +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +167 0x0800 //RX_PGA +168 0x7FFF //RX_A_HP +169 0x4000 //RX_B_PE +170 0x7800 //RX_THR_PITCH_DET_0 +171 0x7000 //RX_THR_PITCH_DET_1 +172 0x6000 //RX_THR_PITCH_DET_2 +173 0x0008 //RX_PITCH_BFR_LEN +174 0x0003 //RX_SBD_PITCH_DET +175 0x0100 //RX_PP_RESRV_0 +176 0x0020 //RX_PP_RESRV_1 +177 0x0500 //RX_N_SN_EST +178 0x000C //RX_N2_SN_EST +179 0x000A //RX_NS_LVL_CTRL +180 0xF600 //RX_THR_SN_EST +181 0x7000 //RX_LAMBDA_PFILT +182 0x000A //RX_FENS_RESRV_0 +183 0x0190 //RX_FENS_RESRV_1 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +187 0x0002 //RX_EXTRA_NS_L +188 0x0800 //RX_EXTRA_NS_A +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +192 0x199A //RX_A_POST_FLT +193 0x0000 //RX_LMT_THRD +194 0x4000 //RX_LMT_ALPHA +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0304 //RX_FDEQ_BIN_2 +223 0x0405 //RX_FDEQ_BIN_3 +224 0x0607 //RX_FDEQ_BIN_4 +225 0x0809 //RX_FDEQ_BIN_5 +226 0x0A0B //RX_FDEQ_BIN_6 +227 0x0C0D //RX_FDEQ_BIN_7 +228 0x0E0F //RX_FDEQ_BIN_8 +229 0x1011 //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1618 //RX_FDEQ_BIN_11 +232 0x1C1C //RX_FDEQ_BIN_12 +233 0x2020 //RX_FDEQ_BIN_13 +234 0x2020 //RX_FDEQ_BIN_14 +235 0x2011 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +268 0x0000 //RX_FILTINDX +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +282 0x7C00 //RX_LAMBDA_PKA_FP +283 0x2000 //RX_TPKA_FP +284 0x2000 //RX_MIN_G_FP +285 0x0080 //RX_MAX_G_FP +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +288 0x0000 //RX_MAXLEVEL_CNG +289 0x3000 //RX_BWE_UV_TH +290 0x3000 //RX_BWE_UV_TH2 +291 0x1800 //RX_BWE_UV_TH3 +292 0x1000 //RX_BWE_V_TH +293 0x04CD //RX_BWE_GAIN1_V_TH1 +294 0x0F33 //RX_BWE_GAIN1_V_TH2 +295 0x7333 //RX_BWE_UV_EQ +296 0x199A //RX_BWE_V_EQ +297 0x7333 //RX_BWE_TONE_TH +298 0x0004 //RX_BWE_UV_HOLD_T +299 0x6CCD //RX_BWE_GAIN2_ALPHA +300 0x799A //RX_BWE_GAIN3_ALPHA +301 0x001E //RX_BWE_CUTOFF +302 0x3000 //RX_BWE_GAINFILL +303 0x3200 //RX_BWE_MAXTH_TONE +304 0x2000 //RX_BWE_EQ_0 +305 0x2000 //RX_BWE_EQ_1 +306 0x2000 //RX_BWE_EQ_2 +307 0x2000 //RX_BWE_EQ_3 +308 0x2000 //RX_BWE_EQ_4 +309 0x2000 //RX_BWE_EQ_5 +310 0x2000 //RX_BWE_EQ_6 +311 0x0000 //RX_BWE_RESRV_0 +312 0x0000 //RX_BWE_RESRV_1 +313 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0304 //RX_FDEQ_BIN_2 +223 0x0405 //RX_FDEQ_BIN_3 +224 0x0607 //RX_FDEQ_BIN_4 +225 0x0809 //RX_FDEQ_BIN_5 +226 0x0A0B //RX_FDEQ_BIN_6 +227 0x0C0D //RX_FDEQ_BIN_7 +228 0x0E0F //RX_FDEQ_BIN_8 +229 0x1011 //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1618 //RX_FDEQ_BIN_11 +232 0x1C1C //RX_FDEQ_BIN_12 +233 0x2020 //RX_FDEQ_BIN_13 +234 0x2020 //RX_FDEQ_BIN_14 +235 0x2011 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0304 //RX_FDEQ_BIN_2 +223 0x0405 //RX_FDEQ_BIN_3 +224 0x0607 //RX_FDEQ_BIN_4 +225 0x0809 //RX_FDEQ_BIN_5 +226 0x0A0B //RX_FDEQ_BIN_6 +227 0x0C0D //RX_FDEQ_BIN_7 +228 0x0E0F //RX_FDEQ_BIN_8 +229 0x1011 //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1618 //RX_FDEQ_BIN_11 +232 0x1C1C //RX_FDEQ_BIN_12 +233 0x2020 //RX_FDEQ_BIN_13 +234 0x2020 //RX_FDEQ_BIN_14 +235 0x2011 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0304 //RX_FDEQ_BIN_2 +223 0x0405 //RX_FDEQ_BIN_3 +224 0x0607 //RX_FDEQ_BIN_4 +225 0x0809 //RX_FDEQ_BIN_5 +226 0x0A0B //RX_FDEQ_BIN_6 +227 0x0C0D //RX_FDEQ_BIN_7 +228 0x0E0F //RX_FDEQ_BIN_8 +229 0x1011 //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1618 //RX_FDEQ_BIN_11 +232 0x1C1C //RX_FDEQ_BIN_12 +233 0x2020 //RX_FDEQ_BIN_13 +234 0x2020 //RX_FDEQ_BIN_14 +235 0x2011 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0304 //RX_FDEQ_BIN_2 +223 0x0405 //RX_FDEQ_BIN_3 +224 0x0607 //RX_FDEQ_BIN_4 +225 0x0809 //RX_FDEQ_BIN_5 +226 0x0A0B //RX_FDEQ_BIN_6 +227 0x0C0D //RX_FDEQ_BIN_7 +228 0x0E0F //RX_FDEQ_BIN_8 +229 0x1011 //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1618 //RX_FDEQ_BIN_11 +232 0x1C1C //RX_FDEQ_BIN_12 +233 0x2020 //RX_FDEQ_BIN_13 +234 0x2020 //RX_FDEQ_BIN_14 +235 0x2011 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0304 //RX_FDEQ_BIN_2 +223 0x0405 //RX_FDEQ_BIN_3 +224 0x0607 //RX_FDEQ_BIN_4 +225 0x0809 //RX_FDEQ_BIN_5 +226 0x0A0B //RX_FDEQ_BIN_6 +227 0x0C0D //RX_FDEQ_BIN_7 +228 0x0E0F //RX_FDEQ_BIN_8 +229 0x1011 //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1618 //RX_FDEQ_BIN_11 +232 0x1C1C //RX_FDEQ_BIN_12 +233 0x2020 //RX_FDEQ_BIN_13 +234 0x2020 //RX_FDEQ_BIN_14 +235 0x2011 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0304 //RX_FDEQ_BIN_2 +223 0x0405 //RX_FDEQ_BIN_3 +224 0x0607 //RX_FDEQ_BIN_4 +225 0x0809 //RX_FDEQ_BIN_5 +226 0x0A0B //RX_FDEQ_BIN_6 +227 0x0C0D //RX_FDEQ_BIN_7 +228 0x0E0F //RX_FDEQ_BIN_8 +229 0x1011 //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1618 //RX_FDEQ_BIN_11 +232 0x1C1C //RX_FDEQ_BIN_12 +233 0x2020 //RX_FDEQ_BIN_13 +234 0x2020 //RX_FDEQ_BIN_14 +235 0x2011 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0304 //RX_FDEQ_BIN_2 +223 0x0405 //RX_FDEQ_BIN_3 +224 0x0607 //RX_FDEQ_BIN_4 +225 0x0809 //RX_FDEQ_BIN_5 +226 0x0A0B //RX_FDEQ_BIN_6 +227 0x0C0D //RX_FDEQ_BIN_7 +228 0x0E0F //RX_FDEQ_BIN_8 +229 0x1011 //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1618 //RX_FDEQ_BIN_11 +232 0x1C1C //RX_FDEQ_BIN_12 +233 0x2020 //RX_FDEQ_BIN_13 +234 0x2020 //RX_FDEQ_BIN_14 +235 0x2011 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 + +#CASE_NAME BLUETOOTH-BTWB_NREC-VOICE_GENERIC-NB +#PARAM_MODE FULL +#PARAM_TYPE TX+2RX +#TOTAL_CUSTOM_STEP 7+7 +#TX +0 0x0008 //TX_OPERATION_MODE_0 +1 0x0008 //TX_OPERATION_MODE_1 +2 0x0033 //TX_PATCH_REG +3 0x2A68 //TX_SENDFUNC_MODE_0 +4 0x0001 //TX_SENDFUNC_MODE_1 +5 0x0001 //TX_NUM_MIC +6 0x0000 //TX_SAMPLINGFREQ_SIG +7 0x0000 //TX_SAMPLINGFREQ_PROC +8 0x000A //TX_FRAME_SZ_SIG +9 0x000A //TX_FRAME_SZ +10 0x0000 //TX_DELAY_OPT +11 0x0028 //TX_MAX_TAIL_LENGTH +12 0x0001 //TX_NUM_LOUTCHN +13 0x0001 //TX_MAXNUM_AECREF +14 0x0000 //TX_DBG_FUNC_REG +15 0x0000 //TX_DBG_FUNC_REG1 +16 0x0000 //TX_SYS_RESRV_0 +17 0x0000 //TX_SYS_RESRV_1 +18 0x0000 //TX_SYS_RESRV_2 +19 0x0000 //TX_SYS_RESRV_3 +20 0x0000 //TX_DIST2REF0 +21 0x009B //TX_DIST2REF1 +22 0x0000 //TX_DIST2REF_02 +23 0x0000 //TX_DIST2REF_03 +24 0x0000 //TX_DIST2REF_04 +25 0x0000 //TX_DIST2REF_05 +26 0x0000 //TX_MMIC +27 0x0A13 //TX_PGA_0 +28 0x0800 //TX_PGA_1 +29 0x0800 //TX_PGA_2 +30 0x0000 //TX_PGA_3 +31 0x0000 //TX_PGA_4 +32 0x0000 //TX_PGA_5 +33 0x0000 //TX_MIC_PAIRS +34 0x0000 //TX_MIC_PAIRS_HS +35 0x0002 //TX_MICS_FOR_BF +36 0x0000 //TX_MIC_PAIRS_FORL1 +37 0x0002 //TX_MICS_OF_PAIR0 +38 0x0002 //TX_MICS_OF_PAIR1 +39 0x0002 //TX_MICS_OF_PAIR2 +40 0x0002 //TX_MICS_OF_PAIR3 +41 0x0000 //TX_MIC_DATA_SRC0 +42 0x0001 //TX_MIC_DATA_SRC1 +43 0x0002 //TX_MIC_DATA_SRC2 +44 0x0000 //TX_MIC_DATA_SRC3 +45 0x0000 //TX_MIC_PAIR_CH_04 +46 0x0000 //TX_MIC_PAIR_CH_05 +47 0x0000 //TX_MIC_PAIR_CH_10 +48 0x0000 //TX_MIC_PAIR_CH_11 +49 0x0000 //TX_MIC_PAIR_CH_12 +50 0x0000 //TX_MIC_PAIR_CH_13 +51 0x0000 //TX_MIC_PAIR_CH_14 +52 0x05DC //TX_HD_BIN_MASK +53 0x0010 //TX_HD_SUBAND_MASK +54 0x19A1 //TX_HD_FRAME_AVG_MASK +55 0x0320 //TX_HD_MIN_FRQ +56 0x1000 //TX_HD_ALPHA_PSD +57 0x1100 //TX_T_PHPR1 +58 0x0000 //TX_T_PHPR2 +59 0x0000 //TX_T_PTPR +60 0x0000 //TX_T_PNPR +61 0x0000 //TX_T_PAPR1 +62 0xEE6C //TX_T_PSDVAT +63 0x0800 //TX_CNT +64 0x4000 //TX_ANTI_HOWL_GAIN +65 0x0001 //TX_MICFORBFMARK_0 +66 0x0001 //TX_MICFORBFMARK_1 +67 0x0001 //TX_MICFORBFMARK_2 +68 0x0001 //TX_MICFORBFMARK_3 +69 0x0001 //TX_MICFORBFMARK_4 +70 0x0001 //TX_MICFORBFMARK_5 +71 0x0000 //TX_DIST2REF_10 +72 0x3E00 //TX_DIST2REF_11 +73 0x0000 //TX_DIST2REF2 +74 0x0000 //TX_DIST2REF_13 +75 0x0000 //TX_DIST2REF_14 +76 0x0000 //TX_DIST2REF_15 +77 0x0000 //TX_DIST2REF_20 +78 0x0000 //TX_DIST2REF_21 +79 0x0000 //TX_DIST2REF_22 +80 0x0000 //TX_DIST2REF_23 +81 0x0000 //TX_DIST2REF_24 +82 0x0000 //TX_DIST2REF_25 +83 0x0000 //TX_DIST2REF_30 +84 0x0000 //TX_DIST2REF_31 +85 0x0000 //TX_DIST2REF_32 +86 0x0000 //TX_DIST2REF_33 +87 0x0000 //TX_DIST2REF_34 +88 0x0000 //TX_DIST2REF_35 +89 0x0000 //TX_MIC_LOC_00 +90 0x0000 //TX_MIC_LOC_01 +91 0x0000 //TX_MIC_LOC_02 +92 0x0000 //TX_MIC_LOC_03 +93 0x0000 //TX_MIC_LOC_04 +94 0x0000 //TX_MIC_LOC_05 +95 0x0000 //TX_MIC_LOC_10 +96 0x0000 //TX_MIC_LOC_11 +97 0x0000 //TX_MIC_LOC_12 +98 0x0000 //TX_MIC_LOC_13 +99 0x0000 //TX_MIC_LOC_14 +100 0x0000 //TX_MIC_LOC_15 +101 0x0000 //TX_MIC_LOC_20 +102 0x0000 //TX_MIC_LOC_21 +103 0x0000 //TX_MIC_LOC_22 +104 0x0000 //TX_MIC_LOC_23 +105 0x0000 //TX_MIC_LOC_24 +106 0x0000 //TX_MIC_LOC_25 +107 0x0200 //TX_MIC_REFBLK_VOLUME +108 0x0800 //TX_MIC_BLOCK_VOLUME +109 0x0000 //TX_INVERSE_MASK +110 0x0000 //TX_ADCS_MASK +111 0x04D0 //TX_ADCS_GAIN +112 0x4000 //TX_NFC_GAINFAC +113 0x0000 //TX_MAINMIC_BLKFACTOR +114 0x0000 //TX_REFMIC_BLKFACTOR +115 0x0000 //TX_BLMIC_BLKFACTOR +116 0x0000 //TX_BRMIC_BLKFACTOR +117 0x0031 //TX_MICBLK_START_BIN +118 0x0060 //TX_MICBLK_END_BIN +119 0x0015 //TX_MICBLK_FE_HOLD +120 0xFFF2 //TX_MICBLK_MR_EXP_TH +121 0xFFF2 //TX_MICBLK_LR_EXP_TH +122 0x0000 //TX_FENE_HOLD +123 0x4000 //TX_FE_ENER_TH_MTS +124 0x0004 //TX_FE_ENER_TH_EXP +125 0x6000 //TX_C_POST_FLT_MIC_MAINBLK +126 0x6000 //TX_C_POST_FLT_MIC_REFBLK +127 0x0010 //TX_MIC_BLOCK_N +128 0x7D83 //TX_A_HP +129 0x4000 //TX_B_PE +130 0x6800 //TX_THR_PITCH_DET_0 +131 0x6000 //TX_THR_PITCH_DET_1 +132 0x5800 //TX_THR_PITCH_DET_2 +133 0x0008 //TX_PITCH_BFR_LEN +134 0x0003 //TX_SBD_PITCH_DET +135 0x0050 //TX_TD_AEC_L +136 0x4000 //TX_MU0_UNP_TD_AEC +137 0x1000 //TX_MU0_PTD_TD_AEC +138 0x0000 //TX_PP_RESRV_0 +139 0x2A94 //TX_PP_RESRV_1 +140 0x55F0 //TX_PP_RESRV_2 +141 0x0000 //TX_PP_RESRV_3 +142 0x0000 //TX_PP_RESRV_4 +143 0x0000 //TX_PP_RESRV_5 +144 0x0000 //TX_PP_RESRV_6 +145 0x0000 //TX_PP_RESRV_7 +146 0x001E //TX_TAIL_LENGTH +147 0x0080 //TX_AEC_REF_GAIN_0 +148 0x0800 //TX_AEC_REF_GAIN_1 +149 0x0800 //TX_AEC_REF_GAIN_2 +150 0x7000 //TX_EAD_THR +151 0x0800 //TX_THR_RE_EST +152 0x0800 //TX_MIN_EQ_RE_EST_0 +153 0x0800 //TX_MIN_EQ_RE_EST_1 +154 0x0800 //TX_MIN_EQ_RE_EST_2 +155 0x0800 //TX_MIN_EQ_RE_EST_3 +156 0x0800 //TX_MIN_EQ_RE_EST_4 +157 0x0800 //TX_MIN_EQ_RE_EST_5 +158 0x0800 //TX_MIN_EQ_RE_EST_6 +159 0x0800 //TX_MIN_EQ_RE_EST_7 +160 0x0800 //TX_MIN_EQ_RE_EST_8 +161 0x0800 //TX_MIN_EQ_RE_EST_9 +162 0x0800 //TX_MIN_EQ_RE_EST_10 +163 0x0800 //TX_MIN_EQ_RE_EST_11 +164 0x0800 //TX_MIN_EQ_RE_EST_12 +165 0x4000 //TX_LAMBDA_RE_EST +166 0x2000 //TX_LAMBDA_CB_NLE +167 0x6000 //TX_C_POST_FLT +168 0x7000 //TX_GAIN_NP +169 0x00C8 //TX_SE_HOLD_N +170 0x00C8 //TX_DT_HOLD_N +171 0x03E8 //TX_DT2_HOLD_N +172 0x6666 //TX_AEC_RESRV_0 +173 0x0000 //TX_AEC_RESRV_1 +174 0x0014 //TX_AEC_RESRV_2 +175 0x0000 //TX_MIC_DELAY_LENGTH +176 0x0000 //TX_REF_DELAY_LENGTH +177 0x0000 //TX_ADD_LINEIN_GAINL +178 0x0000 //TX_ADD_LINEIN_GAINH +179 0x0000 //TX_MIN_EQ_RE_EST_14 +180 0x0000 //TX_DTD_THR1_8 +181 0x7FFF //TX_DTD_THR2_8 +182 0x0000 //TX_DTD_MIC_BLK2 +183 0x0008 //TX_FRQ_LIN_LEN +184 0x7FFF //TX_FRQ_AEC_LEN_RHO +185 0x6000 //TX_MU0_UNP_FRQ_AEC +186 0x4000 //TX_MU0_PTD_FRQ_AEC +187 0x000A //TX_MINENOISETH +188 0x0800 //TX_MU0_RE_EST +189 0x0001 //TX_AEC_NUM_CH +190 0x0000 //TX_BIGECHOATTENUATION_MAX +191 0x2000 //TX_A_POST_FLT_MICBLK +192 0x0000 //TX_BLKENERTH +193 0x0000 //TX_BLKENERHIGHTH +194 0x0000 //TX_NORMENERTH +195 0x0000 //TX_NORMENERHIGHTH +196 0x0000 //TX_NORMENERHIGHTHL +197 0x7800 //TX_DTD_THR1_0 +198 0x7000 //TX_DTD_THR1_1 +199 0x7FFF //TX_DTD_THR1_2 +200 0x7FFF //TX_DTD_THR1_3 +201 0x7FFF //TX_DTD_THR1_4 +202 0x7FFF //TX_DTD_THR1_5 +203 0x7FFF //TX_DTD_THR1_6 +204 0x7FFF //TX_DTD_THR2_0 +205 0x7FFF //TX_DTD_THR2_1 +206 0x7FFF //TX_DTD_THR2_2 +207 0x7FFF //TX_DTD_THR2_3 +208 0x7FFF //TX_DTD_THR2_4 +209 0x7FFF //TX_DTD_THR2_5 +210 0x7FFF //TX_DTD_THR2_6 +211 0x1000 //TX_DTD_THR3 +212 0x0000 //TX_SPK_CUT_K +213 0x0BB8 //TX_DT_CUT_K +214 0x0CCD //TX_DT_CUT_THR +215 0x04EB //TX_COMFORT_G +216 0x01F4 //TX_POWER_YOUT_TH +217 0x4000 //TX_FDPFGAINECHO +218 0x0000 //TX_DTD_HD_THR +219 0x0000 //TX_SPK_CUT_K_S +220 0x0000 //TX_DTD_MIC_BLK +221 0x0400 //TX_ADPT_STRICT_L +222 0x0200 //TX_ADPT_STRICT_H +223 0x0BB8 //TX_RATIO_DT_L_TH_LOW +224 0x3A98 //TX_RATIO_DT_H_TH_LOW +225 0x1770 //TX_RATIO_DT_L_TH_HIGH +226 0x4E20 //TX_RATIO_DT_H_TH_HIGH +227 0x09C4 //TX_RATIO_DT_L0_TH +228 0x0800 //TX_B_POST_FILT_ECHO_L +229 0x7FFF //TX_B_POST_FILT_ECHO_H +230 0x0200 //TX_MIN_G_CTRL_ECHO +231 0x7FFF //TX_B_LESSCUT_RTO_ECHO +232 0x0019 //TX_EPD_OFFSET_00 +233 0x0019 //TX_EPD_OFFST_01 +234 0x1388 //TX_RATIO_DT_L0_TH_HIGH +235 0x3A98 //TX_RATIO_DT_H_TH_CUT +236 0x7FFF //TX_MIN_EQ_RE_EST_13 +237 0x7FFF //TX_DTD_THR1_7 +238 0x7FFF //TX_DTD_THR2_7 +239 0x0800 //TX_DT_RESRV_7 +240 0x0800 //TX_DT_RESRV_8 +241 0x0000 //TX_DT_RESRV_9 +242 0xF400 //TX_THR_SN_EST_0 +243 0xF400 //TX_THR_SN_EST_1 +244 0xF600 //TX_THR_SN_EST_2 +245 0xF400 //TX_THR_SN_EST_3 +246 0xF400 //TX_THR_SN_EST_4 +247 0xF400 //TX_THR_SN_EST_5 +248 0xF400 //TX_THR_SN_EST_6 +249 0xF600 //TX_THR_SN_EST_7 +250 0x0000 //TX_DELTA_THR_SN_EST_0 +251 0x0200 //TX_DELTA_THR_SN_EST_1 +252 0x0200 //TX_DELTA_THR_SN_EST_2 +253 0x0200 //TX_DELTA_THR_SN_EST_3 +254 0x0200 //TX_DELTA_THR_SN_EST_4 +255 0x0200 //TX_DELTA_THR_SN_EST_5 +256 0x0000 //TX_DELTA_THR_SN_EST_6 +257 0x0200 //TX_DELTA_THR_SN_EST_7 +258 0x6000 //TX_LAMBDA_NN_EST_0 +259 0x4000 //TX_LAMBDA_NN_EST_1 +260 0x4000 //TX_LAMBDA_NN_EST_2 +261 0x4000 //TX_LAMBDA_NN_EST_3 +262 0x4000 //TX_LAMBDA_NN_EST_4 +263 0x4000 //TX_LAMBDA_NN_EST_5 +264 0x6000 //TX_LAMBDA_NN_EST_6 +265 0x4000 //TX_LAMBDA_NN_EST_7 +266 0x0400 //TX_N_SN_EST +267 0x001E //TX_INBEAM_T +268 0x0041 //TX_INBEAMHOLDT +269 0x2000 //TX_G_STRICT +270 0x2000 //TX_EQ_THR_BF +271 0x799A //TX_LAMBDA_EQ_BF +272 0x1000 //TX_NE_RTO_TH +273 0x0400 //TX_NE_RTO_TH_L +274 0x0800 //TX_MAINREFRTOH_TH_H +275 0x0800 //TX_MAINREFRTOH_TH_L +276 0x0800 //TX_MAINREFRTO_TH_H +277 0x0800 //TX_MAINREFRTO_TH_L +278 0x0200 //TX_MAINREFRTO_TH_EQ +279 0x1000 //TX_B_POST_FLT_0 +280 0x1000 //TX_B_POST_FLT_1 +281 0x000F //TX_NS_LVL_CTRL_0 +282 0x0011 //TX_NS_LVL_CTRL_1 +283 0x000F //TX_NS_LVL_CTRL_2 +284 0x000F //TX_NS_LVL_CTRL_3 +285 0x000F //TX_NS_LVL_CTRL_4 +286 0x000F //TX_NS_LVL_CTRL_5 +287 0x000F //TX_NS_LVL_CTRL_6 +288 0x0011 //TX_NS_LVL_CTRL_7 +289 0x000C //TX_MIN_GAIN_S_0 +290 0x000F //TX_MIN_GAIN_S_1 +291 0x000C //TX_MIN_GAIN_S_2 +292 0x000C //TX_MIN_GAIN_S_3 +293 0x000C //TX_MIN_GAIN_S_4 +294 0x000C //TX_MIN_GAIN_S_5 +295 0x000C //TX_MIN_GAIN_S_6 +296 0x000F //TX_MIN_GAIN_S_7 +297 0x7FFF //TX_NMOS_SUP +298 0x0000 //TX_NS_MAX_PRI_SNR_TH +299 0x0000 //TX_NMOS_SUP_MENSA +300 0x7FFF //TX_SNRI_SUP_0 +301 0x7FFF //TX_SNRI_SUP_1 +302 0x7FFF //TX_SNRI_SUP_2 +303 0x7FFF //TX_SNRI_SUP_3 +304 0x7FFF //TX_SNRI_SUP_4 +305 0x7FFF //TX_SNRI_SUP_5 +306 0x7FFF //TX_SNRI_SUP_6 +307 0x7FFF //TX_SNRI_SUP_7 +308 0x7FFF //TX_THR_LFNS +309 0x000E //TX_G_LFNS +310 0x09C4 //TX_GAIN0_NTH +311 0x000A //TX_MUSIC_MORENS +312 0x7FFF //TX_A_POST_FILT_0 +313 0x2000 //TX_A_POST_FILT_1 +314 0x4000 //TX_A_POST_FILT_S_0 +315 0x5000 //TX_A_POST_FILT_S_1 +316 0x5000 //TX_A_POST_FILT_S_2 +317 0x5000 //TX_A_POST_FILT_S_3 +318 0x5000 //TX_A_POST_FILT_S_4 +319 0x5000 //TX_A_POST_FILT_S_5 +320 0x4000 //TX_A_POST_FILT_S_6 +321 0x5000 //TX_A_POST_FILT_S_7 +322 0x1000 //TX_B_POST_FILT_0 +323 0x1000 //TX_B_POST_FILT_1 +324 0x1000 //TX_B_POST_FILT_2 +325 0x1000 //TX_B_POST_FILT_3 +326 0x1000 //TX_B_POST_FILT_4 +327 0x1000 //TX_B_POST_FILT_5 +328 0x1000 //TX_B_POST_FILT_6 +329 0x1000 //TX_B_POST_FILT_7 +330 0x7FFF //TX_B_LESSCUT_RTO_S_0 +331 0x7FFF //TX_B_LESSCUT_RTO_S_1 +332 0x7FFF //TX_B_LESSCUT_RTO_S_2 +333 0x7FFF //TX_B_LESSCUT_RTO_S_3 +334 0x7FFF //TX_B_LESSCUT_RTO_S_4 +335 0x7FFF //TX_B_LESSCUT_RTO_S_5 +336 0x7FFF //TX_B_LESSCUT_RTO_S_6 +337 0x7FFF //TX_B_LESSCUT_RTO_S_7 +338 0x7CCD //TX_LAMBDA_PFILT +339 0x7B00 //TX_LAMBDA_PFILT_S_0 +340 0x7B00 //TX_LAMBDA_PFILT_S_1 +341 0x7B00 //TX_LAMBDA_PFILT_S_2 +342 0x7B00 //TX_LAMBDA_PFILT_S_3 +343 0x7B00 //TX_LAMBDA_PFILT_S_4 +344 0x7B00 //TX_LAMBDA_PFILT_S_5 +345 0x7B00 //TX_LAMBDA_PFILT_S_6 +346 0x7B00 //TX_LAMBDA_PFILT_S_7 +347 0x0200 //TX_K_PEPPER +348 0x0800 //TX_A_PEPPER +349 0x1EAA //TX_K_PEPPER_HF +350 0x0800 //TX_A_PEPPER_HF +351 0x0001 //TX_HMNC_BST_FLG +352 0x0200 //TX_HMNC_BST_THR +353 0x0800 //TX_DT_BINVAD_TH_0 +354 0x0800 //TX_DT_BINVAD_TH_1 +355 0x0800 //TX_DT_BINVAD_TH_2 +356 0x0800 //TX_DT_BINVAD_TH_3 +357 0x1D4C //TX_DT_BINVAD_ENDF +358 0x0000 //TX_C_POST_FLT_DT +359 0x0CCD //TX_NS_B_POST_FLT_LESSCUT +360 0x0100 //TX_DT_BOOST +361 0x0000 //TX_BF_SGRAD_FLG +362 0x0005 //TX_BF_DVG_TH +363 0x001E //TX_SN_C_F +364 0x0000 //TX_K_APT +365 0x0001 //TX_NOISEDET +366 0x0190 //TX_NDETCT +367 0x0050 //TX_NOISE_TH_0 +368 0x7FFF //TX_NOISE_TH_0_2 +369 0x7FFF //TX_NOISE_TH_0_3 +370 0x07D0 //TX_NOISE_TH_1 +371 0x00C8 //TX_NOISE_TH_2 +372 0x3A98 //TX_NOISE_TH_3 +373 0x0FA0 //TX_NOISE_TH_4 +374 0x157C //TX_NOISE_TH_5 +375 0x7FFF //TX_NOISE_TH_5_2 +376 0x7FFF //TX_NOISE_TH_5_3 +377 0x7FFF //TX_NOISE_TH_5_4 +378 0x044C //TX_NOISE_TH_6 +379 0x0014 //TX_MINENOISE_TH +380 0x4000 //TX_MORENS_TFMASK_TH +381 0xFFEE //TX_DRC_QUIET_FLOOR +382 0x6000 //TX_RATIODTL_CUT_TH +383 0xFFF3 //TX_DT_CUT_K1 +384 0x0666 //TX_OUT_ENER_S_TH_CLEAN +385 0x0666 //TX_OUT_ENER_S_TH_LESSCLEAN +386 0x0333 //TX_OUT_ENER_S_TH_NOISY +387 0x019A //TX_OUT_ENER_TH_NOISE +388 0x0333 //TX_OUT_ENER_TH_SPEECH +389 0x2000 //TX_SN_NPB_GAIN +390 0x0000 //TX_NN_NPB_GAIN +391 0x0000 //TX_POST_MASK_SUP_HSNE +392 0x0000 //TX_TAIL_DET_TH +393 0x0000 //TX_B_LESSCUT_RTO_WTA +394 0x0000 //TX_MEL_G_R +395 0x0800 //TX_SUPHIGH_TH +396 0x00C8 //TX_MASK_G_R +397 0x0002 //TX_EXTRA_NS_L +398 0x0800 //TX_C_POST_FLT_MASK +399 0x0005 //TX_A_POST_FLT_WNS +400 0x0148 //TX_MIN_G_LOW300HZ +401 0x0002 //TX_MAXLEVEL_CNG +402 0x00B4 //TX_STN_NOISE_TH +403 0x4000 //TX_POST_MASK_SUP +404 0x7FFF //TX_POST_MASK_ADJUST +405 0x00C8 //TX_NS_ENOISE_MIC0_TH +406 0x0014 //TX_MINENOISE_MIC0_TH +407 0x012C //TX_MINENOISE_MIC0_S_TH +408 0x7FFF //TX_MIN_G_CTRL_SSNS +409 0x0000 //TX_METAL_RTO_THR +410 0x0000 //TX_NS_FP_K_METAL +411 0x7FFF //TX_NOISEDET_BOOST_TH +412 0x0000 //TX_NSMOOTH_TH +413 0x0000 //TX_NS_RESRV_8 +414 0x1800 //TX_RHO_UPB +415 0x0BB8 //TX_N_HOLD_HS +416 0x0050 //TX_N_RHO_BFR0 +417 0x7FFF //TX_LAMBDA_ARSP_EST +418 0x0100 //TX_EXTRA_GAIN_MICBLOCK +419 0x0CCD //TX_THR_STD_NSR +420 0x019A //TX_THR_STD_PLH +421 0x2AF8 //TX_N_HOLD_STD +422 0x0066 //TX_THR_STD_RHO +423 0x2000 //TX_BF_RESET_THR_HS +424 0x09C4 //TX_SB_RTO_MEAN_TH +425 0x0000 //TX_SB_RHO_MEAN_TH_NTALK +426 0x3800 //TX_SB_RTO_MEAN_TH_ABN +427 0x2EE0 //TX_SB_RTO_MEAN_TH_RUB +428 0x0000 //TX_WTA_EN_RTO_TH +429 0x0000 //TX_TOP_ENER_TH_F +430 0x0000 //TX_DESIRED_TALK_HOLDT +431 0x0800 //TX_MIC_BLOCK_FACTOR +432 0x0000 //TX_NSEST_BFRLRNRDC +433 0x0000 //TX_THR_POST_FLT_HS +434 0x0010 //TX_HS_VAD_BIN +435 0x2666 //TX_THR_VAD_HS +436 0x2CCD //TX_MEAN_RTO_MIN_TH2 +437 0x0032 //TX_SILENCE_T +438 0x0000 //TX_A_POST_FLT_WTA +439 0x799A //TX_LAMBDA_PFLT_WTA +440 0x0000 //TX_SB_RHO_MEAN2_TH +441 0x0190 //TX_SB_RHO_MEAN3_TH +442 0x0000 //TX_HS_RESRV_4 +443 0x0000 //TX_HS_RESRV_5 +444 0x003C //TX_DOA_VAD_THR_1 +445 0x0000 //TX_DOA_VAD_THR_2 +446 0x0028 //TX_DOA_VAD_THR1_0 +447 0x0028 //TX_DOA_VAD_THR1_1 +448 0x0000 //TX_SRC_DOA_RNG_LOW_0A +449 0x00B4 //TX_SRC_DOA_RNG_HIGH_0A +450 0x005A //TX_DFLT_SRC_DOA_0A +451 0x0000 //TX_SRC_DOA_RNG_LOW_0B +452 0x0000 //TX_SRC_DOA_RNG_HIGH_0B +453 0x0000 //TX_DFLT_SRC_DOA_0B +454 0x0000 //TX_SRC_DOA_RNG_LOW_0C +455 0x0000 //TX_SRC_DOA_RNG_HIGH_0C +456 0x0000 //TX_DFLT_SRC_DOA_0C +457 0x0000 //TX_SRC_DOA_RNG_LOW_0D +458 0x0000 //TX_SRC_DOA_RNG_HIGH_0D +459 0x0000 //TX_DFLT_SRC_DOA_0D +460 0x0000 //TX_SRC_DOA_RNG_LOW_1A +461 0x00B4 //TX_SRC_DOA_RNG_HIGH_1A +462 0x005A //TX_DFLT_SRC_DOA_1A +463 0x0000 //TX_SRC_DOA_RNG_LOW_1B +464 0x00B4 //TX_SRC_DOA_RNG_HIGH_1B +465 0x005A //TX_DFLT_SRC_DOA_1B +466 0x0000 //TX_SRC_DOA_RNG_LOW_1C +467 0x00B4 //TX_SRC_DOA_RNG_HIGH_1C +468 0x005A //TX_DFLT_SRC_DOA_1C +469 0x0000 //TX_SRC_DOA_RNG_LOW_1D +470 0x00B4 //TX_SRC_DOA_RNG_HIGH_1D +471 0x005A //TX_DFLT_SRC_DOA_1D +472 0x0100 //TX_BF_HOLDOFF_T +473 0x7FFF //TX_DOA_COST_FACTOR +474 0x4000 //TX_MAINTOREFR_TH0 +475 0x071C //TX_DOA_TRK_THR +476 0x012C //TX_DOA_TRACK_HT +477 0x0200 //TX_N1_HOLD_HF +478 0x0100 //TX_N2_HOLD_HF +479 0x3000 //TX_BF_RESET_THR_HF +480 0x7333 //TX_DOA_SMOOTH +481 0x0800 //TX_MU_BF +482 0x0800 //TX_BF_MU_LF_B2 +483 0x0040 //TX_BF_FC_END_BIN_B2 +484 0x0020 //TX_BF_FC_END_BIN +485 0x0000 //TX_HF_RESRV_25 +486 0x0000 //TX_HF_RESRV_26 +487 0x0007 //TX_N_DOA_SEED +488 0x0001 //TX_FINE_DOA_SEARCH_FLG +489 0x0000 //TX_HF_RESRV_27 +490 0x038E //TX_DLT_SRC_DOA_RNG +491 0x0200 //TX_BF_MU_LF +492 0x0000 //TX_DFLT_SRC_LOC_0 +493 0x7FFF //TX_DFLT_SRC_LOC_1 +494 0x0000 //TX_DFLT_SRC_LOC_2 +495 0x038E //TX_DOA_TRACK_VADTH +496 0x0000 //TX_DOA_TRACK_NEW +497 0x0230 //TX_NOR_OFF_THR +498 0x0CCD //TX_MORE_ON_700HZ_THR +499 0x2000 //TX_MU_BF_ADPT_NS +500 0x0000 //TX_ADAPT_LEN +501 0x6666 //TX_MORE_SNS +502 0x0000 //TX_NOR_OFF_TH1 +503 0x0000 //TX_WIDE_MASK_TH +504 0xD333 //TX_SUBSNRATIOHIGH4MEANBCK_THR +505 0x6000 //TX_C_POST_FLT_CUT +506 0x2000 //TX_RADIODTLV +507 0x0320 //TX_POWER_LINEIN_TH +508 0x0014 //TX_FE_VADCOUNT_TH_FC +509 0x0000 //TX_ECHO_SUPP_FC +510 0x0C80 //TX_ECHO_TH +511 0x6666 //TX_MIC_TO_BFGAIN +512 0x0000 //TX_MICTOBFGAIN0 +513 0x0000 //TX_FASTMUE_TH +514 0x0000 //TX_DEREVERB_LF_MU +515 0x0000 //TX_DEREVERB_HF_MU +516 0x0000 //TX_DEREVERB_DELAY +517 0x0000 //TX_DEREVERB_COEF_LEN +518 0x0000 //TX_DEREVERB_DNR +519 0x0000 //TX_DEREVERB_ALPHA +520 0x0000 //TX_DEREVERB_BETA +521 0x0000 //TX_GSC_RTOL_TH +522 0x0000 //TX_GSC_RTOH_TH +523 0x0000 //TX_WIDE2_MEANHTH +524 0x0000 //TX_DR_RESRV_5 +525 0x0000 //TX_DR_RESRV_6 +526 0x0000 //TX_DR_RESRV_7 +527 0x0000 //TX_DR_RESRV_8 +528 0x1333 //TX_WIND_MARK_TH +529 0x399A //TX_CORR_THR +530 0x0004 //TX_SNR_THR +531 0x0010 //TX_ENGY_THR +532 0x1770 //TX_CORR_HIGH_TH +533 0x6000 //TX_ENGY_THR_2 +534 0x3400 //TX_MEAN_RTO_THR +535 0x0028 //TX_WNS_ENOISE_MIC0_TH +536 0x3000 //TX_RATIOMICL_TH +537 0x64CD //TX_CALIG_HS +538 0x0000 //TX_LVL_CTRL +539 0x0014 //TX_WIND_SUPRTO +540 0x000A //TX_WNS_MIN_G +541 0x0000 //TX_WNS_B_POST_FLT +542 0x2800 //TX_RATIOMICH_TH +543 0xD120 //TX_WIND_INBEAM_L_TH +544 0x0FA0 //TX_WIND_INBEAM_H_TH +545 0x2000 //TX_WNS_RESRV_0 +546 0x59D8 //TX_WNS_RESRV_1 +547 0x0000 //TX_WNS_RESRV_2 +548 0x0000 //TX_WNS_RESRV_3 +549 0x0000 //TX_WNS_RESRV_4 +550 0x0000 //TX_WNS_RESRV_5 +551 0x0000 //TX_WNS_RESRV_6 +552 0x0000 //TX_BVE_NOISE_FLOOR_0 +553 0x0070 //TX_BVE_NOISE_FLOOR_1 +554 0x0070 //TX_BVE_NOISE_FLOOR_2 +555 0x0010 //TX_BVE_NOISE_FLOOR_3 +556 0x0070 //TX_BVE_NOISE_FLOOR_4 +557 0x00B0 //TX_BVE_NOISE_FLOOR_5 +558 0x0E66 //TX_BVE_NOISE_FLOOR_6 +559 0x0050 //TX_BVE_NOISE_FLOOR_7 +560 0x770A //TX_BVE_NOISE_FLOOR_8 +561 0x0000 //TX_BVE_NOISE_FLOOR_9 +562 0x0000 //TX_BVE_IN_N +563 0x0000 //TX_BVE_OUT_N +564 0x0000 //TX_BVE_MICALPHA_DOWN +565 0x0000 //TX_PB_RESRV_1 +566 0x001C //TX_FDEQ_SUBNUM +567 0x4848 //TX_FDEQ_GAIN_0 +568 0x4848 //TX_FDEQ_GAIN_1 +569 0x4848 //TX_FDEQ_GAIN_2 +570 0x4848 //TX_FDEQ_GAIN_3 +571 0x4848 //TX_FDEQ_GAIN_4 +572 0x4848 //TX_FDEQ_GAIN_5 +573 0x4242 //TX_FDEQ_GAIN_6 +574 0x423C //TX_FDEQ_GAIN_7 +575 0x3C3C //TX_FDEQ_GAIN_8 +576 0x3434 //TX_FDEQ_GAIN_9 +577 0x4848 //TX_FDEQ_GAIN_10 +578 0x4848 //TX_FDEQ_GAIN_11 +579 0x4848 //TX_FDEQ_GAIN_12 +580 0x4848 //TX_FDEQ_GAIN_13 +581 0x4848 //TX_FDEQ_GAIN_14 +582 0x4848 //TX_FDEQ_GAIN_15 +583 0x4848 //TX_FDEQ_GAIN_16 +584 0x4848 //TX_FDEQ_GAIN_17 +585 0x4848 //TX_FDEQ_GAIN_18 +586 0x4848 //TX_FDEQ_GAIN_19 +587 0x4848 //TX_FDEQ_GAIN_20 +588 0x4848 //TX_FDEQ_GAIN_21 +589 0x4848 //TX_FDEQ_GAIN_22 +590 0x4848 //TX_FDEQ_GAIN_23 +591 0x0202 //TX_FDEQ_BIN_0 +592 0x0203 //TX_FDEQ_BIN_1 +593 0x0303 //TX_FDEQ_BIN_2 +594 0x0304 //TX_FDEQ_BIN_3 +595 0x0405 //TX_FDEQ_BIN_4 +596 0x0506 //TX_FDEQ_BIN_5 +597 0x0708 //TX_FDEQ_BIN_6 +598 0x090A //TX_FDEQ_BIN_7 +599 0x0B0C //TX_FDEQ_BIN_8 +600 0x0D0E //TX_FDEQ_BIN_9 +601 0x0E0F //TX_FDEQ_BIN_10 +602 0x0F10 //TX_FDEQ_BIN_11 +603 0x1011 //TX_FDEQ_BIN_12 +604 0x1104 //TX_FDEQ_BIN_13 +605 0x0000 //TX_FDEQ_BIN_14 +606 0x0000 //TX_FDEQ_BIN_15 +607 0x0000 //TX_FDEQ_BIN_16 +608 0x0000 //TX_FDEQ_BIN_17 +609 0x0000 //TX_FDEQ_BIN_18 +610 0x0000 //TX_FDEQ_BIN_19 +611 0x0000 //TX_FDEQ_BIN_20 +612 0x0000 //TX_FDEQ_BIN_21 +613 0x0000 //TX_FDEQ_BIN_22 +614 0x0000 //TX_FDEQ_BIN_23 +615 0x0000 //TX_FDEQ_PADDING +616 0x0020 //TX_PREEQ_SUBNUM_MIC0 +617 0x4848 //TX_PREEQ_GAIN_MIC0_0 +618 0x4848 //TX_PREEQ_GAIN_MIC0_1 +619 0x4848 //TX_PREEQ_GAIN_MIC0_2 +620 0x4848 //TX_PREEQ_GAIN_MIC0_3 +621 0x4848 //TX_PREEQ_GAIN_MIC0_4 +622 0x4848 //TX_PREEQ_GAIN_MIC0_5 +623 0x4848 //TX_PREEQ_GAIN_MIC0_6 +624 0x4848 //TX_PREEQ_GAIN_MIC0_7 +625 0x4848 //TX_PREEQ_GAIN_MIC0_8 +626 0x4848 //TX_PREEQ_GAIN_MIC0_9 +627 0x4848 //TX_PREEQ_GAIN_MIC0_10 +628 0x4848 //TX_PREEQ_GAIN_MIC0_11 +629 0x4848 //TX_PREEQ_GAIN_MIC0_12 +630 0x4848 //TX_PREEQ_GAIN_MIC0_13 +631 0x4848 //TX_PREEQ_GAIN_MIC0_14 +632 0x4848 //TX_PREEQ_GAIN_MIC0_15 +633 0x4848 //TX_PREEQ_GAIN_MIC0_16 +634 0x4848 //TX_PREEQ_GAIN_MIC0_17 +635 0x4848 //TX_PREEQ_GAIN_MIC0_18 +636 0x4848 //TX_PREEQ_GAIN_MIC0_19 +637 0x4848 //TX_PREEQ_GAIN_MIC0_20 +638 0x4848 //TX_PREEQ_GAIN_MIC0_21 +639 0x4848 //TX_PREEQ_GAIN_MIC0_22 +640 0x4848 //TX_PREEQ_GAIN_MIC0_23 +641 0x0608 //TX_PREEQ_BIN_MIC0_0 +642 0x0808 //TX_PREEQ_BIN_MIC0_1 +643 0x0808 //TX_PREEQ_BIN_MIC0_2 +644 0x0808 //TX_PREEQ_BIN_MIC0_3 +645 0x0808 //TX_PREEQ_BIN_MIC0_4 +646 0x0808 //TX_PREEQ_BIN_MIC0_5 +647 0x0808 //TX_PREEQ_BIN_MIC0_6 +648 0x0808 //TX_PREEQ_BIN_MIC0_7 +649 0x0808 //TX_PREEQ_BIN_MIC0_8 +650 0x0808 //TX_PREEQ_BIN_MIC0_9 +651 0x0808 //TX_PREEQ_BIN_MIC0_10 +652 0x0808 //TX_PREEQ_BIN_MIC0_11 +653 0x0808 //TX_PREEQ_BIN_MIC0_12 +654 0x0808 //TX_PREEQ_BIN_MIC0_13 +655 0x0808 //TX_PREEQ_BIN_MIC0_14 +656 0x0200 //TX_PREEQ_BIN_MIC0_15 +657 0x0000 //TX_PREEQ_BIN_MIC0_16 +658 0x0000 //TX_PREEQ_BIN_MIC0_17 +659 0x0000 //TX_PREEQ_BIN_MIC0_18 +660 0x0000 //TX_PREEQ_BIN_MIC0_19 +661 0x0000 //TX_PREEQ_BIN_MIC0_20 +662 0x0000 //TX_PREEQ_BIN_MIC0_21 +663 0x0000 //TX_PREEQ_BIN_MIC0_22 +664 0x0000 //TX_PREEQ_BIN_MIC0_23 +665 0x0020 //TX_PREEQ_SUBNUM_MIC1 +666 0x4848 //TX_PREEQ_GAIN_MIC1_0 +667 0x4848 //TX_PREEQ_GAIN_MIC1_1 +668 0x4848 //TX_PREEQ_GAIN_MIC1_2 +669 0x4848 //TX_PREEQ_GAIN_MIC1_3 +670 0x4848 //TX_PREEQ_GAIN_MIC1_4 +671 0x4848 //TX_PREEQ_GAIN_MIC1_5 +672 0x4848 //TX_PREEQ_GAIN_MIC1_6 +673 0x4848 //TX_PREEQ_GAIN_MIC1_7 +674 0x4848 //TX_PREEQ_GAIN_MIC1_8 +675 0x4848 //TX_PREEQ_GAIN_MIC1_9 +676 0x4848 //TX_PREEQ_GAIN_MIC1_10 +677 0x4848 //TX_PREEQ_GAIN_MIC1_11 +678 0x4848 //TX_PREEQ_GAIN_MIC1_12 +679 0x4848 //TX_PREEQ_GAIN_MIC1_13 +680 0x4848 //TX_PREEQ_GAIN_MIC1_14 +681 0x4848 //TX_PREEQ_GAIN_MIC1_15 +682 0x4848 //TX_PREEQ_GAIN_MIC1_16 +683 0x4848 //TX_PREEQ_GAIN_MIC1_17 +684 0x4848 //TX_PREEQ_GAIN_MIC1_18 +685 0x4848 //TX_PREEQ_GAIN_MIC1_19 +686 0x4848 //TX_PREEQ_GAIN_MIC1_20 +687 0x4848 //TX_PREEQ_GAIN_MIC1_21 +688 0x4848 //TX_PREEQ_GAIN_MIC1_22 +689 0x4848 //TX_PREEQ_GAIN_MIC1_23 +690 0x0608 //TX_PREEQ_BIN_MIC1_0 +691 0x0808 //TX_PREEQ_BIN_MIC1_1 +692 0x0808 //TX_PREEQ_BIN_MIC1_2 +693 0x0808 //TX_PREEQ_BIN_MIC1_3 +694 0x0808 //TX_PREEQ_BIN_MIC1_4 +695 0x0808 //TX_PREEQ_BIN_MIC1_5 +696 0x0808 //TX_PREEQ_BIN_MIC1_6 +697 0x0808 //TX_PREEQ_BIN_MIC1_7 +698 0x0808 //TX_PREEQ_BIN_MIC1_8 +699 0x0808 //TX_PREEQ_BIN_MIC1_9 +700 0x0808 //TX_PREEQ_BIN_MIC1_10 +701 0x0808 //TX_PREEQ_BIN_MIC1_11 +702 0x0808 //TX_PREEQ_BIN_MIC1_12 +703 0x0808 //TX_PREEQ_BIN_MIC1_13 +704 0x0808 //TX_PREEQ_BIN_MIC1_14 +705 0x0200 //TX_PREEQ_BIN_MIC1_15 +706 0x0000 //TX_PREEQ_BIN_MIC1_16 +707 0x0000 //TX_PREEQ_BIN_MIC1_17 +708 0x0000 //TX_PREEQ_BIN_MIC1_18 +709 0x0000 //TX_PREEQ_BIN_MIC1_19 +710 0x0000 //TX_PREEQ_BIN_MIC1_20 +711 0x0000 //TX_PREEQ_BIN_MIC1_21 +712 0x0000 //TX_PREEQ_BIN_MIC1_22 +713 0x0000 //TX_PREEQ_BIN_MIC1_23 +714 0x0020 //TX_PREEQ_SUBNUM_MIC2 +715 0x4848 //TX_PREEQ_GAIN_MIC2_0 +716 0x4848 //TX_PREEQ_GAIN_MIC2_1 +717 0x4848 //TX_PREEQ_GAIN_MIC2_2 +718 0x4848 //TX_PREEQ_GAIN_MIC2_3 +719 0x4848 //TX_PREEQ_GAIN_MIC2_4 +720 0x4848 //TX_PREEQ_GAIN_MIC2_5 +721 0x4848 //TX_PREEQ_GAIN_MIC2_6 +722 0x4848 //TX_PREEQ_GAIN_MIC2_7 +723 0x4848 //TX_PREEQ_GAIN_MIC2_8 +724 0x4848 //TX_PREEQ_GAIN_MIC2_9 +725 0x4848 //TX_PREEQ_GAIN_MIC2_10 +726 0x4848 //TX_PREEQ_GAIN_MIC2_11 +727 0x4848 //TX_PREEQ_GAIN_MIC2_12 +728 0x4848 //TX_PREEQ_GAIN_MIC2_13 +729 0x4848 //TX_PREEQ_GAIN_MIC2_14 +730 0x4848 //TX_PREEQ_GAIN_MIC2_15 +731 0x4848 //TX_PREEQ_GAIN_MIC2_16 +732 0x4848 //TX_PREEQ_GAIN_MIC2_17 +733 0x4848 //TX_PREEQ_GAIN_MIC2_18 +734 0x4848 //TX_PREEQ_GAIN_MIC2_19 +735 0x4848 //TX_PREEQ_GAIN_MIC2_20 +736 0x4848 //TX_PREEQ_GAIN_MIC2_21 +737 0x4848 //TX_PREEQ_GAIN_MIC2_22 +738 0x4848 //TX_PREEQ_GAIN_MIC2_23 +739 0x0608 //TX_PREEQ_BIN_MIC2_0 +740 0x0808 //TX_PREEQ_BIN_MIC2_1 +741 0x0808 //TX_PREEQ_BIN_MIC2_2 +742 0x0808 //TX_PREEQ_BIN_MIC2_3 +743 0x0808 //TX_PREEQ_BIN_MIC2_4 +744 0x0808 //TX_PREEQ_BIN_MIC2_5 +745 0x0808 //TX_PREEQ_BIN_MIC2_6 +746 0x0808 //TX_PREEQ_BIN_MIC2_7 +747 0x0808 //TX_PREEQ_BIN_MIC2_8 +748 0x0808 //TX_PREEQ_BIN_MIC2_9 +749 0x0808 //TX_PREEQ_BIN_MIC2_10 +750 0x0808 //TX_PREEQ_BIN_MIC2_11 +751 0x0808 //TX_PREEQ_BIN_MIC2_12 +752 0x0808 //TX_PREEQ_BIN_MIC2_13 +753 0x0808 //TX_PREEQ_BIN_MIC2_14 +754 0x0200 //TX_PREEQ_BIN_MIC2_15 +755 0x0000 //TX_PREEQ_BIN_MIC2_16 +756 0x0000 //TX_PREEQ_BIN_MIC2_17 +757 0x0000 //TX_PREEQ_BIN_MIC2_18 +758 0x0000 //TX_PREEQ_BIN_MIC2_19 +759 0x0000 //TX_PREEQ_BIN_MIC2_20 +760 0x0000 //TX_PREEQ_BIN_MIC2_21 +761 0x0000 //TX_PREEQ_BIN_MIC2_22 +762 0x0000 //TX_PREEQ_BIN_MIC2_23 +763 0x0006 //TX_MASKING_ABILITY +764 0x0800 //TX_NND_WEIGHT +765 0x0062 //TX_MIC_CALIBRATION_0 +766 0x0062 //TX_MIC_CALIBRATION_1 +767 0x0062 //TX_MIC_CALIBRATION_2 +768 0x0062 //TX_MIC_CALIBRATION_3 +769 0x0046 //TX_MIC_PWR_BIAS_0 +770 0x0046 //TX_MIC_PWR_BIAS_1 +771 0x0046 //TX_MIC_PWR_BIAS_2 +772 0x0046 //TX_MIC_PWR_BIAS_3 +773 0x000C //TX_GAIN_LIMIT_0 +774 0x000C //TX_GAIN_LIMIT_1 +775 0x000C //TX_GAIN_LIMIT_2 +776 0x000C //TX_GAIN_LIMIT_3 +777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN +778 0x7FDE //TX_BVE_VAD0_ALPHAUP +779 0x7F3A //TX_BVE_VAD0_ALPHADOWN +780 0x2000 //TX_BVE_GAINWEIGHT_NOFEVADLI +781 0x7F5B //TX_BVE_FEVADLI_ALPHA +782 0x7F19 //TX_BVE_NOVAD0_ALPHAUP +783 0x1000 //TX_TDDRC_ALPHA_UP_01 +784 0x1000 //TX_TDDRC_ALPHA_UP_02 +785 0x1000 //TX_TDDRC_ALPHA_UP_03 +786 0x1000 //TX_TDDRC_ALPHA_UP_04 +787 0x7EB8 //TX_TDDRC_ALPHA_DWN_01 +788 0x7EB8 //TX_TDDRC_ALPHA_DWN_02 +789 0x7EB8 //TX_TDDRC_ALPHA_DWN_03 +790 0x7EB8 //TX_TDDRC_ALPHA_DWN_04 +791 0x7FFF //TX_TDDRC_TD_DRC_LIMIT +792 0x0800 //TX_TDDRC_POST_LIMIT_GAIN +793 0x0000 //TX_TDDRC_RESRV_0 +794 0x0000 //TX_TDDRC_RESRV_1 +795 0x0018 //TX_FDDRC_BAND_MARGIN_0 +796 0x0030 //TX_FDDRC_BAND_MARGIN_1 +797 0x0050 //TX_FDDRC_BAND_MARGIN_2 +798 0x0080 //TX_FDDRC_BAND_MARGIN_3 +799 0x0007 //TX_FDDRC_BLOCK_EXP +800 0x5000 //TX_FDDRC_THRD_2_0 +801 0x5000 //TX_FDDRC_THRD_2_1 +802 0x5000 //TX_FDDRC_THRD_2_2 +803 0x5000 //TX_FDDRC_THRD_2_3 +804 0x6400 //TX_FDDRC_THRD_3_0 +805 0x6400 //TX_FDDRC_THRD_3_1 +806 0x6400 //TX_FDDRC_THRD_3_2 +807 0x6400 //TX_FDDRC_THRD_3_3 +808 0x2000 //TX_FDDRC_SLANT_0_0 +809 0x2000 //TX_FDDRC_SLANT_0_1 +810 0x2000 //TX_FDDRC_SLANT_0_2 +811 0x2000 //TX_FDDRC_SLANT_0_3 +812 0x5333 //TX_FDDRC_SLANT_1_0 +813 0x5333 //TX_FDDRC_SLANT_1_1 +814 0x5333 //TX_FDDRC_SLANT_1_2 +815 0x5333 //TX_FDDRC_SLANT_1_3 +816 0x0000 //TX_DEADMIC_SILENCE_TH +817 0x0000 //TX_MIC_DEGRADE_TH +818 0x0000 //TX_DEADMIC_CNT +819 0x0000 //TX_MIC_DEGRADE_CNT +820 0x0000 //TX_FDDRC_RESRV_4 +821 0x0000 //TX_FDDRC_RESRV_5 +822 0x0000 //TX_FDDRC_RESRV_6 +823 0x7FFF //TX_KS_NOISEPASTE_FACTOR +824 0x0001 //TX_KS_CONFIG +825 0x7FFF //TX_KS_GAIN_MIN +826 0x0000 //TX_KS_RESRV_0 +827 0x0000 //TX_KS_RESRV_1 +828 0x0000 //TX_KS_RESRV_2 +829 0x7C00 //TX_LAMBDA_PKA_FP +830 0x2000 //TX_TPKA_FP +831 0x0080 //TX_MIN_G_FP +832 0x2000 //TX_MAX_G_FP +833 0x0000 //TX_FFP_FP_K_METAL +834 0x4000 //TX_A_POST_FLT_FP +835 0x0F5C //TX_RTO_OUTBEAM_TH +836 0x4CCD //TX_TPKA_FP_THD +837 0x0000 //TX_MAX_G_FP_BLK +838 0x0000 //TX_FFP_FADEIN +839 0x0000 //TX_FFP_FADEOUT +840 0x0000 //TX_WHISPERCTH +841 0x0000 //TX_WHISPERHOLDT +842 0x0000 //TX_WHISP_ENTHH +843 0x0000 //TX_WHISP_ENTHL +844 0x0000 //TX_WHISP_RTOTH +845 0x0000 //TX_WHISP_RTOTH2 +846 0x0000 //TX_MUTE_PERIOD +847 0x0000 //TX_FADE_IN_PERIOD +848 0x0100 //TX_FFP_RESRV_2 +849 0x0020 //TX_FFP_RESRV_3 +850 0x0000 //TX_FFP_RESRV_4 +851 0x0000 //TX_FFP_RESRV_5 +852 0x0000 //TX_FFP_RESRV_6 +853 0x0000 //TX_FILTINDX +854 0x0000 //TX_TDDRC_THRD_0 +855 0x0000 //TX_TDDRC_THRD_1 +856 0x2000 //TX_TDDRC_THRD_2 +857 0x2000 //TX_TDDRC_THRD_3 +858 0x3000 //TX_TDDRC_SLANT_0 +859 0x6E00 //TX_TDDRC_SLANT_1 +860 0x1000 //TX_TDDRC_ALPHA_UP_00 +861 0x7EB8 //TX_TDDRC_ALPHA_DWN_00 +862 0x0000 //TX_TDDRC_HMNC_FLAG +863 0x199A //TX_TDDRC_HMNC_GAIN +864 0x0000 //TX_TDDRC_SMT_FLAG +865 0x0CCD //TX_TDDRC_SMT_W +866 0x07F2 //TX_TDDRC_DRC_GAIN +867 0x7FFF //TX_TDDRC_LMT_THRD +868 0x0000 //TX_TDDRC_LMT_ALPHA +869 0x0000 //TX_TFMASKLTH +870 0x0000 //TX_TFMASKLTHL +871 0x0CCD //TX_TFMASKHTH +872 0x0CCD //TX_TFMASKLTH_BINVAD +873 0xF333 //TX_TFMASKLTH_NS_EST +874 0x2CCD //TX_TFMASKLTH_DOA +875 0xECCD //TX_TFMASKTH_BLESSCUT +876 0x1000 //TX_B_LESSCUT_RTO_MASK +877 0x3800 //TX_SB_RHO_MEAN_TH_ABN +878 0x2000 //TX_B_POST_FLT_MASK +879 0x0000 //TX_B_POST_FLT_MASK1 +880 0x5333 //TX_GAIN_WIND_MASK +881 0x7FFF //TX_TFMASK_BFSTRICT_MUSIC +882 0x0000 //TX_TFMASK_BFSTRICT_NOMUSIC +883 0x7333 //TX_FASTNS_OUTIN_TH +884 0x0CCD //TX_FASTNS_TFMASK_TH +885 0x0CCD //TX_FASTNS_TFMASKBIN_TH1 +886 0x0CCD //TX_FASTNS_TFMASKBIN_TH2 +887 0x0CCD //TX_FASTNS_TFMASKBIN_TH3 +888 0x00C8 //TX_FASTNS_ARSPC_TH +889 0xC000 //TX_FASTNS_MASK5_TH +890 0x4848 //TX_POSTSSA_MIN_G_VR_MASK +891 0x7FFF //TX_A_LESSCUT_RTO_MASK +892 0x1770 //TX_FASTNS_NOISETH +893 0xC000 //TX_FASTNS_SSA_THLFL +894 0xC000 //TX_FASTNS_SSA_THHFL +895 0xCCCC //TX_FASTNS_SSA_THLFH +896 0xD999 //TX_FASTNS_SSA_THHFH +897 0x0000 //TX_SENDFUNC_REG_MICMUTE +898 0x0000 //TX_SENDFUNC_REG_MICMUTE1 +899 0x0000 //TX_MICMUTE_RATIO_THR +900 0x0000 //TX_MICMUTE_AMP_THR +901 0x0000 //TX_MICMUTE_HPF_IND +902 0x0000 //TX_MICMUTE_LOG_EYR_TH +903 0x0000 //TX_MICMUTE_CVG_TIME +904 0x0000 //TX_MICMUTE_RELEASE_TIME +905 0x0000 //TX_MIC_VOLUME_MIC0MUTE +906 0x0000 //TX_MICMUTE_EPD_OFFSET_0 +907 0x0000 //TX_MICMUTE_FRQ_AEC_L +908 0x0000 //TX_MICMUTE_EAD_THR +909 0x0000 //TX_MICMUTE_LAMBDA_CB_NLE +910 0x0000 //TX_MICMUTE_LAMBDA_RE_EST +911 0x0000 //TX_DTD_THR1_MICMUTE_0 +912 0x0000 //TX_DTD_THR1_MICMUTE_1 +913 0x0000 //TX_DTD_THR1_MICMUTE_2 +914 0x0000 //TX_DTD_THR1_MICMUTE_3 +915 0x0000 //TX_DTD_THR2_MICMUTE_0 +916 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_0 +917 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_1 +918 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_2 +919 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_3 +920 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_4 +921 0x0000 //TX_MICMUTE_C_POST_FLT +922 0x0000 //TX_MICMUTE_DT_CUT_K +923 0x0000 //TX_MICMUTE_DT_CUT_THR +924 0x0000 //TX_MICMUTE_DT_CUT_K2 +925 0x0000 //TX_MICMUTE_DT_CUT_THR2 +926 0x0000 //TX_MICMUTE_DT2_HOLD_N +927 0x0000 //TX_MICMUTE_RATIODTH_THCUT +928 0x0000 //TX_MICMUTE_B_POST_FLT_ECHOL +929 0x0000 //TX_MICMUTE_B_POST_FLT_ECHOH +930 0x0000 //TX_MICMUTE_C_POST_FLT_MASK +931 0x0000 //TX_MICMUTE_RATIODTL_CUT_TH +932 0x0000 //TX_MICMUTE_DT_CUT_K1 +933 0x0000 //TX_MICMUTE_N2_SN_EST +934 0x0000 //TX_MICMUTE_THR_SN_EST_0 +935 0x0000 //TX_MICMUTE_MIN_G_CTRL_0 +936 0x0000 //TX_MICMUTE_A_POST_FILT_S_0 +937 0x0000 //TX_MICMUTE_B_POST_FILT_0 +938 0x0000 //TX_MIC1RUB_AMP_THR +939 0x0000 //TX_MIC1MUTE_RATIO_THR +940 0x0000 //TX_MIC1MUTE_AMP_THR +941 0x0000 //TX_MIC1MUTE_CVG_TIME +942 0x0000 //TX_MIC1MUTE_RELEASE_TIME +943 0x0000 //TX_AMS_RESRV_01 +944 0x0000 //TX_AMS_RESRV_02 +945 0x0000 //TX_AMS_RESRV_03 +946 0x0000 //TX_AMS_RESRV_04 +947 0x0000 //TX_AMS_RESRV_05 +948 0x0000 //TX_AMS_RESRV_06 +949 0x0000 //TX_AMS_RESRV_07 +950 0x0000 //TX_AMS_RESRV_08 +951 0x0000 //TX_AMS_RESRV_09 +952 0x0000 //TX_AMS_RESRV_10 +953 0x0000 //TX_AMS_RESRV_11 +954 0x0000 //TX_AMS_RESRV_12 +955 0x0000 //TX_AMS_RESRV_13 +956 0x0000 //TX_AMS_RESRV_14 +957 0x0000 //TX_AMS_RESRV_15 +958 0x0000 //TX_AMS_RESRV_16 +959 0x0000 //TX_AMS_RESRV_17 +960 0x0000 //TX_AMS_RESRV_18 +961 0x0000 //TX_AMS_RESRV_19 +#RX +0 0xA06C //RX_RECVFUNC_MODE_0 +1 0x0000 //RX_RECVFUNC_MODE_1 +2 0x0000 //RX_SAMPLINGFREQ_SIG +3 0x0000 //RX_SAMPLINGFREQ_PROC +4 0x000A //RX_FRAME_SZ +5 0x0000 //RX_DELAY_OPT +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +10 0x0800 //RX_PGA +11 0x7FFF //RX_A_HP +12 0x0000 //RX_B_PE +13 0x3800 //RX_THR_PITCH_DET_0 +14 0x3000 //RX_THR_PITCH_DET_1 +15 0x2800 //RX_THR_PITCH_DET_2 +16 0x0008 //RX_PITCH_BFR_LEN +17 0x0003 //RX_SBD_PITCH_DET +18 0x0100 //RX_PP_RESRV_0 +19 0x0020 //RX_PP_RESRV_1 +20 0x0600 //RX_N_SN_EST +21 0x000C //RX_N2_SN_EST +22 0x0006 //RX_NS_LVL_CTRL +23 0xF800 //RX_THR_SN_EST +24 0x7CCD //RX_LAMBDA_PFILT +25 0x000A //RX_FENS_RESRV_0 +26 0x0190 //RX_FENS_RESRV_1 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +30 0x0002 //RX_EXTRA_NS_L +31 0x0800 //RX_EXTRA_NS_A +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +35 0x199A //RX_A_POST_FLT +36 0x0000 //RX_LMT_THRD +37 0x4000 //RX_LMT_ALPHA +38 0x0014 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4444 //RX_FDEQ_GAIN_6 +46 0x4040 //RX_FDEQ_GAIN_7 +47 0x4040 //RX_FDEQ_GAIN_8 +48 0x4040 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +111 0x0000 //RX_FILTINDX +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7EB8 //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x017F //RX_TDDRC_DRC_GAIN +125 0x7C00 //RX_LAMBDA_PKA_FP +126 0x2000 //RX_TPKA_FP +127 0x2000 //RX_MIN_G_FP +128 0x0080 //RX_MAX_G_FP +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +131 0x0000 //RX_MAXLEVEL_CNG +132 0x3000 //RX_BWE_UV_TH +133 0x3000 //RX_BWE_UV_TH2 +134 0x1800 //RX_BWE_UV_TH3 +135 0x1000 //RX_BWE_V_TH +136 0x04CD //RX_BWE_GAIN1_V_TH1 +137 0x0F33 //RX_BWE_GAIN1_V_TH2 +138 0x7333 //RX_BWE_UV_EQ +139 0x199A //RX_BWE_V_EQ +140 0x7333 //RX_BWE_TONE_TH +141 0x0004 //RX_BWE_UV_HOLD_T +142 0x6CCD //RX_BWE_GAIN2_ALPHA +143 0x799A //RX_BWE_GAIN3_ALPHA +144 0x001E //RX_BWE_CUTOFF +145 0x3000 //RX_BWE_GAINFILL +146 0x3200 //RX_BWE_MAXTH_TONE +147 0x2000 //RX_BWE_EQ_0 +148 0x2000 //RX_BWE_EQ_1 +149 0x2000 //RX_BWE_EQ_2 +150 0x2000 //RX_BWE_EQ_3 +151 0x2000 //RX_BWE_EQ_4 +152 0x2000 //RX_BWE_EQ_5 +153 0x2000 //RX_BWE_EQ_6 +154 0x0000 //RX_BWE_RESRV_0 +155 0x0000 //RX_BWE_RESRV_1 +156 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7EB8 //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x017F //RX_TDDRC_DRC_GAIN +38 0x0014 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4444 //RX_FDEQ_GAIN_6 +46 0x4040 //RX_FDEQ_GAIN_7 +47 0x4040 //RX_FDEQ_GAIN_8 +48 0x4040 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7EB8 //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x017F //RX_TDDRC_DRC_GAIN +38 0x0014 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4444 //RX_FDEQ_GAIN_6 +46 0x4040 //RX_FDEQ_GAIN_7 +47 0x4040 //RX_FDEQ_GAIN_8 +48 0x4040 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7EB8 //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x017F //RX_TDDRC_DRC_GAIN +38 0x0014 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4444 //RX_FDEQ_GAIN_6 +46 0x4040 //RX_FDEQ_GAIN_7 +47 0x4040 //RX_FDEQ_GAIN_8 +48 0x4040 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7EB8 //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x017F //RX_TDDRC_DRC_GAIN +38 0x0014 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4444 //RX_FDEQ_GAIN_6 +46 0x4040 //RX_FDEQ_GAIN_7 +47 0x4040 //RX_FDEQ_GAIN_8 +48 0x4040 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7EB8 //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x017F //RX_TDDRC_DRC_GAIN +38 0x0014 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4444 //RX_FDEQ_GAIN_6 +46 0x4040 //RX_FDEQ_GAIN_7 +47 0x4040 //RX_FDEQ_GAIN_8 +48 0x4040 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7EB8 //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x017F //RX_TDDRC_DRC_GAIN +38 0x0014 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4444 //RX_FDEQ_GAIN_6 +46 0x4040 //RX_FDEQ_GAIN_7 +47 0x4040 //RX_FDEQ_GAIN_8 +48 0x4040 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7EB8 //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x017F //RX_TDDRC_DRC_GAIN +38 0x0014 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4444 //RX_FDEQ_GAIN_6 +46 0x4040 //RX_FDEQ_GAIN_7 +47 0x4040 //RX_FDEQ_GAIN_8 +48 0x4040 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#RX 2 +157 0xA06C //RX_RECVFUNC_MODE_0 +158 0x0000 //RX_RECVFUNC_MODE_1 +159 0x0000 //RX_SAMPLINGFREQ_SIG +160 0x0000 //RX_SAMPLINGFREQ_PROC +161 0x000A //RX_FRAME_SZ +162 0x0000 //RX_DELAY_OPT +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +167 0x0800 //RX_PGA +168 0x7FFF //RX_A_HP +169 0x0000 //RX_B_PE +170 0x3800 //RX_THR_PITCH_DET_0 +171 0x3000 //RX_THR_PITCH_DET_1 +172 0x2800 //RX_THR_PITCH_DET_2 +173 0x0008 //RX_PITCH_BFR_LEN +174 0x0003 //RX_SBD_PITCH_DET +175 0x0100 //RX_PP_RESRV_0 +176 0x0020 //RX_PP_RESRV_1 +177 0x0600 //RX_N_SN_EST +178 0x000C //RX_N2_SN_EST +179 0x0006 //RX_NS_LVL_CTRL +180 0xF800 //RX_THR_SN_EST +181 0x7CCD //RX_LAMBDA_PFILT +182 0x000A //RX_FENS_RESRV_0 +183 0x0190 //RX_FENS_RESRV_1 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +187 0x0002 //RX_EXTRA_NS_L +188 0x0800 //RX_EXTRA_NS_A +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +192 0x199A //RX_A_POST_FLT +193 0x0000 //RX_LMT_THRD +194 0x4000 //RX_LMT_ALPHA +195 0x0014 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4444 //RX_FDEQ_GAIN_6 +203 0x4040 //RX_FDEQ_GAIN_7 +204 0x4040 //RX_FDEQ_GAIN_8 +205 0x4040 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +268 0x0000 //RX_FILTINDX +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7EB8 //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x017F //RX_TDDRC_DRC_GAIN +282 0x7C00 //RX_LAMBDA_PKA_FP +283 0x2000 //RX_TPKA_FP +284 0x2000 //RX_MIN_G_FP +285 0x0080 //RX_MAX_G_FP +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +288 0x0000 //RX_MAXLEVEL_CNG +289 0x3000 //RX_BWE_UV_TH +290 0x3000 //RX_BWE_UV_TH2 +291 0x1800 //RX_BWE_UV_TH3 +292 0x1000 //RX_BWE_V_TH +293 0x04CD //RX_BWE_GAIN1_V_TH1 +294 0x0F33 //RX_BWE_GAIN1_V_TH2 +295 0x7333 //RX_BWE_UV_EQ +296 0x199A //RX_BWE_V_EQ +297 0x7333 //RX_BWE_TONE_TH +298 0x0004 //RX_BWE_UV_HOLD_T +299 0x6CCD //RX_BWE_GAIN2_ALPHA +300 0x799A //RX_BWE_GAIN3_ALPHA +301 0x001E //RX_BWE_CUTOFF +302 0x3000 //RX_BWE_GAINFILL +303 0x3200 //RX_BWE_MAXTH_TONE +304 0x2000 //RX_BWE_EQ_0 +305 0x2000 //RX_BWE_EQ_1 +306 0x2000 //RX_BWE_EQ_2 +307 0x2000 //RX_BWE_EQ_3 +308 0x2000 //RX_BWE_EQ_4 +309 0x2000 //RX_BWE_EQ_5 +310 0x2000 //RX_BWE_EQ_6 +311 0x0000 //RX_BWE_RESRV_0 +312 0x0000 //RX_BWE_RESRV_1 +313 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7EB8 //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x017F //RX_TDDRC_DRC_GAIN +195 0x0014 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4444 //RX_FDEQ_GAIN_6 +203 0x4040 //RX_FDEQ_GAIN_7 +204 0x4040 //RX_FDEQ_GAIN_8 +205 0x4040 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7EB8 //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x017F //RX_TDDRC_DRC_GAIN +195 0x0014 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4444 //RX_FDEQ_GAIN_6 +203 0x4040 //RX_FDEQ_GAIN_7 +204 0x4040 //RX_FDEQ_GAIN_8 +205 0x4040 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7EB8 //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x017F //RX_TDDRC_DRC_GAIN +195 0x0014 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4444 //RX_FDEQ_GAIN_6 +203 0x4040 //RX_FDEQ_GAIN_7 +204 0x4040 //RX_FDEQ_GAIN_8 +205 0x4040 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7EB8 //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x017F //RX_TDDRC_DRC_GAIN +195 0x0014 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4444 //RX_FDEQ_GAIN_6 +203 0x4040 //RX_FDEQ_GAIN_7 +204 0x4040 //RX_FDEQ_GAIN_8 +205 0x4040 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7EB8 //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x017F //RX_TDDRC_DRC_GAIN +195 0x0014 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4444 //RX_FDEQ_GAIN_6 +203 0x4040 //RX_FDEQ_GAIN_7 +204 0x4040 //RX_FDEQ_GAIN_8 +205 0x4040 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7EB8 //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x017F //RX_TDDRC_DRC_GAIN +195 0x0014 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4444 //RX_FDEQ_GAIN_6 +203 0x4040 //RX_FDEQ_GAIN_7 +204 0x4040 //RX_FDEQ_GAIN_8 +205 0x4040 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7EB8 //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x017F //RX_TDDRC_DRC_GAIN +195 0x0014 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4444 //RX_FDEQ_GAIN_6 +203 0x4040 //RX_FDEQ_GAIN_7 +204 0x4040 //RX_FDEQ_GAIN_8 +205 0x4040 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 + +#CASE_NAME BLUETOOTH-BTWB_NREC-VOICE_GENERIC-WB +#PARAM_MODE FULL +#PARAM_TYPE TX+2RX +#TOTAL_CUSTOM_STEP 7+7 +#TX +0 0x0008 //TX_OPERATION_MODE_0 +1 0x0008 //TX_OPERATION_MODE_1 +2 0x0033 //TX_PATCH_REG +3 0x2A68 //TX_SENDFUNC_MODE_0 +4 0x0001 //TX_SENDFUNC_MODE_1 +5 0x0001 //TX_NUM_MIC +6 0x0001 //TX_SAMPLINGFREQ_SIG +7 0x0001 //TX_SAMPLINGFREQ_PROC +8 0x000A //TX_FRAME_SZ_SIG +9 0x000A //TX_FRAME_SZ +10 0x0000 //TX_DELAY_OPT +11 0x0028 //TX_MAX_TAIL_LENGTH +12 0x0001 //TX_NUM_LOUTCHN +13 0x0001 //TX_MAXNUM_AECREF +14 0x0000 //TX_DBG_FUNC_REG +15 0x0000 //TX_DBG_FUNC_REG1 +16 0x0000 //TX_SYS_RESRV_0 +17 0x0000 //TX_SYS_RESRV_1 +18 0x0000 //TX_SYS_RESRV_2 +19 0x0000 //TX_SYS_RESRV_3 +20 0x0000 //TX_DIST2REF0 +21 0x009B //TX_DIST2REF1 +22 0x0000 //TX_DIST2REF_02 +23 0x0000 //TX_DIST2REF_03 +24 0x0000 //TX_DIST2REF_04 +25 0x0000 //TX_DIST2REF_05 +26 0x0000 //TX_MMIC +27 0x0915 //TX_PGA_0 +28 0x0800 //TX_PGA_1 +29 0x0800 //TX_PGA_2 +30 0x0000 //TX_PGA_3 +31 0x0000 //TX_PGA_4 +32 0x0000 //TX_PGA_5 +33 0x0000 //TX_MIC_PAIRS +34 0x0000 //TX_MIC_PAIRS_HS +35 0x0002 //TX_MICS_FOR_BF +36 0x0000 //TX_MIC_PAIRS_FORL1 +37 0x0002 //TX_MICS_OF_PAIR0 +38 0x0002 //TX_MICS_OF_PAIR1 +39 0x0002 //TX_MICS_OF_PAIR2 +40 0x0002 //TX_MICS_OF_PAIR3 +41 0x0000 //TX_MIC_DATA_SRC0 +42 0x0001 //TX_MIC_DATA_SRC1 +43 0x0002 //TX_MIC_DATA_SRC2 +44 0x0000 //TX_MIC_DATA_SRC3 +45 0x0000 //TX_MIC_PAIR_CH_04 +46 0x0000 //TX_MIC_PAIR_CH_05 +47 0x0000 //TX_MIC_PAIR_CH_10 +48 0x0000 //TX_MIC_PAIR_CH_11 +49 0x0000 //TX_MIC_PAIR_CH_12 +50 0x0000 //TX_MIC_PAIR_CH_13 +51 0x0000 //TX_MIC_PAIR_CH_14 +52 0x05DC //TX_HD_BIN_MASK +53 0x0010 //TX_HD_SUBAND_MASK +54 0x19A1 //TX_HD_FRAME_AVG_MASK +55 0x0320 //TX_HD_MIN_FRQ +56 0x1000 //TX_HD_ALPHA_PSD +57 0x1100 //TX_T_PHPR1 +58 0x0000 //TX_T_PHPR2 +59 0x0000 //TX_T_PTPR +60 0x0000 //TX_T_PNPR +61 0x0000 //TX_T_PAPR1 +62 0xEE6C //TX_T_PSDVAT +63 0x0800 //TX_CNT +64 0x4000 //TX_ANTI_HOWL_GAIN +65 0x0001 //TX_MICFORBFMARK_0 +66 0x0001 //TX_MICFORBFMARK_1 +67 0x0001 //TX_MICFORBFMARK_2 +68 0x0001 //TX_MICFORBFMARK_3 +69 0x0001 //TX_MICFORBFMARK_4 +70 0x0001 //TX_MICFORBFMARK_5 +71 0x0000 //TX_DIST2REF_10 +72 0x3E00 //TX_DIST2REF_11 +73 0x0000 //TX_DIST2REF2 +74 0x0000 //TX_DIST2REF_13 +75 0x0000 //TX_DIST2REF_14 +76 0x0000 //TX_DIST2REF_15 +77 0x0000 //TX_DIST2REF_20 +78 0x0000 //TX_DIST2REF_21 +79 0x0000 //TX_DIST2REF_22 +80 0x0000 //TX_DIST2REF_23 +81 0x0000 //TX_DIST2REF_24 +82 0x0000 //TX_DIST2REF_25 +83 0x0000 //TX_DIST2REF_30 +84 0x0000 //TX_DIST2REF_31 +85 0x0000 //TX_DIST2REF_32 +86 0x0000 //TX_DIST2REF_33 +87 0x0000 //TX_DIST2REF_34 +88 0x0000 //TX_DIST2REF_35 +89 0x0000 //TX_MIC_LOC_00 +90 0x0000 //TX_MIC_LOC_01 +91 0x0000 //TX_MIC_LOC_02 +92 0x0000 //TX_MIC_LOC_03 +93 0x0000 //TX_MIC_LOC_04 +94 0x0000 //TX_MIC_LOC_05 +95 0x0000 //TX_MIC_LOC_10 +96 0x0000 //TX_MIC_LOC_11 +97 0x0000 //TX_MIC_LOC_12 +98 0x0000 //TX_MIC_LOC_13 +99 0x0000 //TX_MIC_LOC_14 +100 0x0000 //TX_MIC_LOC_15 +101 0x0000 //TX_MIC_LOC_20 +102 0x0000 //TX_MIC_LOC_21 +103 0x0000 //TX_MIC_LOC_22 +104 0x0000 //TX_MIC_LOC_23 +105 0x0000 //TX_MIC_LOC_24 +106 0x0000 //TX_MIC_LOC_25 +107 0x0200 //TX_MIC_REFBLK_VOLUME +108 0x0800 //TX_MIC_BLOCK_VOLUME +109 0x0000 //TX_INVERSE_MASK +110 0x0000 //TX_ADCS_MASK +111 0x04D0 //TX_ADCS_GAIN +112 0x4000 //TX_NFC_GAINFAC +113 0x0000 //TX_MAINMIC_BLKFACTOR +114 0x0000 //TX_REFMIC_BLKFACTOR +115 0x0000 //TX_BLMIC_BLKFACTOR +116 0x0000 //TX_BRMIC_BLKFACTOR +117 0x0031 //TX_MICBLK_START_BIN +118 0x0060 //TX_MICBLK_END_BIN +119 0x0015 //TX_MICBLK_FE_HOLD +120 0xFFF2 //TX_MICBLK_MR_EXP_TH +121 0xFFF2 //TX_MICBLK_LR_EXP_TH +122 0x0000 //TX_FENE_HOLD +123 0x4000 //TX_FE_ENER_TH_MTS +124 0x0004 //TX_FE_ENER_TH_EXP +125 0x6000 //TX_C_POST_FLT_MIC_MAINBLK +126 0x6000 //TX_C_POST_FLT_MIC_REFBLK +127 0x0010 //TX_MIC_BLOCK_N +128 0x7D83 //TX_A_HP +129 0x4000 //TX_B_PE +130 0x6800 //TX_THR_PITCH_DET_0 +131 0x6000 //TX_THR_PITCH_DET_1 +132 0x5800 //TX_THR_PITCH_DET_2 +133 0x0008 //TX_PITCH_BFR_LEN +134 0x0003 //TX_SBD_PITCH_DET +135 0x0050 //TX_TD_AEC_L +136 0x4000 //TX_MU0_UNP_TD_AEC +137 0x1000 //TX_MU0_PTD_TD_AEC +138 0x0000 //TX_PP_RESRV_0 +139 0x2A94 //TX_PP_RESRV_1 +140 0x55F0 //TX_PP_RESRV_2 +141 0x0000 //TX_PP_RESRV_3 +142 0x0000 //TX_PP_RESRV_4 +143 0x0000 //TX_PP_RESRV_5 +144 0x0000 //TX_PP_RESRV_6 +145 0x0000 //TX_PP_RESRV_7 +146 0x001E //TX_TAIL_LENGTH +147 0x0080 //TX_AEC_REF_GAIN_0 +148 0x0800 //TX_AEC_REF_GAIN_1 +149 0x0800 //TX_AEC_REF_GAIN_2 +150 0x7000 //TX_EAD_THR +151 0x0800 //TX_THR_RE_EST +152 0x0800 //TX_MIN_EQ_RE_EST_0 +153 0x0800 //TX_MIN_EQ_RE_EST_1 +154 0x0800 //TX_MIN_EQ_RE_EST_2 +155 0x0800 //TX_MIN_EQ_RE_EST_3 +156 0x0800 //TX_MIN_EQ_RE_EST_4 +157 0x0800 //TX_MIN_EQ_RE_EST_5 +158 0x0800 //TX_MIN_EQ_RE_EST_6 +159 0x0800 //TX_MIN_EQ_RE_EST_7 +160 0x0800 //TX_MIN_EQ_RE_EST_8 +161 0x0800 //TX_MIN_EQ_RE_EST_9 +162 0x0800 //TX_MIN_EQ_RE_EST_10 +163 0x0800 //TX_MIN_EQ_RE_EST_11 +164 0x0800 //TX_MIN_EQ_RE_EST_12 +165 0x4000 //TX_LAMBDA_RE_EST +166 0x2000 //TX_LAMBDA_CB_NLE +167 0x6000 //TX_C_POST_FLT +168 0x7000 //TX_GAIN_NP +169 0x00C8 //TX_SE_HOLD_N +170 0x00C8 //TX_DT_HOLD_N +171 0x03E8 //TX_DT2_HOLD_N +172 0x6666 //TX_AEC_RESRV_0 +173 0x0000 //TX_AEC_RESRV_1 +174 0x0014 //TX_AEC_RESRV_2 +175 0x0000 //TX_MIC_DELAY_LENGTH +176 0x0000 //TX_REF_DELAY_LENGTH +177 0x0000 //TX_ADD_LINEIN_GAINL +178 0x0000 //TX_ADD_LINEIN_GAINH +179 0x0000 //TX_MIN_EQ_RE_EST_14 +180 0x0000 //TX_DTD_THR1_8 +181 0x7FFF //TX_DTD_THR2_8 +182 0x0000 //TX_DTD_MIC_BLK2 +183 0x0008 //TX_FRQ_LIN_LEN +184 0x7FFF //TX_FRQ_AEC_LEN_RHO +185 0x6000 //TX_MU0_UNP_FRQ_AEC +186 0x4000 //TX_MU0_PTD_FRQ_AEC +187 0x000A //TX_MINENOISETH +188 0x0800 //TX_MU0_RE_EST +189 0x0001 //TX_AEC_NUM_CH +190 0x0000 //TX_BIGECHOATTENUATION_MAX +191 0x2000 //TX_A_POST_FLT_MICBLK +192 0x0000 //TX_BLKENERTH +193 0x0000 //TX_BLKENERHIGHTH +194 0x0000 //TX_NORMENERTH +195 0x0000 //TX_NORMENERHIGHTH +196 0x0000 //TX_NORMENERHIGHTHL +197 0x7800 //TX_DTD_THR1_0 +198 0x7000 //TX_DTD_THR1_1 +199 0x7FFF //TX_DTD_THR1_2 +200 0x7FFF //TX_DTD_THR1_3 +201 0x7FFF //TX_DTD_THR1_4 +202 0x7FFF //TX_DTD_THR1_5 +203 0x7FFF //TX_DTD_THR1_6 +204 0x7FFF //TX_DTD_THR2_0 +205 0x7FFF //TX_DTD_THR2_1 +206 0x7FFF //TX_DTD_THR2_2 +207 0x7FFF //TX_DTD_THR2_3 +208 0x7FFF //TX_DTD_THR2_4 +209 0x7FFF //TX_DTD_THR2_5 +210 0x7FFF //TX_DTD_THR2_6 +211 0x1000 //TX_DTD_THR3 +212 0x0000 //TX_SPK_CUT_K +213 0x0BB8 //TX_DT_CUT_K +214 0x0CCD //TX_DT_CUT_THR +215 0x04EB //TX_COMFORT_G +216 0x01F4 //TX_POWER_YOUT_TH +217 0x4000 //TX_FDPFGAINECHO +218 0x0000 //TX_DTD_HD_THR +219 0x0000 //TX_SPK_CUT_K_S +220 0x0000 //TX_DTD_MIC_BLK +221 0x0400 //TX_ADPT_STRICT_L +222 0x0200 //TX_ADPT_STRICT_H +223 0x0BB8 //TX_RATIO_DT_L_TH_LOW +224 0x3A98 //TX_RATIO_DT_H_TH_LOW +225 0x1770 //TX_RATIO_DT_L_TH_HIGH +226 0x4E20 //TX_RATIO_DT_H_TH_HIGH +227 0x09C4 //TX_RATIO_DT_L0_TH +228 0x0800 //TX_B_POST_FILT_ECHO_L +229 0x7FFF //TX_B_POST_FILT_ECHO_H +230 0x0200 //TX_MIN_G_CTRL_ECHO +231 0x7FFF //TX_B_LESSCUT_RTO_ECHO +232 0x0019 //TX_EPD_OFFSET_00 +233 0x0019 //TX_EPD_OFFST_01 +234 0x1388 //TX_RATIO_DT_L0_TH_HIGH +235 0x3A98 //TX_RATIO_DT_H_TH_CUT +236 0x7FFF //TX_MIN_EQ_RE_EST_13 +237 0x7FFF //TX_DTD_THR1_7 +238 0x7FFF //TX_DTD_THR2_7 +239 0x0800 //TX_DT_RESRV_7 +240 0x0800 //TX_DT_RESRV_8 +241 0x0000 //TX_DT_RESRV_9 +242 0xF400 //TX_THR_SN_EST_0 +243 0xF400 //TX_THR_SN_EST_1 +244 0xF600 //TX_THR_SN_EST_2 +245 0xF400 //TX_THR_SN_EST_3 +246 0xF400 //TX_THR_SN_EST_4 +247 0xF400 //TX_THR_SN_EST_5 +248 0xF400 //TX_THR_SN_EST_6 +249 0xF600 //TX_THR_SN_EST_7 +250 0x0000 //TX_DELTA_THR_SN_EST_0 +251 0x0200 //TX_DELTA_THR_SN_EST_1 +252 0x0200 //TX_DELTA_THR_SN_EST_2 +253 0x0200 //TX_DELTA_THR_SN_EST_3 +254 0x0200 //TX_DELTA_THR_SN_EST_4 +255 0x0200 //TX_DELTA_THR_SN_EST_5 +256 0x0000 //TX_DELTA_THR_SN_EST_6 +257 0x0200 //TX_DELTA_THR_SN_EST_7 +258 0x6000 //TX_LAMBDA_NN_EST_0 +259 0x4000 //TX_LAMBDA_NN_EST_1 +260 0x4000 //TX_LAMBDA_NN_EST_2 +261 0x4000 //TX_LAMBDA_NN_EST_3 +262 0x4000 //TX_LAMBDA_NN_EST_4 +263 0x4000 //TX_LAMBDA_NN_EST_5 +264 0x6000 //TX_LAMBDA_NN_EST_6 +265 0x4000 //TX_LAMBDA_NN_EST_7 +266 0x0400 //TX_N_SN_EST +267 0x001E //TX_INBEAM_T +268 0x0041 //TX_INBEAMHOLDT +269 0x2000 //TX_G_STRICT +270 0x2000 //TX_EQ_THR_BF +271 0x799A //TX_LAMBDA_EQ_BF +272 0x1000 //TX_NE_RTO_TH +273 0x0400 //TX_NE_RTO_TH_L +274 0x0800 //TX_MAINREFRTOH_TH_H +275 0x0800 //TX_MAINREFRTOH_TH_L +276 0x0800 //TX_MAINREFRTO_TH_H +277 0x0800 //TX_MAINREFRTO_TH_L +278 0x0200 //TX_MAINREFRTO_TH_EQ +279 0x1000 //TX_B_POST_FLT_0 +280 0x1000 //TX_B_POST_FLT_1 +281 0x000F //TX_NS_LVL_CTRL_0 +282 0x0011 //TX_NS_LVL_CTRL_1 +283 0x000F //TX_NS_LVL_CTRL_2 +284 0x000F //TX_NS_LVL_CTRL_3 +285 0x000F //TX_NS_LVL_CTRL_4 +286 0x000F //TX_NS_LVL_CTRL_5 +287 0x000F //TX_NS_LVL_CTRL_6 +288 0x0011 //TX_NS_LVL_CTRL_7 +289 0x000C //TX_MIN_GAIN_S_0 +290 0x000F //TX_MIN_GAIN_S_1 +291 0x000C //TX_MIN_GAIN_S_2 +292 0x000C //TX_MIN_GAIN_S_3 +293 0x000C //TX_MIN_GAIN_S_4 +294 0x000C //TX_MIN_GAIN_S_5 +295 0x000C //TX_MIN_GAIN_S_6 +296 0x000F //TX_MIN_GAIN_S_7 +297 0x7FFF //TX_NMOS_SUP +298 0x0000 //TX_NS_MAX_PRI_SNR_TH +299 0x0000 //TX_NMOS_SUP_MENSA +300 0x7FFF //TX_SNRI_SUP_0 +301 0x7FFF //TX_SNRI_SUP_1 +302 0x7FFF //TX_SNRI_SUP_2 +303 0x7FFF //TX_SNRI_SUP_3 +304 0x7FFF //TX_SNRI_SUP_4 +305 0x7FFF //TX_SNRI_SUP_5 +306 0x7FFF //TX_SNRI_SUP_6 +307 0x7FFF //TX_SNRI_SUP_7 +308 0x7FFF //TX_THR_LFNS +309 0x000E //TX_G_LFNS +310 0x09C4 //TX_GAIN0_NTH +311 0x000A //TX_MUSIC_MORENS +312 0x7FFF //TX_A_POST_FILT_0 +313 0x2000 //TX_A_POST_FILT_1 +314 0x4000 //TX_A_POST_FILT_S_0 +315 0x5000 //TX_A_POST_FILT_S_1 +316 0x5000 //TX_A_POST_FILT_S_2 +317 0x5000 //TX_A_POST_FILT_S_3 +318 0x5000 //TX_A_POST_FILT_S_4 +319 0x5000 //TX_A_POST_FILT_S_5 +320 0x4000 //TX_A_POST_FILT_S_6 +321 0x5000 //TX_A_POST_FILT_S_7 +322 0x1000 //TX_B_POST_FILT_0 +323 0x1000 //TX_B_POST_FILT_1 +324 0x1000 //TX_B_POST_FILT_2 +325 0x1000 //TX_B_POST_FILT_3 +326 0x1000 //TX_B_POST_FILT_4 +327 0x1000 //TX_B_POST_FILT_5 +328 0x1000 //TX_B_POST_FILT_6 +329 0x1000 //TX_B_POST_FILT_7 +330 0x7FFF //TX_B_LESSCUT_RTO_S_0 +331 0x7FFF //TX_B_LESSCUT_RTO_S_1 +332 0x7FFF //TX_B_LESSCUT_RTO_S_2 +333 0x7FFF //TX_B_LESSCUT_RTO_S_3 +334 0x7FFF //TX_B_LESSCUT_RTO_S_4 +335 0x7FFF //TX_B_LESSCUT_RTO_S_5 +336 0x7FFF //TX_B_LESSCUT_RTO_S_6 +337 0x7FFF //TX_B_LESSCUT_RTO_S_7 +338 0x7CCD //TX_LAMBDA_PFILT +339 0x7B00 //TX_LAMBDA_PFILT_S_0 +340 0x7B00 //TX_LAMBDA_PFILT_S_1 +341 0x7B00 //TX_LAMBDA_PFILT_S_2 +342 0x7B00 //TX_LAMBDA_PFILT_S_3 +343 0x7B00 //TX_LAMBDA_PFILT_S_4 +344 0x7B00 //TX_LAMBDA_PFILT_S_5 +345 0x7B00 //TX_LAMBDA_PFILT_S_6 +346 0x7B00 //TX_LAMBDA_PFILT_S_7 +347 0x0200 //TX_K_PEPPER +348 0x0800 //TX_A_PEPPER +349 0x1EAA //TX_K_PEPPER_HF +350 0x0800 //TX_A_PEPPER_HF +351 0x0001 //TX_HMNC_BST_FLG +352 0x0200 //TX_HMNC_BST_THR +353 0x0800 //TX_DT_BINVAD_TH_0 +354 0x0800 //TX_DT_BINVAD_TH_1 +355 0x0800 //TX_DT_BINVAD_TH_2 +356 0x0800 //TX_DT_BINVAD_TH_3 +357 0x1D4C //TX_DT_BINVAD_ENDF +358 0x0000 //TX_C_POST_FLT_DT +359 0x0CCD //TX_NS_B_POST_FLT_LESSCUT +360 0x0100 //TX_DT_BOOST +361 0x0000 //TX_BF_SGRAD_FLG +362 0x0005 //TX_BF_DVG_TH +363 0x001E //TX_SN_C_F +364 0x0000 //TX_K_APT +365 0x0001 //TX_NOISEDET +366 0x0190 //TX_NDETCT +367 0x0050 //TX_NOISE_TH_0 +368 0x7FFF //TX_NOISE_TH_0_2 +369 0x7FFF //TX_NOISE_TH_0_3 +370 0x07D0 //TX_NOISE_TH_1 +371 0x00C8 //TX_NOISE_TH_2 +372 0x3A98 //TX_NOISE_TH_3 +373 0x0FA0 //TX_NOISE_TH_4 +374 0x157C //TX_NOISE_TH_5 +375 0x7FFF //TX_NOISE_TH_5_2 +376 0x7FFF //TX_NOISE_TH_5_3 +377 0x7FFF //TX_NOISE_TH_5_4 +378 0x044C //TX_NOISE_TH_6 +379 0x0014 //TX_MINENOISE_TH +380 0x4000 //TX_MORENS_TFMASK_TH +381 0xFFEE //TX_DRC_QUIET_FLOOR +382 0x6000 //TX_RATIODTL_CUT_TH +383 0xFFF3 //TX_DT_CUT_K1 +384 0x0666 //TX_OUT_ENER_S_TH_CLEAN +385 0x0666 //TX_OUT_ENER_S_TH_LESSCLEAN +386 0x0333 //TX_OUT_ENER_S_TH_NOISY +387 0x019A //TX_OUT_ENER_TH_NOISE +388 0x0333 //TX_OUT_ENER_TH_SPEECH +389 0x2000 //TX_SN_NPB_GAIN +390 0x0000 //TX_NN_NPB_GAIN +391 0x0000 //TX_POST_MASK_SUP_HSNE +392 0x0000 //TX_TAIL_DET_TH +393 0x0000 //TX_B_LESSCUT_RTO_WTA +394 0x0000 //TX_MEL_G_R +395 0x0800 //TX_SUPHIGH_TH +396 0x00C8 //TX_MASK_G_R +397 0x0002 //TX_EXTRA_NS_L +398 0x0800 //TX_C_POST_FLT_MASK +399 0x0005 //TX_A_POST_FLT_WNS +400 0x0148 //TX_MIN_G_LOW300HZ +401 0x0002 //TX_MAXLEVEL_CNG +402 0x00B4 //TX_STN_NOISE_TH +403 0x4000 //TX_POST_MASK_SUP +404 0x7FFF //TX_POST_MASK_ADJUST +405 0x00C8 //TX_NS_ENOISE_MIC0_TH +406 0x0014 //TX_MINENOISE_MIC0_TH +407 0x012C //TX_MINENOISE_MIC0_S_TH +408 0x7FFF //TX_MIN_G_CTRL_SSNS +409 0x0000 //TX_METAL_RTO_THR +410 0x0000 //TX_NS_FP_K_METAL +411 0x7FFF //TX_NOISEDET_BOOST_TH +412 0x0000 //TX_NSMOOTH_TH +413 0x0000 //TX_NS_RESRV_8 +414 0x1800 //TX_RHO_UPB +415 0x0BB8 //TX_N_HOLD_HS +416 0x0050 //TX_N_RHO_BFR0 +417 0x7FFF //TX_LAMBDA_ARSP_EST +418 0x0100 //TX_EXTRA_GAIN_MICBLOCK +419 0x0CCD //TX_THR_STD_NSR +420 0x019A //TX_THR_STD_PLH +421 0x2AF8 //TX_N_HOLD_STD +422 0x0066 //TX_THR_STD_RHO +423 0x2000 //TX_BF_RESET_THR_HS +424 0x09C4 //TX_SB_RTO_MEAN_TH +425 0x0000 //TX_SB_RHO_MEAN_TH_NTALK +426 0x3800 //TX_SB_RTO_MEAN_TH_ABN +427 0x2EE0 //TX_SB_RTO_MEAN_TH_RUB +428 0x0000 //TX_WTA_EN_RTO_TH +429 0x0000 //TX_TOP_ENER_TH_F +430 0x0000 //TX_DESIRED_TALK_HOLDT +431 0x0800 //TX_MIC_BLOCK_FACTOR +432 0x0000 //TX_NSEST_BFRLRNRDC +433 0x0000 //TX_THR_POST_FLT_HS +434 0x0010 //TX_HS_VAD_BIN +435 0x2666 //TX_THR_VAD_HS +436 0x2CCD //TX_MEAN_RTO_MIN_TH2 +437 0x0032 //TX_SILENCE_T +438 0x0000 //TX_A_POST_FLT_WTA +439 0x799A //TX_LAMBDA_PFLT_WTA +440 0x0000 //TX_SB_RHO_MEAN2_TH +441 0x0190 //TX_SB_RHO_MEAN3_TH +442 0x0000 //TX_HS_RESRV_4 +443 0x0000 //TX_HS_RESRV_5 +444 0x003C //TX_DOA_VAD_THR_1 +445 0x0000 //TX_DOA_VAD_THR_2 +446 0x0028 //TX_DOA_VAD_THR1_0 +447 0x0028 //TX_DOA_VAD_THR1_1 +448 0x0000 //TX_SRC_DOA_RNG_LOW_0A +449 0x00B4 //TX_SRC_DOA_RNG_HIGH_0A +450 0x005A //TX_DFLT_SRC_DOA_0A +451 0x0000 //TX_SRC_DOA_RNG_LOW_0B +452 0x0000 //TX_SRC_DOA_RNG_HIGH_0B +453 0x0000 //TX_DFLT_SRC_DOA_0B +454 0x0000 //TX_SRC_DOA_RNG_LOW_0C +455 0x0000 //TX_SRC_DOA_RNG_HIGH_0C +456 0x0000 //TX_DFLT_SRC_DOA_0C +457 0x0000 //TX_SRC_DOA_RNG_LOW_0D +458 0x0000 //TX_SRC_DOA_RNG_HIGH_0D +459 0x0000 //TX_DFLT_SRC_DOA_0D +460 0x0000 //TX_SRC_DOA_RNG_LOW_1A +461 0x00B4 //TX_SRC_DOA_RNG_HIGH_1A +462 0x005A //TX_DFLT_SRC_DOA_1A +463 0x0000 //TX_SRC_DOA_RNG_LOW_1B +464 0x00B4 //TX_SRC_DOA_RNG_HIGH_1B +465 0x005A //TX_DFLT_SRC_DOA_1B +466 0x0000 //TX_SRC_DOA_RNG_LOW_1C +467 0x00B4 //TX_SRC_DOA_RNG_HIGH_1C +468 0x005A //TX_DFLT_SRC_DOA_1C +469 0x0000 //TX_SRC_DOA_RNG_LOW_1D +470 0x00B4 //TX_SRC_DOA_RNG_HIGH_1D +471 0x005A //TX_DFLT_SRC_DOA_1D +472 0x0100 //TX_BF_HOLDOFF_T +473 0x7FFF //TX_DOA_COST_FACTOR +474 0x4000 //TX_MAINTOREFR_TH0 +475 0x071C //TX_DOA_TRK_THR +476 0x012C //TX_DOA_TRACK_HT +477 0x0200 //TX_N1_HOLD_HF +478 0x0100 //TX_N2_HOLD_HF +479 0x3000 //TX_BF_RESET_THR_HF +480 0x7333 //TX_DOA_SMOOTH +481 0x0800 //TX_MU_BF +482 0x0800 //TX_BF_MU_LF_B2 +483 0x0040 //TX_BF_FC_END_BIN_B2 +484 0x0020 //TX_BF_FC_END_BIN +485 0x0000 //TX_HF_RESRV_25 +486 0x0000 //TX_HF_RESRV_26 +487 0x0007 //TX_N_DOA_SEED +488 0x0001 //TX_FINE_DOA_SEARCH_FLG +489 0x0000 //TX_HF_RESRV_27 +490 0x038E //TX_DLT_SRC_DOA_RNG +491 0x0200 //TX_BF_MU_LF +492 0x0000 //TX_DFLT_SRC_LOC_0 +493 0x7FFF //TX_DFLT_SRC_LOC_1 +494 0x0000 //TX_DFLT_SRC_LOC_2 +495 0x038E //TX_DOA_TRACK_VADTH +496 0x0000 //TX_DOA_TRACK_NEW +497 0x0230 //TX_NOR_OFF_THR +498 0x0CCD //TX_MORE_ON_700HZ_THR +499 0x2000 //TX_MU_BF_ADPT_NS +500 0x0000 //TX_ADAPT_LEN +501 0x6666 //TX_MORE_SNS +502 0x0000 //TX_NOR_OFF_TH1 +503 0x0000 //TX_WIDE_MASK_TH +504 0xD333 //TX_SUBSNRATIOHIGH4MEANBCK_THR +505 0x6000 //TX_C_POST_FLT_CUT +506 0x2000 //TX_RADIODTLV +507 0x0320 //TX_POWER_LINEIN_TH +508 0x0014 //TX_FE_VADCOUNT_TH_FC +509 0x0000 //TX_ECHO_SUPP_FC +510 0x0C80 //TX_ECHO_TH +511 0x6666 //TX_MIC_TO_BFGAIN +512 0x0000 //TX_MICTOBFGAIN0 +513 0x0000 //TX_FASTMUE_TH +514 0x0000 //TX_DEREVERB_LF_MU +515 0x0000 //TX_DEREVERB_HF_MU +516 0x0000 //TX_DEREVERB_DELAY +517 0x0000 //TX_DEREVERB_COEF_LEN +518 0x0000 //TX_DEREVERB_DNR +519 0x0000 //TX_DEREVERB_ALPHA +520 0x0000 //TX_DEREVERB_BETA +521 0x0000 //TX_GSC_RTOL_TH +522 0x0000 //TX_GSC_RTOH_TH +523 0x0000 //TX_WIDE2_MEANHTH +524 0x0000 //TX_DR_RESRV_5 +525 0x0000 //TX_DR_RESRV_6 +526 0x0000 //TX_DR_RESRV_7 +527 0x0000 //TX_DR_RESRV_8 +528 0x1333 //TX_WIND_MARK_TH +529 0x399A //TX_CORR_THR +530 0x0004 //TX_SNR_THR +531 0x0010 //TX_ENGY_THR +532 0x1770 //TX_CORR_HIGH_TH +533 0x6000 //TX_ENGY_THR_2 +534 0x3400 //TX_MEAN_RTO_THR +535 0x0028 //TX_WNS_ENOISE_MIC0_TH +536 0x3000 //TX_RATIOMICL_TH +537 0x64CD //TX_CALIG_HS +538 0x0000 //TX_LVL_CTRL +539 0x0014 //TX_WIND_SUPRTO +540 0x000A //TX_WNS_MIN_G +541 0x0000 //TX_WNS_B_POST_FLT +542 0x2800 //TX_RATIOMICH_TH +543 0xD120 //TX_WIND_INBEAM_L_TH +544 0x0FA0 //TX_WIND_INBEAM_H_TH +545 0x2000 //TX_WNS_RESRV_0 +546 0x59D8 //TX_WNS_RESRV_1 +547 0x0000 //TX_WNS_RESRV_2 +548 0x0000 //TX_WNS_RESRV_3 +549 0x0000 //TX_WNS_RESRV_4 +550 0x0000 //TX_WNS_RESRV_5 +551 0x0000 //TX_WNS_RESRV_6 +552 0x0000 //TX_BVE_NOISE_FLOOR_0 +553 0x0070 //TX_BVE_NOISE_FLOOR_1 +554 0x0070 //TX_BVE_NOISE_FLOOR_2 +555 0x0010 //TX_BVE_NOISE_FLOOR_3 +556 0x0070 //TX_BVE_NOISE_FLOOR_4 +557 0x00B0 //TX_BVE_NOISE_FLOOR_5 +558 0x0E66 //TX_BVE_NOISE_FLOOR_6 +559 0x0050 //TX_BVE_NOISE_FLOOR_7 +560 0x770A //TX_BVE_NOISE_FLOOR_8 +561 0x0000 //TX_BVE_NOISE_FLOOR_9 +562 0x0000 //TX_BVE_IN_N +563 0x0000 //TX_BVE_OUT_N +564 0x0000 //TX_BVE_MICALPHA_DOWN +565 0x0000 //TX_PB_RESRV_1 +566 0x001C //TX_FDEQ_SUBNUM +567 0x4848 //TX_FDEQ_GAIN_0 +568 0x4848 //TX_FDEQ_GAIN_1 +569 0x4848 //TX_FDEQ_GAIN_2 +570 0x4848 //TX_FDEQ_GAIN_3 +571 0x4848 //TX_FDEQ_GAIN_4 +572 0x4848 //TX_FDEQ_GAIN_5 +573 0x4848 //TX_FDEQ_GAIN_6 +574 0x4444 //TX_FDEQ_GAIN_7 +575 0x4444 //TX_FDEQ_GAIN_8 +576 0x3C3C //TX_FDEQ_GAIN_9 +577 0x3C3C //TX_FDEQ_GAIN_10 +578 0x3C3C //TX_FDEQ_GAIN_11 +579 0x3C30 //TX_FDEQ_GAIN_12 +580 0x3030 //TX_FDEQ_GAIN_13 +581 0x4848 //TX_FDEQ_GAIN_14 +582 0x4848 //TX_FDEQ_GAIN_15 +583 0x4848 //TX_FDEQ_GAIN_16 +584 0x4848 //TX_FDEQ_GAIN_17 +585 0x4848 //TX_FDEQ_GAIN_18 +586 0x4848 //TX_FDEQ_GAIN_19 +587 0x4848 //TX_FDEQ_GAIN_20 +588 0x4848 //TX_FDEQ_GAIN_21 +589 0x4848 //TX_FDEQ_GAIN_22 +590 0x4848 //TX_FDEQ_GAIN_23 +591 0x0202 //TX_FDEQ_BIN_0 +592 0x0203 //TX_FDEQ_BIN_1 +593 0x0303 //TX_FDEQ_BIN_2 +594 0x0304 //TX_FDEQ_BIN_3 +595 0x0405 //TX_FDEQ_BIN_4 +596 0x0506 //TX_FDEQ_BIN_5 +597 0x0708 //TX_FDEQ_BIN_6 +598 0x090A //TX_FDEQ_BIN_7 +599 0x0B0C //TX_FDEQ_BIN_8 +600 0x0D0E //TX_FDEQ_BIN_9 +601 0x0E0F //TX_FDEQ_BIN_10 +602 0x0F10 //TX_FDEQ_BIN_11 +603 0x1011 //TX_FDEQ_BIN_12 +604 0x1112 //TX_FDEQ_BIN_13 +605 0x0000 //TX_FDEQ_BIN_14 +606 0x0000 //TX_FDEQ_BIN_15 +607 0x0000 //TX_FDEQ_BIN_16 +608 0x0000 //TX_FDEQ_BIN_17 +609 0x0000 //TX_FDEQ_BIN_18 +610 0x0000 //TX_FDEQ_BIN_19 +611 0x0000 //TX_FDEQ_BIN_20 +612 0x0000 //TX_FDEQ_BIN_21 +613 0x0000 //TX_FDEQ_BIN_22 +614 0x0000 //TX_FDEQ_BIN_23 +615 0x0000 //TX_FDEQ_PADDING +616 0x0020 //TX_PREEQ_SUBNUM_MIC0 +617 0x4848 //TX_PREEQ_GAIN_MIC0_0 +618 0x4848 //TX_PREEQ_GAIN_MIC0_1 +619 0x4848 //TX_PREEQ_GAIN_MIC0_2 +620 0x4848 //TX_PREEQ_GAIN_MIC0_3 +621 0x4848 //TX_PREEQ_GAIN_MIC0_4 +622 0x4848 //TX_PREEQ_GAIN_MIC0_5 +623 0x4848 //TX_PREEQ_GAIN_MIC0_6 +624 0x4848 //TX_PREEQ_GAIN_MIC0_7 +625 0x4848 //TX_PREEQ_GAIN_MIC0_8 +626 0x4848 //TX_PREEQ_GAIN_MIC0_9 +627 0x4848 //TX_PREEQ_GAIN_MIC0_10 +628 0x4848 //TX_PREEQ_GAIN_MIC0_11 +629 0x4848 //TX_PREEQ_GAIN_MIC0_12 +630 0x4848 //TX_PREEQ_GAIN_MIC0_13 +631 0x4848 //TX_PREEQ_GAIN_MIC0_14 +632 0x4848 //TX_PREEQ_GAIN_MIC0_15 +633 0x4848 //TX_PREEQ_GAIN_MIC0_16 +634 0x4848 //TX_PREEQ_GAIN_MIC0_17 +635 0x4848 //TX_PREEQ_GAIN_MIC0_18 +636 0x4848 //TX_PREEQ_GAIN_MIC0_19 +637 0x4848 //TX_PREEQ_GAIN_MIC0_20 +638 0x4848 //TX_PREEQ_GAIN_MIC0_21 +639 0x4848 //TX_PREEQ_GAIN_MIC0_22 +640 0x4848 //TX_PREEQ_GAIN_MIC0_23 +641 0x0608 //TX_PREEQ_BIN_MIC0_0 +642 0x0808 //TX_PREEQ_BIN_MIC0_1 +643 0x0808 //TX_PREEQ_BIN_MIC0_2 +644 0x0808 //TX_PREEQ_BIN_MIC0_3 +645 0x0808 //TX_PREEQ_BIN_MIC0_4 +646 0x0808 //TX_PREEQ_BIN_MIC0_5 +647 0x0808 //TX_PREEQ_BIN_MIC0_6 +648 0x0808 //TX_PREEQ_BIN_MIC0_7 +649 0x0808 //TX_PREEQ_BIN_MIC0_8 +650 0x0808 //TX_PREEQ_BIN_MIC0_9 +651 0x0808 //TX_PREEQ_BIN_MIC0_10 +652 0x0808 //TX_PREEQ_BIN_MIC0_11 +653 0x0808 //TX_PREEQ_BIN_MIC0_12 +654 0x0808 //TX_PREEQ_BIN_MIC0_13 +655 0x0808 //TX_PREEQ_BIN_MIC0_14 +656 0x0200 //TX_PREEQ_BIN_MIC0_15 +657 0x0000 //TX_PREEQ_BIN_MIC0_16 +658 0x0000 //TX_PREEQ_BIN_MIC0_17 +659 0x0000 //TX_PREEQ_BIN_MIC0_18 +660 0x0000 //TX_PREEQ_BIN_MIC0_19 +661 0x0000 //TX_PREEQ_BIN_MIC0_20 +662 0x0000 //TX_PREEQ_BIN_MIC0_21 +663 0x0000 //TX_PREEQ_BIN_MIC0_22 +664 0x0000 //TX_PREEQ_BIN_MIC0_23 +665 0x0020 //TX_PREEQ_SUBNUM_MIC1 +666 0x4848 //TX_PREEQ_GAIN_MIC1_0 +667 0x4848 //TX_PREEQ_GAIN_MIC1_1 +668 0x4848 //TX_PREEQ_GAIN_MIC1_2 +669 0x4848 //TX_PREEQ_GAIN_MIC1_3 +670 0x4848 //TX_PREEQ_GAIN_MIC1_4 +671 0x4848 //TX_PREEQ_GAIN_MIC1_5 +672 0x4848 //TX_PREEQ_GAIN_MIC1_6 +673 0x4848 //TX_PREEQ_GAIN_MIC1_7 +674 0x4848 //TX_PREEQ_GAIN_MIC1_8 +675 0x4848 //TX_PREEQ_GAIN_MIC1_9 +676 0x4848 //TX_PREEQ_GAIN_MIC1_10 +677 0x4848 //TX_PREEQ_GAIN_MIC1_11 +678 0x4848 //TX_PREEQ_GAIN_MIC1_12 +679 0x4848 //TX_PREEQ_GAIN_MIC1_13 +680 0x4848 //TX_PREEQ_GAIN_MIC1_14 +681 0x4848 //TX_PREEQ_GAIN_MIC1_15 +682 0x4848 //TX_PREEQ_GAIN_MIC1_16 +683 0x4848 //TX_PREEQ_GAIN_MIC1_17 +684 0x4848 //TX_PREEQ_GAIN_MIC1_18 +685 0x4848 //TX_PREEQ_GAIN_MIC1_19 +686 0x4848 //TX_PREEQ_GAIN_MIC1_20 +687 0x4848 //TX_PREEQ_GAIN_MIC1_21 +688 0x4848 //TX_PREEQ_GAIN_MIC1_22 +689 0x4848 //TX_PREEQ_GAIN_MIC1_23 +690 0x0608 //TX_PREEQ_BIN_MIC1_0 +691 0x0808 //TX_PREEQ_BIN_MIC1_1 +692 0x0808 //TX_PREEQ_BIN_MIC1_2 +693 0x0808 //TX_PREEQ_BIN_MIC1_3 +694 0x0808 //TX_PREEQ_BIN_MIC1_4 +695 0x0808 //TX_PREEQ_BIN_MIC1_5 +696 0x0808 //TX_PREEQ_BIN_MIC1_6 +697 0x0808 //TX_PREEQ_BIN_MIC1_7 +698 0x0808 //TX_PREEQ_BIN_MIC1_8 +699 0x0808 //TX_PREEQ_BIN_MIC1_9 +700 0x0808 //TX_PREEQ_BIN_MIC1_10 +701 0x0808 //TX_PREEQ_BIN_MIC1_11 +702 0x0808 //TX_PREEQ_BIN_MIC1_12 +703 0x0808 //TX_PREEQ_BIN_MIC1_13 +704 0x0808 //TX_PREEQ_BIN_MIC1_14 +705 0x0200 //TX_PREEQ_BIN_MIC1_15 +706 0x0000 //TX_PREEQ_BIN_MIC1_16 +707 0x0000 //TX_PREEQ_BIN_MIC1_17 +708 0x0000 //TX_PREEQ_BIN_MIC1_18 +709 0x0000 //TX_PREEQ_BIN_MIC1_19 +710 0x0000 //TX_PREEQ_BIN_MIC1_20 +711 0x0000 //TX_PREEQ_BIN_MIC1_21 +712 0x0000 //TX_PREEQ_BIN_MIC1_22 +713 0x0000 //TX_PREEQ_BIN_MIC1_23 +714 0x0020 //TX_PREEQ_SUBNUM_MIC2 +715 0x4848 //TX_PREEQ_GAIN_MIC2_0 +716 0x4848 //TX_PREEQ_GAIN_MIC2_1 +717 0x4848 //TX_PREEQ_GAIN_MIC2_2 +718 0x4848 //TX_PREEQ_GAIN_MIC2_3 +719 0x4848 //TX_PREEQ_GAIN_MIC2_4 +720 0x4848 //TX_PREEQ_GAIN_MIC2_5 +721 0x4848 //TX_PREEQ_GAIN_MIC2_6 +722 0x4848 //TX_PREEQ_GAIN_MIC2_7 +723 0x4848 //TX_PREEQ_GAIN_MIC2_8 +724 0x4848 //TX_PREEQ_GAIN_MIC2_9 +725 0x4848 //TX_PREEQ_GAIN_MIC2_10 +726 0x4848 //TX_PREEQ_GAIN_MIC2_11 +727 0x4848 //TX_PREEQ_GAIN_MIC2_12 +728 0x4848 //TX_PREEQ_GAIN_MIC2_13 +729 0x4848 //TX_PREEQ_GAIN_MIC2_14 +730 0x4848 //TX_PREEQ_GAIN_MIC2_15 +731 0x4848 //TX_PREEQ_GAIN_MIC2_16 +732 0x4848 //TX_PREEQ_GAIN_MIC2_17 +733 0x4848 //TX_PREEQ_GAIN_MIC2_18 +734 0x4848 //TX_PREEQ_GAIN_MIC2_19 +735 0x4848 //TX_PREEQ_GAIN_MIC2_20 +736 0x4848 //TX_PREEQ_GAIN_MIC2_21 +737 0x4848 //TX_PREEQ_GAIN_MIC2_22 +738 0x4848 //TX_PREEQ_GAIN_MIC2_23 +739 0x0608 //TX_PREEQ_BIN_MIC2_0 +740 0x0808 //TX_PREEQ_BIN_MIC2_1 +741 0x0808 //TX_PREEQ_BIN_MIC2_2 +742 0x0808 //TX_PREEQ_BIN_MIC2_3 +743 0x0808 //TX_PREEQ_BIN_MIC2_4 +744 0x0808 //TX_PREEQ_BIN_MIC2_5 +745 0x0808 //TX_PREEQ_BIN_MIC2_6 +746 0x0808 //TX_PREEQ_BIN_MIC2_7 +747 0x0808 //TX_PREEQ_BIN_MIC2_8 +748 0x0808 //TX_PREEQ_BIN_MIC2_9 +749 0x0808 //TX_PREEQ_BIN_MIC2_10 +750 0x0808 //TX_PREEQ_BIN_MIC2_11 +751 0x0808 //TX_PREEQ_BIN_MIC2_12 +752 0x0808 //TX_PREEQ_BIN_MIC2_13 +753 0x0808 //TX_PREEQ_BIN_MIC2_14 +754 0x0200 //TX_PREEQ_BIN_MIC2_15 +755 0x0000 //TX_PREEQ_BIN_MIC2_16 +756 0x0000 //TX_PREEQ_BIN_MIC2_17 +757 0x0000 //TX_PREEQ_BIN_MIC2_18 +758 0x0000 //TX_PREEQ_BIN_MIC2_19 +759 0x0000 //TX_PREEQ_BIN_MIC2_20 +760 0x0000 //TX_PREEQ_BIN_MIC2_21 +761 0x0000 //TX_PREEQ_BIN_MIC2_22 +762 0x0000 //TX_PREEQ_BIN_MIC2_23 +763 0x0006 //TX_MASKING_ABILITY +764 0x0800 //TX_NND_WEIGHT +765 0x0062 //TX_MIC_CALIBRATION_0 +766 0x0062 //TX_MIC_CALIBRATION_1 +767 0x0062 //TX_MIC_CALIBRATION_2 +768 0x0062 //TX_MIC_CALIBRATION_3 +769 0x0046 //TX_MIC_PWR_BIAS_0 +770 0x0046 //TX_MIC_PWR_BIAS_1 +771 0x0046 //TX_MIC_PWR_BIAS_2 +772 0x0046 //TX_MIC_PWR_BIAS_3 +773 0x000C //TX_GAIN_LIMIT_0 +774 0x000C //TX_GAIN_LIMIT_1 +775 0x000C //TX_GAIN_LIMIT_2 +776 0x000C //TX_GAIN_LIMIT_3 +777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN +778 0x7FDE //TX_BVE_VAD0_ALPHAUP +779 0x7F3A //TX_BVE_VAD0_ALPHADOWN +780 0x2000 //TX_BVE_GAINWEIGHT_NOFEVADLI +781 0x7F5B //TX_BVE_FEVADLI_ALPHA +782 0x7F19 //TX_BVE_NOVAD0_ALPHAUP +783 0x1000 //TX_TDDRC_ALPHA_UP_01 +784 0x1000 //TX_TDDRC_ALPHA_UP_02 +785 0x1000 //TX_TDDRC_ALPHA_UP_03 +786 0x1000 //TX_TDDRC_ALPHA_UP_04 +787 0x7EB8 //TX_TDDRC_ALPHA_DWN_01 +788 0x7EB8 //TX_TDDRC_ALPHA_DWN_02 +789 0x7EB8 //TX_TDDRC_ALPHA_DWN_03 +790 0x7EB8 //TX_TDDRC_ALPHA_DWN_04 +791 0x7FFF //TX_TDDRC_TD_DRC_LIMIT +792 0x0800 //TX_TDDRC_POST_LIMIT_GAIN +793 0x0000 //TX_TDDRC_RESRV_0 +794 0x0000 //TX_TDDRC_RESRV_1 +795 0x0018 //TX_FDDRC_BAND_MARGIN_0 +796 0x0030 //TX_FDDRC_BAND_MARGIN_1 +797 0x0050 //TX_FDDRC_BAND_MARGIN_2 +798 0x0080 //TX_FDDRC_BAND_MARGIN_3 +799 0x0007 //TX_FDDRC_BLOCK_EXP +800 0x5000 //TX_FDDRC_THRD_2_0 +801 0x5000 //TX_FDDRC_THRD_2_1 +802 0x5000 //TX_FDDRC_THRD_2_2 +803 0x5000 //TX_FDDRC_THRD_2_3 +804 0x6400 //TX_FDDRC_THRD_3_0 +805 0x6400 //TX_FDDRC_THRD_3_1 +806 0x6400 //TX_FDDRC_THRD_3_2 +807 0x6400 //TX_FDDRC_THRD_3_3 +808 0x2000 //TX_FDDRC_SLANT_0_0 +809 0x2000 //TX_FDDRC_SLANT_0_1 +810 0x2000 //TX_FDDRC_SLANT_0_2 +811 0x2000 //TX_FDDRC_SLANT_0_3 +812 0x5333 //TX_FDDRC_SLANT_1_0 +813 0x5333 //TX_FDDRC_SLANT_1_1 +814 0x5333 //TX_FDDRC_SLANT_1_2 +815 0x5333 //TX_FDDRC_SLANT_1_3 +816 0x0000 //TX_DEADMIC_SILENCE_TH +817 0x0000 //TX_MIC_DEGRADE_TH +818 0x0000 //TX_DEADMIC_CNT +819 0x0000 //TX_MIC_DEGRADE_CNT +820 0x0000 //TX_FDDRC_RESRV_4 +821 0x0000 //TX_FDDRC_RESRV_5 +822 0x0000 //TX_FDDRC_RESRV_6 +823 0x7FFF //TX_KS_NOISEPASTE_FACTOR +824 0x0001 //TX_KS_CONFIG +825 0x7FFF //TX_KS_GAIN_MIN +826 0x0000 //TX_KS_RESRV_0 +827 0x0000 //TX_KS_RESRV_1 +828 0x0000 //TX_KS_RESRV_2 +829 0x7C00 //TX_LAMBDA_PKA_FP +830 0x2000 //TX_TPKA_FP +831 0x0080 //TX_MIN_G_FP +832 0x2000 //TX_MAX_G_FP +833 0x0000 //TX_FFP_FP_K_METAL +834 0x4000 //TX_A_POST_FLT_FP +835 0x0F5C //TX_RTO_OUTBEAM_TH +836 0x4CCD //TX_TPKA_FP_THD +837 0x0000 //TX_MAX_G_FP_BLK +838 0x0000 //TX_FFP_FADEIN +839 0x0000 //TX_FFP_FADEOUT +840 0x0000 //TX_WHISPERCTH +841 0x0000 //TX_WHISPERHOLDT +842 0x0000 //TX_WHISP_ENTHH +843 0x0000 //TX_WHISP_ENTHL +844 0x0000 //TX_WHISP_RTOTH +845 0x0000 //TX_WHISP_RTOTH2 +846 0x0000 //TX_MUTE_PERIOD +847 0x0000 //TX_FADE_IN_PERIOD +848 0x0100 //TX_FFP_RESRV_2 +849 0x0020 //TX_FFP_RESRV_3 +850 0x0000 //TX_FFP_RESRV_4 +851 0x0000 //TX_FFP_RESRV_5 +852 0x0000 //TX_FFP_RESRV_6 +853 0x0000 //TX_FILTINDX +854 0x0000 //TX_TDDRC_THRD_0 +855 0x0000 //TX_TDDRC_THRD_1 +856 0x2000 //TX_TDDRC_THRD_2 +857 0x2000 //TX_TDDRC_THRD_3 +858 0x3000 //TX_TDDRC_SLANT_0 +859 0x6E00 //TX_TDDRC_SLANT_1 +860 0x1000 //TX_TDDRC_ALPHA_UP_00 +861 0x7EB8 //TX_TDDRC_ALPHA_DWN_00 +862 0x0000 //TX_TDDRC_HMNC_FLAG +863 0x199A //TX_TDDRC_HMNC_GAIN +864 0x0000 //TX_TDDRC_SMT_FLAG +865 0x0CCD //TX_TDDRC_SMT_W +866 0x07F2 //TX_TDDRC_DRC_GAIN +867 0x7FFF //TX_TDDRC_LMT_THRD +868 0x0000 //TX_TDDRC_LMT_ALPHA +869 0x0000 //TX_TFMASKLTH +870 0x0000 //TX_TFMASKLTHL +871 0x0CCD //TX_TFMASKHTH +872 0x0CCD //TX_TFMASKLTH_BINVAD +873 0xF333 //TX_TFMASKLTH_NS_EST +874 0x2CCD //TX_TFMASKLTH_DOA +875 0xECCD //TX_TFMASKTH_BLESSCUT +876 0x1000 //TX_B_LESSCUT_RTO_MASK +877 0x3800 //TX_SB_RHO_MEAN_TH_ABN +878 0x2000 //TX_B_POST_FLT_MASK +879 0x0000 //TX_B_POST_FLT_MASK1 +880 0x5333 //TX_GAIN_WIND_MASK +881 0x7FFF //TX_TFMASK_BFSTRICT_MUSIC +882 0x0000 //TX_TFMASK_BFSTRICT_NOMUSIC +883 0x7333 //TX_FASTNS_OUTIN_TH +884 0x0CCD //TX_FASTNS_TFMASK_TH +885 0x0CCD //TX_FASTNS_TFMASKBIN_TH1 +886 0x0CCD //TX_FASTNS_TFMASKBIN_TH2 +887 0x0CCD //TX_FASTNS_TFMASKBIN_TH3 +888 0x00C8 //TX_FASTNS_ARSPC_TH +889 0xC000 //TX_FASTNS_MASK5_TH +890 0x4848 //TX_POSTSSA_MIN_G_VR_MASK +891 0x7FFF //TX_A_LESSCUT_RTO_MASK +892 0x1770 //TX_FASTNS_NOISETH +893 0xC000 //TX_FASTNS_SSA_THLFL +894 0xC000 //TX_FASTNS_SSA_THHFL +895 0xCCCC //TX_FASTNS_SSA_THLFH +896 0xD999 //TX_FASTNS_SSA_THHFH +897 0x0000 //TX_SENDFUNC_REG_MICMUTE +898 0x0000 //TX_SENDFUNC_REG_MICMUTE1 +899 0x0000 //TX_MICMUTE_RATIO_THR +900 0x0000 //TX_MICMUTE_AMP_THR +901 0x0000 //TX_MICMUTE_HPF_IND +902 0x0000 //TX_MICMUTE_LOG_EYR_TH +903 0x0000 //TX_MICMUTE_CVG_TIME +904 0x0000 //TX_MICMUTE_RELEASE_TIME +905 0x0000 //TX_MIC_VOLUME_MIC0MUTE +906 0x0000 //TX_MICMUTE_EPD_OFFSET_0 +907 0x0000 //TX_MICMUTE_FRQ_AEC_L +908 0x0000 //TX_MICMUTE_EAD_THR +909 0x0000 //TX_MICMUTE_LAMBDA_CB_NLE +910 0x0000 //TX_MICMUTE_LAMBDA_RE_EST +911 0x0000 //TX_DTD_THR1_MICMUTE_0 +912 0x0000 //TX_DTD_THR1_MICMUTE_1 +913 0x0000 //TX_DTD_THR1_MICMUTE_2 +914 0x0000 //TX_DTD_THR1_MICMUTE_3 +915 0x0000 //TX_DTD_THR2_MICMUTE_0 +916 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_0 +917 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_1 +918 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_2 +919 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_3 +920 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_4 +921 0x0000 //TX_MICMUTE_C_POST_FLT +922 0x0000 //TX_MICMUTE_DT_CUT_K +923 0x0000 //TX_MICMUTE_DT_CUT_THR +924 0x0000 //TX_MICMUTE_DT_CUT_K2 +925 0x0000 //TX_MICMUTE_DT_CUT_THR2 +926 0x0000 //TX_MICMUTE_DT2_HOLD_N +927 0x0000 //TX_MICMUTE_RATIODTH_THCUT +928 0x0000 //TX_MICMUTE_B_POST_FLT_ECHOL +929 0x0000 //TX_MICMUTE_B_POST_FLT_ECHOH +930 0x0000 //TX_MICMUTE_C_POST_FLT_MASK +931 0x0000 //TX_MICMUTE_RATIODTL_CUT_TH +932 0x0000 //TX_MICMUTE_DT_CUT_K1 +933 0x0000 //TX_MICMUTE_N2_SN_EST +934 0x0000 //TX_MICMUTE_THR_SN_EST_0 +935 0x0000 //TX_MICMUTE_MIN_G_CTRL_0 +936 0x0000 //TX_MICMUTE_A_POST_FILT_S_0 +937 0x0000 //TX_MICMUTE_B_POST_FILT_0 +938 0x0000 //TX_MIC1RUB_AMP_THR +939 0x0000 //TX_MIC1MUTE_RATIO_THR +940 0x0000 //TX_MIC1MUTE_AMP_THR +941 0x0000 //TX_MIC1MUTE_CVG_TIME +942 0x0000 //TX_MIC1MUTE_RELEASE_TIME +943 0x0000 //TX_AMS_RESRV_01 +944 0x0000 //TX_AMS_RESRV_02 +945 0x0000 //TX_AMS_RESRV_03 +946 0x0000 //TX_AMS_RESRV_04 +947 0x0000 //TX_AMS_RESRV_05 +948 0x0000 //TX_AMS_RESRV_06 +949 0x0000 //TX_AMS_RESRV_07 +950 0x0000 //TX_AMS_RESRV_08 +951 0x0000 //TX_AMS_RESRV_09 +952 0x0000 //TX_AMS_RESRV_10 +953 0x0000 //TX_AMS_RESRV_11 +954 0x0000 //TX_AMS_RESRV_12 +955 0x0000 //TX_AMS_RESRV_13 +956 0x0000 //TX_AMS_RESRV_14 +957 0x0000 //TX_AMS_RESRV_15 +958 0x0000 //TX_AMS_RESRV_16 +959 0x0000 //TX_AMS_RESRV_17 +960 0x0000 //TX_AMS_RESRV_18 +961 0x0000 //TX_AMS_RESRV_19 +#RX +0 0xA06C //RX_RECVFUNC_MODE_0 +1 0x0000 //RX_RECVFUNC_MODE_1 +2 0x0001 //RX_SAMPLINGFREQ_SIG +3 0x0001 //RX_SAMPLINGFREQ_PROC +4 0x000A //RX_FRAME_SZ +5 0x0000 //RX_DELAY_OPT +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +10 0x0800 //RX_PGA +11 0x7FFF //RX_A_HP +12 0x4000 //RX_B_PE +13 0x3800 //RX_THR_PITCH_DET_0 +14 0x3000 //RX_THR_PITCH_DET_1 +15 0x2800 //RX_THR_PITCH_DET_2 +16 0x0008 //RX_PITCH_BFR_LEN +17 0x0003 //RX_SBD_PITCH_DET +18 0x0100 //RX_PP_RESRV_0 +19 0x0020 //RX_PP_RESRV_1 +20 0x0600 //RX_N_SN_EST +21 0x000C //RX_N2_SN_EST +22 0x0006 //RX_NS_LVL_CTRL +23 0xF800 //RX_THR_SN_EST +24 0x7CCD //RX_LAMBDA_PFILT +25 0x000A //RX_FENS_RESRV_0 +26 0x0190 //RX_FENS_RESRV_1 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +30 0x0002 //RX_EXTRA_NS_L +31 0x0800 //RX_EXTRA_NS_A +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +35 0x199A //RX_A_POST_FLT +36 0x0000 //RX_LMT_THRD +37 0x4000 //RX_LMT_ALPHA +38 0x001C //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x3C3C //RX_FDEQ_GAIN_9 +49 0x3C3C //RX_FDEQ_GAIN_10 +50 0x3838 //RX_FDEQ_GAIN_11 +51 0x3838 //RX_FDEQ_GAIN_12 +52 0x3030 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F10 //RX_FDEQ_BIN_11 +75 0x1011 //RX_FDEQ_BIN_12 +76 0x1112 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +111 0x0000 //RX_FILTINDX +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7E70 //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +125 0x7C00 //RX_LAMBDA_PKA_FP +126 0x2000 //RX_TPKA_FP +127 0x2000 //RX_MIN_G_FP +128 0x0080 //RX_MAX_G_FP +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +131 0x0000 //RX_MAXLEVEL_CNG +132 0x3000 //RX_BWE_UV_TH +133 0x3000 //RX_BWE_UV_TH2 +134 0x1800 //RX_BWE_UV_TH3 +135 0x1000 //RX_BWE_V_TH +136 0x04CD //RX_BWE_GAIN1_V_TH1 +137 0x0F33 //RX_BWE_GAIN1_V_TH2 +138 0x7333 //RX_BWE_UV_EQ +139 0x199A //RX_BWE_V_EQ +140 0x7333 //RX_BWE_TONE_TH +141 0x0004 //RX_BWE_UV_HOLD_T +142 0x6CCD //RX_BWE_GAIN2_ALPHA +143 0x799A //RX_BWE_GAIN3_ALPHA +144 0x001E //RX_BWE_CUTOFF +145 0x3000 //RX_BWE_GAINFILL +146 0x3200 //RX_BWE_MAXTH_TONE +147 0x2000 //RX_BWE_EQ_0 +148 0x2000 //RX_BWE_EQ_1 +149 0x2000 //RX_BWE_EQ_2 +150 0x2000 //RX_BWE_EQ_3 +151 0x2000 //RX_BWE_EQ_4 +152 0x2000 //RX_BWE_EQ_5 +153 0x2000 //RX_BWE_EQ_6 +154 0x0000 //RX_BWE_RESRV_0 +155 0x0000 //RX_BWE_RESRV_1 +156 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7E70 //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x001C //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x3C3C //RX_FDEQ_GAIN_9 +49 0x3C3C //RX_FDEQ_GAIN_10 +50 0x3838 //RX_FDEQ_GAIN_11 +51 0x3838 //RX_FDEQ_GAIN_12 +52 0x3030 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F10 //RX_FDEQ_BIN_11 +75 0x1011 //RX_FDEQ_BIN_12 +76 0x1112 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7E70 //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x001C //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x3C3C //RX_FDEQ_GAIN_9 +49 0x3C3C //RX_FDEQ_GAIN_10 +50 0x3838 //RX_FDEQ_GAIN_11 +51 0x3838 //RX_FDEQ_GAIN_12 +52 0x3030 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F10 //RX_FDEQ_BIN_11 +75 0x1011 //RX_FDEQ_BIN_12 +76 0x1112 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7E70 //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x001C //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x3C3C //RX_FDEQ_GAIN_9 +49 0x3C3C //RX_FDEQ_GAIN_10 +50 0x3838 //RX_FDEQ_GAIN_11 +51 0x3838 //RX_FDEQ_GAIN_12 +52 0x3030 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F10 //RX_FDEQ_BIN_11 +75 0x1011 //RX_FDEQ_BIN_12 +76 0x1112 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7E70 //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x001C //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x3C3C //RX_FDEQ_GAIN_9 +49 0x3C3C //RX_FDEQ_GAIN_10 +50 0x3838 //RX_FDEQ_GAIN_11 +51 0x3838 //RX_FDEQ_GAIN_12 +52 0x3030 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F10 //RX_FDEQ_BIN_11 +75 0x1011 //RX_FDEQ_BIN_12 +76 0x1112 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7E70 //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x001C //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x3C3C //RX_FDEQ_GAIN_9 +49 0x3C3C //RX_FDEQ_GAIN_10 +50 0x3838 //RX_FDEQ_GAIN_11 +51 0x3838 //RX_FDEQ_GAIN_12 +52 0x3030 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F10 //RX_FDEQ_BIN_11 +75 0x1011 //RX_FDEQ_BIN_12 +76 0x1112 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7E70 //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x001C //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x3C3C //RX_FDEQ_GAIN_9 +49 0x3C3C //RX_FDEQ_GAIN_10 +50 0x3838 //RX_FDEQ_GAIN_11 +51 0x3838 //RX_FDEQ_GAIN_12 +52 0x3030 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F10 //RX_FDEQ_BIN_11 +75 0x1011 //RX_FDEQ_BIN_12 +76 0x1112 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7E70 //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x001C //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x3C3C //RX_FDEQ_GAIN_9 +49 0x3C3C //RX_FDEQ_GAIN_10 +50 0x3838 //RX_FDEQ_GAIN_11 +51 0x3838 //RX_FDEQ_GAIN_12 +52 0x3030 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F10 //RX_FDEQ_BIN_11 +75 0x1011 //RX_FDEQ_BIN_12 +76 0x1112 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#RX 2 +157 0xA06C //RX_RECVFUNC_MODE_0 +158 0x0000 //RX_RECVFUNC_MODE_1 +159 0x0001 //RX_SAMPLINGFREQ_SIG +160 0x0001 //RX_SAMPLINGFREQ_PROC +161 0x000A //RX_FRAME_SZ +162 0x0000 //RX_DELAY_OPT +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +167 0x0800 //RX_PGA +168 0x7FFF //RX_A_HP +169 0x4000 //RX_B_PE +170 0x3800 //RX_THR_PITCH_DET_0 +171 0x3000 //RX_THR_PITCH_DET_1 +172 0x2800 //RX_THR_PITCH_DET_2 +173 0x0008 //RX_PITCH_BFR_LEN +174 0x0003 //RX_SBD_PITCH_DET +175 0x0100 //RX_PP_RESRV_0 +176 0x0020 //RX_PP_RESRV_1 +177 0x0600 //RX_N_SN_EST +178 0x000C //RX_N2_SN_EST +179 0x0006 //RX_NS_LVL_CTRL +180 0xF800 //RX_THR_SN_EST +181 0x7CCD //RX_LAMBDA_PFILT +182 0x000A //RX_FENS_RESRV_0 +183 0x0190 //RX_FENS_RESRV_1 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +187 0x0002 //RX_EXTRA_NS_L +188 0x0800 //RX_EXTRA_NS_A +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +192 0x199A //RX_A_POST_FLT +193 0x0000 //RX_LMT_THRD +194 0x4000 //RX_LMT_ALPHA +195 0x001C //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x3C3C //RX_FDEQ_GAIN_9 +206 0x3C3C //RX_FDEQ_GAIN_10 +207 0x3838 //RX_FDEQ_GAIN_11 +208 0x3838 //RX_FDEQ_GAIN_12 +209 0x3030 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F10 //RX_FDEQ_BIN_11 +232 0x1011 //RX_FDEQ_BIN_12 +233 0x1112 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +268 0x0000 //RX_FILTINDX +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7E70 //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +282 0x7C00 //RX_LAMBDA_PKA_FP +283 0x2000 //RX_TPKA_FP +284 0x2000 //RX_MIN_G_FP +285 0x0080 //RX_MAX_G_FP +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +288 0x0000 //RX_MAXLEVEL_CNG +289 0x3000 //RX_BWE_UV_TH +290 0x3000 //RX_BWE_UV_TH2 +291 0x1800 //RX_BWE_UV_TH3 +292 0x1000 //RX_BWE_V_TH +293 0x04CD //RX_BWE_GAIN1_V_TH1 +294 0x0F33 //RX_BWE_GAIN1_V_TH2 +295 0x7333 //RX_BWE_UV_EQ +296 0x199A //RX_BWE_V_EQ +297 0x7333 //RX_BWE_TONE_TH +298 0x0004 //RX_BWE_UV_HOLD_T +299 0x6CCD //RX_BWE_GAIN2_ALPHA +300 0x799A //RX_BWE_GAIN3_ALPHA +301 0x001E //RX_BWE_CUTOFF +302 0x3000 //RX_BWE_GAINFILL +303 0x3200 //RX_BWE_MAXTH_TONE +304 0x2000 //RX_BWE_EQ_0 +305 0x2000 //RX_BWE_EQ_1 +306 0x2000 //RX_BWE_EQ_2 +307 0x2000 //RX_BWE_EQ_3 +308 0x2000 //RX_BWE_EQ_4 +309 0x2000 //RX_BWE_EQ_5 +310 0x2000 //RX_BWE_EQ_6 +311 0x0000 //RX_BWE_RESRV_0 +312 0x0000 //RX_BWE_RESRV_1 +313 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7E70 //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x001C //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x3C3C //RX_FDEQ_GAIN_9 +206 0x3C3C //RX_FDEQ_GAIN_10 +207 0x3838 //RX_FDEQ_GAIN_11 +208 0x3838 //RX_FDEQ_GAIN_12 +209 0x3030 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F10 //RX_FDEQ_BIN_11 +232 0x1011 //RX_FDEQ_BIN_12 +233 0x1112 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7E70 //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x001C //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x3C3C //RX_FDEQ_GAIN_9 +206 0x3C3C //RX_FDEQ_GAIN_10 +207 0x3838 //RX_FDEQ_GAIN_11 +208 0x3838 //RX_FDEQ_GAIN_12 +209 0x3030 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F10 //RX_FDEQ_BIN_11 +232 0x1011 //RX_FDEQ_BIN_12 +233 0x1112 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7E70 //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x001C //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x3C3C //RX_FDEQ_GAIN_9 +206 0x3C3C //RX_FDEQ_GAIN_10 +207 0x3838 //RX_FDEQ_GAIN_11 +208 0x3838 //RX_FDEQ_GAIN_12 +209 0x3030 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F10 //RX_FDEQ_BIN_11 +232 0x1011 //RX_FDEQ_BIN_12 +233 0x1112 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7E70 //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x001C //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x3C3C //RX_FDEQ_GAIN_9 +206 0x3C3C //RX_FDEQ_GAIN_10 +207 0x3838 //RX_FDEQ_GAIN_11 +208 0x3838 //RX_FDEQ_GAIN_12 +209 0x3030 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F10 //RX_FDEQ_BIN_11 +232 0x1011 //RX_FDEQ_BIN_12 +233 0x1112 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7E70 //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x001C //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x3C3C //RX_FDEQ_GAIN_9 +206 0x3C3C //RX_FDEQ_GAIN_10 +207 0x3838 //RX_FDEQ_GAIN_11 +208 0x3838 //RX_FDEQ_GAIN_12 +209 0x3030 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F10 //RX_FDEQ_BIN_11 +232 0x1011 //RX_FDEQ_BIN_12 +233 0x1112 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7E70 //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x001C //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x3C3C //RX_FDEQ_GAIN_9 +206 0x3C3C //RX_FDEQ_GAIN_10 +207 0x3838 //RX_FDEQ_GAIN_11 +208 0x3838 //RX_FDEQ_GAIN_12 +209 0x3030 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F10 //RX_FDEQ_BIN_11 +232 0x1011 //RX_FDEQ_BIN_12 +233 0x1112 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7E70 //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x001C //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x3C3C //RX_FDEQ_GAIN_9 +206 0x3C3C //RX_FDEQ_GAIN_10 +207 0x3838 //RX_FDEQ_GAIN_11 +208 0x3838 //RX_FDEQ_GAIN_12 +209 0x3030 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F10 //RX_FDEQ_BIN_11 +232 0x1011 //RX_FDEQ_BIN_12 +233 0x1112 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 + +#CASE_NAME BLUETOOTH-BTWB_NREC-VOICE_GENERIC-SWB +#PARAM_MODE FULL +#PARAM_TYPE TX+2RX +#TOTAL_CUSTOM_STEP 7+7 +#TX +0 0x0001 //TX_OPERATION_MODE_0 +1 0x0001 //TX_OPERATION_MODE_1 +2 0x0033 //TX_PATCH_REG +3 0x2A28 //TX_SENDFUNC_MODE_0 +4 0x0001 //TX_SENDFUNC_MODE_1 +5 0x0001 //TX_NUM_MIC +6 0x0003 //TX_SAMPLINGFREQ_SIG +7 0x0003 //TX_SAMPLINGFREQ_PROC +8 0x000A //TX_FRAME_SZ_SIG +9 0x000A //TX_FRAME_SZ +10 0x0000 //TX_DELAY_OPT +11 0x0028 //TX_MAX_TAIL_LENGTH +12 0x0001 //TX_NUM_LOUTCHN +13 0x0001 //TX_MAXNUM_AECREF +14 0x0000 //TX_DBG_FUNC_REG +15 0x0000 //TX_DBG_FUNC_REG1 +16 0x0000 //TX_SYS_RESRV_0 +17 0x0000 //TX_SYS_RESRV_1 +18 0x0000 //TX_SYS_RESRV_2 +19 0x0000 //TX_SYS_RESRV_3 +20 0x0000 //TX_DIST2REF0 +21 0x009B //TX_DIST2REF1 +22 0x0000 //TX_DIST2REF_02 +23 0x0000 //TX_DIST2REF_03 +24 0x0000 //TX_DIST2REF_04 +25 0x0000 //TX_DIST2REF_05 +26 0x0000 //TX_MMIC +27 0x0915 //TX_PGA_0 +28 0x0800 //TX_PGA_1 +29 0x0800 //TX_PGA_2 +30 0x0000 //TX_PGA_3 +31 0x0000 //TX_PGA_4 +32 0x0000 //TX_PGA_5 +33 0x0000 //TX_MIC_PAIRS +34 0x0000 //TX_MIC_PAIRS_HS +35 0x0002 //TX_MICS_FOR_BF +36 0x0000 //TX_MIC_PAIRS_FORL1 +37 0x0002 //TX_MICS_OF_PAIR0 +38 0x0002 //TX_MICS_OF_PAIR1 +39 0x0002 //TX_MICS_OF_PAIR2 +40 0x0002 //TX_MICS_OF_PAIR3 +41 0x0000 //TX_MIC_DATA_SRC0 +42 0x0001 //TX_MIC_DATA_SRC1 +43 0x0002 //TX_MIC_DATA_SRC2 +44 0x0000 //TX_MIC_DATA_SRC3 +45 0x0000 //TX_MIC_PAIR_CH_04 +46 0x0000 //TX_MIC_PAIR_CH_05 +47 0x0000 //TX_MIC_PAIR_CH_10 +48 0x0000 //TX_MIC_PAIR_CH_11 +49 0x0000 //TX_MIC_PAIR_CH_12 +50 0x0000 //TX_MIC_PAIR_CH_13 +51 0x0000 //TX_MIC_PAIR_CH_14 +52 0x05DC //TX_HD_BIN_MASK +53 0x0010 //TX_HD_SUBAND_MASK +54 0x19A1 //TX_HD_FRAME_AVG_MASK +55 0x0320 //TX_HD_MIN_FRQ +56 0x1000 //TX_HD_ALPHA_PSD +57 0x1100 //TX_T_PHPR1 +58 0x0000 //TX_T_PHPR2 +59 0x0000 //TX_T_PTPR +60 0x0000 //TX_T_PNPR +61 0x0000 //TX_T_PAPR1 +62 0xEE6C //TX_T_PSDVAT +63 0x0800 //TX_CNT +64 0x4000 //TX_ANTI_HOWL_GAIN +65 0x0001 //TX_MICFORBFMARK_0 +66 0x0001 //TX_MICFORBFMARK_1 +67 0x0001 //TX_MICFORBFMARK_2 +68 0x0001 //TX_MICFORBFMARK_3 +69 0x0001 //TX_MICFORBFMARK_4 +70 0x0001 //TX_MICFORBFMARK_5 +71 0x0000 //TX_DIST2REF_10 +72 0x3E00 //TX_DIST2REF_11 +73 0x0000 //TX_DIST2REF2 +74 0x0000 //TX_DIST2REF_13 +75 0x0000 //TX_DIST2REF_14 +76 0x0000 //TX_DIST2REF_15 +77 0x0000 //TX_DIST2REF_20 +78 0x0000 //TX_DIST2REF_21 +79 0x0000 //TX_DIST2REF_22 +80 0x0000 //TX_DIST2REF_23 +81 0x0000 //TX_DIST2REF_24 +82 0x0000 //TX_DIST2REF_25 +83 0x0000 //TX_DIST2REF_30 +84 0x0000 //TX_DIST2REF_31 +85 0x0000 //TX_DIST2REF_32 +86 0x0000 //TX_DIST2REF_33 +87 0x0000 //TX_DIST2REF_34 +88 0x0000 //TX_DIST2REF_35 +89 0x0000 //TX_MIC_LOC_00 +90 0x0000 //TX_MIC_LOC_01 +91 0x0000 //TX_MIC_LOC_02 +92 0x0000 //TX_MIC_LOC_03 +93 0x0000 //TX_MIC_LOC_04 +94 0x0000 //TX_MIC_LOC_05 +95 0x0000 //TX_MIC_LOC_10 +96 0x0000 //TX_MIC_LOC_11 +97 0x0000 //TX_MIC_LOC_12 +98 0x0000 //TX_MIC_LOC_13 +99 0x0000 //TX_MIC_LOC_14 +100 0x0000 //TX_MIC_LOC_15 +101 0x0000 //TX_MIC_LOC_20 +102 0x0000 //TX_MIC_LOC_21 +103 0x0000 //TX_MIC_LOC_22 +104 0x0000 //TX_MIC_LOC_23 +105 0x0000 //TX_MIC_LOC_24 +106 0x0000 //TX_MIC_LOC_25 +107 0x0200 //TX_MIC_REFBLK_VOLUME +108 0x0800 //TX_MIC_BLOCK_VOLUME +109 0x0000 //TX_INVERSE_MASK +110 0x0000 //TX_ADCS_MASK +111 0x04D0 //TX_ADCS_GAIN +112 0x4000 //TX_NFC_GAINFAC +113 0x0000 //TX_MAINMIC_BLKFACTOR +114 0x0000 //TX_REFMIC_BLKFACTOR +115 0x0000 //TX_BLMIC_BLKFACTOR +116 0x0000 //TX_BRMIC_BLKFACTOR +117 0x0031 //TX_MICBLK_START_BIN +118 0x0060 //TX_MICBLK_END_BIN +119 0x0015 //TX_MICBLK_FE_HOLD +120 0xFFF2 //TX_MICBLK_MR_EXP_TH +121 0xFFF2 //TX_MICBLK_LR_EXP_TH +122 0x0000 //TX_FENE_HOLD +123 0x4000 //TX_FE_ENER_TH_MTS +124 0x0004 //TX_FE_ENER_TH_EXP +125 0x6000 //TX_C_POST_FLT_MIC_MAINBLK +126 0x6000 //TX_C_POST_FLT_MIC_REFBLK +127 0x0010 //TX_MIC_BLOCK_N +128 0x7EFF //TX_A_HP +129 0x4000 //TX_B_PE +130 0x1800 //TX_THR_PITCH_DET_0 +131 0x1000 //TX_THR_PITCH_DET_1 +132 0x0800 //TX_THR_PITCH_DET_2 +133 0x0008 //TX_PITCH_BFR_LEN +134 0x0003 //TX_SBD_PITCH_DET +135 0x0050 //TX_TD_AEC_L +136 0x4000 //TX_MU0_UNP_TD_AEC +137 0x1000 //TX_MU0_PTD_TD_AEC +138 0x0000 //TX_PP_RESRV_0 +139 0x2A94 //TX_PP_RESRV_1 +140 0x55F0 //TX_PP_RESRV_2 +141 0x0000 //TX_PP_RESRV_3 +142 0x0000 //TX_PP_RESRV_4 +143 0x0000 //TX_PP_RESRV_5 +144 0x0000 //TX_PP_RESRV_6 +145 0x0000 //TX_PP_RESRV_7 +146 0x001E //TX_TAIL_LENGTH +147 0x0080 //TX_AEC_REF_GAIN_0 +148 0x0800 //TX_AEC_REF_GAIN_1 +149 0x0800 //TX_AEC_REF_GAIN_2 +150 0x7000 //TX_EAD_THR +151 0x0800 //TX_THR_RE_EST +152 0x0800 //TX_MIN_EQ_RE_EST_0 +153 0x0800 //TX_MIN_EQ_RE_EST_1 +154 0x0800 //TX_MIN_EQ_RE_EST_2 +155 0x0800 //TX_MIN_EQ_RE_EST_3 +156 0x0800 //TX_MIN_EQ_RE_EST_4 +157 0x0800 //TX_MIN_EQ_RE_EST_5 +158 0x0800 //TX_MIN_EQ_RE_EST_6 +159 0x0800 //TX_MIN_EQ_RE_EST_7 +160 0x0800 //TX_MIN_EQ_RE_EST_8 +161 0x0800 //TX_MIN_EQ_RE_EST_9 +162 0x0800 //TX_MIN_EQ_RE_EST_10 +163 0x0800 //TX_MIN_EQ_RE_EST_11 +164 0x0800 //TX_MIN_EQ_RE_EST_12 +165 0x4000 //TX_LAMBDA_RE_EST +166 0x2000 //TX_LAMBDA_CB_NLE +167 0x6000 //TX_C_POST_FLT +168 0x7000 //TX_GAIN_NP +169 0x00C8 //TX_SE_HOLD_N +170 0x00C8 //TX_DT_HOLD_N +171 0x03E8 //TX_DT2_HOLD_N +172 0x6666 //TX_AEC_RESRV_0 +173 0x0000 //TX_AEC_RESRV_1 +174 0x0014 //TX_AEC_RESRV_2 +175 0x0000 //TX_MIC_DELAY_LENGTH +176 0x0000 //TX_REF_DELAY_LENGTH +177 0x0000 //TX_ADD_LINEIN_GAINL +178 0x0000 //TX_ADD_LINEIN_GAINH +179 0x0000 //TX_MIN_EQ_RE_EST_14 +180 0x0000 //TX_DTD_THR1_8 +181 0x7FFF //TX_DTD_THR2_8 +182 0x0000 //TX_DTD_MIC_BLK2 +183 0x0008 //TX_FRQ_LIN_LEN +184 0x7FFF //TX_FRQ_AEC_LEN_RHO +185 0x6000 //TX_MU0_UNP_FRQ_AEC +186 0x4000 //TX_MU0_PTD_FRQ_AEC +187 0x000A //TX_MINENOISETH +188 0x0800 //TX_MU0_RE_EST +189 0x0001 //TX_AEC_NUM_CH +190 0x0000 //TX_BIGECHOATTENUATION_MAX +191 0x2000 //TX_A_POST_FLT_MICBLK +192 0x0000 //TX_BLKENERTH +193 0x0000 //TX_BLKENERHIGHTH +194 0x0000 //TX_NORMENERTH +195 0x0000 //TX_NORMENERHIGHTH +196 0x0000 //TX_NORMENERHIGHTHL +197 0x7800 //TX_DTD_THR1_0 +198 0x7000 //TX_DTD_THR1_1 +199 0x7FFF //TX_DTD_THR1_2 +200 0x7FFF //TX_DTD_THR1_3 +201 0x7FFF //TX_DTD_THR1_4 +202 0x7FFF //TX_DTD_THR1_5 +203 0x7FFF //TX_DTD_THR1_6 +204 0x7FFF //TX_DTD_THR2_0 +205 0x7FFF //TX_DTD_THR2_1 +206 0x7FFF //TX_DTD_THR2_2 +207 0x7FFF //TX_DTD_THR2_3 +208 0x7FFF //TX_DTD_THR2_4 +209 0x7FFF //TX_DTD_THR2_5 +210 0x7FFF //TX_DTD_THR2_6 +211 0x1000 //TX_DTD_THR3 +212 0x0000 //TX_SPK_CUT_K +213 0x0BB8 //TX_DT_CUT_K +214 0x0CCD //TX_DT_CUT_THR +215 0x04EB //TX_COMFORT_G +216 0x01F4 //TX_POWER_YOUT_TH +217 0x4000 //TX_FDPFGAINECHO +218 0x0000 //TX_DTD_HD_THR +219 0x0000 //TX_SPK_CUT_K_S +220 0x0000 //TX_DTD_MIC_BLK +221 0x0400 //TX_ADPT_STRICT_L +222 0x0200 //TX_ADPT_STRICT_H +223 0x0BB8 //TX_RATIO_DT_L_TH_LOW +224 0x3A98 //TX_RATIO_DT_H_TH_LOW +225 0x1770 //TX_RATIO_DT_L_TH_HIGH +226 0x4E20 //TX_RATIO_DT_H_TH_HIGH +227 0x09C4 //TX_RATIO_DT_L0_TH +228 0x0800 //TX_B_POST_FILT_ECHO_L +229 0x7FFF //TX_B_POST_FILT_ECHO_H +230 0x0200 //TX_MIN_G_CTRL_ECHO +231 0x7FFF //TX_B_LESSCUT_RTO_ECHO +232 0x00F0 //TX_EPD_OFFSET_00 +233 0x00F0 //TX_EPD_OFFST_01 +234 0x1388 //TX_RATIO_DT_L0_TH_HIGH +235 0x3A98 //TX_RATIO_DT_H_TH_CUT +236 0x7FFF //TX_MIN_EQ_RE_EST_13 +237 0x7FFF //TX_DTD_THR1_7 +238 0x7FFF //TX_DTD_THR2_7 +239 0x0800 //TX_DT_RESRV_7 +240 0x0800 //TX_DT_RESRV_8 +241 0x0000 //TX_DT_RESRV_9 +242 0xF400 //TX_THR_SN_EST_0 +243 0xF400 //TX_THR_SN_EST_1 +244 0xF600 //TX_THR_SN_EST_2 +245 0xF400 //TX_THR_SN_EST_3 +246 0xF400 //TX_THR_SN_EST_4 +247 0xF400 //TX_THR_SN_EST_5 +248 0xF400 //TX_THR_SN_EST_6 +249 0xF600 //TX_THR_SN_EST_7 +250 0x0000 //TX_DELTA_THR_SN_EST_0 +251 0x0200 //TX_DELTA_THR_SN_EST_1 +252 0x0200 //TX_DELTA_THR_SN_EST_2 +253 0x0200 //TX_DELTA_THR_SN_EST_3 +254 0x0200 //TX_DELTA_THR_SN_EST_4 +255 0x0200 //TX_DELTA_THR_SN_EST_5 +256 0x0000 //TX_DELTA_THR_SN_EST_6 +257 0x0200 //TX_DELTA_THR_SN_EST_7 +258 0x6000 //TX_LAMBDA_NN_EST_0 +259 0x4000 //TX_LAMBDA_NN_EST_1 +260 0x4000 //TX_LAMBDA_NN_EST_2 +261 0x4000 //TX_LAMBDA_NN_EST_3 +262 0x4000 //TX_LAMBDA_NN_EST_4 +263 0x4000 //TX_LAMBDA_NN_EST_5 +264 0x6000 //TX_LAMBDA_NN_EST_6 +265 0x4000 //TX_LAMBDA_NN_EST_7 +266 0x0400 //TX_N_SN_EST +267 0x001E //TX_INBEAM_T +268 0x0041 //TX_INBEAMHOLDT +269 0x2000 //TX_G_STRICT +270 0x2000 //TX_EQ_THR_BF +271 0x799A //TX_LAMBDA_EQ_BF +272 0x1000 //TX_NE_RTO_TH +273 0x0400 //TX_NE_RTO_TH_L +274 0x0800 //TX_MAINREFRTOH_TH_H +275 0x0800 //TX_MAINREFRTOH_TH_L +276 0x0800 //TX_MAINREFRTO_TH_H +277 0x0800 //TX_MAINREFRTO_TH_L +278 0x0200 //TX_MAINREFRTO_TH_EQ +279 0x1000 //TX_B_POST_FLT_0 +280 0x1000 //TX_B_POST_FLT_1 +281 0x000B //TX_NS_LVL_CTRL_0 +282 0x0011 //TX_NS_LVL_CTRL_1 +283 0x000F //TX_NS_LVL_CTRL_2 +284 0x000F //TX_NS_LVL_CTRL_3 +285 0x000F //TX_NS_LVL_CTRL_4 +286 0x000F //TX_NS_LVL_CTRL_5 +287 0x000F //TX_NS_LVL_CTRL_6 +288 0x0011 //TX_NS_LVL_CTRL_7 +289 0x000C //TX_MIN_GAIN_S_0 +290 0x000F //TX_MIN_GAIN_S_1 +291 0x000C //TX_MIN_GAIN_S_2 +292 0x000C //TX_MIN_GAIN_S_3 +293 0x000C //TX_MIN_GAIN_S_4 +294 0x000C //TX_MIN_GAIN_S_5 +295 0x000C //TX_MIN_GAIN_S_6 +296 0x000F //TX_MIN_GAIN_S_7 +297 0x7FFF //TX_NMOS_SUP +298 0x0000 //TX_NS_MAX_PRI_SNR_TH +299 0x0000 //TX_NMOS_SUP_MENSA +300 0x7FFF //TX_SNRI_SUP_0 +301 0x7FFF //TX_SNRI_SUP_1 +302 0x7FFF //TX_SNRI_SUP_2 +303 0x7FFF //TX_SNRI_SUP_3 +304 0x7FFF //TX_SNRI_SUP_4 +305 0x7FFF //TX_SNRI_SUP_5 +306 0x7FFF //TX_SNRI_SUP_6 +307 0x7FFF //TX_SNRI_SUP_7 +308 0x7FFF //TX_THR_LFNS +309 0x000E //TX_G_LFNS +310 0x09C4 //TX_GAIN0_NTH +311 0x000A //TX_MUSIC_MORENS +312 0x7FFF //TX_A_POST_FILT_0 +313 0x2000 //TX_A_POST_FILT_1 +314 0x2000 //TX_A_POST_FILT_S_0 +315 0x5000 //TX_A_POST_FILT_S_1 +316 0x5000 //TX_A_POST_FILT_S_2 +317 0x5000 //TX_A_POST_FILT_S_3 +318 0x5000 //TX_A_POST_FILT_S_4 +319 0x5000 //TX_A_POST_FILT_S_5 +320 0x4000 //TX_A_POST_FILT_S_6 +321 0x5000 //TX_A_POST_FILT_S_7 +322 0x1000 //TX_B_POST_FILT_0 +323 0x1000 //TX_B_POST_FILT_1 +324 0x1000 //TX_B_POST_FILT_2 +325 0x1000 //TX_B_POST_FILT_3 +326 0x1000 //TX_B_POST_FILT_4 +327 0x1000 //TX_B_POST_FILT_5 +328 0x1000 //TX_B_POST_FILT_6 +329 0x1000 //TX_B_POST_FILT_7 +330 0x7FFF //TX_B_LESSCUT_RTO_S_0 +331 0x7FFF //TX_B_LESSCUT_RTO_S_1 +332 0x7FFF //TX_B_LESSCUT_RTO_S_2 +333 0x7FFF //TX_B_LESSCUT_RTO_S_3 +334 0x7FFF //TX_B_LESSCUT_RTO_S_4 +335 0x7FFF //TX_B_LESSCUT_RTO_S_5 +336 0x7FFF //TX_B_LESSCUT_RTO_S_6 +337 0x7FFF //TX_B_LESSCUT_RTO_S_7 +338 0x7900 //TX_LAMBDA_PFILT +339 0x7B00 //TX_LAMBDA_PFILT_S_0 +340 0x7B00 //TX_LAMBDA_PFILT_S_1 +341 0x7B00 //TX_LAMBDA_PFILT_S_2 +342 0x7B00 //TX_LAMBDA_PFILT_S_3 +343 0x7B00 //TX_LAMBDA_PFILT_S_4 +344 0x7B00 //TX_LAMBDA_PFILT_S_5 +345 0x7B00 //TX_LAMBDA_PFILT_S_6 +346 0x7B00 //TX_LAMBDA_PFILT_S_7 +347 0x0000 //TX_K_PEPPER +348 0x0800 //TX_A_PEPPER +349 0x1EAA //TX_K_PEPPER_HF +350 0x0800 //TX_A_PEPPER_HF +351 0x0001 //TX_HMNC_BST_FLG +352 0x0200 //TX_HMNC_BST_THR +353 0x0800 //TX_DT_BINVAD_TH_0 +354 0x0800 //TX_DT_BINVAD_TH_1 +355 0x0800 //TX_DT_BINVAD_TH_2 +356 0x0800 //TX_DT_BINVAD_TH_3 +357 0x1D4C //TX_DT_BINVAD_ENDF +358 0x0000 //TX_C_POST_FLT_DT +359 0x0CCD //TX_NS_B_POST_FLT_LESSCUT +360 0x0100 //TX_DT_BOOST +361 0x0000 //TX_BF_SGRAD_FLG +362 0x0005 //TX_BF_DVG_TH +363 0x001E //TX_SN_C_F +364 0x0000 //TX_K_APT +365 0x0001 //TX_NOISEDET +366 0x0190 //TX_NDETCT +367 0x0050 //TX_NOISE_TH_0 +368 0x7FFF //TX_NOISE_TH_0_2 +369 0x7FFF //TX_NOISE_TH_0_3 +370 0x07D0 //TX_NOISE_TH_1 +371 0x00C8 //TX_NOISE_TH_2 +372 0x3A98 //TX_NOISE_TH_3 +373 0x0FA0 //TX_NOISE_TH_4 +374 0x157C //TX_NOISE_TH_5 +375 0x7FFF //TX_NOISE_TH_5_2 +376 0x7FFF //TX_NOISE_TH_5_3 +377 0x7FFF //TX_NOISE_TH_5_4 +378 0x044C //TX_NOISE_TH_6 +379 0x0014 //TX_MINENOISE_TH +380 0x4000 //TX_MORENS_TFMASK_TH +381 0xFFEE //TX_DRC_QUIET_FLOOR +382 0x6000 //TX_RATIODTL_CUT_TH +383 0xFFF3 //TX_DT_CUT_K1 +384 0x0666 //TX_OUT_ENER_S_TH_CLEAN +385 0x0666 //TX_OUT_ENER_S_TH_LESSCLEAN +386 0x0333 //TX_OUT_ENER_S_TH_NOISY +387 0x019A //TX_OUT_ENER_TH_NOISE +388 0x0333 //TX_OUT_ENER_TH_SPEECH +389 0x2000 //TX_SN_NPB_GAIN +390 0x0000 //TX_NN_NPB_GAIN +391 0x0000 //TX_POST_MASK_SUP_HSNE +392 0x0000 //TX_TAIL_DET_TH +393 0x0000 //TX_B_LESSCUT_RTO_WTA +394 0x0000 //TX_MEL_G_R +395 0x0800 //TX_SUPHIGH_TH +396 0x00C8 //TX_MASK_G_R +397 0x0002 //TX_EXTRA_NS_L +398 0x0800 //TX_C_POST_FLT_MASK +399 0x0005 //TX_A_POST_FLT_WNS +400 0x0148 //TX_MIN_G_LOW300HZ +401 0x0002 //TX_MAXLEVEL_CNG +402 0x00B4 //TX_STN_NOISE_TH +403 0x4000 //TX_POST_MASK_SUP +404 0x7FFF //TX_POST_MASK_ADJUST +405 0x00C8 //TX_NS_ENOISE_MIC0_TH +406 0x0014 //TX_MINENOISE_MIC0_TH +407 0x012C //TX_MINENOISE_MIC0_S_TH +408 0x2900 //TX_MIN_G_CTRL_SSNS +409 0x0800 //TX_METAL_RTO_THR +410 0x4848 //TX_NS_FP_K_METAL +411 0x3A98 //TX_NOISEDET_BOOST_TH +412 0x0FA0 //TX_NSMOOTH_TH +413 0x0000 //TX_NS_RESRV_8 +414 0x1800 //TX_RHO_UPB +415 0x0BB8 //TX_N_HOLD_HS +416 0x0050 //TX_N_RHO_BFR0 +417 0x7FFF //TX_LAMBDA_ARSP_EST +418 0x0100 //TX_EXTRA_GAIN_MICBLOCK +419 0x0CCD //TX_THR_STD_NSR +420 0x019A //TX_THR_STD_PLH +421 0x2AF8 //TX_N_HOLD_STD +422 0x0066 //TX_THR_STD_RHO +423 0x2000 //TX_BF_RESET_THR_HS +424 0x09C4 //TX_SB_RTO_MEAN_TH +425 0x0000 //TX_SB_RHO_MEAN_TH_NTALK +426 0x3800 //TX_SB_RTO_MEAN_TH_ABN +427 0x2EE0 //TX_SB_RTO_MEAN_TH_RUB +428 0x0000 //TX_WTA_EN_RTO_TH +429 0x0000 //TX_TOP_ENER_TH_F +430 0x0000 //TX_DESIRED_TALK_HOLDT +431 0x0800 //TX_MIC_BLOCK_FACTOR +432 0x0000 //TX_NSEST_BFRLRNRDC +433 0x0000 //TX_THR_POST_FLT_HS +434 0x0010 //TX_HS_VAD_BIN +435 0x2666 //TX_THR_VAD_HS +436 0x2CCD //TX_MEAN_RTO_MIN_TH2 +437 0x0032 //TX_SILENCE_T +438 0x0000 //TX_A_POST_FLT_WTA +439 0x799A //TX_LAMBDA_PFLT_WTA +440 0x0000 //TX_SB_RHO_MEAN2_TH +441 0x0190 //TX_SB_RHO_MEAN3_TH +442 0x0000 //TX_HS_RESRV_4 +443 0x0000 //TX_HS_RESRV_5 +444 0x003C //TX_DOA_VAD_THR_1 +445 0x0000 //TX_DOA_VAD_THR_2 +446 0x0028 //TX_DOA_VAD_THR1_0 +447 0x0028 //TX_DOA_VAD_THR1_1 +448 0x0000 //TX_SRC_DOA_RNG_LOW_0A +449 0x00B4 //TX_SRC_DOA_RNG_HIGH_0A +450 0x005A //TX_DFLT_SRC_DOA_0A +451 0x0000 //TX_SRC_DOA_RNG_LOW_0B +452 0x0000 //TX_SRC_DOA_RNG_HIGH_0B +453 0x0000 //TX_DFLT_SRC_DOA_0B +454 0x0000 //TX_SRC_DOA_RNG_LOW_0C +455 0x0000 //TX_SRC_DOA_RNG_HIGH_0C +456 0x0000 //TX_DFLT_SRC_DOA_0C +457 0x0000 //TX_SRC_DOA_RNG_LOW_0D +458 0x0000 //TX_SRC_DOA_RNG_HIGH_0D +459 0x0000 //TX_DFLT_SRC_DOA_0D +460 0x0000 //TX_SRC_DOA_RNG_LOW_1A +461 0x00B4 //TX_SRC_DOA_RNG_HIGH_1A +462 0x005A //TX_DFLT_SRC_DOA_1A +463 0x0000 //TX_SRC_DOA_RNG_LOW_1B +464 0x00B4 //TX_SRC_DOA_RNG_HIGH_1B +465 0x005A //TX_DFLT_SRC_DOA_1B +466 0x0000 //TX_SRC_DOA_RNG_LOW_1C +467 0x00B4 //TX_SRC_DOA_RNG_HIGH_1C +468 0x005A //TX_DFLT_SRC_DOA_1C +469 0x0000 //TX_SRC_DOA_RNG_LOW_1D +470 0x00B4 //TX_SRC_DOA_RNG_HIGH_1D +471 0x005A //TX_DFLT_SRC_DOA_1D +472 0x0100 //TX_BF_HOLDOFF_T +473 0x7FFF //TX_DOA_COST_FACTOR +474 0x4000 //TX_MAINTOREFR_TH0 +475 0x071C //TX_DOA_TRK_THR +476 0x012C //TX_DOA_TRACK_HT +477 0x0200 //TX_N1_HOLD_HF +478 0x0100 //TX_N2_HOLD_HF +479 0x3000 //TX_BF_RESET_THR_HF +480 0x7333 //TX_DOA_SMOOTH +481 0x0800 //TX_MU_BF +482 0x0800 //TX_BF_MU_LF_B2 +483 0x0040 //TX_BF_FC_END_BIN_B2 +484 0x0020 //TX_BF_FC_END_BIN +485 0x0000 //TX_HF_RESRV_25 +486 0x0000 //TX_HF_RESRV_26 +487 0x0007 //TX_N_DOA_SEED +488 0x0001 //TX_FINE_DOA_SEARCH_FLG +489 0x0000 //TX_HF_RESRV_27 +490 0x038E //TX_DLT_SRC_DOA_RNG +491 0x0200 //TX_BF_MU_LF +492 0x0000 //TX_DFLT_SRC_LOC_0 +493 0x7FFF //TX_DFLT_SRC_LOC_1 +494 0x0000 //TX_DFLT_SRC_LOC_2 +495 0x038E //TX_DOA_TRACK_VADTH +496 0x0000 //TX_DOA_TRACK_NEW +497 0x01E0 //TX_NOR_OFF_THR +498 0x7C00 //TX_MORE_ON_700HZ_THR +499 0x2000 //TX_MU_BF_ADPT_NS +500 0x0000 //TX_ADAPT_LEN +501 0x6666 //TX_MORE_SNS +502 0x0000 //TX_NOR_OFF_TH1 +503 0x0000 //TX_WIDE_MASK_TH +504 0xD333 //TX_SUBSNRATIOHIGH4MEANBCK_THR +505 0x6000 //TX_C_POST_FLT_CUT +506 0x2000 //TX_RADIODTLV +507 0x0320 //TX_POWER_LINEIN_TH +508 0x0014 //TX_FE_VADCOUNT_TH_FC +509 0x0000 //TX_ECHO_SUPP_FC +510 0x0C80 //TX_ECHO_TH +511 0x6666 //TX_MIC_TO_BFGAIN +512 0x0000 //TX_MICTOBFGAIN0 +513 0x0000 //TX_FASTMUE_TH +514 0x0000 //TX_DEREVERB_LF_MU +515 0x0000 //TX_DEREVERB_HF_MU +516 0x0000 //TX_DEREVERB_DELAY +517 0x0000 //TX_DEREVERB_COEF_LEN +518 0x0000 //TX_DEREVERB_DNR +519 0x0000 //TX_DEREVERB_ALPHA +520 0x0000 //TX_DEREVERB_BETA +521 0x0000 //TX_GSC_RTOL_TH +522 0x0000 //TX_GSC_RTOH_TH +523 0x0000 //TX_WIDE2_MEANHTH +524 0x0000 //TX_DR_RESRV_5 +525 0x0000 //TX_DR_RESRV_6 +526 0x0000 //TX_DR_RESRV_7 +527 0x0000 //TX_DR_RESRV_8 +528 0x1333 //TX_WIND_MARK_TH +529 0x399A //TX_CORR_THR +530 0x0004 //TX_SNR_THR +531 0x0010 //TX_ENGY_THR +532 0x1770 //TX_CORR_HIGH_TH +533 0x6000 //TX_ENGY_THR_2 +534 0x3400 //TX_MEAN_RTO_THR +535 0x0028 //TX_WNS_ENOISE_MIC0_TH +536 0x3000 //TX_RATIOMICL_TH +537 0x64CD //TX_CALIG_HS +538 0x0000 //TX_LVL_CTRL +539 0x0014 //TX_WIND_SUPRTO +540 0x000A //TX_WNS_MIN_G +541 0x0000 //TX_WNS_B_POST_FLT +542 0x2800 //TX_RATIOMICH_TH +543 0xD120 //TX_WIND_INBEAM_L_TH +544 0x0FA0 //TX_WIND_INBEAM_H_TH +545 0x2000 //TX_WNS_RESRV_0 +546 0x59D8 //TX_WNS_RESRV_1 +547 0x0000 //TX_WNS_RESRV_2 +548 0x0000 //TX_WNS_RESRV_3 +549 0x0000 //TX_WNS_RESRV_4 +550 0x0000 //TX_WNS_RESRV_5 +551 0x0000 //TX_WNS_RESRV_6 +552 0x0000 //TX_BVE_NOISE_FLOOR_0 +553 0x0070 //TX_BVE_NOISE_FLOOR_1 +554 0x0070 //TX_BVE_NOISE_FLOOR_2 +555 0x0010 //TX_BVE_NOISE_FLOOR_3 +556 0x0070 //TX_BVE_NOISE_FLOOR_4 +557 0x00B0 //TX_BVE_NOISE_FLOOR_5 +558 0x0E66 //TX_BVE_NOISE_FLOOR_6 +559 0x0050 //TX_BVE_NOISE_FLOOR_7 +560 0x770A //TX_BVE_NOISE_FLOOR_8 +561 0x0000 //TX_BVE_NOISE_FLOOR_9 +562 0x0000 //TX_BVE_IN_N +563 0x0000 //TX_BVE_OUT_N +564 0x0000 //TX_BVE_MICALPHA_DOWN +565 0x0000 //TX_PB_RESRV_1 +566 0x0020 //TX_FDEQ_SUBNUM +567 0x4848 //TX_FDEQ_GAIN_0 +568 0x4848 //TX_FDEQ_GAIN_1 +569 0x4848 //TX_FDEQ_GAIN_2 +570 0x4848 //TX_FDEQ_GAIN_3 +571 0x4848 //TX_FDEQ_GAIN_4 +572 0x4848 //TX_FDEQ_GAIN_5 +573 0x4848 //TX_FDEQ_GAIN_6 +574 0x4848 //TX_FDEQ_GAIN_7 +575 0x4848 //TX_FDEQ_GAIN_8 +576 0x4848 //TX_FDEQ_GAIN_9 +577 0x4848 //TX_FDEQ_GAIN_10 +578 0x4848 //TX_FDEQ_GAIN_11 +579 0x4848 //TX_FDEQ_GAIN_12 +580 0x4848 //TX_FDEQ_GAIN_13 +581 0x4848 //TX_FDEQ_GAIN_14 +582 0x4848 //TX_FDEQ_GAIN_15 +583 0x4848 //TX_FDEQ_GAIN_16 +584 0x4848 //TX_FDEQ_GAIN_17 +585 0x4848 //TX_FDEQ_GAIN_18 +586 0x4848 //TX_FDEQ_GAIN_19 +587 0x4848 //TX_FDEQ_GAIN_20 +588 0x4848 //TX_FDEQ_GAIN_21 +589 0x4848 //TX_FDEQ_GAIN_22 +590 0x4848 //TX_FDEQ_GAIN_23 +591 0x0202 //TX_FDEQ_BIN_0 +592 0x0203 //TX_FDEQ_BIN_1 +593 0x0303 //TX_FDEQ_BIN_2 +594 0x0304 //TX_FDEQ_BIN_3 +595 0x0405 //TX_FDEQ_BIN_4 +596 0x0506 //TX_FDEQ_BIN_5 +597 0x0708 //TX_FDEQ_BIN_6 +598 0x090A //TX_FDEQ_BIN_7 +599 0x0B0C //TX_FDEQ_BIN_8 +600 0x0D0E //TX_FDEQ_BIN_9 +601 0x1013 //TX_FDEQ_BIN_10 +602 0x1719 //TX_FDEQ_BIN_11 +603 0x1B1E //TX_FDEQ_BIN_12 +604 0x1E1E //TX_FDEQ_BIN_13 +605 0x1E28 //TX_FDEQ_BIN_14 +606 0x282C //TX_FDEQ_BIN_15 +607 0x0000 //TX_FDEQ_BIN_16 +608 0x0000 //TX_FDEQ_BIN_17 +609 0x0000 //TX_FDEQ_BIN_18 +610 0x0000 //TX_FDEQ_BIN_19 +611 0x0000 //TX_FDEQ_BIN_20 +612 0x0000 //TX_FDEQ_BIN_21 +613 0x0000 //TX_FDEQ_BIN_22 +614 0x0000 //TX_FDEQ_BIN_23 +615 0x0000 //TX_FDEQ_PADDING +616 0x0020 //TX_PREEQ_SUBNUM_MIC0 +617 0x4848 //TX_PREEQ_GAIN_MIC0_0 +618 0x4848 //TX_PREEQ_GAIN_MIC0_1 +619 0x4848 //TX_PREEQ_GAIN_MIC0_2 +620 0x4848 //TX_PREEQ_GAIN_MIC0_3 +621 0x4848 //TX_PREEQ_GAIN_MIC0_4 +622 0x4848 //TX_PREEQ_GAIN_MIC0_5 +623 0x4848 //TX_PREEQ_GAIN_MIC0_6 +624 0x4848 //TX_PREEQ_GAIN_MIC0_7 +625 0x4868 //TX_PREEQ_GAIN_MIC0_8 +626 0x6860 //TX_PREEQ_GAIN_MIC0_9 +627 0x6048 //TX_PREEQ_GAIN_MIC0_10 +628 0x4848 //TX_PREEQ_GAIN_MIC0_11 +629 0x4848 //TX_PREEQ_GAIN_MIC0_12 +630 0x4848 //TX_PREEQ_GAIN_MIC0_13 +631 0x4848 //TX_PREEQ_GAIN_MIC0_14 +632 0x4848 //TX_PREEQ_GAIN_MIC0_15 +633 0x4848 //TX_PREEQ_GAIN_MIC0_16 +634 0x4848 //TX_PREEQ_GAIN_MIC0_17 +635 0x4848 //TX_PREEQ_GAIN_MIC0_18 +636 0x4848 //TX_PREEQ_GAIN_MIC0_19 +637 0x4848 //TX_PREEQ_GAIN_MIC0_20 +638 0x4848 //TX_PREEQ_GAIN_MIC0_21 +639 0x4848 //TX_PREEQ_GAIN_MIC0_22 +640 0x4848 //TX_PREEQ_GAIN_MIC0_23 +641 0x0E10 //TX_PREEQ_BIN_MIC0_0 +642 0x1010 //TX_PREEQ_BIN_MIC0_1 +643 0x1010 //TX_PREEQ_BIN_MIC0_2 +644 0x1010 //TX_PREEQ_BIN_MIC0_3 +645 0x1010 //TX_PREEQ_BIN_MIC0_4 +646 0x1010 //TX_PREEQ_BIN_MIC0_5 +647 0x1010 //TX_PREEQ_BIN_MIC0_6 +648 0x1010 //TX_PREEQ_BIN_MIC0_7 +649 0x1010 //TX_PREEQ_BIN_MIC0_8 +650 0x1010 //TX_PREEQ_BIN_MIC0_9 +651 0x1010 //TX_PREEQ_BIN_MIC0_10 +652 0x1010 //TX_PREEQ_BIN_MIC0_11 +653 0x1010 //TX_PREEQ_BIN_MIC0_12 +654 0x1010 //TX_PREEQ_BIN_MIC0_13 +655 0x1010 //TX_PREEQ_BIN_MIC0_14 +656 0x0200 //TX_PREEQ_BIN_MIC0_15 +657 0x0000 //TX_PREEQ_BIN_MIC0_16 +658 0x0000 //TX_PREEQ_BIN_MIC0_17 +659 0x0000 //TX_PREEQ_BIN_MIC0_18 +660 0x0000 //TX_PREEQ_BIN_MIC0_19 +661 0x0000 //TX_PREEQ_BIN_MIC0_20 +662 0x0000 //TX_PREEQ_BIN_MIC0_21 +663 0x0000 //TX_PREEQ_BIN_MIC0_22 +664 0x0000 //TX_PREEQ_BIN_MIC0_23 +665 0x0020 //TX_PREEQ_SUBNUM_MIC1 +666 0x4848 //TX_PREEQ_GAIN_MIC1_0 +667 0x4848 //TX_PREEQ_GAIN_MIC1_1 +668 0x4848 //TX_PREEQ_GAIN_MIC1_2 +669 0x4848 //TX_PREEQ_GAIN_MIC1_3 +670 0x4848 //TX_PREEQ_GAIN_MIC1_4 +671 0x4848 //TX_PREEQ_GAIN_MIC1_5 +672 0x4848 //TX_PREEQ_GAIN_MIC1_6 +673 0x4848 //TX_PREEQ_GAIN_MIC1_7 +674 0x4848 //TX_PREEQ_GAIN_MIC1_8 +675 0x4848 //TX_PREEQ_GAIN_MIC1_9 +676 0x4848 //TX_PREEQ_GAIN_MIC1_10 +677 0x4848 //TX_PREEQ_GAIN_MIC1_11 +678 0x4848 //TX_PREEQ_GAIN_MIC1_12 +679 0x4848 //TX_PREEQ_GAIN_MIC1_13 +680 0x4848 //TX_PREEQ_GAIN_MIC1_14 +681 0x4848 //TX_PREEQ_GAIN_MIC1_15 +682 0x4848 //TX_PREEQ_GAIN_MIC1_16 +683 0x4848 //TX_PREEQ_GAIN_MIC1_17 +684 0x4848 //TX_PREEQ_GAIN_MIC1_18 +685 0x4848 //TX_PREEQ_GAIN_MIC1_19 +686 0x4848 //TX_PREEQ_GAIN_MIC1_20 +687 0x4848 //TX_PREEQ_GAIN_MIC1_21 +688 0x4848 //TX_PREEQ_GAIN_MIC1_22 +689 0x4848 //TX_PREEQ_GAIN_MIC1_23 +690 0x0E10 //TX_PREEQ_BIN_MIC1_0 +691 0x1010 //TX_PREEQ_BIN_MIC1_1 +692 0x1010 //TX_PREEQ_BIN_MIC1_2 +693 0x1010 //TX_PREEQ_BIN_MIC1_3 +694 0x1010 //TX_PREEQ_BIN_MIC1_4 +695 0x1010 //TX_PREEQ_BIN_MIC1_5 +696 0x1010 //TX_PREEQ_BIN_MIC1_6 +697 0x1010 //TX_PREEQ_BIN_MIC1_7 +698 0x1010 //TX_PREEQ_BIN_MIC1_8 +699 0x1010 //TX_PREEQ_BIN_MIC1_9 +700 0x1010 //TX_PREEQ_BIN_MIC1_10 +701 0x1010 //TX_PREEQ_BIN_MIC1_11 +702 0x1010 //TX_PREEQ_BIN_MIC1_12 +703 0x1010 //TX_PREEQ_BIN_MIC1_13 +704 0x1010 //TX_PREEQ_BIN_MIC1_14 +705 0x0200 //TX_PREEQ_BIN_MIC1_15 +706 0x0000 //TX_PREEQ_BIN_MIC1_16 +707 0x0000 //TX_PREEQ_BIN_MIC1_17 +708 0x0000 //TX_PREEQ_BIN_MIC1_18 +709 0x0000 //TX_PREEQ_BIN_MIC1_19 +710 0x0000 //TX_PREEQ_BIN_MIC1_20 +711 0x0000 //TX_PREEQ_BIN_MIC1_21 +712 0x0000 //TX_PREEQ_BIN_MIC1_22 +713 0x0000 //TX_PREEQ_BIN_MIC1_23 +714 0x0020 //TX_PREEQ_SUBNUM_MIC2 +715 0x4848 //TX_PREEQ_GAIN_MIC2_0 +716 0x4848 //TX_PREEQ_GAIN_MIC2_1 +717 0x4848 //TX_PREEQ_GAIN_MIC2_2 +718 0x4848 //TX_PREEQ_GAIN_MIC2_3 +719 0x4848 //TX_PREEQ_GAIN_MIC2_4 +720 0x4848 //TX_PREEQ_GAIN_MIC2_5 +721 0x4848 //TX_PREEQ_GAIN_MIC2_6 +722 0x4848 //TX_PREEQ_GAIN_MIC2_7 +723 0x4848 //TX_PREEQ_GAIN_MIC2_8 +724 0x4848 //TX_PREEQ_GAIN_MIC2_9 +725 0x4848 //TX_PREEQ_GAIN_MIC2_10 +726 0x4848 //TX_PREEQ_GAIN_MIC2_11 +727 0x4848 //TX_PREEQ_GAIN_MIC2_12 +728 0x4848 //TX_PREEQ_GAIN_MIC2_13 +729 0x4848 //TX_PREEQ_GAIN_MIC2_14 +730 0x4848 //TX_PREEQ_GAIN_MIC2_15 +731 0x4848 //TX_PREEQ_GAIN_MIC2_16 +732 0x4848 //TX_PREEQ_GAIN_MIC2_17 +733 0x4848 //TX_PREEQ_GAIN_MIC2_18 +734 0x4848 //TX_PREEQ_GAIN_MIC2_19 +735 0x4848 //TX_PREEQ_GAIN_MIC2_20 +736 0x4848 //TX_PREEQ_GAIN_MIC2_21 +737 0x4848 //TX_PREEQ_GAIN_MIC2_22 +738 0x4848 //TX_PREEQ_GAIN_MIC2_23 +739 0x0E10 //TX_PREEQ_BIN_MIC2_0 +740 0x1010 //TX_PREEQ_BIN_MIC2_1 +741 0x1010 //TX_PREEQ_BIN_MIC2_2 +742 0x1010 //TX_PREEQ_BIN_MIC2_3 +743 0x1010 //TX_PREEQ_BIN_MIC2_4 +744 0x1010 //TX_PREEQ_BIN_MIC2_5 +745 0x1010 //TX_PREEQ_BIN_MIC2_6 +746 0x1010 //TX_PREEQ_BIN_MIC2_7 +747 0x1010 //TX_PREEQ_BIN_MIC2_8 +748 0x1010 //TX_PREEQ_BIN_MIC2_9 +749 0x1010 //TX_PREEQ_BIN_MIC2_10 +750 0x1010 //TX_PREEQ_BIN_MIC2_11 +751 0x1010 //TX_PREEQ_BIN_MIC2_12 +752 0x1010 //TX_PREEQ_BIN_MIC2_13 +753 0x1010 //TX_PREEQ_BIN_MIC2_14 +754 0x0200 //TX_PREEQ_BIN_MIC2_15 +755 0x0000 //TX_PREEQ_BIN_MIC2_16 +756 0x0000 //TX_PREEQ_BIN_MIC2_17 +757 0x0000 //TX_PREEQ_BIN_MIC2_18 +758 0x0000 //TX_PREEQ_BIN_MIC2_19 +759 0x0000 //TX_PREEQ_BIN_MIC2_20 +760 0x0000 //TX_PREEQ_BIN_MIC2_21 +761 0x0000 //TX_PREEQ_BIN_MIC2_22 +762 0x0000 //TX_PREEQ_BIN_MIC2_23 +763 0x0006 //TX_MASKING_ABILITY +764 0x0800 //TX_NND_WEIGHT +765 0x0062 //TX_MIC_CALIBRATION_0 +766 0x0062 //TX_MIC_CALIBRATION_1 +767 0x0062 //TX_MIC_CALIBRATION_2 +768 0x0062 //TX_MIC_CALIBRATION_3 +769 0x0046 //TX_MIC_PWR_BIAS_0 +770 0x0046 //TX_MIC_PWR_BIAS_1 +771 0x0046 //TX_MIC_PWR_BIAS_2 +772 0x0046 //TX_MIC_PWR_BIAS_3 +773 0x000C //TX_GAIN_LIMIT_0 +774 0x000C //TX_GAIN_LIMIT_1 +775 0x000C //TX_GAIN_LIMIT_2 +776 0x000C //TX_GAIN_LIMIT_3 +777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN +778 0x7FDE //TX_BVE_VAD0_ALPHAUP +779 0x7F3A //TX_BVE_VAD0_ALPHADOWN +780 0x2000 //TX_BVE_GAINWEIGHT_NOFEVADLI +781 0x7F5B //TX_BVE_FEVADLI_ALPHA +782 0x7F19 //TX_BVE_NOVAD0_ALPHAUP +783 0x3000 //TX_TDDRC_ALPHA_UP_01 +784 0x3000 //TX_TDDRC_ALPHA_UP_02 +785 0x3000 //TX_TDDRC_ALPHA_UP_03 +786 0x3000 //TX_TDDRC_ALPHA_UP_04 +787 0x7EB8 //TX_TDDRC_ALPHA_DWN_01 +788 0x7EB8 //TX_TDDRC_ALPHA_DWN_02 +789 0x7EB8 //TX_TDDRC_ALPHA_DWN_03 +790 0x7EB8 //TX_TDDRC_ALPHA_DWN_04 +791 0x78D6 //TX_TDDRC_TD_DRC_LIMIT +792 0x0800 //TX_TDDRC_POST_LIMIT_GAIN +793 0x0000 //TX_TDDRC_RESRV_0 +794 0x0000 //TX_TDDRC_RESRV_1 +795 0x0018 //TX_FDDRC_BAND_MARGIN_0 +796 0x0030 //TX_FDDRC_BAND_MARGIN_1 +797 0x0050 //TX_FDDRC_BAND_MARGIN_2 +798 0x0080 //TX_FDDRC_BAND_MARGIN_3 +799 0x0007 //TX_FDDRC_BLOCK_EXP +800 0x5000 //TX_FDDRC_THRD_2_0 +801 0x5000 //TX_FDDRC_THRD_2_1 +802 0x5000 //TX_FDDRC_THRD_2_2 +803 0x5000 //TX_FDDRC_THRD_2_3 +804 0x6400 //TX_FDDRC_THRD_3_0 +805 0x6400 //TX_FDDRC_THRD_3_1 +806 0x6400 //TX_FDDRC_THRD_3_2 +807 0x6400 //TX_FDDRC_THRD_3_3 +808 0x2000 //TX_FDDRC_SLANT_0_0 +809 0x2000 //TX_FDDRC_SLANT_0_1 +810 0x2000 //TX_FDDRC_SLANT_0_2 +811 0x2000 //TX_FDDRC_SLANT_0_3 +812 0x5333 //TX_FDDRC_SLANT_1_0 +813 0x5333 //TX_FDDRC_SLANT_1_1 +814 0x5333 //TX_FDDRC_SLANT_1_2 +815 0x5333 //TX_FDDRC_SLANT_1_3 +816 0x0000 //TX_DEADMIC_SILENCE_TH +817 0x0000 //TX_MIC_DEGRADE_TH +818 0x0000 //TX_DEADMIC_CNT +819 0x0000 //TX_MIC_DEGRADE_CNT +820 0x0000 //TX_FDDRC_RESRV_4 +821 0x0000 //TX_FDDRC_RESRV_5 +822 0x0000 //TX_FDDRC_RESRV_6 +823 0x7FFF //TX_KS_NOISEPASTE_FACTOR +824 0x0001 //TX_KS_CONFIG +825 0x7FFF //TX_KS_GAIN_MIN +826 0x0000 //TX_KS_RESRV_0 +827 0x0000 //TX_KS_RESRV_1 +828 0x0000 //TX_KS_RESRV_2 +829 0x7C00 //TX_LAMBDA_PKA_FP +830 0x2000 //TX_TPKA_FP +831 0x0080 //TX_MIN_G_FP +832 0x2000 //TX_MAX_G_FP +833 0x4848 //TX_FFP_FP_K_METAL +834 0x4000 //TX_A_POST_FLT_FP +835 0x0F5C //TX_RTO_OUTBEAM_TH +836 0x4CCD //TX_TPKA_FP_THD +837 0x0000 //TX_MAX_G_FP_BLK +838 0x0000 //TX_FFP_FADEIN +839 0x0000 //TX_FFP_FADEOUT +840 0x0000 //TX_WHISPERCTH +841 0x0000 //TX_WHISPERHOLDT +842 0x0000 //TX_WHISP_ENTHH +843 0x0000 //TX_WHISP_ENTHL +844 0x0000 //TX_WHISP_RTOTH +845 0x0000 //TX_WHISP_RTOTH2 +846 0x0000 //TX_MUTE_PERIOD +847 0x0000 //TX_FADE_IN_PERIOD +848 0x0100 //TX_FFP_RESRV_2 +849 0x0020 //TX_FFP_RESRV_3 +850 0x0000 //TX_FFP_RESRV_4 +851 0x0000 //TX_FFP_RESRV_5 +852 0x0000 //TX_FFP_RESRV_6 +853 0x0000 //TX_FILTINDX +854 0x0000 //TX_TDDRC_THRD_0 +855 0x0000 //TX_TDDRC_THRD_1 +856 0x2000 //TX_TDDRC_THRD_2 +857 0x2000 //TX_TDDRC_THRD_3 +858 0x3000 //TX_TDDRC_SLANT_0 +859 0x6E00 //TX_TDDRC_SLANT_1 +860 0x3000 //TX_TDDRC_ALPHA_UP_00 +861 0x7EB8 //TX_TDDRC_ALPHA_DWN_00 +862 0x0000 //TX_TDDRC_HMNC_FLAG +863 0x199A //TX_TDDRC_HMNC_GAIN +864 0x0000 //TX_TDDRC_SMT_FLAG +865 0x0CCD //TX_TDDRC_SMT_W +866 0x0970 //TX_TDDRC_DRC_GAIN +867 0x78D6 //TX_TDDRC_LMT_THRD +868 0x0000 //TX_TDDRC_LMT_ALPHA +869 0x0000 //TX_TFMASKLTH +870 0x0000 //TX_TFMASKLTHL +871 0x0CCD //TX_TFMASKHTH +872 0x0CCD //TX_TFMASKLTH_BINVAD +873 0xF333 //TX_TFMASKLTH_NS_EST +874 0x2CCD //TX_TFMASKLTH_DOA +875 0xECCD //TX_TFMASKTH_BLESSCUT +876 0x1000 //TX_B_LESSCUT_RTO_MASK +877 0x3800 //TX_SB_RHO_MEAN_TH_ABN +878 0x2000 //TX_B_POST_FLT_MASK +879 0x0000 //TX_B_POST_FLT_MASK1 +880 0x5333 //TX_GAIN_WIND_MASK +881 0x7FFF //TX_TFMASK_BFSTRICT_MUSIC +882 0x0000 //TX_TFMASK_BFSTRICT_NOMUSIC +883 0x7333 //TX_FASTNS_OUTIN_TH +884 0x0CCD //TX_FASTNS_TFMASK_TH +885 0x0CCD //TX_FASTNS_TFMASKBIN_TH1 +886 0x0CCD //TX_FASTNS_TFMASKBIN_TH2 +887 0x0CCD //TX_FASTNS_TFMASKBIN_TH3 +888 0x0028 //TX_FASTNS_ARSPC_TH +889 0xC000 //TX_FASTNS_MASK5_TH +890 0x4848 //TX_POSTSSA_MIN_G_VR_MASK +891 0x1000 //TX_A_LESSCUT_RTO_MASK +892 0x1770 //TX_FASTNS_NOISETH +893 0xC000 //TX_FASTNS_SSA_THLFL +894 0xC000 //TX_FASTNS_SSA_THHFL +895 0xCCCC //TX_FASTNS_SSA_THLFH +896 0xD999 //TX_FASTNS_SSA_THHFH +897 0x0000 //TX_SENDFUNC_REG_MICMUTE +898 0x0000 //TX_SENDFUNC_REG_MICMUTE1 +899 0x0000 //TX_MICMUTE_RATIO_THR +900 0x0000 //TX_MICMUTE_AMP_THR +901 0x0000 //TX_MICMUTE_HPF_IND +902 0x0000 //TX_MICMUTE_LOG_EYR_TH +903 0x0000 //TX_MICMUTE_CVG_TIME +904 0x0000 //TX_MICMUTE_RELEASE_TIME +905 0x0000 //TX_MIC_VOLUME_MIC0MUTE +906 0x0000 //TX_MICMUTE_EPD_OFFSET_0 +907 0x0000 //TX_MICMUTE_FRQ_AEC_L +908 0x0000 //TX_MICMUTE_EAD_THR +909 0x0000 //TX_MICMUTE_LAMBDA_CB_NLE +910 0x0000 //TX_MICMUTE_LAMBDA_RE_EST +911 0x0000 //TX_DTD_THR1_MICMUTE_0 +912 0x0000 //TX_DTD_THR1_MICMUTE_1 +913 0x0000 //TX_DTD_THR1_MICMUTE_2 +914 0x0000 //TX_DTD_THR1_MICMUTE_3 +915 0x0000 //TX_DTD_THR2_MICMUTE_0 +916 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_0 +917 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_1 +918 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_2 +919 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_3 +920 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_4 +921 0x0000 //TX_MICMUTE_C_POST_FLT +922 0x0000 //TX_MICMUTE_DT_CUT_K +923 0x0000 //TX_MICMUTE_DT_CUT_THR +924 0x0000 //TX_MICMUTE_DT_CUT_K2 +925 0x0000 //TX_MICMUTE_DT_CUT_THR2 +926 0x0000 //TX_MICMUTE_DT2_HOLD_N +927 0x0000 //TX_MICMUTE_RATIODTH_THCUT +928 0x0000 //TX_MICMUTE_B_POST_FLT_ECHOL +929 0x0000 //TX_MICMUTE_B_POST_FLT_ECHOH +930 0x0000 //TX_MICMUTE_C_POST_FLT_MASK +931 0x0000 //TX_MICMUTE_RATIODTL_CUT_TH +932 0x0000 //TX_MICMUTE_DT_CUT_K1 +933 0x0000 //TX_MICMUTE_N2_SN_EST +934 0x0000 //TX_MICMUTE_THR_SN_EST_0 +935 0x0000 //TX_MICMUTE_MIN_G_CTRL_0 +936 0x0000 //TX_MICMUTE_A_POST_FILT_S_0 +937 0x0000 //TX_MICMUTE_B_POST_FILT_0 +938 0x0000 //TX_MIC1RUB_AMP_THR +939 0x0000 //TX_MIC1MUTE_RATIO_THR +940 0x0000 //TX_MIC1MUTE_AMP_THR +941 0x0000 //TX_MIC1MUTE_CVG_TIME +942 0x0000 //TX_MIC1MUTE_RELEASE_TIME +943 0x0000 //TX_AMS_RESRV_01 +944 0x0000 //TX_AMS_RESRV_02 +945 0x0000 //TX_AMS_RESRV_03 +946 0x0000 //TX_AMS_RESRV_04 +947 0x0000 //TX_AMS_RESRV_05 +948 0x0000 //TX_AMS_RESRV_06 +949 0x0000 //TX_AMS_RESRV_07 +950 0x0000 //TX_AMS_RESRV_08 +951 0x0000 //TX_AMS_RESRV_09 +952 0x0000 //TX_AMS_RESRV_10 +953 0x0000 //TX_AMS_RESRV_11 +954 0x0000 //TX_AMS_RESRV_12 +955 0x0000 //TX_AMS_RESRV_13 +956 0x0000 //TX_AMS_RESRV_14 +957 0x0000 //TX_AMS_RESRV_15 +958 0x0000 //TX_AMS_RESRV_16 +959 0x0000 //TX_AMS_RESRV_17 +960 0x0000 //TX_AMS_RESRV_18 +961 0x0000 //TX_AMS_RESRV_19 +#RX +0 0xA064 //RX_RECVFUNC_MODE_0 +1 0x0000 //RX_RECVFUNC_MODE_1 +2 0x0003 //RX_SAMPLINGFREQ_SIG +3 0x0003 //RX_SAMPLINGFREQ_PROC +4 0x000A //RX_FRAME_SZ +5 0x0000 //RX_DELAY_OPT +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +10 0x0800 //RX_PGA +11 0x7FFF //RX_A_HP +12 0x0000 //RX_B_PE +13 0x1800 //RX_THR_PITCH_DET_0 +14 0x1000 //RX_THR_PITCH_DET_1 +15 0x0800 //RX_THR_PITCH_DET_2 +16 0x0008 //RX_PITCH_BFR_LEN +17 0x0003 //RX_SBD_PITCH_DET +18 0x0100 //RX_PP_RESRV_0 +19 0x0020 //RX_PP_RESRV_1 +20 0x0400 //RX_N_SN_EST +21 0x000C //RX_N2_SN_EST +22 0x0003 //RX_NS_LVL_CTRL +23 0x9000 //RX_THR_SN_EST +24 0x7CCD //RX_LAMBDA_PFILT +25 0x000A //RX_FENS_RESRV_0 +26 0x0190 //RX_FENS_RESRV_1 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +30 0x0002 //RX_EXTRA_NS_L +31 0x0800 //RX_EXTRA_NS_A +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +35 0x199A //RX_A_POST_FLT +36 0x0000 //RX_LMT_THRD +37 0x4000 //RX_LMT_ALPHA +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +111 0x0000 //RX_FILTINDX +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +125 0x7C00 //RX_LAMBDA_PKA_FP +126 0x2000 //RX_TPKA_FP +127 0x2000 //RX_MIN_G_FP +128 0x0080 //RX_MAX_G_FP +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +131 0x0000 //RX_MAXLEVEL_CNG +132 0x3000 //RX_BWE_UV_TH +133 0x3000 //RX_BWE_UV_TH2 +134 0x1800 //RX_BWE_UV_TH3 +135 0x1000 //RX_BWE_V_TH +136 0x04CD //RX_BWE_GAIN1_V_TH1 +137 0x0F33 //RX_BWE_GAIN1_V_TH2 +138 0x7333 //RX_BWE_UV_EQ +139 0x199A //RX_BWE_V_EQ +140 0x7333 //RX_BWE_TONE_TH +141 0x0004 //RX_BWE_UV_HOLD_T +142 0x6CCD //RX_BWE_GAIN2_ALPHA +143 0x799A //RX_BWE_GAIN3_ALPHA +144 0x001E //RX_BWE_CUTOFF +145 0x3000 //RX_BWE_GAINFILL +146 0x3200 //RX_BWE_MAXTH_TONE +147 0x2000 //RX_BWE_EQ_0 +148 0x2000 //RX_BWE_EQ_1 +149 0x2000 //RX_BWE_EQ_2 +150 0x2000 //RX_BWE_EQ_3 +151 0x2000 //RX_BWE_EQ_4 +152 0x2000 //RX_BWE_EQ_5 +153 0x2000 //RX_BWE_EQ_6 +154 0x0000 //RX_BWE_RESRV_0 +155 0x0000 //RX_BWE_RESRV_1 +156 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#RX 2 +157 0xA064 //RX_RECVFUNC_MODE_0 +158 0x0000 //RX_RECVFUNC_MODE_1 +159 0x0003 //RX_SAMPLINGFREQ_SIG +160 0x0003 //RX_SAMPLINGFREQ_PROC +161 0x000A //RX_FRAME_SZ +162 0x0000 //RX_DELAY_OPT +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +167 0x0800 //RX_PGA +168 0x7FFF //RX_A_HP +169 0x0000 //RX_B_PE +170 0x1800 //RX_THR_PITCH_DET_0 +171 0x1000 //RX_THR_PITCH_DET_1 +172 0x0800 //RX_THR_PITCH_DET_2 +173 0x0008 //RX_PITCH_BFR_LEN +174 0x0003 //RX_SBD_PITCH_DET +175 0x0100 //RX_PP_RESRV_0 +176 0x0020 //RX_PP_RESRV_1 +177 0x0400 //RX_N_SN_EST +178 0x000C //RX_N2_SN_EST +179 0x0003 //RX_NS_LVL_CTRL +180 0x9000 //RX_THR_SN_EST +181 0x7CCD //RX_LAMBDA_PFILT +182 0x000A //RX_FENS_RESRV_0 +183 0x0190 //RX_FENS_RESRV_1 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +187 0x0002 //RX_EXTRA_NS_L +188 0x0800 //RX_EXTRA_NS_A +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +192 0x199A //RX_A_POST_FLT +193 0x0000 //RX_LMT_THRD +194 0x4000 //RX_LMT_ALPHA +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +268 0x0000 //RX_FILTINDX +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +282 0x7C00 //RX_LAMBDA_PKA_FP +283 0x2000 //RX_TPKA_FP +284 0x2000 //RX_MIN_G_FP +285 0x0080 //RX_MAX_G_FP +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +288 0x0000 //RX_MAXLEVEL_CNG +289 0x3000 //RX_BWE_UV_TH +290 0x3000 //RX_BWE_UV_TH2 +291 0x1800 //RX_BWE_UV_TH3 +292 0x1000 //RX_BWE_V_TH +293 0x04CD //RX_BWE_GAIN1_V_TH1 +294 0x0F33 //RX_BWE_GAIN1_V_TH2 +295 0x7333 //RX_BWE_UV_EQ +296 0x199A //RX_BWE_V_EQ +297 0x7333 //RX_BWE_TONE_TH +298 0x0004 //RX_BWE_UV_HOLD_T +299 0x6CCD //RX_BWE_GAIN2_ALPHA +300 0x799A //RX_BWE_GAIN3_ALPHA +301 0x001E //RX_BWE_CUTOFF +302 0x3000 //RX_BWE_GAINFILL +303 0x3200 //RX_BWE_MAXTH_TONE +304 0x2000 //RX_BWE_EQ_0 +305 0x2000 //RX_BWE_EQ_1 +306 0x2000 //RX_BWE_EQ_2 +307 0x2000 //RX_BWE_EQ_3 +308 0x2000 //RX_BWE_EQ_4 +309 0x2000 //RX_BWE_EQ_5 +310 0x2000 //RX_BWE_EQ_6 +311 0x0000 //RX_BWE_RESRV_0 +312 0x0000 //RX_BWE_RESRV_1 +313 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 + +#CASE_NAME BLUETOOTH-BTWB_NREC-VOICE_GENERIC-FB +#PARAM_MODE FULL +#PARAM_TYPE TX+2RX +#TOTAL_CUSTOM_STEP 7+7 +#TX +0 0x0009 //TX_OPERATION_MODE_0 +1 0x0009 //TX_OPERATION_MODE_1 +2 0x0020 //TX_PATCH_REG +3 0x286A //TX_SENDFUNC_MODE_0 +4 0x0001 //TX_SENDFUNC_MODE_1 +5 0x0001 //TX_NUM_MIC +6 0x0004 //TX_SAMPLINGFREQ_SIG +7 0x0004 //TX_SAMPLINGFREQ_PROC +8 0x000A //TX_FRAME_SZ_SIG +9 0x000A //TX_FRAME_SZ +10 0x0000 //TX_DELAY_OPT +11 0x0028 //TX_MAX_TAIL_LENGTH +12 0x0001 //TX_NUM_LOUTCHN +13 0x0001 //TX_MAXNUM_AECREF +14 0x0000 //TX_DBG_FUNC_REG +15 0x0000 //TX_DBG_FUNC_REG1 +16 0x0000 //TX_SYS_RESRV_0 +17 0x0000 //TX_SYS_RESRV_1 +18 0x0000 //TX_SYS_RESRV_2 +19 0x0000 //TX_SYS_RESRV_3 +20 0x0000 //TX_DIST2REF0 +21 0x009B //TX_DIST2REF1 +22 0x0000 //TX_DIST2REF_02 +23 0x0000 //TX_DIST2REF_03 +24 0x0000 //TX_DIST2REF_04 +25 0x0000 //TX_DIST2REF_05 +26 0x0000 //TX_MMIC +27 0x0915 //TX_PGA_0 +28 0x0800 //TX_PGA_1 +29 0x0000 //TX_PGA_2 +30 0x0000 //TX_PGA_3 +31 0x0000 //TX_PGA_4 +32 0x0000 //TX_PGA_5 +33 0x0000 //TX_MIC_PAIRS +34 0x0000 //TX_MIC_PAIRS_HS +35 0x0002 //TX_MICS_FOR_BF +36 0x0000 //TX_MIC_PAIRS_FORL1 +37 0x0002 //TX_MICS_OF_PAIR0 +38 0x0002 //TX_MICS_OF_PAIR1 +39 0x0002 //TX_MICS_OF_PAIR2 +40 0x0002 //TX_MICS_OF_PAIR3 +41 0x0000 //TX_MIC_DATA_SRC0 +42 0x0001 //TX_MIC_DATA_SRC1 +43 0x0002 //TX_MIC_DATA_SRC2 +44 0x0000 //TX_MIC_DATA_SRC3 +45 0x0000 //TX_MIC_PAIR_CH_04 +46 0x0000 //TX_MIC_PAIR_CH_05 +47 0x0000 //TX_MIC_PAIR_CH_10 +48 0x0000 //TX_MIC_PAIR_CH_11 +49 0x0000 //TX_MIC_PAIR_CH_12 +50 0x0000 //TX_MIC_PAIR_CH_13 +51 0x0000 //TX_MIC_PAIR_CH_14 +52 0x05DC //TX_HD_BIN_MASK +53 0x0010 //TX_HD_SUBAND_MASK +54 0x19A1 //TX_HD_FRAME_AVG_MASK +55 0x0320 //TX_HD_MIN_FRQ +56 0x1000 //TX_HD_ALPHA_PSD +57 0x1100 //TX_T_PHPR1 +58 0x0000 //TX_T_PHPR2 +59 0x0000 //TX_T_PTPR +60 0x0000 //TX_T_PNPR +61 0x0000 //TX_T_PAPR1 +62 0xEE6C //TX_T_PSDVAT +63 0x0800 //TX_CNT +64 0x4000 //TX_ANTI_HOWL_GAIN +65 0x0001 //TX_MICFORBFMARK_0 +66 0x0001 //TX_MICFORBFMARK_1 +67 0x0001 //TX_MICFORBFMARK_2 +68 0x0001 //TX_MICFORBFMARK_3 +69 0x0001 //TX_MICFORBFMARK_4 +70 0x0001 //TX_MICFORBFMARK_5 +71 0x0000 //TX_DIST2REF_10 +72 0x3E00 //TX_DIST2REF_11 +73 0x0000 //TX_DIST2REF2 +74 0x0000 //TX_DIST2REF_13 +75 0x0000 //TX_DIST2REF_14 +76 0x0000 //TX_DIST2REF_15 +77 0x0000 //TX_DIST2REF_20 +78 0x0000 //TX_DIST2REF_21 +79 0x0000 //TX_DIST2REF_22 +80 0x0000 //TX_DIST2REF_23 +81 0x0000 //TX_DIST2REF_24 +82 0x0000 //TX_DIST2REF_25 +83 0x0000 //TX_DIST2REF_30 +84 0x0000 //TX_DIST2REF_31 +85 0x0000 //TX_DIST2REF_32 +86 0x0000 //TX_DIST2REF_33 +87 0x0000 //TX_DIST2REF_34 +88 0x0000 //TX_DIST2REF_35 +89 0x0000 //TX_MIC_LOC_00 +90 0x0000 //TX_MIC_LOC_01 +91 0x0000 //TX_MIC_LOC_02 +92 0x0000 //TX_MIC_LOC_03 +93 0x0000 //TX_MIC_LOC_04 +94 0x0000 //TX_MIC_LOC_05 +95 0x0000 //TX_MIC_LOC_10 +96 0x0000 //TX_MIC_LOC_11 +97 0x0000 //TX_MIC_LOC_12 +98 0x0000 //TX_MIC_LOC_13 +99 0x0000 //TX_MIC_LOC_14 +100 0x0000 //TX_MIC_LOC_15 +101 0x0000 //TX_MIC_LOC_20 +102 0x0000 //TX_MIC_LOC_21 +103 0x0000 //TX_MIC_LOC_22 +104 0x0000 //TX_MIC_LOC_23 +105 0x0000 //TX_MIC_LOC_24 +106 0x0000 //TX_MIC_LOC_25 +107 0x0200 //TX_MIC_REFBLK_VOLUME +108 0x0800 //TX_MIC_BLOCK_VOLUME +109 0x0000 //TX_INVERSE_MASK +110 0x0000 //TX_ADCS_MASK +111 0x04D0 //TX_ADCS_GAIN +112 0x4000 //TX_NFC_GAINFAC +113 0x0000 //TX_MAINMIC_BLKFACTOR +114 0x0000 //TX_REFMIC_BLKFACTOR +115 0x0000 //TX_BLMIC_BLKFACTOR +116 0x0000 //TX_BRMIC_BLKFACTOR +117 0x0031 //TX_MICBLK_START_BIN +118 0x0060 //TX_MICBLK_END_BIN +119 0x0015 //TX_MICBLK_FE_HOLD +120 0xFFF2 //TX_MICBLK_MR_EXP_TH +121 0xFFF2 //TX_MICBLK_LR_EXP_TH +122 0x0000 //TX_FENE_HOLD +123 0x4000 //TX_FE_ENER_TH_MTS +124 0x0004 //TX_FE_ENER_TH_EXP +125 0x6000 //TX_C_POST_FLT_MIC_MAINBLK +126 0x6000 //TX_C_POST_FLT_MIC_REFBLK +127 0x0010 //TX_MIC_BLOCK_N +128 0x7E56 //TX_A_HP +129 0x4000 //TX_B_PE +130 0x6800 //TX_THR_PITCH_DET_0 +131 0x6000 //TX_THR_PITCH_DET_1 +132 0x5800 //TX_THR_PITCH_DET_2 +133 0x0008 //TX_PITCH_BFR_LEN +134 0x0003 //TX_SBD_PITCH_DET +135 0x0050 //TX_TD_AEC_L +136 0x4000 //TX_MU0_UNP_TD_AEC +137 0x1000 //TX_MU0_PTD_TD_AEC +138 0x0000 //TX_PP_RESRV_0 +139 0x2A94 //TX_PP_RESRV_1 +140 0x55F0 //TX_PP_RESRV_2 +141 0x0000 //TX_PP_RESRV_3 +142 0x0000 //TX_PP_RESRV_4 +143 0x0000 //TX_PP_RESRV_5 +144 0x0000 //TX_PP_RESRV_6 +145 0x0000 //TX_PP_RESRV_7 +146 0x001E //TX_TAIL_LENGTH +147 0x0200 //TX_AEC_REF_GAIN_0 +148 0x0800 //TX_AEC_REF_GAIN_1 +149 0x0800 //TX_AEC_REF_GAIN_2 +150 0x6000 //TX_EAD_THR +151 0x0400 //TX_THR_RE_EST +152 0x3000 //TX_MIN_EQ_RE_EST_0 +153 0x3000 //TX_MIN_EQ_RE_EST_1 +154 0x4000 //TX_MIN_EQ_RE_EST_2 +155 0x0800 //TX_MIN_EQ_RE_EST_3 +156 0x0800 //TX_MIN_EQ_RE_EST_4 +157 0x0800 //TX_MIN_EQ_RE_EST_5 +158 0x6000 //TX_MIN_EQ_RE_EST_6 +159 0x6000 //TX_MIN_EQ_RE_EST_7 +160 0x6000 //TX_MIN_EQ_RE_EST_8 +161 0x6000 //TX_MIN_EQ_RE_EST_9 +162 0x4000 //TX_MIN_EQ_RE_EST_10 +163 0x4000 //TX_MIN_EQ_RE_EST_11 +164 0x4000 //TX_MIN_EQ_RE_EST_12 +165 0x3000 //TX_LAMBDA_RE_EST +166 0x4000 //TX_LAMBDA_CB_NLE +167 0x3000 //TX_C_POST_FLT +168 0x4500 //TX_GAIN_NP +169 0x00C8 //TX_SE_HOLD_N +170 0x00C8 //TX_DT_HOLD_N +171 0x03E8 //TX_DT2_HOLD_N +172 0x6666 //TX_AEC_RESRV_0 +173 0x0000 //TX_AEC_RESRV_1 +174 0x0014 //TX_AEC_RESRV_2 +175 0x0000 //TX_MIC_DELAY_LENGTH +176 0x0000 //TX_REF_DELAY_LENGTH +177 0x0000 //TX_ADD_LINEIN_GAINL +178 0x0000 //TX_ADD_LINEIN_GAINH +179 0x0000 //TX_MIN_EQ_RE_EST_14 +180 0x0000 //TX_DTD_THR1_8 +181 0x7FFF //TX_DTD_THR2_8 +182 0x0000 //TX_DTD_MIC_BLK2 +183 0x0008 //TX_FRQ_LIN_LEN +184 0x7FFF //TX_FRQ_AEC_LEN_RHO +185 0x6000 //TX_MU0_UNP_FRQ_AEC +186 0x4000 //TX_MU0_PTD_FRQ_AEC +187 0x000A //TX_MINENOISETH +188 0x0800 //TX_MU0_RE_EST +189 0x0001 //TX_AEC_NUM_CH +190 0x0000 //TX_BIGECHOATTENUATION_MAX +191 0x2000 //TX_A_POST_FLT_MICBLK +192 0x0000 //TX_BLKENERTH +193 0x0000 //TX_BLKENERHIGHTH +194 0x0000 //TX_NORMENERTH +195 0x0000 //TX_NORMENERHIGHTH +196 0x0000 //TX_NORMENERHIGHTHL +197 0x5000 //TX_DTD_THR1_0 +198 0x7000 //TX_DTD_THR1_1 +199 0x7F00 //TX_DTD_THR1_2 +200 0x7FFF //TX_DTD_THR1_3 +201 0x7FFF //TX_DTD_THR1_4 +202 0x7FFF //TX_DTD_THR1_5 +203 0x7FFF //TX_DTD_THR1_6 +204 0x0800 //TX_DTD_THR2_0 +205 0x0800 //TX_DTD_THR2_1 +206 0x0800 //TX_DTD_THR2_2 +207 0x0800 //TX_DTD_THR2_3 +208 0x0800 //TX_DTD_THR2_4 +209 0x0100 //TX_DTD_THR2_5 +210 0x0100 //TX_DTD_THR2_6 +211 0x7FFF //TX_DTD_THR3 +212 0x0000 //TX_SPK_CUT_K +213 0x03E8 //TX_DT_CUT_K +214 0x0CCD //TX_DT_CUT_THR +215 0x04EB //TX_COMFORT_G +216 0x01F4 //TX_POWER_YOUT_TH +217 0x4000 //TX_FDPFGAINECHO +218 0x0000 //TX_DTD_HD_THR +219 0x0000 //TX_SPK_CUT_K_S +220 0x0000 //TX_DTD_MIC_BLK +221 0x0400 //TX_ADPT_STRICT_L +222 0x0200 //TX_ADPT_STRICT_H +223 0x0BB8 //TX_RATIO_DT_L_TH_LOW +224 0x3A98 //TX_RATIO_DT_H_TH_LOW +225 0x1770 //TX_RATIO_DT_L_TH_HIGH +226 0x4E20 //TX_RATIO_DT_H_TH_HIGH +227 0x09C4 //TX_RATIO_DT_L0_TH +228 0x0800 //TX_B_POST_FILT_ECHO_L +229 0x7FFF //TX_B_POST_FILT_ECHO_H +230 0x0200 //TX_MIN_G_CTRL_ECHO +231 0x7FFF //TX_B_LESSCUT_RTO_ECHO +232 0x00C0 //TX_EPD_OFFSET_00 +233 0x00C0 //TX_EPD_OFFST_01 +234 0x1388 //TX_RATIO_DT_L0_TH_HIGH +235 0x3A98 //TX_RATIO_DT_H_TH_CUT +236 0x7FFF //TX_MIN_EQ_RE_EST_13 +237 0x7FFF //TX_DTD_THR1_7 +238 0x7FFF //TX_DTD_THR2_7 +239 0x0800 //TX_DT_RESRV_7 +240 0x0800 //TX_DT_RESRV_8 +241 0x0000 //TX_DT_RESRV_9 +242 0xF700 //TX_THR_SN_EST_0 +243 0xFB00 //TX_THR_SN_EST_1 +244 0xFA00 //TX_THR_SN_EST_2 +245 0xF700 //TX_THR_SN_EST_3 +246 0xFA00 //TX_THR_SN_EST_4 +247 0xF600 //TX_THR_SN_EST_5 +248 0xF600 //TX_THR_SN_EST_6 +249 0xF600 //TX_THR_SN_EST_7 +250 0x0200 //TX_DELTA_THR_SN_EST_0 +251 0x0400 //TX_DELTA_THR_SN_EST_1 +252 0x0300 //TX_DELTA_THR_SN_EST_2 +253 0x0600 //TX_DELTA_THR_SN_EST_3 +254 0x0200 //TX_DELTA_THR_SN_EST_4 +255 0x0200 //TX_DELTA_THR_SN_EST_5 +256 0x0200 //TX_DELTA_THR_SN_EST_6 +257 0x0200 //TX_DELTA_THR_SN_EST_7 +258 0x4000 //TX_LAMBDA_NN_EST_0 +259 0x4000 //TX_LAMBDA_NN_EST_1 +260 0x4000 //TX_LAMBDA_NN_EST_2 +261 0x4000 //TX_LAMBDA_NN_EST_3 +262 0x4000 //TX_LAMBDA_NN_EST_4 +263 0x4000 //TX_LAMBDA_NN_EST_5 +264 0x4000 //TX_LAMBDA_NN_EST_6 +265 0x4000 //TX_LAMBDA_NN_EST_7 +266 0x0400 //TX_N_SN_EST +267 0x001E //TX_INBEAM_T +268 0x0041 //TX_INBEAMHOLDT +269 0x2000 //TX_G_STRICT +270 0x2000 //TX_EQ_THR_BF +271 0x799A //TX_LAMBDA_EQ_BF +272 0x1000 //TX_NE_RTO_TH +273 0x0400 //TX_NE_RTO_TH_L +274 0x0800 //TX_MAINREFRTOH_TH_H +275 0x0800 //TX_MAINREFRTOH_TH_L +276 0x0800 //TX_MAINREFRTO_TH_H +277 0x0800 //TX_MAINREFRTO_TH_L +278 0x0200 //TX_MAINREFRTO_TH_EQ +279 0x2000 //TX_B_POST_FLT_0 +280 0x2000 //TX_B_POST_FLT_1 +281 0x0012 //TX_NS_LVL_CTRL_0 +282 0x0016 //TX_NS_LVL_CTRL_1 +283 0x0016 //TX_NS_LVL_CTRL_2 +284 0x0019 //TX_NS_LVL_CTRL_3 +285 0x0010 //TX_NS_LVL_CTRL_4 +286 0x0010 //TX_NS_LVL_CTRL_5 +287 0x0019 //TX_NS_LVL_CTRL_6 +288 0x0010 //TX_NS_LVL_CTRL_7 +289 0x000C //TX_MIN_GAIN_S_0 +290 0x000C //TX_MIN_GAIN_S_1 +291 0x000C //TX_MIN_GAIN_S_2 +292 0x000F //TX_MIN_GAIN_S_3 +293 0x000C //TX_MIN_GAIN_S_4 +294 0x000C //TX_MIN_GAIN_S_5 +295 0x0011 //TX_MIN_GAIN_S_6 +296 0x000C //TX_MIN_GAIN_S_7 +297 0x7FFF //TX_NMOS_SUP +298 0x0000 //TX_NS_MAX_PRI_SNR_TH +299 0x0000 //TX_NMOS_SUP_MENSA +300 0x7000 //TX_SNRI_SUP_0 +301 0x7000 //TX_SNRI_SUP_1 +302 0x7000 //TX_SNRI_SUP_2 +303 0x6000 //TX_SNRI_SUP_3 +304 0x7FFF //TX_SNRI_SUP_4 +305 0x7FFF //TX_SNRI_SUP_5 +306 0x6000 //TX_SNRI_SUP_6 +307 0x7FFF //TX_SNRI_SUP_7 +308 0x7FFF //TX_THR_LFNS +309 0x0016 //TX_G_LFNS +310 0x09C4 //TX_GAIN0_NTH +311 0x000A //TX_MUSIC_MORENS +312 0x7FFF //TX_A_POST_FILT_0 +313 0x2000 //TX_A_POST_FILT_1 +314 0x6000 //TX_A_POST_FILT_S_0 +315 0x6000 //TX_A_POST_FILT_S_1 +316 0x6000 //TX_A_POST_FILT_S_2 +317 0x6000 //TX_A_POST_FILT_S_3 +318 0x6000 //TX_A_POST_FILT_S_4 +319 0x6000 //TX_A_POST_FILT_S_5 +320 0x6000 //TX_A_POST_FILT_S_6 +321 0x6000 //TX_A_POST_FILT_S_7 +322 0x2000 //TX_B_POST_FILT_0 +323 0x4000 //TX_B_POST_FILT_1 +324 0x2000 //TX_B_POST_FILT_2 +325 0x2000 //TX_B_POST_FILT_3 +326 0x2000 //TX_B_POST_FILT_4 +327 0x2000 //TX_B_POST_FILT_5 +328 0x2000 //TX_B_POST_FILT_6 +329 0x2000 //TX_B_POST_FILT_7 +330 0x7FFF //TX_B_LESSCUT_RTO_S_0 +331 0x7FFF //TX_B_LESSCUT_RTO_S_1 +332 0x7FFF //TX_B_LESSCUT_RTO_S_2 +333 0x7FFF //TX_B_LESSCUT_RTO_S_3 +334 0x7FFF //TX_B_LESSCUT_RTO_S_4 +335 0x7FFF //TX_B_LESSCUT_RTO_S_5 +336 0x7FFF //TX_B_LESSCUT_RTO_S_6 +337 0x7FFF //TX_B_LESSCUT_RTO_S_7 +338 0x7CCD //TX_LAMBDA_PFILT +339 0x7CCD //TX_LAMBDA_PFILT_S_0 +340 0x7CCD //TX_LAMBDA_PFILT_S_1 +341 0x7CCD //TX_LAMBDA_PFILT_S_2 +342 0x7CCD //TX_LAMBDA_PFILT_S_3 +343 0x7CCD //TX_LAMBDA_PFILT_S_4 +344 0x7CCD //TX_LAMBDA_PFILT_S_5 +345 0x7CCD //TX_LAMBDA_PFILT_S_6 +346 0x7CCD //TX_LAMBDA_PFILT_S_7 +347 0x0200 //TX_K_PEPPER +348 0x0500 //TX_A_PEPPER +349 0x1600 //TX_K_PEPPER_HF +350 0x0400 //TX_A_PEPPER_HF +351 0x0001 //TX_HMNC_BST_FLG +352 0x0200 //TX_HMNC_BST_THR +353 0x0800 //TX_DT_BINVAD_TH_0 +354 0x0800 //TX_DT_BINVAD_TH_1 +355 0x0800 //TX_DT_BINVAD_TH_2 +356 0x0800 //TX_DT_BINVAD_TH_3 +357 0x1D4C //TX_DT_BINVAD_ENDF +358 0x0000 //TX_C_POST_FLT_DT +359 0x0CCD //TX_NS_B_POST_FLT_LESSCUT +360 0x0100 //TX_DT_BOOST +361 0x0000 //TX_BF_SGRAD_FLG +362 0x0005 //TX_BF_DVG_TH +363 0x001E //TX_SN_C_F +364 0x0000 //TX_K_APT +365 0x0001 //TX_NOISEDET +366 0x0190 //TX_NDETCT +367 0x0020 //TX_NOISE_TH_0 +368 0x7FFF //TX_NOISE_TH_0_2 +369 0x7FFF //TX_NOISE_TH_0_3 +370 0x02A6 //TX_NOISE_TH_1 +371 0x04B0 //TX_NOISE_TH_2 +372 0x3194 //TX_NOISE_TH_3 +373 0x0960 //TX_NOISE_TH_4 +374 0x5555 //TX_NOISE_TH_5 +375 0x3FF4 //TX_NOISE_TH_5_2 +376 0x0001 //TX_NOISE_TH_5_3 +377 0x0000 //TX_NOISE_TH_5_4 +378 0x02BC //TX_NOISE_TH_6 +379 0x0020 //TX_MINENOISE_TH +380 0x4000 //TX_MORENS_TFMASK_TH +381 0xFFEE //TX_DRC_QUIET_FLOOR +382 0x6000 //TX_RATIODTL_CUT_TH +383 0xFFF3 //TX_DT_CUT_K1 +384 0x0666 //TX_OUT_ENER_S_TH_CLEAN +385 0x0666 //TX_OUT_ENER_S_TH_LESSCLEAN +386 0x0333 //TX_OUT_ENER_S_TH_NOISY +387 0x019A //TX_OUT_ENER_TH_NOISE +388 0x0333 //TX_OUT_ENER_TH_SPEECH +389 0x2000 //TX_SN_NPB_GAIN +390 0x0000 //TX_NN_NPB_GAIN +391 0x0000 //TX_POST_MASK_SUP_HSNE +392 0x0000 //TX_TAIL_DET_TH +393 0x0000 //TX_B_LESSCUT_RTO_WTA +394 0x0000 //TX_MEL_G_R +395 0x0800 //TX_SUPHIGH_TH +396 0x00C8 //TX_MASK_G_R +397 0x0002 //TX_EXTRA_NS_L +398 0x0800 //TX_C_POST_FLT_MASK +399 0x0005 //TX_A_POST_FLT_WNS +400 0x0148 //TX_MIN_G_LOW300HZ +401 0x0002 //TX_MAXLEVEL_CNG +402 0x00B4 //TX_STN_NOISE_TH +403 0x4000 //TX_POST_MASK_SUP +404 0x7FFF //TX_POST_MASK_ADJUST +405 0x00C8 //TX_NS_ENOISE_MIC0_TH +406 0x0020 //TX_MINENOISE_MIC0_TH +407 0x012C //TX_MINENOISE_MIC0_S_TH +408 0x2900 //TX_MIN_G_CTRL_SSNS +409 0x0800 //TX_METAL_RTO_THR +410 0x4848 //TX_NS_FP_K_METAL +411 0x3A98 //TX_NOISEDET_BOOST_TH +412 0x0FA0 //TX_NSMOOTH_TH +413 0x0000 //TX_NS_RESRV_8 +414 0x1800 //TX_RHO_UPB +415 0x0BB8 //TX_N_HOLD_HS +416 0x0050 //TX_N_RHO_BFR0 +417 0x7FFF //TX_LAMBDA_ARSP_EST +418 0x0100 //TX_EXTRA_GAIN_MICBLOCK +419 0x0CCD //TX_THR_STD_NSR +420 0x019A //TX_THR_STD_PLH +421 0x2AF8 //TX_N_HOLD_STD +422 0x0066 //TX_THR_STD_RHO +423 0x2000 //TX_BF_RESET_THR_HS +424 0x09C4 //TX_SB_RTO_MEAN_TH +425 0x0000 //TX_SB_RHO_MEAN_TH_NTALK +426 0x3800 //TX_SB_RTO_MEAN_TH_ABN +427 0x2EE0 //TX_SB_RTO_MEAN_TH_RUB +428 0x0000 //TX_WTA_EN_RTO_TH +429 0x0000 //TX_TOP_ENER_TH_F +430 0x0000 //TX_DESIRED_TALK_HOLDT +431 0x0800 //TX_MIC_BLOCK_FACTOR +432 0x0000 //TX_NSEST_BFRLRNRDC +433 0x0000 //TX_THR_POST_FLT_HS +434 0x0010 //TX_HS_VAD_BIN +435 0x2666 //TX_THR_VAD_HS +436 0x2CCD //TX_MEAN_RTO_MIN_TH2 +437 0x0032 //TX_SILENCE_T +438 0x0000 //TX_A_POST_FLT_WTA +439 0x799A //TX_LAMBDA_PFLT_WTA +440 0x0000 //TX_SB_RHO_MEAN2_TH +441 0x0190 //TX_SB_RHO_MEAN3_TH +442 0x0000 //TX_HS_RESRV_4 +443 0x0000 //TX_HS_RESRV_5 +444 0x003C //TX_DOA_VAD_THR_1 +445 0x0000 //TX_DOA_VAD_THR_2 +446 0x0028 //TX_DOA_VAD_THR1_0 +447 0x0028 //TX_DOA_VAD_THR1_1 +448 0x0000 //TX_SRC_DOA_RNG_LOW_0A +449 0x00B4 //TX_SRC_DOA_RNG_HIGH_0A +450 0x005A //TX_DFLT_SRC_DOA_0A +451 0x0000 //TX_SRC_DOA_RNG_LOW_0B +452 0x0000 //TX_SRC_DOA_RNG_HIGH_0B +453 0x0000 //TX_DFLT_SRC_DOA_0B +454 0x0000 //TX_SRC_DOA_RNG_LOW_0C +455 0x0000 //TX_SRC_DOA_RNG_HIGH_0C +456 0x0000 //TX_DFLT_SRC_DOA_0C +457 0x0000 //TX_SRC_DOA_RNG_LOW_0D +458 0x0000 //TX_SRC_DOA_RNG_HIGH_0D +459 0x0000 //TX_DFLT_SRC_DOA_0D +460 0x0000 //TX_SRC_DOA_RNG_LOW_1A +461 0x00B4 //TX_SRC_DOA_RNG_HIGH_1A +462 0x005A //TX_DFLT_SRC_DOA_1A +463 0x0000 //TX_SRC_DOA_RNG_LOW_1B +464 0x00B4 //TX_SRC_DOA_RNG_HIGH_1B +465 0x005A //TX_DFLT_SRC_DOA_1B +466 0x0000 //TX_SRC_DOA_RNG_LOW_1C +467 0x00B4 //TX_SRC_DOA_RNG_HIGH_1C +468 0x005A //TX_DFLT_SRC_DOA_1C +469 0x0000 //TX_SRC_DOA_RNG_LOW_1D +470 0x00B4 //TX_SRC_DOA_RNG_HIGH_1D +471 0x005A //TX_DFLT_SRC_DOA_1D +472 0x0100 //TX_BF_HOLDOFF_T +473 0x7FFF //TX_DOA_COST_FACTOR +474 0x4000 //TX_MAINTOREFR_TH0 +475 0x071C //TX_DOA_TRK_THR +476 0x012C //TX_DOA_TRACK_HT +477 0x0200 //TX_N1_HOLD_HF +478 0x0100 //TX_N2_HOLD_HF +479 0x3000 //TX_BF_RESET_THR_HF +480 0x7333 //TX_DOA_SMOOTH +481 0x0800 //TX_MU_BF +482 0x0800 //TX_BF_MU_LF_B2 +483 0x0040 //TX_BF_FC_END_BIN_B2 +484 0x0020 //TX_BF_FC_END_BIN +485 0x0000 //TX_HF_RESRV_25 +486 0x0000 //TX_HF_RESRV_26 +487 0x0007 //TX_N_DOA_SEED +488 0x0001 //TX_FINE_DOA_SEARCH_FLG +489 0x0000 //TX_HF_RESRV_27 +490 0x038E //TX_DLT_SRC_DOA_RNG +491 0x0200 //TX_BF_MU_LF +492 0x0000 //TX_DFLT_SRC_LOC_0 +493 0x7FFF //TX_DFLT_SRC_LOC_1 +494 0x0000 //TX_DFLT_SRC_LOC_2 +495 0x038E //TX_DOA_TRACK_VADTH +496 0x0000 //TX_DOA_TRACK_NEW +497 0x01E0 //TX_NOR_OFF_THR +498 0x7C00 //TX_MORE_ON_700HZ_THR +499 0x2000 //TX_MU_BF_ADPT_NS +500 0x0000 //TX_ADAPT_LEN +501 0x6666 //TX_MORE_SNS +502 0x0000 //TX_NOR_OFF_TH1 +503 0x0000 //TX_WIDE_MASK_TH +504 0xD333 //TX_SUBSNRATIOHIGH4MEANBCK_THR +505 0x6000 //TX_C_POST_FLT_CUT +506 0x2000 //TX_RADIODTLV +507 0x0320 //TX_POWER_LINEIN_TH +508 0x0014 //TX_FE_VADCOUNT_TH_FC +509 0x0000 //TX_ECHO_SUPP_FC +510 0x0C80 //TX_ECHO_TH +511 0x6666 //TX_MIC_TO_BFGAIN +512 0x0000 //TX_MICTOBFGAIN0 +513 0x0000 //TX_FASTMUE_TH +514 0x0000 //TX_DEREVERB_LF_MU +515 0x0000 //TX_DEREVERB_HF_MU +516 0x0000 //TX_DEREVERB_DELAY +517 0x0000 //TX_DEREVERB_COEF_LEN +518 0x0000 //TX_DEREVERB_DNR +519 0x0000 //TX_DEREVERB_ALPHA +520 0x0000 //TX_DEREVERB_BETA +521 0x0000 //TX_GSC_RTOL_TH +522 0x0000 //TX_GSC_RTOH_TH +523 0x0000 //TX_WIDE2_MEANHTH +524 0x0000 //TX_DR_RESRV_5 +525 0x0000 //TX_DR_RESRV_6 +526 0x0000 //TX_DR_RESRV_7 +527 0x0000 //TX_DR_RESRV_8 +528 0x1333 //TX_WIND_MARK_TH +529 0x399A //TX_CORR_THR +530 0x0004 //TX_SNR_THR +531 0x0010 //TX_ENGY_THR +532 0x1770 //TX_CORR_HIGH_TH +533 0x6000 //TX_ENGY_THR_2 +534 0x3400 //TX_MEAN_RTO_THR +535 0x0028 //TX_WNS_ENOISE_MIC0_TH +536 0x3000 //TX_RATIOMICL_TH +537 0x64CD //TX_CALIG_HS +538 0x0000 //TX_LVL_CTRL +539 0x0014 //TX_WIND_SUPRTO +540 0x000A //TX_WNS_MIN_G +541 0x0000 //TX_WNS_B_POST_FLT +542 0x2800 //TX_RATIOMICH_TH +543 0xD120 //TX_WIND_INBEAM_L_TH +544 0x0FA0 //TX_WIND_INBEAM_H_TH +545 0x2000 //TX_WNS_RESRV_0 +546 0x59D8 //TX_WNS_RESRV_1 +547 0x0000 //TX_WNS_RESRV_2 +548 0x0000 //TX_WNS_RESRV_3 +549 0x0000 //TX_WNS_RESRV_4 +550 0x0000 //TX_WNS_RESRV_5 +551 0x0000 //TX_WNS_RESRV_6 +552 0x0000 //TX_BVE_NOISE_FLOOR_0 +553 0x0070 //TX_BVE_NOISE_FLOOR_1 +554 0x0070 //TX_BVE_NOISE_FLOOR_2 +555 0x0010 //TX_BVE_NOISE_FLOOR_3 +556 0x0070 //TX_BVE_NOISE_FLOOR_4 +557 0x00B0 //TX_BVE_NOISE_FLOOR_5 +558 0x0E66 //TX_BVE_NOISE_FLOOR_6 +559 0x0050 //TX_BVE_NOISE_FLOOR_7 +560 0x770A //TX_BVE_NOISE_FLOOR_8 +561 0x0000 //TX_BVE_NOISE_FLOOR_9 +562 0x0000 //TX_BVE_IN_N +563 0x0000 //TX_BVE_OUT_N +564 0x0000 //TX_BVE_MICALPHA_DOWN +565 0x0000 //TX_PB_RESRV_1 +566 0x0020 //TX_FDEQ_SUBNUM +567 0x4848 //TX_FDEQ_GAIN_0 +568 0x4848 //TX_FDEQ_GAIN_1 +569 0x4848 //TX_FDEQ_GAIN_2 +570 0x4848 //TX_FDEQ_GAIN_3 +571 0x4848 //TX_FDEQ_GAIN_4 +572 0x4848 //TX_FDEQ_GAIN_5 +573 0x4848 //TX_FDEQ_GAIN_6 +574 0x4848 //TX_FDEQ_GAIN_7 +575 0x4848 //TX_FDEQ_GAIN_8 +576 0x4848 //TX_FDEQ_GAIN_9 +577 0x4848 //TX_FDEQ_GAIN_10 +578 0x4848 //TX_FDEQ_GAIN_11 +579 0x4848 //TX_FDEQ_GAIN_12 +580 0x4848 //TX_FDEQ_GAIN_13 +581 0x4848 //TX_FDEQ_GAIN_14 +582 0x4848 //TX_FDEQ_GAIN_15 +583 0x4848 //TX_FDEQ_GAIN_16 +584 0x4848 //TX_FDEQ_GAIN_17 +585 0x4848 //TX_FDEQ_GAIN_18 +586 0x4848 //TX_FDEQ_GAIN_19 +587 0x4848 //TX_FDEQ_GAIN_20 +588 0x4848 //TX_FDEQ_GAIN_21 +589 0x4848 //TX_FDEQ_GAIN_22 +590 0x4848 //TX_FDEQ_GAIN_23 +591 0x0202 //TX_FDEQ_BIN_0 +592 0x0203 //TX_FDEQ_BIN_1 +593 0x0304 //TX_FDEQ_BIN_2 +594 0x0405 //TX_FDEQ_BIN_3 +595 0x0607 //TX_FDEQ_BIN_4 +596 0x0809 //TX_FDEQ_BIN_5 +597 0x0A0B //TX_FDEQ_BIN_6 +598 0x0C0D //TX_FDEQ_BIN_7 +599 0x0E0F //TX_FDEQ_BIN_8 +600 0x1011 //TX_FDEQ_BIN_9 +601 0x1214 //TX_FDEQ_BIN_10 +602 0x1618 //TX_FDEQ_BIN_11 +603 0x1C1C //TX_FDEQ_BIN_12 +604 0x2020 //TX_FDEQ_BIN_13 +605 0x2020 //TX_FDEQ_BIN_14 +606 0x2011 //TX_FDEQ_BIN_15 +607 0x0000 //TX_FDEQ_BIN_16 +608 0x0000 //TX_FDEQ_BIN_17 +609 0x0000 //TX_FDEQ_BIN_18 +610 0x0000 //TX_FDEQ_BIN_19 +611 0x0000 //TX_FDEQ_BIN_20 +612 0x0000 //TX_FDEQ_BIN_21 +613 0x0000 //TX_FDEQ_BIN_22 +614 0x0000 //TX_FDEQ_BIN_23 +615 0x0000 //TX_FDEQ_PADDING +616 0x0020 //TX_PREEQ_SUBNUM_MIC0 +617 0x4848 //TX_PREEQ_GAIN_MIC0_0 +618 0x4848 //TX_PREEQ_GAIN_MIC0_1 +619 0x4848 //TX_PREEQ_GAIN_MIC0_2 +620 0x4848 //TX_PREEQ_GAIN_MIC0_3 +621 0x4848 //TX_PREEQ_GAIN_MIC0_4 +622 0x4848 //TX_PREEQ_GAIN_MIC0_5 +623 0x4848 //TX_PREEQ_GAIN_MIC0_6 +624 0x4848 //TX_PREEQ_GAIN_MIC0_7 +625 0x4848 //TX_PREEQ_GAIN_MIC0_8 +626 0x4848 //TX_PREEQ_GAIN_MIC0_9 +627 0x4848 //TX_PREEQ_GAIN_MIC0_10 +628 0x4848 //TX_PREEQ_GAIN_MIC0_11 +629 0x4848 //TX_PREEQ_GAIN_MIC0_12 +630 0x4848 //TX_PREEQ_GAIN_MIC0_13 +631 0x4848 //TX_PREEQ_GAIN_MIC0_14 +632 0x4848 //TX_PREEQ_GAIN_MIC0_15 +633 0x4848 //TX_PREEQ_GAIN_MIC0_16 +634 0x4848 //TX_PREEQ_GAIN_MIC0_17 +635 0x4848 //TX_PREEQ_GAIN_MIC0_18 +636 0x4848 //TX_PREEQ_GAIN_MIC0_19 +637 0x4848 //TX_PREEQ_GAIN_MIC0_20 +638 0x4848 //TX_PREEQ_GAIN_MIC0_21 +639 0x4848 //TX_PREEQ_GAIN_MIC0_22 +640 0x4848 //TX_PREEQ_GAIN_MIC0_23 +641 0x0E10 //TX_PREEQ_BIN_MIC0_0 +642 0x1010 //TX_PREEQ_BIN_MIC0_1 +643 0x1010 //TX_PREEQ_BIN_MIC0_2 +644 0x1010 //TX_PREEQ_BIN_MIC0_3 +645 0x1010 //TX_PREEQ_BIN_MIC0_4 +646 0x1010 //TX_PREEQ_BIN_MIC0_5 +647 0x1010 //TX_PREEQ_BIN_MIC0_6 +648 0x1010 //TX_PREEQ_BIN_MIC0_7 +649 0x1010 //TX_PREEQ_BIN_MIC0_8 +650 0x1010 //TX_PREEQ_BIN_MIC0_9 +651 0x1010 //TX_PREEQ_BIN_MIC0_10 +652 0x1010 //TX_PREEQ_BIN_MIC0_11 +653 0x1010 //TX_PREEQ_BIN_MIC0_12 +654 0x1010 //TX_PREEQ_BIN_MIC0_13 +655 0x1010 //TX_PREEQ_BIN_MIC0_14 +656 0x0200 //TX_PREEQ_BIN_MIC0_15 +657 0x0000 //TX_PREEQ_BIN_MIC0_16 +658 0x0000 //TX_PREEQ_BIN_MIC0_17 +659 0x0000 //TX_PREEQ_BIN_MIC0_18 +660 0x0000 //TX_PREEQ_BIN_MIC0_19 +661 0x0000 //TX_PREEQ_BIN_MIC0_20 +662 0x0000 //TX_PREEQ_BIN_MIC0_21 +663 0x0000 //TX_PREEQ_BIN_MIC0_22 +664 0x0000 //TX_PREEQ_BIN_MIC0_23 +665 0x0020 //TX_PREEQ_SUBNUM_MIC1 +666 0x4848 //TX_PREEQ_GAIN_MIC1_0 +667 0x4848 //TX_PREEQ_GAIN_MIC1_1 +668 0x4848 //TX_PREEQ_GAIN_MIC1_2 +669 0x4848 //TX_PREEQ_GAIN_MIC1_3 +670 0x4848 //TX_PREEQ_GAIN_MIC1_4 +671 0x4848 //TX_PREEQ_GAIN_MIC1_5 +672 0x4848 //TX_PREEQ_GAIN_MIC1_6 +673 0x4848 //TX_PREEQ_GAIN_MIC1_7 +674 0x4848 //TX_PREEQ_GAIN_MIC1_8 +675 0x4848 //TX_PREEQ_GAIN_MIC1_9 +676 0x4848 //TX_PREEQ_GAIN_MIC1_10 +677 0x4848 //TX_PREEQ_GAIN_MIC1_11 +678 0x4848 //TX_PREEQ_GAIN_MIC1_12 +679 0x4848 //TX_PREEQ_GAIN_MIC1_13 +680 0x4848 //TX_PREEQ_GAIN_MIC1_14 +681 0x4848 //TX_PREEQ_GAIN_MIC1_15 +682 0x4848 //TX_PREEQ_GAIN_MIC1_16 +683 0x4848 //TX_PREEQ_GAIN_MIC1_17 +684 0x4848 //TX_PREEQ_GAIN_MIC1_18 +685 0x4848 //TX_PREEQ_GAIN_MIC1_19 +686 0x4848 //TX_PREEQ_GAIN_MIC1_20 +687 0x4848 //TX_PREEQ_GAIN_MIC1_21 +688 0x4848 //TX_PREEQ_GAIN_MIC1_22 +689 0x4848 //TX_PREEQ_GAIN_MIC1_23 +690 0x0E10 //TX_PREEQ_BIN_MIC1_0 +691 0x1010 //TX_PREEQ_BIN_MIC1_1 +692 0x1010 //TX_PREEQ_BIN_MIC1_2 +693 0x1010 //TX_PREEQ_BIN_MIC1_3 +694 0x1010 //TX_PREEQ_BIN_MIC1_4 +695 0x1010 //TX_PREEQ_BIN_MIC1_5 +696 0x1010 //TX_PREEQ_BIN_MIC1_6 +697 0x1010 //TX_PREEQ_BIN_MIC1_7 +698 0x1010 //TX_PREEQ_BIN_MIC1_8 +699 0x1010 //TX_PREEQ_BIN_MIC1_9 +700 0x1010 //TX_PREEQ_BIN_MIC1_10 +701 0x1010 //TX_PREEQ_BIN_MIC1_11 +702 0x1010 //TX_PREEQ_BIN_MIC1_12 +703 0x1010 //TX_PREEQ_BIN_MIC1_13 +704 0x1010 //TX_PREEQ_BIN_MIC1_14 +705 0x0200 //TX_PREEQ_BIN_MIC1_15 +706 0x0000 //TX_PREEQ_BIN_MIC1_16 +707 0x0000 //TX_PREEQ_BIN_MIC1_17 +708 0x0000 //TX_PREEQ_BIN_MIC1_18 +709 0x0000 //TX_PREEQ_BIN_MIC1_19 +710 0x0000 //TX_PREEQ_BIN_MIC1_20 +711 0x0000 //TX_PREEQ_BIN_MIC1_21 +712 0x0000 //TX_PREEQ_BIN_MIC1_22 +713 0x0000 //TX_PREEQ_BIN_MIC1_23 +714 0x0020 //TX_PREEQ_SUBNUM_MIC2 +715 0x4848 //TX_PREEQ_GAIN_MIC2_0 +716 0x4848 //TX_PREEQ_GAIN_MIC2_1 +717 0x4848 //TX_PREEQ_GAIN_MIC2_2 +718 0x4848 //TX_PREEQ_GAIN_MIC2_3 +719 0x4848 //TX_PREEQ_GAIN_MIC2_4 +720 0x4848 //TX_PREEQ_GAIN_MIC2_5 +721 0x4848 //TX_PREEQ_GAIN_MIC2_6 +722 0x4848 //TX_PREEQ_GAIN_MIC2_7 +723 0x4848 //TX_PREEQ_GAIN_MIC2_8 +724 0x4848 //TX_PREEQ_GAIN_MIC2_9 +725 0x4848 //TX_PREEQ_GAIN_MIC2_10 +726 0x4848 //TX_PREEQ_GAIN_MIC2_11 +727 0x4848 //TX_PREEQ_GAIN_MIC2_12 +728 0x4848 //TX_PREEQ_GAIN_MIC2_13 +729 0x4848 //TX_PREEQ_GAIN_MIC2_14 +730 0x4848 //TX_PREEQ_GAIN_MIC2_15 +731 0x4848 //TX_PREEQ_GAIN_MIC2_16 +732 0x4848 //TX_PREEQ_GAIN_MIC2_17 +733 0x4848 //TX_PREEQ_GAIN_MIC2_18 +734 0x4848 //TX_PREEQ_GAIN_MIC2_19 +735 0x4848 //TX_PREEQ_GAIN_MIC2_20 +736 0x4848 //TX_PREEQ_GAIN_MIC2_21 +737 0x4848 //TX_PREEQ_GAIN_MIC2_22 +738 0x4848 //TX_PREEQ_GAIN_MIC2_23 +739 0x0E10 //TX_PREEQ_BIN_MIC2_0 +740 0x1010 //TX_PREEQ_BIN_MIC2_1 +741 0x1010 //TX_PREEQ_BIN_MIC2_2 +742 0x1010 //TX_PREEQ_BIN_MIC2_3 +743 0x1010 //TX_PREEQ_BIN_MIC2_4 +744 0x1010 //TX_PREEQ_BIN_MIC2_5 +745 0x1010 //TX_PREEQ_BIN_MIC2_6 +746 0x1010 //TX_PREEQ_BIN_MIC2_7 +747 0x1010 //TX_PREEQ_BIN_MIC2_8 +748 0x1010 //TX_PREEQ_BIN_MIC2_9 +749 0x1010 //TX_PREEQ_BIN_MIC2_10 +750 0x1010 //TX_PREEQ_BIN_MIC2_11 +751 0x1010 //TX_PREEQ_BIN_MIC2_12 +752 0x1010 //TX_PREEQ_BIN_MIC2_13 +753 0x1010 //TX_PREEQ_BIN_MIC2_14 +754 0x0200 //TX_PREEQ_BIN_MIC2_15 +755 0x0000 //TX_PREEQ_BIN_MIC2_16 +756 0x0000 //TX_PREEQ_BIN_MIC2_17 +757 0x0000 //TX_PREEQ_BIN_MIC2_18 +758 0x0000 //TX_PREEQ_BIN_MIC2_19 +759 0x0000 //TX_PREEQ_BIN_MIC2_20 +760 0x0000 //TX_PREEQ_BIN_MIC2_21 +761 0x0000 //TX_PREEQ_BIN_MIC2_22 +762 0x0000 //TX_PREEQ_BIN_MIC2_23 +763 0x0006 //TX_MASKING_ABILITY +764 0x2000 //TX_NND_WEIGHT +765 0x0060 //TX_MIC_CALIBRATION_0 +766 0x0060 //TX_MIC_CALIBRATION_1 +767 0x0070 //TX_MIC_CALIBRATION_2 +768 0x0070 //TX_MIC_CALIBRATION_3 +769 0x0050 //TX_MIC_PWR_BIAS_0 +770 0x0040 //TX_MIC_PWR_BIAS_1 +771 0x0040 //TX_MIC_PWR_BIAS_2 +772 0x0040 //TX_MIC_PWR_BIAS_3 +773 0x0009 //TX_GAIN_LIMIT_0 +774 0x000F //TX_GAIN_LIMIT_1 +775 0x000F //TX_GAIN_LIMIT_2 +776 0x000F //TX_GAIN_LIMIT_3 +777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN +778 0x7FDE //TX_BVE_VAD0_ALPHAUP +779 0x7F3A //TX_BVE_VAD0_ALPHADOWN +780 0x2000 //TX_BVE_GAINWEIGHT_NOFEVADLI +781 0x7F5B //TX_BVE_FEVADLI_ALPHA +782 0x7F19 //TX_BVE_NOVAD0_ALPHAUP +783 0x0C00 //TX_TDDRC_ALPHA_UP_01 +784 0x0C00 //TX_TDDRC_ALPHA_UP_02 +785 0x0C00 //TX_TDDRC_ALPHA_UP_03 +786 0x0C00 //TX_TDDRC_ALPHA_UP_04 +787 0x7EB8 //TX_TDDRC_ALPHA_DWN_01 +788 0x7EB8 //TX_TDDRC_ALPHA_DWN_02 +789 0x7EB8 //TX_TDDRC_ALPHA_DWN_03 +790 0x7EB8 //TX_TDDRC_ALPHA_DWN_04 +791 0x7FFF //TX_TDDRC_TD_DRC_LIMIT +792 0x2000 //TX_TDDRC_POST_LIMIT_GAIN +793 0x0000 //TX_TDDRC_RESRV_0 +794 0x0000 //TX_TDDRC_RESRV_1 +795 0x0018 //TX_FDDRC_BAND_MARGIN_0 +796 0x0030 //TX_FDDRC_BAND_MARGIN_1 +797 0x0050 //TX_FDDRC_BAND_MARGIN_2 +798 0x0080 //TX_FDDRC_BAND_MARGIN_3 +799 0x0007 //TX_FDDRC_BLOCK_EXP +800 0x5000 //TX_FDDRC_THRD_2_0 +801 0x5000 //TX_FDDRC_THRD_2_1 +802 0x5000 //TX_FDDRC_THRD_2_2 +803 0x5000 //TX_FDDRC_THRD_2_3 +804 0x6400 //TX_FDDRC_THRD_3_0 +805 0x6400 //TX_FDDRC_THRD_3_1 +806 0x6400 //TX_FDDRC_THRD_3_2 +807 0x6400 //TX_FDDRC_THRD_3_3 +808 0x2000 //TX_FDDRC_SLANT_0_0 +809 0x2000 //TX_FDDRC_SLANT_0_1 +810 0x2000 //TX_FDDRC_SLANT_0_2 +811 0x2000 //TX_FDDRC_SLANT_0_3 +812 0x5333 //TX_FDDRC_SLANT_1_0 +813 0x5333 //TX_FDDRC_SLANT_1_1 +814 0x5333 //TX_FDDRC_SLANT_1_2 +815 0x5333 //TX_FDDRC_SLANT_1_3 +816 0x0000 //TX_DEADMIC_SILENCE_TH +817 0x0000 //TX_MIC_DEGRADE_TH +818 0x0000 //TX_DEADMIC_CNT +819 0x0000 //TX_MIC_DEGRADE_CNT +820 0x0000 //TX_FDDRC_RESRV_4 +821 0x0000 //TX_FDDRC_RESRV_5 +822 0x0000 //TX_FDDRC_RESRV_6 +823 0x7FFF //TX_KS_NOISEPASTE_FACTOR +824 0x0001 //TX_KS_CONFIG +825 0x7FFF //TX_KS_GAIN_MIN +826 0x0000 //TX_KS_RESRV_0 +827 0x0000 //TX_KS_RESRV_1 +828 0x0000 //TX_KS_RESRV_2 +829 0x7C00 //TX_LAMBDA_PKA_FP +830 0x2000 //TX_TPKA_FP +831 0x0080 //TX_MIN_G_FP +832 0x2000 //TX_MAX_G_FP +833 0x4848 //TX_FFP_FP_K_METAL +834 0x4000 //TX_A_POST_FLT_FP +835 0x0F5C //TX_RTO_OUTBEAM_TH +836 0x4CCD //TX_TPKA_FP_THD +837 0x0000 //TX_MAX_G_FP_BLK +838 0x0000 //TX_FFP_FADEIN +839 0x0000 //TX_FFP_FADEOUT +840 0x0000 //TX_WHISPERCTH +841 0x0000 //TX_WHISPERHOLDT +842 0x0000 //TX_WHISP_ENTHH +843 0x0000 //TX_WHISP_ENTHL +844 0x0000 //TX_WHISP_RTOTH +845 0x0000 //TX_WHISP_RTOTH2 +846 0x0000 //TX_MUTE_PERIOD +847 0x0000 //TX_FADE_IN_PERIOD +848 0x0100 //TX_FFP_RESRV_2 +849 0x0020 //TX_FFP_RESRV_3 +850 0x0000 //TX_FFP_RESRV_4 +851 0x0000 //TX_FFP_RESRV_5 +852 0x0000 //TX_FFP_RESRV_6 +853 0x0002 //TX_FILTINDX +854 0x0001 //TX_TDDRC_THRD_0 +855 0x0001 //TX_TDDRC_THRD_1 +856 0x1900 //TX_TDDRC_THRD_2 +857 0x1900 //TX_TDDRC_THRD_3 +858 0x3000 //TX_TDDRC_SLANT_0 +859 0x7B00 //TX_TDDRC_SLANT_1 +860 0x0C00 //TX_TDDRC_ALPHA_UP_00 +861 0x7EB8 //TX_TDDRC_ALPHA_DWN_00 +862 0x0000 //TX_TDDRC_HMNC_FLAG +863 0x199A //TX_TDDRC_HMNC_GAIN +864 0x0000 //TX_TDDRC_SMT_FLAG +865 0x0CCD //TX_TDDRC_SMT_W +866 0x0200 //TX_TDDRC_DRC_GAIN +867 0x7FFF //TX_TDDRC_LMT_THRD +868 0x0000 //TX_TDDRC_LMT_ALPHA +869 0x0000 //TX_TFMASKLTH +870 0x0000 //TX_TFMASKLTHL +871 0x0CCD //TX_TFMASKHTH +872 0x0CCD //TX_TFMASKLTH_BINVAD +873 0xF333 //TX_TFMASKLTH_NS_EST +874 0x2CCD //TX_TFMASKLTH_DOA +875 0xECCD //TX_TFMASKTH_BLESSCUT +876 0x1000 //TX_B_LESSCUT_RTO_MASK +877 0x3800 //TX_SB_RHO_MEAN_TH_ABN +878 0x2000 //TX_B_POST_FLT_MASK +879 0x0000 //TX_B_POST_FLT_MASK1 +880 0x5333 //TX_GAIN_WIND_MASK +881 0x7FFF //TX_TFMASK_BFSTRICT_MUSIC +882 0x0000 //TX_TFMASK_BFSTRICT_NOMUSIC +883 0x7333 //TX_FASTNS_OUTIN_TH +884 0x0CCD //TX_FASTNS_TFMASK_TH +885 0x0CCD //TX_FASTNS_TFMASKBIN_TH1 +886 0x0CCD //TX_FASTNS_TFMASKBIN_TH2 +887 0x0CCD //TX_FASTNS_TFMASKBIN_TH3 +888 0x0028 //TX_FASTNS_ARSPC_TH +889 0xC000 //TX_FASTNS_MASK5_TH +890 0x4848 //TX_POSTSSA_MIN_G_VR_MASK +891 0x7000 //TX_A_LESSCUT_RTO_MASK +892 0x1770 //TX_FASTNS_NOISETH +893 0xC000 //TX_FASTNS_SSA_THLFL +894 0xC000 //TX_FASTNS_SSA_THHFL +895 0xCCCC //TX_FASTNS_SSA_THLFH +896 0xD999 //TX_FASTNS_SSA_THHFH +897 0x0000 //TX_SENDFUNC_REG_MICMUTE +898 0x0000 //TX_SENDFUNC_REG_MICMUTE1 +899 0x0000 //TX_MICMUTE_RATIO_THR +900 0x0000 //TX_MICMUTE_AMP_THR +901 0x0000 //TX_MICMUTE_HPF_IND +902 0x0000 //TX_MICMUTE_LOG_EYR_TH +903 0x0000 //TX_MICMUTE_CVG_TIME +904 0x0000 //TX_MICMUTE_RELEASE_TIME +905 0x0000 //TX_MIC_VOLUME_MIC0MUTE +906 0x0000 //TX_MICMUTE_EPD_OFFSET_0 +907 0x0000 //TX_MICMUTE_FRQ_AEC_L +908 0x0000 //TX_MICMUTE_EAD_THR +909 0x0000 //TX_MICMUTE_LAMBDA_CB_NLE +910 0x0000 //TX_MICMUTE_LAMBDA_RE_EST +911 0x0000 //TX_DTD_THR1_MICMUTE_0 +912 0x0000 //TX_DTD_THR1_MICMUTE_1 +913 0x0000 //TX_DTD_THR1_MICMUTE_2 +914 0x0000 //TX_DTD_THR1_MICMUTE_3 +915 0x0000 //TX_DTD_THR2_MICMUTE_0 +916 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_0 +917 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_1 +918 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_2 +919 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_3 +920 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_4 +921 0x0000 //TX_MICMUTE_C_POST_FLT +922 0x0000 //TX_MICMUTE_DT_CUT_K +923 0x0000 //TX_MICMUTE_DT_CUT_THR +924 0x0000 //TX_MICMUTE_DT_CUT_K2 +925 0x0000 //TX_MICMUTE_DT_CUT_THR2 +926 0x0000 //TX_MICMUTE_DT2_HOLD_N +927 0x0000 //TX_MICMUTE_RATIODTH_THCUT +928 0x0000 //TX_MICMUTE_B_POST_FLT_ECHOL +929 0x0000 //TX_MICMUTE_B_POST_FLT_ECHOH +930 0x0000 //TX_MICMUTE_C_POST_FLT_MASK +931 0x0000 //TX_MICMUTE_RATIODTL_CUT_TH +932 0x0000 //TX_MICMUTE_DT_CUT_K1 +933 0x0000 //TX_MICMUTE_N2_SN_EST +934 0x0000 //TX_MICMUTE_THR_SN_EST_0 +935 0x0000 //TX_MICMUTE_MIN_G_CTRL_0 +936 0x0000 //TX_MICMUTE_A_POST_FILT_S_0 +937 0x0000 //TX_MICMUTE_B_POST_FILT_0 +938 0x0000 //TX_MIC1RUB_AMP_THR +939 0x0000 //TX_MIC1MUTE_RATIO_THR +940 0x0000 //TX_MIC1MUTE_AMP_THR +941 0x0000 //TX_MIC1MUTE_CVG_TIME +942 0x0000 //TX_MIC1MUTE_RELEASE_TIME +943 0x0000 //TX_AMS_RESRV_01 +944 0x0000 //TX_AMS_RESRV_02 +945 0x0000 //TX_AMS_RESRV_03 +946 0x0000 //TX_AMS_RESRV_04 +947 0x0000 //TX_AMS_RESRV_05 +948 0x0000 //TX_AMS_RESRV_06 +949 0x0000 //TX_AMS_RESRV_07 +950 0x0000 //TX_AMS_RESRV_08 +951 0x0000 //TX_AMS_RESRV_09 +952 0x0000 //TX_AMS_RESRV_10 +953 0x0000 //TX_AMS_RESRV_11 +954 0x0000 //TX_AMS_RESRV_12 +955 0x0000 //TX_AMS_RESRV_13 +956 0x0000 //TX_AMS_RESRV_14 +957 0x0000 //TX_AMS_RESRV_15 +958 0x0000 //TX_AMS_RESRV_16 +959 0x0000 //TX_AMS_RESRV_17 +960 0x0000 //TX_AMS_RESRV_18 +961 0x0000 //TX_AMS_RESRV_19 +#RX +0 0x2064 //RX_RECVFUNC_MODE_0 +1 0x0000 //RX_RECVFUNC_MODE_1 +2 0x0004 //RX_SAMPLINGFREQ_SIG +3 0x0004 //RX_SAMPLINGFREQ_PROC +4 0x000A //RX_FRAME_SZ +5 0x0000 //RX_DELAY_OPT +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +10 0x0800 //RX_PGA +11 0x7FFF //RX_A_HP +12 0x4000 //RX_B_PE +13 0x7800 //RX_THR_PITCH_DET_0 +14 0x7000 //RX_THR_PITCH_DET_1 +15 0x6000 //RX_THR_PITCH_DET_2 +16 0x0008 //RX_PITCH_BFR_LEN +17 0x0003 //RX_SBD_PITCH_DET +18 0x0100 //RX_PP_RESRV_0 +19 0x0020 //RX_PP_RESRV_1 +20 0x0500 //RX_N_SN_EST +21 0x000C //RX_N2_SN_EST +22 0x000A //RX_NS_LVL_CTRL +23 0xF600 //RX_THR_SN_EST +24 0x7000 //RX_LAMBDA_PFILT +25 0x000A //RX_FENS_RESRV_0 +26 0x0190 //RX_FENS_RESRV_1 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +30 0x0002 //RX_EXTRA_NS_L +31 0x0800 //RX_EXTRA_NS_A +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +35 0x199A //RX_A_POST_FLT +36 0x0000 //RX_LMT_THRD +37 0x4000 //RX_LMT_ALPHA +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0304 //RX_FDEQ_BIN_2 +66 0x0405 //RX_FDEQ_BIN_3 +67 0x0607 //RX_FDEQ_BIN_4 +68 0x0809 //RX_FDEQ_BIN_5 +69 0x0A0B //RX_FDEQ_BIN_6 +70 0x0C0D //RX_FDEQ_BIN_7 +71 0x0E0F //RX_FDEQ_BIN_8 +72 0x1011 //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1618 //RX_FDEQ_BIN_11 +75 0x1C1C //RX_FDEQ_BIN_12 +76 0x2020 //RX_FDEQ_BIN_13 +77 0x2020 //RX_FDEQ_BIN_14 +78 0x2011 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +111 0x0000 //RX_FILTINDX +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +125 0x7C00 //RX_LAMBDA_PKA_FP +126 0x2000 //RX_TPKA_FP +127 0x2000 //RX_MIN_G_FP +128 0x0080 //RX_MAX_G_FP +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +131 0x0000 //RX_MAXLEVEL_CNG +132 0x3000 //RX_BWE_UV_TH +133 0x3000 //RX_BWE_UV_TH2 +134 0x1800 //RX_BWE_UV_TH3 +135 0x1000 //RX_BWE_V_TH +136 0x04CD //RX_BWE_GAIN1_V_TH1 +137 0x0F33 //RX_BWE_GAIN1_V_TH2 +138 0x7333 //RX_BWE_UV_EQ +139 0x199A //RX_BWE_V_EQ +140 0x7333 //RX_BWE_TONE_TH +141 0x0004 //RX_BWE_UV_HOLD_T +142 0x6CCD //RX_BWE_GAIN2_ALPHA +143 0x799A //RX_BWE_GAIN3_ALPHA +144 0x001E //RX_BWE_CUTOFF +145 0x3000 //RX_BWE_GAINFILL +146 0x3200 //RX_BWE_MAXTH_TONE +147 0x2000 //RX_BWE_EQ_0 +148 0x2000 //RX_BWE_EQ_1 +149 0x2000 //RX_BWE_EQ_2 +150 0x2000 //RX_BWE_EQ_3 +151 0x2000 //RX_BWE_EQ_4 +152 0x2000 //RX_BWE_EQ_5 +153 0x2000 //RX_BWE_EQ_6 +154 0x0000 //RX_BWE_RESRV_0 +155 0x0000 //RX_BWE_RESRV_1 +156 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0304 //RX_FDEQ_BIN_2 +66 0x0405 //RX_FDEQ_BIN_3 +67 0x0607 //RX_FDEQ_BIN_4 +68 0x0809 //RX_FDEQ_BIN_5 +69 0x0A0B //RX_FDEQ_BIN_6 +70 0x0C0D //RX_FDEQ_BIN_7 +71 0x0E0F //RX_FDEQ_BIN_8 +72 0x1011 //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1618 //RX_FDEQ_BIN_11 +75 0x1C1C //RX_FDEQ_BIN_12 +76 0x2020 //RX_FDEQ_BIN_13 +77 0x2020 //RX_FDEQ_BIN_14 +78 0x2011 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0304 //RX_FDEQ_BIN_2 +66 0x0405 //RX_FDEQ_BIN_3 +67 0x0607 //RX_FDEQ_BIN_4 +68 0x0809 //RX_FDEQ_BIN_5 +69 0x0A0B //RX_FDEQ_BIN_6 +70 0x0C0D //RX_FDEQ_BIN_7 +71 0x0E0F //RX_FDEQ_BIN_8 +72 0x1011 //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1618 //RX_FDEQ_BIN_11 +75 0x1C1C //RX_FDEQ_BIN_12 +76 0x2020 //RX_FDEQ_BIN_13 +77 0x2020 //RX_FDEQ_BIN_14 +78 0x2011 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0304 //RX_FDEQ_BIN_2 +66 0x0405 //RX_FDEQ_BIN_3 +67 0x0607 //RX_FDEQ_BIN_4 +68 0x0809 //RX_FDEQ_BIN_5 +69 0x0A0B //RX_FDEQ_BIN_6 +70 0x0C0D //RX_FDEQ_BIN_7 +71 0x0E0F //RX_FDEQ_BIN_8 +72 0x1011 //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1618 //RX_FDEQ_BIN_11 +75 0x1C1C //RX_FDEQ_BIN_12 +76 0x2020 //RX_FDEQ_BIN_13 +77 0x2020 //RX_FDEQ_BIN_14 +78 0x2011 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0304 //RX_FDEQ_BIN_2 +66 0x0405 //RX_FDEQ_BIN_3 +67 0x0607 //RX_FDEQ_BIN_4 +68 0x0809 //RX_FDEQ_BIN_5 +69 0x0A0B //RX_FDEQ_BIN_6 +70 0x0C0D //RX_FDEQ_BIN_7 +71 0x0E0F //RX_FDEQ_BIN_8 +72 0x1011 //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1618 //RX_FDEQ_BIN_11 +75 0x1C1C //RX_FDEQ_BIN_12 +76 0x2020 //RX_FDEQ_BIN_13 +77 0x2020 //RX_FDEQ_BIN_14 +78 0x2011 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0304 //RX_FDEQ_BIN_2 +66 0x0405 //RX_FDEQ_BIN_3 +67 0x0607 //RX_FDEQ_BIN_4 +68 0x0809 //RX_FDEQ_BIN_5 +69 0x0A0B //RX_FDEQ_BIN_6 +70 0x0C0D //RX_FDEQ_BIN_7 +71 0x0E0F //RX_FDEQ_BIN_8 +72 0x1011 //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1618 //RX_FDEQ_BIN_11 +75 0x1C1C //RX_FDEQ_BIN_12 +76 0x2020 //RX_FDEQ_BIN_13 +77 0x2020 //RX_FDEQ_BIN_14 +78 0x2011 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0304 //RX_FDEQ_BIN_2 +66 0x0405 //RX_FDEQ_BIN_3 +67 0x0607 //RX_FDEQ_BIN_4 +68 0x0809 //RX_FDEQ_BIN_5 +69 0x0A0B //RX_FDEQ_BIN_6 +70 0x0C0D //RX_FDEQ_BIN_7 +71 0x0E0F //RX_FDEQ_BIN_8 +72 0x1011 //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1618 //RX_FDEQ_BIN_11 +75 0x1C1C //RX_FDEQ_BIN_12 +76 0x2020 //RX_FDEQ_BIN_13 +77 0x2020 //RX_FDEQ_BIN_14 +78 0x2011 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0304 //RX_FDEQ_BIN_2 +66 0x0405 //RX_FDEQ_BIN_3 +67 0x0607 //RX_FDEQ_BIN_4 +68 0x0809 //RX_FDEQ_BIN_5 +69 0x0A0B //RX_FDEQ_BIN_6 +70 0x0C0D //RX_FDEQ_BIN_7 +71 0x0E0F //RX_FDEQ_BIN_8 +72 0x1011 //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1618 //RX_FDEQ_BIN_11 +75 0x1C1C //RX_FDEQ_BIN_12 +76 0x2020 //RX_FDEQ_BIN_13 +77 0x2020 //RX_FDEQ_BIN_14 +78 0x2011 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#RX 2 +157 0x0064 //RX_RECVFUNC_MODE_0 +158 0x0000 //RX_RECVFUNC_MODE_1 +159 0x0004 //RX_SAMPLINGFREQ_SIG +160 0x0004 //RX_SAMPLINGFREQ_PROC +161 0x000A //RX_FRAME_SZ +162 0x0000 //RX_DELAY_OPT +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +167 0x0800 //RX_PGA +168 0x7FFF //RX_A_HP +169 0x4000 //RX_B_PE +170 0x7800 //RX_THR_PITCH_DET_0 +171 0x7000 //RX_THR_PITCH_DET_1 +172 0x6000 //RX_THR_PITCH_DET_2 +173 0x0008 //RX_PITCH_BFR_LEN +174 0x0003 //RX_SBD_PITCH_DET +175 0x0100 //RX_PP_RESRV_0 +176 0x0020 //RX_PP_RESRV_1 +177 0x0500 //RX_N_SN_EST +178 0x000C //RX_N2_SN_EST +179 0x000A //RX_NS_LVL_CTRL +180 0xF600 //RX_THR_SN_EST +181 0x7000 //RX_LAMBDA_PFILT +182 0x000A //RX_FENS_RESRV_0 +183 0x0190 //RX_FENS_RESRV_1 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +187 0x0002 //RX_EXTRA_NS_L +188 0x0800 //RX_EXTRA_NS_A +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +192 0x199A //RX_A_POST_FLT +193 0x0000 //RX_LMT_THRD +194 0x4000 //RX_LMT_ALPHA +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0304 //RX_FDEQ_BIN_2 +223 0x0405 //RX_FDEQ_BIN_3 +224 0x0607 //RX_FDEQ_BIN_4 +225 0x0809 //RX_FDEQ_BIN_5 +226 0x0A0B //RX_FDEQ_BIN_6 +227 0x0C0D //RX_FDEQ_BIN_7 +228 0x0E0F //RX_FDEQ_BIN_8 +229 0x1011 //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1618 //RX_FDEQ_BIN_11 +232 0x1C1C //RX_FDEQ_BIN_12 +233 0x2020 //RX_FDEQ_BIN_13 +234 0x2020 //RX_FDEQ_BIN_14 +235 0x2011 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +268 0x0000 //RX_FILTINDX +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +282 0x7C00 //RX_LAMBDA_PKA_FP +283 0x2000 //RX_TPKA_FP +284 0x2000 //RX_MIN_G_FP +285 0x0080 //RX_MAX_G_FP +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +288 0x0000 //RX_MAXLEVEL_CNG +289 0x3000 //RX_BWE_UV_TH +290 0x3000 //RX_BWE_UV_TH2 +291 0x1800 //RX_BWE_UV_TH3 +292 0x1000 //RX_BWE_V_TH +293 0x04CD //RX_BWE_GAIN1_V_TH1 +294 0x0F33 //RX_BWE_GAIN1_V_TH2 +295 0x7333 //RX_BWE_UV_EQ +296 0x199A //RX_BWE_V_EQ +297 0x7333 //RX_BWE_TONE_TH +298 0x0004 //RX_BWE_UV_HOLD_T +299 0x6CCD //RX_BWE_GAIN2_ALPHA +300 0x799A //RX_BWE_GAIN3_ALPHA +301 0x001E //RX_BWE_CUTOFF +302 0x3000 //RX_BWE_GAINFILL +303 0x3200 //RX_BWE_MAXTH_TONE +304 0x2000 //RX_BWE_EQ_0 +305 0x2000 //RX_BWE_EQ_1 +306 0x2000 //RX_BWE_EQ_2 +307 0x2000 //RX_BWE_EQ_3 +308 0x2000 //RX_BWE_EQ_4 +309 0x2000 //RX_BWE_EQ_5 +310 0x2000 //RX_BWE_EQ_6 +311 0x0000 //RX_BWE_RESRV_0 +312 0x0000 //RX_BWE_RESRV_1 +313 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0304 //RX_FDEQ_BIN_2 +223 0x0405 //RX_FDEQ_BIN_3 +224 0x0607 //RX_FDEQ_BIN_4 +225 0x0809 //RX_FDEQ_BIN_5 +226 0x0A0B //RX_FDEQ_BIN_6 +227 0x0C0D //RX_FDEQ_BIN_7 +228 0x0E0F //RX_FDEQ_BIN_8 +229 0x1011 //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1618 //RX_FDEQ_BIN_11 +232 0x1C1C //RX_FDEQ_BIN_12 +233 0x2020 //RX_FDEQ_BIN_13 +234 0x2020 //RX_FDEQ_BIN_14 +235 0x2011 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0304 //RX_FDEQ_BIN_2 +223 0x0405 //RX_FDEQ_BIN_3 +224 0x0607 //RX_FDEQ_BIN_4 +225 0x0809 //RX_FDEQ_BIN_5 +226 0x0A0B //RX_FDEQ_BIN_6 +227 0x0C0D //RX_FDEQ_BIN_7 +228 0x0E0F //RX_FDEQ_BIN_8 +229 0x1011 //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1618 //RX_FDEQ_BIN_11 +232 0x1C1C //RX_FDEQ_BIN_12 +233 0x2020 //RX_FDEQ_BIN_13 +234 0x2020 //RX_FDEQ_BIN_14 +235 0x2011 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0304 //RX_FDEQ_BIN_2 +223 0x0405 //RX_FDEQ_BIN_3 +224 0x0607 //RX_FDEQ_BIN_4 +225 0x0809 //RX_FDEQ_BIN_5 +226 0x0A0B //RX_FDEQ_BIN_6 +227 0x0C0D //RX_FDEQ_BIN_7 +228 0x0E0F //RX_FDEQ_BIN_8 +229 0x1011 //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1618 //RX_FDEQ_BIN_11 +232 0x1C1C //RX_FDEQ_BIN_12 +233 0x2020 //RX_FDEQ_BIN_13 +234 0x2020 //RX_FDEQ_BIN_14 +235 0x2011 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0304 //RX_FDEQ_BIN_2 +223 0x0405 //RX_FDEQ_BIN_3 +224 0x0607 //RX_FDEQ_BIN_4 +225 0x0809 //RX_FDEQ_BIN_5 +226 0x0A0B //RX_FDEQ_BIN_6 +227 0x0C0D //RX_FDEQ_BIN_7 +228 0x0E0F //RX_FDEQ_BIN_8 +229 0x1011 //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1618 //RX_FDEQ_BIN_11 +232 0x1C1C //RX_FDEQ_BIN_12 +233 0x2020 //RX_FDEQ_BIN_13 +234 0x2020 //RX_FDEQ_BIN_14 +235 0x2011 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0304 //RX_FDEQ_BIN_2 +223 0x0405 //RX_FDEQ_BIN_3 +224 0x0607 //RX_FDEQ_BIN_4 +225 0x0809 //RX_FDEQ_BIN_5 +226 0x0A0B //RX_FDEQ_BIN_6 +227 0x0C0D //RX_FDEQ_BIN_7 +228 0x0E0F //RX_FDEQ_BIN_8 +229 0x1011 //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1618 //RX_FDEQ_BIN_11 +232 0x1C1C //RX_FDEQ_BIN_12 +233 0x2020 //RX_FDEQ_BIN_13 +234 0x2020 //RX_FDEQ_BIN_14 +235 0x2011 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0304 //RX_FDEQ_BIN_2 +223 0x0405 //RX_FDEQ_BIN_3 +224 0x0607 //RX_FDEQ_BIN_4 +225 0x0809 //RX_FDEQ_BIN_5 +226 0x0A0B //RX_FDEQ_BIN_6 +227 0x0C0D //RX_FDEQ_BIN_7 +228 0x0E0F //RX_FDEQ_BIN_8 +229 0x1011 //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1618 //RX_FDEQ_BIN_11 +232 0x1C1C //RX_FDEQ_BIN_12 +233 0x2020 //RX_FDEQ_BIN_13 +234 0x2020 //RX_FDEQ_BIN_14 +235 0x2011 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0304 //RX_FDEQ_BIN_2 +223 0x0405 //RX_FDEQ_BIN_3 +224 0x0607 //RX_FDEQ_BIN_4 +225 0x0809 //RX_FDEQ_BIN_5 +226 0x0A0B //RX_FDEQ_BIN_6 +227 0x0C0D //RX_FDEQ_BIN_7 +228 0x0E0F //RX_FDEQ_BIN_8 +229 0x1011 //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1618 //RX_FDEQ_BIN_11 +232 0x1C1C //RX_FDEQ_BIN_12 +233 0x2020 //RX_FDEQ_BIN_13 +234 0x2020 //RX_FDEQ_BIN_14 +235 0x2011 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 + +#CASE_NAME BLUETOOTH-BT_HAC-RESERVE2-SWB +#PARAM_MODE FULL +#PARAM_TYPE TX+2RX +#TOTAL_CUSTOM_STEP 7+7 +#TX +0 0x0001 //TX_OPERATION_MODE_0 +1 0x0001 //TX_OPERATION_MODE_1 +2 0x00F3 //TX_PATCH_REG +3 0x6F7D //TX_SENDFUNC_MODE_0 +4 0x0000 //TX_SENDFUNC_MODE_1 +5 0x0003 //TX_NUM_MIC +6 0x0003 //TX_SAMPLINGFREQ_SIG +7 0x0003 //TX_SAMPLINGFREQ_PROC +8 0x000A //TX_FRAME_SZ_SIG +9 0x000A //TX_FRAME_SZ +10 0x0000 //TX_DELAY_OPT +11 0x0028 //TX_MAX_TAIL_LENGTH +12 0x0001 //TX_NUM_LOUTCHN +13 0x0001 //TX_MAXNUM_AECREF +14 0x0000 //TX_DBG_FUNC_REG +15 0x0000 //TX_DBG_FUNC_REG1 +16 0x0000 //TX_SYS_RESRV_0 +17 0x0000 //TX_SYS_RESRV_1 +18 0x0000 //TX_SYS_RESRV_2 +19 0x0000 //TX_SYS_RESRV_3 +20 0x0000 //TX_DIST2REF0 +21 0x00A3 //TX_DIST2REF1 +22 0x001B //TX_DIST2REF_02 +23 0x0000 //TX_DIST2REF_03 +24 0x0000 //TX_DIST2REF_04 +25 0x0000 //TX_DIST2REF_05 +26 0x0000 //TX_MMIC +27 0x1000 //TX_PGA_0 +28 0x1000 //TX_PGA_1 +29 0x1000 //TX_PGA_2 +30 0x0000 //TX_PGA_3 +31 0x0000 //TX_PGA_4 +32 0x0000 //TX_PGA_5 +33 0x0001 //TX_MIC_PAIRS +34 0x0000 //TX_MIC_PAIRS_HS +35 0x0002 //TX_MICS_FOR_BF +36 0x0000 //TX_MIC_PAIRS_FORL1 +37 0x0002 //TX_MICS_OF_PAIR0 +38 0x0002 //TX_MICS_OF_PAIR1 +39 0x0002 //TX_MICS_OF_PAIR2 +40 0x0002 //TX_MICS_OF_PAIR3 +41 0x0000 //TX_MIC_DATA_SRC0 +42 0x0002 //TX_MIC_DATA_SRC1 +43 0x0001 //TX_MIC_DATA_SRC2 +44 0x0000 //TX_MIC_DATA_SRC3 +45 0x0000 //TX_MIC_PAIR_CH_04 +46 0x0000 //TX_MIC_PAIR_CH_05 +47 0x0000 //TX_MIC_PAIR_CH_10 +48 0x0000 //TX_MIC_PAIR_CH_11 +49 0x0000 //TX_MIC_PAIR_CH_12 +50 0x0000 //TX_MIC_PAIR_CH_13 +51 0x0000 //TX_MIC_PAIR_CH_14 +52 0x05DC //TX_HD_BIN_MASK +53 0x0010 //TX_HD_SUBAND_MASK +54 0x19A1 //TX_HD_FRAME_AVG_MASK +55 0x0320 //TX_HD_MIN_FRQ +56 0x1000 //TX_HD_ALPHA_PSD +57 0x1100 //TX_T_PHPR1 +58 0x0000 //TX_T_PHPR2 +59 0x0000 //TX_T_PTPR +60 0x0000 //TX_T_PNPR +61 0x0000 //TX_T_PAPR1 +62 0xEE6C //TX_T_PSDVAT +63 0x0800 //TX_CNT +64 0x4000 //TX_ANTI_HOWL_GAIN +65 0x0001 //TX_MICFORBFMARK_0 +66 0x0001 //TX_MICFORBFMARK_1 +67 0x0001 //TX_MICFORBFMARK_2 +68 0x0001 //TX_MICFORBFMARK_3 +69 0x0001 //TX_MICFORBFMARK_4 +70 0x0001 //TX_MICFORBFMARK_5 +71 0x0000 //TX_DIST2REF_10 +72 0x3B33 //TX_DIST2REF_11 +73 0x0A70 //TX_DIST2REF2 +74 0x0000 //TX_DIST2REF_13 +75 0x0000 //TX_DIST2REF_14 +76 0x0000 //TX_DIST2REF_15 +77 0x0000 //TX_DIST2REF_20 +78 0x0000 //TX_DIST2REF_21 +79 0x0000 //TX_DIST2REF_22 +80 0x0000 //TX_DIST2REF_23 +81 0x0000 //TX_DIST2REF_24 +82 0x0000 //TX_DIST2REF_25 +83 0x0000 //TX_DIST2REF_30 +84 0x0000 //TX_DIST2REF_31 +85 0x0000 //TX_DIST2REF_32 +86 0x0000 //TX_DIST2REF_33 +87 0x0000 //TX_DIST2REF_34 +88 0x0000 //TX_DIST2REF_35 +89 0x0000 //TX_MIC_LOC_00 +90 0x0000 //TX_MIC_LOC_01 +91 0x0000 //TX_MIC_LOC_02 +92 0x0000 //TX_MIC_LOC_03 +93 0x0000 //TX_MIC_LOC_04 +94 0x0000 //TX_MIC_LOC_05 +95 0x0000 //TX_MIC_LOC_10 +96 0x0000 //TX_MIC_LOC_11 +97 0x0000 //TX_MIC_LOC_12 +98 0x0000 //TX_MIC_LOC_13 +99 0x0000 //TX_MIC_LOC_14 +100 0x0000 //TX_MIC_LOC_15 +101 0x0000 //TX_MIC_LOC_20 +102 0x0000 //TX_MIC_LOC_21 +103 0x0000 //TX_MIC_LOC_22 +104 0x0000 //TX_MIC_LOC_23 +105 0x0000 //TX_MIC_LOC_24 +106 0x0000 //TX_MIC_LOC_25 +107 0x0800 //TX_MIC_REFBLK_VOLUME +108 0x0CAE //TX_MIC_BLOCK_VOLUME +109 0x0000 //TX_INVERSE_MASK +110 0x0000 //TX_ADCS_MASK +111 0x04D0 //TX_ADCS_GAIN +112 0x4000 //TX_NFC_GAINFAC +113 0x0000 //TX_MAINMIC_BLKFACTOR +114 0x0000 //TX_REFMIC_BLKFACTOR +115 0x0000 //TX_BLMIC_BLKFACTOR +116 0x0000 //TX_BRMIC_BLKFACTOR +117 0x0031 //TX_MICBLK_START_BIN +118 0x0060 //TX_MICBLK_END_BIN +119 0x0015 //TX_MICBLK_FE_HOLD +120 0xFFF2 //TX_MICBLK_MR_EXP_TH +121 0xFFF2 //TX_MICBLK_LR_EXP_TH +122 0x0015 //TX_FENE_HOLD +123 0x4000 //TX_FE_ENER_TH_MTS +124 0x0004 //TX_FE_ENER_TH_EXP +125 0x6000 //TX_C_POST_FLT_MIC_MAINBLK +126 0x6000 //TX_C_POST_FLT_MIC_REFBLK +127 0x0010 //TX_MIC_BLOCK_N +128 0x7B02 //TX_A_HP +129 0x4000 //TX_B_PE +130 0x5000 //TX_THR_PITCH_DET_0 +131 0x4800 //TX_THR_PITCH_DET_1 +132 0x4000 //TX_THR_PITCH_DET_2 +133 0x0008 //TX_PITCH_BFR_LEN +134 0x0003 //TX_SBD_PITCH_DET +135 0x0050 //TX_TD_AEC_L +136 0x4000 //TX_MU0_UNP_TD_AEC +137 0x1000 //TX_MU0_PTD_TD_AEC +138 0x0000 //TX_PP_RESRV_0 +139 0x2A94 //TX_PP_RESRV_1 +140 0x55F0 //TX_PP_RESRV_2 +141 0x0000 //TX_PP_RESRV_3 +142 0x0000 //TX_PP_RESRV_4 +143 0x0000 //TX_PP_RESRV_5 +144 0x0000 //TX_PP_RESRV_6 +145 0x0000 //TX_PP_RESRV_7 +146 0x0028 //TX_TAIL_LENGTH +147 0x0400 //TX_AEC_REF_GAIN_0 +148 0x0800 //TX_AEC_REF_GAIN_1 +149 0x0800 //TX_AEC_REF_GAIN_2 +150 0x7600 //TX_EAD_THR +151 0x1000 //TX_THR_RE_EST +152 0x1000 //TX_MIN_EQ_RE_EST_0 +153 0x0600 //TX_MIN_EQ_RE_EST_1 +154 0x3000 //TX_MIN_EQ_RE_EST_2 +155 0x3000 //TX_MIN_EQ_RE_EST_3 +156 0x3000 //TX_MIN_EQ_RE_EST_4 +157 0x3000 //TX_MIN_EQ_RE_EST_5 +158 0x3000 //TX_MIN_EQ_RE_EST_6 +159 0x1000 //TX_MIN_EQ_RE_EST_7 +160 0x7800 //TX_MIN_EQ_RE_EST_8 +161 0x7800 //TX_MIN_EQ_RE_EST_9 +162 0x7800 //TX_MIN_EQ_RE_EST_10 +163 0x7800 //TX_MIN_EQ_RE_EST_11 +164 0x7800 //TX_MIN_EQ_RE_EST_12 +165 0x3000 //TX_LAMBDA_RE_EST +166 0x3000 //TX_LAMBDA_CB_NLE +167 0x7FFF //TX_C_POST_FLT +168 0x4000 //TX_GAIN_NP +169 0x0270 //TX_SE_HOLD_N +170 0x00C8 //TX_DT_HOLD_N +171 0x0880 //TX_DT2_HOLD_N +172 0x6666 //TX_AEC_RESRV_0 +173 0x0000 //TX_AEC_RESRV_1 +174 0x0014 //TX_AEC_RESRV_2 +175 0x0000 //TX_MIC_DELAY_LENGTH +176 0x0000 //TX_REF_DELAY_LENGTH +177 0x0000 //TX_ADD_LINEIN_GAINL +178 0x0000 //TX_ADD_LINEIN_GAINH +179 0x0000 //TX_MIN_EQ_RE_EST_14 +180 0x0000 //TX_DTD_THR1_8 +181 0x7FFF //TX_DTD_THR2_8 +182 0x0000 //TX_DTD_MIC_BLK2 +183 0x0008 //TX_FRQ_LIN_LEN +184 0x7FFF //TX_FRQ_AEC_LEN_RHO +185 0x6000 //TX_MU0_UNP_FRQ_AEC +186 0x4000 //TX_MU0_PTD_FRQ_AEC +187 0x000A //TX_MINENOISETH +188 0x0800 //TX_MU0_RE_EST +189 0x0001 //TX_AEC_NUM_CH +190 0x0000 //TX_BIGECHOATTENUATION_MAX +191 0x2000 //TX_A_POST_FLT_MICBLK +192 0x0000 //TX_BLKENERTH +193 0x0000 //TX_BLKENERHIGHTH +194 0x0000 //TX_NORMENERTH +195 0x0000 //TX_NORMENERHIGHTH +196 0x0000 //TX_NORMENERHIGHTHL +197 0x7148 //TX_DTD_THR1_0 +198 0x7148 //TX_DTD_THR1_1 +199 0x7148 //TX_DTD_THR1_2 +200 0x7148 //TX_DTD_THR1_3 +201 0x7148 //TX_DTD_THR1_4 +202 0x7700 //TX_DTD_THR1_5 +203 0x7148 //TX_DTD_THR1_6 +204 0x7E00 //TX_DTD_THR2_0 +205 0x7E00 //TX_DTD_THR2_1 +206 0x5000 //TX_DTD_THR2_2 +207 0x5000 //TX_DTD_THR2_3 +208 0x5000 //TX_DTD_THR2_4 +209 0x5000 //TX_DTD_THR2_5 +210 0x5000 //TX_DTD_THR2_6 +211 0x7FFF //TX_DTD_THR3 +212 0x0000 //TX_SPK_CUT_K +213 0x1770 //TX_DT_CUT_K +214 0x0100 //TX_DT_CUT_THR +215 0x04EB //TX_COMFORT_G +216 0x01F4 //TX_POWER_YOUT_TH +217 0x4000 //TX_FDPFGAINECHO +218 0x0000 //TX_DTD_HD_THR +219 0x0000 //TX_SPK_CUT_K_S +220 0x7FFF //TX_DTD_MIC_BLK +221 0x023E //TX_ADPT_STRICT_L +222 0x023E //TX_ADPT_STRICT_H +223 0x0001 //TX_RATIO_DT_L_TH_LOW +224 0x3A98 //TX_RATIO_DT_H_TH_LOW +225 0x02BC //TX_RATIO_DT_L_TH_HIGH +226 0x5208 //TX_RATIO_DT_H_TH_HIGH +227 0x0001 //TX_RATIO_DT_L0_TH +228 0x7FFF //TX_B_POST_FILT_ECHO_L +229 0x7FFF //TX_B_POST_FILT_ECHO_H +230 0x0200 //TX_MIN_G_CTRL_ECHO +231 0x1000 //TX_B_LESSCUT_RTO_ECHO +232 0x0000 //TX_EPD_OFFSET_00 +233 0x0000 //TX_EPD_OFFST_01 +234 0x0190 //TX_RATIO_DT_L0_TH_HIGH +235 0x7FFF //TX_RATIO_DT_H_TH_CUT +236 0x7FFF //TX_MIN_EQ_RE_EST_13 +237 0x0000 //TX_DTD_THR1_7 +238 0x0000 //TX_DTD_THR2_7 +239 0x0800 //TX_DT_RESRV_7 +240 0x0800 //TX_DT_RESRV_8 +241 0x0000 //TX_DT_RESRV_9 +242 0xF800 //TX_THR_SN_EST_0 +243 0xFA00 //TX_THR_SN_EST_1 +244 0xFA00 //TX_THR_SN_EST_2 +245 0xFA00 //TX_THR_SN_EST_3 +246 0xF800 //TX_THR_SN_EST_4 +247 0xFA00 //TX_THR_SN_EST_5 +248 0xF800 //TX_THR_SN_EST_6 +249 0xF800 //TX_THR_SN_EST_7 +250 0x0100 //TX_DELTA_THR_SN_EST_0 +251 0x0100 //TX_DELTA_THR_SN_EST_1 +252 0x0100 //TX_DELTA_THR_SN_EST_2 +253 0x0000 //TX_DELTA_THR_SN_EST_3 +254 0x0100 //TX_DELTA_THR_SN_EST_4 +255 0x0200 //TX_DELTA_THR_SN_EST_5 +256 0x0100 //TX_DELTA_THR_SN_EST_6 +257 0x0200 //TX_DELTA_THR_SN_EST_7 +258 0x4000 //TX_LAMBDA_NN_EST_0 +259 0x4000 //TX_LAMBDA_NN_EST_1 +260 0x4000 //TX_LAMBDA_NN_EST_2 +261 0x4000 //TX_LAMBDA_NN_EST_3 +262 0x4000 //TX_LAMBDA_NN_EST_4 +263 0x4000 //TX_LAMBDA_NN_EST_5 +264 0x4000 //TX_LAMBDA_NN_EST_6 +265 0x4000 //TX_LAMBDA_NN_EST_7 +266 0x0400 //TX_N_SN_EST +267 0x001E //TX_INBEAM_T +268 0x0041 //TX_INBEAMHOLDT +269 0x2000 //TX_G_STRICT +270 0x2000 //TX_EQ_THR_BF +271 0x799A //TX_LAMBDA_EQ_BF +272 0x1000 //TX_NE_RTO_TH +273 0x0400 //TX_NE_RTO_TH_L +274 0x0800 //TX_MAINREFRTOH_TH_H +275 0x0800 //TX_MAINREFRTOH_TH_L +276 0x0800 //TX_MAINREFRTO_TH_H +277 0x0800 //TX_MAINREFRTO_TH_L +278 0x0200 //TX_MAINREFRTO_TH_EQ +279 0x2000 //TX_B_POST_FLT_0 +280 0x1000 //TX_B_POST_FLT_1 +281 0x0010 //TX_NS_LVL_CTRL_0 +282 0x001A //TX_NS_LVL_CTRL_1 +283 0x0024 //TX_NS_LVL_CTRL_2 +284 0x001A //TX_NS_LVL_CTRL_3 +285 0x0014 //TX_NS_LVL_CTRL_4 +286 0x0011 //TX_NS_LVL_CTRL_5 +287 0x001A //TX_NS_LVL_CTRL_6 +288 0x0011 //TX_NS_LVL_CTRL_7 +289 0x0020 //TX_MIN_GAIN_S_0 +290 0x0020 //TX_MIN_GAIN_S_1 +291 0x0020 //TX_MIN_GAIN_S_2 +292 0x0020 //TX_MIN_GAIN_S_3 +293 0x0020 //TX_MIN_GAIN_S_4 +294 0x0020 //TX_MIN_GAIN_S_5 +295 0x0020 //TX_MIN_GAIN_S_6 +296 0x0020 //TX_MIN_GAIN_S_7 +297 0x6000 //TX_NMOS_SUP +298 0x0000 //TX_NS_MAX_PRI_SNR_TH +299 0x0000 //TX_NMOS_SUP_MENSA +300 0x7FFF //TX_SNRI_SUP_0 +301 0x4000 //TX_SNRI_SUP_1 +302 0x4000 //TX_SNRI_SUP_2 +303 0x4000 //TX_SNRI_SUP_3 +304 0x4000 //TX_SNRI_SUP_4 +305 0x4000 //TX_SNRI_SUP_5 +306 0x4000 //TX_SNRI_SUP_6 +307 0x4000 //TX_SNRI_SUP_7 +308 0x7FFF //TX_THR_LFNS +309 0x0018 //TX_G_LFNS +310 0x09C4 //TX_GAIN0_NTH +311 0x000A //TX_MUSIC_MORENS +312 0x7FFF //TX_A_POST_FILT_0 +313 0x2000 //TX_A_POST_FILT_1 +314 0x7FFF //TX_A_POST_FILT_S_0 +315 0x7FFF //TX_A_POST_FILT_S_1 +316 0x7FFF //TX_A_POST_FILT_S_2 +317 0x7FFF //TX_A_POST_FILT_S_3 +318 0x7FFF //TX_A_POST_FILT_S_4 +319 0x7FFF //TX_A_POST_FILT_S_5 +320 0x7FFF //TX_A_POST_FILT_S_6 +321 0x7FFF //TX_A_POST_FILT_S_7 +322 0x2000 //TX_B_POST_FILT_0 +323 0x6000 //TX_B_POST_FILT_1 +324 0x6000 //TX_B_POST_FILT_2 +325 0x6000 //TX_B_POST_FILT_3 +326 0x4000 //TX_B_POST_FILT_4 +327 0x1000 //TX_B_POST_FILT_5 +328 0x1000 //TX_B_POST_FILT_6 +329 0x2000 //TX_B_POST_FILT_7 +330 0x4000 //TX_B_LESSCUT_RTO_S_0 +331 0x7FFF //TX_B_LESSCUT_RTO_S_1 +332 0x7FFF //TX_B_LESSCUT_RTO_S_2 +333 0x7FFF //TX_B_LESSCUT_RTO_S_3 +334 0x7FFF //TX_B_LESSCUT_RTO_S_4 +335 0x6000 //TX_B_LESSCUT_RTO_S_5 +336 0x7FFF //TX_B_LESSCUT_RTO_S_6 +337 0x7FFF //TX_B_LESSCUT_RTO_S_7 +338 0x7F00 //TX_LAMBDA_PFILT +339 0x7F00 //TX_LAMBDA_PFILT_S_0 +340 0x7F00 //TX_LAMBDA_PFILT_S_1 +341 0x7F00 //TX_LAMBDA_PFILT_S_2 +342 0x7F00 //TX_LAMBDA_PFILT_S_3 +343 0x7F00 //TX_LAMBDA_PFILT_S_4 +344 0x7F00 //TX_LAMBDA_PFILT_S_5 +345 0x7F00 //TX_LAMBDA_PFILT_S_6 +346 0x7F00 //TX_LAMBDA_PFILT_S_7 +347 0x1000 //TX_K_PEPPER +348 0x0400 //TX_A_PEPPER +349 0x1EAA //TX_K_PEPPER_HF +350 0x0600 //TX_A_PEPPER_HF +351 0x0001 //TX_HMNC_BST_FLG +352 0x0200 //TX_HMNC_BST_THR +353 0x0040 //TX_DT_BINVAD_TH_0 +354 0x0040 //TX_DT_BINVAD_TH_1 +355 0x0100 //TX_DT_BINVAD_TH_2 +356 0x0100 //TX_DT_BINVAD_TH_3 +357 0x36B0 //TX_DT_BINVAD_ENDF +358 0x0200 //TX_C_POST_FLT_DT +359 0x0CCD //TX_NS_B_POST_FLT_LESSCUT +360 0x0140 //TX_DT_BOOST +361 0x0000 //TX_BF_SGRAD_FLG +362 0x0005 //TX_BF_DVG_TH +363 0x001E //TX_SN_C_F +364 0x0000 //TX_K_APT +365 0x0001 //TX_NOISEDET +366 0x0064 //TX_NDETCT +367 0x0050 //TX_NOISE_TH_0 +368 0x7FFF //TX_NOISE_TH_0_2 +369 0x7FFF //TX_NOISE_TH_0_3 +370 0x07D0 //TX_NOISE_TH_1 +371 0x01F4 //TX_NOISE_TH_2 +372 0x36B0 //TX_NOISE_TH_3 +373 0x2710 //TX_NOISE_TH_4 +374 0x2CEC //TX_NOISE_TH_5 +375 0x7FFF //TX_NOISE_TH_5_2 +376 0x0000 //TX_NOISE_TH_5_3 +377 0x7FFF //TX_NOISE_TH_5_4 +378 0x0DAC //TX_NOISE_TH_6 +379 0x0050 //TX_MINENOISE_TH +380 0xD508 //TX_MORENS_TFMASK_TH +381 0x0001 //TX_DRC_QUIET_FLOOR +382 0x3A98 //TX_RATIODTL_CUT_TH +383 0x07D0 //TX_DT_CUT_K1 +384 0x0666 //TX_OUT_ENER_S_TH_CLEAN +385 0x0666 //TX_OUT_ENER_S_TH_LESSCLEAN +386 0x0333 //TX_OUT_ENER_S_TH_NOISY +387 0x019A //TX_OUT_ENER_TH_NOISE +388 0x0333 //TX_OUT_ENER_TH_SPEECH +389 0x2000 //TX_SN_NPB_GAIN +390 0x0000 //TX_NN_NPB_GAIN +391 0x7FFF //TX_POST_MASK_SUP_HSNE +392 0x1388 //TX_TAIL_DET_TH +393 0x4000 //TX_B_LESSCUT_RTO_WTA +394 0x0000 //TX_MEL_G_R +395 0x0080 //TX_SUPHIGH_TH +396 0x0000 //TX_MASK_G_R +397 0x0002 //TX_EXTRA_NS_L +398 0x1800 //TX_C_POST_FLT_MASK +399 0x7FFF //TX_A_POST_FLT_WNS +400 0x0148 //TX_MIN_G_LOW300HZ +401 0x0005 //TX_MAXLEVEL_CNG +402 0x00B4 //TX_STN_NOISE_TH +403 0x4000 //TX_POST_MASK_SUP +404 0x7FFF //TX_POST_MASK_ADJUST +405 0x00C8 //TX_NS_ENOISE_MIC0_TH +406 0x0050 //TX_MINENOISE_MIC0_TH +407 0x012C //TX_MINENOISE_MIC0_S_TH +408 0x4000 //TX_MIN_G_CTRL_SSNS +409 0x0000 //TX_METAL_RTO_THR +410 0x4848 //TX_NS_FP_K_METAL +411 0x3A98 //TX_NOISEDET_BOOST_TH +412 0x0FA0 //TX_NSMOOTH_TH +413 0x0000 //TX_NS_RESRV_8 +414 0x1800 //TX_RHO_UPB +415 0x0BB8 //TX_N_HOLD_HS +416 0x0050 //TX_N_RHO_BFR0 +417 0x7FFF //TX_LAMBDA_ARSP_EST +418 0x0100 //TX_EXTRA_GAIN_MICBLOCK +419 0x0CCD //TX_THR_STD_NSR +420 0x019A //TX_THR_STD_PLH +421 0x2AF8 //TX_N_HOLD_STD +422 0x0066 //TX_THR_STD_RHO +423 0x2000 //TX_BF_RESET_THR_HS +424 0x09C4 //TX_SB_RTO_MEAN_TH +425 0x0000 //TX_SB_RHO_MEAN_TH_NTALK +426 0x3800 //TX_SB_RTO_MEAN_TH_ABN +427 0x2EE0 //TX_SB_RTO_MEAN_TH_RUB +428 0x0000 //TX_WTA_EN_RTO_TH +429 0x0000 //TX_TOP_ENER_TH_F +430 0x0000 //TX_DESIRED_TALK_HOLDT +431 0x0800 //TX_MIC_BLOCK_FACTOR +432 0x0000 //TX_NSEST_BFRLRNRDC +433 0x0000 //TX_THR_POST_FLT_HS +434 0x0010 //TX_HS_VAD_BIN +435 0x2666 //TX_THR_VAD_HS +436 0x2CCD //TX_MEAN_RTO_MIN_TH2 +437 0x0032 //TX_SILENCE_T +438 0x0000 //TX_A_POST_FLT_WTA +439 0x799A //TX_LAMBDA_PFLT_WTA +440 0x0000 //TX_SB_RHO_MEAN2_TH +441 0x0190 //TX_SB_RHO_MEAN3_TH +442 0x0000 //TX_HS_RESRV_4 +443 0x0000 //TX_HS_RESRV_5 +444 0x003C //TX_DOA_VAD_THR_1 +445 0x0000 //TX_DOA_VAD_THR_2 +446 0x0028 //TX_DOA_VAD_THR1_0 +447 0x0028 //TX_DOA_VAD_THR1_1 +448 0x0000 //TX_SRC_DOA_RNG_LOW_0A +449 0x00B4 //TX_SRC_DOA_RNG_HIGH_0A +450 0x005A //TX_DFLT_SRC_DOA_0A +451 0x0000 //TX_SRC_DOA_RNG_LOW_0B +452 0x0000 //TX_SRC_DOA_RNG_HIGH_0B +453 0x0000 //TX_DFLT_SRC_DOA_0B +454 0x0000 //TX_SRC_DOA_RNG_LOW_0C +455 0x0000 //TX_SRC_DOA_RNG_HIGH_0C +456 0x0000 //TX_DFLT_SRC_DOA_0C +457 0x0000 //TX_SRC_DOA_RNG_LOW_0D +458 0x0000 //TX_SRC_DOA_RNG_HIGH_0D +459 0x0000 //TX_DFLT_SRC_DOA_0D +460 0x0000 //TX_SRC_DOA_RNG_LOW_1A +461 0x00B4 //TX_SRC_DOA_RNG_HIGH_1A +462 0x005A //TX_DFLT_SRC_DOA_1A +463 0x0000 //TX_SRC_DOA_RNG_LOW_1B +464 0x00B4 //TX_SRC_DOA_RNG_HIGH_1B +465 0x005A //TX_DFLT_SRC_DOA_1B +466 0x0000 //TX_SRC_DOA_RNG_LOW_1C +467 0x00B4 //TX_SRC_DOA_RNG_HIGH_1C +468 0x005A //TX_DFLT_SRC_DOA_1C +469 0x0000 //TX_SRC_DOA_RNG_LOW_1D +470 0x00B4 //TX_SRC_DOA_RNG_HIGH_1D +471 0x005A //TX_DFLT_SRC_DOA_1D +472 0x0100 //TX_BF_HOLDOFF_T +473 0x7FFF //TX_DOA_COST_FACTOR +474 0x4000 //TX_MAINTOREFR_TH0 +475 0x071C //TX_DOA_TRK_THR +476 0x012C //TX_DOA_TRACK_HT +477 0x0200 //TX_N1_HOLD_HF +478 0x0100 //TX_N2_HOLD_HF +479 0x3000 //TX_BF_RESET_THR_HF +480 0x7333 //TX_DOA_SMOOTH +481 0x0800 //TX_MU_BF +482 0x0800 //TX_BF_MU_LF_B2 +483 0x0040 //TX_BF_FC_END_BIN_B2 +484 0x0020 //TX_BF_FC_END_BIN +485 0x0000 //TX_HF_RESRV_25 +486 0x0000 //TX_HF_RESRV_26 +487 0x0007 //TX_N_DOA_SEED +488 0x0001 //TX_FINE_DOA_SEARCH_FLG +489 0x0000 //TX_HF_RESRV_27 +490 0x038E //TX_DLT_SRC_DOA_RNG +491 0x0200 //TX_BF_MU_LF +492 0x0000 //TX_DFLT_SRC_LOC_0 +493 0x7FFF //TX_DFLT_SRC_LOC_1 +494 0x0000 //TX_DFLT_SRC_LOC_2 +495 0x038E //TX_DOA_TRACK_VADTH +496 0x0000 //TX_DOA_TRACK_NEW +497 0x0230 //TX_NOR_OFF_THR +498 0x0CCD //TX_MORE_ON_700HZ_THR +499 0x0000 //TX_MU_BF_ADPT_NS +500 0x0000 //TX_ADAPT_LEN +501 0x2000 //TX_MORE_SNS +502 0x0000 //TX_NOR_OFF_TH1 +503 0x0000 //TX_WIDE_MASK_TH +504 0x4650 //TX_SUBSNRATIOHIGH4MEANBCK_THR +505 0x4000 //TX_C_POST_FLT_CUT +506 0x2000 //TX_RADIODTLV +507 0x0320 //TX_POWER_LINEIN_TH +508 0x0014 //TX_FE_VADCOUNT_TH_FC +509 0x000A //TX_ECHO_SUPP_FC +510 0x0C80 //TX_ECHO_TH +511 0x6666 //TX_MIC_TO_BFGAIN +512 0x0000 //TX_MICTOBFGAIN0 +513 0x0000 //TX_FASTMUE_TH +514 0x3000 //TX_DEREVERB_LF_MU +515 0x34CD //TX_DEREVERB_HF_MU +516 0x0007 //TX_DEREVERB_DELAY +517 0x0004 //TX_DEREVERB_COEF_LEN +518 0x0003 //TX_DEREVERB_DNR +519 0x0000 //TX_DEREVERB_ALPHA +520 0x0000 //TX_DEREVERB_BETA +521 0x3A98 //TX_GSC_RTOL_TH +522 0x3A98 //TX_GSC_RTOH_TH +523 0x7E2C //TX_WIDE2_MEANHTH +524 0x0000 //TX_DR_RESRV_5 +525 0x0000 //TX_DR_RESRV_6 +526 0x0000 //TX_DR_RESRV_7 +527 0x0000 //TX_DR_RESRV_8 +528 0x1333 //TX_WIND_MARK_TH +529 0x399A //TX_CORR_THR +530 0x0004 //TX_SNR_THR +531 0x0010 //TX_ENGY_THR +532 0x1770 //TX_CORR_HIGH_TH +533 0x6000 //TX_ENGY_THR_2 +534 0x3400 //TX_MEAN_RTO_THR +535 0x0028 //TX_WNS_ENOISE_MIC0_TH +536 0x3000 //TX_RATIOMICL_TH +537 0x64CD //TX_CALIG_HS +538 0x0000 //TX_LVL_CTRL +539 0x0014 //TX_WIND_SUPRTO +540 0x000A //TX_WNS_MIN_G +541 0x0000 //TX_WNS_B_POST_FLT +542 0x2800 //TX_RATIOMICH_TH +543 0xD120 //TX_WIND_INBEAM_L_TH +544 0x0FA0 //TX_WIND_INBEAM_H_TH +545 0x2000 //TX_WNS_RESRV_0 +546 0x59D8 //TX_WNS_RESRV_1 +547 0x0000 //TX_WNS_RESRV_2 +548 0x0000 //TX_WNS_RESRV_3 +549 0x0000 //TX_WNS_RESRV_4 +550 0x0000 //TX_WNS_RESRV_5 +551 0x0000 //TX_WNS_RESRV_6 +552 0x0000 //TX_BVE_NOISE_FLOOR_0 +553 0x0070 //TX_BVE_NOISE_FLOOR_1 +554 0x0070 //TX_BVE_NOISE_FLOOR_2 +555 0x0010 //TX_BVE_NOISE_FLOOR_3 +556 0x0070 //TX_BVE_NOISE_FLOOR_4 +557 0x00B0 //TX_BVE_NOISE_FLOOR_5 +558 0x0E66 //TX_BVE_NOISE_FLOOR_6 +559 0x0050 //TX_BVE_NOISE_FLOOR_7 +560 0x770A //TX_BVE_NOISE_FLOOR_8 +561 0x0000 //TX_BVE_NOISE_FLOOR_9 +562 0x0000 //TX_BVE_IN_N +563 0x0000 //TX_BVE_OUT_N +564 0x0000 //TX_BVE_MICALPHA_DOWN +565 0x0000 //TX_PB_RESRV_1 +566 0x0020 //TX_FDEQ_SUBNUM +567 0x4848 //TX_FDEQ_GAIN_0 +568 0x4848 //TX_FDEQ_GAIN_1 +569 0x4850 //TX_FDEQ_GAIN_2 +570 0x5050 //TX_FDEQ_GAIN_3 +571 0x4848 //TX_FDEQ_GAIN_4 +572 0x4850 //TX_FDEQ_GAIN_5 +573 0x5261 //TX_FDEQ_GAIN_6 +574 0x5C4C //TX_FDEQ_GAIN_7 +575 0x4C4E //TX_FDEQ_GAIN_8 +576 0x484C //TX_FDEQ_GAIN_9 +577 0x4E50 //TX_FDEQ_GAIN_10 +578 0x5355 //TX_FDEQ_GAIN_11 +579 0x5B5F //TX_FDEQ_GAIN_12 +580 0x5F84 //TX_FDEQ_GAIN_13 +581 0x8476 //TX_FDEQ_GAIN_14 +582 0x6A71 //TX_FDEQ_GAIN_15 +583 0x4848 //TX_FDEQ_GAIN_16 +584 0x4848 //TX_FDEQ_GAIN_17 +585 0x4848 //TX_FDEQ_GAIN_18 +586 0x4848 //TX_FDEQ_GAIN_19 +587 0x4848 //TX_FDEQ_GAIN_20 +588 0x4848 //TX_FDEQ_GAIN_21 +589 0x4848 //TX_FDEQ_GAIN_22 +590 0x4848 //TX_FDEQ_GAIN_23 +591 0x0202 //TX_FDEQ_BIN_0 +592 0x0203 //TX_FDEQ_BIN_1 +593 0x0303 //TX_FDEQ_BIN_2 +594 0x0304 //TX_FDEQ_BIN_3 +595 0x0405 //TX_FDEQ_BIN_4 +596 0x0506 //TX_FDEQ_BIN_5 +597 0x0708 //TX_FDEQ_BIN_6 +598 0x090A //TX_FDEQ_BIN_7 +599 0x0B0C //TX_FDEQ_BIN_8 +600 0x0D0E //TX_FDEQ_BIN_9 +601 0x1013 //TX_FDEQ_BIN_10 +602 0x1719 //TX_FDEQ_BIN_11 +603 0x1B1E //TX_FDEQ_BIN_12 +604 0x1E1E //TX_FDEQ_BIN_13 +605 0x1E28 //TX_FDEQ_BIN_14 +606 0x284A //TX_FDEQ_BIN_15 +607 0x0000 //TX_FDEQ_BIN_16 +608 0x0000 //TX_FDEQ_BIN_17 +609 0x0000 //TX_FDEQ_BIN_18 +610 0x0000 //TX_FDEQ_BIN_19 +611 0x0000 //TX_FDEQ_BIN_20 +612 0x0000 //TX_FDEQ_BIN_21 +613 0x0000 //TX_FDEQ_BIN_22 +614 0x0000 //TX_FDEQ_BIN_23 +615 0x0000 //TX_FDEQ_PADDING +616 0x0020 //TX_PREEQ_SUBNUM_MIC0 +617 0x4848 //TX_PREEQ_GAIN_MIC0_0 +618 0x4848 //TX_PREEQ_GAIN_MIC0_1 +619 0x4848 //TX_PREEQ_GAIN_MIC0_2 +620 0x4848 //TX_PREEQ_GAIN_MIC0_3 +621 0x4848 //TX_PREEQ_GAIN_MIC0_4 +622 0x4848 //TX_PREEQ_GAIN_MIC0_5 +623 0x4848 //TX_PREEQ_GAIN_MIC0_6 +624 0x4848 //TX_PREEQ_GAIN_MIC0_7 +625 0x4848 //TX_PREEQ_GAIN_MIC0_8 +626 0x4848 //TX_PREEQ_GAIN_MIC0_9 +627 0x4848 //TX_PREEQ_GAIN_MIC0_10 +628 0x4848 //TX_PREEQ_GAIN_MIC0_11 +629 0x4848 //TX_PREEQ_GAIN_MIC0_12 +630 0x4848 //TX_PREEQ_GAIN_MIC0_13 +631 0x4848 //TX_PREEQ_GAIN_MIC0_14 +632 0x4848 //TX_PREEQ_GAIN_MIC0_15 +633 0x4848 //TX_PREEQ_GAIN_MIC0_16 +634 0x4848 //TX_PREEQ_GAIN_MIC0_17 +635 0x4848 //TX_PREEQ_GAIN_MIC0_18 +636 0x4848 //TX_PREEQ_GAIN_MIC0_19 +637 0x4848 //TX_PREEQ_GAIN_MIC0_20 +638 0x4848 //TX_PREEQ_GAIN_MIC0_21 +639 0x4848 //TX_PREEQ_GAIN_MIC0_22 +640 0x4848 //TX_PREEQ_GAIN_MIC0_23 +641 0x0202 //TX_PREEQ_BIN_MIC0_0 +642 0x0203 //TX_PREEQ_BIN_MIC0_1 +643 0x0303 //TX_PREEQ_BIN_MIC0_2 +644 0x0304 //TX_PREEQ_BIN_MIC0_3 +645 0x0405 //TX_PREEQ_BIN_MIC0_4 +646 0x0506 //TX_PREEQ_BIN_MIC0_5 +647 0x0708 //TX_PREEQ_BIN_MIC0_6 +648 0x090A //TX_PREEQ_BIN_MIC0_7 +649 0x0B0C //TX_PREEQ_BIN_MIC0_8 +650 0x0D0E //TX_PREEQ_BIN_MIC0_9 +651 0x1013 //TX_PREEQ_BIN_MIC0_10 +652 0x1719 //TX_PREEQ_BIN_MIC0_11 +653 0x1B1E //TX_PREEQ_BIN_MIC0_12 +654 0x1E1E //TX_PREEQ_BIN_MIC0_13 +655 0x1E28 //TX_PREEQ_BIN_MIC0_14 +656 0x3042 //TX_PREEQ_BIN_MIC0_15 +657 0x0000 //TX_PREEQ_BIN_MIC0_16 +658 0x0000 //TX_PREEQ_BIN_MIC0_17 +659 0x0000 //TX_PREEQ_BIN_MIC0_18 +660 0x0000 //TX_PREEQ_BIN_MIC0_19 +661 0x0000 //TX_PREEQ_BIN_MIC0_20 +662 0x0000 //TX_PREEQ_BIN_MIC0_21 +663 0x0000 //TX_PREEQ_BIN_MIC0_22 +664 0x0000 //TX_PREEQ_BIN_MIC0_23 +665 0x0020 //TX_PREEQ_SUBNUM_MIC1 +666 0x4848 //TX_PREEQ_GAIN_MIC1_0 +667 0x4848 //TX_PREEQ_GAIN_MIC1_1 +668 0x4848 //TX_PREEQ_GAIN_MIC1_2 +669 0x4848 //TX_PREEQ_GAIN_MIC1_3 +670 0x4848 //TX_PREEQ_GAIN_MIC1_4 +671 0x4848 //TX_PREEQ_GAIN_MIC1_5 +672 0x494A //TX_PREEQ_GAIN_MIC1_6 +673 0x494A //TX_PREEQ_GAIN_MIC1_7 +674 0x4B4C //TX_PREEQ_GAIN_MIC1_8 +675 0x4D4E //TX_PREEQ_GAIN_MIC1_9 +676 0x4F52 //TX_PREEQ_GAIN_MIC1_10 +677 0x5458 //TX_PREEQ_GAIN_MIC1_11 +678 0x5B62 //TX_PREEQ_GAIN_MIC1_12 +679 0x6A66 //TX_PREEQ_GAIN_MIC1_13 +680 0x543E //TX_PREEQ_GAIN_MIC1_14 +681 0x3B38 //TX_PREEQ_GAIN_MIC1_15 +682 0x4848 //TX_PREEQ_GAIN_MIC1_16 +683 0x4848 //TX_PREEQ_GAIN_MIC1_17 +684 0x4848 //TX_PREEQ_GAIN_MIC1_18 +685 0x4848 //TX_PREEQ_GAIN_MIC1_19 +686 0x4848 //TX_PREEQ_GAIN_MIC1_20 +687 0x4848 //TX_PREEQ_GAIN_MIC1_21 +688 0x4848 //TX_PREEQ_GAIN_MIC1_22 +689 0x4848 //TX_PREEQ_GAIN_MIC1_23 +690 0x0202 //TX_PREEQ_BIN_MIC1_0 +691 0x0203 //TX_PREEQ_BIN_MIC1_1 +692 0x0303 //TX_PREEQ_BIN_MIC1_2 +693 0x0304 //TX_PREEQ_BIN_MIC1_3 +694 0x0405 //TX_PREEQ_BIN_MIC1_4 +695 0x0506 //TX_PREEQ_BIN_MIC1_5 +696 0x0708 //TX_PREEQ_BIN_MIC1_6 +697 0x090A //TX_PREEQ_BIN_MIC1_7 +698 0x0B0C //TX_PREEQ_BIN_MIC1_8 +699 0x0D0E //TX_PREEQ_BIN_MIC1_9 +700 0x1013 //TX_PREEQ_BIN_MIC1_10 +701 0x1719 //TX_PREEQ_BIN_MIC1_11 +702 0x1B1E //TX_PREEQ_BIN_MIC1_12 +703 0x1E1E //TX_PREEQ_BIN_MIC1_13 +704 0x1E28 //TX_PREEQ_BIN_MIC1_14 +705 0x3042 //TX_PREEQ_BIN_MIC1_15 +706 0x0000 //TX_PREEQ_BIN_MIC1_16 +707 0x0000 //TX_PREEQ_BIN_MIC1_17 +708 0x0000 //TX_PREEQ_BIN_MIC1_18 +709 0x0000 //TX_PREEQ_BIN_MIC1_19 +710 0x0000 //TX_PREEQ_BIN_MIC1_20 +711 0x0000 //TX_PREEQ_BIN_MIC1_21 +712 0x0000 //TX_PREEQ_BIN_MIC1_22 +713 0x0000 //TX_PREEQ_BIN_MIC1_23 +714 0x0020 //TX_PREEQ_SUBNUM_MIC2 +715 0x4848 //TX_PREEQ_GAIN_MIC2_0 +716 0x4848 //TX_PREEQ_GAIN_MIC2_1 +717 0x4848 //TX_PREEQ_GAIN_MIC2_2 +718 0x4848 //TX_PREEQ_GAIN_MIC2_3 +719 0x4848 //TX_PREEQ_GAIN_MIC2_4 +720 0x4848 //TX_PREEQ_GAIN_MIC2_5 +721 0x4848 //TX_PREEQ_GAIN_MIC2_6 +722 0x4848 //TX_PREEQ_GAIN_MIC2_7 +723 0x4848 //TX_PREEQ_GAIN_MIC2_8 +724 0x4848 //TX_PREEQ_GAIN_MIC2_9 +725 0x4848 //TX_PREEQ_GAIN_MIC2_10 +726 0x4848 //TX_PREEQ_GAIN_MIC2_11 +727 0x4644 //TX_PREEQ_GAIN_MIC2_12 +728 0x4240 //TX_PREEQ_GAIN_MIC2_13 +729 0x4041 //TX_PREEQ_GAIN_MIC2_14 +730 0x455E //TX_PREEQ_GAIN_MIC2_15 +731 0x4848 //TX_PREEQ_GAIN_MIC2_16 +732 0x4848 //TX_PREEQ_GAIN_MIC2_17 +733 0x4848 //TX_PREEQ_GAIN_MIC2_18 +734 0x4848 //TX_PREEQ_GAIN_MIC2_19 +735 0x4848 //TX_PREEQ_GAIN_MIC2_20 +736 0x4848 //TX_PREEQ_GAIN_MIC2_21 +737 0x4848 //TX_PREEQ_GAIN_MIC2_22 +738 0x4848 //TX_PREEQ_GAIN_MIC2_23 +739 0x0202 //TX_PREEQ_BIN_MIC2_0 +740 0x0203 //TX_PREEQ_BIN_MIC2_1 +741 0x0303 //TX_PREEQ_BIN_MIC2_2 +742 0x0304 //TX_PREEQ_BIN_MIC2_3 +743 0x0405 //TX_PREEQ_BIN_MIC2_4 +744 0x0506 //TX_PREEQ_BIN_MIC2_5 +745 0x0708 //TX_PREEQ_BIN_MIC2_6 +746 0x090A //TX_PREEQ_BIN_MIC2_7 +747 0x0B0C //TX_PREEQ_BIN_MIC2_8 +748 0x0D0E //TX_PREEQ_BIN_MIC2_9 +749 0x1013 //TX_PREEQ_BIN_MIC2_10 +750 0x1719 //TX_PREEQ_BIN_MIC2_11 +751 0x1B1E //TX_PREEQ_BIN_MIC2_12 +752 0x1E1E //TX_PREEQ_BIN_MIC2_13 +753 0x1E28 //TX_PREEQ_BIN_MIC2_14 +754 0x363C //TX_PREEQ_BIN_MIC2_15 +755 0x0000 //TX_PREEQ_BIN_MIC2_16 +756 0x0000 //TX_PREEQ_BIN_MIC2_17 +757 0x0000 //TX_PREEQ_BIN_MIC2_18 +758 0x0000 //TX_PREEQ_BIN_MIC2_19 +759 0x0000 //TX_PREEQ_BIN_MIC2_20 +760 0x0000 //TX_PREEQ_BIN_MIC2_21 +761 0x0000 //TX_PREEQ_BIN_MIC2_22 +762 0x0000 //TX_PREEQ_BIN_MIC2_23 +763 0x0006 //TX_MASKING_ABILITY +764 0x0800 //TX_NND_WEIGHT +765 0x0050 //TX_MIC_CALIBRATION_0 +766 0x0065 //TX_MIC_CALIBRATION_1 +767 0x0050 //TX_MIC_CALIBRATION_2 +768 0x0050 //TX_MIC_CALIBRATION_3 +769 0x0046 //TX_MIC_PWR_BIAS_0 +770 0x0046 //TX_MIC_PWR_BIAS_1 +771 0x0046 //TX_MIC_PWR_BIAS_2 +772 0x0046 //TX_MIC_PWR_BIAS_3 +773 0x0000 //TX_GAIN_LIMIT_0 +774 0x000F //TX_GAIN_LIMIT_1 +775 0x000F //TX_GAIN_LIMIT_2 +776 0x000F //TX_GAIN_LIMIT_3 +777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN +778 0x7FDE //TX_BVE_VAD0_ALPHAUP +779 0x7F3A //TX_BVE_VAD0_ALPHADOWN +780 0x2000 //TX_BVE_GAINWEIGHT_NOFEVADLI +781 0x7F5B //TX_BVE_FEVADLI_ALPHA +782 0x7F19 //TX_BVE_NOVAD0_ALPHAUP +783 0x0800 //TX_TDDRC_ALPHA_UP_01 +784 0x0800 //TX_TDDRC_ALPHA_UP_02 +785 0x0800 //TX_TDDRC_ALPHA_UP_03 +786 0x0800 //TX_TDDRC_ALPHA_UP_04 +787 0x7EB8 //TX_TDDRC_ALPHA_DWN_01 +788 0x7EB8 //TX_TDDRC_ALPHA_DWN_02 +789 0x7EB8 //TX_TDDRC_ALPHA_DWN_03 +790 0x7EB8 //TX_TDDRC_ALPHA_DWN_04 +791 0x7FFF //TX_TDDRC_TD_DRC_LIMIT +792 0x0800 //TX_TDDRC_POST_LIMIT_GAIN +793 0x0000 //TX_TDDRC_RESRV_0 +794 0x0000 //TX_TDDRC_RESRV_1 +795 0x0018 //TX_FDDRC_BAND_MARGIN_0 +796 0x0030 //TX_FDDRC_BAND_MARGIN_1 +797 0x0050 //TX_FDDRC_BAND_MARGIN_2 +798 0x0080 //TX_FDDRC_BAND_MARGIN_3 +799 0x0007 //TX_FDDRC_BLOCK_EXP +800 0x5000 //TX_FDDRC_THRD_2_0 +801 0x5000 //TX_FDDRC_THRD_2_1 +802 0x5000 //TX_FDDRC_THRD_2_2 +803 0x5000 //TX_FDDRC_THRD_2_3 +804 0x6400 //TX_FDDRC_THRD_3_0 +805 0x6400 //TX_FDDRC_THRD_3_1 +806 0x6400 //TX_FDDRC_THRD_3_2 +807 0x6400 //TX_FDDRC_THRD_3_3 +808 0x2000 //TX_FDDRC_SLANT_0_0 +809 0x2000 //TX_FDDRC_SLANT_0_1 +810 0x2000 //TX_FDDRC_SLANT_0_2 +811 0x2000 //TX_FDDRC_SLANT_0_3 +812 0x5333 //TX_FDDRC_SLANT_1_0 +813 0x5333 //TX_FDDRC_SLANT_1_1 +814 0x5333 //TX_FDDRC_SLANT_1_2 +815 0x5333 //TX_FDDRC_SLANT_1_3 +816 0x0010 //TX_DEADMIC_SILENCE_TH +817 0x0600 //TX_MIC_DEGRADE_TH +818 0x0078 //TX_DEADMIC_CNT +819 0x0078 //TX_MIC_DEGRADE_CNT +820 0x0000 //TX_FDDRC_RESRV_4 +821 0x0000 //TX_FDDRC_RESRV_5 +822 0x0000 //TX_FDDRC_RESRV_6 +823 0x7FFF //TX_KS_NOISEPASTE_FACTOR +824 0x0001 //TX_KS_CONFIG +825 0x7FFF //TX_KS_GAIN_MIN +826 0x0000 //TX_KS_RESRV_0 +827 0x0000 //TX_KS_RESRV_1 +828 0x0000 //TX_KS_RESRV_2 +829 0x7C00 //TX_LAMBDA_PKA_FP +830 0x2000 //TX_TPKA_FP +831 0x0080 //TX_MIN_G_FP +832 0x2000 //TX_MAX_G_FP +833 0x4848 //TX_FFP_FP_K_METAL +834 0x4000 //TX_A_POST_FLT_FP +835 0x0F5C //TX_RTO_OUTBEAM_TH +836 0x4CCD //TX_TPKA_FP_THD +837 0x0000 //TX_MAX_G_FP_BLK +838 0x0000 //TX_FFP_FADEIN +839 0x0000 //TX_FFP_FADEOUT +840 0x0000 //TX_WHISPERCTH +841 0x0000 //TX_WHISPERHOLDT +842 0x0000 //TX_WHISP_ENTHH +843 0x0000 //TX_WHISP_ENTHL +844 0x0000 //TX_WHISP_RTOTH +845 0x0000 //TX_WHISP_RTOTH2 +846 0x0096 //TX_MUTE_PERIOD +847 0x0000 //TX_FADE_IN_PERIOD +848 0x0100 //TX_FFP_RESRV_2 +849 0x0020 //TX_FFP_RESRV_3 +850 0x0000 //TX_FFP_RESRV_4 +851 0x0000 //TX_FFP_RESRV_5 +852 0x0000 //TX_FFP_RESRV_6 +853 0x0002 //TX_FILTINDX +854 0x0001 //TX_TDDRC_THRD_0 +855 0x0002 //TX_TDDRC_THRD_1 +856 0x1000 //TX_TDDRC_THRD_2 +857 0x1000 //TX_TDDRC_THRD_3 +858 0x6000 //TX_TDDRC_SLANT_0 +859 0x6000 //TX_TDDRC_SLANT_1 +860 0x0800 //TX_TDDRC_ALPHA_UP_00 +861 0x7EB8 //TX_TDDRC_ALPHA_DWN_00 +862 0x0000 //TX_TDDRC_HMNC_FLAG +863 0x199A //TX_TDDRC_HMNC_GAIN +864 0x0000 //TX_TDDRC_SMT_FLAG +865 0x0CCD //TX_TDDRC_SMT_W +866 0x1380 //TX_TDDRC_DRC_GAIN +867 0x7FFF //TX_TDDRC_LMT_THRD +868 0x0000 //TX_TDDRC_LMT_ALPHA +869 0x0000 //TX_TFMASKLTH +870 0x0000 //TX_TFMASKLTHL +871 0x0CCD //TX_TFMASKHTH +872 0x0CCD //TX_TFMASKLTH_BINVAD +873 0xF333 //TX_TFMASKLTH_NS_EST +874 0x2CCD //TX_TFMASKLTH_DOA +875 0xECCD //TX_TFMASKTH_BLESSCUT +876 0x1000 //TX_B_LESSCUT_RTO_MASK +877 0x3800 //TX_SB_RHO_MEAN_TH_ABN +878 0x2000 //TX_B_POST_FLT_MASK +879 0x0000 //TX_B_POST_FLT_MASK1 +880 0x5333 //TX_GAIN_WIND_MASK +881 0x7FFF //TX_TFMASK_BFSTRICT_MUSIC +882 0x0000 //TX_TFMASK_BFSTRICT_NOMUSIC +883 0x7333 //TX_FASTNS_OUTIN_TH +884 0x0CCD //TX_FASTNS_TFMASK_TH +885 0x0CCD //TX_FASTNS_TFMASKBIN_TH1 +886 0x0CCD //TX_FASTNS_TFMASKBIN_TH2 +887 0x0CCD //TX_FASTNS_TFMASKBIN_TH3 +888 0x00C8 //TX_FASTNS_ARSPC_TH +889 0xC000 //TX_FASTNS_MASK5_TH +890 0x4848 //TX_POSTSSA_MIN_G_VR_MASK +891 0x4000 //TX_A_LESSCUT_RTO_MASK +892 0x1770 //TX_FASTNS_NOISETH +893 0xC000 //TX_FASTNS_SSA_THLFL +894 0xC000 //TX_FASTNS_SSA_THHFL +895 0xCCCC //TX_FASTNS_SSA_THLFH +896 0xD999 //TX_FASTNS_SSA_THHFH +897 0x2379 //TX_SENDFUNC_REG_MICMUTE +898 0x0020 //TX_SENDFUNC_REG_MICMUTE1 +899 0x0320 //TX_MICMUTE_RATIO_THR +900 0x01C2 //TX_MICMUTE_AMP_THR +901 0x0004 //TX_MICMUTE_HPF_IND +902 0x00C0 //TX_MICMUTE_LOG_EYR_TH +903 0x0008 //TX_MICMUTE_CVG_TIME +904 0x0008 //TX_MICMUTE_RELEASE_TIME +905 0x0E00 //TX_MIC_VOLUME_MIC0MUTE +906 0x0020 //TX_MICMUTE_EPD_OFFSET_0 +907 0x001E //TX_MICMUTE_FRQ_AEC_L +908 0x7999 //TX_MICMUTE_EAD_THR +909 0x7FFF //TX_MICMUTE_LAMBDA_CB_NLE +910 0x7FFF //TX_MICMUTE_LAMBDA_RE_EST +911 0x7918 //TX_DTD_THR1_MICMUTE_0 +912 0x7000 //TX_DTD_THR1_MICMUTE_1 +913 0x3A98 //TX_DTD_THR1_MICMUTE_2 +914 0x32C8 //TX_DTD_THR1_MICMUTE_3 +915 0x6CCC //TX_DTD_THR2_MICMUTE_0 +916 0x0400 //TX_MICMUTE_MIN_EQ_RE_EST_0 +917 0x0400 //TX_MICMUTE_MIN_EQ_RE_EST_1 +918 0x1000 //TX_MICMUTE_MIN_EQ_RE_EST_2 +919 0x7FFF //TX_MICMUTE_MIN_EQ_RE_EST_3 +920 0x7FFF //TX_MICMUTE_MIN_EQ_RE_EST_4 +921 0x4000 //TX_MICMUTE_C_POST_FLT +922 0x03E8 //TX_MICMUTE_DT_CUT_K +923 0x0001 //TX_MICMUTE_DT_CUT_THR +924 0x03E8 //TX_MICMUTE_DT_CUT_K2 +925 0x0001 //TX_MICMUTE_DT_CUT_THR2 +926 0x0064 //TX_MICMUTE_DT2_HOLD_N +927 0x1000 //TX_MICMUTE_RATIODTH_THCUT +928 0x1000 //TX_MICMUTE_B_POST_FLT_ECHOL +929 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOH +930 0x0400 //TX_MICMUTE_C_POST_FLT_MASK +931 0x7999 //TX_MICMUTE_RATIODTL_CUT_TH +932 0x0258 //TX_MICMUTE_DT_CUT_K1 +933 0x0800 //TX_MICMUTE_N2_SN_EST +934 0xFC00 //TX_MICMUTE_THR_SN_EST_0 +935 0x001C //TX_MICMUTE_MIN_G_CTRL_0 +936 0x6000 //TX_MICMUTE_A_POST_FILT_S_0 +937 0x7000 //TX_MICMUTE_B_POST_FILT_0 +938 0x2710 //TX_MIC1RUB_AMP_THR +939 0x7FFF //TX_MIC1MUTE_RATIO_THR +940 0x0001 //TX_MIC1MUTE_AMP_THR +941 0x0008 //TX_MIC1MUTE_CVG_TIME +942 0x0008 //TX_MIC1MUTE_RELEASE_TIME +943 0x0100 //TX_AMS_RESRV_01 +944 0xE4A8 //TX_AMS_RESRV_02 +945 0x1770 //TX_AMS_RESRV_03 +946 0x0000 //TX_AMS_RESRV_04 +947 0x0000 //TX_AMS_RESRV_05 +948 0x0000 //TX_AMS_RESRV_06 +949 0x0000 //TX_AMS_RESRV_07 +950 0x0000 //TX_AMS_RESRV_08 +951 0x0000 //TX_AMS_RESRV_09 +952 0x0000 //TX_AMS_RESRV_10 +953 0x0000 //TX_AMS_RESRV_11 +954 0x0000 //TX_AMS_RESRV_12 +955 0x0000 //TX_AMS_RESRV_13 +956 0x0000 //TX_AMS_RESRV_14 +957 0x0000 //TX_AMS_RESRV_15 +958 0x0000 //TX_AMS_RESRV_16 +959 0x0000 //TX_AMS_RESRV_17 +960 0x0000 //TX_AMS_RESRV_18 +961 0x0000 //TX_AMS_RESRV_19 +#RX +0 0xA064 //RX_RECVFUNC_MODE_0 +1 0x0000 //RX_RECVFUNC_MODE_1 +2 0x0003 //RX_SAMPLINGFREQ_SIG +3 0x0003 //RX_SAMPLINGFREQ_PROC +4 0x000A //RX_FRAME_SZ +5 0x0000 //RX_DELAY_OPT +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +10 0x0800 //RX_PGA +11 0x7FFF //RX_A_HP +12 0x0000 //RX_B_PE +13 0x1800 //RX_THR_PITCH_DET_0 +14 0x1000 //RX_THR_PITCH_DET_1 +15 0x0800 //RX_THR_PITCH_DET_2 +16 0x0008 //RX_PITCH_BFR_LEN +17 0x0003 //RX_SBD_PITCH_DET +18 0x0100 //RX_PP_RESRV_0 +19 0x0020 //RX_PP_RESRV_1 +20 0x0400 //RX_N_SN_EST +21 0x000C //RX_N2_SN_EST +22 0x0003 //RX_NS_LVL_CTRL +23 0x9000 //RX_THR_SN_EST +24 0x7CCD //RX_LAMBDA_PFILT +25 0x000A //RX_FENS_RESRV_0 +26 0x0190 //RX_FENS_RESRV_1 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +30 0x0002 //RX_EXTRA_NS_L +31 0x0800 //RX_EXTRA_NS_A +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +35 0x199A //RX_A_POST_FLT +36 0x0000 //RX_LMT_THRD +37 0x4000 //RX_LMT_ALPHA +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +111 0x0000 //RX_FILTINDX +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +125 0x7C00 //RX_LAMBDA_PKA_FP +126 0x2000 //RX_TPKA_FP +127 0x2000 //RX_MIN_G_FP +128 0x0080 //RX_MAX_G_FP +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +131 0x0000 //RX_MAXLEVEL_CNG +132 0x3000 //RX_BWE_UV_TH +133 0x3000 //RX_BWE_UV_TH2 +134 0x1800 //RX_BWE_UV_TH3 +135 0x1000 //RX_BWE_V_TH +136 0x04CD //RX_BWE_GAIN1_V_TH1 +137 0x0F33 //RX_BWE_GAIN1_V_TH2 +138 0x7333 //RX_BWE_UV_EQ +139 0x199A //RX_BWE_V_EQ +140 0x7333 //RX_BWE_TONE_TH +141 0x0004 //RX_BWE_UV_HOLD_T +142 0x6CCD //RX_BWE_GAIN2_ALPHA +143 0x799A //RX_BWE_GAIN3_ALPHA +144 0x001E //RX_BWE_CUTOFF +145 0x3000 //RX_BWE_GAINFILL +146 0x3200 //RX_BWE_MAXTH_TONE +147 0x2000 //RX_BWE_EQ_0 +148 0x2000 //RX_BWE_EQ_1 +149 0x2000 //RX_BWE_EQ_2 +150 0x2000 //RX_BWE_EQ_3 +151 0x2000 //RX_BWE_EQ_4 +152 0x2000 //RX_BWE_EQ_5 +153 0x2000 //RX_BWE_EQ_6 +154 0x0000 //RX_BWE_RESRV_0 +155 0x0000 //RX_BWE_RESRV_1 +156 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#RX 2 +157 0x8064 //RX_RECVFUNC_MODE_0 +158 0x0000 //RX_RECVFUNC_MODE_1 +159 0x0003 //RX_SAMPLINGFREQ_SIG +160 0x0003 //RX_SAMPLINGFREQ_PROC +161 0x000A //RX_FRAME_SZ +162 0x0000 //RX_DELAY_OPT +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +167 0x0800 //RX_PGA +168 0x7FFF //RX_A_HP +169 0x0000 //RX_B_PE +170 0x1800 //RX_THR_PITCH_DET_0 +171 0x1000 //RX_THR_PITCH_DET_1 +172 0x0800 //RX_THR_PITCH_DET_2 +173 0x0008 //RX_PITCH_BFR_LEN +174 0x0003 //RX_SBD_PITCH_DET +175 0x0100 //RX_PP_RESRV_0 +176 0x0020 //RX_PP_RESRV_1 +177 0x0400 //RX_N_SN_EST +178 0x000C //RX_N2_SN_EST +179 0x0003 //RX_NS_LVL_CTRL +180 0x9000 //RX_THR_SN_EST +181 0x7CCD //RX_LAMBDA_PFILT +182 0x000A //RX_FENS_RESRV_0 +183 0x0190 //RX_FENS_RESRV_1 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +187 0x0002 //RX_EXTRA_NS_L +188 0x0800 //RX_EXTRA_NS_A +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +192 0x199A //RX_A_POST_FLT +193 0x0000 //RX_LMT_THRD +194 0x4000 //RX_LMT_ALPHA +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +268 0x0000 //RX_FILTINDX +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +282 0x7C00 //RX_LAMBDA_PKA_FP +283 0x2000 //RX_TPKA_FP +284 0x2000 //RX_MIN_G_FP +285 0x0080 //RX_MAX_G_FP +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +288 0x0000 //RX_MAXLEVEL_CNG +289 0x3000 //RX_BWE_UV_TH +290 0x3000 //RX_BWE_UV_TH2 +291 0x1800 //RX_BWE_UV_TH3 +292 0x1000 //RX_BWE_V_TH +293 0x04CD //RX_BWE_GAIN1_V_TH1 +294 0x0F33 //RX_BWE_GAIN1_V_TH2 +295 0x7333 //RX_BWE_UV_EQ +296 0x199A //RX_BWE_V_EQ +297 0x7333 //RX_BWE_TONE_TH +298 0x0004 //RX_BWE_UV_HOLD_T +299 0x6CCD //RX_BWE_GAIN2_ALPHA +300 0x799A //RX_BWE_GAIN3_ALPHA +301 0x001E //RX_BWE_CUTOFF +302 0x3000 //RX_BWE_GAINFILL +303 0x3200 //RX_BWE_MAXTH_TONE +304 0x2000 //RX_BWE_EQ_0 +305 0x2000 //RX_BWE_EQ_1 +306 0x2000 //RX_BWE_EQ_2 +307 0x2000 //RX_BWE_EQ_3 +308 0x2000 //RX_BWE_EQ_4 +309 0x2000 //RX_BWE_EQ_5 +310 0x2000 //RX_BWE_EQ_6 +311 0x0000 //RX_BWE_RESRV_0 +312 0x0000 //RX_BWE_RESRV_1 +313 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 + +#CASE_NAME BLUETOOTH-BTNB-RESERVE2-SWB +#PARAM_MODE FULL +#PARAM_TYPE TX+2RX +#TOTAL_CUSTOM_STEP 7+7 +#TX +0 0x0001 //TX_OPERATION_MODE_0 +1 0x0001 //TX_OPERATION_MODE_1 +2 0x0033 //TX_PATCH_REG +3 0x0200 //TX_SENDFUNC_MODE_0 +4 0x0001 //TX_SENDFUNC_MODE_1 +5 0x0001 //TX_NUM_MIC +6 0x0003 //TX_SAMPLINGFREQ_SIG +7 0x0003 //TX_SAMPLINGFREQ_PROC +8 0x000A //TX_FRAME_SZ_SIG +9 0x000A //TX_FRAME_SZ +10 0x0000 //TX_DELAY_OPT +11 0x0028 //TX_MAX_TAIL_LENGTH +12 0x0001 //TX_NUM_LOUTCHN +13 0x0001 //TX_MAXNUM_AECREF +14 0x0000 //TX_DBG_FUNC_REG +15 0x0000 //TX_DBG_FUNC_REG1 +16 0x0000 //TX_SYS_RESRV_0 +17 0x0000 //TX_SYS_RESRV_1 +18 0x0000 //TX_SYS_RESRV_2 +19 0x0000 //TX_SYS_RESRV_3 +20 0x0000 //TX_DIST2REF0 +21 0x009B //TX_DIST2REF1 +22 0x0000 //TX_DIST2REF_02 +23 0x0000 //TX_DIST2REF_03 +24 0x0000 //TX_DIST2REF_04 +25 0x0000 //TX_DIST2REF_05 +26 0x0000 //TX_MMIC +27 0x0915 //TX_PGA_0 +28 0x0800 //TX_PGA_1 +29 0x0800 //TX_PGA_2 +30 0x0000 //TX_PGA_3 +31 0x0000 //TX_PGA_4 +32 0x0000 //TX_PGA_5 +33 0x0000 //TX_MIC_PAIRS +34 0x0000 //TX_MIC_PAIRS_HS +35 0x0002 //TX_MICS_FOR_BF +36 0x0000 //TX_MIC_PAIRS_FORL1 +37 0x0002 //TX_MICS_OF_PAIR0 +38 0x0002 //TX_MICS_OF_PAIR1 +39 0x0002 //TX_MICS_OF_PAIR2 +40 0x0002 //TX_MICS_OF_PAIR3 +41 0x0000 //TX_MIC_DATA_SRC0 +42 0x0001 //TX_MIC_DATA_SRC1 +43 0x0002 //TX_MIC_DATA_SRC2 +44 0x0000 //TX_MIC_DATA_SRC3 +45 0x0000 //TX_MIC_PAIR_CH_04 +46 0x0000 //TX_MIC_PAIR_CH_05 +47 0x0000 //TX_MIC_PAIR_CH_10 +48 0x0000 //TX_MIC_PAIR_CH_11 +49 0x0000 //TX_MIC_PAIR_CH_12 +50 0x0000 //TX_MIC_PAIR_CH_13 +51 0x0000 //TX_MIC_PAIR_CH_14 +52 0x05DC //TX_HD_BIN_MASK +53 0x0010 //TX_HD_SUBAND_MASK +54 0x19A1 //TX_HD_FRAME_AVG_MASK +55 0x0320 //TX_HD_MIN_FRQ +56 0x1000 //TX_HD_ALPHA_PSD +57 0x1100 //TX_T_PHPR1 +58 0x0000 //TX_T_PHPR2 +59 0x0000 //TX_T_PTPR +60 0x0000 //TX_T_PNPR +61 0x0000 //TX_T_PAPR1 +62 0xEE6C //TX_T_PSDVAT +63 0x0800 //TX_CNT +64 0x4000 //TX_ANTI_HOWL_GAIN +65 0x0001 //TX_MICFORBFMARK_0 +66 0x0001 //TX_MICFORBFMARK_1 +67 0x0001 //TX_MICFORBFMARK_2 +68 0x0001 //TX_MICFORBFMARK_3 +69 0x0001 //TX_MICFORBFMARK_4 +70 0x0001 //TX_MICFORBFMARK_5 +71 0x0000 //TX_DIST2REF_10 +72 0x3E00 //TX_DIST2REF_11 +73 0x0000 //TX_DIST2REF2 +74 0x0000 //TX_DIST2REF_13 +75 0x0000 //TX_DIST2REF_14 +76 0x0000 //TX_DIST2REF_15 +77 0x0000 //TX_DIST2REF_20 +78 0x0000 //TX_DIST2REF_21 +79 0x0000 //TX_DIST2REF_22 +80 0x0000 //TX_DIST2REF_23 +81 0x0000 //TX_DIST2REF_24 +82 0x0000 //TX_DIST2REF_25 +83 0x0000 //TX_DIST2REF_30 +84 0x0000 //TX_DIST2REF_31 +85 0x0000 //TX_DIST2REF_32 +86 0x0000 //TX_DIST2REF_33 +87 0x0000 //TX_DIST2REF_34 +88 0x0000 //TX_DIST2REF_35 +89 0x0000 //TX_MIC_LOC_00 +90 0x0000 //TX_MIC_LOC_01 +91 0x0000 //TX_MIC_LOC_02 +92 0x0000 //TX_MIC_LOC_03 +93 0x0000 //TX_MIC_LOC_04 +94 0x0000 //TX_MIC_LOC_05 +95 0x0000 //TX_MIC_LOC_10 +96 0x0000 //TX_MIC_LOC_11 +97 0x0000 //TX_MIC_LOC_12 +98 0x0000 //TX_MIC_LOC_13 +99 0x0000 //TX_MIC_LOC_14 +100 0x0000 //TX_MIC_LOC_15 +101 0x0000 //TX_MIC_LOC_20 +102 0x0000 //TX_MIC_LOC_21 +103 0x0000 //TX_MIC_LOC_22 +104 0x0000 //TX_MIC_LOC_23 +105 0x0000 //TX_MIC_LOC_24 +106 0x0000 //TX_MIC_LOC_25 +107 0x0200 //TX_MIC_REFBLK_VOLUME +108 0x0800 //TX_MIC_BLOCK_VOLUME +109 0x0000 //TX_INVERSE_MASK +110 0x0000 //TX_ADCS_MASK +111 0x04D0 //TX_ADCS_GAIN +112 0x4000 //TX_NFC_GAINFAC +113 0x0000 //TX_MAINMIC_BLKFACTOR +114 0x0000 //TX_REFMIC_BLKFACTOR +115 0x0000 //TX_BLMIC_BLKFACTOR +116 0x0000 //TX_BRMIC_BLKFACTOR +117 0x0031 //TX_MICBLK_START_BIN +118 0x0060 //TX_MICBLK_END_BIN +119 0x0015 //TX_MICBLK_FE_HOLD +120 0xFFF2 //TX_MICBLK_MR_EXP_TH +121 0xFFF2 //TX_MICBLK_LR_EXP_TH +122 0x0000 //TX_FENE_HOLD +123 0x4000 //TX_FE_ENER_TH_MTS +124 0x0004 //TX_FE_ENER_TH_EXP +125 0x6000 //TX_C_POST_FLT_MIC_MAINBLK +126 0x6000 //TX_C_POST_FLT_MIC_REFBLK +127 0x0010 //TX_MIC_BLOCK_N +128 0x7EFF //TX_A_HP +129 0x4000 //TX_B_PE +130 0x1800 //TX_THR_PITCH_DET_0 +131 0x1000 //TX_THR_PITCH_DET_1 +132 0x0800 //TX_THR_PITCH_DET_2 +133 0x0008 //TX_PITCH_BFR_LEN +134 0x0003 //TX_SBD_PITCH_DET +135 0x0050 //TX_TD_AEC_L +136 0x4000 //TX_MU0_UNP_TD_AEC +137 0x1000 //TX_MU0_PTD_TD_AEC +138 0x0000 //TX_PP_RESRV_0 +139 0x2A94 //TX_PP_RESRV_1 +140 0x55F0 //TX_PP_RESRV_2 +141 0x0000 //TX_PP_RESRV_3 +142 0x0000 //TX_PP_RESRV_4 +143 0x0000 //TX_PP_RESRV_5 +144 0x0000 //TX_PP_RESRV_6 +145 0x0000 //TX_PP_RESRV_7 +146 0x001E //TX_TAIL_LENGTH +147 0x0080 //TX_AEC_REF_GAIN_0 +148 0x0800 //TX_AEC_REF_GAIN_1 +149 0x0800 //TX_AEC_REF_GAIN_2 +150 0x7000 //TX_EAD_THR +151 0x0800 //TX_THR_RE_EST +152 0x0800 //TX_MIN_EQ_RE_EST_0 +153 0x0800 //TX_MIN_EQ_RE_EST_1 +154 0x0800 //TX_MIN_EQ_RE_EST_2 +155 0x0800 //TX_MIN_EQ_RE_EST_3 +156 0x0800 //TX_MIN_EQ_RE_EST_4 +157 0x0800 //TX_MIN_EQ_RE_EST_5 +158 0x0800 //TX_MIN_EQ_RE_EST_6 +159 0x0800 //TX_MIN_EQ_RE_EST_7 +160 0x0800 //TX_MIN_EQ_RE_EST_8 +161 0x0800 //TX_MIN_EQ_RE_EST_9 +162 0x0800 //TX_MIN_EQ_RE_EST_10 +163 0x0800 //TX_MIN_EQ_RE_EST_11 +164 0x0800 //TX_MIN_EQ_RE_EST_12 +165 0x4000 //TX_LAMBDA_RE_EST +166 0x2000 //TX_LAMBDA_CB_NLE +167 0x6000 //TX_C_POST_FLT +168 0x7000 //TX_GAIN_NP +169 0x00C8 //TX_SE_HOLD_N +170 0x00C8 //TX_DT_HOLD_N +171 0x03E8 //TX_DT2_HOLD_N +172 0x6666 //TX_AEC_RESRV_0 +173 0x0000 //TX_AEC_RESRV_1 +174 0x0014 //TX_AEC_RESRV_2 +175 0x0000 //TX_MIC_DELAY_LENGTH +176 0x0000 //TX_REF_DELAY_LENGTH +177 0x0000 //TX_ADD_LINEIN_GAINL +178 0x0000 //TX_ADD_LINEIN_GAINH +179 0x0000 //TX_MIN_EQ_RE_EST_14 +180 0x0000 //TX_DTD_THR1_8 +181 0x7FFF //TX_DTD_THR2_8 +182 0x0000 //TX_DTD_MIC_BLK2 +183 0x0008 //TX_FRQ_LIN_LEN +184 0x7FFF //TX_FRQ_AEC_LEN_RHO +185 0x6000 //TX_MU0_UNP_FRQ_AEC +186 0x4000 //TX_MU0_PTD_FRQ_AEC +187 0x000A //TX_MINENOISETH +188 0x0800 //TX_MU0_RE_EST +189 0x0001 //TX_AEC_NUM_CH +190 0x0000 //TX_BIGECHOATTENUATION_MAX +191 0x2000 //TX_A_POST_FLT_MICBLK +192 0x0000 //TX_BLKENERTH +193 0x0000 //TX_BLKENERHIGHTH +194 0x0000 //TX_NORMENERTH +195 0x0000 //TX_NORMENERHIGHTH +196 0x0000 //TX_NORMENERHIGHTHL +197 0x7800 //TX_DTD_THR1_0 +198 0x7000 //TX_DTD_THR1_1 +199 0x7FFF //TX_DTD_THR1_2 +200 0x7FFF //TX_DTD_THR1_3 +201 0x7FFF //TX_DTD_THR1_4 +202 0x7FFF //TX_DTD_THR1_5 +203 0x7FFF //TX_DTD_THR1_6 +204 0x7FFF //TX_DTD_THR2_0 +205 0x7FFF //TX_DTD_THR2_1 +206 0x7FFF //TX_DTD_THR2_2 +207 0x7FFF //TX_DTD_THR2_3 +208 0x7FFF //TX_DTD_THR2_4 +209 0x7FFF //TX_DTD_THR2_5 +210 0x7FFF //TX_DTD_THR2_6 +211 0x1000 //TX_DTD_THR3 +212 0x0000 //TX_SPK_CUT_K +213 0x0BB8 //TX_DT_CUT_K +214 0x0CCD //TX_DT_CUT_THR +215 0x04EB //TX_COMFORT_G +216 0x01F4 //TX_POWER_YOUT_TH +217 0x4000 //TX_FDPFGAINECHO +218 0x0000 //TX_DTD_HD_THR +219 0x0000 //TX_SPK_CUT_K_S +220 0x0000 //TX_DTD_MIC_BLK +221 0x0400 //TX_ADPT_STRICT_L +222 0x0200 //TX_ADPT_STRICT_H +223 0x0BB8 //TX_RATIO_DT_L_TH_LOW +224 0x3A98 //TX_RATIO_DT_H_TH_LOW +225 0x1770 //TX_RATIO_DT_L_TH_HIGH +226 0x4E20 //TX_RATIO_DT_H_TH_HIGH +227 0x09C4 //TX_RATIO_DT_L0_TH +228 0x0800 //TX_B_POST_FILT_ECHO_L +229 0x7FFF //TX_B_POST_FILT_ECHO_H +230 0x0200 //TX_MIN_G_CTRL_ECHO +231 0x7FFF //TX_B_LESSCUT_RTO_ECHO +232 0x00F0 //TX_EPD_OFFSET_00 +233 0x00F0 //TX_EPD_OFFST_01 +234 0x1388 //TX_RATIO_DT_L0_TH_HIGH +235 0x3A98 //TX_RATIO_DT_H_TH_CUT +236 0x7FFF //TX_MIN_EQ_RE_EST_13 +237 0x7FFF //TX_DTD_THR1_7 +238 0x7FFF //TX_DTD_THR2_7 +239 0x0800 //TX_DT_RESRV_7 +240 0x0800 //TX_DT_RESRV_8 +241 0x0000 //TX_DT_RESRV_9 +242 0xF400 //TX_THR_SN_EST_0 +243 0xF400 //TX_THR_SN_EST_1 +244 0xF600 //TX_THR_SN_EST_2 +245 0xF400 //TX_THR_SN_EST_3 +246 0xF400 //TX_THR_SN_EST_4 +247 0xF400 //TX_THR_SN_EST_5 +248 0xF400 //TX_THR_SN_EST_6 +249 0xF600 //TX_THR_SN_EST_7 +250 0x0000 //TX_DELTA_THR_SN_EST_0 +251 0x0200 //TX_DELTA_THR_SN_EST_1 +252 0x0200 //TX_DELTA_THR_SN_EST_2 +253 0x0200 //TX_DELTA_THR_SN_EST_3 +254 0x0200 //TX_DELTA_THR_SN_EST_4 +255 0x0200 //TX_DELTA_THR_SN_EST_5 +256 0x0000 //TX_DELTA_THR_SN_EST_6 +257 0x0200 //TX_DELTA_THR_SN_EST_7 +258 0x6000 //TX_LAMBDA_NN_EST_0 +259 0x4000 //TX_LAMBDA_NN_EST_1 +260 0x4000 //TX_LAMBDA_NN_EST_2 +261 0x4000 //TX_LAMBDA_NN_EST_3 +262 0x4000 //TX_LAMBDA_NN_EST_4 +263 0x4000 //TX_LAMBDA_NN_EST_5 +264 0x6000 //TX_LAMBDA_NN_EST_6 +265 0x4000 //TX_LAMBDA_NN_EST_7 +266 0x0400 //TX_N_SN_EST +267 0x001E //TX_INBEAM_T +268 0x0041 //TX_INBEAMHOLDT +269 0x2000 //TX_G_STRICT +270 0x2000 //TX_EQ_THR_BF +271 0x799A //TX_LAMBDA_EQ_BF +272 0x1000 //TX_NE_RTO_TH +273 0x0400 //TX_NE_RTO_TH_L +274 0x0800 //TX_MAINREFRTOH_TH_H +275 0x0800 //TX_MAINREFRTOH_TH_L +276 0x0800 //TX_MAINREFRTO_TH_H +277 0x0800 //TX_MAINREFRTO_TH_L +278 0x0200 //TX_MAINREFRTO_TH_EQ +279 0x1000 //TX_B_POST_FLT_0 +280 0x1000 //TX_B_POST_FLT_1 +281 0x000B //TX_NS_LVL_CTRL_0 +282 0x0011 //TX_NS_LVL_CTRL_1 +283 0x000F //TX_NS_LVL_CTRL_2 +284 0x000F //TX_NS_LVL_CTRL_3 +285 0x000F //TX_NS_LVL_CTRL_4 +286 0x000F //TX_NS_LVL_CTRL_5 +287 0x000F //TX_NS_LVL_CTRL_6 +288 0x0011 //TX_NS_LVL_CTRL_7 +289 0x000C //TX_MIN_GAIN_S_0 +290 0x000F //TX_MIN_GAIN_S_1 +291 0x000C //TX_MIN_GAIN_S_2 +292 0x000C //TX_MIN_GAIN_S_3 +293 0x000C //TX_MIN_GAIN_S_4 +294 0x000C //TX_MIN_GAIN_S_5 +295 0x000C //TX_MIN_GAIN_S_6 +296 0x000F //TX_MIN_GAIN_S_7 +297 0x7FFF //TX_NMOS_SUP +298 0x0000 //TX_NS_MAX_PRI_SNR_TH +299 0x0000 //TX_NMOS_SUP_MENSA +300 0x7FFF //TX_SNRI_SUP_0 +301 0x7FFF //TX_SNRI_SUP_1 +302 0x7FFF //TX_SNRI_SUP_2 +303 0x7FFF //TX_SNRI_SUP_3 +304 0x7FFF //TX_SNRI_SUP_4 +305 0x7FFF //TX_SNRI_SUP_5 +306 0x7FFF //TX_SNRI_SUP_6 +307 0x7FFF //TX_SNRI_SUP_7 +308 0x7FFF //TX_THR_LFNS +309 0x000E //TX_G_LFNS +310 0x09C4 //TX_GAIN0_NTH +311 0x000A //TX_MUSIC_MORENS +312 0x7FFF //TX_A_POST_FILT_0 +313 0x2000 //TX_A_POST_FILT_1 +314 0x2000 //TX_A_POST_FILT_S_0 +315 0x5000 //TX_A_POST_FILT_S_1 +316 0x5000 //TX_A_POST_FILT_S_2 +317 0x5000 //TX_A_POST_FILT_S_3 +318 0x5000 //TX_A_POST_FILT_S_4 +319 0x5000 //TX_A_POST_FILT_S_5 +320 0x4000 //TX_A_POST_FILT_S_6 +321 0x5000 //TX_A_POST_FILT_S_7 +322 0x1000 //TX_B_POST_FILT_0 +323 0x1000 //TX_B_POST_FILT_1 +324 0x1000 //TX_B_POST_FILT_2 +325 0x1000 //TX_B_POST_FILT_3 +326 0x1000 //TX_B_POST_FILT_4 +327 0x1000 //TX_B_POST_FILT_5 +328 0x1000 //TX_B_POST_FILT_6 +329 0x1000 //TX_B_POST_FILT_7 +330 0x7FFF //TX_B_LESSCUT_RTO_S_0 +331 0x7FFF //TX_B_LESSCUT_RTO_S_1 +332 0x7FFF //TX_B_LESSCUT_RTO_S_2 +333 0x7FFF //TX_B_LESSCUT_RTO_S_3 +334 0x7FFF //TX_B_LESSCUT_RTO_S_4 +335 0x7FFF //TX_B_LESSCUT_RTO_S_5 +336 0x7FFF //TX_B_LESSCUT_RTO_S_6 +337 0x7FFF //TX_B_LESSCUT_RTO_S_7 +338 0x7900 //TX_LAMBDA_PFILT +339 0x7B00 //TX_LAMBDA_PFILT_S_0 +340 0x7B00 //TX_LAMBDA_PFILT_S_1 +341 0x7B00 //TX_LAMBDA_PFILT_S_2 +342 0x7B00 //TX_LAMBDA_PFILT_S_3 +343 0x7B00 //TX_LAMBDA_PFILT_S_4 +344 0x7B00 //TX_LAMBDA_PFILT_S_5 +345 0x7B00 //TX_LAMBDA_PFILT_S_6 +346 0x7B00 //TX_LAMBDA_PFILT_S_7 +347 0x0000 //TX_K_PEPPER +348 0x0800 //TX_A_PEPPER +349 0x1EAA //TX_K_PEPPER_HF +350 0x0800 //TX_A_PEPPER_HF +351 0x0001 //TX_HMNC_BST_FLG +352 0x0200 //TX_HMNC_BST_THR +353 0x0800 //TX_DT_BINVAD_TH_0 +354 0x0800 //TX_DT_BINVAD_TH_1 +355 0x0800 //TX_DT_BINVAD_TH_2 +356 0x0800 //TX_DT_BINVAD_TH_3 +357 0x1D4C //TX_DT_BINVAD_ENDF +358 0x0000 //TX_C_POST_FLT_DT +359 0x0CCD //TX_NS_B_POST_FLT_LESSCUT +360 0x0100 //TX_DT_BOOST +361 0x0000 //TX_BF_SGRAD_FLG +362 0x0005 //TX_BF_DVG_TH +363 0x001E //TX_SN_C_F +364 0x0000 //TX_K_APT +365 0x0000 //TX_NOISEDET +366 0x0190 //TX_NDETCT +367 0x0050 //TX_NOISE_TH_0 +368 0x7FFF //TX_NOISE_TH_0_2 +369 0x7FFF //TX_NOISE_TH_0_3 +370 0x07D0 //TX_NOISE_TH_1 +371 0x00C8 //TX_NOISE_TH_2 +372 0x3A98 //TX_NOISE_TH_3 +373 0x0FA0 //TX_NOISE_TH_4 +374 0x157C //TX_NOISE_TH_5 +375 0x7FFF //TX_NOISE_TH_5_2 +376 0x7FFF //TX_NOISE_TH_5_3 +377 0x7FFF //TX_NOISE_TH_5_4 +378 0x044C //TX_NOISE_TH_6 +379 0x0014 //TX_MINENOISE_TH +380 0x4000 //TX_MORENS_TFMASK_TH +381 0xFFEE //TX_DRC_QUIET_FLOOR +382 0x6000 //TX_RATIODTL_CUT_TH +383 0xFFF3 //TX_DT_CUT_K1 +384 0x0666 //TX_OUT_ENER_S_TH_CLEAN +385 0x0666 //TX_OUT_ENER_S_TH_LESSCLEAN +386 0x0333 //TX_OUT_ENER_S_TH_NOISY +387 0x019A //TX_OUT_ENER_TH_NOISE +388 0x0333 //TX_OUT_ENER_TH_SPEECH +389 0x2000 //TX_SN_NPB_GAIN +390 0x0000 //TX_NN_NPB_GAIN +391 0x0000 //TX_POST_MASK_SUP_HSNE +392 0x0000 //TX_TAIL_DET_TH +393 0x0000 //TX_B_LESSCUT_RTO_WTA +394 0x0000 //TX_MEL_G_R +395 0x0800 //TX_SUPHIGH_TH +396 0x00C8 //TX_MASK_G_R +397 0x0002 //TX_EXTRA_NS_L +398 0x0800 //TX_C_POST_FLT_MASK +399 0x0005 //TX_A_POST_FLT_WNS +400 0x0148 //TX_MIN_G_LOW300HZ +401 0x0002 //TX_MAXLEVEL_CNG +402 0x00B4 //TX_STN_NOISE_TH +403 0x4000 //TX_POST_MASK_SUP +404 0x7FFF //TX_POST_MASK_ADJUST +405 0x00C8 //TX_NS_ENOISE_MIC0_TH +406 0x0014 //TX_MINENOISE_MIC0_TH +407 0x012C //TX_MINENOISE_MIC0_S_TH +408 0x2900 //TX_MIN_G_CTRL_SSNS +409 0x0800 //TX_METAL_RTO_THR +410 0x4848 //TX_NS_FP_K_METAL +411 0x3A98 //TX_NOISEDET_BOOST_TH +412 0x0FA0 //TX_NSMOOTH_TH +413 0x0000 //TX_NS_RESRV_8 +414 0x1800 //TX_RHO_UPB +415 0x0BB8 //TX_N_HOLD_HS +416 0x0050 //TX_N_RHO_BFR0 +417 0x7FFF //TX_LAMBDA_ARSP_EST +418 0x0100 //TX_EXTRA_GAIN_MICBLOCK +419 0x0CCD //TX_THR_STD_NSR +420 0x019A //TX_THR_STD_PLH +421 0x2AF8 //TX_N_HOLD_STD +422 0x0066 //TX_THR_STD_RHO +423 0x2000 //TX_BF_RESET_THR_HS +424 0x09C4 //TX_SB_RTO_MEAN_TH +425 0x0000 //TX_SB_RHO_MEAN_TH_NTALK +426 0x3800 //TX_SB_RTO_MEAN_TH_ABN +427 0x2EE0 //TX_SB_RTO_MEAN_TH_RUB +428 0x0000 //TX_WTA_EN_RTO_TH +429 0x0000 //TX_TOP_ENER_TH_F +430 0x0000 //TX_DESIRED_TALK_HOLDT +431 0x0800 //TX_MIC_BLOCK_FACTOR +432 0x0000 //TX_NSEST_BFRLRNRDC +433 0x0000 //TX_THR_POST_FLT_HS +434 0x0010 //TX_HS_VAD_BIN +435 0x2666 //TX_THR_VAD_HS +436 0x2CCD //TX_MEAN_RTO_MIN_TH2 +437 0x0032 //TX_SILENCE_T +438 0x0000 //TX_A_POST_FLT_WTA +439 0x799A //TX_LAMBDA_PFLT_WTA +440 0x0000 //TX_SB_RHO_MEAN2_TH +441 0x0190 //TX_SB_RHO_MEAN3_TH +442 0x0000 //TX_HS_RESRV_4 +443 0x0000 //TX_HS_RESRV_5 +444 0x003C //TX_DOA_VAD_THR_1 +445 0x0000 //TX_DOA_VAD_THR_2 +446 0x0028 //TX_DOA_VAD_THR1_0 +447 0x0028 //TX_DOA_VAD_THR1_1 +448 0x0000 //TX_SRC_DOA_RNG_LOW_0A +449 0x00B4 //TX_SRC_DOA_RNG_HIGH_0A +450 0x005A //TX_DFLT_SRC_DOA_0A +451 0x0000 //TX_SRC_DOA_RNG_LOW_0B +452 0x0000 //TX_SRC_DOA_RNG_HIGH_0B +453 0x0000 //TX_DFLT_SRC_DOA_0B +454 0x0000 //TX_SRC_DOA_RNG_LOW_0C +455 0x0000 //TX_SRC_DOA_RNG_HIGH_0C +456 0x0000 //TX_DFLT_SRC_DOA_0C +457 0x0000 //TX_SRC_DOA_RNG_LOW_0D +458 0x0000 //TX_SRC_DOA_RNG_HIGH_0D +459 0x0000 //TX_DFLT_SRC_DOA_0D +460 0x0000 //TX_SRC_DOA_RNG_LOW_1A +461 0x00B4 //TX_SRC_DOA_RNG_HIGH_1A +462 0x005A //TX_DFLT_SRC_DOA_1A +463 0x0000 //TX_SRC_DOA_RNG_LOW_1B +464 0x00B4 //TX_SRC_DOA_RNG_HIGH_1B +465 0x005A //TX_DFLT_SRC_DOA_1B +466 0x0000 //TX_SRC_DOA_RNG_LOW_1C +467 0x00B4 //TX_SRC_DOA_RNG_HIGH_1C +468 0x005A //TX_DFLT_SRC_DOA_1C +469 0x0000 //TX_SRC_DOA_RNG_LOW_1D +470 0x00B4 //TX_SRC_DOA_RNG_HIGH_1D +471 0x005A //TX_DFLT_SRC_DOA_1D +472 0x0100 //TX_BF_HOLDOFF_T +473 0x7FFF //TX_DOA_COST_FACTOR +474 0x4000 //TX_MAINTOREFR_TH0 +475 0x071C //TX_DOA_TRK_THR +476 0x012C //TX_DOA_TRACK_HT +477 0x0200 //TX_N1_HOLD_HF +478 0x0100 //TX_N2_HOLD_HF +479 0x3000 //TX_BF_RESET_THR_HF +480 0x7333 //TX_DOA_SMOOTH +481 0x0800 //TX_MU_BF +482 0x0800 //TX_BF_MU_LF_B2 +483 0x0040 //TX_BF_FC_END_BIN_B2 +484 0x0020 //TX_BF_FC_END_BIN +485 0x0000 //TX_HF_RESRV_25 +486 0x0000 //TX_HF_RESRV_26 +487 0x0007 //TX_N_DOA_SEED +488 0x0001 //TX_FINE_DOA_SEARCH_FLG +489 0x0000 //TX_HF_RESRV_27 +490 0x038E //TX_DLT_SRC_DOA_RNG +491 0x0200 //TX_BF_MU_LF +492 0x0000 //TX_DFLT_SRC_LOC_0 +493 0x7FFF //TX_DFLT_SRC_LOC_1 +494 0x0000 //TX_DFLT_SRC_LOC_2 +495 0x038E //TX_DOA_TRACK_VADTH +496 0x0000 //TX_DOA_TRACK_NEW +497 0x01E0 //TX_NOR_OFF_THR +498 0x7C00 //TX_MORE_ON_700HZ_THR +499 0x2000 //TX_MU_BF_ADPT_NS +500 0x0000 //TX_ADAPT_LEN +501 0x6666 //TX_MORE_SNS +502 0x0000 //TX_NOR_OFF_TH1 +503 0x0000 //TX_WIDE_MASK_TH +504 0xD333 //TX_SUBSNRATIOHIGH4MEANBCK_THR +505 0x6000 //TX_C_POST_FLT_CUT +506 0x2000 //TX_RADIODTLV +507 0x0320 //TX_POWER_LINEIN_TH +508 0x0014 //TX_FE_VADCOUNT_TH_FC +509 0x0000 //TX_ECHO_SUPP_FC +510 0x0C80 //TX_ECHO_TH +511 0x6666 //TX_MIC_TO_BFGAIN +512 0x0000 //TX_MICTOBFGAIN0 +513 0x0000 //TX_FASTMUE_TH +514 0x0000 //TX_DEREVERB_LF_MU +515 0x0000 //TX_DEREVERB_HF_MU +516 0x0000 //TX_DEREVERB_DELAY +517 0x0000 //TX_DEREVERB_COEF_LEN +518 0x0000 //TX_DEREVERB_DNR +519 0x0000 //TX_DEREVERB_ALPHA +520 0x0000 //TX_DEREVERB_BETA +521 0x0000 //TX_GSC_RTOL_TH +522 0x0000 //TX_GSC_RTOH_TH +523 0x0000 //TX_WIDE2_MEANHTH +524 0x0000 //TX_DR_RESRV_5 +525 0x0000 //TX_DR_RESRV_6 +526 0x0000 //TX_DR_RESRV_7 +527 0x0000 //TX_DR_RESRV_8 +528 0x1333 //TX_WIND_MARK_TH +529 0x399A //TX_CORR_THR +530 0x0004 //TX_SNR_THR +531 0x0010 //TX_ENGY_THR +532 0x1770 //TX_CORR_HIGH_TH +533 0x6000 //TX_ENGY_THR_2 +534 0x3400 //TX_MEAN_RTO_THR +535 0x0028 //TX_WNS_ENOISE_MIC0_TH +536 0x3000 //TX_RATIOMICL_TH +537 0x64CD //TX_CALIG_HS +538 0x0000 //TX_LVL_CTRL +539 0x0014 //TX_WIND_SUPRTO +540 0x000A //TX_WNS_MIN_G +541 0x0000 //TX_WNS_B_POST_FLT +542 0x2800 //TX_RATIOMICH_TH +543 0xD120 //TX_WIND_INBEAM_L_TH +544 0x0FA0 //TX_WIND_INBEAM_H_TH +545 0x2000 //TX_WNS_RESRV_0 +546 0x59D8 //TX_WNS_RESRV_1 +547 0x0000 //TX_WNS_RESRV_2 +548 0x0000 //TX_WNS_RESRV_3 +549 0x0000 //TX_WNS_RESRV_4 +550 0x0000 //TX_WNS_RESRV_5 +551 0x0000 //TX_WNS_RESRV_6 +552 0x0000 //TX_BVE_NOISE_FLOOR_0 +553 0x0070 //TX_BVE_NOISE_FLOOR_1 +554 0x0070 //TX_BVE_NOISE_FLOOR_2 +555 0x0010 //TX_BVE_NOISE_FLOOR_3 +556 0x0070 //TX_BVE_NOISE_FLOOR_4 +557 0x00B0 //TX_BVE_NOISE_FLOOR_5 +558 0x0E66 //TX_BVE_NOISE_FLOOR_6 +559 0x0050 //TX_BVE_NOISE_FLOOR_7 +560 0x770A //TX_BVE_NOISE_FLOOR_8 +561 0x0000 //TX_BVE_NOISE_FLOOR_9 +562 0x0000 //TX_BVE_IN_N +563 0x0000 //TX_BVE_OUT_N +564 0x0000 //TX_BVE_MICALPHA_DOWN +565 0x0000 //TX_PB_RESRV_1 +566 0x0020 //TX_FDEQ_SUBNUM +567 0x4848 //TX_FDEQ_GAIN_0 +568 0x4848 //TX_FDEQ_GAIN_1 +569 0x4848 //TX_FDEQ_GAIN_2 +570 0x4848 //TX_FDEQ_GAIN_3 +571 0x4848 //TX_FDEQ_GAIN_4 +572 0x4848 //TX_FDEQ_GAIN_5 +573 0x4848 //TX_FDEQ_GAIN_6 +574 0x4848 //TX_FDEQ_GAIN_7 +575 0x4848 //TX_FDEQ_GAIN_8 +576 0x4848 //TX_FDEQ_GAIN_9 +577 0x4848 //TX_FDEQ_GAIN_10 +578 0x4848 //TX_FDEQ_GAIN_11 +579 0x4848 //TX_FDEQ_GAIN_12 +580 0x4848 //TX_FDEQ_GAIN_13 +581 0x4848 //TX_FDEQ_GAIN_14 +582 0x4848 //TX_FDEQ_GAIN_15 +583 0x4848 //TX_FDEQ_GAIN_16 +584 0x4848 //TX_FDEQ_GAIN_17 +585 0x4848 //TX_FDEQ_GAIN_18 +586 0x4848 //TX_FDEQ_GAIN_19 +587 0x4848 //TX_FDEQ_GAIN_20 +588 0x4848 //TX_FDEQ_GAIN_21 +589 0x4848 //TX_FDEQ_GAIN_22 +590 0x4848 //TX_FDEQ_GAIN_23 +591 0x0202 //TX_FDEQ_BIN_0 +592 0x0203 //TX_FDEQ_BIN_1 +593 0x0303 //TX_FDEQ_BIN_2 +594 0x0304 //TX_FDEQ_BIN_3 +595 0x0405 //TX_FDEQ_BIN_4 +596 0x0506 //TX_FDEQ_BIN_5 +597 0x0708 //TX_FDEQ_BIN_6 +598 0x090A //TX_FDEQ_BIN_7 +599 0x0B0C //TX_FDEQ_BIN_8 +600 0x0D0E //TX_FDEQ_BIN_9 +601 0x1013 //TX_FDEQ_BIN_10 +602 0x1719 //TX_FDEQ_BIN_11 +603 0x1B1E //TX_FDEQ_BIN_12 +604 0x1E1E //TX_FDEQ_BIN_13 +605 0x1E28 //TX_FDEQ_BIN_14 +606 0x282C //TX_FDEQ_BIN_15 +607 0x0000 //TX_FDEQ_BIN_16 +608 0x0000 //TX_FDEQ_BIN_17 +609 0x0000 //TX_FDEQ_BIN_18 +610 0x0000 //TX_FDEQ_BIN_19 +611 0x0000 //TX_FDEQ_BIN_20 +612 0x0000 //TX_FDEQ_BIN_21 +613 0x0000 //TX_FDEQ_BIN_22 +614 0x0000 //TX_FDEQ_BIN_23 +615 0x0000 //TX_FDEQ_PADDING +616 0x0020 //TX_PREEQ_SUBNUM_MIC0 +617 0x4848 //TX_PREEQ_GAIN_MIC0_0 +618 0x4848 //TX_PREEQ_GAIN_MIC0_1 +619 0x4848 //TX_PREEQ_GAIN_MIC0_2 +620 0x4848 //TX_PREEQ_GAIN_MIC0_3 +621 0x4848 //TX_PREEQ_GAIN_MIC0_4 +622 0x4848 //TX_PREEQ_GAIN_MIC0_5 +623 0x4848 //TX_PREEQ_GAIN_MIC0_6 +624 0x4848 //TX_PREEQ_GAIN_MIC0_7 +625 0x4868 //TX_PREEQ_GAIN_MIC0_8 +626 0x6860 //TX_PREEQ_GAIN_MIC0_9 +627 0x6048 //TX_PREEQ_GAIN_MIC0_10 +628 0x4848 //TX_PREEQ_GAIN_MIC0_11 +629 0x4848 //TX_PREEQ_GAIN_MIC0_12 +630 0x4848 //TX_PREEQ_GAIN_MIC0_13 +631 0x4848 //TX_PREEQ_GAIN_MIC0_14 +632 0x4848 //TX_PREEQ_GAIN_MIC0_15 +633 0x4848 //TX_PREEQ_GAIN_MIC0_16 +634 0x4848 //TX_PREEQ_GAIN_MIC0_17 +635 0x4848 //TX_PREEQ_GAIN_MIC0_18 +636 0x4848 //TX_PREEQ_GAIN_MIC0_19 +637 0x4848 //TX_PREEQ_GAIN_MIC0_20 +638 0x4848 //TX_PREEQ_GAIN_MIC0_21 +639 0x4848 //TX_PREEQ_GAIN_MIC0_22 +640 0x4848 //TX_PREEQ_GAIN_MIC0_23 +641 0x0E10 //TX_PREEQ_BIN_MIC0_0 +642 0x1010 //TX_PREEQ_BIN_MIC0_1 +643 0x1010 //TX_PREEQ_BIN_MIC0_2 +644 0x1010 //TX_PREEQ_BIN_MIC0_3 +645 0x1010 //TX_PREEQ_BIN_MIC0_4 +646 0x1010 //TX_PREEQ_BIN_MIC0_5 +647 0x1010 //TX_PREEQ_BIN_MIC0_6 +648 0x1010 //TX_PREEQ_BIN_MIC0_7 +649 0x1010 //TX_PREEQ_BIN_MIC0_8 +650 0x1010 //TX_PREEQ_BIN_MIC0_9 +651 0x1010 //TX_PREEQ_BIN_MIC0_10 +652 0x1010 //TX_PREEQ_BIN_MIC0_11 +653 0x1010 //TX_PREEQ_BIN_MIC0_12 +654 0x1010 //TX_PREEQ_BIN_MIC0_13 +655 0x1010 //TX_PREEQ_BIN_MIC0_14 +656 0x0200 //TX_PREEQ_BIN_MIC0_15 +657 0x0000 //TX_PREEQ_BIN_MIC0_16 +658 0x0000 //TX_PREEQ_BIN_MIC0_17 +659 0x0000 //TX_PREEQ_BIN_MIC0_18 +660 0x0000 //TX_PREEQ_BIN_MIC0_19 +661 0x0000 //TX_PREEQ_BIN_MIC0_20 +662 0x0000 //TX_PREEQ_BIN_MIC0_21 +663 0x0000 //TX_PREEQ_BIN_MIC0_22 +664 0x0000 //TX_PREEQ_BIN_MIC0_23 +665 0x0020 //TX_PREEQ_SUBNUM_MIC1 +666 0x4848 //TX_PREEQ_GAIN_MIC1_0 +667 0x4848 //TX_PREEQ_GAIN_MIC1_1 +668 0x4848 //TX_PREEQ_GAIN_MIC1_2 +669 0x4848 //TX_PREEQ_GAIN_MIC1_3 +670 0x4848 //TX_PREEQ_GAIN_MIC1_4 +671 0x4848 //TX_PREEQ_GAIN_MIC1_5 +672 0x4848 //TX_PREEQ_GAIN_MIC1_6 +673 0x4848 //TX_PREEQ_GAIN_MIC1_7 +674 0x4848 //TX_PREEQ_GAIN_MIC1_8 +675 0x4848 //TX_PREEQ_GAIN_MIC1_9 +676 0x4848 //TX_PREEQ_GAIN_MIC1_10 +677 0x4848 //TX_PREEQ_GAIN_MIC1_11 +678 0x4848 //TX_PREEQ_GAIN_MIC1_12 +679 0x4848 //TX_PREEQ_GAIN_MIC1_13 +680 0x4848 //TX_PREEQ_GAIN_MIC1_14 +681 0x4848 //TX_PREEQ_GAIN_MIC1_15 +682 0x4848 //TX_PREEQ_GAIN_MIC1_16 +683 0x4848 //TX_PREEQ_GAIN_MIC1_17 +684 0x4848 //TX_PREEQ_GAIN_MIC1_18 +685 0x4848 //TX_PREEQ_GAIN_MIC1_19 +686 0x4848 //TX_PREEQ_GAIN_MIC1_20 +687 0x4848 //TX_PREEQ_GAIN_MIC1_21 +688 0x4848 //TX_PREEQ_GAIN_MIC1_22 +689 0x4848 //TX_PREEQ_GAIN_MIC1_23 +690 0x0E10 //TX_PREEQ_BIN_MIC1_0 +691 0x1010 //TX_PREEQ_BIN_MIC1_1 +692 0x1010 //TX_PREEQ_BIN_MIC1_2 +693 0x1010 //TX_PREEQ_BIN_MIC1_3 +694 0x1010 //TX_PREEQ_BIN_MIC1_4 +695 0x1010 //TX_PREEQ_BIN_MIC1_5 +696 0x1010 //TX_PREEQ_BIN_MIC1_6 +697 0x1010 //TX_PREEQ_BIN_MIC1_7 +698 0x1010 //TX_PREEQ_BIN_MIC1_8 +699 0x1010 //TX_PREEQ_BIN_MIC1_9 +700 0x1010 //TX_PREEQ_BIN_MIC1_10 +701 0x1010 //TX_PREEQ_BIN_MIC1_11 +702 0x1010 //TX_PREEQ_BIN_MIC1_12 +703 0x1010 //TX_PREEQ_BIN_MIC1_13 +704 0x1010 //TX_PREEQ_BIN_MIC1_14 +705 0x0200 //TX_PREEQ_BIN_MIC1_15 +706 0x0000 //TX_PREEQ_BIN_MIC1_16 +707 0x0000 //TX_PREEQ_BIN_MIC1_17 +708 0x0000 //TX_PREEQ_BIN_MIC1_18 +709 0x0000 //TX_PREEQ_BIN_MIC1_19 +710 0x0000 //TX_PREEQ_BIN_MIC1_20 +711 0x0000 //TX_PREEQ_BIN_MIC1_21 +712 0x0000 //TX_PREEQ_BIN_MIC1_22 +713 0x0000 //TX_PREEQ_BIN_MIC1_23 +714 0x0020 //TX_PREEQ_SUBNUM_MIC2 +715 0x4848 //TX_PREEQ_GAIN_MIC2_0 +716 0x4848 //TX_PREEQ_GAIN_MIC2_1 +717 0x4848 //TX_PREEQ_GAIN_MIC2_2 +718 0x4848 //TX_PREEQ_GAIN_MIC2_3 +719 0x4848 //TX_PREEQ_GAIN_MIC2_4 +720 0x4848 //TX_PREEQ_GAIN_MIC2_5 +721 0x4848 //TX_PREEQ_GAIN_MIC2_6 +722 0x4848 //TX_PREEQ_GAIN_MIC2_7 +723 0x4848 //TX_PREEQ_GAIN_MIC2_8 +724 0x4848 //TX_PREEQ_GAIN_MIC2_9 +725 0x4848 //TX_PREEQ_GAIN_MIC2_10 +726 0x4848 //TX_PREEQ_GAIN_MIC2_11 +727 0x4848 //TX_PREEQ_GAIN_MIC2_12 +728 0x4848 //TX_PREEQ_GAIN_MIC2_13 +729 0x4848 //TX_PREEQ_GAIN_MIC2_14 +730 0x4848 //TX_PREEQ_GAIN_MIC2_15 +731 0x4848 //TX_PREEQ_GAIN_MIC2_16 +732 0x4848 //TX_PREEQ_GAIN_MIC2_17 +733 0x4848 //TX_PREEQ_GAIN_MIC2_18 +734 0x4848 //TX_PREEQ_GAIN_MIC2_19 +735 0x4848 //TX_PREEQ_GAIN_MIC2_20 +736 0x4848 //TX_PREEQ_GAIN_MIC2_21 +737 0x4848 //TX_PREEQ_GAIN_MIC2_22 +738 0x4848 //TX_PREEQ_GAIN_MIC2_23 +739 0x0E10 //TX_PREEQ_BIN_MIC2_0 +740 0x1010 //TX_PREEQ_BIN_MIC2_1 +741 0x1010 //TX_PREEQ_BIN_MIC2_2 +742 0x1010 //TX_PREEQ_BIN_MIC2_3 +743 0x1010 //TX_PREEQ_BIN_MIC2_4 +744 0x1010 //TX_PREEQ_BIN_MIC2_5 +745 0x1010 //TX_PREEQ_BIN_MIC2_6 +746 0x1010 //TX_PREEQ_BIN_MIC2_7 +747 0x1010 //TX_PREEQ_BIN_MIC2_8 +748 0x1010 //TX_PREEQ_BIN_MIC2_9 +749 0x1010 //TX_PREEQ_BIN_MIC2_10 +750 0x1010 //TX_PREEQ_BIN_MIC2_11 +751 0x1010 //TX_PREEQ_BIN_MIC2_12 +752 0x1010 //TX_PREEQ_BIN_MIC2_13 +753 0x1010 //TX_PREEQ_BIN_MIC2_14 +754 0x0200 //TX_PREEQ_BIN_MIC2_15 +755 0x0000 //TX_PREEQ_BIN_MIC2_16 +756 0x0000 //TX_PREEQ_BIN_MIC2_17 +757 0x0000 //TX_PREEQ_BIN_MIC2_18 +758 0x0000 //TX_PREEQ_BIN_MIC2_19 +759 0x0000 //TX_PREEQ_BIN_MIC2_20 +760 0x0000 //TX_PREEQ_BIN_MIC2_21 +761 0x0000 //TX_PREEQ_BIN_MIC2_22 +762 0x0000 //TX_PREEQ_BIN_MIC2_23 +763 0x0006 //TX_MASKING_ABILITY +764 0x0800 //TX_NND_WEIGHT +765 0x0062 //TX_MIC_CALIBRATION_0 +766 0x0062 //TX_MIC_CALIBRATION_1 +767 0x0062 //TX_MIC_CALIBRATION_2 +768 0x0062 //TX_MIC_CALIBRATION_3 +769 0x0046 //TX_MIC_PWR_BIAS_0 +770 0x0046 //TX_MIC_PWR_BIAS_1 +771 0x0046 //TX_MIC_PWR_BIAS_2 +772 0x0046 //TX_MIC_PWR_BIAS_3 +773 0x000C //TX_GAIN_LIMIT_0 +774 0x000C //TX_GAIN_LIMIT_1 +775 0x000C //TX_GAIN_LIMIT_2 +776 0x000C //TX_GAIN_LIMIT_3 +777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN +778 0x7FDE //TX_BVE_VAD0_ALPHAUP +779 0x7F3A //TX_BVE_VAD0_ALPHADOWN +780 0x2000 //TX_BVE_GAINWEIGHT_NOFEVADLI +781 0x7F5B //TX_BVE_FEVADLI_ALPHA +782 0x7F19 //TX_BVE_NOVAD0_ALPHAUP +783 0x3000 //TX_TDDRC_ALPHA_UP_01 +784 0x3000 //TX_TDDRC_ALPHA_UP_02 +785 0x3000 //TX_TDDRC_ALPHA_UP_03 +786 0x3000 //TX_TDDRC_ALPHA_UP_04 +787 0x7EB8 //TX_TDDRC_ALPHA_DWN_01 +788 0x7EB8 //TX_TDDRC_ALPHA_DWN_02 +789 0x7EB8 //TX_TDDRC_ALPHA_DWN_03 +790 0x7EB8 //TX_TDDRC_ALPHA_DWN_04 +791 0x78D6 //TX_TDDRC_TD_DRC_LIMIT +792 0x0800 //TX_TDDRC_POST_LIMIT_GAIN +793 0x0000 //TX_TDDRC_RESRV_0 +794 0x0000 //TX_TDDRC_RESRV_1 +795 0x0018 //TX_FDDRC_BAND_MARGIN_0 +796 0x0030 //TX_FDDRC_BAND_MARGIN_1 +797 0x0050 //TX_FDDRC_BAND_MARGIN_2 +798 0x0080 //TX_FDDRC_BAND_MARGIN_3 +799 0x0007 //TX_FDDRC_BLOCK_EXP +800 0x5000 //TX_FDDRC_THRD_2_0 +801 0x5000 //TX_FDDRC_THRD_2_1 +802 0x5000 //TX_FDDRC_THRD_2_2 +803 0x5000 //TX_FDDRC_THRD_2_3 +804 0x6400 //TX_FDDRC_THRD_3_0 +805 0x6400 //TX_FDDRC_THRD_3_1 +806 0x6400 //TX_FDDRC_THRD_3_2 +807 0x6400 //TX_FDDRC_THRD_3_3 +808 0x2000 //TX_FDDRC_SLANT_0_0 +809 0x2000 //TX_FDDRC_SLANT_0_1 +810 0x2000 //TX_FDDRC_SLANT_0_2 +811 0x2000 //TX_FDDRC_SLANT_0_3 +812 0x5333 //TX_FDDRC_SLANT_1_0 +813 0x5333 //TX_FDDRC_SLANT_1_1 +814 0x5333 //TX_FDDRC_SLANT_1_2 +815 0x5333 //TX_FDDRC_SLANT_1_3 +816 0x0000 //TX_DEADMIC_SILENCE_TH +817 0x0000 //TX_MIC_DEGRADE_TH +818 0x0000 //TX_DEADMIC_CNT +819 0x0000 //TX_MIC_DEGRADE_CNT +820 0x0000 //TX_FDDRC_RESRV_4 +821 0x0000 //TX_FDDRC_RESRV_5 +822 0x0000 //TX_FDDRC_RESRV_6 +823 0x7FFF //TX_KS_NOISEPASTE_FACTOR +824 0x0001 //TX_KS_CONFIG +825 0x7FFF //TX_KS_GAIN_MIN +826 0x0000 //TX_KS_RESRV_0 +827 0x0000 //TX_KS_RESRV_1 +828 0x0000 //TX_KS_RESRV_2 +829 0x7C00 //TX_LAMBDA_PKA_FP +830 0x2000 //TX_TPKA_FP +831 0x0080 //TX_MIN_G_FP +832 0x2000 //TX_MAX_G_FP +833 0x4848 //TX_FFP_FP_K_METAL +834 0x4000 //TX_A_POST_FLT_FP +835 0x0F5C //TX_RTO_OUTBEAM_TH +836 0x4CCD //TX_TPKA_FP_THD +837 0x0000 //TX_MAX_G_FP_BLK +838 0x0000 //TX_FFP_FADEIN +839 0x0000 //TX_FFP_FADEOUT +840 0x0000 //TX_WHISPERCTH +841 0x0000 //TX_WHISPERHOLDT +842 0x0000 //TX_WHISP_ENTHH +843 0x0000 //TX_WHISP_ENTHL +844 0x0000 //TX_WHISP_RTOTH +845 0x0000 //TX_WHISP_RTOTH2 +846 0x0000 //TX_MUTE_PERIOD +847 0x0000 //TX_FADE_IN_PERIOD +848 0x0100 //TX_FFP_RESRV_2 +849 0x0020 //TX_FFP_RESRV_3 +850 0x0000 //TX_FFP_RESRV_4 +851 0x0000 //TX_FFP_RESRV_5 +852 0x0000 //TX_FFP_RESRV_6 +853 0x0000 //TX_FILTINDX +854 0x0000 //TX_TDDRC_THRD_0 +855 0x0000 //TX_TDDRC_THRD_1 +856 0x2000 //TX_TDDRC_THRD_2 +857 0x2000 //TX_TDDRC_THRD_3 +858 0x3000 //TX_TDDRC_SLANT_0 +859 0x6E00 //TX_TDDRC_SLANT_1 +860 0x3000 //TX_TDDRC_ALPHA_UP_00 +861 0x7EB8 //TX_TDDRC_ALPHA_DWN_00 +862 0x0000 //TX_TDDRC_HMNC_FLAG +863 0x199A //TX_TDDRC_HMNC_GAIN +864 0x0000 //TX_TDDRC_SMT_FLAG +865 0x0CCD //TX_TDDRC_SMT_W +866 0x0970 //TX_TDDRC_DRC_GAIN +867 0x78D6 //TX_TDDRC_LMT_THRD +868 0x0000 //TX_TDDRC_LMT_ALPHA +869 0x0000 //TX_TFMASKLTH +870 0x0000 //TX_TFMASKLTHL +871 0x0CCD //TX_TFMASKHTH +872 0x0CCD //TX_TFMASKLTH_BINVAD +873 0xF333 //TX_TFMASKLTH_NS_EST +874 0x2CCD //TX_TFMASKLTH_DOA +875 0xECCD //TX_TFMASKTH_BLESSCUT +876 0x1000 //TX_B_LESSCUT_RTO_MASK +877 0x3800 //TX_SB_RHO_MEAN_TH_ABN +878 0x2000 //TX_B_POST_FLT_MASK +879 0x0000 //TX_B_POST_FLT_MASK1 +880 0x5333 //TX_GAIN_WIND_MASK +881 0x7FFF //TX_TFMASK_BFSTRICT_MUSIC +882 0x0000 //TX_TFMASK_BFSTRICT_NOMUSIC +883 0x7333 //TX_FASTNS_OUTIN_TH +884 0x0CCD //TX_FASTNS_TFMASK_TH +885 0x0CCD //TX_FASTNS_TFMASKBIN_TH1 +886 0x0CCD //TX_FASTNS_TFMASKBIN_TH2 +887 0x0CCD //TX_FASTNS_TFMASKBIN_TH3 +888 0x0028 //TX_FASTNS_ARSPC_TH +889 0xC000 //TX_FASTNS_MASK5_TH +890 0x4848 //TX_POSTSSA_MIN_G_VR_MASK +891 0x1000 //TX_A_LESSCUT_RTO_MASK +892 0x1770 //TX_FASTNS_NOISETH +893 0xC000 //TX_FASTNS_SSA_THLFL +894 0xC000 //TX_FASTNS_SSA_THHFL +895 0xCCCC //TX_FASTNS_SSA_THLFH +896 0xD999 //TX_FASTNS_SSA_THHFH +897 0x0000 //TX_SENDFUNC_REG_MICMUTE +898 0x0000 //TX_SENDFUNC_REG_MICMUTE1 +899 0x0000 //TX_MICMUTE_RATIO_THR +900 0x0000 //TX_MICMUTE_AMP_THR +901 0x0000 //TX_MICMUTE_HPF_IND +902 0x0000 //TX_MICMUTE_LOG_EYR_TH +903 0x0000 //TX_MICMUTE_CVG_TIME +904 0x0000 //TX_MICMUTE_RELEASE_TIME +905 0x0000 //TX_MIC_VOLUME_MIC0MUTE +906 0x0000 //TX_MICMUTE_EPD_OFFSET_0 +907 0x0000 //TX_MICMUTE_FRQ_AEC_L +908 0x0000 //TX_MICMUTE_EAD_THR +909 0x0000 //TX_MICMUTE_LAMBDA_CB_NLE +910 0x0000 //TX_MICMUTE_LAMBDA_RE_EST +911 0x0000 //TX_DTD_THR1_MICMUTE_0 +912 0x0000 //TX_DTD_THR1_MICMUTE_1 +913 0x0000 //TX_DTD_THR1_MICMUTE_2 +914 0x0000 //TX_DTD_THR1_MICMUTE_3 +915 0x0000 //TX_DTD_THR2_MICMUTE_0 +916 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_0 +917 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_1 +918 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_2 +919 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_3 +920 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_4 +921 0x0000 //TX_MICMUTE_C_POST_FLT +922 0x0000 //TX_MICMUTE_DT_CUT_K +923 0x0000 //TX_MICMUTE_DT_CUT_THR +924 0x0000 //TX_MICMUTE_DT_CUT_K2 +925 0x0000 //TX_MICMUTE_DT_CUT_THR2 +926 0x0000 //TX_MICMUTE_DT2_HOLD_N +927 0x0000 //TX_MICMUTE_RATIODTH_THCUT +928 0x0000 //TX_MICMUTE_B_POST_FLT_ECHOL +929 0x0000 //TX_MICMUTE_B_POST_FLT_ECHOH +930 0x0000 //TX_MICMUTE_C_POST_FLT_MASK +931 0x0000 //TX_MICMUTE_RATIODTL_CUT_TH +932 0x0000 //TX_MICMUTE_DT_CUT_K1 +933 0x0000 //TX_MICMUTE_N2_SN_EST +934 0x0000 //TX_MICMUTE_THR_SN_EST_0 +935 0x0000 //TX_MICMUTE_MIN_G_CTRL_0 +936 0x0000 //TX_MICMUTE_A_POST_FILT_S_0 +937 0x0000 //TX_MICMUTE_B_POST_FILT_0 +938 0x0000 //TX_MIC1RUB_AMP_THR +939 0x0000 //TX_MIC1MUTE_RATIO_THR +940 0x0000 //TX_MIC1MUTE_AMP_THR +941 0x0000 //TX_MIC1MUTE_CVG_TIME +942 0x0000 //TX_MIC1MUTE_RELEASE_TIME +943 0x0000 //TX_AMS_RESRV_01 +944 0x0000 //TX_AMS_RESRV_02 +945 0x0000 //TX_AMS_RESRV_03 +946 0x0000 //TX_AMS_RESRV_04 +947 0x0000 //TX_AMS_RESRV_05 +948 0x0000 //TX_AMS_RESRV_06 +949 0x0000 //TX_AMS_RESRV_07 +950 0x0000 //TX_AMS_RESRV_08 +951 0x0000 //TX_AMS_RESRV_09 +952 0x0000 //TX_AMS_RESRV_10 +953 0x0000 //TX_AMS_RESRV_11 +954 0x0000 //TX_AMS_RESRV_12 +955 0x0000 //TX_AMS_RESRV_13 +956 0x0000 //TX_AMS_RESRV_14 +957 0x0000 //TX_AMS_RESRV_15 +958 0x0000 //TX_AMS_RESRV_16 +959 0x0000 //TX_AMS_RESRV_17 +960 0x0000 //TX_AMS_RESRV_18 +961 0x0000 //TX_AMS_RESRV_19 +#RX +0 0xA064 //RX_RECVFUNC_MODE_0 +1 0x0000 //RX_RECVFUNC_MODE_1 +2 0x0003 //RX_SAMPLINGFREQ_SIG +3 0x0003 //RX_SAMPLINGFREQ_PROC +4 0x000A //RX_FRAME_SZ +5 0x0000 //RX_DELAY_OPT +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +10 0x0800 //RX_PGA +11 0x7FFF //RX_A_HP +12 0x0000 //RX_B_PE +13 0x1800 //RX_THR_PITCH_DET_0 +14 0x1000 //RX_THR_PITCH_DET_1 +15 0x0800 //RX_THR_PITCH_DET_2 +16 0x0008 //RX_PITCH_BFR_LEN +17 0x0003 //RX_SBD_PITCH_DET +18 0x0100 //RX_PP_RESRV_0 +19 0x0020 //RX_PP_RESRV_1 +20 0x0400 //RX_N_SN_EST +21 0x000C //RX_N2_SN_EST +22 0x0003 //RX_NS_LVL_CTRL +23 0x9000 //RX_THR_SN_EST +24 0x7CCD //RX_LAMBDA_PFILT +25 0x000A //RX_FENS_RESRV_0 +26 0x0190 //RX_FENS_RESRV_1 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +30 0x0002 //RX_EXTRA_NS_L +31 0x0800 //RX_EXTRA_NS_A +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +35 0x199A //RX_A_POST_FLT +36 0x0000 //RX_LMT_THRD +37 0x4000 //RX_LMT_ALPHA +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +111 0x0000 //RX_FILTINDX +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +125 0x7C00 //RX_LAMBDA_PKA_FP +126 0x2000 //RX_TPKA_FP +127 0x2000 //RX_MIN_G_FP +128 0x0080 //RX_MAX_G_FP +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +131 0x0000 //RX_MAXLEVEL_CNG +132 0x3000 //RX_BWE_UV_TH +133 0x3000 //RX_BWE_UV_TH2 +134 0x1800 //RX_BWE_UV_TH3 +135 0x1000 //RX_BWE_V_TH +136 0x04CD //RX_BWE_GAIN1_V_TH1 +137 0x0F33 //RX_BWE_GAIN1_V_TH2 +138 0x7333 //RX_BWE_UV_EQ +139 0x199A //RX_BWE_V_EQ +140 0x7333 //RX_BWE_TONE_TH +141 0x0004 //RX_BWE_UV_HOLD_T +142 0x6CCD //RX_BWE_GAIN2_ALPHA +143 0x799A //RX_BWE_GAIN3_ALPHA +144 0x001E //RX_BWE_CUTOFF +145 0x3000 //RX_BWE_GAINFILL +146 0x3200 //RX_BWE_MAXTH_TONE +147 0x2000 //RX_BWE_EQ_0 +148 0x2000 //RX_BWE_EQ_1 +149 0x2000 //RX_BWE_EQ_2 +150 0x2000 //RX_BWE_EQ_3 +151 0x2000 //RX_BWE_EQ_4 +152 0x2000 //RX_BWE_EQ_5 +153 0x2000 //RX_BWE_EQ_6 +154 0x0000 //RX_BWE_RESRV_0 +155 0x0000 //RX_BWE_RESRV_1 +156 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#RX 2 +157 0x8064 //RX_RECVFUNC_MODE_0 +158 0x0000 //RX_RECVFUNC_MODE_1 +159 0x0003 //RX_SAMPLINGFREQ_SIG +160 0x0003 //RX_SAMPLINGFREQ_PROC +161 0x000A //RX_FRAME_SZ +162 0x0000 //RX_DELAY_OPT +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +167 0x0800 //RX_PGA +168 0x7FFF //RX_A_HP +169 0x0000 //RX_B_PE +170 0x1800 //RX_THR_PITCH_DET_0 +171 0x1000 //RX_THR_PITCH_DET_1 +172 0x0800 //RX_THR_PITCH_DET_2 +173 0x0008 //RX_PITCH_BFR_LEN +174 0x0003 //RX_SBD_PITCH_DET +175 0x0100 //RX_PP_RESRV_0 +176 0x0020 //RX_PP_RESRV_1 +177 0x0400 //RX_N_SN_EST +178 0x000C //RX_N2_SN_EST +179 0x0003 //RX_NS_LVL_CTRL +180 0x9000 //RX_THR_SN_EST +181 0x7CCD //RX_LAMBDA_PFILT +182 0x000A //RX_FENS_RESRV_0 +183 0x0190 //RX_FENS_RESRV_1 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +187 0x0002 //RX_EXTRA_NS_L +188 0x0800 //RX_EXTRA_NS_A +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +192 0x199A //RX_A_POST_FLT +193 0x0000 //RX_LMT_THRD +194 0x4000 //RX_LMT_ALPHA +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +268 0x0000 //RX_FILTINDX +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +282 0x7C00 //RX_LAMBDA_PKA_FP +283 0x2000 //RX_TPKA_FP +284 0x2000 //RX_MIN_G_FP +285 0x0080 //RX_MAX_G_FP +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +288 0x0000 //RX_MAXLEVEL_CNG +289 0x3000 //RX_BWE_UV_TH +290 0x3000 //RX_BWE_UV_TH2 +291 0x1800 //RX_BWE_UV_TH3 +292 0x1000 //RX_BWE_V_TH +293 0x04CD //RX_BWE_GAIN1_V_TH1 +294 0x0F33 //RX_BWE_GAIN1_V_TH2 +295 0x7333 //RX_BWE_UV_EQ +296 0x199A //RX_BWE_V_EQ +297 0x7333 //RX_BWE_TONE_TH +298 0x0004 //RX_BWE_UV_HOLD_T +299 0x6CCD //RX_BWE_GAIN2_ALPHA +300 0x799A //RX_BWE_GAIN3_ALPHA +301 0x001E //RX_BWE_CUTOFF +302 0x3000 //RX_BWE_GAINFILL +303 0x3200 //RX_BWE_MAXTH_TONE +304 0x2000 //RX_BWE_EQ_0 +305 0x2000 //RX_BWE_EQ_1 +306 0x2000 //RX_BWE_EQ_2 +307 0x2000 //RX_BWE_EQ_3 +308 0x2000 //RX_BWE_EQ_4 +309 0x2000 //RX_BWE_EQ_5 +310 0x2000 //RX_BWE_EQ_6 +311 0x0000 //RX_BWE_RESRV_0 +312 0x0000 //RX_BWE_RESRV_1 +313 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 + +#CASE_NAME BLUETOOTH-BTNB_NREC-RESERVE2-SWB +#PARAM_MODE FULL +#PARAM_TYPE TX+2RX +#TOTAL_CUSTOM_STEP 7+7 +#TX +0 0x0001 //TX_OPERATION_MODE_0 +1 0x0001 //TX_OPERATION_MODE_1 +2 0x0033 //TX_PATCH_REG +3 0x2A28 //TX_SENDFUNC_MODE_0 +4 0x0001 //TX_SENDFUNC_MODE_1 +5 0x0001 //TX_NUM_MIC +6 0x0003 //TX_SAMPLINGFREQ_SIG +7 0x0003 //TX_SAMPLINGFREQ_PROC +8 0x000A //TX_FRAME_SZ_SIG +9 0x000A //TX_FRAME_SZ +10 0x0000 //TX_DELAY_OPT +11 0x0028 //TX_MAX_TAIL_LENGTH +12 0x0001 //TX_NUM_LOUTCHN +13 0x0001 //TX_MAXNUM_AECREF +14 0x0000 //TX_DBG_FUNC_REG +15 0x0000 //TX_DBG_FUNC_REG1 +16 0x0000 //TX_SYS_RESRV_0 +17 0x0000 //TX_SYS_RESRV_1 +18 0x0000 //TX_SYS_RESRV_2 +19 0x0000 //TX_SYS_RESRV_3 +20 0x0000 //TX_DIST2REF0 +21 0x009B //TX_DIST2REF1 +22 0x0000 //TX_DIST2REF_02 +23 0x0000 //TX_DIST2REF_03 +24 0x0000 //TX_DIST2REF_04 +25 0x0000 //TX_DIST2REF_05 +26 0x0000 //TX_MMIC +27 0x0915 //TX_PGA_0 +28 0x0800 //TX_PGA_1 +29 0x0800 //TX_PGA_2 +30 0x0000 //TX_PGA_3 +31 0x0000 //TX_PGA_4 +32 0x0000 //TX_PGA_5 +33 0x0000 //TX_MIC_PAIRS +34 0x0000 //TX_MIC_PAIRS_HS +35 0x0002 //TX_MICS_FOR_BF +36 0x0000 //TX_MIC_PAIRS_FORL1 +37 0x0002 //TX_MICS_OF_PAIR0 +38 0x0002 //TX_MICS_OF_PAIR1 +39 0x0002 //TX_MICS_OF_PAIR2 +40 0x0002 //TX_MICS_OF_PAIR3 +41 0x0000 //TX_MIC_DATA_SRC0 +42 0x0001 //TX_MIC_DATA_SRC1 +43 0x0002 //TX_MIC_DATA_SRC2 +44 0x0000 //TX_MIC_DATA_SRC3 +45 0x0000 //TX_MIC_PAIR_CH_04 +46 0x0000 //TX_MIC_PAIR_CH_05 +47 0x0000 //TX_MIC_PAIR_CH_10 +48 0x0000 //TX_MIC_PAIR_CH_11 +49 0x0000 //TX_MIC_PAIR_CH_12 +50 0x0000 //TX_MIC_PAIR_CH_13 +51 0x0000 //TX_MIC_PAIR_CH_14 +52 0x05DC //TX_HD_BIN_MASK +53 0x0010 //TX_HD_SUBAND_MASK +54 0x19A1 //TX_HD_FRAME_AVG_MASK +55 0x0320 //TX_HD_MIN_FRQ +56 0x1000 //TX_HD_ALPHA_PSD +57 0x1100 //TX_T_PHPR1 +58 0x0000 //TX_T_PHPR2 +59 0x0000 //TX_T_PTPR +60 0x0000 //TX_T_PNPR +61 0x0000 //TX_T_PAPR1 +62 0xEE6C //TX_T_PSDVAT +63 0x0800 //TX_CNT +64 0x4000 //TX_ANTI_HOWL_GAIN +65 0x0001 //TX_MICFORBFMARK_0 +66 0x0001 //TX_MICFORBFMARK_1 +67 0x0001 //TX_MICFORBFMARK_2 +68 0x0001 //TX_MICFORBFMARK_3 +69 0x0001 //TX_MICFORBFMARK_4 +70 0x0001 //TX_MICFORBFMARK_5 +71 0x0000 //TX_DIST2REF_10 +72 0x3E00 //TX_DIST2REF_11 +73 0x0000 //TX_DIST2REF2 +74 0x0000 //TX_DIST2REF_13 +75 0x0000 //TX_DIST2REF_14 +76 0x0000 //TX_DIST2REF_15 +77 0x0000 //TX_DIST2REF_20 +78 0x0000 //TX_DIST2REF_21 +79 0x0000 //TX_DIST2REF_22 +80 0x0000 //TX_DIST2REF_23 +81 0x0000 //TX_DIST2REF_24 +82 0x0000 //TX_DIST2REF_25 +83 0x0000 //TX_DIST2REF_30 +84 0x0000 //TX_DIST2REF_31 +85 0x0000 //TX_DIST2REF_32 +86 0x0000 //TX_DIST2REF_33 +87 0x0000 //TX_DIST2REF_34 +88 0x0000 //TX_DIST2REF_35 +89 0x0000 //TX_MIC_LOC_00 +90 0x0000 //TX_MIC_LOC_01 +91 0x0000 //TX_MIC_LOC_02 +92 0x0000 //TX_MIC_LOC_03 +93 0x0000 //TX_MIC_LOC_04 +94 0x0000 //TX_MIC_LOC_05 +95 0x0000 //TX_MIC_LOC_10 +96 0x0000 //TX_MIC_LOC_11 +97 0x0000 //TX_MIC_LOC_12 +98 0x0000 //TX_MIC_LOC_13 +99 0x0000 //TX_MIC_LOC_14 +100 0x0000 //TX_MIC_LOC_15 +101 0x0000 //TX_MIC_LOC_20 +102 0x0000 //TX_MIC_LOC_21 +103 0x0000 //TX_MIC_LOC_22 +104 0x0000 //TX_MIC_LOC_23 +105 0x0000 //TX_MIC_LOC_24 +106 0x0000 //TX_MIC_LOC_25 +107 0x0200 //TX_MIC_REFBLK_VOLUME +108 0x0800 //TX_MIC_BLOCK_VOLUME +109 0x0000 //TX_INVERSE_MASK +110 0x0000 //TX_ADCS_MASK +111 0x04D0 //TX_ADCS_GAIN +112 0x4000 //TX_NFC_GAINFAC +113 0x0000 //TX_MAINMIC_BLKFACTOR +114 0x0000 //TX_REFMIC_BLKFACTOR +115 0x0000 //TX_BLMIC_BLKFACTOR +116 0x0000 //TX_BRMIC_BLKFACTOR +117 0x0031 //TX_MICBLK_START_BIN +118 0x0060 //TX_MICBLK_END_BIN +119 0x0015 //TX_MICBLK_FE_HOLD +120 0xFFF2 //TX_MICBLK_MR_EXP_TH +121 0xFFF2 //TX_MICBLK_LR_EXP_TH +122 0x0000 //TX_FENE_HOLD +123 0x4000 //TX_FE_ENER_TH_MTS +124 0x0004 //TX_FE_ENER_TH_EXP +125 0x6000 //TX_C_POST_FLT_MIC_MAINBLK +126 0x6000 //TX_C_POST_FLT_MIC_REFBLK +127 0x0010 //TX_MIC_BLOCK_N +128 0x7EFF //TX_A_HP +129 0x4000 //TX_B_PE +130 0x1800 //TX_THR_PITCH_DET_0 +131 0x1000 //TX_THR_PITCH_DET_1 +132 0x0800 //TX_THR_PITCH_DET_2 +133 0x0008 //TX_PITCH_BFR_LEN +134 0x0003 //TX_SBD_PITCH_DET +135 0x0050 //TX_TD_AEC_L +136 0x4000 //TX_MU0_UNP_TD_AEC +137 0x1000 //TX_MU0_PTD_TD_AEC +138 0x0000 //TX_PP_RESRV_0 +139 0x2A94 //TX_PP_RESRV_1 +140 0x55F0 //TX_PP_RESRV_2 +141 0x0000 //TX_PP_RESRV_3 +142 0x0000 //TX_PP_RESRV_4 +143 0x0000 //TX_PP_RESRV_5 +144 0x0000 //TX_PP_RESRV_6 +145 0x0000 //TX_PP_RESRV_7 +146 0x001E //TX_TAIL_LENGTH +147 0x0080 //TX_AEC_REF_GAIN_0 +148 0x0800 //TX_AEC_REF_GAIN_1 +149 0x0800 //TX_AEC_REF_GAIN_2 +150 0x7000 //TX_EAD_THR +151 0x0800 //TX_THR_RE_EST +152 0x0800 //TX_MIN_EQ_RE_EST_0 +153 0x0800 //TX_MIN_EQ_RE_EST_1 +154 0x0800 //TX_MIN_EQ_RE_EST_2 +155 0x0800 //TX_MIN_EQ_RE_EST_3 +156 0x0800 //TX_MIN_EQ_RE_EST_4 +157 0x0800 //TX_MIN_EQ_RE_EST_5 +158 0x0800 //TX_MIN_EQ_RE_EST_6 +159 0x0800 //TX_MIN_EQ_RE_EST_7 +160 0x0800 //TX_MIN_EQ_RE_EST_8 +161 0x0800 //TX_MIN_EQ_RE_EST_9 +162 0x0800 //TX_MIN_EQ_RE_EST_10 +163 0x0800 //TX_MIN_EQ_RE_EST_11 +164 0x0800 //TX_MIN_EQ_RE_EST_12 +165 0x4000 //TX_LAMBDA_RE_EST +166 0x2000 //TX_LAMBDA_CB_NLE +167 0x6000 //TX_C_POST_FLT +168 0x7000 //TX_GAIN_NP +169 0x00C8 //TX_SE_HOLD_N +170 0x00C8 //TX_DT_HOLD_N +171 0x03E8 //TX_DT2_HOLD_N +172 0x6666 //TX_AEC_RESRV_0 +173 0x0000 //TX_AEC_RESRV_1 +174 0x0014 //TX_AEC_RESRV_2 +175 0x0000 //TX_MIC_DELAY_LENGTH +176 0x0000 //TX_REF_DELAY_LENGTH +177 0x0000 //TX_ADD_LINEIN_GAINL +178 0x0000 //TX_ADD_LINEIN_GAINH +179 0x0000 //TX_MIN_EQ_RE_EST_14 +180 0x0000 //TX_DTD_THR1_8 +181 0x7FFF //TX_DTD_THR2_8 +182 0x0000 //TX_DTD_MIC_BLK2 +183 0x0008 //TX_FRQ_LIN_LEN +184 0x7FFF //TX_FRQ_AEC_LEN_RHO +185 0x6000 //TX_MU0_UNP_FRQ_AEC +186 0x4000 //TX_MU0_PTD_FRQ_AEC +187 0x000A //TX_MINENOISETH +188 0x0800 //TX_MU0_RE_EST +189 0x0001 //TX_AEC_NUM_CH +190 0x0000 //TX_BIGECHOATTENUATION_MAX +191 0x2000 //TX_A_POST_FLT_MICBLK +192 0x0000 //TX_BLKENERTH +193 0x0000 //TX_BLKENERHIGHTH +194 0x0000 //TX_NORMENERTH +195 0x0000 //TX_NORMENERHIGHTH +196 0x0000 //TX_NORMENERHIGHTHL +197 0x7800 //TX_DTD_THR1_0 +198 0x7000 //TX_DTD_THR1_1 +199 0x7FFF //TX_DTD_THR1_2 +200 0x7FFF //TX_DTD_THR1_3 +201 0x7FFF //TX_DTD_THR1_4 +202 0x7FFF //TX_DTD_THR1_5 +203 0x7FFF //TX_DTD_THR1_6 +204 0x7FFF //TX_DTD_THR2_0 +205 0x7FFF //TX_DTD_THR2_1 +206 0x7FFF //TX_DTD_THR2_2 +207 0x7FFF //TX_DTD_THR2_3 +208 0x7FFF //TX_DTD_THR2_4 +209 0x7FFF //TX_DTD_THR2_5 +210 0x7FFF //TX_DTD_THR2_6 +211 0x1000 //TX_DTD_THR3 +212 0x0000 //TX_SPK_CUT_K +213 0x0BB8 //TX_DT_CUT_K +214 0x0CCD //TX_DT_CUT_THR +215 0x04EB //TX_COMFORT_G +216 0x01F4 //TX_POWER_YOUT_TH +217 0x4000 //TX_FDPFGAINECHO +218 0x0000 //TX_DTD_HD_THR +219 0x0000 //TX_SPK_CUT_K_S +220 0x0000 //TX_DTD_MIC_BLK +221 0x0400 //TX_ADPT_STRICT_L +222 0x0200 //TX_ADPT_STRICT_H +223 0x0BB8 //TX_RATIO_DT_L_TH_LOW +224 0x3A98 //TX_RATIO_DT_H_TH_LOW +225 0x1770 //TX_RATIO_DT_L_TH_HIGH +226 0x4E20 //TX_RATIO_DT_H_TH_HIGH +227 0x09C4 //TX_RATIO_DT_L0_TH +228 0x0800 //TX_B_POST_FILT_ECHO_L +229 0x7FFF //TX_B_POST_FILT_ECHO_H +230 0x0200 //TX_MIN_G_CTRL_ECHO +231 0x7FFF //TX_B_LESSCUT_RTO_ECHO +232 0x00F0 //TX_EPD_OFFSET_00 +233 0x00F0 //TX_EPD_OFFST_01 +234 0x1388 //TX_RATIO_DT_L0_TH_HIGH +235 0x3A98 //TX_RATIO_DT_H_TH_CUT +236 0x7FFF //TX_MIN_EQ_RE_EST_13 +237 0x7FFF //TX_DTD_THR1_7 +238 0x7FFF //TX_DTD_THR2_7 +239 0x0800 //TX_DT_RESRV_7 +240 0x0800 //TX_DT_RESRV_8 +241 0x0000 //TX_DT_RESRV_9 +242 0xF400 //TX_THR_SN_EST_0 +243 0xF400 //TX_THR_SN_EST_1 +244 0xF600 //TX_THR_SN_EST_2 +245 0xF400 //TX_THR_SN_EST_3 +246 0xF400 //TX_THR_SN_EST_4 +247 0xF400 //TX_THR_SN_EST_5 +248 0xF400 //TX_THR_SN_EST_6 +249 0xF600 //TX_THR_SN_EST_7 +250 0x0000 //TX_DELTA_THR_SN_EST_0 +251 0x0200 //TX_DELTA_THR_SN_EST_1 +252 0x0200 //TX_DELTA_THR_SN_EST_2 +253 0x0200 //TX_DELTA_THR_SN_EST_3 +254 0x0200 //TX_DELTA_THR_SN_EST_4 +255 0x0200 //TX_DELTA_THR_SN_EST_5 +256 0x0000 //TX_DELTA_THR_SN_EST_6 +257 0x0200 //TX_DELTA_THR_SN_EST_7 +258 0x6000 //TX_LAMBDA_NN_EST_0 +259 0x4000 //TX_LAMBDA_NN_EST_1 +260 0x4000 //TX_LAMBDA_NN_EST_2 +261 0x4000 //TX_LAMBDA_NN_EST_3 +262 0x4000 //TX_LAMBDA_NN_EST_4 +263 0x4000 //TX_LAMBDA_NN_EST_5 +264 0x6000 //TX_LAMBDA_NN_EST_6 +265 0x4000 //TX_LAMBDA_NN_EST_7 +266 0x0400 //TX_N_SN_EST +267 0x001E //TX_INBEAM_T +268 0x0041 //TX_INBEAMHOLDT +269 0x2000 //TX_G_STRICT +270 0x2000 //TX_EQ_THR_BF +271 0x799A //TX_LAMBDA_EQ_BF +272 0x1000 //TX_NE_RTO_TH +273 0x0400 //TX_NE_RTO_TH_L +274 0x0800 //TX_MAINREFRTOH_TH_H +275 0x0800 //TX_MAINREFRTOH_TH_L +276 0x0800 //TX_MAINREFRTO_TH_H +277 0x0800 //TX_MAINREFRTO_TH_L +278 0x0200 //TX_MAINREFRTO_TH_EQ +279 0x1000 //TX_B_POST_FLT_0 +280 0x1000 //TX_B_POST_FLT_1 +281 0x000B //TX_NS_LVL_CTRL_0 +282 0x0011 //TX_NS_LVL_CTRL_1 +283 0x000F //TX_NS_LVL_CTRL_2 +284 0x000F //TX_NS_LVL_CTRL_3 +285 0x000F //TX_NS_LVL_CTRL_4 +286 0x000F //TX_NS_LVL_CTRL_5 +287 0x000F //TX_NS_LVL_CTRL_6 +288 0x0011 //TX_NS_LVL_CTRL_7 +289 0x000C //TX_MIN_GAIN_S_0 +290 0x000F //TX_MIN_GAIN_S_1 +291 0x000C //TX_MIN_GAIN_S_2 +292 0x000C //TX_MIN_GAIN_S_3 +293 0x000C //TX_MIN_GAIN_S_4 +294 0x000C //TX_MIN_GAIN_S_5 +295 0x000C //TX_MIN_GAIN_S_6 +296 0x000F //TX_MIN_GAIN_S_7 +297 0x7FFF //TX_NMOS_SUP +298 0x0000 //TX_NS_MAX_PRI_SNR_TH +299 0x0000 //TX_NMOS_SUP_MENSA +300 0x7FFF //TX_SNRI_SUP_0 +301 0x7FFF //TX_SNRI_SUP_1 +302 0x7FFF //TX_SNRI_SUP_2 +303 0x7FFF //TX_SNRI_SUP_3 +304 0x7FFF //TX_SNRI_SUP_4 +305 0x7FFF //TX_SNRI_SUP_5 +306 0x7FFF //TX_SNRI_SUP_6 +307 0x7FFF //TX_SNRI_SUP_7 +308 0x7FFF //TX_THR_LFNS +309 0x000E //TX_G_LFNS +310 0x09C4 //TX_GAIN0_NTH +311 0x000A //TX_MUSIC_MORENS +312 0x7FFF //TX_A_POST_FILT_0 +313 0x2000 //TX_A_POST_FILT_1 +314 0x2000 //TX_A_POST_FILT_S_0 +315 0x5000 //TX_A_POST_FILT_S_1 +316 0x5000 //TX_A_POST_FILT_S_2 +317 0x5000 //TX_A_POST_FILT_S_3 +318 0x5000 //TX_A_POST_FILT_S_4 +319 0x5000 //TX_A_POST_FILT_S_5 +320 0x4000 //TX_A_POST_FILT_S_6 +321 0x5000 //TX_A_POST_FILT_S_7 +322 0x1000 //TX_B_POST_FILT_0 +323 0x1000 //TX_B_POST_FILT_1 +324 0x1000 //TX_B_POST_FILT_2 +325 0x1000 //TX_B_POST_FILT_3 +326 0x1000 //TX_B_POST_FILT_4 +327 0x1000 //TX_B_POST_FILT_5 +328 0x1000 //TX_B_POST_FILT_6 +329 0x1000 //TX_B_POST_FILT_7 +330 0x7FFF //TX_B_LESSCUT_RTO_S_0 +331 0x7FFF //TX_B_LESSCUT_RTO_S_1 +332 0x7FFF //TX_B_LESSCUT_RTO_S_2 +333 0x7FFF //TX_B_LESSCUT_RTO_S_3 +334 0x7FFF //TX_B_LESSCUT_RTO_S_4 +335 0x7FFF //TX_B_LESSCUT_RTO_S_5 +336 0x7FFF //TX_B_LESSCUT_RTO_S_6 +337 0x7FFF //TX_B_LESSCUT_RTO_S_7 +338 0x7900 //TX_LAMBDA_PFILT +339 0x7B00 //TX_LAMBDA_PFILT_S_0 +340 0x7B00 //TX_LAMBDA_PFILT_S_1 +341 0x7B00 //TX_LAMBDA_PFILT_S_2 +342 0x7B00 //TX_LAMBDA_PFILT_S_3 +343 0x7B00 //TX_LAMBDA_PFILT_S_4 +344 0x7B00 //TX_LAMBDA_PFILT_S_5 +345 0x7B00 //TX_LAMBDA_PFILT_S_6 +346 0x7B00 //TX_LAMBDA_PFILT_S_7 +347 0x0000 //TX_K_PEPPER +348 0x0800 //TX_A_PEPPER +349 0x1EAA //TX_K_PEPPER_HF +350 0x0800 //TX_A_PEPPER_HF +351 0x0001 //TX_HMNC_BST_FLG +352 0x0200 //TX_HMNC_BST_THR +353 0x0800 //TX_DT_BINVAD_TH_0 +354 0x0800 //TX_DT_BINVAD_TH_1 +355 0x0800 //TX_DT_BINVAD_TH_2 +356 0x0800 //TX_DT_BINVAD_TH_3 +357 0x1D4C //TX_DT_BINVAD_ENDF +358 0x0000 //TX_C_POST_FLT_DT +359 0x0CCD //TX_NS_B_POST_FLT_LESSCUT +360 0x0100 //TX_DT_BOOST +361 0x0000 //TX_BF_SGRAD_FLG +362 0x0005 //TX_BF_DVG_TH +363 0x001E //TX_SN_C_F +364 0x0000 //TX_K_APT +365 0x0001 //TX_NOISEDET +366 0x0190 //TX_NDETCT +367 0x0050 //TX_NOISE_TH_0 +368 0x7FFF //TX_NOISE_TH_0_2 +369 0x7FFF //TX_NOISE_TH_0_3 +370 0x07D0 //TX_NOISE_TH_1 +371 0x00C8 //TX_NOISE_TH_2 +372 0x3A98 //TX_NOISE_TH_3 +373 0x0FA0 //TX_NOISE_TH_4 +374 0x157C //TX_NOISE_TH_5 +375 0x7FFF //TX_NOISE_TH_5_2 +376 0x7FFF //TX_NOISE_TH_5_3 +377 0x7FFF //TX_NOISE_TH_5_4 +378 0x044C //TX_NOISE_TH_6 +379 0x0014 //TX_MINENOISE_TH +380 0x4000 //TX_MORENS_TFMASK_TH +381 0xFFEE //TX_DRC_QUIET_FLOOR +382 0x6000 //TX_RATIODTL_CUT_TH +383 0xFFF3 //TX_DT_CUT_K1 +384 0x0666 //TX_OUT_ENER_S_TH_CLEAN +385 0x0666 //TX_OUT_ENER_S_TH_LESSCLEAN +386 0x0333 //TX_OUT_ENER_S_TH_NOISY +387 0x019A //TX_OUT_ENER_TH_NOISE +388 0x0333 //TX_OUT_ENER_TH_SPEECH +389 0x2000 //TX_SN_NPB_GAIN +390 0x0000 //TX_NN_NPB_GAIN +391 0x0000 //TX_POST_MASK_SUP_HSNE +392 0x0000 //TX_TAIL_DET_TH +393 0x0000 //TX_B_LESSCUT_RTO_WTA +394 0x0000 //TX_MEL_G_R +395 0x0800 //TX_SUPHIGH_TH +396 0x00C8 //TX_MASK_G_R +397 0x0002 //TX_EXTRA_NS_L +398 0x0800 //TX_C_POST_FLT_MASK +399 0x0005 //TX_A_POST_FLT_WNS +400 0x0148 //TX_MIN_G_LOW300HZ +401 0x0002 //TX_MAXLEVEL_CNG +402 0x00B4 //TX_STN_NOISE_TH +403 0x4000 //TX_POST_MASK_SUP +404 0x7FFF //TX_POST_MASK_ADJUST +405 0x00C8 //TX_NS_ENOISE_MIC0_TH +406 0x0014 //TX_MINENOISE_MIC0_TH +407 0x012C //TX_MINENOISE_MIC0_S_TH +408 0x2900 //TX_MIN_G_CTRL_SSNS +409 0x0800 //TX_METAL_RTO_THR +410 0x4848 //TX_NS_FP_K_METAL +411 0x3A98 //TX_NOISEDET_BOOST_TH +412 0x0FA0 //TX_NSMOOTH_TH +413 0x0000 //TX_NS_RESRV_8 +414 0x1800 //TX_RHO_UPB +415 0x0BB8 //TX_N_HOLD_HS +416 0x0050 //TX_N_RHO_BFR0 +417 0x7FFF //TX_LAMBDA_ARSP_EST +418 0x0100 //TX_EXTRA_GAIN_MICBLOCK +419 0x0CCD //TX_THR_STD_NSR +420 0x019A //TX_THR_STD_PLH +421 0x2AF8 //TX_N_HOLD_STD +422 0x0066 //TX_THR_STD_RHO +423 0x2000 //TX_BF_RESET_THR_HS +424 0x09C4 //TX_SB_RTO_MEAN_TH +425 0x0000 //TX_SB_RHO_MEAN_TH_NTALK +426 0x3800 //TX_SB_RTO_MEAN_TH_ABN +427 0x2EE0 //TX_SB_RTO_MEAN_TH_RUB +428 0x0000 //TX_WTA_EN_RTO_TH +429 0x0000 //TX_TOP_ENER_TH_F +430 0x0000 //TX_DESIRED_TALK_HOLDT +431 0x0800 //TX_MIC_BLOCK_FACTOR +432 0x0000 //TX_NSEST_BFRLRNRDC +433 0x0000 //TX_THR_POST_FLT_HS +434 0x0010 //TX_HS_VAD_BIN +435 0x2666 //TX_THR_VAD_HS +436 0x2CCD //TX_MEAN_RTO_MIN_TH2 +437 0x0032 //TX_SILENCE_T +438 0x0000 //TX_A_POST_FLT_WTA +439 0x799A //TX_LAMBDA_PFLT_WTA +440 0x0000 //TX_SB_RHO_MEAN2_TH +441 0x0190 //TX_SB_RHO_MEAN3_TH +442 0x0000 //TX_HS_RESRV_4 +443 0x0000 //TX_HS_RESRV_5 +444 0x003C //TX_DOA_VAD_THR_1 +445 0x0000 //TX_DOA_VAD_THR_2 +446 0x0028 //TX_DOA_VAD_THR1_0 +447 0x0028 //TX_DOA_VAD_THR1_1 +448 0x0000 //TX_SRC_DOA_RNG_LOW_0A +449 0x00B4 //TX_SRC_DOA_RNG_HIGH_0A +450 0x005A //TX_DFLT_SRC_DOA_0A +451 0x0000 //TX_SRC_DOA_RNG_LOW_0B +452 0x0000 //TX_SRC_DOA_RNG_HIGH_0B +453 0x0000 //TX_DFLT_SRC_DOA_0B +454 0x0000 //TX_SRC_DOA_RNG_LOW_0C +455 0x0000 //TX_SRC_DOA_RNG_HIGH_0C +456 0x0000 //TX_DFLT_SRC_DOA_0C +457 0x0000 //TX_SRC_DOA_RNG_LOW_0D +458 0x0000 //TX_SRC_DOA_RNG_HIGH_0D +459 0x0000 //TX_DFLT_SRC_DOA_0D +460 0x0000 //TX_SRC_DOA_RNG_LOW_1A +461 0x00B4 //TX_SRC_DOA_RNG_HIGH_1A +462 0x005A //TX_DFLT_SRC_DOA_1A +463 0x0000 //TX_SRC_DOA_RNG_LOW_1B +464 0x00B4 //TX_SRC_DOA_RNG_HIGH_1B +465 0x005A //TX_DFLT_SRC_DOA_1B +466 0x0000 //TX_SRC_DOA_RNG_LOW_1C +467 0x00B4 //TX_SRC_DOA_RNG_HIGH_1C +468 0x005A //TX_DFLT_SRC_DOA_1C +469 0x0000 //TX_SRC_DOA_RNG_LOW_1D +470 0x00B4 //TX_SRC_DOA_RNG_HIGH_1D +471 0x005A //TX_DFLT_SRC_DOA_1D +472 0x0100 //TX_BF_HOLDOFF_T +473 0x7FFF //TX_DOA_COST_FACTOR +474 0x4000 //TX_MAINTOREFR_TH0 +475 0x071C //TX_DOA_TRK_THR +476 0x012C //TX_DOA_TRACK_HT +477 0x0200 //TX_N1_HOLD_HF +478 0x0100 //TX_N2_HOLD_HF +479 0x3000 //TX_BF_RESET_THR_HF +480 0x7333 //TX_DOA_SMOOTH +481 0x0800 //TX_MU_BF +482 0x0800 //TX_BF_MU_LF_B2 +483 0x0040 //TX_BF_FC_END_BIN_B2 +484 0x0020 //TX_BF_FC_END_BIN +485 0x0000 //TX_HF_RESRV_25 +486 0x0000 //TX_HF_RESRV_26 +487 0x0007 //TX_N_DOA_SEED +488 0x0001 //TX_FINE_DOA_SEARCH_FLG +489 0x0000 //TX_HF_RESRV_27 +490 0x038E //TX_DLT_SRC_DOA_RNG +491 0x0200 //TX_BF_MU_LF +492 0x0000 //TX_DFLT_SRC_LOC_0 +493 0x7FFF //TX_DFLT_SRC_LOC_1 +494 0x0000 //TX_DFLT_SRC_LOC_2 +495 0x038E //TX_DOA_TRACK_VADTH +496 0x0000 //TX_DOA_TRACK_NEW +497 0x01E0 //TX_NOR_OFF_THR +498 0x7C00 //TX_MORE_ON_700HZ_THR +499 0x2000 //TX_MU_BF_ADPT_NS +500 0x0000 //TX_ADAPT_LEN +501 0x6666 //TX_MORE_SNS +502 0x0000 //TX_NOR_OFF_TH1 +503 0x0000 //TX_WIDE_MASK_TH +504 0xD333 //TX_SUBSNRATIOHIGH4MEANBCK_THR +505 0x6000 //TX_C_POST_FLT_CUT +506 0x2000 //TX_RADIODTLV +507 0x0320 //TX_POWER_LINEIN_TH +508 0x0014 //TX_FE_VADCOUNT_TH_FC +509 0x0000 //TX_ECHO_SUPP_FC +510 0x0C80 //TX_ECHO_TH +511 0x6666 //TX_MIC_TO_BFGAIN +512 0x0000 //TX_MICTOBFGAIN0 +513 0x0000 //TX_FASTMUE_TH +514 0x0000 //TX_DEREVERB_LF_MU +515 0x0000 //TX_DEREVERB_HF_MU +516 0x0000 //TX_DEREVERB_DELAY +517 0x0000 //TX_DEREVERB_COEF_LEN +518 0x0000 //TX_DEREVERB_DNR +519 0x0000 //TX_DEREVERB_ALPHA +520 0x0000 //TX_DEREVERB_BETA +521 0x0000 //TX_GSC_RTOL_TH +522 0x0000 //TX_GSC_RTOH_TH +523 0x0000 //TX_WIDE2_MEANHTH +524 0x0000 //TX_DR_RESRV_5 +525 0x0000 //TX_DR_RESRV_6 +526 0x0000 //TX_DR_RESRV_7 +527 0x0000 //TX_DR_RESRV_8 +528 0x1333 //TX_WIND_MARK_TH +529 0x399A //TX_CORR_THR +530 0x0004 //TX_SNR_THR +531 0x0010 //TX_ENGY_THR +532 0x1770 //TX_CORR_HIGH_TH +533 0x6000 //TX_ENGY_THR_2 +534 0x3400 //TX_MEAN_RTO_THR +535 0x0028 //TX_WNS_ENOISE_MIC0_TH +536 0x3000 //TX_RATIOMICL_TH +537 0x64CD //TX_CALIG_HS +538 0x0000 //TX_LVL_CTRL +539 0x0014 //TX_WIND_SUPRTO +540 0x000A //TX_WNS_MIN_G +541 0x0000 //TX_WNS_B_POST_FLT +542 0x2800 //TX_RATIOMICH_TH +543 0xD120 //TX_WIND_INBEAM_L_TH +544 0x0FA0 //TX_WIND_INBEAM_H_TH +545 0x2000 //TX_WNS_RESRV_0 +546 0x59D8 //TX_WNS_RESRV_1 +547 0x0000 //TX_WNS_RESRV_2 +548 0x0000 //TX_WNS_RESRV_3 +549 0x0000 //TX_WNS_RESRV_4 +550 0x0000 //TX_WNS_RESRV_5 +551 0x0000 //TX_WNS_RESRV_6 +552 0x0000 //TX_BVE_NOISE_FLOOR_0 +553 0x0070 //TX_BVE_NOISE_FLOOR_1 +554 0x0070 //TX_BVE_NOISE_FLOOR_2 +555 0x0010 //TX_BVE_NOISE_FLOOR_3 +556 0x0070 //TX_BVE_NOISE_FLOOR_4 +557 0x00B0 //TX_BVE_NOISE_FLOOR_5 +558 0x0E66 //TX_BVE_NOISE_FLOOR_6 +559 0x0050 //TX_BVE_NOISE_FLOOR_7 +560 0x770A //TX_BVE_NOISE_FLOOR_8 +561 0x0000 //TX_BVE_NOISE_FLOOR_9 +562 0x0000 //TX_BVE_IN_N +563 0x0000 //TX_BVE_OUT_N +564 0x0000 //TX_BVE_MICALPHA_DOWN +565 0x0000 //TX_PB_RESRV_1 +566 0x0020 //TX_FDEQ_SUBNUM +567 0x4848 //TX_FDEQ_GAIN_0 +568 0x4848 //TX_FDEQ_GAIN_1 +569 0x4848 //TX_FDEQ_GAIN_2 +570 0x4848 //TX_FDEQ_GAIN_3 +571 0x4848 //TX_FDEQ_GAIN_4 +572 0x4848 //TX_FDEQ_GAIN_5 +573 0x4848 //TX_FDEQ_GAIN_6 +574 0x4848 //TX_FDEQ_GAIN_7 +575 0x4848 //TX_FDEQ_GAIN_8 +576 0x4848 //TX_FDEQ_GAIN_9 +577 0x4848 //TX_FDEQ_GAIN_10 +578 0x4848 //TX_FDEQ_GAIN_11 +579 0x4848 //TX_FDEQ_GAIN_12 +580 0x4848 //TX_FDEQ_GAIN_13 +581 0x4848 //TX_FDEQ_GAIN_14 +582 0x4848 //TX_FDEQ_GAIN_15 +583 0x4848 //TX_FDEQ_GAIN_16 +584 0x4848 //TX_FDEQ_GAIN_17 +585 0x4848 //TX_FDEQ_GAIN_18 +586 0x4848 //TX_FDEQ_GAIN_19 +587 0x4848 //TX_FDEQ_GAIN_20 +588 0x4848 //TX_FDEQ_GAIN_21 +589 0x4848 //TX_FDEQ_GAIN_22 +590 0x4848 //TX_FDEQ_GAIN_23 +591 0x0202 //TX_FDEQ_BIN_0 +592 0x0203 //TX_FDEQ_BIN_1 +593 0x0303 //TX_FDEQ_BIN_2 +594 0x0304 //TX_FDEQ_BIN_3 +595 0x0405 //TX_FDEQ_BIN_4 +596 0x0506 //TX_FDEQ_BIN_5 +597 0x0708 //TX_FDEQ_BIN_6 +598 0x090A //TX_FDEQ_BIN_7 +599 0x0B0C //TX_FDEQ_BIN_8 +600 0x0D0E //TX_FDEQ_BIN_9 +601 0x1013 //TX_FDEQ_BIN_10 +602 0x1719 //TX_FDEQ_BIN_11 +603 0x1B1E //TX_FDEQ_BIN_12 +604 0x1E1E //TX_FDEQ_BIN_13 +605 0x1E28 //TX_FDEQ_BIN_14 +606 0x282C //TX_FDEQ_BIN_15 +607 0x0000 //TX_FDEQ_BIN_16 +608 0x0000 //TX_FDEQ_BIN_17 +609 0x0000 //TX_FDEQ_BIN_18 +610 0x0000 //TX_FDEQ_BIN_19 +611 0x0000 //TX_FDEQ_BIN_20 +612 0x0000 //TX_FDEQ_BIN_21 +613 0x0000 //TX_FDEQ_BIN_22 +614 0x0000 //TX_FDEQ_BIN_23 +615 0x0000 //TX_FDEQ_PADDING +616 0x0020 //TX_PREEQ_SUBNUM_MIC0 +617 0x4848 //TX_PREEQ_GAIN_MIC0_0 +618 0x4848 //TX_PREEQ_GAIN_MIC0_1 +619 0x4848 //TX_PREEQ_GAIN_MIC0_2 +620 0x4848 //TX_PREEQ_GAIN_MIC0_3 +621 0x4848 //TX_PREEQ_GAIN_MIC0_4 +622 0x4848 //TX_PREEQ_GAIN_MIC0_5 +623 0x4848 //TX_PREEQ_GAIN_MIC0_6 +624 0x4848 //TX_PREEQ_GAIN_MIC0_7 +625 0x4868 //TX_PREEQ_GAIN_MIC0_8 +626 0x6860 //TX_PREEQ_GAIN_MIC0_9 +627 0x6048 //TX_PREEQ_GAIN_MIC0_10 +628 0x4848 //TX_PREEQ_GAIN_MIC0_11 +629 0x4848 //TX_PREEQ_GAIN_MIC0_12 +630 0x4848 //TX_PREEQ_GAIN_MIC0_13 +631 0x4848 //TX_PREEQ_GAIN_MIC0_14 +632 0x4848 //TX_PREEQ_GAIN_MIC0_15 +633 0x4848 //TX_PREEQ_GAIN_MIC0_16 +634 0x4848 //TX_PREEQ_GAIN_MIC0_17 +635 0x4848 //TX_PREEQ_GAIN_MIC0_18 +636 0x4848 //TX_PREEQ_GAIN_MIC0_19 +637 0x4848 //TX_PREEQ_GAIN_MIC0_20 +638 0x4848 //TX_PREEQ_GAIN_MIC0_21 +639 0x4848 //TX_PREEQ_GAIN_MIC0_22 +640 0x4848 //TX_PREEQ_GAIN_MIC0_23 +641 0x0E10 //TX_PREEQ_BIN_MIC0_0 +642 0x1010 //TX_PREEQ_BIN_MIC0_1 +643 0x1010 //TX_PREEQ_BIN_MIC0_2 +644 0x1010 //TX_PREEQ_BIN_MIC0_3 +645 0x1010 //TX_PREEQ_BIN_MIC0_4 +646 0x1010 //TX_PREEQ_BIN_MIC0_5 +647 0x1010 //TX_PREEQ_BIN_MIC0_6 +648 0x1010 //TX_PREEQ_BIN_MIC0_7 +649 0x1010 //TX_PREEQ_BIN_MIC0_8 +650 0x1010 //TX_PREEQ_BIN_MIC0_9 +651 0x1010 //TX_PREEQ_BIN_MIC0_10 +652 0x1010 //TX_PREEQ_BIN_MIC0_11 +653 0x1010 //TX_PREEQ_BIN_MIC0_12 +654 0x1010 //TX_PREEQ_BIN_MIC0_13 +655 0x1010 //TX_PREEQ_BIN_MIC0_14 +656 0x0200 //TX_PREEQ_BIN_MIC0_15 +657 0x0000 //TX_PREEQ_BIN_MIC0_16 +658 0x0000 //TX_PREEQ_BIN_MIC0_17 +659 0x0000 //TX_PREEQ_BIN_MIC0_18 +660 0x0000 //TX_PREEQ_BIN_MIC0_19 +661 0x0000 //TX_PREEQ_BIN_MIC0_20 +662 0x0000 //TX_PREEQ_BIN_MIC0_21 +663 0x0000 //TX_PREEQ_BIN_MIC0_22 +664 0x0000 //TX_PREEQ_BIN_MIC0_23 +665 0x0020 //TX_PREEQ_SUBNUM_MIC1 +666 0x4848 //TX_PREEQ_GAIN_MIC1_0 +667 0x4848 //TX_PREEQ_GAIN_MIC1_1 +668 0x4848 //TX_PREEQ_GAIN_MIC1_2 +669 0x4848 //TX_PREEQ_GAIN_MIC1_3 +670 0x4848 //TX_PREEQ_GAIN_MIC1_4 +671 0x4848 //TX_PREEQ_GAIN_MIC1_5 +672 0x4848 //TX_PREEQ_GAIN_MIC1_6 +673 0x4848 //TX_PREEQ_GAIN_MIC1_7 +674 0x4848 //TX_PREEQ_GAIN_MIC1_8 +675 0x4848 //TX_PREEQ_GAIN_MIC1_9 +676 0x4848 //TX_PREEQ_GAIN_MIC1_10 +677 0x4848 //TX_PREEQ_GAIN_MIC1_11 +678 0x4848 //TX_PREEQ_GAIN_MIC1_12 +679 0x4848 //TX_PREEQ_GAIN_MIC1_13 +680 0x4848 //TX_PREEQ_GAIN_MIC1_14 +681 0x4848 //TX_PREEQ_GAIN_MIC1_15 +682 0x4848 //TX_PREEQ_GAIN_MIC1_16 +683 0x4848 //TX_PREEQ_GAIN_MIC1_17 +684 0x4848 //TX_PREEQ_GAIN_MIC1_18 +685 0x4848 //TX_PREEQ_GAIN_MIC1_19 +686 0x4848 //TX_PREEQ_GAIN_MIC1_20 +687 0x4848 //TX_PREEQ_GAIN_MIC1_21 +688 0x4848 //TX_PREEQ_GAIN_MIC1_22 +689 0x4848 //TX_PREEQ_GAIN_MIC1_23 +690 0x0E10 //TX_PREEQ_BIN_MIC1_0 +691 0x1010 //TX_PREEQ_BIN_MIC1_1 +692 0x1010 //TX_PREEQ_BIN_MIC1_2 +693 0x1010 //TX_PREEQ_BIN_MIC1_3 +694 0x1010 //TX_PREEQ_BIN_MIC1_4 +695 0x1010 //TX_PREEQ_BIN_MIC1_5 +696 0x1010 //TX_PREEQ_BIN_MIC1_6 +697 0x1010 //TX_PREEQ_BIN_MIC1_7 +698 0x1010 //TX_PREEQ_BIN_MIC1_8 +699 0x1010 //TX_PREEQ_BIN_MIC1_9 +700 0x1010 //TX_PREEQ_BIN_MIC1_10 +701 0x1010 //TX_PREEQ_BIN_MIC1_11 +702 0x1010 //TX_PREEQ_BIN_MIC1_12 +703 0x1010 //TX_PREEQ_BIN_MIC1_13 +704 0x1010 //TX_PREEQ_BIN_MIC1_14 +705 0x0200 //TX_PREEQ_BIN_MIC1_15 +706 0x0000 //TX_PREEQ_BIN_MIC1_16 +707 0x0000 //TX_PREEQ_BIN_MIC1_17 +708 0x0000 //TX_PREEQ_BIN_MIC1_18 +709 0x0000 //TX_PREEQ_BIN_MIC1_19 +710 0x0000 //TX_PREEQ_BIN_MIC1_20 +711 0x0000 //TX_PREEQ_BIN_MIC1_21 +712 0x0000 //TX_PREEQ_BIN_MIC1_22 +713 0x0000 //TX_PREEQ_BIN_MIC1_23 +714 0x0020 //TX_PREEQ_SUBNUM_MIC2 +715 0x4848 //TX_PREEQ_GAIN_MIC2_0 +716 0x4848 //TX_PREEQ_GAIN_MIC2_1 +717 0x4848 //TX_PREEQ_GAIN_MIC2_2 +718 0x4848 //TX_PREEQ_GAIN_MIC2_3 +719 0x4848 //TX_PREEQ_GAIN_MIC2_4 +720 0x4848 //TX_PREEQ_GAIN_MIC2_5 +721 0x4848 //TX_PREEQ_GAIN_MIC2_6 +722 0x4848 //TX_PREEQ_GAIN_MIC2_7 +723 0x4848 //TX_PREEQ_GAIN_MIC2_8 +724 0x4848 //TX_PREEQ_GAIN_MIC2_9 +725 0x4848 //TX_PREEQ_GAIN_MIC2_10 +726 0x4848 //TX_PREEQ_GAIN_MIC2_11 +727 0x4848 //TX_PREEQ_GAIN_MIC2_12 +728 0x4848 //TX_PREEQ_GAIN_MIC2_13 +729 0x4848 //TX_PREEQ_GAIN_MIC2_14 +730 0x4848 //TX_PREEQ_GAIN_MIC2_15 +731 0x4848 //TX_PREEQ_GAIN_MIC2_16 +732 0x4848 //TX_PREEQ_GAIN_MIC2_17 +733 0x4848 //TX_PREEQ_GAIN_MIC2_18 +734 0x4848 //TX_PREEQ_GAIN_MIC2_19 +735 0x4848 //TX_PREEQ_GAIN_MIC2_20 +736 0x4848 //TX_PREEQ_GAIN_MIC2_21 +737 0x4848 //TX_PREEQ_GAIN_MIC2_22 +738 0x4848 //TX_PREEQ_GAIN_MIC2_23 +739 0x0E10 //TX_PREEQ_BIN_MIC2_0 +740 0x1010 //TX_PREEQ_BIN_MIC2_1 +741 0x1010 //TX_PREEQ_BIN_MIC2_2 +742 0x1010 //TX_PREEQ_BIN_MIC2_3 +743 0x1010 //TX_PREEQ_BIN_MIC2_4 +744 0x1010 //TX_PREEQ_BIN_MIC2_5 +745 0x1010 //TX_PREEQ_BIN_MIC2_6 +746 0x1010 //TX_PREEQ_BIN_MIC2_7 +747 0x1010 //TX_PREEQ_BIN_MIC2_8 +748 0x1010 //TX_PREEQ_BIN_MIC2_9 +749 0x1010 //TX_PREEQ_BIN_MIC2_10 +750 0x1010 //TX_PREEQ_BIN_MIC2_11 +751 0x1010 //TX_PREEQ_BIN_MIC2_12 +752 0x1010 //TX_PREEQ_BIN_MIC2_13 +753 0x1010 //TX_PREEQ_BIN_MIC2_14 +754 0x0200 //TX_PREEQ_BIN_MIC2_15 +755 0x0000 //TX_PREEQ_BIN_MIC2_16 +756 0x0000 //TX_PREEQ_BIN_MIC2_17 +757 0x0000 //TX_PREEQ_BIN_MIC2_18 +758 0x0000 //TX_PREEQ_BIN_MIC2_19 +759 0x0000 //TX_PREEQ_BIN_MIC2_20 +760 0x0000 //TX_PREEQ_BIN_MIC2_21 +761 0x0000 //TX_PREEQ_BIN_MIC2_22 +762 0x0000 //TX_PREEQ_BIN_MIC2_23 +763 0x0006 //TX_MASKING_ABILITY +764 0x0800 //TX_NND_WEIGHT +765 0x0062 //TX_MIC_CALIBRATION_0 +766 0x0062 //TX_MIC_CALIBRATION_1 +767 0x0062 //TX_MIC_CALIBRATION_2 +768 0x0062 //TX_MIC_CALIBRATION_3 +769 0x0046 //TX_MIC_PWR_BIAS_0 +770 0x0046 //TX_MIC_PWR_BIAS_1 +771 0x0046 //TX_MIC_PWR_BIAS_2 +772 0x0046 //TX_MIC_PWR_BIAS_3 +773 0x000C //TX_GAIN_LIMIT_0 +774 0x000C //TX_GAIN_LIMIT_1 +775 0x000C //TX_GAIN_LIMIT_2 +776 0x000C //TX_GAIN_LIMIT_3 +777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN +778 0x7FDE //TX_BVE_VAD0_ALPHAUP +779 0x7F3A //TX_BVE_VAD0_ALPHADOWN +780 0x2000 //TX_BVE_GAINWEIGHT_NOFEVADLI +781 0x7F5B //TX_BVE_FEVADLI_ALPHA +782 0x7F19 //TX_BVE_NOVAD0_ALPHAUP +783 0x3000 //TX_TDDRC_ALPHA_UP_01 +784 0x3000 //TX_TDDRC_ALPHA_UP_02 +785 0x3000 //TX_TDDRC_ALPHA_UP_03 +786 0x3000 //TX_TDDRC_ALPHA_UP_04 +787 0x7EB8 //TX_TDDRC_ALPHA_DWN_01 +788 0x7EB8 //TX_TDDRC_ALPHA_DWN_02 +789 0x7EB8 //TX_TDDRC_ALPHA_DWN_03 +790 0x7EB8 //TX_TDDRC_ALPHA_DWN_04 +791 0x78D6 //TX_TDDRC_TD_DRC_LIMIT +792 0x0800 //TX_TDDRC_POST_LIMIT_GAIN +793 0x0000 //TX_TDDRC_RESRV_0 +794 0x0000 //TX_TDDRC_RESRV_1 +795 0x0018 //TX_FDDRC_BAND_MARGIN_0 +796 0x0030 //TX_FDDRC_BAND_MARGIN_1 +797 0x0050 //TX_FDDRC_BAND_MARGIN_2 +798 0x0080 //TX_FDDRC_BAND_MARGIN_3 +799 0x0007 //TX_FDDRC_BLOCK_EXP +800 0x5000 //TX_FDDRC_THRD_2_0 +801 0x5000 //TX_FDDRC_THRD_2_1 +802 0x5000 //TX_FDDRC_THRD_2_2 +803 0x5000 //TX_FDDRC_THRD_2_3 +804 0x6400 //TX_FDDRC_THRD_3_0 +805 0x6400 //TX_FDDRC_THRD_3_1 +806 0x6400 //TX_FDDRC_THRD_3_2 +807 0x6400 //TX_FDDRC_THRD_3_3 +808 0x2000 //TX_FDDRC_SLANT_0_0 +809 0x2000 //TX_FDDRC_SLANT_0_1 +810 0x2000 //TX_FDDRC_SLANT_0_2 +811 0x2000 //TX_FDDRC_SLANT_0_3 +812 0x5333 //TX_FDDRC_SLANT_1_0 +813 0x5333 //TX_FDDRC_SLANT_1_1 +814 0x5333 //TX_FDDRC_SLANT_1_2 +815 0x5333 //TX_FDDRC_SLANT_1_3 +816 0x0000 //TX_DEADMIC_SILENCE_TH +817 0x0000 //TX_MIC_DEGRADE_TH +818 0x0000 //TX_DEADMIC_CNT +819 0x0000 //TX_MIC_DEGRADE_CNT +820 0x0000 //TX_FDDRC_RESRV_4 +821 0x0000 //TX_FDDRC_RESRV_5 +822 0x0000 //TX_FDDRC_RESRV_6 +823 0x7FFF //TX_KS_NOISEPASTE_FACTOR +824 0x0001 //TX_KS_CONFIG +825 0x7FFF //TX_KS_GAIN_MIN +826 0x0000 //TX_KS_RESRV_0 +827 0x0000 //TX_KS_RESRV_1 +828 0x0000 //TX_KS_RESRV_2 +829 0x7C00 //TX_LAMBDA_PKA_FP +830 0x2000 //TX_TPKA_FP +831 0x0080 //TX_MIN_G_FP +832 0x2000 //TX_MAX_G_FP +833 0x4848 //TX_FFP_FP_K_METAL +834 0x4000 //TX_A_POST_FLT_FP +835 0x0F5C //TX_RTO_OUTBEAM_TH +836 0x4CCD //TX_TPKA_FP_THD +837 0x0000 //TX_MAX_G_FP_BLK +838 0x0000 //TX_FFP_FADEIN +839 0x0000 //TX_FFP_FADEOUT +840 0x0000 //TX_WHISPERCTH +841 0x0000 //TX_WHISPERHOLDT +842 0x0000 //TX_WHISP_ENTHH +843 0x0000 //TX_WHISP_ENTHL +844 0x0000 //TX_WHISP_RTOTH +845 0x0000 //TX_WHISP_RTOTH2 +846 0x0000 //TX_MUTE_PERIOD +847 0x0000 //TX_FADE_IN_PERIOD +848 0x0100 //TX_FFP_RESRV_2 +849 0x0020 //TX_FFP_RESRV_3 +850 0x0000 //TX_FFP_RESRV_4 +851 0x0000 //TX_FFP_RESRV_5 +852 0x0000 //TX_FFP_RESRV_6 +853 0x0000 //TX_FILTINDX +854 0x0000 //TX_TDDRC_THRD_0 +855 0x0000 //TX_TDDRC_THRD_1 +856 0x2000 //TX_TDDRC_THRD_2 +857 0x2000 //TX_TDDRC_THRD_3 +858 0x3000 //TX_TDDRC_SLANT_0 +859 0x6E00 //TX_TDDRC_SLANT_1 +860 0x3000 //TX_TDDRC_ALPHA_UP_00 +861 0x7EB8 //TX_TDDRC_ALPHA_DWN_00 +862 0x0000 //TX_TDDRC_HMNC_FLAG +863 0x199A //TX_TDDRC_HMNC_GAIN +864 0x0000 //TX_TDDRC_SMT_FLAG +865 0x0CCD //TX_TDDRC_SMT_W +866 0x0970 //TX_TDDRC_DRC_GAIN +867 0x78D6 //TX_TDDRC_LMT_THRD +868 0x0000 //TX_TDDRC_LMT_ALPHA +869 0x0000 //TX_TFMASKLTH +870 0x0000 //TX_TFMASKLTHL +871 0x0CCD //TX_TFMASKHTH +872 0x0CCD //TX_TFMASKLTH_BINVAD +873 0xF333 //TX_TFMASKLTH_NS_EST +874 0x2CCD //TX_TFMASKLTH_DOA +875 0xECCD //TX_TFMASKTH_BLESSCUT +876 0x1000 //TX_B_LESSCUT_RTO_MASK +877 0x3800 //TX_SB_RHO_MEAN_TH_ABN +878 0x2000 //TX_B_POST_FLT_MASK +879 0x0000 //TX_B_POST_FLT_MASK1 +880 0x5333 //TX_GAIN_WIND_MASK +881 0x7FFF //TX_TFMASK_BFSTRICT_MUSIC +882 0x0000 //TX_TFMASK_BFSTRICT_NOMUSIC +883 0x7333 //TX_FASTNS_OUTIN_TH +884 0x0CCD //TX_FASTNS_TFMASK_TH +885 0x0CCD //TX_FASTNS_TFMASKBIN_TH1 +886 0x0CCD //TX_FASTNS_TFMASKBIN_TH2 +887 0x0CCD //TX_FASTNS_TFMASKBIN_TH3 +888 0x0028 //TX_FASTNS_ARSPC_TH +889 0xC000 //TX_FASTNS_MASK5_TH +890 0x4848 //TX_POSTSSA_MIN_G_VR_MASK +891 0x1000 //TX_A_LESSCUT_RTO_MASK +892 0x1770 //TX_FASTNS_NOISETH +893 0xC000 //TX_FASTNS_SSA_THLFL +894 0xC000 //TX_FASTNS_SSA_THHFL +895 0xCCCC //TX_FASTNS_SSA_THLFH +896 0xD999 //TX_FASTNS_SSA_THHFH +897 0x0000 //TX_SENDFUNC_REG_MICMUTE +898 0x0000 //TX_SENDFUNC_REG_MICMUTE1 +899 0x0000 //TX_MICMUTE_RATIO_THR +900 0x0000 //TX_MICMUTE_AMP_THR +901 0x0000 //TX_MICMUTE_HPF_IND +902 0x0000 //TX_MICMUTE_LOG_EYR_TH +903 0x0000 //TX_MICMUTE_CVG_TIME +904 0x0000 //TX_MICMUTE_RELEASE_TIME +905 0x0000 //TX_MIC_VOLUME_MIC0MUTE +906 0x0000 //TX_MICMUTE_EPD_OFFSET_0 +907 0x0000 //TX_MICMUTE_FRQ_AEC_L +908 0x0000 //TX_MICMUTE_EAD_THR +909 0x0000 //TX_MICMUTE_LAMBDA_CB_NLE +910 0x0000 //TX_MICMUTE_LAMBDA_RE_EST +911 0x0000 //TX_DTD_THR1_MICMUTE_0 +912 0x0000 //TX_DTD_THR1_MICMUTE_1 +913 0x0000 //TX_DTD_THR1_MICMUTE_2 +914 0x0000 //TX_DTD_THR1_MICMUTE_3 +915 0x0000 //TX_DTD_THR2_MICMUTE_0 +916 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_0 +917 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_1 +918 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_2 +919 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_3 +920 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_4 +921 0x0000 //TX_MICMUTE_C_POST_FLT +922 0x0000 //TX_MICMUTE_DT_CUT_K +923 0x0000 //TX_MICMUTE_DT_CUT_THR +924 0x0000 //TX_MICMUTE_DT_CUT_K2 +925 0x0000 //TX_MICMUTE_DT_CUT_THR2 +926 0x0000 //TX_MICMUTE_DT2_HOLD_N +927 0x0000 //TX_MICMUTE_RATIODTH_THCUT +928 0x0000 //TX_MICMUTE_B_POST_FLT_ECHOL +929 0x0000 //TX_MICMUTE_B_POST_FLT_ECHOH +930 0x0000 //TX_MICMUTE_C_POST_FLT_MASK +931 0x0000 //TX_MICMUTE_RATIODTL_CUT_TH +932 0x0000 //TX_MICMUTE_DT_CUT_K1 +933 0x0000 //TX_MICMUTE_N2_SN_EST +934 0x0000 //TX_MICMUTE_THR_SN_EST_0 +935 0x0000 //TX_MICMUTE_MIN_G_CTRL_0 +936 0x0000 //TX_MICMUTE_A_POST_FILT_S_0 +937 0x0000 //TX_MICMUTE_B_POST_FILT_0 +938 0x0000 //TX_MIC1RUB_AMP_THR +939 0x0000 //TX_MIC1MUTE_RATIO_THR +940 0x0000 //TX_MIC1MUTE_AMP_THR +941 0x0000 //TX_MIC1MUTE_CVG_TIME +942 0x0000 //TX_MIC1MUTE_RELEASE_TIME +943 0x0000 //TX_AMS_RESRV_01 +944 0x0000 //TX_AMS_RESRV_02 +945 0x0000 //TX_AMS_RESRV_03 +946 0x0000 //TX_AMS_RESRV_04 +947 0x0000 //TX_AMS_RESRV_05 +948 0x0000 //TX_AMS_RESRV_06 +949 0x0000 //TX_AMS_RESRV_07 +950 0x0000 //TX_AMS_RESRV_08 +951 0x0000 //TX_AMS_RESRV_09 +952 0x0000 //TX_AMS_RESRV_10 +953 0x0000 //TX_AMS_RESRV_11 +954 0x0000 //TX_AMS_RESRV_12 +955 0x0000 //TX_AMS_RESRV_13 +956 0x0000 //TX_AMS_RESRV_14 +957 0x0000 //TX_AMS_RESRV_15 +958 0x0000 //TX_AMS_RESRV_16 +959 0x0000 //TX_AMS_RESRV_17 +960 0x0000 //TX_AMS_RESRV_18 +961 0x0000 //TX_AMS_RESRV_19 +#RX +0 0xA064 //RX_RECVFUNC_MODE_0 +1 0x0000 //RX_RECVFUNC_MODE_1 +2 0x0003 //RX_SAMPLINGFREQ_SIG +3 0x0003 //RX_SAMPLINGFREQ_PROC +4 0x000A //RX_FRAME_SZ +5 0x0000 //RX_DELAY_OPT +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +10 0x0800 //RX_PGA +11 0x7FFF //RX_A_HP +12 0x0000 //RX_B_PE +13 0x1800 //RX_THR_PITCH_DET_0 +14 0x1000 //RX_THR_PITCH_DET_1 +15 0x0800 //RX_THR_PITCH_DET_2 +16 0x0008 //RX_PITCH_BFR_LEN +17 0x0003 //RX_SBD_PITCH_DET +18 0x0100 //RX_PP_RESRV_0 +19 0x0020 //RX_PP_RESRV_1 +20 0x0400 //RX_N_SN_EST +21 0x000C //RX_N2_SN_EST +22 0x0003 //RX_NS_LVL_CTRL +23 0x9000 //RX_THR_SN_EST +24 0x7CCD //RX_LAMBDA_PFILT +25 0x000A //RX_FENS_RESRV_0 +26 0x0190 //RX_FENS_RESRV_1 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +30 0x0002 //RX_EXTRA_NS_L +31 0x0800 //RX_EXTRA_NS_A +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +35 0x199A //RX_A_POST_FLT +36 0x0000 //RX_LMT_THRD +37 0x4000 //RX_LMT_ALPHA +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +111 0x0000 //RX_FILTINDX +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +125 0x7C00 //RX_LAMBDA_PKA_FP +126 0x2000 //RX_TPKA_FP +127 0x2000 //RX_MIN_G_FP +128 0x0080 //RX_MAX_G_FP +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +131 0x0000 //RX_MAXLEVEL_CNG +132 0x3000 //RX_BWE_UV_TH +133 0x3000 //RX_BWE_UV_TH2 +134 0x1800 //RX_BWE_UV_TH3 +135 0x1000 //RX_BWE_V_TH +136 0x04CD //RX_BWE_GAIN1_V_TH1 +137 0x0F33 //RX_BWE_GAIN1_V_TH2 +138 0x7333 //RX_BWE_UV_EQ +139 0x199A //RX_BWE_V_EQ +140 0x7333 //RX_BWE_TONE_TH +141 0x0004 //RX_BWE_UV_HOLD_T +142 0x6CCD //RX_BWE_GAIN2_ALPHA +143 0x799A //RX_BWE_GAIN3_ALPHA +144 0x001E //RX_BWE_CUTOFF +145 0x3000 //RX_BWE_GAINFILL +146 0x3200 //RX_BWE_MAXTH_TONE +147 0x2000 //RX_BWE_EQ_0 +148 0x2000 //RX_BWE_EQ_1 +149 0x2000 //RX_BWE_EQ_2 +150 0x2000 //RX_BWE_EQ_3 +151 0x2000 //RX_BWE_EQ_4 +152 0x2000 //RX_BWE_EQ_5 +153 0x2000 //RX_BWE_EQ_6 +154 0x0000 //RX_BWE_RESRV_0 +155 0x0000 //RX_BWE_RESRV_1 +156 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#RX 2 +157 0x8064 //RX_RECVFUNC_MODE_0 +158 0x0000 //RX_RECVFUNC_MODE_1 +159 0x0003 //RX_SAMPLINGFREQ_SIG +160 0x0003 //RX_SAMPLINGFREQ_PROC +161 0x000A //RX_FRAME_SZ +162 0x0000 //RX_DELAY_OPT +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +167 0x0800 //RX_PGA +168 0x7FFF //RX_A_HP +169 0x0000 //RX_B_PE +170 0x1800 //RX_THR_PITCH_DET_0 +171 0x1000 //RX_THR_PITCH_DET_1 +172 0x0800 //RX_THR_PITCH_DET_2 +173 0x0008 //RX_PITCH_BFR_LEN +174 0x0003 //RX_SBD_PITCH_DET +175 0x0100 //RX_PP_RESRV_0 +176 0x0020 //RX_PP_RESRV_1 +177 0x0400 //RX_N_SN_EST +178 0x000C //RX_N2_SN_EST +179 0x0003 //RX_NS_LVL_CTRL +180 0x9000 //RX_THR_SN_EST +181 0x7CCD //RX_LAMBDA_PFILT +182 0x000A //RX_FENS_RESRV_0 +183 0x0190 //RX_FENS_RESRV_1 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +187 0x0002 //RX_EXTRA_NS_L +188 0x0800 //RX_EXTRA_NS_A +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +192 0x199A //RX_A_POST_FLT +193 0x0000 //RX_LMT_THRD +194 0x4000 //RX_LMT_ALPHA +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +268 0x0000 //RX_FILTINDX +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +282 0x7C00 //RX_LAMBDA_PKA_FP +283 0x2000 //RX_TPKA_FP +284 0x2000 //RX_MIN_G_FP +285 0x0080 //RX_MAX_G_FP +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +288 0x0000 //RX_MAXLEVEL_CNG +289 0x3000 //RX_BWE_UV_TH +290 0x3000 //RX_BWE_UV_TH2 +291 0x1800 //RX_BWE_UV_TH3 +292 0x1000 //RX_BWE_V_TH +293 0x04CD //RX_BWE_GAIN1_V_TH1 +294 0x0F33 //RX_BWE_GAIN1_V_TH2 +295 0x7333 //RX_BWE_UV_EQ +296 0x199A //RX_BWE_V_EQ +297 0x7333 //RX_BWE_TONE_TH +298 0x0004 //RX_BWE_UV_HOLD_T +299 0x6CCD //RX_BWE_GAIN2_ALPHA +300 0x799A //RX_BWE_GAIN3_ALPHA +301 0x001E //RX_BWE_CUTOFF +302 0x3000 //RX_BWE_GAINFILL +303 0x3200 //RX_BWE_MAXTH_TONE +304 0x2000 //RX_BWE_EQ_0 +305 0x2000 //RX_BWE_EQ_1 +306 0x2000 //RX_BWE_EQ_2 +307 0x2000 //RX_BWE_EQ_3 +308 0x2000 //RX_BWE_EQ_4 +309 0x2000 //RX_BWE_EQ_5 +310 0x2000 //RX_BWE_EQ_6 +311 0x0000 //RX_BWE_RESRV_0 +312 0x0000 //RX_BWE_RESRV_1 +313 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 + +#CASE_NAME BLUETOOTH-BTWB-RESERVE2-SWB +#PARAM_MODE FULL +#PARAM_TYPE TX+2RX +#TOTAL_CUSTOM_STEP 7+7 +#TX +0 0x0001 //TX_OPERATION_MODE_0 +1 0x0001 //TX_OPERATION_MODE_1 +2 0x0033 //TX_PATCH_REG +3 0x0200 //TX_SENDFUNC_MODE_0 +4 0x0001 //TX_SENDFUNC_MODE_1 +5 0x0001 //TX_NUM_MIC +6 0x0003 //TX_SAMPLINGFREQ_SIG +7 0x0003 //TX_SAMPLINGFREQ_PROC +8 0x000A //TX_FRAME_SZ_SIG +9 0x000A //TX_FRAME_SZ +10 0x0000 //TX_DELAY_OPT +11 0x0028 //TX_MAX_TAIL_LENGTH +12 0x0001 //TX_NUM_LOUTCHN +13 0x0001 //TX_MAXNUM_AECREF +14 0x0000 //TX_DBG_FUNC_REG +15 0x0000 //TX_DBG_FUNC_REG1 +16 0x0000 //TX_SYS_RESRV_0 +17 0x0000 //TX_SYS_RESRV_1 +18 0x0000 //TX_SYS_RESRV_2 +19 0x0000 //TX_SYS_RESRV_3 +20 0x0000 //TX_DIST2REF0 +21 0x009B //TX_DIST2REF1 +22 0x0000 //TX_DIST2REF_02 +23 0x0000 //TX_DIST2REF_03 +24 0x0000 //TX_DIST2REF_04 +25 0x0000 //TX_DIST2REF_05 +26 0x0000 //TX_MMIC +27 0x0915 //TX_PGA_0 +28 0x0800 //TX_PGA_1 +29 0x0800 //TX_PGA_2 +30 0x0000 //TX_PGA_3 +31 0x0000 //TX_PGA_4 +32 0x0000 //TX_PGA_5 +33 0x0000 //TX_MIC_PAIRS +34 0x0000 //TX_MIC_PAIRS_HS +35 0x0002 //TX_MICS_FOR_BF +36 0x0000 //TX_MIC_PAIRS_FORL1 +37 0x0002 //TX_MICS_OF_PAIR0 +38 0x0002 //TX_MICS_OF_PAIR1 +39 0x0002 //TX_MICS_OF_PAIR2 +40 0x0002 //TX_MICS_OF_PAIR3 +41 0x0000 //TX_MIC_DATA_SRC0 +42 0x0001 //TX_MIC_DATA_SRC1 +43 0x0002 //TX_MIC_DATA_SRC2 +44 0x0000 //TX_MIC_DATA_SRC3 +45 0x0000 //TX_MIC_PAIR_CH_04 +46 0x0000 //TX_MIC_PAIR_CH_05 +47 0x0000 //TX_MIC_PAIR_CH_10 +48 0x0000 //TX_MIC_PAIR_CH_11 +49 0x0000 //TX_MIC_PAIR_CH_12 +50 0x0000 //TX_MIC_PAIR_CH_13 +51 0x0000 //TX_MIC_PAIR_CH_14 +52 0x05DC //TX_HD_BIN_MASK +53 0x0010 //TX_HD_SUBAND_MASK +54 0x19A1 //TX_HD_FRAME_AVG_MASK +55 0x0320 //TX_HD_MIN_FRQ +56 0x1000 //TX_HD_ALPHA_PSD +57 0x1100 //TX_T_PHPR1 +58 0x0000 //TX_T_PHPR2 +59 0x0000 //TX_T_PTPR +60 0x0000 //TX_T_PNPR +61 0x0000 //TX_T_PAPR1 +62 0xEE6C //TX_T_PSDVAT +63 0x0800 //TX_CNT +64 0x4000 //TX_ANTI_HOWL_GAIN +65 0x0001 //TX_MICFORBFMARK_0 +66 0x0001 //TX_MICFORBFMARK_1 +67 0x0001 //TX_MICFORBFMARK_2 +68 0x0001 //TX_MICFORBFMARK_3 +69 0x0001 //TX_MICFORBFMARK_4 +70 0x0001 //TX_MICFORBFMARK_5 +71 0x0000 //TX_DIST2REF_10 +72 0x3E00 //TX_DIST2REF_11 +73 0x0000 //TX_DIST2REF2 +74 0x0000 //TX_DIST2REF_13 +75 0x0000 //TX_DIST2REF_14 +76 0x0000 //TX_DIST2REF_15 +77 0x0000 //TX_DIST2REF_20 +78 0x0000 //TX_DIST2REF_21 +79 0x0000 //TX_DIST2REF_22 +80 0x0000 //TX_DIST2REF_23 +81 0x0000 //TX_DIST2REF_24 +82 0x0000 //TX_DIST2REF_25 +83 0x0000 //TX_DIST2REF_30 +84 0x0000 //TX_DIST2REF_31 +85 0x0000 //TX_DIST2REF_32 +86 0x0000 //TX_DIST2REF_33 +87 0x0000 //TX_DIST2REF_34 +88 0x0000 //TX_DIST2REF_35 +89 0x0000 //TX_MIC_LOC_00 +90 0x0000 //TX_MIC_LOC_01 +91 0x0000 //TX_MIC_LOC_02 +92 0x0000 //TX_MIC_LOC_03 +93 0x0000 //TX_MIC_LOC_04 +94 0x0000 //TX_MIC_LOC_05 +95 0x0000 //TX_MIC_LOC_10 +96 0x0000 //TX_MIC_LOC_11 +97 0x0000 //TX_MIC_LOC_12 +98 0x0000 //TX_MIC_LOC_13 +99 0x0000 //TX_MIC_LOC_14 +100 0x0000 //TX_MIC_LOC_15 +101 0x0000 //TX_MIC_LOC_20 +102 0x0000 //TX_MIC_LOC_21 +103 0x0000 //TX_MIC_LOC_22 +104 0x0000 //TX_MIC_LOC_23 +105 0x0000 //TX_MIC_LOC_24 +106 0x0000 //TX_MIC_LOC_25 +107 0x0200 //TX_MIC_REFBLK_VOLUME +108 0x0800 //TX_MIC_BLOCK_VOLUME +109 0x0000 //TX_INVERSE_MASK +110 0x0000 //TX_ADCS_MASK +111 0x04D0 //TX_ADCS_GAIN +112 0x4000 //TX_NFC_GAINFAC +113 0x0000 //TX_MAINMIC_BLKFACTOR +114 0x0000 //TX_REFMIC_BLKFACTOR +115 0x0000 //TX_BLMIC_BLKFACTOR +116 0x0000 //TX_BRMIC_BLKFACTOR +117 0x0031 //TX_MICBLK_START_BIN +118 0x0060 //TX_MICBLK_END_BIN +119 0x0015 //TX_MICBLK_FE_HOLD +120 0xFFF2 //TX_MICBLK_MR_EXP_TH +121 0xFFF2 //TX_MICBLK_LR_EXP_TH +122 0x0000 //TX_FENE_HOLD +123 0x4000 //TX_FE_ENER_TH_MTS +124 0x0004 //TX_FE_ENER_TH_EXP +125 0x6000 //TX_C_POST_FLT_MIC_MAINBLK +126 0x6000 //TX_C_POST_FLT_MIC_REFBLK +127 0x0010 //TX_MIC_BLOCK_N +128 0x7EFF //TX_A_HP +129 0x4000 //TX_B_PE +130 0x1800 //TX_THR_PITCH_DET_0 +131 0x1000 //TX_THR_PITCH_DET_1 +132 0x0800 //TX_THR_PITCH_DET_2 +133 0x0008 //TX_PITCH_BFR_LEN +134 0x0003 //TX_SBD_PITCH_DET +135 0x0050 //TX_TD_AEC_L +136 0x4000 //TX_MU0_UNP_TD_AEC +137 0x1000 //TX_MU0_PTD_TD_AEC +138 0x0000 //TX_PP_RESRV_0 +139 0x2A94 //TX_PP_RESRV_1 +140 0x55F0 //TX_PP_RESRV_2 +141 0x0000 //TX_PP_RESRV_3 +142 0x0000 //TX_PP_RESRV_4 +143 0x0000 //TX_PP_RESRV_5 +144 0x0000 //TX_PP_RESRV_6 +145 0x0000 //TX_PP_RESRV_7 +146 0x001E //TX_TAIL_LENGTH +147 0x0080 //TX_AEC_REF_GAIN_0 +148 0x0800 //TX_AEC_REF_GAIN_1 +149 0x0800 //TX_AEC_REF_GAIN_2 +150 0x7000 //TX_EAD_THR +151 0x0800 //TX_THR_RE_EST +152 0x0800 //TX_MIN_EQ_RE_EST_0 +153 0x0800 //TX_MIN_EQ_RE_EST_1 +154 0x0800 //TX_MIN_EQ_RE_EST_2 +155 0x0800 //TX_MIN_EQ_RE_EST_3 +156 0x0800 //TX_MIN_EQ_RE_EST_4 +157 0x0800 //TX_MIN_EQ_RE_EST_5 +158 0x0800 //TX_MIN_EQ_RE_EST_6 +159 0x0800 //TX_MIN_EQ_RE_EST_7 +160 0x0800 //TX_MIN_EQ_RE_EST_8 +161 0x0800 //TX_MIN_EQ_RE_EST_9 +162 0x0800 //TX_MIN_EQ_RE_EST_10 +163 0x0800 //TX_MIN_EQ_RE_EST_11 +164 0x0800 //TX_MIN_EQ_RE_EST_12 +165 0x4000 //TX_LAMBDA_RE_EST +166 0x2000 //TX_LAMBDA_CB_NLE +167 0x6000 //TX_C_POST_FLT +168 0x7000 //TX_GAIN_NP +169 0x00C8 //TX_SE_HOLD_N +170 0x00C8 //TX_DT_HOLD_N +171 0x03E8 //TX_DT2_HOLD_N +172 0x6666 //TX_AEC_RESRV_0 +173 0x0000 //TX_AEC_RESRV_1 +174 0x0014 //TX_AEC_RESRV_2 +175 0x0000 //TX_MIC_DELAY_LENGTH +176 0x0000 //TX_REF_DELAY_LENGTH +177 0x0000 //TX_ADD_LINEIN_GAINL +178 0x0000 //TX_ADD_LINEIN_GAINH +179 0x0000 //TX_MIN_EQ_RE_EST_14 +180 0x0000 //TX_DTD_THR1_8 +181 0x7FFF //TX_DTD_THR2_8 +182 0x0000 //TX_DTD_MIC_BLK2 +183 0x0008 //TX_FRQ_LIN_LEN +184 0x7FFF //TX_FRQ_AEC_LEN_RHO +185 0x6000 //TX_MU0_UNP_FRQ_AEC +186 0x4000 //TX_MU0_PTD_FRQ_AEC +187 0x000A //TX_MINENOISETH +188 0x0800 //TX_MU0_RE_EST +189 0x0001 //TX_AEC_NUM_CH +190 0x0000 //TX_BIGECHOATTENUATION_MAX +191 0x2000 //TX_A_POST_FLT_MICBLK +192 0x0000 //TX_BLKENERTH +193 0x0000 //TX_BLKENERHIGHTH +194 0x0000 //TX_NORMENERTH +195 0x0000 //TX_NORMENERHIGHTH +196 0x0000 //TX_NORMENERHIGHTHL +197 0x7800 //TX_DTD_THR1_0 +198 0x7000 //TX_DTD_THR1_1 +199 0x7FFF //TX_DTD_THR1_2 +200 0x7FFF //TX_DTD_THR1_3 +201 0x7FFF //TX_DTD_THR1_4 +202 0x7FFF //TX_DTD_THR1_5 +203 0x7FFF //TX_DTD_THR1_6 +204 0x7FFF //TX_DTD_THR2_0 +205 0x7FFF //TX_DTD_THR2_1 +206 0x7FFF //TX_DTD_THR2_2 +207 0x7FFF //TX_DTD_THR2_3 +208 0x7FFF //TX_DTD_THR2_4 +209 0x7FFF //TX_DTD_THR2_5 +210 0x7FFF //TX_DTD_THR2_6 +211 0x1000 //TX_DTD_THR3 +212 0x0000 //TX_SPK_CUT_K +213 0x0BB8 //TX_DT_CUT_K +214 0x0CCD //TX_DT_CUT_THR +215 0x04EB //TX_COMFORT_G +216 0x01F4 //TX_POWER_YOUT_TH +217 0x4000 //TX_FDPFGAINECHO +218 0x0000 //TX_DTD_HD_THR +219 0x0000 //TX_SPK_CUT_K_S +220 0x0000 //TX_DTD_MIC_BLK +221 0x0400 //TX_ADPT_STRICT_L +222 0x0200 //TX_ADPT_STRICT_H +223 0x0BB8 //TX_RATIO_DT_L_TH_LOW +224 0x3A98 //TX_RATIO_DT_H_TH_LOW +225 0x1770 //TX_RATIO_DT_L_TH_HIGH +226 0x4E20 //TX_RATIO_DT_H_TH_HIGH +227 0x09C4 //TX_RATIO_DT_L0_TH +228 0x0800 //TX_B_POST_FILT_ECHO_L +229 0x7FFF //TX_B_POST_FILT_ECHO_H +230 0x0200 //TX_MIN_G_CTRL_ECHO +231 0x7FFF //TX_B_LESSCUT_RTO_ECHO +232 0x00F0 //TX_EPD_OFFSET_00 +233 0x00F0 //TX_EPD_OFFST_01 +234 0x1388 //TX_RATIO_DT_L0_TH_HIGH +235 0x3A98 //TX_RATIO_DT_H_TH_CUT +236 0x7FFF //TX_MIN_EQ_RE_EST_13 +237 0x7FFF //TX_DTD_THR1_7 +238 0x7FFF //TX_DTD_THR2_7 +239 0x0800 //TX_DT_RESRV_7 +240 0x0800 //TX_DT_RESRV_8 +241 0x0000 //TX_DT_RESRV_9 +242 0xF400 //TX_THR_SN_EST_0 +243 0xF400 //TX_THR_SN_EST_1 +244 0xF600 //TX_THR_SN_EST_2 +245 0xF400 //TX_THR_SN_EST_3 +246 0xF400 //TX_THR_SN_EST_4 +247 0xF400 //TX_THR_SN_EST_5 +248 0xF400 //TX_THR_SN_EST_6 +249 0xF600 //TX_THR_SN_EST_7 +250 0x0000 //TX_DELTA_THR_SN_EST_0 +251 0x0200 //TX_DELTA_THR_SN_EST_1 +252 0x0200 //TX_DELTA_THR_SN_EST_2 +253 0x0200 //TX_DELTA_THR_SN_EST_3 +254 0x0200 //TX_DELTA_THR_SN_EST_4 +255 0x0200 //TX_DELTA_THR_SN_EST_5 +256 0x0000 //TX_DELTA_THR_SN_EST_6 +257 0x0200 //TX_DELTA_THR_SN_EST_7 +258 0x6000 //TX_LAMBDA_NN_EST_0 +259 0x4000 //TX_LAMBDA_NN_EST_1 +260 0x4000 //TX_LAMBDA_NN_EST_2 +261 0x4000 //TX_LAMBDA_NN_EST_3 +262 0x4000 //TX_LAMBDA_NN_EST_4 +263 0x4000 //TX_LAMBDA_NN_EST_5 +264 0x6000 //TX_LAMBDA_NN_EST_6 +265 0x4000 //TX_LAMBDA_NN_EST_7 +266 0x0400 //TX_N_SN_EST +267 0x001E //TX_INBEAM_T +268 0x0041 //TX_INBEAMHOLDT +269 0x2000 //TX_G_STRICT +270 0x2000 //TX_EQ_THR_BF +271 0x799A //TX_LAMBDA_EQ_BF +272 0x1000 //TX_NE_RTO_TH +273 0x0400 //TX_NE_RTO_TH_L +274 0x0800 //TX_MAINREFRTOH_TH_H +275 0x0800 //TX_MAINREFRTOH_TH_L +276 0x0800 //TX_MAINREFRTO_TH_H +277 0x0800 //TX_MAINREFRTO_TH_L +278 0x0200 //TX_MAINREFRTO_TH_EQ +279 0x1000 //TX_B_POST_FLT_0 +280 0x1000 //TX_B_POST_FLT_1 +281 0x000B //TX_NS_LVL_CTRL_0 +282 0x0011 //TX_NS_LVL_CTRL_1 +283 0x000F //TX_NS_LVL_CTRL_2 +284 0x000F //TX_NS_LVL_CTRL_3 +285 0x000F //TX_NS_LVL_CTRL_4 +286 0x000F //TX_NS_LVL_CTRL_5 +287 0x000F //TX_NS_LVL_CTRL_6 +288 0x0011 //TX_NS_LVL_CTRL_7 +289 0x000C //TX_MIN_GAIN_S_0 +290 0x000F //TX_MIN_GAIN_S_1 +291 0x000C //TX_MIN_GAIN_S_2 +292 0x000C //TX_MIN_GAIN_S_3 +293 0x000C //TX_MIN_GAIN_S_4 +294 0x000C //TX_MIN_GAIN_S_5 +295 0x000C //TX_MIN_GAIN_S_6 +296 0x000F //TX_MIN_GAIN_S_7 +297 0x7FFF //TX_NMOS_SUP +298 0x0000 //TX_NS_MAX_PRI_SNR_TH +299 0x0000 //TX_NMOS_SUP_MENSA +300 0x7FFF //TX_SNRI_SUP_0 +301 0x7FFF //TX_SNRI_SUP_1 +302 0x7FFF //TX_SNRI_SUP_2 +303 0x7FFF //TX_SNRI_SUP_3 +304 0x7FFF //TX_SNRI_SUP_4 +305 0x7FFF //TX_SNRI_SUP_5 +306 0x7FFF //TX_SNRI_SUP_6 +307 0x7FFF //TX_SNRI_SUP_7 +308 0x7FFF //TX_THR_LFNS +309 0x000E //TX_G_LFNS +310 0x09C4 //TX_GAIN0_NTH +311 0x000A //TX_MUSIC_MORENS +312 0x7FFF //TX_A_POST_FILT_0 +313 0x2000 //TX_A_POST_FILT_1 +314 0x2000 //TX_A_POST_FILT_S_0 +315 0x5000 //TX_A_POST_FILT_S_1 +316 0x5000 //TX_A_POST_FILT_S_2 +317 0x5000 //TX_A_POST_FILT_S_3 +318 0x5000 //TX_A_POST_FILT_S_4 +319 0x5000 //TX_A_POST_FILT_S_5 +320 0x4000 //TX_A_POST_FILT_S_6 +321 0x5000 //TX_A_POST_FILT_S_7 +322 0x1000 //TX_B_POST_FILT_0 +323 0x1000 //TX_B_POST_FILT_1 +324 0x1000 //TX_B_POST_FILT_2 +325 0x1000 //TX_B_POST_FILT_3 +326 0x1000 //TX_B_POST_FILT_4 +327 0x1000 //TX_B_POST_FILT_5 +328 0x1000 //TX_B_POST_FILT_6 +329 0x1000 //TX_B_POST_FILT_7 +330 0x7FFF //TX_B_LESSCUT_RTO_S_0 +331 0x7FFF //TX_B_LESSCUT_RTO_S_1 +332 0x7FFF //TX_B_LESSCUT_RTO_S_2 +333 0x7FFF //TX_B_LESSCUT_RTO_S_3 +334 0x7FFF //TX_B_LESSCUT_RTO_S_4 +335 0x7FFF //TX_B_LESSCUT_RTO_S_5 +336 0x7FFF //TX_B_LESSCUT_RTO_S_6 +337 0x7FFF //TX_B_LESSCUT_RTO_S_7 +338 0x7900 //TX_LAMBDA_PFILT +339 0x7B00 //TX_LAMBDA_PFILT_S_0 +340 0x7B00 //TX_LAMBDA_PFILT_S_1 +341 0x7B00 //TX_LAMBDA_PFILT_S_2 +342 0x7B00 //TX_LAMBDA_PFILT_S_3 +343 0x7B00 //TX_LAMBDA_PFILT_S_4 +344 0x7B00 //TX_LAMBDA_PFILT_S_5 +345 0x7B00 //TX_LAMBDA_PFILT_S_6 +346 0x7B00 //TX_LAMBDA_PFILT_S_7 +347 0x0000 //TX_K_PEPPER +348 0x0800 //TX_A_PEPPER +349 0x1EAA //TX_K_PEPPER_HF +350 0x0800 //TX_A_PEPPER_HF +351 0x0001 //TX_HMNC_BST_FLG +352 0x0200 //TX_HMNC_BST_THR +353 0x0800 //TX_DT_BINVAD_TH_0 +354 0x0800 //TX_DT_BINVAD_TH_1 +355 0x0800 //TX_DT_BINVAD_TH_2 +356 0x0800 //TX_DT_BINVAD_TH_3 +357 0x1D4C //TX_DT_BINVAD_ENDF +358 0x0000 //TX_C_POST_FLT_DT +359 0x0CCD //TX_NS_B_POST_FLT_LESSCUT +360 0x0100 //TX_DT_BOOST +361 0x0000 //TX_BF_SGRAD_FLG +362 0x0005 //TX_BF_DVG_TH +363 0x001E //TX_SN_C_F +364 0x0000 //TX_K_APT +365 0x0000 //TX_NOISEDET +366 0x0190 //TX_NDETCT +367 0x0050 //TX_NOISE_TH_0 +368 0x7FFF //TX_NOISE_TH_0_2 +369 0x7FFF //TX_NOISE_TH_0_3 +370 0x07D0 //TX_NOISE_TH_1 +371 0x00C8 //TX_NOISE_TH_2 +372 0x3A98 //TX_NOISE_TH_3 +373 0x0FA0 //TX_NOISE_TH_4 +374 0x157C //TX_NOISE_TH_5 +375 0x7FFF //TX_NOISE_TH_5_2 +376 0x7FFF //TX_NOISE_TH_5_3 +377 0x7FFF //TX_NOISE_TH_5_4 +378 0x044C //TX_NOISE_TH_6 +379 0x0014 //TX_MINENOISE_TH +380 0x4000 //TX_MORENS_TFMASK_TH +381 0xFFEE //TX_DRC_QUIET_FLOOR +382 0x6000 //TX_RATIODTL_CUT_TH +383 0xFFF3 //TX_DT_CUT_K1 +384 0x0666 //TX_OUT_ENER_S_TH_CLEAN +385 0x0666 //TX_OUT_ENER_S_TH_LESSCLEAN +386 0x0333 //TX_OUT_ENER_S_TH_NOISY +387 0x019A //TX_OUT_ENER_TH_NOISE +388 0x0333 //TX_OUT_ENER_TH_SPEECH +389 0x2000 //TX_SN_NPB_GAIN +390 0x0000 //TX_NN_NPB_GAIN +391 0x0000 //TX_POST_MASK_SUP_HSNE +392 0x0000 //TX_TAIL_DET_TH +393 0x0000 //TX_B_LESSCUT_RTO_WTA +394 0x0000 //TX_MEL_G_R +395 0x0800 //TX_SUPHIGH_TH +396 0x00C8 //TX_MASK_G_R +397 0x0002 //TX_EXTRA_NS_L +398 0x0800 //TX_C_POST_FLT_MASK +399 0x0005 //TX_A_POST_FLT_WNS +400 0x0148 //TX_MIN_G_LOW300HZ +401 0x0002 //TX_MAXLEVEL_CNG +402 0x00B4 //TX_STN_NOISE_TH +403 0x4000 //TX_POST_MASK_SUP +404 0x7FFF //TX_POST_MASK_ADJUST +405 0x00C8 //TX_NS_ENOISE_MIC0_TH +406 0x0014 //TX_MINENOISE_MIC0_TH +407 0x012C //TX_MINENOISE_MIC0_S_TH +408 0x2900 //TX_MIN_G_CTRL_SSNS +409 0x0800 //TX_METAL_RTO_THR +410 0x4848 //TX_NS_FP_K_METAL +411 0x3A98 //TX_NOISEDET_BOOST_TH +412 0x0FA0 //TX_NSMOOTH_TH +413 0x0000 //TX_NS_RESRV_8 +414 0x1800 //TX_RHO_UPB +415 0x0BB8 //TX_N_HOLD_HS +416 0x0050 //TX_N_RHO_BFR0 +417 0x7FFF //TX_LAMBDA_ARSP_EST +418 0x0100 //TX_EXTRA_GAIN_MICBLOCK +419 0x0CCD //TX_THR_STD_NSR +420 0x019A //TX_THR_STD_PLH +421 0x2AF8 //TX_N_HOLD_STD +422 0x0066 //TX_THR_STD_RHO +423 0x2000 //TX_BF_RESET_THR_HS +424 0x09C4 //TX_SB_RTO_MEAN_TH +425 0x0000 //TX_SB_RHO_MEAN_TH_NTALK +426 0x3800 //TX_SB_RTO_MEAN_TH_ABN +427 0x2EE0 //TX_SB_RTO_MEAN_TH_RUB +428 0x0000 //TX_WTA_EN_RTO_TH +429 0x0000 //TX_TOP_ENER_TH_F +430 0x0000 //TX_DESIRED_TALK_HOLDT +431 0x0800 //TX_MIC_BLOCK_FACTOR +432 0x0000 //TX_NSEST_BFRLRNRDC +433 0x0000 //TX_THR_POST_FLT_HS +434 0x0010 //TX_HS_VAD_BIN +435 0x2666 //TX_THR_VAD_HS +436 0x2CCD //TX_MEAN_RTO_MIN_TH2 +437 0x0032 //TX_SILENCE_T +438 0x0000 //TX_A_POST_FLT_WTA +439 0x799A //TX_LAMBDA_PFLT_WTA +440 0x0000 //TX_SB_RHO_MEAN2_TH +441 0x0190 //TX_SB_RHO_MEAN3_TH +442 0x0000 //TX_HS_RESRV_4 +443 0x0000 //TX_HS_RESRV_5 +444 0x003C //TX_DOA_VAD_THR_1 +445 0x0000 //TX_DOA_VAD_THR_2 +446 0x0028 //TX_DOA_VAD_THR1_0 +447 0x0028 //TX_DOA_VAD_THR1_1 +448 0x0000 //TX_SRC_DOA_RNG_LOW_0A +449 0x00B4 //TX_SRC_DOA_RNG_HIGH_0A +450 0x005A //TX_DFLT_SRC_DOA_0A +451 0x0000 //TX_SRC_DOA_RNG_LOW_0B +452 0x0000 //TX_SRC_DOA_RNG_HIGH_0B +453 0x0000 //TX_DFLT_SRC_DOA_0B +454 0x0000 //TX_SRC_DOA_RNG_LOW_0C +455 0x0000 //TX_SRC_DOA_RNG_HIGH_0C +456 0x0000 //TX_DFLT_SRC_DOA_0C +457 0x0000 //TX_SRC_DOA_RNG_LOW_0D +458 0x0000 //TX_SRC_DOA_RNG_HIGH_0D +459 0x0000 //TX_DFLT_SRC_DOA_0D +460 0x0000 //TX_SRC_DOA_RNG_LOW_1A +461 0x00B4 //TX_SRC_DOA_RNG_HIGH_1A +462 0x005A //TX_DFLT_SRC_DOA_1A +463 0x0000 //TX_SRC_DOA_RNG_LOW_1B +464 0x00B4 //TX_SRC_DOA_RNG_HIGH_1B +465 0x005A //TX_DFLT_SRC_DOA_1B +466 0x0000 //TX_SRC_DOA_RNG_LOW_1C +467 0x00B4 //TX_SRC_DOA_RNG_HIGH_1C +468 0x005A //TX_DFLT_SRC_DOA_1C +469 0x0000 //TX_SRC_DOA_RNG_LOW_1D +470 0x00B4 //TX_SRC_DOA_RNG_HIGH_1D +471 0x005A //TX_DFLT_SRC_DOA_1D +472 0x0100 //TX_BF_HOLDOFF_T +473 0x7FFF //TX_DOA_COST_FACTOR +474 0x4000 //TX_MAINTOREFR_TH0 +475 0x071C //TX_DOA_TRK_THR +476 0x012C //TX_DOA_TRACK_HT +477 0x0200 //TX_N1_HOLD_HF +478 0x0100 //TX_N2_HOLD_HF +479 0x3000 //TX_BF_RESET_THR_HF +480 0x7333 //TX_DOA_SMOOTH +481 0x0800 //TX_MU_BF +482 0x0800 //TX_BF_MU_LF_B2 +483 0x0040 //TX_BF_FC_END_BIN_B2 +484 0x0020 //TX_BF_FC_END_BIN +485 0x0000 //TX_HF_RESRV_25 +486 0x0000 //TX_HF_RESRV_26 +487 0x0007 //TX_N_DOA_SEED +488 0x0001 //TX_FINE_DOA_SEARCH_FLG +489 0x0000 //TX_HF_RESRV_27 +490 0x038E //TX_DLT_SRC_DOA_RNG +491 0x0200 //TX_BF_MU_LF +492 0x0000 //TX_DFLT_SRC_LOC_0 +493 0x7FFF //TX_DFLT_SRC_LOC_1 +494 0x0000 //TX_DFLT_SRC_LOC_2 +495 0x038E //TX_DOA_TRACK_VADTH +496 0x0000 //TX_DOA_TRACK_NEW +497 0x01E0 //TX_NOR_OFF_THR +498 0x7C00 //TX_MORE_ON_700HZ_THR +499 0x2000 //TX_MU_BF_ADPT_NS +500 0x0000 //TX_ADAPT_LEN +501 0x6666 //TX_MORE_SNS +502 0x0000 //TX_NOR_OFF_TH1 +503 0x0000 //TX_WIDE_MASK_TH +504 0xD333 //TX_SUBSNRATIOHIGH4MEANBCK_THR +505 0x6000 //TX_C_POST_FLT_CUT +506 0x2000 //TX_RADIODTLV +507 0x0320 //TX_POWER_LINEIN_TH +508 0x0014 //TX_FE_VADCOUNT_TH_FC +509 0x0000 //TX_ECHO_SUPP_FC +510 0x0C80 //TX_ECHO_TH +511 0x6666 //TX_MIC_TO_BFGAIN +512 0x0000 //TX_MICTOBFGAIN0 +513 0x0000 //TX_FASTMUE_TH +514 0x0000 //TX_DEREVERB_LF_MU +515 0x0000 //TX_DEREVERB_HF_MU +516 0x0000 //TX_DEREVERB_DELAY +517 0x0000 //TX_DEREVERB_COEF_LEN +518 0x0000 //TX_DEREVERB_DNR +519 0x0000 //TX_DEREVERB_ALPHA +520 0x0000 //TX_DEREVERB_BETA +521 0x0000 //TX_GSC_RTOL_TH +522 0x0000 //TX_GSC_RTOH_TH +523 0x0000 //TX_WIDE2_MEANHTH +524 0x0000 //TX_DR_RESRV_5 +525 0x0000 //TX_DR_RESRV_6 +526 0x0000 //TX_DR_RESRV_7 +527 0x0000 //TX_DR_RESRV_8 +528 0x1333 //TX_WIND_MARK_TH +529 0x399A //TX_CORR_THR +530 0x0004 //TX_SNR_THR +531 0x0010 //TX_ENGY_THR +532 0x1770 //TX_CORR_HIGH_TH +533 0x6000 //TX_ENGY_THR_2 +534 0x3400 //TX_MEAN_RTO_THR +535 0x0028 //TX_WNS_ENOISE_MIC0_TH +536 0x3000 //TX_RATIOMICL_TH +537 0x64CD //TX_CALIG_HS +538 0x0000 //TX_LVL_CTRL +539 0x0014 //TX_WIND_SUPRTO +540 0x000A //TX_WNS_MIN_G +541 0x0000 //TX_WNS_B_POST_FLT +542 0x2800 //TX_RATIOMICH_TH +543 0xD120 //TX_WIND_INBEAM_L_TH +544 0x0FA0 //TX_WIND_INBEAM_H_TH +545 0x2000 //TX_WNS_RESRV_0 +546 0x59D8 //TX_WNS_RESRV_1 +547 0x0000 //TX_WNS_RESRV_2 +548 0x0000 //TX_WNS_RESRV_3 +549 0x0000 //TX_WNS_RESRV_4 +550 0x0000 //TX_WNS_RESRV_5 +551 0x0000 //TX_WNS_RESRV_6 +552 0x0000 //TX_BVE_NOISE_FLOOR_0 +553 0x0070 //TX_BVE_NOISE_FLOOR_1 +554 0x0070 //TX_BVE_NOISE_FLOOR_2 +555 0x0010 //TX_BVE_NOISE_FLOOR_3 +556 0x0070 //TX_BVE_NOISE_FLOOR_4 +557 0x00B0 //TX_BVE_NOISE_FLOOR_5 +558 0x0E66 //TX_BVE_NOISE_FLOOR_6 +559 0x0050 //TX_BVE_NOISE_FLOOR_7 +560 0x770A //TX_BVE_NOISE_FLOOR_8 +561 0x0000 //TX_BVE_NOISE_FLOOR_9 +562 0x0000 //TX_BVE_IN_N +563 0x0000 //TX_BVE_OUT_N +564 0x0000 //TX_BVE_MICALPHA_DOWN +565 0x0000 //TX_PB_RESRV_1 +566 0x0020 //TX_FDEQ_SUBNUM +567 0x4848 //TX_FDEQ_GAIN_0 +568 0x4848 //TX_FDEQ_GAIN_1 +569 0x4848 //TX_FDEQ_GAIN_2 +570 0x4848 //TX_FDEQ_GAIN_3 +571 0x4848 //TX_FDEQ_GAIN_4 +572 0x4848 //TX_FDEQ_GAIN_5 +573 0x4848 //TX_FDEQ_GAIN_6 +574 0x4848 //TX_FDEQ_GAIN_7 +575 0x4848 //TX_FDEQ_GAIN_8 +576 0x4848 //TX_FDEQ_GAIN_9 +577 0x4848 //TX_FDEQ_GAIN_10 +578 0x4848 //TX_FDEQ_GAIN_11 +579 0x4848 //TX_FDEQ_GAIN_12 +580 0x4848 //TX_FDEQ_GAIN_13 +581 0x4848 //TX_FDEQ_GAIN_14 +582 0x4848 //TX_FDEQ_GAIN_15 +583 0x4848 //TX_FDEQ_GAIN_16 +584 0x4848 //TX_FDEQ_GAIN_17 +585 0x4848 //TX_FDEQ_GAIN_18 +586 0x4848 //TX_FDEQ_GAIN_19 +587 0x4848 //TX_FDEQ_GAIN_20 +588 0x4848 //TX_FDEQ_GAIN_21 +589 0x4848 //TX_FDEQ_GAIN_22 +590 0x4848 //TX_FDEQ_GAIN_23 +591 0x0202 //TX_FDEQ_BIN_0 +592 0x0203 //TX_FDEQ_BIN_1 +593 0x0303 //TX_FDEQ_BIN_2 +594 0x0304 //TX_FDEQ_BIN_3 +595 0x0405 //TX_FDEQ_BIN_4 +596 0x0506 //TX_FDEQ_BIN_5 +597 0x0708 //TX_FDEQ_BIN_6 +598 0x090A //TX_FDEQ_BIN_7 +599 0x0B0C //TX_FDEQ_BIN_8 +600 0x0D0E //TX_FDEQ_BIN_9 +601 0x1013 //TX_FDEQ_BIN_10 +602 0x1719 //TX_FDEQ_BIN_11 +603 0x1B1E //TX_FDEQ_BIN_12 +604 0x1E1E //TX_FDEQ_BIN_13 +605 0x1E28 //TX_FDEQ_BIN_14 +606 0x282C //TX_FDEQ_BIN_15 +607 0x0000 //TX_FDEQ_BIN_16 +608 0x0000 //TX_FDEQ_BIN_17 +609 0x0000 //TX_FDEQ_BIN_18 +610 0x0000 //TX_FDEQ_BIN_19 +611 0x0000 //TX_FDEQ_BIN_20 +612 0x0000 //TX_FDEQ_BIN_21 +613 0x0000 //TX_FDEQ_BIN_22 +614 0x0000 //TX_FDEQ_BIN_23 +615 0x0000 //TX_FDEQ_PADDING +616 0x0020 //TX_PREEQ_SUBNUM_MIC0 +617 0x4848 //TX_PREEQ_GAIN_MIC0_0 +618 0x4848 //TX_PREEQ_GAIN_MIC0_1 +619 0x4848 //TX_PREEQ_GAIN_MIC0_2 +620 0x4848 //TX_PREEQ_GAIN_MIC0_3 +621 0x4848 //TX_PREEQ_GAIN_MIC0_4 +622 0x4848 //TX_PREEQ_GAIN_MIC0_5 +623 0x4848 //TX_PREEQ_GAIN_MIC0_6 +624 0x4848 //TX_PREEQ_GAIN_MIC0_7 +625 0x4868 //TX_PREEQ_GAIN_MIC0_8 +626 0x6860 //TX_PREEQ_GAIN_MIC0_9 +627 0x6048 //TX_PREEQ_GAIN_MIC0_10 +628 0x4848 //TX_PREEQ_GAIN_MIC0_11 +629 0x4848 //TX_PREEQ_GAIN_MIC0_12 +630 0x4848 //TX_PREEQ_GAIN_MIC0_13 +631 0x4848 //TX_PREEQ_GAIN_MIC0_14 +632 0x4848 //TX_PREEQ_GAIN_MIC0_15 +633 0x4848 //TX_PREEQ_GAIN_MIC0_16 +634 0x4848 //TX_PREEQ_GAIN_MIC0_17 +635 0x4848 //TX_PREEQ_GAIN_MIC0_18 +636 0x4848 //TX_PREEQ_GAIN_MIC0_19 +637 0x4848 //TX_PREEQ_GAIN_MIC0_20 +638 0x4848 //TX_PREEQ_GAIN_MIC0_21 +639 0x4848 //TX_PREEQ_GAIN_MIC0_22 +640 0x4848 //TX_PREEQ_GAIN_MIC0_23 +641 0x0E10 //TX_PREEQ_BIN_MIC0_0 +642 0x1010 //TX_PREEQ_BIN_MIC0_1 +643 0x1010 //TX_PREEQ_BIN_MIC0_2 +644 0x1010 //TX_PREEQ_BIN_MIC0_3 +645 0x1010 //TX_PREEQ_BIN_MIC0_4 +646 0x1010 //TX_PREEQ_BIN_MIC0_5 +647 0x1010 //TX_PREEQ_BIN_MIC0_6 +648 0x1010 //TX_PREEQ_BIN_MIC0_7 +649 0x1010 //TX_PREEQ_BIN_MIC0_8 +650 0x1010 //TX_PREEQ_BIN_MIC0_9 +651 0x1010 //TX_PREEQ_BIN_MIC0_10 +652 0x1010 //TX_PREEQ_BIN_MIC0_11 +653 0x1010 //TX_PREEQ_BIN_MIC0_12 +654 0x1010 //TX_PREEQ_BIN_MIC0_13 +655 0x1010 //TX_PREEQ_BIN_MIC0_14 +656 0x0200 //TX_PREEQ_BIN_MIC0_15 +657 0x0000 //TX_PREEQ_BIN_MIC0_16 +658 0x0000 //TX_PREEQ_BIN_MIC0_17 +659 0x0000 //TX_PREEQ_BIN_MIC0_18 +660 0x0000 //TX_PREEQ_BIN_MIC0_19 +661 0x0000 //TX_PREEQ_BIN_MIC0_20 +662 0x0000 //TX_PREEQ_BIN_MIC0_21 +663 0x0000 //TX_PREEQ_BIN_MIC0_22 +664 0x0000 //TX_PREEQ_BIN_MIC0_23 +665 0x0020 //TX_PREEQ_SUBNUM_MIC1 +666 0x4848 //TX_PREEQ_GAIN_MIC1_0 +667 0x4848 //TX_PREEQ_GAIN_MIC1_1 +668 0x4848 //TX_PREEQ_GAIN_MIC1_2 +669 0x4848 //TX_PREEQ_GAIN_MIC1_3 +670 0x4848 //TX_PREEQ_GAIN_MIC1_4 +671 0x4848 //TX_PREEQ_GAIN_MIC1_5 +672 0x4848 //TX_PREEQ_GAIN_MIC1_6 +673 0x4848 //TX_PREEQ_GAIN_MIC1_7 +674 0x4848 //TX_PREEQ_GAIN_MIC1_8 +675 0x4848 //TX_PREEQ_GAIN_MIC1_9 +676 0x4848 //TX_PREEQ_GAIN_MIC1_10 +677 0x4848 //TX_PREEQ_GAIN_MIC1_11 +678 0x4848 //TX_PREEQ_GAIN_MIC1_12 +679 0x4848 //TX_PREEQ_GAIN_MIC1_13 +680 0x4848 //TX_PREEQ_GAIN_MIC1_14 +681 0x4848 //TX_PREEQ_GAIN_MIC1_15 +682 0x4848 //TX_PREEQ_GAIN_MIC1_16 +683 0x4848 //TX_PREEQ_GAIN_MIC1_17 +684 0x4848 //TX_PREEQ_GAIN_MIC1_18 +685 0x4848 //TX_PREEQ_GAIN_MIC1_19 +686 0x4848 //TX_PREEQ_GAIN_MIC1_20 +687 0x4848 //TX_PREEQ_GAIN_MIC1_21 +688 0x4848 //TX_PREEQ_GAIN_MIC1_22 +689 0x4848 //TX_PREEQ_GAIN_MIC1_23 +690 0x0E10 //TX_PREEQ_BIN_MIC1_0 +691 0x1010 //TX_PREEQ_BIN_MIC1_1 +692 0x1010 //TX_PREEQ_BIN_MIC1_2 +693 0x1010 //TX_PREEQ_BIN_MIC1_3 +694 0x1010 //TX_PREEQ_BIN_MIC1_4 +695 0x1010 //TX_PREEQ_BIN_MIC1_5 +696 0x1010 //TX_PREEQ_BIN_MIC1_6 +697 0x1010 //TX_PREEQ_BIN_MIC1_7 +698 0x1010 //TX_PREEQ_BIN_MIC1_8 +699 0x1010 //TX_PREEQ_BIN_MIC1_9 +700 0x1010 //TX_PREEQ_BIN_MIC1_10 +701 0x1010 //TX_PREEQ_BIN_MIC1_11 +702 0x1010 //TX_PREEQ_BIN_MIC1_12 +703 0x1010 //TX_PREEQ_BIN_MIC1_13 +704 0x1010 //TX_PREEQ_BIN_MIC1_14 +705 0x0200 //TX_PREEQ_BIN_MIC1_15 +706 0x0000 //TX_PREEQ_BIN_MIC1_16 +707 0x0000 //TX_PREEQ_BIN_MIC1_17 +708 0x0000 //TX_PREEQ_BIN_MIC1_18 +709 0x0000 //TX_PREEQ_BIN_MIC1_19 +710 0x0000 //TX_PREEQ_BIN_MIC1_20 +711 0x0000 //TX_PREEQ_BIN_MIC1_21 +712 0x0000 //TX_PREEQ_BIN_MIC1_22 +713 0x0000 //TX_PREEQ_BIN_MIC1_23 +714 0x0020 //TX_PREEQ_SUBNUM_MIC2 +715 0x4848 //TX_PREEQ_GAIN_MIC2_0 +716 0x4848 //TX_PREEQ_GAIN_MIC2_1 +717 0x4848 //TX_PREEQ_GAIN_MIC2_2 +718 0x4848 //TX_PREEQ_GAIN_MIC2_3 +719 0x4848 //TX_PREEQ_GAIN_MIC2_4 +720 0x4848 //TX_PREEQ_GAIN_MIC2_5 +721 0x4848 //TX_PREEQ_GAIN_MIC2_6 +722 0x4848 //TX_PREEQ_GAIN_MIC2_7 +723 0x4848 //TX_PREEQ_GAIN_MIC2_8 +724 0x4848 //TX_PREEQ_GAIN_MIC2_9 +725 0x4848 //TX_PREEQ_GAIN_MIC2_10 +726 0x4848 //TX_PREEQ_GAIN_MIC2_11 +727 0x4848 //TX_PREEQ_GAIN_MIC2_12 +728 0x4848 //TX_PREEQ_GAIN_MIC2_13 +729 0x4848 //TX_PREEQ_GAIN_MIC2_14 +730 0x4848 //TX_PREEQ_GAIN_MIC2_15 +731 0x4848 //TX_PREEQ_GAIN_MIC2_16 +732 0x4848 //TX_PREEQ_GAIN_MIC2_17 +733 0x4848 //TX_PREEQ_GAIN_MIC2_18 +734 0x4848 //TX_PREEQ_GAIN_MIC2_19 +735 0x4848 //TX_PREEQ_GAIN_MIC2_20 +736 0x4848 //TX_PREEQ_GAIN_MIC2_21 +737 0x4848 //TX_PREEQ_GAIN_MIC2_22 +738 0x4848 //TX_PREEQ_GAIN_MIC2_23 +739 0x0E10 //TX_PREEQ_BIN_MIC2_0 +740 0x1010 //TX_PREEQ_BIN_MIC2_1 +741 0x1010 //TX_PREEQ_BIN_MIC2_2 +742 0x1010 //TX_PREEQ_BIN_MIC2_3 +743 0x1010 //TX_PREEQ_BIN_MIC2_4 +744 0x1010 //TX_PREEQ_BIN_MIC2_5 +745 0x1010 //TX_PREEQ_BIN_MIC2_6 +746 0x1010 //TX_PREEQ_BIN_MIC2_7 +747 0x1010 //TX_PREEQ_BIN_MIC2_8 +748 0x1010 //TX_PREEQ_BIN_MIC2_9 +749 0x1010 //TX_PREEQ_BIN_MIC2_10 +750 0x1010 //TX_PREEQ_BIN_MIC2_11 +751 0x1010 //TX_PREEQ_BIN_MIC2_12 +752 0x1010 //TX_PREEQ_BIN_MIC2_13 +753 0x1010 //TX_PREEQ_BIN_MIC2_14 +754 0x0200 //TX_PREEQ_BIN_MIC2_15 +755 0x0000 //TX_PREEQ_BIN_MIC2_16 +756 0x0000 //TX_PREEQ_BIN_MIC2_17 +757 0x0000 //TX_PREEQ_BIN_MIC2_18 +758 0x0000 //TX_PREEQ_BIN_MIC2_19 +759 0x0000 //TX_PREEQ_BIN_MIC2_20 +760 0x0000 //TX_PREEQ_BIN_MIC2_21 +761 0x0000 //TX_PREEQ_BIN_MIC2_22 +762 0x0000 //TX_PREEQ_BIN_MIC2_23 +763 0x0006 //TX_MASKING_ABILITY +764 0x0800 //TX_NND_WEIGHT +765 0x0062 //TX_MIC_CALIBRATION_0 +766 0x0062 //TX_MIC_CALIBRATION_1 +767 0x0062 //TX_MIC_CALIBRATION_2 +768 0x0062 //TX_MIC_CALIBRATION_3 +769 0x0046 //TX_MIC_PWR_BIAS_0 +770 0x0046 //TX_MIC_PWR_BIAS_1 +771 0x0046 //TX_MIC_PWR_BIAS_2 +772 0x0046 //TX_MIC_PWR_BIAS_3 +773 0x000C //TX_GAIN_LIMIT_0 +774 0x000C //TX_GAIN_LIMIT_1 +775 0x000C //TX_GAIN_LIMIT_2 +776 0x000C //TX_GAIN_LIMIT_3 +777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN +778 0x7FDE //TX_BVE_VAD0_ALPHAUP +779 0x7F3A //TX_BVE_VAD0_ALPHADOWN +780 0x2000 //TX_BVE_GAINWEIGHT_NOFEVADLI +781 0x7F5B //TX_BVE_FEVADLI_ALPHA +782 0x7F19 //TX_BVE_NOVAD0_ALPHAUP +783 0x3000 //TX_TDDRC_ALPHA_UP_01 +784 0x3000 //TX_TDDRC_ALPHA_UP_02 +785 0x3000 //TX_TDDRC_ALPHA_UP_03 +786 0x3000 //TX_TDDRC_ALPHA_UP_04 +787 0x7EB8 //TX_TDDRC_ALPHA_DWN_01 +788 0x7EB8 //TX_TDDRC_ALPHA_DWN_02 +789 0x7EB8 //TX_TDDRC_ALPHA_DWN_03 +790 0x7EB8 //TX_TDDRC_ALPHA_DWN_04 +791 0x78D6 //TX_TDDRC_TD_DRC_LIMIT +792 0x0800 //TX_TDDRC_POST_LIMIT_GAIN +793 0x0000 //TX_TDDRC_RESRV_0 +794 0x0000 //TX_TDDRC_RESRV_1 +795 0x0018 //TX_FDDRC_BAND_MARGIN_0 +796 0x0030 //TX_FDDRC_BAND_MARGIN_1 +797 0x0050 //TX_FDDRC_BAND_MARGIN_2 +798 0x0080 //TX_FDDRC_BAND_MARGIN_3 +799 0x0007 //TX_FDDRC_BLOCK_EXP +800 0x5000 //TX_FDDRC_THRD_2_0 +801 0x5000 //TX_FDDRC_THRD_2_1 +802 0x5000 //TX_FDDRC_THRD_2_2 +803 0x5000 //TX_FDDRC_THRD_2_3 +804 0x6400 //TX_FDDRC_THRD_3_0 +805 0x6400 //TX_FDDRC_THRD_3_1 +806 0x6400 //TX_FDDRC_THRD_3_2 +807 0x6400 //TX_FDDRC_THRD_3_3 +808 0x2000 //TX_FDDRC_SLANT_0_0 +809 0x2000 //TX_FDDRC_SLANT_0_1 +810 0x2000 //TX_FDDRC_SLANT_0_2 +811 0x2000 //TX_FDDRC_SLANT_0_3 +812 0x5333 //TX_FDDRC_SLANT_1_0 +813 0x5333 //TX_FDDRC_SLANT_1_1 +814 0x5333 //TX_FDDRC_SLANT_1_2 +815 0x5333 //TX_FDDRC_SLANT_1_3 +816 0x0000 //TX_DEADMIC_SILENCE_TH +817 0x0000 //TX_MIC_DEGRADE_TH +818 0x0000 //TX_DEADMIC_CNT +819 0x0000 //TX_MIC_DEGRADE_CNT +820 0x0000 //TX_FDDRC_RESRV_4 +821 0x0000 //TX_FDDRC_RESRV_5 +822 0x0000 //TX_FDDRC_RESRV_6 +823 0x7FFF //TX_KS_NOISEPASTE_FACTOR +824 0x0001 //TX_KS_CONFIG +825 0x7FFF //TX_KS_GAIN_MIN +826 0x0000 //TX_KS_RESRV_0 +827 0x0000 //TX_KS_RESRV_1 +828 0x0000 //TX_KS_RESRV_2 +829 0x7C00 //TX_LAMBDA_PKA_FP +830 0x2000 //TX_TPKA_FP +831 0x0080 //TX_MIN_G_FP +832 0x2000 //TX_MAX_G_FP +833 0x4848 //TX_FFP_FP_K_METAL +834 0x4000 //TX_A_POST_FLT_FP +835 0x0F5C //TX_RTO_OUTBEAM_TH +836 0x4CCD //TX_TPKA_FP_THD +837 0x0000 //TX_MAX_G_FP_BLK +838 0x0000 //TX_FFP_FADEIN +839 0x0000 //TX_FFP_FADEOUT +840 0x0000 //TX_WHISPERCTH +841 0x0000 //TX_WHISPERHOLDT +842 0x0000 //TX_WHISP_ENTHH +843 0x0000 //TX_WHISP_ENTHL +844 0x0000 //TX_WHISP_RTOTH +845 0x0000 //TX_WHISP_RTOTH2 +846 0x0000 //TX_MUTE_PERIOD +847 0x0000 //TX_FADE_IN_PERIOD +848 0x0100 //TX_FFP_RESRV_2 +849 0x0020 //TX_FFP_RESRV_3 +850 0x0000 //TX_FFP_RESRV_4 +851 0x0000 //TX_FFP_RESRV_5 +852 0x0000 //TX_FFP_RESRV_6 +853 0x0000 //TX_FILTINDX +854 0x0000 //TX_TDDRC_THRD_0 +855 0x0000 //TX_TDDRC_THRD_1 +856 0x2000 //TX_TDDRC_THRD_2 +857 0x2000 //TX_TDDRC_THRD_3 +858 0x3000 //TX_TDDRC_SLANT_0 +859 0x6E00 //TX_TDDRC_SLANT_1 +860 0x3000 //TX_TDDRC_ALPHA_UP_00 +861 0x7EB8 //TX_TDDRC_ALPHA_DWN_00 +862 0x0000 //TX_TDDRC_HMNC_FLAG +863 0x199A //TX_TDDRC_HMNC_GAIN +864 0x0000 //TX_TDDRC_SMT_FLAG +865 0x0CCD //TX_TDDRC_SMT_W +866 0x0970 //TX_TDDRC_DRC_GAIN +867 0x78D6 //TX_TDDRC_LMT_THRD +868 0x0000 //TX_TDDRC_LMT_ALPHA +869 0x0000 //TX_TFMASKLTH +870 0x0000 //TX_TFMASKLTHL +871 0x0CCD //TX_TFMASKHTH +872 0x0CCD //TX_TFMASKLTH_BINVAD +873 0xF333 //TX_TFMASKLTH_NS_EST +874 0x2CCD //TX_TFMASKLTH_DOA +875 0xECCD //TX_TFMASKTH_BLESSCUT +876 0x1000 //TX_B_LESSCUT_RTO_MASK +877 0x3800 //TX_SB_RHO_MEAN_TH_ABN +878 0x2000 //TX_B_POST_FLT_MASK +879 0x0000 //TX_B_POST_FLT_MASK1 +880 0x5333 //TX_GAIN_WIND_MASK +881 0x7FFF //TX_TFMASK_BFSTRICT_MUSIC +882 0x0000 //TX_TFMASK_BFSTRICT_NOMUSIC +883 0x7333 //TX_FASTNS_OUTIN_TH +884 0x0CCD //TX_FASTNS_TFMASK_TH +885 0x0CCD //TX_FASTNS_TFMASKBIN_TH1 +886 0x0CCD //TX_FASTNS_TFMASKBIN_TH2 +887 0x0CCD //TX_FASTNS_TFMASKBIN_TH3 +888 0x0028 //TX_FASTNS_ARSPC_TH +889 0xC000 //TX_FASTNS_MASK5_TH +890 0x4848 //TX_POSTSSA_MIN_G_VR_MASK +891 0x1000 //TX_A_LESSCUT_RTO_MASK +892 0x1770 //TX_FASTNS_NOISETH +893 0xC000 //TX_FASTNS_SSA_THLFL +894 0xC000 //TX_FASTNS_SSA_THHFL +895 0xCCCC //TX_FASTNS_SSA_THLFH +896 0xD999 //TX_FASTNS_SSA_THHFH +897 0x0000 //TX_SENDFUNC_REG_MICMUTE +898 0x0000 //TX_SENDFUNC_REG_MICMUTE1 +899 0x0000 //TX_MICMUTE_RATIO_THR +900 0x0000 //TX_MICMUTE_AMP_THR +901 0x0000 //TX_MICMUTE_HPF_IND +902 0x0000 //TX_MICMUTE_LOG_EYR_TH +903 0x0000 //TX_MICMUTE_CVG_TIME +904 0x0000 //TX_MICMUTE_RELEASE_TIME +905 0x0000 //TX_MIC_VOLUME_MIC0MUTE +906 0x0000 //TX_MICMUTE_EPD_OFFSET_0 +907 0x0000 //TX_MICMUTE_FRQ_AEC_L +908 0x0000 //TX_MICMUTE_EAD_THR +909 0x0000 //TX_MICMUTE_LAMBDA_CB_NLE +910 0x0000 //TX_MICMUTE_LAMBDA_RE_EST +911 0x0000 //TX_DTD_THR1_MICMUTE_0 +912 0x0000 //TX_DTD_THR1_MICMUTE_1 +913 0x0000 //TX_DTD_THR1_MICMUTE_2 +914 0x0000 //TX_DTD_THR1_MICMUTE_3 +915 0x0000 //TX_DTD_THR2_MICMUTE_0 +916 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_0 +917 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_1 +918 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_2 +919 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_3 +920 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_4 +921 0x0000 //TX_MICMUTE_C_POST_FLT +922 0x0000 //TX_MICMUTE_DT_CUT_K +923 0x0000 //TX_MICMUTE_DT_CUT_THR +924 0x0000 //TX_MICMUTE_DT_CUT_K2 +925 0x0000 //TX_MICMUTE_DT_CUT_THR2 +926 0x0000 //TX_MICMUTE_DT2_HOLD_N +927 0x0000 //TX_MICMUTE_RATIODTH_THCUT +928 0x0000 //TX_MICMUTE_B_POST_FLT_ECHOL +929 0x0000 //TX_MICMUTE_B_POST_FLT_ECHOH +930 0x0000 //TX_MICMUTE_C_POST_FLT_MASK +931 0x0000 //TX_MICMUTE_RATIODTL_CUT_TH +932 0x0000 //TX_MICMUTE_DT_CUT_K1 +933 0x0000 //TX_MICMUTE_N2_SN_EST +934 0x0000 //TX_MICMUTE_THR_SN_EST_0 +935 0x0000 //TX_MICMUTE_MIN_G_CTRL_0 +936 0x0000 //TX_MICMUTE_A_POST_FILT_S_0 +937 0x0000 //TX_MICMUTE_B_POST_FILT_0 +938 0x0000 //TX_MIC1RUB_AMP_THR +939 0x0000 //TX_MIC1MUTE_RATIO_THR +940 0x0000 //TX_MIC1MUTE_AMP_THR +941 0x0000 //TX_MIC1MUTE_CVG_TIME +942 0x0000 //TX_MIC1MUTE_RELEASE_TIME +943 0x0000 //TX_AMS_RESRV_01 +944 0x0000 //TX_AMS_RESRV_02 +945 0x0000 //TX_AMS_RESRV_03 +946 0x0000 //TX_AMS_RESRV_04 +947 0x0000 //TX_AMS_RESRV_05 +948 0x0000 //TX_AMS_RESRV_06 +949 0x0000 //TX_AMS_RESRV_07 +950 0x0000 //TX_AMS_RESRV_08 +951 0x0000 //TX_AMS_RESRV_09 +952 0x0000 //TX_AMS_RESRV_10 +953 0x0000 //TX_AMS_RESRV_11 +954 0x0000 //TX_AMS_RESRV_12 +955 0x0000 //TX_AMS_RESRV_13 +956 0x0000 //TX_AMS_RESRV_14 +957 0x0000 //TX_AMS_RESRV_15 +958 0x0000 //TX_AMS_RESRV_16 +959 0x0000 //TX_AMS_RESRV_17 +960 0x0000 //TX_AMS_RESRV_18 +961 0x0000 //TX_AMS_RESRV_19 +#RX +0 0xA064 //RX_RECVFUNC_MODE_0 +1 0x0000 //RX_RECVFUNC_MODE_1 +2 0x0003 //RX_SAMPLINGFREQ_SIG +3 0x0003 //RX_SAMPLINGFREQ_PROC +4 0x000A //RX_FRAME_SZ +5 0x0000 //RX_DELAY_OPT +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +10 0x0800 //RX_PGA +11 0x7FFF //RX_A_HP +12 0x0000 //RX_B_PE +13 0x1800 //RX_THR_PITCH_DET_0 +14 0x1000 //RX_THR_PITCH_DET_1 +15 0x0800 //RX_THR_PITCH_DET_2 +16 0x0008 //RX_PITCH_BFR_LEN +17 0x0003 //RX_SBD_PITCH_DET +18 0x0100 //RX_PP_RESRV_0 +19 0x0020 //RX_PP_RESRV_1 +20 0x0400 //RX_N_SN_EST +21 0x000C //RX_N2_SN_EST +22 0x0003 //RX_NS_LVL_CTRL +23 0x9000 //RX_THR_SN_EST +24 0x7CCD //RX_LAMBDA_PFILT +25 0x000A //RX_FENS_RESRV_0 +26 0x0190 //RX_FENS_RESRV_1 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +30 0x0002 //RX_EXTRA_NS_L +31 0x0800 //RX_EXTRA_NS_A +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +35 0x199A //RX_A_POST_FLT +36 0x0000 //RX_LMT_THRD +37 0x4000 //RX_LMT_ALPHA +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +111 0x0000 //RX_FILTINDX +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +125 0x7C00 //RX_LAMBDA_PKA_FP +126 0x2000 //RX_TPKA_FP +127 0x2000 //RX_MIN_G_FP +128 0x0080 //RX_MAX_G_FP +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +131 0x0000 //RX_MAXLEVEL_CNG +132 0x3000 //RX_BWE_UV_TH +133 0x3000 //RX_BWE_UV_TH2 +134 0x1800 //RX_BWE_UV_TH3 +135 0x1000 //RX_BWE_V_TH +136 0x04CD //RX_BWE_GAIN1_V_TH1 +137 0x0F33 //RX_BWE_GAIN1_V_TH2 +138 0x7333 //RX_BWE_UV_EQ +139 0x199A //RX_BWE_V_EQ +140 0x7333 //RX_BWE_TONE_TH +141 0x0004 //RX_BWE_UV_HOLD_T +142 0x6CCD //RX_BWE_GAIN2_ALPHA +143 0x799A //RX_BWE_GAIN3_ALPHA +144 0x001E //RX_BWE_CUTOFF +145 0x3000 //RX_BWE_GAINFILL +146 0x3200 //RX_BWE_MAXTH_TONE +147 0x2000 //RX_BWE_EQ_0 +148 0x2000 //RX_BWE_EQ_1 +149 0x2000 //RX_BWE_EQ_2 +150 0x2000 //RX_BWE_EQ_3 +151 0x2000 //RX_BWE_EQ_4 +152 0x2000 //RX_BWE_EQ_5 +153 0x2000 //RX_BWE_EQ_6 +154 0x0000 //RX_BWE_RESRV_0 +155 0x0000 //RX_BWE_RESRV_1 +156 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#RX 2 +157 0x8064 //RX_RECVFUNC_MODE_0 +158 0x0000 //RX_RECVFUNC_MODE_1 +159 0x0003 //RX_SAMPLINGFREQ_SIG +160 0x0003 //RX_SAMPLINGFREQ_PROC +161 0x000A //RX_FRAME_SZ +162 0x0000 //RX_DELAY_OPT +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +167 0x0800 //RX_PGA +168 0x7FFF //RX_A_HP +169 0x0000 //RX_B_PE +170 0x1800 //RX_THR_PITCH_DET_0 +171 0x1000 //RX_THR_PITCH_DET_1 +172 0x0800 //RX_THR_PITCH_DET_2 +173 0x0008 //RX_PITCH_BFR_LEN +174 0x0003 //RX_SBD_PITCH_DET +175 0x0100 //RX_PP_RESRV_0 +176 0x0020 //RX_PP_RESRV_1 +177 0x0400 //RX_N_SN_EST +178 0x000C //RX_N2_SN_EST +179 0x0003 //RX_NS_LVL_CTRL +180 0x9000 //RX_THR_SN_EST +181 0x7CCD //RX_LAMBDA_PFILT +182 0x000A //RX_FENS_RESRV_0 +183 0x0190 //RX_FENS_RESRV_1 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +187 0x0002 //RX_EXTRA_NS_L +188 0x0800 //RX_EXTRA_NS_A +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +192 0x199A //RX_A_POST_FLT +193 0x0000 //RX_LMT_THRD +194 0x4000 //RX_LMT_ALPHA +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +268 0x0000 //RX_FILTINDX +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +282 0x7C00 //RX_LAMBDA_PKA_FP +283 0x2000 //RX_TPKA_FP +284 0x2000 //RX_MIN_G_FP +285 0x0080 //RX_MAX_G_FP +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +288 0x0000 //RX_MAXLEVEL_CNG +289 0x3000 //RX_BWE_UV_TH +290 0x3000 //RX_BWE_UV_TH2 +291 0x1800 //RX_BWE_UV_TH3 +292 0x1000 //RX_BWE_V_TH +293 0x04CD //RX_BWE_GAIN1_V_TH1 +294 0x0F33 //RX_BWE_GAIN1_V_TH2 +295 0x7333 //RX_BWE_UV_EQ +296 0x199A //RX_BWE_V_EQ +297 0x7333 //RX_BWE_TONE_TH +298 0x0004 //RX_BWE_UV_HOLD_T +299 0x6CCD //RX_BWE_GAIN2_ALPHA +300 0x799A //RX_BWE_GAIN3_ALPHA +301 0x001E //RX_BWE_CUTOFF +302 0x3000 //RX_BWE_GAINFILL +303 0x3200 //RX_BWE_MAXTH_TONE +304 0x2000 //RX_BWE_EQ_0 +305 0x2000 //RX_BWE_EQ_1 +306 0x2000 //RX_BWE_EQ_2 +307 0x2000 //RX_BWE_EQ_3 +308 0x2000 //RX_BWE_EQ_4 +309 0x2000 //RX_BWE_EQ_5 +310 0x2000 //RX_BWE_EQ_6 +311 0x0000 //RX_BWE_RESRV_0 +312 0x0000 //RX_BWE_RESRV_1 +313 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 + +#CASE_NAME BLUETOOTH-BTWB_NREC-RESERVE2-SWB +#PARAM_MODE FULL +#PARAM_TYPE TX+2RX +#TOTAL_CUSTOM_STEP 7+7 +#TX +0 0x0001 //TX_OPERATION_MODE_0 +1 0x0001 //TX_OPERATION_MODE_1 +2 0x0033 //TX_PATCH_REG +3 0x2A28 //TX_SENDFUNC_MODE_0 +4 0x0001 //TX_SENDFUNC_MODE_1 +5 0x0001 //TX_NUM_MIC +6 0x0003 //TX_SAMPLINGFREQ_SIG +7 0x0003 //TX_SAMPLINGFREQ_PROC +8 0x000A //TX_FRAME_SZ_SIG +9 0x000A //TX_FRAME_SZ +10 0x0000 //TX_DELAY_OPT +11 0x0028 //TX_MAX_TAIL_LENGTH +12 0x0001 //TX_NUM_LOUTCHN +13 0x0001 //TX_MAXNUM_AECREF +14 0x0000 //TX_DBG_FUNC_REG +15 0x0000 //TX_DBG_FUNC_REG1 +16 0x0000 //TX_SYS_RESRV_0 +17 0x0000 //TX_SYS_RESRV_1 +18 0x0000 //TX_SYS_RESRV_2 +19 0x0000 //TX_SYS_RESRV_3 +20 0x0000 //TX_DIST2REF0 +21 0x009B //TX_DIST2REF1 +22 0x0000 //TX_DIST2REF_02 +23 0x0000 //TX_DIST2REF_03 +24 0x0000 //TX_DIST2REF_04 +25 0x0000 //TX_DIST2REF_05 +26 0x0000 //TX_MMIC +27 0x0915 //TX_PGA_0 +28 0x0800 //TX_PGA_1 +29 0x0800 //TX_PGA_2 +30 0x0000 //TX_PGA_3 +31 0x0000 //TX_PGA_4 +32 0x0000 //TX_PGA_5 +33 0x0000 //TX_MIC_PAIRS +34 0x0000 //TX_MIC_PAIRS_HS +35 0x0002 //TX_MICS_FOR_BF +36 0x0000 //TX_MIC_PAIRS_FORL1 +37 0x0002 //TX_MICS_OF_PAIR0 +38 0x0002 //TX_MICS_OF_PAIR1 +39 0x0002 //TX_MICS_OF_PAIR2 +40 0x0002 //TX_MICS_OF_PAIR3 +41 0x0000 //TX_MIC_DATA_SRC0 +42 0x0001 //TX_MIC_DATA_SRC1 +43 0x0002 //TX_MIC_DATA_SRC2 +44 0x0000 //TX_MIC_DATA_SRC3 +45 0x0000 //TX_MIC_PAIR_CH_04 +46 0x0000 //TX_MIC_PAIR_CH_05 +47 0x0000 //TX_MIC_PAIR_CH_10 +48 0x0000 //TX_MIC_PAIR_CH_11 +49 0x0000 //TX_MIC_PAIR_CH_12 +50 0x0000 //TX_MIC_PAIR_CH_13 +51 0x0000 //TX_MIC_PAIR_CH_14 +52 0x05DC //TX_HD_BIN_MASK +53 0x0010 //TX_HD_SUBAND_MASK +54 0x19A1 //TX_HD_FRAME_AVG_MASK +55 0x0320 //TX_HD_MIN_FRQ +56 0x1000 //TX_HD_ALPHA_PSD +57 0x1100 //TX_T_PHPR1 +58 0x0000 //TX_T_PHPR2 +59 0x0000 //TX_T_PTPR +60 0x0000 //TX_T_PNPR +61 0x0000 //TX_T_PAPR1 +62 0xEE6C //TX_T_PSDVAT +63 0x0800 //TX_CNT +64 0x4000 //TX_ANTI_HOWL_GAIN +65 0x0001 //TX_MICFORBFMARK_0 +66 0x0001 //TX_MICFORBFMARK_1 +67 0x0001 //TX_MICFORBFMARK_2 +68 0x0001 //TX_MICFORBFMARK_3 +69 0x0001 //TX_MICFORBFMARK_4 +70 0x0001 //TX_MICFORBFMARK_5 +71 0x0000 //TX_DIST2REF_10 +72 0x3E00 //TX_DIST2REF_11 +73 0x0000 //TX_DIST2REF2 +74 0x0000 //TX_DIST2REF_13 +75 0x0000 //TX_DIST2REF_14 +76 0x0000 //TX_DIST2REF_15 +77 0x0000 //TX_DIST2REF_20 +78 0x0000 //TX_DIST2REF_21 +79 0x0000 //TX_DIST2REF_22 +80 0x0000 //TX_DIST2REF_23 +81 0x0000 //TX_DIST2REF_24 +82 0x0000 //TX_DIST2REF_25 +83 0x0000 //TX_DIST2REF_30 +84 0x0000 //TX_DIST2REF_31 +85 0x0000 //TX_DIST2REF_32 +86 0x0000 //TX_DIST2REF_33 +87 0x0000 //TX_DIST2REF_34 +88 0x0000 //TX_DIST2REF_35 +89 0x0000 //TX_MIC_LOC_00 +90 0x0000 //TX_MIC_LOC_01 +91 0x0000 //TX_MIC_LOC_02 +92 0x0000 //TX_MIC_LOC_03 +93 0x0000 //TX_MIC_LOC_04 +94 0x0000 //TX_MIC_LOC_05 +95 0x0000 //TX_MIC_LOC_10 +96 0x0000 //TX_MIC_LOC_11 +97 0x0000 //TX_MIC_LOC_12 +98 0x0000 //TX_MIC_LOC_13 +99 0x0000 //TX_MIC_LOC_14 +100 0x0000 //TX_MIC_LOC_15 +101 0x0000 //TX_MIC_LOC_20 +102 0x0000 //TX_MIC_LOC_21 +103 0x0000 //TX_MIC_LOC_22 +104 0x0000 //TX_MIC_LOC_23 +105 0x0000 //TX_MIC_LOC_24 +106 0x0000 //TX_MIC_LOC_25 +107 0x0200 //TX_MIC_REFBLK_VOLUME +108 0x0800 //TX_MIC_BLOCK_VOLUME +109 0x0000 //TX_INVERSE_MASK +110 0x0000 //TX_ADCS_MASK +111 0x04D0 //TX_ADCS_GAIN +112 0x4000 //TX_NFC_GAINFAC +113 0x0000 //TX_MAINMIC_BLKFACTOR +114 0x0000 //TX_REFMIC_BLKFACTOR +115 0x0000 //TX_BLMIC_BLKFACTOR +116 0x0000 //TX_BRMIC_BLKFACTOR +117 0x0031 //TX_MICBLK_START_BIN +118 0x0060 //TX_MICBLK_END_BIN +119 0x0015 //TX_MICBLK_FE_HOLD +120 0xFFF2 //TX_MICBLK_MR_EXP_TH +121 0xFFF2 //TX_MICBLK_LR_EXP_TH +122 0x0000 //TX_FENE_HOLD +123 0x4000 //TX_FE_ENER_TH_MTS +124 0x0004 //TX_FE_ENER_TH_EXP +125 0x6000 //TX_C_POST_FLT_MIC_MAINBLK +126 0x6000 //TX_C_POST_FLT_MIC_REFBLK +127 0x0010 //TX_MIC_BLOCK_N +128 0x7EFF //TX_A_HP +129 0x4000 //TX_B_PE +130 0x1800 //TX_THR_PITCH_DET_0 +131 0x1000 //TX_THR_PITCH_DET_1 +132 0x0800 //TX_THR_PITCH_DET_2 +133 0x0008 //TX_PITCH_BFR_LEN +134 0x0003 //TX_SBD_PITCH_DET +135 0x0050 //TX_TD_AEC_L +136 0x4000 //TX_MU0_UNP_TD_AEC +137 0x1000 //TX_MU0_PTD_TD_AEC +138 0x0000 //TX_PP_RESRV_0 +139 0x2A94 //TX_PP_RESRV_1 +140 0x55F0 //TX_PP_RESRV_2 +141 0x0000 //TX_PP_RESRV_3 +142 0x0000 //TX_PP_RESRV_4 +143 0x0000 //TX_PP_RESRV_5 +144 0x0000 //TX_PP_RESRV_6 +145 0x0000 //TX_PP_RESRV_7 +146 0x001E //TX_TAIL_LENGTH +147 0x0080 //TX_AEC_REF_GAIN_0 +148 0x0800 //TX_AEC_REF_GAIN_1 +149 0x0800 //TX_AEC_REF_GAIN_2 +150 0x7000 //TX_EAD_THR +151 0x0800 //TX_THR_RE_EST +152 0x0800 //TX_MIN_EQ_RE_EST_0 +153 0x0800 //TX_MIN_EQ_RE_EST_1 +154 0x0800 //TX_MIN_EQ_RE_EST_2 +155 0x0800 //TX_MIN_EQ_RE_EST_3 +156 0x0800 //TX_MIN_EQ_RE_EST_4 +157 0x0800 //TX_MIN_EQ_RE_EST_5 +158 0x0800 //TX_MIN_EQ_RE_EST_6 +159 0x0800 //TX_MIN_EQ_RE_EST_7 +160 0x0800 //TX_MIN_EQ_RE_EST_8 +161 0x0800 //TX_MIN_EQ_RE_EST_9 +162 0x0800 //TX_MIN_EQ_RE_EST_10 +163 0x0800 //TX_MIN_EQ_RE_EST_11 +164 0x0800 //TX_MIN_EQ_RE_EST_12 +165 0x4000 //TX_LAMBDA_RE_EST +166 0x2000 //TX_LAMBDA_CB_NLE +167 0x6000 //TX_C_POST_FLT +168 0x7000 //TX_GAIN_NP +169 0x00C8 //TX_SE_HOLD_N +170 0x00C8 //TX_DT_HOLD_N +171 0x03E8 //TX_DT2_HOLD_N +172 0x6666 //TX_AEC_RESRV_0 +173 0x0000 //TX_AEC_RESRV_1 +174 0x0014 //TX_AEC_RESRV_2 +175 0x0000 //TX_MIC_DELAY_LENGTH +176 0x0000 //TX_REF_DELAY_LENGTH +177 0x0000 //TX_ADD_LINEIN_GAINL +178 0x0000 //TX_ADD_LINEIN_GAINH +179 0x0000 //TX_MIN_EQ_RE_EST_14 +180 0x0000 //TX_DTD_THR1_8 +181 0x7FFF //TX_DTD_THR2_8 +182 0x0000 //TX_DTD_MIC_BLK2 +183 0x0008 //TX_FRQ_LIN_LEN +184 0x7FFF //TX_FRQ_AEC_LEN_RHO +185 0x6000 //TX_MU0_UNP_FRQ_AEC +186 0x4000 //TX_MU0_PTD_FRQ_AEC +187 0x000A //TX_MINENOISETH +188 0x0800 //TX_MU0_RE_EST +189 0x0001 //TX_AEC_NUM_CH +190 0x0000 //TX_BIGECHOATTENUATION_MAX +191 0x2000 //TX_A_POST_FLT_MICBLK +192 0x0000 //TX_BLKENERTH +193 0x0000 //TX_BLKENERHIGHTH +194 0x0000 //TX_NORMENERTH +195 0x0000 //TX_NORMENERHIGHTH +196 0x0000 //TX_NORMENERHIGHTHL +197 0x7800 //TX_DTD_THR1_0 +198 0x7000 //TX_DTD_THR1_1 +199 0x7FFF //TX_DTD_THR1_2 +200 0x7FFF //TX_DTD_THR1_3 +201 0x7FFF //TX_DTD_THR1_4 +202 0x7FFF //TX_DTD_THR1_5 +203 0x7FFF //TX_DTD_THR1_6 +204 0x7FFF //TX_DTD_THR2_0 +205 0x7FFF //TX_DTD_THR2_1 +206 0x7FFF //TX_DTD_THR2_2 +207 0x7FFF //TX_DTD_THR2_3 +208 0x7FFF //TX_DTD_THR2_4 +209 0x7FFF //TX_DTD_THR2_5 +210 0x7FFF //TX_DTD_THR2_6 +211 0x1000 //TX_DTD_THR3 +212 0x0000 //TX_SPK_CUT_K +213 0x0BB8 //TX_DT_CUT_K +214 0x0CCD //TX_DT_CUT_THR +215 0x04EB //TX_COMFORT_G +216 0x01F4 //TX_POWER_YOUT_TH +217 0x4000 //TX_FDPFGAINECHO +218 0x0000 //TX_DTD_HD_THR +219 0x0000 //TX_SPK_CUT_K_S +220 0x0000 //TX_DTD_MIC_BLK +221 0x0400 //TX_ADPT_STRICT_L +222 0x0200 //TX_ADPT_STRICT_H +223 0x0BB8 //TX_RATIO_DT_L_TH_LOW +224 0x3A98 //TX_RATIO_DT_H_TH_LOW +225 0x1770 //TX_RATIO_DT_L_TH_HIGH +226 0x4E20 //TX_RATIO_DT_H_TH_HIGH +227 0x09C4 //TX_RATIO_DT_L0_TH +228 0x0800 //TX_B_POST_FILT_ECHO_L +229 0x7FFF //TX_B_POST_FILT_ECHO_H +230 0x0200 //TX_MIN_G_CTRL_ECHO +231 0x7FFF //TX_B_LESSCUT_RTO_ECHO +232 0x00F0 //TX_EPD_OFFSET_00 +233 0x00F0 //TX_EPD_OFFST_01 +234 0x1388 //TX_RATIO_DT_L0_TH_HIGH +235 0x3A98 //TX_RATIO_DT_H_TH_CUT +236 0x7FFF //TX_MIN_EQ_RE_EST_13 +237 0x7FFF //TX_DTD_THR1_7 +238 0x7FFF //TX_DTD_THR2_7 +239 0x0800 //TX_DT_RESRV_7 +240 0x0800 //TX_DT_RESRV_8 +241 0x0000 //TX_DT_RESRV_9 +242 0xF400 //TX_THR_SN_EST_0 +243 0xF400 //TX_THR_SN_EST_1 +244 0xF600 //TX_THR_SN_EST_2 +245 0xF400 //TX_THR_SN_EST_3 +246 0xF400 //TX_THR_SN_EST_4 +247 0xF400 //TX_THR_SN_EST_5 +248 0xF400 //TX_THR_SN_EST_6 +249 0xF600 //TX_THR_SN_EST_7 +250 0x0000 //TX_DELTA_THR_SN_EST_0 +251 0x0200 //TX_DELTA_THR_SN_EST_1 +252 0x0200 //TX_DELTA_THR_SN_EST_2 +253 0x0200 //TX_DELTA_THR_SN_EST_3 +254 0x0200 //TX_DELTA_THR_SN_EST_4 +255 0x0200 //TX_DELTA_THR_SN_EST_5 +256 0x0000 //TX_DELTA_THR_SN_EST_6 +257 0x0200 //TX_DELTA_THR_SN_EST_7 +258 0x6000 //TX_LAMBDA_NN_EST_0 +259 0x4000 //TX_LAMBDA_NN_EST_1 +260 0x4000 //TX_LAMBDA_NN_EST_2 +261 0x4000 //TX_LAMBDA_NN_EST_3 +262 0x4000 //TX_LAMBDA_NN_EST_4 +263 0x4000 //TX_LAMBDA_NN_EST_5 +264 0x6000 //TX_LAMBDA_NN_EST_6 +265 0x4000 //TX_LAMBDA_NN_EST_7 +266 0x0400 //TX_N_SN_EST +267 0x001E //TX_INBEAM_T +268 0x0041 //TX_INBEAMHOLDT +269 0x2000 //TX_G_STRICT +270 0x2000 //TX_EQ_THR_BF +271 0x799A //TX_LAMBDA_EQ_BF +272 0x1000 //TX_NE_RTO_TH +273 0x0400 //TX_NE_RTO_TH_L +274 0x0800 //TX_MAINREFRTOH_TH_H +275 0x0800 //TX_MAINREFRTOH_TH_L +276 0x0800 //TX_MAINREFRTO_TH_H +277 0x0800 //TX_MAINREFRTO_TH_L +278 0x0200 //TX_MAINREFRTO_TH_EQ +279 0x1000 //TX_B_POST_FLT_0 +280 0x1000 //TX_B_POST_FLT_1 +281 0x000B //TX_NS_LVL_CTRL_0 +282 0x0011 //TX_NS_LVL_CTRL_1 +283 0x000F //TX_NS_LVL_CTRL_2 +284 0x000F //TX_NS_LVL_CTRL_3 +285 0x000F //TX_NS_LVL_CTRL_4 +286 0x000F //TX_NS_LVL_CTRL_5 +287 0x000F //TX_NS_LVL_CTRL_6 +288 0x0011 //TX_NS_LVL_CTRL_7 +289 0x000C //TX_MIN_GAIN_S_0 +290 0x000F //TX_MIN_GAIN_S_1 +291 0x000C //TX_MIN_GAIN_S_2 +292 0x000C //TX_MIN_GAIN_S_3 +293 0x000C //TX_MIN_GAIN_S_4 +294 0x000C //TX_MIN_GAIN_S_5 +295 0x000C //TX_MIN_GAIN_S_6 +296 0x000F //TX_MIN_GAIN_S_7 +297 0x7FFF //TX_NMOS_SUP +298 0x0000 //TX_NS_MAX_PRI_SNR_TH +299 0x0000 //TX_NMOS_SUP_MENSA +300 0x7FFF //TX_SNRI_SUP_0 +301 0x7FFF //TX_SNRI_SUP_1 +302 0x7FFF //TX_SNRI_SUP_2 +303 0x7FFF //TX_SNRI_SUP_3 +304 0x7FFF //TX_SNRI_SUP_4 +305 0x7FFF //TX_SNRI_SUP_5 +306 0x7FFF //TX_SNRI_SUP_6 +307 0x7FFF //TX_SNRI_SUP_7 +308 0x7FFF //TX_THR_LFNS +309 0x000E //TX_G_LFNS +310 0x09C4 //TX_GAIN0_NTH +311 0x000A //TX_MUSIC_MORENS +312 0x7FFF //TX_A_POST_FILT_0 +313 0x2000 //TX_A_POST_FILT_1 +314 0x2000 //TX_A_POST_FILT_S_0 +315 0x5000 //TX_A_POST_FILT_S_1 +316 0x5000 //TX_A_POST_FILT_S_2 +317 0x5000 //TX_A_POST_FILT_S_3 +318 0x5000 //TX_A_POST_FILT_S_4 +319 0x5000 //TX_A_POST_FILT_S_5 +320 0x4000 //TX_A_POST_FILT_S_6 +321 0x5000 //TX_A_POST_FILT_S_7 +322 0x1000 //TX_B_POST_FILT_0 +323 0x1000 //TX_B_POST_FILT_1 +324 0x1000 //TX_B_POST_FILT_2 +325 0x1000 //TX_B_POST_FILT_3 +326 0x1000 //TX_B_POST_FILT_4 +327 0x1000 //TX_B_POST_FILT_5 +328 0x1000 //TX_B_POST_FILT_6 +329 0x1000 //TX_B_POST_FILT_7 +330 0x7FFF //TX_B_LESSCUT_RTO_S_0 +331 0x7FFF //TX_B_LESSCUT_RTO_S_1 +332 0x7FFF //TX_B_LESSCUT_RTO_S_2 +333 0x7FFF //TX_B_LESSCUT_RTO_S_3 +334 0x7FFF //TX_B_LESSCUT_RTO_S_4 +335 0x7FFF //TX_B_LESSCUT_RTO_S_5 +336 0x7FFF //TX_B_LESSCUT_RTO_S_6 +337 0x7FFF //TX_B_LESSCUT_RTO_S_7 +338 0x7900 //TX_LAMBDA_PFILT +339 0x7B00 //TX_LAMBDA_PFILT_S_0 +340 0x7B00 //TX_LAMBDA_PFILT_S_1 +341 0x7B00 //TX_LAMBDA_PFILT_S_2 +342 0x7B00 //TX_LAMBDA_PFILT_S_3 +343 0x7B00 //TX_LAMBDA_PFILT_S_4 +344 0x7B00 //TX_LAMBDA_PFILT_S_5 +345 0x7B00 //TX_LAMBDA_PFILT_S_6 +346 0x7B00 //TX_LAMBDA_PFILT_S_7 +347 0x0000 //TX_K_PEPPER +348 0x0800 //TX_A_PEPPER +349 0x1EAA //TX_K_PEPPER_HF +350 0x0800 //TX_A_PEPPER_HF +351 0x0001 //TX_HMNC_BST_FLG +352 0x0200 //TX_HMNC_BST_THR +353 0x0800 //TX_DT_BINVAD_TH_0 +354 0x0800 //TX_DT_BINVAD_TH_1 +355 0x0800 //TX_DT_BINVAD_TH_2 +356 0x0800 //TX_DT_BINVAD_TH_3 +357 0x1D4C //TX_DT_BINVAD_ENDF +358 0x0000 //TX_C_POST_FLT_DT +359 0x0CCD //TX_NS_B_POST_FLT_LESSCUT +360 0x0100 //TX_DT_BOOST +361 0x0000 //TX_BF_SGRAD_FLG +362 0x0005 //TX_BF_DVG_TH +363 0x001E //TX_SN_C_F +364 0x0000 //TX_K_APT +365 0x0001 //TX_NOISEDET +366 0x0190 //TX_NDETCT +367 0x0050 //TX_NOISE_TH_0 +368 0x7FFF //TX_NOISE_TH_0_2 +369 0x7FFF //TX_NOISE_TH_0_3 +370 0x07D0 //TX_NOISE_TH_1 +371 0x00C8 //TX_NOISE_TH_2 +372 0x3A98 //TX_NOISE_TH_3 +373 0x0FA0 //TX_NOISE_TH_4 +374 0x157C //TX_NOISE_TH_5 +375 0x7FFF //TX_NOISE_TH_5_2 +376 0x7FFF //TX_NOISE_TH_5_3 +377 0x7FFF //TX_NOISE_TH_5_4 +378 0x044C //TX_NOISE_TH_6 +379 0x0014 //TX_MINENOISE_TH +380 0x4000 //TX_MORENS_TFMASK_TH +381 0xFFEE //TX_DRC_QUIET_FLOOR +382 0x6000 //TX_RATIODTL_CUT_TH +383 0xFFF3 //TX_DT_CUT_K1 +384 0x0666 //TX_OUT_ENER_S_TH_CLEAN +385 0x0666 //TX_OUT_ENER_S_TH_LESSCLEAN +386 0x0333 //TX_OUT_ENER_S_TH_NOISY +387 0x019A //TX_OUT_ENER_TH_NOISE +388 0x0333 //TX_OUT_ENER_TH_SPEECH +389 0x2000 //TX_SN_NPB_GAIN +390 0x0000 //TX_NN_NPB_GAIN +391 0x0000 //TX_POST_MASK_SUP_HSNE +392 0x0000 //TX_TAIL_DET_TH +393 0x0000 //TX_B_LESSCUT_RTO_WTA +394 0x0000 //TX_MEL_G_R +395 0x0800 //TX_SUPHIGH_TH +396 0x00C8 //TX_MASK_G_R +397 0x0002 //TX_EXTRA_NS_L +398 0x0800 //TX_C_POST_FLT_MASK +399 0x0005 //TX_A_POST_FLT_WNS +400 0x0148 //TX_MIN_G_LOW300HZ +401 0x0002 //TX_MAXLEVEL_CNG +402 0x00B4 //TX_STN_NOISE_TH +403 0x4000 //TX_POST_MASK_SUP +404 0x7FFF //TX_POST_MASK_ADJUST +405 0x00C8 //TX_NS_ENOISE_MIC0_TH +406 0x0014 //TX_MINENOISE_MIC0_TH +407 0x012C //TX_MINENOISE_MIC0_S_TH +408 0x2900 //TX_MIN_G_CTRL_SSNS +409 0x0800 //TX_METAL_RTO_THR +410 0x4848 //TX_NS_FP_K_METAL +411 0x3A98 //TX_NOISEDET_BOOST_TH +412 0x0FA0 //TX_NSMOOTH_TH +413 0x0000 //TX_NS_RESRV_8 +414 0x1800 //TX_RHO_UPB +415 0x0BB8 //TX_N_HOLD_HS +416 0x0050 //TX_N_RHO_BFR0 +417 0x7FFF //TX_LAMBDA_ARSP_EST +418 0x0100 //TX_EXTRA_GAIN_MICBLOCK +419 0x0CCD //TX_THR_STD_NSR +420 0x019A //TX_THR_STD_PLH +421 0x2AF8 //TX_N_HOLD_STD +422 0x0066 //TX_THR_STD_RHO +423 0x2000 //TX_BF_RESET_THR_HS +424 0x09C4 //TX_SB_RTO_MEAN_TH +425 0x0000 //TX_SB_RHO_MEAN_TH_NTALK +426 0x3800 //TX_SB_RTO_MEAN_TH_ABN +427 0x2EE0 //TX_SB_RTO_MEAN_TH_RUB +428 0x0000 //TX_WTA_EN_RTO_TH +429 0x0000 //TX_TOP_ENER_TH_F +430 0x0000 //TX_DESIRED_TALK_HOLDT +431 0x0800 //TX_MIC_BLOCK_FACTOR +432 0x0000 //TX_NSEST_BFRLRNRDC +433 0x0000 //TX_THR_POST_FLT_HS +434 0x0010 //TX_HS_VAD_BIN +435 0x2666 //TX_THR_VAD_HS +436 0x2CCD //TX_MEAN_RTO_MIN_TH2 +437 0x0032 //TX_SILENCE_T +438 0x0000 //TX_A_POST_FLT_WTA +439 0x799A //TX_LAMBDA_PFLT_WTA +440 0x0000 //TX_SB_RHO_MEAN2_TH +441 0x0190 //TX_SB_RHO_MEAN3_TH +442 0x0000 //TX_HS_RESRV_4 +443 0x0000 //TX_HS_RESRV_5 +444 0x003C //TX_DOA_VAD_THR_1 +445 0x0000 //TX_DOA_VAD_THR_2 +446 0x0028 //TX_DOA_VAD_THR1_0 +447 0x0028 //TX_DOA_VAD_THR1_1 +448 0x0000 //TX_SRC_DOA_RNG_LOW_0A +449 0x00B4 //TX_SRC_DOA_RNG_HIGH_0A +450 0x005A //TX_DFLT_SRC_DOA_0A +451 0x0000 //TX_SRC_DOA_RNG_LOW_0B +452 0x0000 //TX_SRC_DOA_RNG_HIGH_0B +453 0x0000 //TX_DFLT_SRC_DOA_0B +454 0x0000 //TX_SRC_DOA_RNG_LOW_0C +455 0x0000 //TX_SRC_DOA_RNG_HIGH_0C +456 0x0000 //TX_DFLT_SRC_DOA_0C +457 0x0000 //TX_SRC_DOA_RNG_LOW_0D +458 0x0000 //TX_SRC_DOA_RNG_HIGH_0D +459 0x0000 //TX_DFLT_SRC_DOA_0D +460 0x0000 //TX_SRC_DOA_RNG_LOW_1A +461 0x00B4 //TX_SRC_DOA_RNG_HIGH_1A +462 0x005A //TX_DFLT_SRC_DOA_1A +463 0x0000 //TX_SRC_DOA_RNG_LOW_1B +464 0x00B4 //TX_SRC_DOA_RNG_HIGH_1B +465 0x005A //TX_DFLT_SRC_DOA_1B +466 0x0000 //TX_SRC_DOA_RNG_LOW_1C +467 0x00B4 //TX_SRC_DOA_RNG_HIGH_1C +468 0x005A //TX_DFLT_SRC_DOA_1C +469 0x0000 //TX_SRC_DOA_RNG_LOW_1D +470 0x00B4 //TX_SRC_DOA_RNG_HIGH_1D +471 0x005A //TX_DFLT_SRC_DOA_1D +472 0x0100 //TX_BF_HOLDOFF_T +473 0x7FFF //TX_DOA_COST_FACTOR +474 0x4000 //TX_MAINTOREFR_TH0 +475 0x071C //TX_DOA_TRK_THR +476 0x012C //TX_DOA_TRACK_HT +477 0x0200 //TX_N1_HOLD_HF +478 0x0100 //TX_N2_HOLD_HF +479 0x3000 //TX_BF_RESET_THR_HF +480 0x7333 //TX_DOA_SMOOTH +481 0x0800 //TX_MU_BF +482 0x0800 //TX_BF_MU_LF_B2 +483 0x0040 //TX_BF_FC_END_BIN_B2 +484 0x0020 //TX_BF_FC_END_BIN +485 0x0000 //TX_HF_RESRV_25 +486 0x0000 //TX_HF_RESRV_26 +487 0x0007 //TX_N_DOA_SEED +488 0x0001 //TX_FINE_DOA_SEARCH_FLG +489 0x0000 //TX_HF_RESRV_27 +490 0x038E //TX_DLT_SRC_DOA_RNG +491 0x0200 //TX_BF_MU_LF +492 0x0000 //TX_DFLT_SRC_LOC_0 +493 0x7FFF //TX_DFLT_SRC_LOC_1 +494 0x0000 //TX_DFLT_SRC_LOC_2 +495 0x038E //TX_DOA_TRACK_VADTH +496 0x0000 //TX_DOA_TRACK_NEW +497 0x01E0 //TX_NOR_OFF_THR +498 0x7C00 //TX_MORE_ON_700HZ_THR +499 0x2000 //TX_MU_BF_ADPT_NS +500 0x0000 //TX_ADAPT_LEN +501 0x6666 //TX_MORE_SNS +502 0x0000 //TX_NOR_OFF_TH1 +503 0x0000 //TX_WIDE_MASK_TH +504 0xD333 //TX_SUBSNRATIOHIGH4MEANBCK_THR +505 0x6000 //TX_C_POST_FLT_CUT +506 0x2000 //TX_RADIODTLV +507 0x0320 //TX_POWER_LINEIN_TH +508 0x0014 //TX_FE_VADCOUNT_TH_FC +509 0x0000 //TX_ECHO_SUPP_FC +510 0x0C80 //TX_ECHO_TH +511 0x6666 //TX_MIC_TO_BFGAIN +512 0x0000 //TX_MICTOBFGAIN0 +513 0x0000 //TX_FASTMUE_TH +514 0x0000 //TX_DEREVERB_LF_MU +515 0x0000 //TX_DEREVERB_HF_MU +516 0x0000 //TX_DEREVERB_DELAY +517 0x0000 //TX_DEREVERB_COEF_LEN +518 0x0000 //TX_DEREVERB_DNR +519 0x0000 //TX_DEREVERB_ALPHA +520 0x0000 //TX_DEREVERB_BETA +521 0x0000 //TX_GSC_RTOL_TH +522 0x0000 //TX_GSC_RTOH_TH +523 0x0000 //TX_WIDE2_MEANHTH +524 0x0000 //TX_DR_RESRV_5 +525 0x0000 //TX_DR_RESRV_6 +526 0x0000 //TX_DR_RESRV_7 +527 0x0000 //TX_DR_RESRV_8 +528 0x1333 //TX_WIND_MARK_TH +529 0x399A //TX_CORR_THR +530 0x0004 //TX_SNR_THR +531 0x0010 //TX_ENGY_THR +532 0x1770 //TX_CORR_HIGH_TH +533 0x6000 //TX_ENGY_THR_2 +534 0x3400 //TX_MEAN_RTO_THR +535 0x0028 //TX_WNS_ENOISE_MIC0_TH +536 0x3000 //TX_RATIOMICL_TH +537 0x64CD //TX_CALIG_HS +538 0x0000 //TX_LVL_CTRL +539 0x0014 //TX_WIND_SUPRTO +540 0x000A //TX_WNS_MIN_G +541 0x0000 //TX_WNS_B_POST_FLT +542 0x2800 //TX_RATIOMICH_TH +543 0xD120 //TX_WIND_INBEAM_L_TH +544 0x0FA0 //TX_WIND_INBEAM_H_TH +545 0x2000 //TX_WNS_RESRV_0 +546 0x59D8 //TX_WNS_RESRV_1 +547 0x0000 //TX_WNS_RESRV_2 +548 0x0000 //TX_WNS_RESRV_3 +549 0x0000 //TX_WNS_RESRV_4 +550 0x0000 //TX_WNS_RESRV_5 +551 0x0000 //TX_WNS_RESRV_6 +552 0x0000 //TX_BVE_NOISE_FLOOR_0 +553 0x0070 //TX_BVE_NOISE_FLOOR_1 +554 0x0070 //TX_BVE_NOISE_FLOOR_2 +555 0x0010 //TX_BVE_NOISE_FLOOR_3 +556 0x0070 //TX_BVE_NOISE_FLOOR_4 +557 0x00B0 //TX_BVE_NOISE_FLOOR_5 +558 0x0E66 //TX_BVE_NOISE_FLOOR_6 +559 0x0050 //TX_BVE_NOISE_FLOOR_7 +560 0x770A //TX_BVE_NOISE_FLOOR_8 +561 0x0000 //TX_BVE_NOISE_FLOOR_9 +562 0x0000 //TX_BVE_IN_N +563 0x0000 //TX_BVE_OUT_N +564 0x0000 //TX_BVE_MICALPHA_DOWN +565 0x0000 //TX_PB_RESRV_1 +566 0x0020 //TX_FDEQ_SUBNUM +567 0x4848 //TX_FDEQ_GAIN_0 +568 0x4848 //TX_FDEQ_GAIN_1 +569 0x4848 //TX_FDEQ_GAIN_2 +570 0x4848 //TX_FDEQ_GAIN_3 +571 0x4848 //TX_FDEQ_GAIN_4 +572 0x4848 //TX_FDEQ_GAIN_5 +573 0x4848 //TX_FDEQ_GAIN_6 +574 0x4848 //TX_FDEQ_GAIN_7 +575 0x4848 //TX_FDEQ_GAIN_8 +576 0x4848 //TX_FDEQ_GAIN_9 +577 0x4848 //TX_FDEQ_GAIN_10 +578 0x4848 //TX_FDEQ_GAIN_11 +579 0x4848 //TX_FDEQ_GAIN_12 +580 0x4848 //TX_FDEQ_GAIN_13 +581 0x4848 //TX_FDEQ_GAIN_14 +582 0x4848 //TX_FDEQ_GAIN_15 +583 0x4848 //TX_FDEQ_GAIN_16 +584 0x4848 //TX_FDEQ_GAIN_17 +585 0x4848 //TX_FDEQ_GAIN_18 +586 0x4848 //TX_FDEQ_GAIN_19 +587 0x4848 //TX_FDEQ_GAIN_20 +588 0x4848 //TX_FDEQ_GAIN_21 +589 0x4848 //TX_FDEQ_GAIN_22 +590 0x4848 //TX_FDEQ_GAIN_23 +591 0x0202 //TX_FDEQ_BIN_0 +592 0x0203 //TX_FDEQ_BIN_1 +593 0x0303 //TX_FDEQ_BIN_2 +594 0x0304 //TX_FDEQ_BIN_3 +595 0x0405 //TX_FDEQ_BIN_4 +596 0x0506 //TX_FDEQ_BIN_5 +597 0x0708 //TX_FDEQ_BIN_6 +598 0x090A //TX_FDEQ_BIN_7 +599 0x0B0C //TX_FDEQ_BIN_8 +600 0x0D0E //TX_FDEQ_BIN_9 +601 0x1013 //TX_FDEQ_BIN_10 +602 0x1719 //TX_FDEQ_BIN_11 +603 0x1B1E //TX_FDEQ_BIN_12 +604 0x1E1E //TX_FDEQ_BIN_13 +605 0x1E28 //TX_FDEQ_BIN_14 +606 0x282C //TX_FDEQ_BIN_15 +607 0x0000 //TX_FDEQ_BIN_16 +608 0x0000 //TX_FDEQ_BIN_17 +609 0x0000 //TX_FDEQ_BIN_18 +610 0x0000 //TX_FDEQ_BIN_19 +611 0x0000 //TX_FDEQ_BIN_20 +612 0x0000 //TX_FDEQ_BIN_21 +613 0x0000 //TX_FDEQ_BIN_22 +614 0x0000 //TX_FDEQ_BIN_23 +615 0x0000 //TX_FDEQ_PADDING +616 0x0020 //TX_PREEQ_SUBNUM_MIC0 +617 0x4848 //TX_PREEQ_GAIN_MIC0_0 +618 0x4848 //TX_PREEQ_GAIN_MIC0_1 +619 0x4848 //TX_PREEQ_GAIN_MIC0_2 +620 0x4848 //TX_PREEQ_GAIN_MIC0_3 +621 0x4848 //TX_PREEQ_GAIN_MIC0_4 +622 0x4848 //TX_PREEQ_GAIN_MIC0_5 +623 0x4848 //TX_PREEQ_GAIN_MIC0_6 +624 0x4848 //TX_PREEQ_GAIN_MIC0_7 +625 0x4868 //TX_PREEQ_GAIN_MIC0_8 +626 0x6860 //TX_PREEQ_GAIN_MIC0_9 +627 0x6048 //TX_PREEQ_GAIN_MIC0_10 +628 0x4848 //TX_PREEQ_GAIN_MIC0_11 +629 0x4848 //TX_PREEQ_GAIN_MIC0_12 +630 0x4848 //TX_PREEQ_GAIN_MIC0_13 +631 0x4848 //TX_PREEQ_GAIN_MIC0_14 +632 0x4848 //TX_PREEQ_GAIN_MIC0_15 +633 0x4848 //TX_PREEQ_GAIN_MIC0_16 +634 0x4848 //TX_PREEQ_GAIN_MIC0_17 +635 0x4848 //TX_PREEQ_GAIN_MIC0_18 +636 0x4848 //TX_PREEQ_GAIN_MIC0_19 +637 0x4848 //TX_PREEQ_GAIN_MIC0_20 +638 0x4848 //TX_PREEQ_GAIN_MIC0_21 +639 0x4848 //TX_PREEQ_GAIN_MIC0_22 +640 0x4848 //TX_PREEQ_GAIN_MIC0_23 +641 0x0E10 //TX_PREEQ_BIN_MIC0_0 +642 0x1010 //TX_PREEQ_BIN_MIC0_1 +643 0x1010 //TX_PREEQ_BIN_MIC0_2 +644 0x1010 //TX_PREEQ_BIN_MIC0_3 +645 0x1010 //TX_PREEQ_BIN_MIC0_4 +646 0x1010 //TX_PREEQ_BIN_MIC0_5 +647 0x1010 //TX_PREEQ_BIN_MIC0_6 +648 0x1010 //TX_PREEQ_BIN_MIC0_7 +649 0x1010 //TX_PREEQ_BIN_MIC0_8 +650 0x1010 //TX_PREEQ_BIN_MIC0_9 +651 0x1010 //TX_PREEQ_BIN_MIC0_10 +652 0x1010 //TX_PREEQ_BIN_MIC0_11 +653 0x1010 //TX_PREEQ_BIN_MIC0_12 +654 0x1010 //TX_PREEQ_BIN_MIC0_13 +655 0x1010 //TX_PREEQ_BIN_MIC0_14 +656 0x0200 //TX_PREEQ_BIN_MIC0_15 +657 0x0000 //TX_PREEQ_BIN_MIC0_16 +658 0x0000 //TX_PREEQ_BIN_MIC0_17 +659 0x0000 //TX_PREEQ_BIN_MIC0_18 +660 0x0000 //TX_PREEQ_BIN_MIC0_19 +661 0x0000 //TX_PREEQ_BIN_MIC0_20 +662 0x0000 //TX_PREEQ_BIN_MIC0_21 +663 0x0000 //TX_PREEQ_BIN_MIC0_22 +664 0x0000 //TX_PREEQ_BIN_MIC0_23 +665 0x0020 //TX_PREEQ_SUBNUM_MIC1 +666 0x4848 //TX_PREEQ_GAIN_MIC1_0 +667 0x4848 //TX_PREEQ_GAIN_MIC1_1 +668 0x4848 //TX_PREEQ_GAIN_MIC1_2 +669 0x4848 //TX_PREEQ_GAIN_MIC1_3 +670 0x4848 //TX_PREEQ_GAIN_MIC1_4 +671 0x4848 //TX_PREEQ_GAIN_MIC1_5 +672 0x4848 //TX_PREEQ_GAIN_MIC1_6 +673 0x4848 //TX_PREEQ_GAIN_MIC1_7 +674 0x4848 //TX_PREEQ_GAIN_MIC1_8 +675 0x4848 //TX_PREEQ_GAIN_MIC1_9 +676 0x4848 //TX_PREEQ_GAIN_MIC1_10 +677 0x4848 //TX_PREEQ_GAIN_MIC1_11 +678 0x4848 //TX_PREEQ_GAIN_MIC1_12 +679 0x4848 //TX_PREEQ_GAIN_MIC1_13 +680 0x4848 //TX_PREEQ_GAIN_MIC1_14 +681 0x4848 //TX_PREEQ_GAIN_MIC1_15 +682 0x4848 //TX_PREEQ_GAIN_MIC1_16 +683 0x4848 //TX_PREEQ_GAIN_MIC1_17 +684 0x4848 //TX_PREEQ_GAIN_MIC1_18 +685 0x4848 //TX_PREEQ_GAIN_MIC1_19 +686 0x4848 //TX_PREEQ_GAIN_MIC1_20 +687 0x4848 //TX_PREEQ_GAIN_MIC1_21 +688 0x4848 //TX_PREEQ_GAIN_MIC1_22 +689 0x4848 //TX_PREEQ_GAIN_MIC1_23 +690 0x0E10 //TX_PREEQ_BIN_MIC1_0 +691 0x1010 //TX_PREEQ_BIN_MIC1_1 +692 0x1010 //TX_PREEQ_BIN_MIC1_2 +693 0x1010 //TX_PREEQ_BIN_MIC1_3 +694 0x1010 //TX_PREEQ_BIN_MIC1_4 +695 0x1010 //TX_PREEQ_BIN_MIC1_5 +696 0x1010 //TX_PREEQ_BIN_MIC1_6 +697 0x1010 //TX_PREEQ_BIN_MIC1_7 +698 0x1010 //TX_PREEQ_BIN_MIC1_8 +699 0x1010 //TX_PREEQ_BIN_MIC1_9 +700 0x1010 //TX_PREEQ_BIN_MIC1_10 +701 0x1010 //TX_PREEQ_BIN_MIC1_11 +702 0x1010 //TX_PREEQ_BIN_MIC1_12 +703 0x1010 //TX_PREEQ_BIN_MIC1_13 +704 0x1010 //TX_PREEQ_BIN_MIC1_14 +705 0x0200 //TX_PREEQ_BIN_MIC1_15 +706 0x0000 //TX_PREEQ_BIN_MIC1_16 +707 0x0000 //TX_PREEQ_BIN_MIC1_17 +708 0x0000 //TX_PREEQ_BIN_MIC1_18 +709 0x0000 //TX_PREEQ_BIN_MIC1_19 +710 0x0000 //TX_PREEQ_BIN_MIC1_20 +711 0x0000 //TX_PREEQ_BIN_MIC1_21 +712 0x0000 //TX_PREEQ_BIN_MIC1_22 +713 0x0000 //TX_PREEQ_BIN_MIC1_23 +714 0x0020 //TX_PREEQ_SUBNUM_MIC2 +715 0x4848 //TX_PREEQ_GAIN_MIC2_0 +716 0x4848 //TX_PREEQ_GAIN_MIC2_1 +717 0x4848 //TX_PREEQ_GAIN_MIC2_2 +718 0x4848 //TX_PREEQ_GAIN_MIC2_3 +719 0x4848 //TX_PREEQ_GAIN_MIC2_4 +720 0x4848 //TX_PREEQ_GAIN_MIC2_5 +721 0x4848 //TX_PREEQ_GAIN_MIC2_6 +722 0x4848 //TX_PREEQ_GAIN_MIC2_7 +723 0x4848 //TX_PREEQ_GAIN_MIC2_8 +724 0x4848 //TX_PREEQ_GAIN_MIC2_9 +725 0x4848 //TX_PREEQ_GAIN_MIC2_10 +726 0x4848 //TX_PREEQ_GAIN_MIC2_11 +727 0x4848 //TX_PREEQ_GAIN_MIC2_12 +728 0x4848 //TX_PREEQ_GAIN_MIC2_13 +729 0x4848 //TX_PREEQ_GAIN_MIC2_14 +730 0x4848 //TX_PREEQ_GAIN_MIC2_15 +731 0x4848 //TX_PREEQ_GAIN_MIC2_16 +732 0x4848 //TX_PREEQ_GAIN_MIC2_17 +733 0x4848 //TX_PREEQ_GAIN_MIC2_18 +734 0x4848 //TX_PREEQ_GAIN_MIC2_19 +735 0x4848 //TX_PREEQ_GAIN_MIC2_20 +736 0x4848 //TX_PREEQ_GAIN_MIC2_21 +737 0x4848 //TX_PREEQ_GAIN_MIC2_22 +738 0x4848 //TX_PREEQ_GAIN_MIC2_23 +739 0x0E10 //TX_PREEQ_BIN_MIC2_0 +740 0x1010 //TX_PREEQ_BIN_MIC2_1 +741 0x1010 //TX_PREEQ_BIN_MIC2_2 +742 0x1010 //TX_PREEQ_BIN_MIC2_3 +743 0x1010 //TX_PREEQ_BIN_MIC2_4 +744 0x1010 //TX_PREEQ_BIN_MIC2_5 +745 0x1010 //TX_PREEQ_BIN_MIC2_6 +746 0x1010 //TX_PREEQ_BIN_MIC2_7 +747 0x1010 //TX_PREEQ_BIN_MIC2_8 +748 0x1010 //TX_PREEQ_BIN_MIC2_9 +749 0x1010 //TX_PREEQ_BIN_MIC2_10 +750 0x1010 //TX_PREEQ_BIN_MIC2_11 +751 0x1010 //TX_PREEQ_BIN_MIC2_12 +752 0x1010 //TX_PREEQ_BIN_MIC2_13 +753 0x1010 //TX_PREEQ_BIN_MIC2_14 +754 0x0200 //TX_PREEQ_BIN_MIC2_15 +755 0x0000 //TX_PREEQ_BIN_MIC2_16 +756 0x0000 //TX_PREEQ_BIN_MIC2_17 +757 0x0000 //TX_PREEQ_BIN_MIC2_18 +758 0x0000 //TX_PREEQ_BIN_MIC2_19 +759 0x0000 //TX_PREEQ_BIN_MIC2_20 +760 0x0000 //TX_PREEQ_BIN_MIC2_21 +761 0x0000 //TX_PREEQ_BIN_MIC2_22 +762 0x0000 //TX_PREEQ_BIN_MIC2_23 +763 0x0006 //TX_MASKING_ABILITY +764 0x0800 //TX_NND_WEIGHT +765 0x0062 //TX_MIC_CALIBRATION_0 +766 0x0062 //TX_MIC_CALIBRATION_1 +767 0x0062 //TX_MIC_CALIBRATION_2 +768 0x0062 //TX_MIC_CALIBRATION_3 +769 0x0046 //TX_MIC_PWR_BIAS_0 +770 0x0046 //TX_MIC_PWR_BIAS_1 +771 0x0046 //TX_MIC_PWR_BIAS_2 +772 0x0046 //TX_MIC_PWR_BIAS_3 +773 0x000C //TX_GAIN_LIMIT_0 +774 0x000C //TX_GAIN_LIMIT_1 +775 0x000C //TX_GAIN_LIMIT_2 +776 0x000C //TX_GAIN_LIMIT_3 +777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN +778 0x7FDE //TX_BVE_VAD0_ALPHAUP +779 0x7F3A //TX_BVE_VAD0_ALPHADOWN +780 0x2000 //TX_BVE_GAINWEIGHT_NOFEVADLI +781 0x7F5B //TX_BVE_FEVADLI_ALPHA +782 0x7F19 //TX_BVE_NOVAD0_ALPHAUP +783 0x3000 //TX_TDDRC_ALPHA_UP_01 +784 0x3000 //TX_TDDRC_ALPHA_UP_02 +785 0x3000 //TX_TDDRC_ALPHA_UP_03 +786 0x3000 //TX_TDDRC_ALPHA_UP_04 +787 0x7EB8 //TX_TDDRC_ALPHA_DWN_01 +788 0x7EB8 //TX_TDDRC_ALPHA_DWN_02 +789 0x7EB8 //TX_TDDRC_ALPHA_DWN_03 +790 0x7EB8 //TX_TDDRC_ALPHA_DWN_04 +791 0x78D6 //TX_TDDRC_TD_DRC_LIMIT +792 0x0800 //TX_TDDRC_POST_LIMIT_GAIN +793 0x0000 //TX_TDDRC_RESRV_0 +794 0x0000 //TX_TDDRC_RESRV_1 +795 0x0018 //TX_FDDRC_BAND_MARGIN_0 +796 0x0030 //TX_FDDRC_BAND_MARGIN_1 +797 0x0050 //TX_FDDRC_BAND_MARGIN_2 +798 0x0080 //TX_FDDRC_BAND_MARGIN_3 +799 0x0007 //TX_FDDRC_BLOCK_EXP +800 0x5000 //TX_FDDRC_THRD_2_0 +801 0x5000 //TX_FDDRC_THRD_2_1 +802 0x5000 //TX_FDDRC_THRD_2_2 +803 0x5000 //TX_FDDRC_THRD_2_3 +804 0x6400 //TX_FDDRC_THRD_3_0 +805 0x6400 //TX_FDDRC_THRD_3_1 +806 0x6400 //TX_FDDRC_THRD_3_2 +807 0x6400 //TX_FDDRC_THRD_3_3 +808 0x2000 //TX_FDDRC_SLANT_0_0 +809 0x2000 //TX_FDDRC_SLANT_0_1 +810 0x2000 //TX_FDDRC_SLANT_0_2 +811 0x2000 //TX_FDDRC_SLANT_0_3 +812 0x5333 //TX_FDDRC_SLANT_1_0 +813 0x5333 //TX_FDDRC_SLANT_1_1 +814 0x5333 //TX_FDDRC_SLANT_1_2 +815 0x5333 //TX_FDDRC_SLANT_1_3 +816 0x0000 //TX_DEADMIC_SILENCE_TH +817 0x0000 //TX_MIC_DEGRADE_TH +818 0x0000 //TX_DEADMIC_CNT +819 0x0000 //TX_MIC_DEGRADE_CNT +820 0x0000 //TX_FDDRC_RESRV_4 +821 0x0000 //TX_FDDRC_RESRV_5 +822 0x0000 //TX_FDDRC_RESRV_6 +823 0x7FFF //TX_KS_NOISEPASTE_FACTOR +824 0x0001 //TX_KS_CONFIG +825 0x7FFF //TX_KS_GAIN_MIN +826 0x0000 //TX_KS_RESRV_0 +827 0x0000 //TX_KS_RESRV_1 +828 0x0000 //TX_KS_RESRV_2 +829 0x7C00 //TX_LAMBDA_PKA_FP +830 0x2000 //TX_TPKA_FP +831 0x0080 //TX_MIN_G_FP +832 0x2000 //TX_MAX_G_FP +833 0x4848 //TX_FFP_FP_K_METAL +834 0x4000 //TX_A_POST_FLT_FP +835 0x0F5C //TX_RTO_OUTBEAM_TH +836 0x4CCD //TX_TPKA_FP_THD +837 0x0000 //TX_MAX_G_FP_BLK +838 0x0000 //TX_FFP_FADEIN +839 0x0000 //TX_FFP_FADEOUT +840 0x0000 //TX_WHISPERCTH +841 0x0000 //TX_WHISPERHOLDT +842 0x0000 //TX_WHISP_ENTHH +843 0x0000 //TX_WHISP_ENTHL +844 0x0000 //TX_WHISP_RTOTH +845 0x0000 //TX_WHISP_RTOTH2 +846 0x0000 //TX_MUTE_PERIOD +847 0x0000 //TX_FADE_IN_PERIOD +848 0x0100 //TX_FFP_RESRV_2 +849 0x0020 //TX_FFP_RESRV_3 +850 0x0000 //TX_FFP_RESRV_4 +851 0x0000 //TX_FFP_RESRV_5 +852 0x0000 //TX_FFP_RESRV_6 +853 0x0000 //TX_FILTINDX +854 0x0000 //TX_TDDRC_THRD_0 +855 0x0000 //TX_TDDRC_THRD_1 +856 0x2000 //TX_TDDRC_THRD_2 +857 0x2000 //TX_TDDRC_THRD_3 +858 0x3000 //TX_TDDRC_SLANT_0 +859 0x6E00 //TX_TDDRC_SLANT_1 +860 0x3000 //TX_TDDRC_ALPHA_UP_00 +861 0x7EB8 //TX_TDDRC_ALPHA_DWN_00 +862 0x0000 //TX_TDDRC_HMNC_FLAG +863 0x199A //TX_TDDRC_HMNC_GAIN +864 0x0000 //TX_TDDRC_SMT_FLAG +865 0x0CCD //TX_TDDRC_SMT_W +866 0x0970 //TX_TDDRC_DRC_GAIN +867 0x78D6 //TX_TDDRC_LMT_THRD +868 0x0000 //TX_TDDRC_LMT_ALPHA +869 0x0000 //TX_TFMASKLTH +870 0x0000 //TX_TFMASKLTHL +871 0x0CCD //TX_TFMASKHTH +872 0x0CCD //TX_TFMASKLTH_BINVAD +873 0xF333 //TX_TFMASKLTH_NS_EST +874 0x2CCD //TX_TFMASKLTH_DOA +875 0xECCD //TX_TFMASKTH_BLESSCUT +876 0x1000 //TX_B_LESSCUT_RTO_MASK +877 0x3800 //TX_SB_RHO_MEAN_TH_ABN +878 0x2000 //TX_B_POST_FLT_MASK +879 0x0000 //TX_B_POST_FLT_MASK1 +880 0x5333 //TX_GAIN_WIND_MASK +881 0x7FFF //TX_TFMASK_BFSTRICT_MUSIC +882 0x0000 //TX_TFMASK_BFSTRICT_NOMUSIC +883 0x7333 //TX_FASTNS_OUTIN_TH +884 0x0CCD //TX_FASTNS_TFMASK_TH +885 0x0CCD //TX_FASTNS_TFMASKBIN_TH1 +886 0x0CCD //TX_FASTNS_TFMASKBIN_TH2 +887 0x0CCD //TX_FASTNS_TFMASKBIN_TH3 +888 0x0028 //TX_FASTNS_ARSPC_TH +889 0xC000 //TX_FASTNS_MASK5_TH +890 0x4848 //TX_POSTSSA_MIN_G_VR_MASK +891 0x1000 //TX_A_LESSCUT_RTO_MASK +892 0x1770 //TX_FASTNS_NOISETH +893 0xC000 //TX_FASTNS_SSA_THLFL +894 0xC000 //TX_FASTNS_SSA_THHFL +895 0xCCCC //TX_FASTNS_SSA_THLFH +896 0xD999 //TX_FASTNS_SSA_THHFH +897 0x0000 //TX_SENDFUNC_REG_MICMUTE +898 0x0000 //TX_SENDFUNC_REG_MICMUTE1 +899 0x0000 //TX_MICMUTE_RATIO_THR +900 0x0000 //TX_MICMUTE_AMP_THR +901 0x0000 //TX_MICMUTE_HPF_IND +902 0x0000 //TX_MICMUTE_LOG_EYR_TH +903 0x0000 //TX_MICMUTE_CVG_TIME +904 0x0000 //TX_MICMUTE_RELEASE_TIME +905 0x0000 //TX_MIC_VOLUME_MIC0MUTE +906 0x0000 //TX_MICMUTE_EPD_OFFSET_0 +907 0x0000 //TX_MICMUTE_FRQ_AEC_L +908 0x0000 //TX_MICMUTE_EAD_THR +909 0x0000 //TX_MICMUTE_LAMBDA_CB_NLE +910 0x0000 //TX_MICMUTE_LAMBDA_RE_EST +911 0x0000 //TX_DTD_THR1_MICMUTE_0 +912 0x0000 //TX_DTD_THR1_MICMUTE_1 +913 0x0000 //TX_DTD_THR1_MICMUTE_2 +914 0x0000 //TX_DTD_THR1_MICMUTE_3 +915 0x0000 //TX_DTD_THR2_MICMUTE_0 +916 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_0 +917 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_1 +918 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_2 +919 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_3 +920 0x0000 //TX_MICMUTE_MIN_EQ_RE_EST_4 +921 0x0000 //TX_MICMUTE_C_POST_FLT +922 0x0000 //TX_MICMUTE_DT_CUT_K +923 0x0000 //TX_MICMUTE_DT_CUT_THR +924 0x0000 //TX_MICMUTE_DT_CUT_K2 +925 0x0000 //TX_MICMUTE_DT_CUT_THR2 +926 0x0000 //TX_MICMUTE_DT2_HOLD_N +927 0x0000 //TX_MICMUTE_RATIODTH_THCUT +928 0x0000 //TX_MICMUTE_B_POST_FLT_ECHOL +929 0x0000 //TX_MICMUTE_B_POST_FLT_ECHOH +930 0x0000 //TX_MICMUTE_C_POST_FLT_MASK +931 0x0000 //TX_MICMUTE_RATIODTL_CUT_TH +932 0x0000 //TX_MICMUTE_DT_CUT_K1 +933 0x0000 //TX_MICMUTE_N2_SN_EST +934 0x0000 //TX_MICMUTE_THR_SN_EST_0 +935 0x0000 //TX_MICMUTE_MIN_G_CTRL_0 +936 0x0000 //TX_MICMUTE_A_POST_FILT_S_0 +937 0x0000 //TX_MICMUTE_B_POST_FILT_0 +938 0x0000 //TX_MIC1RUB_AMP_THR +939 0x0000 //TX_MIC1MUTE_RATIO_THR +940 0x0000 //TX_MIC1MUTE_AMP_THR +941 0x0000 //TX_MIC1MUTE_CVG_TIME +942 0x0000 //TX_MIC1MUTE_RELEASE_TIME +943 0x0000 //TX_AMS_RESRV_01 +944 0x0000 //TX_AMS_RESRV_02 +945 0x0000 //TX_AMS_RESRV_03 +946 0x0000 //TX_AMS_RESRV_04 +947 0x0000 //TX_AMS_RESRV_05 +948 0x0000 //TX_AMS_RESRV_06 +949 0x0000 //TX_AMS_RESRV_07 +950 0x0000 //TX_AMS_RESRV_08 +951 0x0000 //TX_AMS_RESRV_09 +952 0x0000 //TX_AMS_RESRV_10 +953 0x0000 //TX_AMS_RESRV_11 +954 0x0000 //TX_AMS_RESRV_12 +955 0x0000 //TX_AMS_RESRV_13 +956 0x0000 //TX_AMS_RESRV_14 +957 0x0000 //TX_AMS_RESRV_15 +958 0x0000 //TX_AMS_RESRV_16 +959 0x0000 //TX_AMS_RESRV_17 +960 0x0000 //TX_AMS_RESRV_18 +961 0x0000 //TX_AMS_RESRV_19 +#RX +0 0xA064 //RX_RECVFUNC_MODE_0 +1 0x0000 //RX_RECVFUNC_MODE_1 +2 0x0003 //RX_SAMPLINGFREQ_SIG +3 0x0003 //RX_SAMPLINGFREQ_PROC +4 0x000A //RX_FRAME_SZ +5 0x0000 //RX_DELAY_OPT +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +10 0x0800 //RX_PGA +11 0x7FFF //RX_A_HP +12 0x0000 //RX_B_PE +13 0x1800 //RX_THR_PITCH_DET_0 +14 0x1000 //RX_THR_PITCH_DET_1 +15 0x0800 //RX_THR_PITCH_DET_2 +16 0x0008 //RX_PITCH_BFR_LEN +17 0x0003 //RX_SBD_PITCH_DET +18 0x0100 //RX_PP_RESRV_0 +19 0x0020 //RX_PP_RESRV_1 +20 0x0400 //RX_N_SN_EST +21 0x000C //RX_N2_SN_EST +22 0x0003 //RX_NS_LVL_CTRL +23 0x9000 //RX_THR_SN_EST +24 0x7CCD //RX_LAMBDA_PFILT +25 0x000A //RX_FENS_RESRV_0 +26 0x0190 //RX_FENS_RESRV_1 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +30 0x0002 //RX_EXTRA_NS_L +31 0x0800 //RX_EXTRA_NS_A +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +35 0x199A //RX_A_POST_FLT +36 0x0000 //RX_LMT_THRD +37 0x4000 //RX_LMT_ALPHA +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +111 0x0000 //RX_FILTINDX +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +125 0x7C00 //RX_LAMBDA_PKA_FP +126 0x2000 //RX_TPKA_FP +127 0x2000 //RX_MIN_G_FP +128 0x0080 //RX_MAX_G_FP +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +131 0x0000 //RX_MAXLEVEL_CNG +132 0x3000 //RX_BWE_UV_TH +133 0x3000 //RX_BWE_UV_TH2 +134 0x1800 //RX_BWE_UV_TH3 +135 0x1000 //RX_BWE_V_TH +136 0x04CD //RX_BWE_GAIN1_V_TH1 +137 0x0F33 //RX_BWE_GAIN1_V_TH2 +138 0x7333 //RX_BWE_UV_EQ +139 0x199A //RX_BWE_V_EQ +140 0x7333 //RX_BWE_TONE_TH +141 0x0004 //RX_BWE_UV_HOLD_T +142 0x6CCD //RX_BWE_GAIN2_ALPHA +143 0x799A //RX_BWE_GAIN3_ALPHA +144 0x001E //RX_BWE_CUTOFF +145 0x3000 //RX_BWE_GAINFILL +146 0x3200 //RX_BWE_MAXTH_TONE +147 0x2000 //RX_BWE_EQ_0 +148 0x2000 //RX_BWE_EQ_1 +149 0x2000 //RX_BWE_EQ_2 +150 0x2000 //RX_BWE_EQ_3 +151 0x2000 //RX_BWE_EQ_4 +152 0x2000 //RX_BWE_EQ_5 +153 0x2000 //RX_BWE_EQ_6 +154 0x0000 //RX_BWE_RESRV_0 +155 0x0000 //RX_BWE_RESRV_1 +156 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +6 0x3000 //RX_TDDRC_ALPHA_UP_1 +7 0x3000 //RX_TDDRC_ALPHA_UP_2 +8 0x3000 //RX_TDDRC_ALPHA_UP_3 +9 0x3000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7FFF //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x7FFF //RX_TDDRC_THRD_2 +115 0x7FFF //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x3000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0155 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4848 //RX_FDEQ_GAIN_2 +42 0x4848 //RX_FDEQ_GAIN_3 +43 0x4848 //RX_FDEQ_GAIN_4 +44 0x4848 //RX_FDEQ_GAIN_5 +45 0x4848 //RX_FDEQ_GAIN_6 +46 0x4848 //RX_FDEQ_GAIN_7 +47 0x4848 //RX_FDEQ_GAIN_8 +48 0x4848 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#RX 2 +157 0x8064 //RX_RECVFUNC_MODE_0 +158 0x0000 //RX_RECVFUNC_MODE_1 +159 0x0003 //RX_SAMPLINGFREQ_SIG +160 0x0003 //RX_SAMPLINGFREQ_PROC +161 0x000A //RX_FRAME_SZ +162 0x0000 //RX_DELAY_OPT +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +167 0x0800 //RX_PGA +168 0x7FFF //RX_A_HP +169 0x0000 //RX_B_PE +170 0x1800 //RX_THR_PITCH_DET_0 +171 0x1000 //RX_THR_PITCH_DET_1 +172 0x0800 //RX_THR_PITCH_DET_2 +173 0x0008 //RX_PITCH_BFR_LEN +174 0x0003 //RX_SBD_PITCH_DET +175 0x0100 //RX_PP_RESRV_0 +176 0x0020 //RX_PP_RESRV_1 +177 0x0400 //RX_N_SN_EST +178 0x000C //RX_N2_SN_EST +179 0x0003 //RX_NS_LVL_CTRL +180 0x9000 //RX_THR_SN_EST +181 0x7CCD //RX_LAMBDA_PFILT +182 0x000A //RX_FENS_RESRV_0 +183 0x0190 //RX_FENS_RESRV_1 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +187 0x0002 //RX_EXTRA_NS_L +188 0x0800 //RX_EXTRA_NS_A +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +192 0x199A //RX_A_POST_FLT +193 0x0000 //RX_LMT_THRD +194 0x4000 //RX_LMT_ALPHA +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +268 0x0000 //RX_FILTINDX +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +282 0x7C00 //RX_LAMBDA_PKA_FP +283 0x2000 //RX_TPKA_FP +284 0x2000 //RX_MIN_G_FP +285 0x0080 //RX_MAX_G_FP +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +288 0x0000 //RX_MAXLEVEL_CNG +289 0x3000 //RX_BWE_UV_TH +290 0x3000 //RX_BWE_UV_TH2 +291 0x1800 //RX_BWE_UV_TH3 +292 0x1000 //RX_BWE_V_TH +293 0x04CD //RX_BWE_GAIN1_V_TH1 +294 0x0F33 //RX_BWE_GAIN1_V_TH2 +295 0x7333 //RX_BWE_UV_EQ +296 0x199A //RX_BWE_V_EQ +297 0x7333 //RX_BWE_TONE_TH +298 0x0004 //RX_BWE_UV_HOLD_T +299 0x6CCD //RX_BWE_GAIN2_ALPHA +300 0x799A //RX_BWE_GAIN3_ALPHA +301 0x001E //RX_BWE_CUTOFF +302 0x3000 //RX_BWE_GAINFILL +303 0x3200 //RX_BWE_MAXTH_TONE +304 0x2000 //RX_BWE_EQ_0 +305 0x2000 //RX_BWE_EQ_1 +306 0x2000 //RX_BWE_EQ_2 +307 0x2000 //RX_BWE_EQ_3 +308 0x2000 //RX_BWE_EQ_4 +309 0x2000 //RX_BWE_EQ_5 +310 0x2000 //RX_BWE_EQ_6 +311 0x0000 //RX_BWE_RESRV_0 +312 0x0000 //RX_BWE_RESRV_1 +313 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +163 0x3000 //RX_TDDRC_ALPHA_UP_1 +164 0x3000 //RX_TDDRC_ALPHA_UP_2 +165 0x3000 //RX_TDDRC_ALPHA_UP_3 +166 0x3000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7FFF //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x7FFF //RX_TDDRC_THRD_2 +272 0x7FFF //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x3000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0155 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4848 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4848 //RX_FDEQ_GAIN_8 +205 0x4848 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 + diff --git a/audio/cheetah/tuning/fortemedia_stereo/HANDSET.dat b/audio/cheetah/tuning/fortemedia_stereo/HANDSET.dat new file mode 100644 index 0000000000000000000000000000000000000000..820377fd3fa88cdcbb71df525465f6bc1d54e9b2 GIT binary patch literal 255674 zcmeF431Aat`iI~7CQZ}OHUSE>fHfdUfdYY|0zwJ3Kq;k!s}?N~5Go>K1%z@)zalrN ztRf;_<@DTLch}uzU3GQ6l`87G*MC>>LcDLqv;QZX1`4#$a@bVI-N%`vlgZ3{GtIo_ z>H8a$H(}I(VHFi(C}Yt7=70D>q->8Vp+_HoEYWK_hUP!{BvwQmE{BT={}^(*D9O9n zWX{H16#uqEv^d29F)ZVh6luiIVm@eq8u8yZ6sXbK6kRhltv4lN)NlAtAvwu07h z3XhZFRPaC>Xv_Pa#0i_PoJ&-%dG&=>m2^bgZH0R2ULKGr(`GTyd?ARuscLo}bUM3mDUdyyX?Jh~rcu zd5bj9moiL?IaXJ4OqMX>OU0CB?AdaDwu0wZ^7>V>uG4Dyc+48+uY#-L8dwXzV3e*E zE!Xk-b#T4Ny!9fU8$@gy;6|R?2sg2=o8cC?6>ftv*aVwl3v6Xbw=vz$Hr>wq-@%C8 z$!Odqd(FG0u<#z<@0Xlqzhe4pxEFo{zlGnyeNs{Kd!~P2KmN%44)*m=tml5t;6Jks z4=}b5^7Dt-zP~Vi7#@MY!lUq*NYUf)1UxBH@)SG`&%m?1W+#-xb8O@DunS&*7kQtT zWUlcy$#3;Cm(<_oJ=;IzbK{@9_rF;0zv2JjKOB$$GM2B1#JASL_&wD)gK94_u580QG;A7@L5&7~{k#9bO&qelq0bjyb zuutTxuUY0B*7+@b2j8=OKQOHbUiyY8!w{bW6KoI#c8CTC#PDmuX(US{V}QgO;)#QJ zW8*xRA#OJ`h9-vCoAP{uAqmY4u793u!Q(_DL6VH-(h^!3iPD{v*V)GI z!Iv9vo;%0*`_Q>8TWol8=NYf|p3gWeFdQ#0^WcgpQ-e0q>d*L^nH@`IsPyd}!o_e3r zLw?V5f8hN5qmdl71OCM0`{B>*`vXQ_dC*9ahu|+f_b|ux5#v1hEAx-SWAHdU0Z+nH z@H9LF&%#djwVdUjWBz&OcQOA0^Di?067zp!{$=L>&ip^v&VRCh|1vhl{o80A{eK*j z|8R`|%k!@o{W`sBq|MsRe!K>+8$Nl%@W`9I{w>(UHSspvyO;TQjH}IedEI-=zt8$U zVEQ4?eZ=%*j?X8CEc}#X^cjyoHwp{CVEQF|Wu(2dk89#QZYHN3CN&F-giN2RObL;9;3<9%v=@c@-SEklj)pQG|dWU8qX z2dd&ZgVgf*gVlx&SujLpZOB$xSwkTQhC!|}UBgvOj9#f!>){62z&_l_`)q`p;AXf5ZiU+zmonwg-K6qHZ&n5QTh!!&t*UtTHdRoxUG>Vk zT^04cgXQjoyWnoP2Yv~^f?vbE@EfJnZ_&59?{0IIEufVIY8(xFgl{@|o<#xXbZ^0gT8}`CG z@GiUu@52Z1A$$ZM!zWxjpR%2w!RPP=dU1Eo5aG2+p#F(#?IL$sKjZE>x@;J^+Dv3A6?E*J6h9>5YMNJ_Ann823 zqNIf>jzp9De`skYN-NVVt$DvwOfAV~w47>+-ve!+Eu3b`=PKOS>UkY@DPSDv* z8V+u6)bhh~tn87lanrRmlF})0CnrX9UvCM3^9Ol4WGewF`d3c`bcFgCs z3(TSx3weA6EHZcQEHQ8Vmo|H!R%*79#pVO*O4Da7F>SKcd{~y54p|N>%pZ)E?Bgmk zSyr1j&RfHFUIkZk%&sw|Xf5-+cn}_fzre%rh#9Vn<)-N3sU7tS-AS)r(pg`9O{!kEu8S^P-&L3G=%#PE)2pZ5(p_IXsfR9}o~D-+ z_tYEKo}ur#`AnUabr$r3-p~imhQ81b(zR0k!KaluK-mIDX?{0t8^9mdTUg0+9kSP;9{5#m$3dB9K%bQ z7Qtm&5@*6JE#BE$W?asg&EeS2#2`pt@%UH*9U2a>U(_AZc+N@QqXEoC`oF`Z5^66LWjq|S2$+DK^f1#zvwXE+t zSO?d`dbj~Lz>TbXBisZxv)+Txt*Ylm)$`$4_RTtPj(*Pd9Il<>_t#Fh@VRv>_rteA8FkJk z9&hIUb_;BUZLpo%>2_+TJE#Zlq;|TC`~AC_zlYlCm()(bqIUW<_0GN2PQRgc`YpB7 z@2H*bqjvf|>-+G`GxgE~%s)u&^bqrZ;okgV-un^O`&ZWWD7DjL z)J~66J3T?|^dz;@Q`AmRQ#(CF?er|Q(@tuqa%!jNsGXjtcG^Yl^a8chi_}gpQ6K#c zUWUKJKj5G6FZeh7A9d4z;J?&PuTVR^O6|0p+UYfFr`M^S-k^4RliKMmYNtKaPH$5? z?WJ~lhuY~~#`Hb5^?mpNK7^0pWB3Fwul`4s48VB*ElIQ|=sdyWg%8VwZ z;%-{Xf8XI}%}O^WH7_-!MQM3#V(IrPsZrE!wXa;Jia*SCSTtm`z^ z(XO=I*1j~&b$V&qtPZRvg=xo9n{+BIpWeB2TS>sTztl^WM2y2&YaAkC9M)Rn5E0`bM(F-{znf`4vYR>Hax=wpGc7mMaxjCT5hK0W*+L#S#GA~W?F9MPs8c8+|0;ut1UM(GRDDjGb3Xh zEH^VU#=&wkBV!yaH#0KE!E!S#H`8)6EvGl=^jdCaWVqFqn;9A7V7Zx*F%FiS85!eX zxtWnM4wjo48RKx6n;CUvH*=2VW?F8h)i;y2B#(pDH`D5yIoPoJX0E`~U1?Z-GoRrY zJPTIeOsj9^F!~%?eKW1TnO5ISt8b>?wEAXReKW1TnO5ISt8Zq*?zd{WnUUdqSZ-!y zjDzK7M#eZ;Zf0bRgXLyM#yD7RW@LjCMo!;b%gu}o_r`KFBV!ya zH#0KE!E!SrV;n3uGcv~EFgH^UxS7H~RWr@!h?0^^iFcDwrn!in`D4p8-$I(Um1&;G zF*q0UVJw^n=R*OEgYhr{0x%IK!38iGra&QF2vgxAm`3{SiO)12G)K#c$}|_pb(~b| z;CgmzJ#hv%5DT~gZiJ0&|4nc++yb}4ZE{eixor!Nx61xZbKC7~TRmi&FTl-QfSbAC zNq7pLhG&3GbN5al)7*V{rg=rlON`Usq|Eg)`&)}lb9t5Jcf)J&I=sO#dlTN`*c_Z` zE^?Gi^L?KZU;0@n)BNi%h%x<=`LB3x-+@eX<6GAI9Vyb4ndVZ#yd20h_YyZ5%ry7X zH`8lpJ{lYlb9kn?RA!oc-Q;gKX89&en=(yc+KhEJ=XEV0lxdzMEsa)Wnzta+Jc&&6 z1TxKAk!kK054162$uxIYW}3&6X`Vo)c`TXc3BgQre@C3SPSBb4k!kMh0$qVjbDx)t z=k82<@ZM?A(`Z>;rn!eqa}Sy3?!HX>84@7V+|!>tb6+Ua+?T=Qb9k>z)-@35o9V;N z^kwn<5Z)u3*A9gvXPV2*(Zq<4F=Te0Au|uoG#3@hG}p1?PDrM?txBf3$DC=Ts#!*$ z?QCQE#h0_ab6_sVtQh8zO+KIO@q;tX?}VUnrn3@(X^pVb1~|cX}&RLhf!!hkZInxnoRTi8hEDpZli9Q z=FVy|&Bd!!dC%%I%{TOkQ5*U=$tpj-O!EXX&0B^u%~KA~G}m&PI#HSCiDa4wrju!& z-%I5V@2#>2_fZ*x&sG^3eW9P~*(Y6f>fB%T?d8L>8~_<`4rIbW7zBeM3&=FjIy}={ zso~0I_?3zpL8kUdWs4d`hW2Q(!N;ihs5}+h=v)=!%4eU(!g+8$6u>wb4-+5&6QTYx z&0DrFC2yTf^VlnuL@!}mmclYv4l7_Ktb*0B2Cjmu;Tl*A$DV1PJ)}(K4&9{u!#Arj zBe!szx575q4!6VcXPP_7G>>g`zlx9hGu!$AJO~fLU*KVQ1nNK2++lx%bLUNX3--X< zuovEeci}yFA3lH&;UoAM>X2#f_)bkB(|ih<=2OTt=T6hiB-1>TO!G`K%`?d~C%YN! zWR6FJm1%ygnda_brg<|m&6`zbn$M^?)4Z&vO!L^OX4+?mWSaLnIMckMl&F3A+G$*^+B)b{NH218B8(;&O zBVaaRFi3L3uT(yD>Kc@7am)tIrqidm(@Z0(o^*K5gm2WXT4}i zsxIcdSyFoP&KrC5K<#Wah&;!^I+D+u*zkCtq%7^LtZ~rdDTE7QDqN(~Mooi@VLDvG zwKhXHv&MnrQ2)P2PqW4$BF5olyP4MSr75-gy>z~HJw(LyaI)RZ+FTDSmUh*8G56W} z#NTH(l>4Pa-Aom(o#YnIlUw07s5#SI>{T+&i^()EBGWujO{Tdmlxd!DoSEhcWSaZ3 z9;0@8oZ9ILYNscuot~n0dYanl8EU6zshxIGJC#!>JqORjE_eZ6gxY1A+sHIGRn3{^ zj<~ltE_>i@*bDE#yU;K*%_l^KGR=24ZAHPP);lsd!NnGHPCJh*Sxd1ErBHi!ay zY1*i0a6k+=OM`Ca{_#FZS=!b(D31Nn$H5)G?yPa(_vr`lA$$ZM!zb`5e5S?sx%QY} z=tTKad*v(bmwj5x*E(9h(c=FWzJu@K2Q8B;KuTq@0ks>4mex3Moa_Jdtfw^&5it$} zt#OEmahPq5Lqv?jk=#t19PDPEDY%*4_zJGl%`|W`4a?1x!ai9XlOd1|Lm>x-K`smj zKa7BpFbYP)7&r-TrsKrBnQDO+%gua*@%k$~3XdIg-^{R^ncu1&+{`a=Grz&j{PuHv zOx(}Hl#x|yOX-Aq-%*U$V<890avFOjdlgKnlT3hYn|H`86|W_oZl6L2#< zxS0vKnSz_?4!N0$l7x@h(n!S3Ov24o7oySvo&sJJZ@$a+{`ApnN6e}%e9Bo zp#vQ3W>%EoX8I3yGsRcwX8Le5eLZ>28OCEVXBtj93qP?J+teHX5;xO}o9V4|GmCID zi>kPpZrn`YIdF)Z>Br6V4FTND0B&XgH#0Dd_2x1i4u0lG7#$amgi$aW#y}oa<7V0m zjGR+WjGO7i&8#RXg3FBF#!O?LZI+R8+H9k3=H{RenRAUExS5{ZdB)y0^Km6l zfSVb$#!zyVA&FP>zSkI8##+O6h@1HoZe{{*W~x!?X1b5j%}fconPTE*wytzDrEYHK z9Z@@sCFTJ))2PPHOm5(ArdE}1ruvNQ?sKEC@C&A2!dFJxOZzxSzvdeF#_*WmGA`e7 zU3_oo*dJJ~f@S#N7l!l*Zl*{K%Q#i)qT_Qj-MEuzxSJ{J#JQPX+|1DhXQ?cI zFO`!Max?qmW)8&795u9`%Faty>HYev%yWDyJ#&CcPtQ;p{ctk}o>({2g`4Seja4bG z^HgJdWV@NMxS6ilC2a3foYG|~CT6*E#NcK||2S^uXxz-Pd0W-^f^BNbr0uHcq7(0C zx?K;b#_k7|t?@&umHX%EW=_J*oP?V>2{&^R;@KeF%t5%BgK#qkRdF-zmYYdIlm$Z| z8-_v-3^UhDF4N(r7}fX9RFY?!b#OENHMp4@lct*G-(6(NzG-H8EWrkz>87+k*v%BF z+0A@PicNWVp6PbXH^sfcENZck$5+52bLY+y^TvN^v#Oivf_RJxfsc4G&1)U$Cj7vpB? z(p0@fchM_Wb=7Oubko{f16kQuPvxPMdIuhK>4%RqC#5nj) z@;D?`^ZD?<`-(-}S1e1_rB`&(%fg=z+*kZuKOZJq;}8+o!$xZyB4Qj4bu;bZ+Nsjb zG;lMGNN_XVk5D`Pm3!byH`DhxwbK*SPES%hJw@&GG_}(+)K1S*FYTmuDyMdOj``=Q zopw<>)y>T`gKnl-vzr-@o9T+*L+$i7wbNc|r-toj?y(*2W;O~t01e#D4DOqC-W=Tt z+&|tY$qBT^p>|GSlkjzCjRT*N_2*{t{dTFysik6#L%ohecWWFt{`K$3`mJ$@h;dkE zjYC9?!;#!fhaBu?9@;n4#LYADUN2(QlHznQr=Ky6Kzgz75J?6KsYpu=POS%*1-?n`vd58%K3BJ(Ybk!)~S< zH`88?o9Pbq%}kY+MswWEMBL2gxS7-tOi!hcX2{Kqt8_EnxS36GGn?RMHo?to5_B^I z2l{6I&&~AUW_swG8K7@wzzevUUixMRa5DovS!XqFrVlsMhnwlc&GhvH+)N*Crr#Ip zn;CR7{kWL{+|0m0);|chbTI41&Gh1Cx@*@r^GI&yuINzT%#-0}evX@YPuwh{XPenZ z@kN&#Z=O5H`1{bg22DKw=Vq>JTst>Y)Drf6DbC(9_B+%!v!Y}rk5|z|YBke3x|tm} z7~;5*zMUJ54SjAh%3L?Ij$3d$Z^a|M&6q*w){2r%7{Z&4G;@ow(b#J2HMbdsvfYrX zZl)*XX0DB?o13}U+`;;O+HR(p$KN+|XR1=t2H;(ey2?HK4mk1ucB;!Q1+-l(#Ld%s@gZRsrvzy)Z#&v-0C5foctG+lKimB z@IJz^{wq8RkHO>c1Uv~(!PAVxGrZ5UuoKGRIXJPI=08^7Oh0aB9&V-|HFUz(=Ro77Y5acAhYD{9v_Q{iSBK{wNuq3yPFbc~Uy9nthZj0yEW47!<3-9vOz zi)`&`HB=`jkZFEaWMnNWxs>mOi?ou<=yN#}X6cHO*>JfQ_Z+=r(Oin&V!bhG9?Q+w z<*^I&h-&&~hQE7`w7!{j-M3&LsH*2pF6YgR0{UhK-OS*56LfkxZ#Hn=+`)OX_1^CK z%A0%Wz{T`i9oD0dKOdY)k@5MEZ;eAld`_>i#vvlcA$)&4 zC~v~30mDA|#2K!gD&0&IH`6?Vn|W7MmA;wz^v(3&P3=@o-%NX`Z>H-w`(}D@Gt=pt znV$YQwbK*SPES%h(KmDD)6`D5nJb>9cG^kpR8H;m9JSN))K0soonD}JdXanJ+V#y; zxS2-K&9uEr?X;WP={0Jn*QuS}pm+S6I_PFLb?>2edYjs5FSQey$Y(`H)}oTwQbXcO zmBg1yq6^%m6(x6;n;?pY$t%{-QUv(B5N zyP0+En`w>1$?4Zv*S?w7IGmhuXjMlC${L50GY&nhanPwL_3vg5w#FeM#$k>%4iPa9 z;rruI?ey`-^_$xdLj~#R0ObNUsbB(`At@~!izREW27D;>!AN6%w)4joazsWYgMK`;HGtE~t zJxZo|xNqh+m3=e!9o{!n)VHknJE);=rq48L-8ZwgZl)*XW;T~2yP45-aWezBnSn#x z%)kk7GlQAt9^6b%rJL!Ad^a<{RS`bsWyTW{ax-^#oo(zMe7KwWYVX6{%*6?ZXPQej zZl?H--_0y@)sLH*OyA7pD9g>P+BZ|G>6>{ZH?yK7MpcwFyuO*)Ib@m-?WKnLd#jx6 zK59tz*(z&zUwq7dDtA=68a|}Inlav|<`)l8`O`Ag2;9uP5t(Z0#DS`K&LFjX{$RCX zLl%%}zTxmpbJI1P-jaUha*R+h_L0hTjZ!LMv}zhZM!6d2DOdctfSc(UOE1dv05{WF zpkf^3R3qnj6&E{!p9fS^_e3Sm`g1dzB$g_tlT35RmCET@qGB2?Rd(kxWw$R^QT7$e z8MRVHHCu)2xLP%{uTjmLh1|?Go@-Pa51HnUW6w0t$u3j=+)XNP^k!9%zePO?V6Tz}v7F-hp@FJ$N5JfDhp#_!#PtY3}(>1#mM1xS2(`nMJsne)?wma5H`M z&GgYXGlooa7jC8tH`8UgndY&$ne@%)b!3_+l4+h;nQ6YL=1g;24Sh3z3^%hkndWWC zG=D%{X;$r<8Fn*&Fjkr#`er6q$uzGhA=BJ<=1g<9+->@82QtmM|K}Lr3nwnqJg)Nl#Z-@I>S9eb3^iw( zw~hYs-OSwF4mvM4MHf%)s8{GtdNq#S)z_rzb?dt5vh`hc*^X}dmOH(A+AZDn#glsI z;^}F6NpVlTVeJ|Eo||j$W~!s~%?!Jl$w43XaxK4%Yv$Xe*_etuTX^q1aj(s5< zc^vBMW**D6Ze0&YABT3~-+$Kiz-NgcM!-lI1*2gMq594pbj&93o;I##-YL5#zAd8i$A& zheO>=ql%j;{8QDG!QZZ#2Y3pHELkH@TG{wlZ{ zu7S1i3r6W$UR$MaW?;SiuWzQYfv-4k1o~#Gn}EKV>K34Hrn-%Fm%%33On=QSOt&8B zn`yh9_rHS?yOYtlOZJ*~|2S^ug2zP`JONL_Q}8rA1JAO3JE0t&gXduvyZ|raRKCQq z_?wiuUS@y)F7Mg?LBjAq*@u7e{J-J<;6Lo=f7$m}n8(eO-S8T`4sUSG-h{*5Op&9w znfpE^!~8R{%yBcn{sM3_zd1P5Tq-lo%Z%^Yz8`qM3c41`flPC6rJL!EqGzJrs8y!9 zw=&b*OW#a4eKWmen!B5^&gQ&6lxdz&nQ7jNzL_oPo0&x4%mn&owxVyQTRhOlh{erx zlW898n;A>r%mn&o#?m)4;gC#o@sVlnJ2=z4qNFm@+)Lj~Z%;DQtLdBRp>L*#zM1aI zO!EMJGd)!@&3*LE47!+X0e@xyyu0C&Qu;>WJJj{a^Np!embwage379 zWQkvDgxyS!Inzj0vy4F7*~avXFXy#$U@prS!#w&{&S&`(kZE2`-%R6>Omioh<~B0T z6QnZJ+;)ta=Dtv-xmI@?(yKDl+^AdM%#ATSj6(YXH?wawndbL3@J#dF#_{*fJW{6l zhCVTBLm#J-!0~08Cy;60GMs6ia(Je>meUlU|Ii*zhYpaUilifSQf}$YG*#UzT~uLw zS9<<+Q_i_wmgx>XAPsuL87h%X^T2f6%=}&|cX%k%JcCU03^L6#GWw~WebQB@&iz&2 zUOwEv0gwUo&CEKnndUL{%@i36=Rss=nmfoem*^#I=TcY(%YjUD`EfGM$B=2Bm9-VN z!FD+DndTx7us;vNL-6y=G@pW-IR!U!3U1~U+)VCxL4gT2Q*bl6|2LzpOmmLIv1OVE z-As2KGR@0sax-J6nrWX^$utl4&Fpn>-^_}VnlsJo(l^sX-^?;OkZInevTvru*N|x* z?3+37r`0#psQi90RzhwjH|m;8L_5XCG)l`Mo{BiCxS7RqT8ikK8K|ajrY+PrGvPS< zW_smxokicwtgIBBnblF}WOvg3+|GLR$W)!5*F_hc*Hsr3bOSGR*I5NUSeE{WS#{5* zR<;3T^JTy}kO>1}kaju;>v(4t$72X&!%)b9VbCz$%mBS5W#JWCJd29(rR>jQ zxKfLE2`r@t=Q7TL<+|LqLZ`V_>aP{xE|KS4X^=jWZfI#Cb;>qb8E+ zG`Mfpc~i*oz7VED^={_=@jm1lx5i-<=i6u)19|#nyJ*%pM8@w?YaFa`u$Fjq z@Oy8@f%^gL^MT{xhY>Imtj~v^<9&Ac^C8^tMeVPhZsDA`6>ftvYNt(1H*BBOH#6Zl`(}D^?6R^RgU6|zo}hMmlG^DhYNw~Eot~j~ zdX}1LCzQi;)K1T{>@KK#rn$1cLap>F?1tCib$El?iN2Z6w>Tbq;BD9o@4&n89=s19 zz=!Y=d<>t!r|=o~UZ3-K0AKKT04JxzqUH!#?8FDkl)2dWFttpyLDGh)3EDhYv z4DOqC-W=Tt+&|ujT;n?y?Vxu36Wk9Ea*aR4b^jO6<+}O5);K7xEo&Sa%I{I@dWekA zGiw~Iaj@?1VoK9SIk~TEbl|?s`kdw-r2g)+!@rlpeKV`NnKqGw+{`mYNl7=pij+{_ zOah9g5uUIT*5Y<rH2I%G_wy;d z#7Z~QhnwlErJEVfH22_UCg5gza5EEdGX*!(9da`hE8WaQ+{`50%$B&B$+(%VaWh*> zDAT-2W#7yuxS5H#nTfcWiMW}Ghq#&l%QW{N>}HCu(#`bYX8L;anrht4BHTDi(XScPZw!z5Exzn`hO?T!nMZOnMPd|xo1q$7rupb9ndaGp`>6i7 znFDb%M-A<#vh&hadcXcE^BkW_&m5rA(=${?KitfLC)UjjW}3TPp-l6}_Q-ZKYsxei zGR^th3|I|o;3_zAndZ4eH!1({&1y7m=GeTgYJ9;qHD%IvRdmsbcQf6t2UKJCgUZ(U zA=S$L^K>&O;bu<4&76drISKJ>5N_t6Lo&^SZl>LGGbxCU&COJ}nPwf_On(h-=EkH$ zGR-}>nXM0YGr9j~J7=0{vu2TlJ{vBFIWX6Jst%dvK{vB%-%RJxGR+rWV?I3Yr{!iw z?f-sJD2xov%`r4wH?sgYv!Eaij?K-CBAYrY>Kw>~fk38tbKFca&0XU zTjPf9W{T~n>t+V`t*&n7&+)toy9S5)*C)!&w8mkIu1()eYaE90*;D_HyEP8hIMn23 zTAvTm_+<`=!8tiGe?wt?K3Ja*4e35R{P_@eGwu6pr;wXz;AR>P*v%}!%`7O`1;^%Q zMn%0!y|f!%gV%vf^X8#Ub65NxYNxlUo%T{YHEcIiY(HH$Gq`Vcbu)jC=S|o(IMlyB zQEsL+4w2zzTH|1iLqqyJvwkoAJlss{_mcH{sUiMes?N=HU~3(zZ>EWxX{6ySLFK(v0c6~FCSUE|uhnbl>QSCp*e*sn6QtY%tAH?t#drsGEXcGgd(`CfB} zvG*tLW{P?IeKU`gX&&yI+0fj~{3>qdupxa^M&{YdpV?QPJG!6BDNI+ngZq=zbL+7s@nGYVn{-ZbhbfawyY0!}|#P zQ2&|c4*MG%<2T_g*aL6FUU&!Ih4x@;J^+Dv2kz+68WC3{A`(i<&|LG=t`3Rktw3 zk;podpry&*W|&@SZTjUDQ%f>^IZrjk?}0YZ7EUu|ayw`br$YzcF9kY6C+KXZjY@?s z&=tDTo6<|E(%meU9+1ZS^n^3uOy2)2lZMMod-J#toDF?VS=f(trLztFnflB!*8p<2 zGt2_lIc9lICd&+jK`M zIc(^`eKP|EUG>z--E`4(ubw@-JM@4w=m}>)?J~_x<PyIVZ$C7Ej+xY3anZbQK)XlWcn`!hzyBL1FzG&7s zOo<3L(;5eB92(N+S=fO(S{rg?HO)7;ZA`)2Moe!6aE zaNiDfGp+L`nm$|(`0@I2S>q5H?u|7L);Khz&$E;5W?I*Sbv;fFrOL)^?@g7~6~O(ATTxhVc^2P@OOuum38Y6xV*P{@H{kPE|sZ?|OxjD%4z z8pc2#oD2Cd7S4n7p#a9gc$feImUjCP9ZreaB)*E?lBiux<$(!L8xD{@LGS~#0VGC>(@orPfh#!>rbdg6_Z^ISNKm6_&l`exdzaWg$3H?#Rs+|1~@xS0Xm%)lXTX5a+4nZZnR z4{oNX(#`ZlzMC1&G=D-uZszW;vyI(@4|g+P?R~hLxj5nQzM0jznFsaFJVrOO%vC>b zW-@&d_u2F3~xS5V)cQbRc%alKNlgb;tSrz1OQIiX{s^Zz( zR6)^p)r(B?qP}runeO;El-vC# zyajvUZP*L%z`O7sybmA1hwu@640UibJ>RJSZe{>Cvj{hnuIspxhUvr2^oa>JGlooa z7jC8tH`8UgnI`xDkPSm22ZovJC70=N3MRklkrB*~gi$csR5FHX9-M1RVm^#D#e1G9 zi_XVkEx=nH$Ir%_8l zvf8|H-WnXztKe#URx-`2xS2brUuTMK9bC_Tu4kDWU<1qDi1)eCG~_0xH#5D(oGiDp z%xzG{GMjkKX4bvM%vW3SdAFJJ-FCCJ+-^$X4&LKV)7{}N{L#BjzwI8J(O<%^ICj5= zd*L_mTlgK^2fv3uz#m};{0Z)dKf?p?AUp(rfrsG{GyMHx-2U$uLvAM3u(nxlrsZaO zmyjL4lnn7@x}jy7Tdu(r%L!~iZnfp2MTX;Uje|7~;l7#H-+atC>6zx%=d|@X-4Gqw zaP1Vozjg|_nKs-^o8@L&Zlg2yM?-JD{O=9^fEp% zS=yFsP&e1W8i)7!Lj42y5I%yB;S=~2KGWj+TzkwfbfSF8-%Ea_{jyJM`C3QIH@NBF z!gugJ{GerW1xTq(HozJO%Ym{SDC>G?n1AzOIkJ)Qw>Q=}MAkTj-Apmob_~~1!aqmq zn@Of2OIU8^Pu2P8ALWgeY0mlnC_E;z;Bg?+e8H3O6g&;j0Ga0Qoj|6!yXH*u zGS|z*A^u(7v;BjF;eT>`|HXR$4gUxK!Bzb)p6x5lzY4qIHFzD~z-N6E-s0zbq@v_) zp4$uWz`L@c&wD)gKJy>Ihg`rP!N<&hLU#G5@EOtNpNo9`1(0d}&B2-GQkiL9W>jXH zO9eUSav;;(%h%>U8+{_9z|MR$I3NaP+er?2BV&NX8sdpFL@M1(Z>5{*#m#i%W_rmq zcQ<35WSaXzndS+VndYs?G;cwsc@mlC31phLBGcSWrny_%7_qpSZaEFwG2fn_pU$)c zQ~GB5JMw;^zM0~qZ>I0yO!JD8%1m=_8t>ne%=Bt9%{^qAd&o3*S7w?A$Tas<$u#$o zX&!Vl{kWMv+)Upfz|Hj0H`6nOex0@Jn<+C#8&W*RklA^L%&aEUoW7Ylb{xlZykW=$ z)*qm+A$a`MM=uGADMMjiNsq&NilBd^xY319Mrv80OKpaz4v1FdQ#0n=flC(AXY+73^Qf8T)wr34{KB|T zu4P}Y<2~1rnSDL)wVtuN!H{64x$PJ;&3(5U<*|1dTHQ(ev&u|!qi&hz8)J4Dh4uq( zX5VVu%=;R+o4MOK{=S(<$}|u6&6GeRB@zp95DzYu*3_*w_HL|f(nPtXsVZubpd`>t zNzdjgMOrBFCgOD_v206~AgxqOX|2S5ijtIM<$2*$Rp#<2@w8F@9NSiDIgRDoL3=nI zIzWmll8(@c^>=2Ps_vC8sxZDQJ^#8X=Ugw#bcY_020h^nl_+Pbz;xWq{9Y<|cyATV zG|wc{JcCU0jEsJ&XPn`eyRC8E_s%cBZ)__DUtu zOW4k(und;N3ixp{&Bu^wo|Ux~w!wBd@tNkhS?te)@DThwGtH;qW=_G)oPwLlUjdn! zxS5%_nVGnmnYfvPn;FbBkH*c6w%kmP#j&}W?mA?eudJzWX6#fm?X!za**6V`lRutw zlWE@T;7s$1lA1HkQ|g#$UM2_nW;UtJG?)059D`M6N)z;sHShGEz~#DUfDOZ zd|@K%OwwzOmIq~GDoNJjIF;u-tg8+4ZS}^a(|GT8yhnS@eX;gsb!{}kI_V9oI_t%2QuXZOF1q;gu6ogY&YKlK-}5FeJl=;~<0mS!_Bv}EYIXfKv&Mnn zIraa0^fYT6B4Ql+SmO{8<1oP*hlm)54c0hB#5jcA{qT2+DqK5B$juboOgWO9X}_J? z=??0FJE@)SqTaci+NqkpnYK{h%!K3Yo0%YwQae3H?esXc(-YKAPf|NQMeX!7wbL`y zPR~+1?WA@pr(Svvo`+pfw@h;zeKSo}vqRyCdyC_;2i}Ig@D98S@4@@<0elEQzT2fF zwv_+A3-P#=E^wEMw{fY=Xj01eJEi2J@Uvz(l?Obb2~nZGnY){|qF`!WDxOnHos!IQ zr-Fyqw}G||(#;I+n|0opjHwNxz)ru+!~16LAMcao$Xer2J2%rEzV57XsMp`4Ev<3j z_}BmESx;*mB4Qi{TH_EA<1pJAhlm)5up?WYn`slYE|+)Qt!n^}aLSyaW%bmM0Fa5H^} zxS4+3Oy3Z|%?u2M92ka!n9FoH_?aJJbX+(RM!{$p19?!5n`u8endZI8G@oaiWu%-o z+i074xv^}_9HV{aT%!kWrYCovvA50PeKU{A&5WvJrg_lKbRVOenG$j{#l+2QUFl{@ z-Q3JO=$pCZC!T4pRi&G$KI6Lk+$b#kg6Ws=m67(+KF-mvxh}skJm$Cfvfts(evcpg z1Ityg3?KYr;7}@6-qTdkV#BkHQUnF_d^9*91{z-9%+Xac&4X^{Im6CY193C6hW1n0 z!_rlHzy2!o9G~i&IY6bSXQ+&RxS0b_teY9kG`Zc_f?o7HIC%&~b})%b#KYRaVTs_3Eh(La}wg&Al%GBhh&-u-AudXW>OISIGN_nqN~p|-Go9V&LY<;ks zDN?hW`BWX3 zHxFNT);MUXN5{RrH4YsA`gdgeTH_EA<1o=0hlm)5jn+6s#5f%4X4=EGQ>B|};AR?; z;AXlXp?3N!_rR5IrtfiTrzfbLo}_kqirVREYNuzYot~v$+DYwHPVMv@^UqT|?V@(7 zo0}QTG&jwf-OPC0OjrCKYNxlUo%T{YHEcI?kL_?bvr*UqXy9&UaNn%+=ICzb{_#FZ zPM|dowR1C@gs(em9Qcf^KgXT#w@d%$rd#7sujA0&8V8Pl{X4RLYaAkC9F|$*5E0{W zBsbF`2fLYbf^O!e2i#2D3^6S?QzFXEv@*@5u<#zv++Rw9{EF$X;a>O+{1$!(_t9JO z_e}pF4*4VVJ46D1!au!VobqQ*`Uj8^ALQo`iFp3P^kH}e{tCzEW=h~CnQPR+&5WgQ zre`-jOJ5W5zK;I%hKT!3w)t>3b4Amm^vw*rnZdr9K{s>X;clj=Z!xjHgBsjSUme`c z+Gd)&Lz(8O($Z*-o0*84*&H{M8iMJm^wA8tnQ?W=H22_UdJf4n_x8X+!_5rzWS!Nx znLgZ1A8w`(H`CV-a5H_lnSLLR<^cRb+)O`iW&k%cK;KNyAf6kH%ZZ!m#m#i%X1Z}R z-ME?VVStl7D9dR=qH`2GWelpGXnmdfWKXEs+u9@c5xtT}GG!OU9OkH$* zeKXzk%}faQ&Ga7LH&fJ!>znDNZ)QGjX12cR^?XlSThVGR?CN&oozRxUw03rJ_bC zrA8`S)F|bM9!)m*7!@Ctr(zqCX^xv27awvnU5&{!KchgkOB$!#iQ`op_XH*G0FL8C zsJ~3}mhDT~&c&)GH`9fi={R*2`?XqmV%8{+CzNS^qTI~vA)8dr(9J4$*cLT%_*Rua zdYhVb{&rP3?RJ$u`VQ6W?BmNccamuy+vt839~a6rPipa?N^V7_d2%SzJj444$N#VJ zC_Dy_!xQi%JOxiHuROy!@GR_va(E7&hh6Xjya+GB-{58VJNyIw3IBqB!~em5;J@$+ zyb8PFHF#Y)>~C<4--Ned54;U~;T?Dv-h=ny1Naa=f{&pNndXk~=r{Yl%EQg{<7WCR z-OP+b+)O)eCT=!3%=1fP%vVaBW}lKqrg&m`9A_q##M8sk1#V~zO~~qQ3JK5*nv+%C z!W2g$>qvr@CV!h@dZo4Lms3nF$@Jtr)fB%6+CW=4&6LUQpgo)p9eBSK=m?#lvzaz3 z6}muI=tj=9mr|v>Su8yujrZvZXTX`f|5+vtmznnFaUVDv`kJz^AL~kI8~QW#nPsj4 zruZ_<0@pcac}^zF41_^27=9c#Q`g{T{ur6&9mzCzlWD%!ywcoS#mx+7n%C%N2K#1K z$ut)andTlc%{^qAd)C7Zuz}-WbEbJk$-$ZCI=$vh^NNzYO+yZ3nwLfW+N|h*FY7;X zndUL!?-wiGOcOWLJc65fS5%e0nfdh1^v7%QRns@q9_pLvs_dI7i;k^trbkZK>GaJ^ zr*CFXdPhCk-$~CYqHpHPRQkQ(X0GU}Z(i3;Z(Z-zWp{Sh%h&bLlP^uv=S}LV^|&+i z+7)Ng2j(p31-+pUoDF@UAEaxg`h!m!K{wNuq3yPFbc~Uy9nk}|GiH#EZ8TU1-OQ%$ zAv&o=wsy4|s*@9Pbjn#|z^2r{%M$FH$xXdhav2%qGhr6}d1k}q^g5kGPtv)Xe)9Aq zoyT(Xb$RRpJ))Yvnc?rABdu>{UH5HRX)py+2 zUC${Coi|xHy#<+PXurR1=ZzWF@XnjM_RXy8INW88gRV{A+k`s0H`X|uoc_aYt#OEm z&$C|jFb*^6tGsGOXT9Q@RK09*7ro@_u6o_tZu$=HE4JRteFdKnQ@O9mDg60-KGfCC zJQ2T_tZ_Kp-LI>gX^q3l`F!}c^7m4>Z>BR`J5{=wCT^yA1UK`ps49Ik^XZ%Eznj{r zn!cI#P~S|~arVvh;AW=NH#0r`acZY0sGXjqcA{_Q%BQKFa5GmtOYO9i+Nqq{={ahr z=c%1`Q9Hdr?erqG(@WGxe}k9d@9+=!C;SWk4gW{o^dI;ywG(cp?Nw^0-PBI6Q9Hd( z?eqq<)0@;zZ&5q#p>}$k+G#Jf(>v5oWG$xDze5r1n`zKDQ&s7kSy9rsw4$WuzL_Jc z>6;n;?pY$t%{-QUv(B5NyP0+En`w>1$;mXYYu`+398S(Sw5p>6WsSqh8HXO$I7GyK z#b9e3B4QloSmO{8;}E_-uC8xpEGAmjzL}?sl0`)35kSja6#uq^)i={}GgsgXuH^1NH>ARUlKQTAc6LK?~%aPs8=(@O> z0o=^MA#P^i1h|>OOmh!zrl-=)^hCa!8O}6+LPBol?yj?q-GdKzGhgj}xSP2+;qXlJ z>fB869lx7d=BghzGnu}b$x#O~&5dd@&668=rg>f6OsS@C=8@dYijo*|$s1nZ%0{^&^j9;+`_%m60V;o5h8p2NN9B#kR8uDo zRK;@!spazrs|_2n05@~P;clks8m?ku{L1ARpw=Y*w_7%z*wNgbjTczw#t5q}m8r8g6$jxlyxkk0|tX1Op1^(i-a2>3J>tQ|I z02}ZcZ^S*^2sgpaa0}cDw=phdxU-v7-ssJ$Ab*RRT(DIY&)%jAingm>WSSTCy@TbB z&&`a%&1@8NzjDWh+{}c82US7>Zf5I{o0&T35w^4b-As4<8_Ml|6W)S7@HXs)ci>%k z58j6l;6wNbK88BDnV#=d05>y$n^}aLS%jPEr*EbYH`7O^xsOcq7&6UWxS1~8OqbxpO*hrVTgKhMVbLk284#Y+$*X-AwNPS!NTj*=*i8Z;P3)YIZZ-a<}QX9dI-G z+boXXy>Q~(%(%+$7gIfyGh%3}VW>INylwQ4?`G!acF=jbDY|%SN4-LK(yN!y{}6{_ z-MTKiY<*WDH?&8_R9 zcGtsL>w4gOt@{7lo3++BM8r6R|8^aTBRJ8K*w!hz~zjYC9?!&qw^B4QlYTH_EA<8Y{(X&7re zhU+NdpQ>)=p?x#SG-L_O&HSmmnS}J~P$<18wxX6Mh;7NE2o`z@O zS+;K{l*4oIJnVuO;6?gfzQi^2Hz{+y%>Mpe-n0FKgyDa34FARR|AzmA|KO_rmwkVQ zdHQC`Zg>q|hc`q#Z^GeyGewTlH*+7E=KDS)%bdQMUw;Ag&HU!zOmnHsG%qv0XZwEO z{VJraYNolDwnRP~eIm&;_u83{1_#8TY&*#zZ)6ORSlq=pLnPkVIM2m$Zu&+xW=f{H zn@n>rndWXX%@vvEzEGxlLS?3TEBa=(pl@apeKQm2o7sxKnQr=Ky2&(;#m#ifY0!@O z_Wb;GrX853(9g0X@7D=Bv(8k&&Gg}B`nrLaO!3N0b1!`}y*^P3+c*BqhtUo|s$%!xtE`Z7G=M=WHkoUZh(V5EQi;O6l#__+H`RTmw5@W3~ z!?4MvM%c~tm@|!3HOmOJoo!6N_;Ox52j;STG0dZH<$RW3U^rf0$m_2#0+%eJ&*tH7 z=5w;d5YJLxvy5Z8oY$>j8;|T}8uAO{KDn0VuH!w|k(qrx@3o$>yTOoPrn&7HGtGUW zOmnU7r2ScCrnynKO!JK~JB&j60XMU6HE!m84cyJ#ZB%BOdrnTKdAM(;1dgw7W&(XP zTZa2)rX1ckQ_E>eq#d+})1d>Ts3PeIos?TTGfh?ZN*7fa-<6(!-IQ~#mu0#`4@iTa zaE3~xZ)RXRZf1Tjl{>t*3TB#T4nA9DkZGQg(NFd4ldewh++X$W<-`3O02x5v%&Zfe zX&yu0Op&p09z=Ggxg+*UCDBXR&ZV#nmct78aWc)vkZGQkwH3C(b~y2w<{}TUKM%q~ z@bk=1O}FZf5LMGwrjBOxZULhm${^bCYS_>)=fDijvFN&Y5P~tXV8G8!m@A zFxO0}W2SkTEHQ1e)O=W$nN2D)%_V*%>tDsXR^v~u!KJ(k*AzE1*f(?DPb<^hsQiAB zzg^VaB!hyQ-Ar**aWjkQn^{EP%s@4LGi{;1nF+_)H`6Pp)1RdSr0C47jyfm1llJF! z)}u$J>ioPey5PL7x}cyNc%i$_D(JzoX;AlUYGoThHeUvu1DP-o25G00zM0M}j>{0p zhM|xH!=V1ZyASrwtg9y!Aon}yW{PJKl;CIbf1{N3EQTw!c$dIZdT=h&;$E)HZ7Xz| zYo$(`wTk|mtC_Chd+4il`Sh#x#(CH1WLeAdztGa-TGn?Rtb^-eJ=_2r;6~QH5pIH; zS+5M9PbNZDpc=g?jLV!95~1PFak!x zC>RZ6AWw_$T$Fjq@Oy8@f%^gL^MT`GeLno$ z@3X_758>|=)&AP)7S4}b;WjAKPT9nCGxxMxU@L5c?cB>&aWjkW;{Nt-YNu-YX4*o1 zGZT)pZ>AT=E-ULXc%0hl32LV­spc6yrH=^1LLXQ`QXLODD~?esj$?t;2!nk(BY z)Jm_yZg>q|hc~F5=$q+$i{r5e-iE#K4!jHR!Taz5d?$`54py7EZRZs`X{&_9^@K-i0l3@oXc^%F1}O}UEnSiZ{t##QFCurYaA5E-WrF7 z@_Tgu??3B$;99T0&ogTrBICZo8V73}to!W4@0Y@TGpo9pHj#te%rk{d^KN_vC!xNX z25zQdxtWobY3{gK?r~0Mj4pv0vdeZU-d_>(m%&V!1+%5QTrL5bBh6&4d|FWq^LTzf z%PwGa7t*Td3Rom=DG{|m^E|i7mYc~jdK4bxtFOo53Bb)P!Objr`v2QI^Z2OBtB;@i zJTu88B$)vMBm!|z(XfbtfC@qwLVzKJFhIbl(MF6Et;HyaU@3V9QNa}z5fL>&SVY`6 zTu|IMqNrWpwu(Ep*80A+t!-&}zxhmtEuaY|W)hx1zT8PN`?+`SJ>2h{AG{8@nf|R% z4R6Z9+|1(6zvQ&;A-b9BWA6JCP6>aC>-ibaX9s)^-{EFPGtK|~btKdLU$~jy?CWM$ z*1DMo%`^|yx|spo%s@TeOkb^=>Br4X#m)5NW~Sn13T~z^;%27Rx|w8};$?Qho$QKd znBjE6&Fq4knSz_yu6Ax_JKW4P+{`rG%rxB0wEf)7T@|>Qp?%#<3Dmlo0o=?$e{ORC zH?tf!GYdB}tJcjd$IUF?%gwCGG!Nir2KI9^L%5lN(SVy-ItB`0EDmBJOES$%LtGy3 z^qBkIndYL%G>>bVO!I+cn$K~~a59gc=^T}JiF4(oSx)!7OPzkWnf}5#&W>(%=Vl&~ zo9S*~rg@E<={rO>Gc)35ipI_CQtM_)!`#gE%*|ZT$}`Q4s&z9})3});2}-2p&CM(# z(>zF~c|k$M%^W`V6g2`jGdO05${(Afa)u05dBX#0aNaPLlas4*hu~(8Xk0h5Cez&O zjbxg)jf-tJ^I)0gLZ&%x7F+|@!gX*x+yIN=(C236kFHdOV^*rrxK*kMH}kZ~RqCvg zHR{|cYgPGqjqhgqyicpPzRk+j_8HaLcX+y)Q*bk<;AT$2&76XGHWD{;t=HN&+|O6oB3)3-ORn`W+v9U znFq}@pL>Jea%SstGu^w-FN)zH-tZ+OXt{1?32tUdNj4mso9QN-+U*_=c`yRVH18P6 zH20>AHa>5@Y3mzfTy0ynn<=i=>t@!xwuZWyhvRw^bq$)zk+pR=*VJcjrme$R_C3w- zxZ66|IvmW+wEKs6{4x(T-ghYM{=x1aTGDZLbpH@_GvjvmP7ycL!Oe79u$x(en^{t_ z4GzuCbi3cDU)l~Iz=uGlc}LvL)YmLYTQh1-OSi>Ggafe znUfh4(pYY$%`|^kE_Hq(^>#Cpn49U}ju-oZNY;nwPaolXwz5ofUnJAKw|sl1d2&NC z&HcEUe&%MDGB>j{3ve^D8X?m>gqvB4n_0@-O#eun!cp8WZe|v4rmuc;GkeS}!qc1t zlVRVvncL!VGnt!N(6w>qW+pN>b5}(o4GN0hSR^>OlS6abu-PEw5^|;d7w=5 zT@{OPZLfBWT*I<~Ze|bMOwVo1-)x>t^BsDVv!j)}nGMY}Pi$bOd30`O?|I*EZl;g9 znW@panOSw`W{PUOxtUqa%`C>v%*V|P6%JJ63kRtnndbTVgH=J{5LGZCM}4@ex4eYGeViNk*Z+YC>1OSGQW{b^I+XfbEU>9mlIOTJzgm_LAl%$ zl_$Q4Z171c#XVUiwIS0SH#0dU;%0i=l4(AmL>-fUrt+norMmfkq{LT>+jurKU#9sH z-NQW3`RZV9rWZHUbL7>$u4|M(;acVQM>5SD%gxLmy;2p7S)~fcu2vJqRjJ~lHEPNk zYt_{A*QuPM_3GqPzF($!BAMn%ZJtyq$&pO+^iG>qMrSh3Ga{MhxmnNg{x^T7xhL); z-s6wq6ZjN9gB|cW{1N^HU%;Q?OZW?X1r5kF_v~ce?0?i`+{_SeW~kQ9%-zq;jKj@j zZa#SQ85Ifoy^2IVsG^M)e-b|@>-35gW;lAm2W_DpS>5d+6*@pi<|}s6;z{E^(%}fr zcQbUBbkQN{s*PkYm-9$1AwP73qu^*QWye5wI2MlM@iL(Y^n_kIdtz@m9{Ruu%%;qu zRq3l|OFziwar(mmIFZLcNi%Sn;bywF(>r}Y@AM(P6K-ak zh?|+(?o;}v&mfX%o>7x&?r)iMGq*df*UhYXZTq{KcD?!G=VsbE#D;rg>tO59lJ;j! z?Pl8T!EO(Bd*~Q;q*J&$DJ^WbhlXtr2XZr$_H#3j6(#eC%p-u7OK$#+1Dk2y+B40q zo4JK8;W>C7UVuZNn<=G@;AWP$GB?v7aWgx9hnpGS5I3_FH?wpi&X3kHon`wR^H}ktP&0YItn!ie>c`BLa zy&W>mYu(IBZ}YgB8O+VhaPP@9cMgzgp3%ZH%^T`wN(0@@T@?vxS4GR4o0(rgrumqY z)tJygRggbOjmFIkjvK5B^M|Oyi8*TA=%H%*Spjv~>|v_-{9H9YG+a#{pQomsJwnZ% zHBw!5*(kMaSrBkDm(_JMwRfCKNC+vfXS_;?o1nCJqEe|vs(s2NhrY=4N^heQst!ekJbgN;SD? zl`1J-t;$NO)a;pSR7v?-buyXe<%8Gb#eP3GGXXcVO~RAPmlSa`Q&Tsq)KuKeE)h4g z_sH0AGkqx^DWC6S_yj(M&tM094u6C{!58pn_!9mCUqJ)hO#e<*ikn%An^}&V$<%dR zNk<28GXtW*r4z_B_u^)HaWlQv&BV_f4f!wz3Sg{WDupb^(J+OyU&eEJ0!)M=tz;6* z$v~!g8ky#4wVCGg4xVZ5avvnq{EPkOX4Yhy`|Ce9vp$*T193CE;buOqF4ud{&5XL4 z|8*Ae8n4zFdu5vMsvy%mu&Y+gYw)d512O zJGstXP|0;xa+_7;rLWe-stTWXjh3Bjbr)HurF1?1=iSD}?wulT zrVBUIW!+5cW@dE@OV&|jS05b~-!b88SNCwX_tU=6G#Kf7_Vw5@BSl^(agS&pW#?w*FcN5}NFacZ zIt+4QIOM?y7%9xnv2!y63q^d3crUJ&B|Wc^uO?l~5khVus`zmTQ?OxsLj*m%(y3)z~0A z^gS|l>P8;#UP+bvSl$m0z=QA*JPePJ1^y_@$HXI#b9s|U=@Z<~laeS;@f@C}www9; zGd#a%S#E*n;CXlfteYtTxAUEu=Kd6C`5Z6vBx^IxePo))9U#-(&dp?g=4o&`vm@=? z%u4SHN8}Di((WXG{Vr#^R5JH-r6bNNCtI&}mOE9uSooVimWSTEdXjrDX zotya$9`ipP@&C*5>wn|S?sN{PxtY;S^Rc4`socC%R48w-I<<(onNxFAA#*be^8;#J zXqcKXIhPrm%*`y!Q-#41YGJvZo0*VsmGUGkRCaFWYbr}##}R!4wn8<$32(tRcpKh< zci|WCOZXN18h!)6h5v!y!SCS@@E*Jm+u;NFP}#Yehwt3XUUALmX4<)#d)&}a7iOE&r}Q`G%mHTc!urk4R4QN`%{gONu8CuAW`dJf zXKrSD-)NKGDc^WIGdDA}z+|4p+|10_n49THxlwYFk+h3p1~r-qml*NQ;=J9ZMr5{G zp1#M681IhE%?zayB;l$s5^qfO+_T8#c$o`g#?5T#Yr9U*HG8i&g{(KzOM04x3woI= zYt|bRS#OrH-mGW6sd}KVxqL-GQ~Hx^6D;a)76lu=-e`CI)|NM30Z7=M7A4JJoM)rebcU zqnVrOdY|5DJH1ogxtZ;KpVB*hM(@Pj%+$~6otT@M85?sm9Z3!=Nx`M`f-k(QqAj$; ze{3Hn7bPsx0jF}$`S|hf$lT2B?K^V--34#5Yk2p(GV$YC#*UkLD6h?~H=3HdzzuQX z?1^>fW+qAo>&21vc4TcG{!Z`o4|=C>=$-ya@ANPFrGLXt_z(P-o@o~}%z^URI>f~1 zXlGl8n5aWPTZfpa!zf#an5e@nTZfpaL-hD~x0~tyb~kg@g?r{^+D!A2czV{&6zgV+ zRJ;bS!yEXVTcH}>6!Egdbc7i6zG;gZ8nZDu9K65i$ zP^NiwZf5CGGaXZ2cW&nQ$uw{2b2GnEc5de0Ze~O0X13H!^CB|M_jfacxS10RhN!$L zIVw1OC{7%i=J~@^eqpW(kZB$W-2zA-Ck^GHJ^I+p;ns+ACJfla6@@3de^I-5! z-rKuW{^&~b%vX|UzKT5a)oRkjD&}XdQRkn%R!zTnoeGxNOmmxQ-ug4mL(S-B+PRqr za5Mdar{x&yX4cQKYb|c(_V)8QSAv`AXW`VkdM(_|yb$knZ#T2X>78EO(=5f!ynbnK z9L?j+0-WBe6}XwpvdpGu`kL!*>}RH4l5I-M`kR?&kt!l7-j1a6Lpwn>kt!l zh#ntXH}kiK@7}`ij8eY`>t;sJJ&ScS4-2Q)x|y-zR$DhSHtJyA%-E=dbu(k54%W?# zjXGF2GdAiFJwD#;X2yNHn|YRXGsVu$T)@1^D@4nc5|XRLx|y$9H#3mnh%3>_kT%XR zNy1-DhGv|bY28d`u``|dhZiz)vK%gQteg3eGxgYqo$B6?IQ`^N+~CKU>-so(=9?Vr zX6`#T)4G|~%?t+T;YL<~QAczSlea!!B_&<1yh#hVe1%HzUP)g24>LE@x|w!vri6~t z5;}b6W?DBhHZsk3&&{-M=3zNE)4G|~&1|Zt@DA9ju!f8+EATX2yTJn>pFKnbytpST|G3UlJ*Q8D7E5v~H$YHetTHsefbncld{s{q8q)GR>`< zY28fgWgSOC4Z<^O0QlSHM)VnG=Y4N0Kk#smhr%7j>C0%q#x@sdCI$n;%$Mi!tux{qA zigS3M%HUj>s;iTJtgFA6rmJ_Jr{$aT`S~Zj&lgaGpTcymbD_>Yr<~2H#0WsVBO5vsKfqlrsMf` zH?smaQ^X}o+{{gkgLp|~iejQ9@cTr`ls34FNs!FXDc}Vkw1sxi9#UnsbYR&LIzbww z!x3DyGjxHj{G0(tf*-oUQ9SO^ERSK?9gcsgArge&F$Pw z>t;&8qu5Vmf6tX=_CW37ZXlouH;F~lsuX14&*fqf>U5H z41pXN>PRTyNck}Q%3LlF=k|Fpg4>MbccZx9AdKd6Y`d9XI~O|}lV>>nyUlcFpVzpV z=DR8u;rU(d7`cY!wT_bO97(&L_x1)S$OKQ9+~_sw{PSJGVO0 zW0@nK+njCj%bjI|Zg(oZE4Yt4xc!|@=FxXK)1{KztaQX#)*%y-p_qK01rAoIk20#LvP~#Y^M3%ndXV| zAIBv97l(5f?;X2Van#n{N=ZMh;>D$0;#Tbc`F%WiR7=e?FFrt~d5BE&Q;UYEf~h&G zaMVy$m>*E%Lc`RA$+;>&G+YG>^HgDQgj!fWQWZ=i)4ZVZGR?hYntKP7sAJM?rup8P z=J}&nl54(-T=UiBnpdgfqBUyD8Ee(l^Vg}IBAaP$GtFCnrg^Vs%rx(DbXfajzTTlP z*Hz8}?UF0>7P(S; z3ETop;Z|72-)`f+mup9EXSssq9lA{J#1*}Zzg5CYEw0GiOp{ZE&$~v;&b7LWtkY7u zp2xUb`;Obd_3q)e8+lIm!hO2ZeZSr{^Z|bVAkXh1co-gmN8vGe95%rd@FYA1Ps3(- z2A+j2P}j{&lKN$uizm_Ss%T>*kYuDd*+?jb%U2|GjnEN=m*(AHucN_P`_+yjhm@l z!;DMk8niF4-}Py7gzm@v{LwHakn$fizhH`-*7O`VZ31`2?4#{TBd;#G1X?^iio zWF+lkm|-MqrjhBF81c>Gy}gvb&E|cbV;s56R44t+YiT0ic$Rk5HK?zfY3tB5Zl1tdwbk3B~Q^WJuLF z@AN9Y(`)ojuhTodLGQGc-l>{C=}mYGw!z!*4!p~4e*xd_6lpTemFqovr}ycdw$nR( zK=1S+z0*hZP9M`deM0Z_DgDxCume5^&Kdjv#B==u{tREjU*IeFU-&=xE3e~gz8CX1 zz8BLpZkLjzut+kbgeA=jzOZDq4a@X)Vez#O^W9ti)*-w+y<^ysPT?9ibGwrsu9=%D z{?5>a56Q0K=(%T!u}t$rd2M#R(bUxiZiowKPmBi-BtRnTLz_MI-ftVy^ nn(cS@c4zCr=VkMKj@mlJ#{SIK!PdbZ-`V|itQ}`ZKbQU=*@p)z literal 0 HcmV?d00001 diff --git a/audio/cheetah/tuning/fortemedia_stereo/HANDSET.mods b/audio/cheetah/tuning/fortemedia_stereo/HANDSET.mods new file mode 100644 index 0000000..7f478a7 --- /dev/null +++ b/audio/cheetah/tuning/fortemedia_stereo/HANDSET.mods @@ -0,0 +1,64085 @@ +#PLATFORM_NAME gChip +#EXPORT_FLAG HANDSET +#SINGLE_API_VER 1.2.1 +#SAVE_TIME 2022-06-16 16:06:48 + +#CASE_NAME HANDSET-HANDSET-RESERVE1-FB +#PARAM_MODE FULL +#PARAM_TYPE TX+2RX +#TOTAL_CUSTOM_STEP 7+7 +#TX +0 0x0000 //TX_OPERATION_MODE_0 +1 0x0000 //TX_OPERATION_MODE_1 +2 0x0026 //TX_PATCH_REG +3 0x6B56 //TX_SENDFUNC_MODE_0 +4 0x0001 //TX_SENDFUNC_MODE_1 +5 0x0002 //TX_NUM_MIC +6 0x0004 //TX_SAMPLINGFREQ_SIG +7 0x0004 //TX_SAMPLINGFREQ_PROC +8 0x000A //TX_FRAME_SZ_SIG +9 0x000A //TX_FRAME_SZ +10 0x0000 //TX_DELAY_OPT +11 0x0028 //TX_MAX_TAIL_LENGTH +12 0x0001 //TX_NUM_LOUTCHN +13 0x0001 //TX_MAXNUM_AECREF +14 0x0000 //TX_DBG_FUNC_REG +15 0x0000 //TX_DBG_FUNC_REG1 +16 0x0000 //TX_SYS_RESRV_0 +17 0x0000 //TX_SYS_RESRV_1 +18 0x0000 //TX_SYS_RESRV_2 +19 0x0000 //TX_SYS_RESRV_3 +20 0x0000 //TX_DIST2REF0 +21 0x00A4 //TX_DIST2REF1 +22 0x0000 //TX_DIST2REF_02 +23 0x0000 //TX_DIST2REF_03 +24 0x0000 //TX_DIST2REF_04 +25 0x0000 //TX_DIST2REF_05 +26 0x0000 //TX_MMIC +27 0x1000 //TX_PGA_0 +28 0x1000 //TX_PGA_1 +29 0x1000 //TX_PGA_2 +30 0x0000 //TX_PGA_3 +31 0x0000 //TX_PGA_4 +32 0x0000 //TX_PGA_5 +33 0x0000 //TX_MIC_PAIRS +34 0x0000 //TX_MIC_PAIRS_HS +35 0x0002 //TX_MICS_FOR_BF +36 0x0000 //TX_MIC_PAIRS_FORL1 +37 0x0002 //TX_MICS_OF_PAIR0 +38 0x0002 //TX_MICS_OF_PAIR1 +39 0x0002 //TX_MICS_OF_PAIR2 +40 0x0002 //TX_MICS_OF_PAIR3 +41 0x0000 //TX_MIC_DATA_SRC0 +42 0x0002 //TX_MIC_DATA_SRC1 +43 0x0001 //TX_MIC_DATA_SRC2 +44 0x0000 //TX_MIC_DATA_SRC3 +45 0x0000 //TX_MIC_PAIR_CH_04 +46 0x0000 //TX_MIC_PAIR_CH_05 +47 0x0000 //TX_MIC_PAIR_CH_10 +48 0x0000 //TX_MIC_PAIR_CH_11 +49 0x0000 //TX_MIC_PAIR_CH_12 +50 0x0000 //TX_MIC_PAIR_CH_13 +51 0x0000 //TX_MIC_PAIR_CH_14 +52 0x05DC //TX_HD_BIN_MASK +53 0x0010 //TX_HD_SUBAND_MASK +54 0x19A1 //TX_HD_FRAME_AVG_MASK +55 0x0320 //TX_HD_MIN_FRQ +56 0x1000 //TX_HD_ALPHA_PSD +57 0x1100 //TX_T_PHPR1 +58 0x0000 //TX_T_PHPR2 +59 0x0000 //TX_T_PTPR +60 0x0000 //TX_T_PNPR +61 0x0000 //TX_T_PAPR1 +62 0xEE6C //TX_T_PSDVAT +63 0x0800 //TX_CNT +64 0x4000 //TX_ANTI_HOWL_GAIN +65 0x0001 //TX_MICFORBFMARK_0 +66 0x0001 //TX_MICFORBFMARK_1 +67 0x0001 //TX_MICFORBFMARK_2 +68 0x0001 //TX_MICFORBFMARK_3 +69 0x0001 //TX_MICFORBFMARK_4 +70 0x0001 //TX_MICFORBFMARK_5 +71 0x0000 //TX_DIST2REF_10 +72 0x3A66 //TX_DIST2REF_11 +73 0x0000 //TX_DIST2REF2 +74 0x0000 //TX_DIST2REF_13 +75 0x0000 //TX_DIST2REF_14 +76 0x0000 //TX_DIST2REF_15 +77 0x0000 //TX_DIST2REF_20 +78 0x0000 //TX_DIST2REF_21 +79 0x0000 //TX_DIST2REF_22 +80 0x0000 //TX_DIST2REF_23 +81 0x0000 //TX_DIST2REF_24 +82 0x0000 //TX_DIST2REF_25 +83 0x0000 //TX_DIST2REF_30 +84 0x0000 //TX_DIST2REF_31 +85 0x0000 //TX_DIST2REF_32 +86 0x0000 //TX_DIST2REF_33 +87 0x0000 //TX_DIST2REF_34 +88 0x0000 //TX_DIST2REF_35 +89 0x0000 //TX_MIC_LOC_00 +90 0x0000 //TX_MIC_LOC_01 +91 0x0000 //TX_MIC_LOC_02 +92 0x0000 //TX_MIC_LOC_03 +93 0x0000 //TX_MIC_LOC_04 +94 0x0000 //TX_MIC_LOC_05 +95 0x0000 //TX_MIC_LOC_10 +96 0x0000 //TX_MIC_LOC_11 +97 0x0000 //TX_MIC_LOC_12 +98 0x0000 //TX_MIC_LOC_13 +99 0x0000 //TX_MIC_LOC_14 +100 0x0000 //TX_MIC_LOC_15 +101 0x0000 //TX_MIC_LOC_20 +102 0x0000 //TX_MIC_LOC_21 +103 0x0000 //TX_MIC_LOC_22 +104 0x0000 //TX_MIC_LOC_23 +105 0x0000 //TX_MIC_LOC_24 +106 0x0000 //TX_MIC_LOC_25 +107 0x0200 //TX_MIC_REFBLK_VOLUME +108 0x0AAC //TX_MIC_BLOCK_VOLUME +109 0x0000 //TX_INVERSE_MASK +110 0x0000 //TX_ADCS_MASK +111 0x04D0 //TX_ADCS_GAIN +112 0x4000 //TX_NFC_GAINFAC +113 0x0000 //TX_MAINMIC_BLKFACTOR +114 0x0000 //TX_REFMIC_BLKFACTOR +115 0x0000 //TX_BLMIC_BLKFACTOR +116 0x0000 //TX_BRMIC_BLKFACTOR +117 0x0031 //TX_MICBLK_START_BIN +118 0x0060 //TX_MICBLK_END_BIN +119 0x0015 //TX_MICBLK_FE_HOLD +120 0xFFF2 //TX_MICBLK_MR_EXP_TH +121 0xFFF2 //TX_MICBLK_LR_EXP_TH +122 0x0000 //TX_FENE_HOLD +123 0x4000 //TX_FE_ENER_TH_MTS +124 0x0004 //TX_FE_ENER_TH_EXP +125 0x6000 //TX_C_POST_FLT_MIC_MAINBLK +126 0x6000 //TX_C_POST_FLT_MIC_REFBLK +127 0x0010 //TX_MIC_BLOCK_N +128 0x7E56 //TX_A_HP +129 0x4000 //TX_B_PE +130 0x1800 //TX_THR_PITCH_DET_0 +131 0x1000 //TX_THR_PITCH_DET_1 +132 0x0800 //TX_THR_PITCH_DET_2 +133 0x0008 //TX_PITCH_BFR_LEN +134 0x0003 //TX_SBD_PITCH_DET +135 0x0050 //TX_TD_AEC_L +136 0x4000 //TX_MU0_UNP_TD_AEC +137 0x1000 //TX_MU0_PTD_TD_AEC +138 0x0000 //TX_PP_RESRV_0 +139 0x2A94 //TX_PP_RESRV_1 +140 0x55F0 //TX_PP_RESRV_2 +141 0x0000 //TX_PP_RESRV_3 +142 0x0000 //TX_PP_RESRV_4 +143 0x0000 //TX_PP_RESRV_5 +144 0x0000 //TX_PP_RESRV_6 +145 0x0000 //TX_PP_RESRV_7 +146 0x0028 //TX_TAIL_LENGTH +147 0x0080 //TX_AEC_REF_GAIN_0 +148 0x0800 //TX_AEC_REF_GAIN_1 +149 0x0800 //TX_AEC_REF_GAIN_2 +150 0x7900 //TX_EAD_THR +151 0x2000 //TX_THR_RE_EST +152 0x0400 //TX_MIN_EQ_RE_EST_0 +153 0x0400 //TX_MIN_EQ_RE_EST_1 +154 0x0800 //TX_MIN_EQ_RE_EST_2 +155 0x0800 //TX_MIN_EQ_RE_EST_3 +156 0x1000 //TX_MIN_EQ_RE_EST_4 +157 0x1000 //TX_MIN_EQ_RE_EST_5 +158 0x1000 //TX_MIN_EQ_RE_EST_6 +159 0x1000 //TX_MIN_EQ_RE_EST_7 +160 0x1000 //TX_MIN_EQ_RE_EST_8 +161 0x1000 //TX_MIN_EQ_RE_EST_9 +162 0x1000 //TX_MIN_EQ_RE_EST_10 +163 0x1000 //TX_MIN_EQ_RE_EST_11 +164 0x1000 //TX_MIN_EQ_RE_EST_12 +165 0x3000 //TX_LAMBDA_RE_EST +166 0x1000 //TX_LAMBDA_CB_NLE +167 0x1800 //TX_C_POST_FLT +168 0x4000 //TX_GAIN_NP +169 0x003C //TX_SE_HOLD_N +170 0x0046 //TX_DT_HOLD_N +171 0x03E8 //TX_DT2_HOLD_N +172 0x6666 //TX_AEC_RESRV_0 +173 0x0000 //TX_AEC_RESRV_1 +174 0x0014 //TX_AEC_RESRV_2 +175 0x0000 //TX_MIC_DELAY_LENGTH +176 0x0000 //TX_REF_DELAY_LENGTH +177 0x0000 //TX_ADD_LINEIN_GAINL +178 0x0000 //TX_ADD_LINEIN_GAINH +179 0x0000 //TX_MIN_EQ_RE_EST_14 +180 0x0000 //TX_DTD_THR1_8 +181 0x7FFF //TX_DTD_THR2_8 +182 0x0000 //TX_DTD_MIC_BLK2 +183 0x0008 //TX_FRQ_LIN_LEN +184 0x7FFF //TX_FRQ_AEC_LEN_RHO +185 0x6000 //TX_MU0_UNP_FRQ_AEC +186 0x4000 //TX_MU0_PTD_FRQ_AEC +187 0x000A //TX_MINENOISETH +188 0x0800 //TX_MU0_RE_EST +189 0x0001 //TX_AEC_NUM_CH +190 0x0000 //TX_BIGECHOATTENUATION_MAX +191 0x2000 //TX_A_POST_FLT_MICBLK +192 0x0000 //TX_BLKENERTH +193 0x0000 //TX_BLKENERHIGHTH +194 0x0000 //TX_NORMENERTH +195 0x0000 //TX_NORMENERHIGHTH +196 0x0000 //TX_NORMENERHIGHTHL +197 0x7000 //TX_DTD_THR1_0 +198 0x7000 //TX_DTD_THR1_1 +199 0x7000 //TX_DTD_THR1_2 +200 0x7F00 //TX_DTD_THR1_3 +201 0x7F00 //TX_DTD_THR1_4 +202 0x7F00 //TX_DTD_THR1_5 +203 0x7F00 //TX_DTD_THR1_6 +204 0x2000 //TX_DTD_THR2_0 +205 0x2000 //TX_DTD_THR2_1 +206 0x2000 //TX_DTD_THR2_2 +207 0x1000 //TX_DTD_THR2_3 +208 0x1000 //TX_DTD_THR2_4 +209 0x1000 //TX_DTD_THR2_5 +210 0x1000 //TX_DTD_THR2_6 +211 0x6000 //TX_DTD_THR3 +212 0x0177 //TX_SPK_CUT_K +213 0x1B58 //TX_DT_CUT_K +214 0x0100 //TX_DT_CUT_THR +215 0x04EB //TX_COMFORT_G +216 0x01F4 //TX_POWER_YOUT_TH +217 0x4000 //TX_FDPFGAINECHO +218 0x0000 //TX_DTD_HD_THR +219 0x0000 //TX_SPK_CUT_K_S +220 0x0000 //TX_DTD_MIC_BLK +221 0x0400 //TX_ADPT_STRICT_L +222 0x0200 //TX_ADPT_STRICT_H +223 0x0C00 //TX_RATIO_DT_L_TH_LOW +224 0x2000 //TX_RATIO_DT_H_TH_LOW +225 0x1800 //TX_RATIO_DT_L_TH_HIGH +226 0x3000 //TX_RATIO_DT_H_TH_HIGH +227 0x0A00 //TX_RATIO_DT_L0_TH +228 0x7000 //TX_B_POST_FILT_ECHO_L +229 0x7FFF //TX_B_POST_FILT_ECHO_H +230 0x0200 //TX_MIN_G_CTRL_ECHO +231 0x7FFF //TX_B_LESSCUT_RTO_ECHO +232 0x0000 //TX_EPD_OFFSET_00 +233 0x0000 //TX_EPD_OFFST_01 +234 0x1388 //TX_RATIO_DT_L0_TH_HIGH +235 0x3A98 //TX_RATIO_DT_H_TH_CUT +236 0x7FFF //TX_MIN_EQ_RE_EST_13 +237 0x0000 //TX_DTD_THR1_7 +238 0x0000 //TX_DTD_THR2_7 +239 0x0800 //TX_DT_RESRV_7 +240 0x0800 //TX_DT_RESRV_8 +241 0x0000 //TX_DT_RESRV_9 +242 0xF600 //TX_THR_SN_EST_0 +243 0xFA00 //TX_THR_SN_EST_1 +244 0xFA00 //TX_THR_SN_EST_2 +245 0xF800 //TX_THR_SN_EST_3 +246 0xF800 //TX_THR_SN_EST_4 +247 0xF800 //TX_THR_SN_EST_5 +248 0xF800 //TX_THR_SN_EST_6 +249 0xF700 //TX_THR_SN_EST_7 +250 0x0000 //TX_DELTA_THR_SN_EST_0 +251 0x0200 //TX_DELTA_THR_SN_EST_1 +252 0x0200 //TX_DELTA_THR_SN_EST_2 +253 0x0200 //TX_DELTA_THR_SN_EST_3 +254 0x0100 //TX_DELTA_THR_SN_EST_4 +255 0x0200 //TX_DELTA_THR_SN_EST_5 +256 0x0100 //TX_DELTA_THR_SN_EST_6 +257 0x0200 //TX_DELTA_THR_SN_EST_7 +258 0x4000 //TX_LAMBDA_NN_EST_0 +259 0x4000 //TX_LAMBDA_NN_EST_1 +260 0x4000 //TX_LAMBDA_NN_EST_2 +261 0x4000 //TX_LAMBDA_NN_EST_3 +262 0x4000 //TX_LAMBDA_NN_EST_4 +263 0x4000 //TX_LAMBDA_NN_EST_5 +264 0x4000 //TX_LAMBDA_NN_EST_6 +265 0x4000 //TX_LAMBDA_NN_EST_7 +266 0x0400 //TX_N_SN_EST +267 0x001E //TX_INBEAM_T +268 0x0041 //TX_INBEAMHOLDT +269 0x2000 //TX_G_STRICT +270 0x2000 //TX_EQ_THR_BF +271 0x799A //TX_LAMBDA_EQ_BF +272 0x1000 //TX_NE_RTO_TH +273 0x1000 //TX_NE_RTO_TH_L +274 0x1000 //TX_MAINREFRTOH_TH_H +275 0x0600 //TX_MAINREFRTOH_TH_L +276 0x2000 //TX_MAINREFRTO_TH_H +277 0x1400 //TX_MAINREFRTO_TH_L +278 0x0000 //TX_MAINREFRTO_TH_EQ +279 0x1000 //TX_B_POST_FLT_0 +280 0x2000 //TX_B_POST_FLT_1 +281 0x0014 //TX_NS_LVL_CTRL_0 +282 0x0016 //TX_NS_LVL_CTRL_1 +283 0x0016 //TX_NS_LVL_CTRL_2 +284 0x0018 //TX_NS_LVL_CTRL_3 +285 0x0016 //TX_NS_LVL_CTRL_4 +286 0x0012 //TX_NS_LVL_CTRL_5 +287 0x0016 //TX_NS_LVL_CTRL_6 +288 0x0017 //TX_NS_LVL_CTRL_7 +289 0x000E //TX_MIN_GAIN_S_0 +290 0x0007 //TX_MIN_GAIN_S_1 +291 0x0012 //TX_MIN_GAIN_S_2 +292 0x0010 //TX_MIN_GAIN_S_3 +293 0x0012 //TX_MIN_GAIN_S_4 +294 0x0012 //TX_MIN_GAIN_S_5 +295 0x0012 //TX_MIN_GAIN_S_6 +296 0x0012 //TX_MIN_GAIN_S_7 +297 0x6000 //TX_NMOS_SUP +298 0x0000 //TX_NS_MAX_PRI_SNR_TH +299 0x0000 //TX_NMOS_SUP_MENSA +300 0x7FFF //TX_SNRI_SUP_0 +301 0x6000 //TX_SNRI_SUP_1 +302 0x6000 //TX_SNRI_SUP_2 +303 0x6000 //TX_SNRI_SUP_3 +304 0x6000 //TX_SNRI_SUP_4 +305 0x6000 //TX_SNRI_SUP_5 +306 0x6000 //TX_SNRI_SUP_6 +307 0x6000 //TX_SNRI_SUP_7 +308 0x6000 //TX_THR_LFNS +309 0x0017 //TX_G_LFNS +310 0x09C4 //TX_GAIN0_NTH +311 0x000A //TX_MUSIC_MORENS +312 0x7FFF //TX_A_POST_FILT_0 +313 0x2000 //TX_A_POST_FILT_1 +314 0x4000 //TX_A_POST_FILT_S_0 +315 0x4000 //TX_A_POST_FILT_S_1 +316 0x4000 //TX_A_POST_FILT_S_2 +317 0x4000 //TX_A_POST_FILT_S_3 +318 0x4000 //TX_A_POST_FILT_S_4 +319 0x4000 //TX_A_POST_FILT_S_5 +320 0x5000 //TX_A_POST_FILT_S_6 +321 0x7000 //TX_A_POST_FILT_S_7 +322 0x1000 //TX_B_POST_FILT_0 +323 0x2000 //TX_B_POST_FILT_1 +324 0x2000 //TX_B_POST_FILT_2 +325 0x2000 //TX_B_POST_FILT_3 +326 0x2000 //TX_B_POST_FILT_4 +327 0x2000 //TX_B_POST_FILT_5 +328 0x3000 //TX_B_POST_FILT_6 +329 0x3000 //TX_B_POST_FILT_7 +330 0x1000 //TX_B_LESSCUT_RTO_S_0 +331 0x1000 //TX_B_LESSCUT_RTO_S_1 +332 0x1000 //TX_B_LESSCUT_RTO_S_2 +333 0x1000 //TX_B_LESSCUT_RTO_S_3 +334 0x1000 //TX_B_LESSCUT_RTO_S_4 +335 0x1000 //TX_B_LESSCUT_RTO_S_5 +336 0x1000 //TX_B_LESSCUT_RTO_S_6 +337 0x1000 //TX_B_LESSCUT_RTO_S_7 +338 0x7E14 //TX_LAMBDA_PFILT +339 0x7C29 //TX_LAMBDA_PFILT_S_0 +340 0x7C29 //TX_LAMBDA_PFILT_S_1 +341 0x7C29 //TX_LAMBDA_PFILT_S_2 +342 0x7C29 //TX_LAMBDA_PFILT_S_3 +343 0x7C29 //TX_LAMBDA_PFILT_S_4 +344 0x7C29 //TX_LAMBDA_PFILT_S_5 +345 0x7C29 //TX_LAMBDA_PFILT_S_6 +346 0x7C29 //TX_LAMBDA_PFILT_S_7 +347 0x07D0 //TX_K_PEPPER +348 0x0800 //TX_A_PEPPER +349 0x1D4C //TX_K_PEPPER_HF +350 0x0400 //TX_A_PEPPER_HF +351 0x0001 //TX_HMNC_BST_FLG +352 0x4000 //TX_HMNC_BST_THR +353 0x0800 //TX_DT_BINVAD_TH_0 +354 0x0800 //TX_DT_BINVAD_TH_1 +355 0x0800 //TX_DT_BINVAD_TH_2 +356 0x0800 //TX_DT_BINVAD_TH_3 +357 0x0000 //TX_DT_BINVAD_ENDF +358 0x1000 //TX_C_POST_FLT_DT +359 0x7FFF //TX_NS_B_POST_FLT_LESSCUT +360 0x0100 //TX_DT_BOOST +361 0x0000 //TX_BF_SGRAD_FLG +362 0x0005 //TX_BF_DVG_TH +363 0x001E //TX_SN_C_F +364 0x0000 //TX_K_APT +365 0x0001 //TX_NOISEDET +366 0x0190 //TX_NDETCT +367 0x000A //TX_NOISE_TH_0 +368 0x1B58 //TX_NOISE_TH_0_2 +369 0x2134 //TX_NOISE_TH_0_3 +370 0x00C6 //TX_NOISE_TH_1 +371 0x0DAC //TX_NOISE_TH_2 +372 0x2EE0 //TX_NOISE_TH_3 +373 0x47E0 //TX_NOISE_TH_4 +374 0x57E4 //TX_NOISE_TH_5 +375 0x4BD6 //TX_NOISE_TH_5_2 +376 0x0001 //TX_NOISE_TH_5_3 +377 0x4E20 //TX_NOISE_TH_5_4 +378 0x39DF //TX_NOISE_TH_6 +379 0x0014 //TX_MINENOISE_TH +380 0xD508 //TX_MORENS_TFMASK_TH +381 0x0001 //TX_DRC_QUIET_FLOOR +382 0x6D60 //TX_RATIODTL_CUT_TH +383 0x1482 //TX_DT_CUT_K1 +384 0x00A5 //TX_OUT_ENER_S_TH_CLEAN +385 0x00A5 //TX_OUT_ENER_S_TH_LESSCLEAN +386 0x00A5 //TX_OUT_ENER_S_TH_NOISY +387 0x0029 //TX_OUT_ENER_TH_NOISE +388 0x0200 //TX_OUT_ENER_TH_SPEECH +389 0x2000 //TX_SN_NPB_GAIN +390 0x0000 //TX_NN_NPB_GAIN +391 0x3000 //TX_POST_MASK_SUP_HSNE +392 0x07D0 //TX_TAIL_DET_TH +393 0x4000 //TX_B_LESSCUT_RTO_WTA +394 0x0000 //TX_MEL_G_R +395 0x0080 //TX_SUPHIGH_TH +396 0x0000 //TX_MASK_G_R +397 0x0002 //TX_EXTRA_NS_L +398 0x1800 //TX_C_POST_FLT_MASK +399 0x7FFF //TX_A_POST_FLT_WNS +400 0x0148 //TX_MIN_G_LOW300HZ +401 0x0004 //TX_MAXLEVEL_CNG +402 0x00B4 //TX_STN_NOISE_TH +403 0x4000 //TX_POST_MASK_SUP +404 0x7FFF //TX_POST_MASK_ADJUST +405 0x00C8 //TX_NS_ENOISE_MIC0_TH +406 0x0014 //TX_MINENOISE_MIC0_TH +407 0x012C //TX_MINENOISE_MIC0_S_TH +408 0x2900 //TX_MIN_G_CTRL_SSNS +409 0x0800 //TX_METAL_RTO_THR +410 0x0FA0 //TX_NS_FP_K_METAL +411 0x3A98 //TX_NOISEDET_BOOST_TH +412 0x0FA0 //TX_NSMOOTH_TH +413 0x0000 //TX_NS_RESRV_8 +414 0x1800 //TX_RHO_UPB +415 0x2328 //TX_N_HOLD_HS +416 0x006E //TX_N_RHO_BFR0 +417 0x7FFF //TX_LAMBDA_ARSP_EST +418 0x0100 //TX_EXTRA_GAIN_MICBLOCK +419 0x0333 //TX_THR_STD_NSR +420 0x019A //TX_THR_STD_PLH +421 0x03E8 //TX_N_HOLD_STD +422 0x0066 //TX_THR_STD_RHO +423 0x2800 //TX_BF_RESET_THR_HS +424 0x0CCD //TX_SB_RTO_MEAN_TH +425 0x0300 //TX_SB_RHO_MEAN_TH_NTALK +426 0x2000 //TX_SB_RTO_MEAN_TH_ABN +427 0x2EE0 //TX_SB_RTO_MEAN_TH_RUB +428 0x0990 //TX_WTA_EN_RTO_TH +429 0x1400 //TX_TOP_ENER_TH_F +430 0x0100 //TX_DESIRED_TALK_HOLDT +431 0x0800 //TX_MIC_BLOCK_FACTOR +432 0x0000 //TX_NSEST_BFRLRNRDC +433 0x0000 //TX_THR_POST_FLT_HS +434 0x0010 //TX_HS_VAD_BIN +435 0x2666 //TX_THR_VAD_HS +436 0x2CCD //TX_MEAN_RTO_MIN_TH2 +437 0x0032 //TX_SILENCE_T +438 0x0000 //TX_A_POST_FLT_WTA +439 0x799A //TX_LAMBDA_PFLT_WTA +440 0x051E //TX_SB_RHO_MEAN2_TH +441 0x051E //TX_SB_RHO_MEAN3_TH +442 0x0000 //TX_HS_RESRV_4 +443 0x0000 //TX_HS_RESRV_5 +444 0x0001 //TX_DOA_VAD_THR_1 +445 0x003C //TX_DOA_VAD_THR_2 +446 0x0028 //TX_DOA_VAD_THR1_0 +447 0x0028 //TX_DOA_VAD_THR1_1 +448 0x0000 //TX_SRC_DOA_RNG_LOW_0A +449 0x001E //TX_SRC_DOA_RNG_HIGH_0A +450 0x005A //TX_DFLT_SRC_DOA_0A +451 0x0000 //TX_SRC_DOA_RNG_LOW_0B +452 0x0000 //TX_SRC_DOA_RNG_HIGH_0B +453 0x0000 //TX_DFLT_SRC_DOA_0B +454 0x0000 //TX_SRC_DOA_RNG_LOW_0C +455 0x0000 //TX_SRC_DOA_RNG_HIGH_0C +456 0x0000 //TX_DFLT_SRC_DOA_0C +457 0x0000 //TX_SRC_DOA_RNG_LOW_0D +458 0x0000 //TX_SRC_DOA_RNG_HIGH_0D +459 0x0000 //TX_DFLT_SRC_DOA_0D +460 0x0000 //TX_SRC_DOA_RNG_LOW_1A +461 0x00B4 //TX_SRC_DOA_RNG_HIGH_1A +462 0x005A //TX_DFLT_SRC_DOA_1A +463 0x0000 //TX_SRC_DOA_RNG_LOW_1B +464 0x00B4 //TX_SRC_DOA_RNG_HIGH_1B +465 0x005A //TX_DFLT_SRC_DOA_1B +466 0x0000 //TX_SRC_DOA_RNG_LOW_1C +467 0x00B4 //TX_SRC_DOA_RNG_HIGH_1C +468 0x005A //TX_DFLT_SRC_DOA_1C +469 0x0000 //TX_SRC_DOA_RNG_LOW_1D +470 0x00B4 //TX_SRC_DOA_RNG_HIGH_1D +471 0x005A //TX_DFLT_SRC_DOA_1D +472 0x0100 //TX_BF_HOLDOFF_T +473 0x7FFF //TX_DOA_COST_FACTOR +474 0x0D9A //TX_MAINTOREFR_TH0 +475 0x071C //TX_DOA_TRK_THR +476 0x012C //TX_DOA_TRACK_HT +477 0x0200 //TX_N1_HOLD_HF +478 0x0100 //TX_N2_HOLD_HF +479 0x2A3D //TX_BF_RESET_THR_HF +480 0x7333 //TX_DOA_SMOOTH +481 0x0800 //TX_MU_BF +482 0x0800 //TX_BF_MU_LF_B2 +483 0x0040 //TX_BF_FC_END_BIN_B2 +484 0x0020 //TX_BF_FC_END_BIN +485 0x0000 //TX_HF_RESRV_25 +486 0x0000 //TX_HF_RESRV_26 +487 0x0007 //TX_N_DOA_SEED +488 0x0001 //TX_FINE_DOA_SEARCH_FLG +489 0x0000 //TX_HF_RESRV_27 +490 0x038E //TX_DLT_SRC_DOA_RNG +491 0x0200 //TX_BF_MU_LF +492 0x0000 //TX_DFLT_SRC_LOC_0 +493 0x7FFF //TX_DFLT_SRC_LOC_1 +494 0x0000 //TX_DFLT_SRC_LOC_2 +495 0x038E //TX_DOA_TRACK_VADTH +496 0x0000 //TX_DOA_TRACK_NEW +497 0x0300 //TX_NOR_OFF_THR +498 0x7C00 //TX_MORE_ON_700HZ_THR +499 0x2000 //TX_MU_BF_ADPT_NS +500 0x0000 //TX_ADAPT_LEN +501 0x6666 //TX_MORE_SNS +502 0x0000 //TX_NOR_OFF_TH1 +503 0x0000 //TX_WIDE_MASK_TH +504 0xD333 //TX_SUBSNRATIOHIGH4MEANBCK_THR +505 0x6000 //TX_C_POST_FLT_CUT +506 0x2000 //TX_RADIODTLV +507 0x0320 //TX_POWER_LINEIN_TH +508 0x0014 //TX_FE_VADCOUNT_TH_FC +509 0x0000 //TX_ECHO_SUPP_FC +510 0x0C80 //TX_ECHO_TH +511 0x6666 //TX_MIC_TO_BFGAIN +512 0x0000 //TX_MICTOBFGAIN0 +513 0x0000 //TX_FASTMUE_TH +514 0x2CCC //TX_DEREVERB_LF_MU +515 0x3200 //TX_DEREVERB_HF_MU +516 0x0007 //TX_DEREVERB_DELAY +517 0x0004 //TX_DEREVERB_COEF_LEN +518 0x0003 //TX_DEREVERB_DNR +519 0x0000 //TX_DEREVERB_ALPHA +520 0x0000 //TX_DEREVERB_BETA +521 0x7FFF //TX_GSC_RTOL_TH +522 0x7FFF //TX_GSC_RTOH_TH +523 0x7E2C //TX_WIDE2_MEANHTH +524 0x0000 //TX_DR_RESRV_5 +525 0x0000 //TX_DR_RESRV_6 +526 0x0000 //TX_DR_RESRV_7 +527 0x0000 //TX_DR_RESRV_8 +528 0x1333 //TX_WIND_MARK_TH +529 0x399A //TX_CORR_THR +530 0x0004 //TX_SNR_THR +531 0x0010 //TX_ENGY_THR +532 0x1770 //TX_CORR_HIGH_TH +533 0x6000 //TX_ENGY_THR_2 +534 0x3400 //TX_MEAN_RTO_THR +535 0x0028 //TX_WNS_ENOISE_MIC0_TH +536 0x3000 //TX_RATIOMICL_TH +537 0x7FFF //TX_CALIG_HS +538 0x0000 //TX_LVL_CTRL +539 0x0010 //TX_WIND_SUPRTO +540 0x0014 //TX_WNS_MIN_G +541 0x0600 //TX_WNS_B_POST_FLT +542 0x3000 //TX_RATIOMICH_TH +543 0xD120 //TX_WIND_INBEAM_L_TH +544 0x0FA0 //TX_WIND_INBEAM_H_TH +545 0x2000 //TX_WNS_RESRV_0 +546 0x59D8 //TX_WNS_RESRV_1 +547 0x0200 //TX_WNS_RESRV_2 +548 0x0000 //TX_WNS_RESRV_3 +549 0x0000 //TX_WNS_RESRV_4 +550 0x0000 //TX_WNS_RESRV_5 +551 0x0000 //TX_WNS_RESRV_6 +552 0x0000 //TX_BVE_NOISE_FLOOR_0 +553 0x0070 //TX_BVE_NOISE_FLOOR_1 +554 0x0070 //TX_BVE_NOISE_FLOOR_2 +555 0x0010 //TX_BVE_NOISE_FLOOR_3 +556 0x0070 //TX_BVE_NOISE_FLOOR_4 +557 0x00B0 //TX_BVE_NOISE_FLOOR_5 +558 0x0E66 //TX_BVE_NOISE_FLOOR_6 +559 0x0050 //TX_BVE_NOISE_FLOOR_7 +560 0x770A //TX_BVE_NOISE_FLOOR_8 +561 0x0000 //TX_BVE_NOISE_FLOOR_9 +562 0x0000 //TX_BVE_IN_N +563 0x0000 //TX_BVE_OUT_N +564 0x0000 //TX_BVE_MICALPHA_DOWN +565 0x0000 //TX_PB_RESRV_1 +566 0x0030 //TX_FDEQ_SUBNUM +567 0x4C4A //TX_FDEQ_GAIN_0 +568 0x4B4F //TX_FDEQ_GAIN_1 +569 0x504B //TX_FDEQ_GAIN_2 +570 0x4A4C //TX_FDEQ_GAIN_3 +571 0x4A49 //TX_FDEQ_GAIN_4 +572 0x4F48 //TX_FDEQ_GAIN_5 +573 0x4A4E //TX_FDEQ_GAIN_6 +574 0x534E //TX_FDEQ_GAIN_7 +575 0x494F //TX_FDEQ_GAIN_8 +576 0x5E6E //TX_FDEQ_GAIN_9 +577 0x787A //TX_FDEQ_GAIN_10 +578 0x6A58 //TX_FDEQ_GAIN_11 +579 0x5051 //TX_FDEQ_GAIN_12 +580 0x5156 //TX_FDEQ_GAIN_13 +581 0x6168 //TX_FDEQ_GAIN_14 +582 0x7678 //TX_FDEQ_GAIN_15 +583 0x7A87 //TX_FDEQ_GAIN_16 +584 0x9898 //TX_FDEQ_GAIN_17 +585 0x9898 //TX_FDEQ_GAIN_18 +586 0x9848 //TX_FDEQ_GAIN_19 +587 0x4848 //TX_FDEQ_GAIN_20 +588 0x4848 //TX_FDEQ_GAIN_21 +589 0x4848 //TX_FDEQ_GAIN_22 +590 0x4848 //TX_FDEQ_GAIN_23 +591 0x0F03 //TX_FDEQ_BIN_0 +592 0x0909 //TX_FDEQ_BIN_1 +593 0x080F //TX_FDEQ_BIN_2 +594 0x0609 //TX_FDEQ_BIN_3 +595 0x0F03 //TX_FDEQ_BIN_4 +596 0x1402 //TX_FDEQ_BIN_5 +597 0x0E13 //TX_FDEQ_BIN_6 +598 0x110F //TX_FDEQ_BIN_7 +599 0x0E0F //TX_FDEQ_BIN_8 +600 0x0E0F //TX_FDEQ_BIN_9 +601 0x080D //TX_FDEQ_BIN_10 +602 0x0F0F //TX_FDEQ_BIN_11 +603 0x0F0F //TX_FDEQ_BIN_12 +604 0x0A0F //TX_FDEQ_BIN_13 +605 0x0809 //TX_FDEQ_BIN_14 +606 0x0A0B //TX_FDEQ_BIN_15 +607 0x0C0D //TX_FDEQ_BIN_16 +608 0x0E0F //TX_FDEQ_BIN_17 +609 0x1013 //TX_FDEQ_BIN_18 +610 0x0A00 //TX_FDEQ_BIN_19 +611 0x0000 //TX_FDEQ_BIN_20 +612 0x0000 //TX_FDEQ_BIN_21 +613 0x0000 //TX_FDEQ_BIN_22 +614 0x0000 //TX_FDEQ_BIN_23 +615 0x0000 //TX_FDEQ_PADDING +616 0x0030 //TX_PREEQ_SUBNUM_MIC0 +617 0x4848 //TX_PREEQ_GAIN_MIC0_0 +618 0x4848 //TX_PREEQ_GAIN_MIC0_1 +619 0x4848 //TX_PREEQ_GAIN_MIC0_2 +620 0x4848 //TX_PREEQ_GAIN_MIC0_3 +621 0x4848 //TX_PREEQ_GAIN_MIC0_4 +622 0x4848 //TX_PREEQ_GAIN_MIC0_5 +623 0x4848 //TX_PREEQ_GAIN_MIC0_6 +624 0x4848 //TX_PREEQ_GAIN_MIC0_7 +625 0x4848 //TX_PREEQ_GAIN_MIC0_8 +626 0x4848 //TX_PREEQ_GAIN_MIC0_9 +627 0x4848 //TX_PREEQ_GAIN_MIC0_10 +628 0x4848 //TX_PREEQ_GAIN_MIC0_11 +629 0x4848 //TX_PREEQ_GAIN_MIC0_12 +630 0x4848 //TX_PREEQ_GAIN_MIC0_13 +631 0x4848 //TX_PREEQ_GAIN_MIC0_14 +632 0x4848 //TX_PREEQ_GAIN_MIC0_15 +633 0x4848 //TX_PREEQ_GAIN_MIC0_16 +634 0x4848 //TX_PREEQ_GAIN_MIC0_17 +635 0x4848 //TX_PREEQ_GAIN_MIC0_18 +636 0x4848 //TX_PREEQ_GAIN_MIC0_19 +637 0x4848 //TX_PREEQ_GAIN_MIC0_20 +638 0x4848 //TX_PREEQ_GAIN_MIC0_21 +639 0x4848 //TX_PREEQ_GAIN_MIC0_22 +640 0x4848 //TX_PREEQ_GAIN_MIC0_23 +641 0x1812 //TX_PREEQ_BIN_MIC0_0 +642 0x0A0A //TX_PREEQ_BIN_MIC0_1 +643 0x0808 //TX_PREEQ_BIN_MIC0_2 +644 0x080A //TX_PREEQ_BIN_MIC0_3 +645 0x0B09 //TX_PREEQ_BIN_MIC0_4 +646 0x0A06 //TX_PREEQ_BIN_MIC0_5 +647 0x0606 //TX_PREEQ_BIN_MIC0_6 +648 0x0605 //TX_PREEQ_BIN_MIC0_7 +649 0x050A //TX_PREEQ_BIN_MIC0_8 +650 0x1505 //TX_PREEQ_BIN_MIC0_9 +651 0x0506 //TX_PREEQ_BIN_MIC0_10 +652 0x0615 //TX_PREEQ_BIN_MIC0_11 +653 0x1516 //TX_PREEQ_BIN_MIC0_12 +654 0x2021 //TX_PREEQ_BIN_MIC0_13 +655 0x2021 //TX_PREEQ_BIN_MIC0_14 +656 0x2021 //TX_PREEQ_BIN_MIC0_15 +657 0x0800 //TX_PREEQ_BIN_MIC0_16 +658 0x0000 //TX_PREEQ_BIN_MIC0_17 +659 0x0000 //TX_PREEQ_BIN_MIC0_18 +660 0x0000 //TX_PREEQ_BIN_MIC0_19 +661 0x0000 //TX_PREEQ_BIN_MIC0_20 +662 0x0000 //TX_PREEQ_BIN_MIC0_21 +663 0x0000 //TX_PREEQ_BIN_MIC0_22 +664 0x0000 //TX_PREEQ_BIN_MIC0_23 +665 0x0030 //TX_PREEQ_SUBNUM_MIC1 +666 0x4848 //TX_PREEQ_GAIN_MIC1_0 +667 0x4848 //TX_PREEQ_GAIN_MIC1_1 +668 0x4848 //TX_PREEQ_GAIN_MIC1_2 +669 0x4848 //TX_PREEQ_GAIN_MIC1_3 +670 0x4848 //TX_PREEQ_GAIN_MIC1_4 +671 0x4848 //TX_PREEQ_GAIN_MIC1_5 +672 0x4A4C //TX_PREEQ_GAIN_MIC1_6 +673 0x4E50 //TX_PREEQ_GAIN_MIC1_7 +674 0x5456 //TX_PREEQ_GAIN_MIC1_8 +675 0x585C //TX_PREEQ_GAIN_MIC1_9 +676 0x5C64 //TX_PREEQ_GAIN_MIC1_10 +677 0x7478 //TX_PREEQ_GAIN_MIC1_11 +678 0x705C //TX_PREEQ_GAIN_MIC1_12 +679 0x4838 //TX_PREEQ_GAIN_MIC1_13 +680 0x3C70 //TX_PREEQ_GAIN_MIC1_14 +681 0x4848 //TX_PREEQ_GAIN_MIC1_15 +682 0x4848 //TX_PREEQ_GAIN_MIC1_16 +683 0x4848 //TX_PREEQ_GAIN_MIC1_17 +684 0x4848 //TX_PREEQ_GAIN_MIC1_18 +685 0x4848 //TX_PREEQ_GAIN_MIC1_19 +686 0x4848 //TX_PREEQ_GAIN_MIC1_20 +687 0x4848 //TX_PREEQ_GAIN_MIC1_21 +688 0x4848 //TX_PREEQ_GAIN_MIC1_22 +689 0x4848 //TX_PREEQ_GAIN_MIC1_23 +690 0x0202 //TX_PREEQ_BIN_MIC1_0 +691 0x0203 //TX_PREEQ_BIN_MIC1_1 +692 0x0303 //TX_PREEQ_BIN_MIC1_2 +693 0x0304 //TX_PREEQ_BIN_MIC1_3 +694 0x0405 //TX_PREEQ_BIN_MIC1_4 +695 0x0506 //TX_PREEQ_BIN_MIC1_5 +696 0x0708 //TX_PREEQ_BIN_MIC1_6 +697 0x0909 //TX_PREEQ_BIN_MIC1_7 +698 0x090B //TX_PREEQ_BIN_MIC1_8 +699 0x0C10 //TX_PREEQ_BIN_MIC1_9 +700 0x1013 //TX_PREEQ_BIN_MIC1_10 +701 0x1414 //TX_PREEQ_BIN_MIC1_11 +702 0x1414 //TX_PREEQ_BIN_MIC1_12 +703 0x1C1E //TX_PREEQ_BIN_MIC1_13 +704 0x1E28 //TX_PREEQ_BIN_MIC1_14 +705 0x462C //TX_PREEQ_BIN_MIC1_15 +706 0x0000 //TX_PREEQ_BIN_MIC1_16 +707 0x0000 //TX_PREEQ_BIN_MIC1_17 +708 0x0000 //TX_PREEQ_BIN_MIC1_18 +709 0x0000 //TX_PREEQ_BIN_MIC1_19 +710 0x0000 //TX_PREEQ_BIN_MIC1_20 +711 0x0000 //TX_PREEQ_BIN_MIC1_21 +712 0x0000 //TX_PREEQ_BIN_MIC1_22 +713 0x0000 //TX_PREEQ_BIN_MIC1_23 +714 0x0030 //TX_PREEQ_SUBNUM_MIC2 +715 0x4848 //TX_PREEQ_GAIN_MIC2_0 +716 0x4848 //TX_PREEQ_GAIN_MIC2_1 +717 0x4848 //TX_PREEQ_GAIN_MIC2_2 +718 0x4848 //TX_PREEQ_GAIN_MIC2_3 +719 0x4848 //TX_PREEQ_GAIN_MIC2_4 +720 0x4848 //TX_PREEQ_GAIN_MIC2_5 +721 0x4848 //TX_PREEQ_GAIN_MIC2_6 +722 0x4848 //TX_PREEQ_GAIN_MIC2_7 +723 0x4848 //TX_PREEQ_GAIN_MIC2_8 +724 0x4848 //TX_PREEQ_GAIN_MIC2_9 +725 0x4848 //TX_PREEQ_GAIN_MIC2_10 +726 0x4848 //TX_PREEQ_GAIN_MIC2_11 +727 0x4848 //TX_PREEQ_GAIN_MIC2_12 +728 0x4848 //TX_PREEQ_GAIN_MIC2_13 +729 0x4848 //TX_PREEQ_GAIN_MIC2_14 +730 0x4848 //TX_PREEQ_GAIN_MIC2_15 +731 0x4848 //TX_PREEQ_GAIN_MIC2_16 +732 0x4848 //TX_PREEQ_GAIN_MIC2_17 +733 0x4848 //TX_PREEQ_GAIN_MIC2_18 +734 0x4848 //TX_PREEQ_GAIN_MIC2_19 +735 0x4848 //TX_PREEQ_GAIN_MIC2_20 +736 0x4848 //TX_PREEQ_GAIN_MIC2_21 +737 0x4848 //TX_PREEQ_GAIN_MIC2_22 +738 0x4848 //TX_PREEQ_GAIN_MIC2_23 +739 0x0E10 //TX_PREEQ_BIN_MIC2_0 +740 0x1010 //TX_PREEQ_BIN_MIC2_1 +741 0x1010 //TX_PREEQ_BIN_MIC2_2 +742 0x1010 //TX_PREEQ_BIN_MIC2_3 +743 0x1010 //TX_PREEQ_BIN_MIC2_4 +744 0x1010 //TX_PREEQ_BIN_MIC2_5 +745 0x1010 //TX_PREEQ_BIN_MIC2_6 +746 0x1010 //TX_PREEQ_BIN_MIC2_7 +747 0x1010 //TX_PREEQ_BIN_MIC2_8 +748 0x1010 //TX_PREEQ_BIN_MIC2_9 +749 0x1010 //TX_PREEQ_BIN_MIC2_10 +750 0x1010 //TX_PREEQ_BIN_MIC2_11 +751 0x1010 //TX_PREEQ_BIN_MIC2_12 +752 0x1010 //TX_PREEQ_BIN_MIC2_13 +753 0x1010 //TX_PREEQ_BIN_MIC2_14 +754 0x0200 //TX_PREEQ_BIN_MIC2_15 +755 0x0000 //TX_PREEQ_BIN_MIC2_16 +756 0x0000 //TX_PREEQ_BIN_MIC2_17 +757 0x0000 //TX_PREEQ_BIN_MIC2_18 +758 0x0000 //TX_PREEQ_BIN_MIC2_19 +759 0x0000 //TX_PREEQ_BIN_MIC2_20 +760 0x0000 //TX_PREEQ_BIN_MIC2_21 +761 0x0000 //TX_PREEQ_BIN_MIC2_22 +762 0x0000 //TX_PREEQ_BIN_MIC2_23 +763 0x0006 //TX_MASKING_ABILITY +764 0x2000 //TX_NND_WEIGHT +765 0x0060 //TX_MIC_CALIBRATION_0 +766 0x0060 //TX_MIC_CALIBRATION_1 +767 0x0070 //TX_MIC_CALIBRATION_2 +768 0x0070 //TX_MIC_CALIBRATION_3 +769 0x0050 //TX_MIC_PWR_BIAS_0 +770 0x0040 //TX_MIC_PWR_BIAS_1 +771 0x0040 //TX_MIC_PWR_BIAS_2 +772 0x0040 //TX_MIC_PWR_BIAS_3 +773 0x0009 //TX_GAIN_LIMIT_0 +774 0x000F //TX_GAIN_LIMIT_1 +775 0x000F //TX_GAIN_LIMIT_2 +776 0x000F //TX_GAIN_LIMIT_3 +777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN +778 0x7FDE //TX_BVE_VAD0_ALPHAUP +779 0x7F3A //TX_BVE_VAD0_ALPHADOWN +780 0x2000 //TX_BVE_GAINWEIGHT_NOFEVADLI +781 0x7F5B //TX_BVE_FEVADLI_ALPHA +782 0x7F19 //TX_BVE_NOVAD0_ALPHAUP +783 0x1000 //TX_TDDRC_ALPHA_UP_01 +784 0x1000 //TX_TDDRC_ALPHA_UP_02 +785 0x1000 //TX_TDDRC_ALPHA_UP_03 +786 0x1000 //TX_TDDRC_ALPHA_UP_04 +787 0x7EB8 //TX_TDDRC_ALPHA_DWN_01 +788 0x7EB8 //TX_TDDRC_ALPHA_DWN_02 +789 0x7EB8 //TX_TDDRC_ALPHA_DWN_03 +790 0x7EB8 //TX_TDDRC_ALPHA_DWN_04 +791 0x7FFF //TX_TDDRC_TD_DRC_LIMIT +792 0x0800 //TX_TDDRC_POST_LIMIT_GAIN +793 0x0000 //TX_TDDRC_RESRV_0 +794 0x0000 //TX_TDDRC_RESRV_1 +795 0x0018 //TX_FDDRC_BAND_MARGIN_0 +796 0x0030 //TX_FDDRC_BAND_MARGIN_1 +797 0x0050 //TX_FDDRC_BAND_MARGIN_2 +798 0x0080 //TX_FDDRC_BAND_MARGIN_3 +799 0x0007 //TX_FDDRC_BLOCK_EXP +800 0x5000 //TX_FDDRC_THRD_2_0 +801 0x5000 //TX_FDDRC_THRD_2_1 +802 0x5000 //TX_FDDRC_THRD_2_2 +803 0x5000 //TX_FDDRC_THRD_2_3 +804 0x6400 //TX_FDDRC_THRD_3_0 +805 0x6400 //TX_FDDRC_THRD_3_1 +806 0x6400 //TX_FDDRC_THRD_3_2 +807 0x6400 //TX_FDDRC_THRD_3_3 +808 0x2000 //TX_FDDRC_SLANT_0_0 +809 0x2000 //TX_FDDRC_SLANT_0_1 +810 0x2000 //TX_FDDRC_SLANT_0_2 +811 0x2000 //TX_FDDRC_SLANT_0_3 +812 0x5333 //TX_FDDRC_SLANT_1_0 +813 0x5333 //TX_FDDRC_SLANT_1_1 +814 0x5333 //TX_FDDRC_SLANT_1_2 +815 0x5333 //TX_FDDRC_SLANT_1_3 +816 0x0010 //TX_DEADMIC_SILENCE_TH +817 0x0600 //TX_MIC_DEGRADE_TH +818 0x0078 //TX_DEADMIC_CNT +819 0x0078 //TX_MIC_DEGRADE_CNT +820 0x0000 //TX_FDDRC_RESRV_4 +821 0x0000 //TX_FDDRC_RESRV_5 +822 0x0000 //TX_FDDRC_RESRV_6 +823 0x7FFF //TX_KS_NOISEPASTE_FACTOR +824 0x0001 //TX_KS_CONFIG +825 0x7FFF //TX_KS_GAIN_MIN +826 0x0000 //TX_KS_RESRV_0 +827 0x0000 //TX_KS_RESRV_1 +828 0x0000 //TX_KS_RESRV_2 +829 0x7C00 //TX_LAMBDA_PKA_FP +830 0x2000 //TX_TPKA_FP +831 0x0080 //TX_MIN_G_FP +832 0x2000 //TX_MAX_G_FP +833 0x0FA0 //TX_FFP_FP_K_METAL +834 0x4000 //TX_A_POST_FLT_FP +835 0x0F5C //TX_RTO_OUTBEAM_TH +836 0x4CCD //TX_TPKA_FP_THD +837 0x0000 //TX_MAX_G_FP_BLK +838 0x0000 //TX_FFP_FADEIN +839 0x0000 //TX_FFP_FADEOUT +840 0x0000 //TX_WHISPERCTH +841 0x0000 //TX_WHISPERHOLDT +842 0x0000 //TX_WHISP_ENTHH +843 0x0000 //TX_WHISP_ENTHL +844 0x0000 //TX_WHISP_RTOTH +845 0x0000 //TX_WHISP_RTOTH2 +846 0x0096 //TX_MUTE_PERIOD +847 0x0000 //TX_FADE_IN_PERIOD +848 0x0100 //TX_FFP_RESRV_2 +849 0x0020 //TX_FFP_RESRV_3 +850 0x0000 //TX_FFP_RESRV_4 +851 0x0000 //TX_FFP_RESRV_5 +852 0x0000 //TX_FFP_RESRV_6 +853 0x0002 //TX_FILTINDX +854 0x0000 //TX_TDDRC_THRD_0 +855 0x0000 //TX_TDDRC_THRD_1 +856 0x1800 //TX_TDDRC_THRD_2 +857 0x1800 //TX_TDDRC_THRD_3 +858 0x3000 //TX_TDDRC_SLANT_0 +859 0x7E00 //TX_TDDRC_SLANT_1 +860 0x1000 //TX_TDDRC_ALPHA_UP_00 +861 0x7EB8 //TX_TDDRC_ALPHA_DWN_00 +862 0x0000 //TX_TDDRC_HMNC_FLAG +863 0x199A //TX_TDDRC_HMNC_GAIN +864 0x0000 //TX_TDDRC_SMT_FLAG +865 0x0CCD //TX_TDDRC_SMT_W +866 0x0504 //TX_TDDRC_DRC_GAIN +867 0x7FFF //TX_TDDRC_LMT_THRD +868 0x0000 //TX_TDDRC_LMT_ALPHA +869 0x0000 //TX_TFMASKLTH +870 0x0000 //TX_TFMASKLTHL +871 0x0CCD //TX_TFMASKHTH +872 0xECCD //TX_TFMASKLTH_BINVAD +873 0xFCCD //TX_TFMASKLTH_NS_EST +874 0xF800 //TX_TFMASKLTH_DOA +875 0x0CCD //TX_TFMASKTH_BLESSCUT +876 0x1000 //TX_B_LESSCUT_RTO_MASK +877 0x2000 //TX_SB_RHO_MEAN_TH_ABN +878 0x2000 //TX_B_POST_FLT_MASK +879 0x0000 //TX_B_POST_FLT_MASK1 +880 0x6333 //TX_GAIN_WIND_MASK +881 0x0000 //TX_TFMASK_BFSTRICT_MUSIC +882 0x0000 //TX_TFMASK_BFSTRICT_NOMUSIC +883 0x7333 //TX_FASTNS_OUTIN_TH +884 0x0CCD //TX_FASTNS_TFMASK_TH +885 0x0CCD //TX_FASTNS_TFMASKBIN_TH1 +886 0x0CCD //TX_FASTNS_TFMASKBIN_TH2 +887 0x0CCD //TX_FASTNS_TFMASKBIN_TH3 +888 0x0028 //TX_FASTNS_ARSPC_TH +889 0xC000 //TX_FASTNS_MASK5_TH +890 0x0810 //TX_POSTSSA_MIN_G_VR_MASK +891 0x1000 //TX_A_LESSCUT_RTO_MASK +892 0x1770 //TX_FASTNS_NOISETH +893 0xC000 //TX_FASTNS_SSA_THLFL +894 0xC000 //TX_FASTNS_SSA_THHFL +895 0xCCCC //TX_FASTNS_SSA_THLFH +896 0xD999 //TX_FASTNS_SSA_THHFH +897 0x2339 //TX_SENDFUNC_REG_MICMUTE +898 0x0021 //TX_SENDFUNC_REG_MICMUTE1 +899 0x02BC //TX_MICMUTE_RATIO_THR +900 0x0140 //TX_MICMUTE_AMP_THR +901 0x0004 //TX_MICMUTE_HPF_IND +902 0x00C0 //TX_MICMUTE_LOG_EYR_TH +903 0x0008 //TX_MICMUTE_CVG_TIME +904 0x0008 //TX_MICMUTE_RELEASE_TIME +905 0x01FE //TX_MIC_VOLUME_MIC0MUTE +906 0x0020 //TX_MICMUTE_EPD_OFFSET_0 +907 0x001E //TX_MICMUTE_FRQ_AEC_L +908 0x7999 //TX_MICMUTE_EAD_THR +909 0x7FFF //TX_MICMUTE_LAMBDA_CB_NLE +910 0x7FFF //TX_MICMUTE_LAMBDA_RE_EST +911 0x4000 //TX_DTD_THR1_MICMUTE_0 +912 0x7000 //TX_DTD_THR1_MICMUTE_1 +913 0x7FFF //TX_DTD_THR1_MICMUTE_2 +914 0x7FFF //TX_DTD_THR1_MICMUTE_3 +915 0x6CCC //TX_DTD_THR2_MICMUTE_0 +916 0x0400 //TX_MICMUTE_MIN_EQ_RE_EST_0 +917 0x0400 //TX_MICMUTE_MIN_EQ_RE_EST_1 +918 0x1000 //TX_MICMUTE_MIN_EQ_RE_EST_2 +919 0x7FFF //TX_MICMUTE_MIN_EQ_RE_EST_3 +920 0x7FFF //TX_MICMUTE_MIN_EQ_RE_EST_4 +921 0x4000 //TX_MICMUTE_C_POST_FLT +922 0x03E8 //TX_MICMUTE_DT_CUT_K +923 0x0001 //TX_MICMUTE_DT_CUT_THR +924 0x03E8 //TX_MICMUTE_DT_CUT_K2 +925 0x0001 //TX_MICMUTE_DT_CUT_THR2 +926 0x0064 //TX_MICMUTE_DT2_HOLD_N +927 0x1000 //TX_MICMUTE_RATIODTH_THCUT +928 0x1000 //TX_MICMUTE_B_POST_FLT_ECHOL +929 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOH +930 0x0400 //TX_MICMUTE_C_POST_FLT_MASK +931 0x7999 //TX_MICMUTE_RATIODTL_CUT_TH +932 0x0258 //TX_MICMUTE_DT_CUT_K1 +933 0x0800 //TX_MICMUTE_N2_SN_EST +934 0xFC00 //TX_MICMUTE_THR_SN_EST_0 +935 0x001C //TX_MICMUTE_MIN_G_CTRL_0 +936 0x6000 //TX_MICMUTE_A_POST_FILT_S_0 +937 0x7000 //TX_MICMUTE_B_POST_FILT_0 +938 0x2710 //TX_MIC1RUB_AMP_THR +939 0x0010 //TX_MIC1MUTE_RATIO_THR +940 0x0450 //TX_MIC1MUTE_AMP_THR +941 0x0008 //TX_MIC1MUTE_CVG_TIME +942 0x0008 //TX_MIC1MUTE_RELEASE_TIME +943 0x0000 //TX_AMS_RESRV_01 +944 0x0000 //TX_AMS_RESRV_02 +945 0x0000 //TX_AMS_RESRV_03 +946 0x0000 //TX_AMS_RESRV_04 +947 0x0000 //TX_AMS_RESRV_05 +948 0x0000 //TX_AMS_RESRV_06 +949 0x0000 //TX_AMS_RESRV_07 +950 0x0000 //TX_AMS_RESRV_08 +951 0x0000 //TX_AMS_RESRV_09 +952 0x0000 //TX_AMS_RESRV_10 +953 0x0000 //TX_AMS_RESRV_11 +954 0x0000 //TX_AMS_RESRV_12 +955 0x0000 //TX_AMS_RESRV_13 +956 0x0000 //TX_AMS_RESRV_14 +957 0x0000 //TX_AMS_RESRV_15 +958 0x0000 //TX_AMS_RESRV_16 +959 0x0000 //TX_AMS_RESRV_17 +960 0x0000 //TX_AMS_RESRV_18 +961 0x0000 //TX_AMS_RESRV_19 +#RX +0 0x003C //RX_RECVFUNC_MODE_0 +1 0x0000 //RX_RECVFUNC_MODE_1 +2 0x0004 //RX_SAMPLINGFREQ_SIG +3 0x0004 //RX_SAMPLINGFREQ_PROC +4 0x000A //RX_FRAME_SZ +5 0x0000 //RX_DELAY_OPT +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +10 0x0722 //RX_PGA +11 0x7FFF //RX_A_HP +12 0x4000 //RX_B_PE +13 0x5800 //RX_THR_PITCH_DET_0 +14 0x5000 //RX_THR_PITCH_DET_1 +15 0x4000 //RX_THR_PITCH_DET_2 +16 0x0008 //RX_PITCH_BFR_LEN +17 0x0003 //RX_SBD_PITCH_DET +18 0x0100 //RX_PP_RESRV_0 +19 0x0020 //RX_PP_RESRV_1 +20 0x0600 //RX_N_SN_EST +21 0x000C //RX_N2_SN_EST +22 0x000F //RX_NS_LVL_CTRL +23 0xF800 //RX_THR_SN_EST +24 0x7E00 //RX_LAMBDA_PFILT +25 0x000A //RX_FENS_RESRV_0 +26 0x0190 //RX_FENS_RESRV_1 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +30 0x0002 //RX_EXTRA_NS_L +31 0x0800 //RX_EXTRA_NS_A +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +35 0x199A //RX_A_POST_FLT +36 0x0000 //RX_LMT_THRD +37 0x4000 //RX_LMT_ALPHA +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +111 0x0002 //RX_FILTINDX +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +125 0x7C00 //RX_LAMBDA_PKA_FP +126 0x2000 //RX_TPKA_FP +127 0x2000 //RX_MIN_G_FP +128 0x0080 //RX_MAX_G_FP +129 0x000D //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +131 0x0000 //RX_MAXLEVEL_CNG +132 0x3000 //RX_BWE_UV_TH +133 0x3000 //RX_BWE_UV_TH2 +134 0x1800 //RX_BWE_UV_TH3 +135 0x1000 //RX_BWE_V_TH +136 0x04CD //RX_BWE_GAIN1_V_TH1 +137 0x0F33 //RX_BWE_GAIN1_V_TH2 +138 0x7333 //RX_BWE_UV_EQ +139 0x199A //RX_BWE_V_EQ +140 0x7333 //RX_BWE_TONE_TH +141 0x0004 //RX_BWE_UV_HOLD_T +142 0x6CCD //RX_BWE_GAIN2_ALPHA +143 0x799A //RX_BWE_GAIN3_ALPHA +144 0x001E //RX_BWE_CUTOFF +145 0x3000 //RX_BWE_GAINFILL +146 0x3200 //RX_BWE_MAXTH_TONE +147 0x2000 //RX_BWE_EQ_0 +148 0x2000 //RX_BWE_EQ_1 +149 0x2000 //RX_BWE_EQ_2 +150 0x2000 //RX_BWE_EQ_3 +151 0x2000 //RX_BWE_EQ_4 +152 0x2000 //RX_BWE_EQ_5 +153 0x2000 //RX_BWE_EQ_6 +154 0x0000 //RX_BWE_RESRV_0 +155 0x0000 //RX_BWE_RESRV_1 +156 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x000D //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0016 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0024 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x003A //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0059 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0090 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#RX 2 +157 0x003C //RX_RECVFUNC_MODE_0 +158 0x0000 //RX_RECVFUNC_MODE_1 +159 0x0004 //RX_SAMPLINGFREQ_SIG +160 0x0004 //RX_SAMPLINGFREQ_PROC +161 0x000A //RX_FRAME_SZ +162 0x0000 //RX_DELAY_OPT +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +167 0x0722 //RX_PGA +168 0x7FFF //RX_A_HP +169 0x4000 //RX_B_PE +170 0x5800 //RX_THR_PITCH_DET_0 +171 0x5000 //RX_THR_PITCH_DET_1 +172 0x4000 //RX_THR_PITCH_DET_2 +173 0x0008 //RX_PITCH_BFR_LEN +174 0x0003 //RX_SBD_PITCH_DET +175 0x0100 //RX_PP_RESRV_0 +176 0x0020 //RX_PP_RESRV_1 +177 0x0600 //RX_N_SN_EST +178 0x000C //RX_N2_SN_EST +179 0x000F //RX_NS_LVL_CTRL +180 0xF800 //RX_THR_SN_EST +181 0x7E00 //RX_LAMBDA_PFILT +182 0x000A //RX_FENS_RESRV_0 +183 0x0190 //RX_FENS_RESRV_1 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +187 0x0002 //RX_EXTRA_NS_L +188 0x0800 //RX_EXTRA_NS_A +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +192 0x199A //RX_A_POST_FLT +193 0x0000 //RX_LMT_THRD +194 0x4000 //RX_LMT_ALPHA +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +268 0x0002 //RX_FILTINDX +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +282 0x7C00 //RX_LAMBDA_PKA_FP +283 0x2000 //RX_TPKA_FP +284 0x2000 //RX_MIN_G_FP +285 0x0080 //RX_MAX_G_FP +286 0x000D //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +288 0x0000 //RX_MAXLEVEL_CNG +289 0x3000 //RX_BWE_UV_TH +290 0x3000 //RX_BWE_UV_TH2 +291 0x1800 //RX_BWE_UV_TH3 +292 0x1000 //RX_BWE_V_TH +293 0x04CD //RX_BWE_GAIN1_V_TH1 +294 0x0F33 //RX_BWE_GAIN1_V_TH2 +295 0x7333 //RX_BWE_UV_EQ +296 0x199A //RX_BWE_V_EQ +297 0x7333 //RX_BWE_TONE_TH +298 0x0004 //RX_BWE_UV_HOLD_T +299 0x6CCD //RX_BWE_GAIN2_ALPHA +300 0x799A //RX_BWE_GAIN3_ALPHA +301 0x001E //RX_BWE_CUTOFF +302 0x3000 //RX_BWE_GAINFILL +303 0x3200 //RX_BWE_MAXTH_TONE +304 0x2000 //RX_BWE_EQ_0 +305 0x2000 //RX_BWE_EQ_1 +306 0x2000 //RX_BWE_EQ_2 +307 0x2000 //RX_BWE_EQ_3 +308 0x2000 //RX_BWE_EQ_4 +309 0x2000 //RX_BWE_EQ_5 +310 0x2000 //RX_BWE_EQ_6 +311 0x0000 //RX_BWE_RESRV_0 +312 0x0000 //RX_BWE_RESRV_1 +313 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x000D //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0016 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0024 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x003A //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0059 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0090 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 + +#CASE_NAME HANDSET-HANDSET-CUSTOM2-FB +#PARAM_MODE FULL +#PARAM_TYPE TX+2RX +#TOTAL_CUSTOM_STEP 7+7 +#TX +0 0x0000 //TX_OPERATION_MODE_0 +1 0x0000 //TX_OPERATION_MODE_1 +2 0x0026 //TX_PATCH_REG +3 0x6B5E //TX_SENDFUNC_MODE_0 +4 0x0001 //TX_SENDFUNC_MODE_1 +5 0x0002 //TX_NUM_MIC +6 0x0004 //TX_SAMPLINGFREQ_SIG +7 0x0004 //TX_SAMPLINGFREQ_PROC +8 0x000A //TX_FRAME_SZ_SIG +9 0x000A //TX_FRAME_SZ +10 0x0000 //TX_DELAY_OPT +11 0x0028 //TX_MAX_TAIL_LENGTH +12 0x0001 //TX_NUM_LOUTCHN +13 0x0001 //TX_MAXNUM_AECREF +14 0x0000 //TX_DBG_FUNC_REG +15 0x0000 //TX_DBG_FUNC_REG1 +16 0x0000 //TX_SYS_RESRV_0 +17 0x0000 //TX_SYS_RESRV_1 +18 0x0000 //TX_SYS_RESRV_2 +19 0x0000 //TX_SYS_RESRV_3 +20 0x0000 //TX_DIST2REF0 +21 0x00A4 //TX_DIST2REF1 +22 0x0000 //TX_DIST2REF_02 +23 0x0000 //TX_DIST2REF_03 +24 0x0000 //TX_DIST2REF_04 +25 0x0000 //TX_DIST2REF_05 +26 0x0000 //TX_MMIC +27 0x1000 //TX_PGA_0 +28 0x1000 //TX_PGA_1 +29 0x1000 //TX_PGA_2 +30 0x0000 //TX_PGA_3 +31 0x0000 //TX_PGA_4 +32 0x0000 //TX_PGA_5 +33 0x0000 //TX_MIC_PAIRS +34 0x0000 //TX_MIC_PAIRS_HS +35 0x0002 //TX_MICS_FOR_BF +36 0x0000 //TX_MIC_PAIRS_FORL1 +37 0x0002 //TX_MICS_OF_PAIR0 +38 0x0002 //TX_MICS_OF_PAIR1 +39 0x0002 //TX_MICS_OF_PAIR2 +40 0x0002 //TX_MICS_OF_PAIR3 +41 0x0000 //TX_MIC_DATA_SRC0 +42 0x0002 //TX_MIC_DATA_SRC1 +43 0x0001 //TX_MIC_DATA_SRC2 +44 0x0000 //TX_MIC_DATA_SRC3 +45 0x0000 //TX_MIC_PAIR_CH_04 +46 0x0000 //TX_MIC_PAIR_CH_05 +47 0x0000 //TX_MIC_PAIR_CH_10 +48 0x0000 //TX_MIC_PAIR_CH_11 +49 0x0000 //TX_MIC_PAIR_CH_12 +50 0x0000 //TX_MIC_PAIR_CH_13 +51 0x0000 //TX_MIC_PAIR_CH_14 +52 0x05DC //TX_HD_BIN_MASK +53 0x0010 //TX_HD_SUBAND_MASK +54 0x19A1 //TX_HD_FRAME_AVG_MASK +55 0x0320 //TX_HD_MIN_FRQ +56 0x1000 //TX_HD_ALPHA_PSD +57 0x1100 //TX_T_PHPR1 +58 0x0000 //TX_T_PHPR2 +59 0x0000 //TX_T_PTPR +60 0x0000 //TX_T_PNPR +61 0x0000 //TX_T_PAPR1 +62 0xEE6C //TX_T_PSDVAT +63 0x0800 //TX_CNT +64 0x4000 //TX_ANTI_HOWL_GAIN +65 0x0001 //TX_MICFORBFMARK_0 +66 0x0001 //TX_MICFORBFMARK_1 +67 0x0001 //TX_MICFORBFMARK_2 +68 0x0001 //TX_MICFORBFMARK_3 +69 0x0001 //TX_MICFORBFMARK_4 +70 0x0001 //TX_MICFORBFMARK_5 +71 0x0000 //TX_DIST2REF_10 +72 0x3A66 //TX_DIST2REF_11 +73 0x0000 //TX_DIST2REF2 +74 0x0000 //TX_DIST2REF_13 +75 0x0000 //TX_DIST2REF_14 +76 0x0000 //TX_DIST2REF_15 +77 0x0000 //TX_DIST2REF_20 +78 0x0000 //TX_DIST2REF_21 +79 0x0000 //TX_DIST2REF_22 +80 0x0000 //TX_DIST2REF_23 +81 0x0000 //TX_DIST2REF_24 +82 0x0000 //TX_DIST2REF_25 +83 0x0000 //TX_DIST2REF_30 +84 0x0000 //TX_DIST2REF_31 +85 0x0000 //TX_DIST2REF_32 +86 0x0000 //TX_DIST2REF_33 +87 0x0000 //TX_DIST2REF_34 +88 0x0000 //TX_DIST2REF_35 +89 0x0000 //TX_MIC_LOC_00 +90 0x0000 //TX_MIC_LOC_01 +91 0x0000 //TX_MIC_LOC_02 +92 0x0000 //TX_MIC_LOC_03 +93 0x0000 //TX_MIC_LOC_04 +94 0x0000 //TX_MIC_LOC_05 +95 0x0000 //TX_MIC_LOC_10 +96 0x0000 //TX_MIC_LOC_11 +97 0x0000 //TX_MIC_LOC_12 +98 0x0000 //TX_MIC_LOC_13 +99 0x0000 //TX_MIC_LOC_14 +100 0x0000 //TX_MIC_LOC_15 +101 0x0000 //TX_MIC_LOC_20 +102 0x0000 //TX_MIC_LOC_21 +103 0x0000 //TX_MIC_LOC_22 +104 0x0000 //TX_MIC_LOC_23 +105 0x0000 //TX_MIC_LOC_24 +106 0x0000 //TX_MIC_LOC_25 +107 0x0200 //TX_MIC_REFBLK_VOLUME +108 0x0AAC //TX_MIC_BLOCK_VOLUME +109 0x0000 //TX_INVERSE_MASK +110 0x0000 //TX_ADCS_MASK +111 0x04D0 //TX_ADCS_GAIN +112 0x4000 //TX_NFC_GAINFAC +113 0x0000 //TX_MAINMIC_BLKFACTOR +114 0x0000 //TX_REFMIC_BLKFACTOR +115 0x0000 //TX_BLMIC_BLKFACTOR +116 0x0000 //TX_BRMIC_BLKFACTOR +117 0x0031 //TX_MICBLK_START_BIN +118 0x0060 //TX_MICBLK_END_BIN +119 0x0015 //TX_MICBLK_FE_HOLD +120 0xFFF2 //TX_MICBLK_MR_EXP_TH +121 0xFFF2 //TX_MICBLK_LR_EXP_TH +122 0x0000 //TX_FENE_HOLD +123 0x4000 //TX_FE_ENER_TH_MTS +124 0x0004 //TX_FE_ENER_TH_EXP +125 0x6000 //TX_C_POST_FLT_MIC_MAINBLK +126 0x6000 //TX_C_POST_FLT_MIC_REFBLK +127 0x0010 //TX_MIC_BLOCK_N +128 0x7E56 //TX_A_HP +129 0x4000 //TX_B_PE +130 0x1800 //TX_THR_PITCH_DET_0 +131 0x1000 //TX_THR_PITCH_DET_1 +132 0x0800 //TX_THR_PITCH_DET_2 +133 0x0008 //TX_PITCH_BFR_LEN +134 0x0003 //TX_SBD_PITCH_DET +135 0x0050 //TX_TD_AEC_L +136 0x4000 //TX_MU0_UNP_TD_AEC +137 0x1000 //TX_MU0_PTD_TD_AEC +138 0x0000 //TX_PP_RESRV_0 +139 0x2A94 //TX_PP_RESRV_1 +140 0x55F0 //TX_PP_RESRV_2 +141 0x0000 //TX_PP_RESRV_3 +142 0x0000 //TX_PP_RESRV_4 +143 0x0000 //TX_PP_RESRV_5 +144 0x0000 //TX_PP_RESRV_6 +145 0x0000 //TX_PP_RESRV_7 +146 0x0028 //TX_TAIL_LENGTH +147 0x0080 //TX_AEC_REF_GAIN_0 +148 0x0800 //TX_AEC_REF_GAIN_1 +149 0x0800 //TX_AEC_REF_GAIN_2 +150 0x7900 //TX_EAD_THR +151 0x2000 //TX_THR_RE_EST +152 0x0400 //TX_MIN_EQ_RE_EST_0 +153 0x0400 //TX_MIN_EQ_RE_EST_1 +154 0x0800 //TX_MIN_EQ_RE_EST_2 +155 0x0800 //TX_MIN_EQ_RE_EST_3 +156 0x1000 //TX_MIN_EQ_RE_EST_4 +157 0x1000 //TX_MIN_EQ_RE_EST_5 +158 0x1000 //TX_MIN_EQ_RE_EST_6 +159 0x1000 //TX_MIN_EQ_RE_EST_7 +160 0x1000 //TX_MIN_EQ_RE_EST_8 +161 0x1000 //TX_MIN_EQ_RE_EST_9 +162 0x1000 //TX_MIN_EQ_RE_EST_10 +163 0x1000 //TX_MIN_EQ_RE_EST_11 +164 0x1000 //TX_MIN_EQ_RE_EST_12 +165 0x3000 //TX_LAMBDA_RE_EST +166 0x1000 //TX_LAMBDA_CB_NLE +167 0x1800 //TX_C_POST_FLT +168 0x4000 //TX_GAIN_NP +169 0x003C //TX_SE_HOLD_N +170 0x0046 //TX_DT_HOLD_N +171 0x03E8 //TX_DT2_HOLD_N +172 0x6666 //TX_AEC_RESRV_0 +173 0x0000 //TX_AEC_RESRV_1 +174 0x0014 //TX_AEC_RESRV_2 +175 0x0000 //TX_MIC_DELAY_LENGTH +176 0x0000 //TX_REF_DELAY_LENGTH +177 0x0000 //TX_ADD_LINEIN_GAINL +178 0x0000 //TX_ADD_LINEIN_GAINH +179 0x0000 //TX_MIN_EQ_RE_EST_14 +180 0x0000 //TX_DTD_THR1_8 +181 0x7FFF //TX_DTD_THR2_8 +182 0x0000 //TX_DTD_MIC_BLK2 +183 0x0008 //TX_FRQ_LIN_LEN +184 0x7FFF //TX_FRQ_AEC_LEN_RHO +185 0x6000 //TX_MU0_UNP_FRQ_AEC +186 0x4000 //TX_MU0_PTD_FRQ_AEC +187 0x000A //TX_MINENOISETH +188 0x0800 //TX_MU0_RE_EST +189 0x0001 //TX_AEC_NUM_CH +190 0x0000 //TX_BIGECHOATTENUATION_MAX +191 0x2000 //TX_A_POST_FLT_MICBLK +192 0x0000 //TX_BLKENERTH +193 0x0000 //TX_BLKENERHIGHTH +194 0x0000 //TX_NORMENERTH +195 0x0000 //TX_NORMENERHIGHTH +196 0x0000 //TX_NORMENERHIGHTHL +197 0x7000 //TX_DTD_THR1_0 +198 0x7000 //TX_DTD_THR1_1 +199 0x7000 //TX_DTD_THR1_2 +200 0x7F00 //TX_DTD_THR1_3 +201 0x7F00 //TX_DTD_THR1_4 +202 0x7F00 //TX_DTD_THR1_5 +203 0x7F00 //TX_DTD_THR1_6 +204 0x2000 //TX_DTD_THR2_0 +205 0x2000 //TX_DTD_THR2_1 +206 0x2000 //TX_DTD_THR2_2 +207 0x1000 //TX_DTD_THR2_3 +208 0x1000 //TX_DTD_THR2_4 +209 0x1000 //TX_DTD_THR2_5 +210 0x1000 //TX_DTD_THR2_6 +211 0x6000 //TX_DTD_THR3 +212 0x0177 //TX_SPK_CUT_K +213 0x1B58 //TX_DT_CUT_K +214 0x0100 //TX_DT_CUT_THR +215 0x04EB //TX_COMFORT_G +216 0x01F4 //TX_POWER_YOUT_TH +217 0x4000 //TX_FDPFGAINECHO +218 0x0000 //TX_DTD_HD_THR +219 0x0000 //TX_SPK_CUT_K_S +220 0x0000 //TX_DTD_MIC_BLK +221 0x0400 //TX_ADPT_STRICT_L +222 0x0200 //TX_ADPT_STRICT_H +223 0x0C00 //TX_RATIO_DT_L_TH_LOW +224 0x2000 //TX_RATIO_DT_H_TH_LOW +225 0x1800 //TX_RATIO_DT_L_TH_HIGH +226 0x3000 //TX_RATIO_DT_H_TH_HIGH +227 0x0A00 //TX_RATIO_DT_L0_TH +228 0x7000 //TX_B_POST_FILT_ECHO_L +229 0x7FFF //TX_B_POST_FILT_ECHO_H +230 0x0200 //TX_MIN_G_CTRL_ECHO +231 0x7FFF //TX_B_LESSCUT_RTO_ECHO +232 0x0000 //TX_EPD_OFFSET_00 +233 0x0000 //TX_EPD_OFFST_01 +234 0x1388 //TX_RATIO_DT_L0_TH_HIGH +235 0x3A98 //TX_RATIO_DT_H_TH_CUT +236 0x7FFF //TX_MIN_EQ_RE_EST_13 +237 0x0000 //TX_DTD_THR1_7 +238 0x0000 //TX_DTD_THR2_7 +239 0x0800 //TX_DT_RESRV_7 +240 0x0800 //TX_DT_RESRV_8 +241 0x0000 //TX_DT_RESRV_9 +242 0xF600 //TX_THR_SN_EST_0 +243 0xFA00 //TX_THR_SN_EST_1 +244 0xFA00 //TX_THR_SN_EST_2 +245 0xF800 //TX_THR_SN_EST_3 +246 0xF800 //TX_THR_SN_EST_4 +247 0xF800 //TX_THR_SN_EST_5 +248 0xF800 //TX_THR_SN_EST_6 +249 0xF700 //TX_THR_SN_EST_7 +250 0x0000 //TX_DELTA_THR_SN_EST_0 +251 0x0200 //TX_DELTA_THR_SN_EST_1 +252 0x0200 //TX_DELTA_THR_SN_EST_2 +253 0x0200 //TX_DELTA_THR_SN_EST_3 +254 0x0100 //TX_DELTA_THR_SN_EST_4 +255 0x0200 //TX_DELTA_THR_SN_EST_5 +256 0x0100 //TX_DELTA_THR_SN_EST_6 +257 0x0200 //TX_DELTA_THR_SN_EST_7 +258 0x4000 //TX_LAMBDA_NN_EST_0 +259 0x4000 //TX_LAMBDA_NN_EST_1 +260 0x4000 //TX_LAMBDA_NN_EST_2 +261 0x4000 //TX_LAMBDA_NN_EST_3 +262 0x4000 //TX_LAMBDA_NN_EST_4 +263 0x4000 //TX_LAMBDA_NN_EST_5 +264 0x4000 //TX_LAMBDA_NN_EST_6 +265 0x4000 //TX_LAMBDA_NN_EST_7 +266 0x0400 //TX_N_SN_EST +267 0x001E //TX_INBEAM_T +268 0x0041 //TX_INBEAMHOLDT +269 0x2000 //TX_G_STRICT +270 0x2000 //TX_EQ_THR_BF +271 0x799A //TX_LAMBDA_EQ_BF +272 0x1000 //TX_NE_RTO_TH +273 0x1000 //TX_NE_RTO_TH_L +274 0x1000 //TX_MAINREFRTOH_TH_H +275 0x0600 //TX_MAINREFRTOH_TH_L +276 0x2000 //TX_MAINREFRTO_TH_H +277 0x1400 //TX_MAINREFRTO_TH_L +278 0x0000 //TX_MAINREFRTO_TH_EQ +279 0x1000 //TX_B_POST_FLT_0 +280 0x2000 //TX_B_POST_FLT_1 +281 0x0014 //TX_NS_LVL_CTRL_0 +282 0x0016 //TX_NS_LVL_CTRL_1 +283 0x0016 //TX_NS_LVL_CTRL_2 +284 0x0018 //TX_NS_LVL_CTRL_3 +285 0x0016 //TX_NS_LVL_CTRL_4 +286 0x0012 //TX_NS_LVL_CTRL_5 +287 0x0016 //TX_NS_LVL_CTRL_6 +288 0x0017 //TX_NS_LVL_CTRL_7 +289 0x000E //TX_MIN_GAIN_S_0 +290 0x0007 //TX_MIN_GAIN_S_1 +291 0x0012 //TX_MIN_GAIN_S_2 +292 0x0010 //TX_MIN_GAIN_S_3 +293 0x0012 //TX_MIN_GAIN_S_4 +294 0x0012 //TX_MIN_GAIN_S_5 +295 0x0012 //TX_MIN_GAIN_S_6 +296 0x0012 //TX_MIN_GAIN_S_7 +297 0x6000 //TX_NMOS_SUP +298 0x0000 //TX_NS_MAX_PRI_SNR_TH +299 0x0000 //TX_NMOS_SUP_MENSA +300 0x7FFF //TX_SNRI_SUP_0 +301 0x6000 //TX_SNRI_SUP_1 +302 0x6000 //TX_SNRI_SUP_2 +303 0x6000 //TX_SNRI_SUP_3 +304 0x6000 //TX_SNRI_SUP_4 +305 0x6000 //TX_SNRI_SUP_5 +306 0x6000 //TX_SNRI_SUP_6 +307 0x6000 //TX_SNRI_SUP_7 +308 0x6000 //TX_THR_LFNS +309 0x0017 //TX_G_LFNS +310 0x09C4 //TX_GAIN0_NTH +311 0x000A //TX_MUSIC_MORENS +312 0x7FFF //TX_A_POST_FILT_0 +313 0x2000 //TX_A_POST_FILT_1 +314 0x4000 //TX_A_POST_FILT_S_0 +315 0x4000 //TX_A_POST_FILT_S_1 +316 0x4000 //TX_A_POST_FILT_S_2 +317 0x4000 //TX_A_POST_FILT_S_3 +318 0x4000 //TX_A_POST_FILT_S_4 +319 0x4000 //TX_A_POST_FILT_S_5 +320 0x5000 //TX_A_POST_FILT_S_6 +321 0x7000 //TX_A_POST_FILT_S_7 +322 0x1000 //TX_B_POST_FILT_0 +323 0x2000 //TX_B_POST_FILT_1 +324 0x2000 //TX_B_POST_FILT_2 +325 0x2000 //TX_B_POST_FILT_3 +326 0x2000 //TX_B_POST_FILT_4 +327 0x2000 //TX_B_POST_FILT_5 +328 0x3000 //TX_B_POST_FILT_6 +329 0x3000 //TX_B_POST_FILT_7 +330 0x1000 //TX_B_LESSCUT_RTO_S_0 +331 0x1000 //TX_B_LESSCUT_RTO_S_1 +332 0x1000 //TX_B_LESSCUT_RTO_S_2 +333 0x1000 //TX_B_LESSCUT_RTO_S_3 +334 0x1000 //TX_B_LESSCUT_RTO_S_4 +335 0x1000 //TX_B_LESSCUT_RTO_S_5 +336 0x1000 //TX_B_LESSCUT_RTO_S_6 +337 0x1000 //TX_B_LESSCUT_RTO_S_7 +338 0x7E14 //TX_LAMBDA_PFILT +339 0x7C29 //TX_LAMBDA_PFILT_S_0 +340 0x7C29 //TX_LAMBDA_PFILT_S_1 +341 0x7C29 //TX_LAMBDA_PFILT_S_2 +342 0x7C29 //TX_LAMBDA_PFILT_S_3 +343 0x7C29 //TX_LAMBDA_PFILT_S_4 +344 0x7C29 //TX_LAMBDA_PFILT_S_5 +345 0x7C29 //TX_LAMBDA_PFILT_S_6 +346 0x7C29 //TX_LAMBDA_PFILT_S_7 +347 0x07D0 //TX_K_PEPPER +348 0x0800 //TX_A_PEPPER +349 0x1D4C //TX_K_PEPPER_HF +350 0x0400 //TX_A_PEPPER_HF +351 0x0001 //TX_HMNC_BST_FLG +352 0x4000 //TX_HMNC_BST_THR +353 0x0800 //TX_DT_BINVAD_TH_0 +354 0x0800 //TX_DT_BINVAD_TH_1 +355 0x0800 //TX_DT_BINVAD_TH_2 +356 0x0800 //TX_DT_BINVAD_TH_3 +357 0x0000 //TX_DT_BINVAD_ENDF +358 0x1000 //TX_C_POST_FLT_DT +359 0x7FFF //TX_NS_B_POST_FLT_LESSCUT +360 0x0100 //TX_DT_BOOST +361 0x0000 //TX_BF_SGRAD_FLG +362 0x0005 //TX_BF_DVG_TH +363 0x001E //TX_SN_C_F +364 0x0000 //TX_K_APT +365 0x0001 //TX_NOISEDET +366 0x0190 //TX_NDETCT +367 0x000A //TX_NOISE_TH_0 +368 0x1B58 //TX_NOISE_TH_0_2 +369 0x2134 //TX_NOISE_TH_0_3 +370 0x00C6 //TX_NOISE_TH_1 +371 0x0DAC //TX_NOISE_TH_2 +372 0x2EE0 //TX_NOISE_TH_3 +373 0x47E0 //TX_NOISE_TH_4 +374 0x57E4 //TX_NOISE_TH_5 +375 0x4BD6 //TX_NOISE_TH_5_2 +376 0x0001 //TX_NOISE_TH_5_3 +377 0x4E20 //TX_NOISE_TH_5_4 +378 0x39DF //TX_NOISE_TH_6 +379 0x0014 //TX_MINENOISE_TH +380 0xD508 //TX_MORENS_TFMASK_TH +381 0x0001 //TX_DRC_QUIET_FLOOR +382 0x6D60 //TX_RATIODTL_CUT_TH +383 0x1482 //TX_DT_CUT_K1 +384 0x00A5 //TX_OUT_ENER_S_TH_CLEAN +385 0x00A5 //TX_OUT_ENER_S_TH_LESSCLEAN +386 0x00A5 //TX_OUT_ENER_S_TH_NOISY +387 0x0029 //TX_OUT_ENER_TH_NOISE +388 0x0200 //TX_OUT_ENER_TH_SPEECH +389 0x2000 //TX_SN_NPB_GAIN +390 0x0000 //TX_NN_NPB_GAIN +391 0x3000 //TX_POST_MASK_SUP_HSNE +392 0x07D0 //TX_TAIL_DET_TH +393 0x4000 //TX_B_LESSCUT_RTO_WTA +394 0x0000 //TX_MEL_G_R +395 0x0080 //TX_SUPHIGH_TH +396 0x0000 //TX_MASK_G_R +397 0x0002 //TX_EXTRA_NS_L +398 0x1800 //TX_C_POST_FLT_MASK +399 0x7FFF //TX_A_POST_FLT_WNS +400 0x0148 //TX_MIN_G_LOW300HZ +401 0x0004 //TX_MAXLEVEL_CNG +402 0x00B4 //TX_STN_NOISE_TH +403 0x4000 //TX_POST_MASK_SUP +404 0x7FFF //TX_POST_MASK_ADJUST +405 0x00C8 //TX_NS_ENOISE_MIC0_TH +406 0x0014 //TX_MINENOISE_MIC0_TH +407 0x012C //TX_MINENOISE_MIC0_S_TH +408 0x2900 //TX_MIN_G_CTRL_SSNS +409 0x0800 //TX_METAL_RTO_THR +410 0x0FA0 //TX_NS_FP_K_METAL +411 0x3A98 //TX_NOISEDET_BOOST_TH +412 0x0FA0 //TX_NSMOOTH_TH +413 0x0000 //TX_NS_RESRV_8 +414 0x1800 //TX_RHO_UPB +415 0x2328 //TX_N_HOLD_HS +416 0x006E //TX_N_RHO_BFR0 +417 0x7FFF //TX_LAMBDA_ARSP_EST +418 0x0100 //TX_EXTRA_GAIN_MICBLOCK +419 0x0333 //TX_THR_STD_NSR +420 0x019A //TX_THR_STD_PLH +421 0x03E8 //TX_N_HOLD_STD +422 0x0066 //TX_THR_STD_RHO +423 0x2800 //TX_BF_RESET_THR_HS +424 0x0CCD //TX_SB_RTO_MEAN_TH +425 0x0300 //TX_SB_RHO_MEAN_TH_NTALK +426 0x2000 //TX_SB_RTO_MEAN_TH_ABN +427 0x2EE0 //TX_SB_RTO_MEAN_TH_RUB +428 0x0990 //TX_WTA_EN_RTO_TH +429 0x1400 //TX_TOP_ENER_TH_F +430 0x0100 //TX_DESIRED_TALK_HOLDT +431 0x0800 //TX_MIC_BLOCK_FACTOR +432 0x0000 //TX_NSEST_BFRLRNRDC +433 0x0000 //TX_THR_POST_FLT_HS +434 0x0010 //TX_HS_VAD_BIN +435 0x2666 //TX_THR_VAD_HS +436 0x2CCD //TX_MEAN_RTO_MIN_TH2 +437 0x0032 //TX_SILENCE_T +438 0x0000 //TX_A_POST_FLT_WTA +439 0x799A //TX_LAMBDA_PFLT_WTA +440 0x051E //TX_SB_RHO_MEAN2_TH +441 0x051E //TX_SB_RHO_MEAN3_TH +442 0x0000 //TX_HS_RESRV_4 +443 0x0000 //TX_HS_RESRV_5 +444 0x0001 //TX_DOA_VAD_THR_1 +445 0x003C //TX_DOA_VAD_THR_2 +446 0x0028 //TX_DOA_VAD_THR1_0 +447 0x0028 //TX_DOA_VAD_THR1_1 +448 0x0000 //TX_SRC_DOA_RNG_LOW_0A +449 0x001E //TX_SRC_DOA_RNG_HIGH_0A +450 0x005A //TX_DFLT_SRC_DOA_0A +451 0x0000 //TX_SRC_DOA_RNG_LOW_0B +452 0x0000 //TX_SRC_DOA_RNG_HIGH_0B +453 0x0000 //TX_DFLT_SRC_DOA_0B +454 0x0000 //TX_SRC_DOA_RNG_LOW_0C +455 0x0000 //TX_SRC_DOA_RNG_HIGH_0C +456 0x0000 //TX_DFLT_SRC_DOA_0C +457 0x0000 //TX_SRC_DOA_RNG_LOW_0D +458 0x0000 //TX_SRC_DOA_RNG_HIGH_0D +459 0x0000 //TX_DFLT_SRC_DOA_0D +460 0x0000 //TX_SRC_DOA_RNG_LOW_1A +461 0x00B4 //TX_SRC_DOA_RNG_HIGH_1A +462 0x005A //TX_DFLT_SRC_DOA_1A +463 0x0000 //TX_SRC_DOA_RNG_LOW_1B +464 0x00B4 //TX_SRC_DOA_RNG_HIGH_1B +465 0x005A //TX_DFLT_SRC_DOA_1B +466 0x0000 //TX_SRC_DOA_RNG_LOW_1C +467 0x00B4 //TX_SRC_DOA_RNG_HIGH_1C +468 0x005A //TX_DFLT_SRC_DOA_1C +469 0x0000 //TX_SRC_DOA_RNG_LOW_1D +470 0x00B4 //TX_SRC_DOA_RNG_HIGH_1D +471 0x005A //TX_DFLT_SRC_DOA_1D +472 0x0100 //TX_BF_HOLDOFF_T +473 0x7FFF //TX_DOA_COST_FACTOR +474 0x0D9A //TX_MAINTOREFR_TH0 +475 0x071C //TX_DOA_TRK_THR +476 0x012C //TX_DOA_TRACK_HT +477 0x0200 //TX_N1_HOLD_HF +478 0x0100 //TX_N2_HOLD_HF +479 0x2A3D //TX_BF_RESET_THR_HF +480 0x7333 //TX_DOA_SMOOTH +481 0x0800 //TX_MU_BF +482 0x0800 //TX_BF_MU_LF_B2 +483 0x0040 //TX_BF_FC_END_BIN_B2 +484 0x0020 //TX_BF_FC_END_BIN +485 0x0000 //TX_HF_RESRV_25 +486 0x0000 //TX_HF_RESRV_26 +487 0x0007 //TX_N_DOA_SEED +488 0x0001 //TX_FINE_DOA_SEARCH_FLG +489 0x0000 //TX_HF_RESRV_27 +490 0x038E //TX_DLT_SRC_DOA_RNG +491 0x0200 //TX_BF_MU_LF +492 0x0000 //TX_DFLT_SRC_LOC_0 +493 0x7FFF //TX_DFLT_SRC_LOC_1 +494 0x0000 //TX_DFLT_SRC_LOC_2 +495 0x038E //TX_DOA_TRACK_VADTH +496 0x0000 //TX_DOA_TRACK_NEW +497 0x0300 //TX_NOR_OFF_THR +498 0x7C00 //TX_MORE_ON_700HZ_THR +499 0x2000 //TX_MU_BF_ADPT_NS +500 0x0000 //TX_ADAPT_LEN +501 0x6666 //TX_MORE_SNS +502 0x0000 //TX_NOR_OFF_TH1 +503 0x0000 //TX_WIDE_MASK_TH +504 0xD333 //TX_SUBSNRATIOHIGH4MEANBCK_THR +505 0x6000 //TX_C_POST_FLT_CUT +506 0x2000 //TX_RADIODTLV +507 0x0320 //TX_POWER_LINEIN_TH +508 0x0014 //TX_FE_VADCOUNT_TH_FC +509 0x0000 //TX_ECHO_SUPP_FC +510 0x0C80 //TX_ECHO_TH +511 0x6666 //TX_MIC_TO_BFGAIN +512 0x0000 //TX_MICTOBFGAIN0 +513 0x0000 //TX_FASTMUE_TH +514 0x2CCC //TX_DEREVERB_LF_MU +515 0x3200 //TX_DEREVERB_HF_MU +516 0x0007 //TX_DEREVERB_DELAY +517 0x0004 //TX_DEREVERB_COEF_LEN +518 0x0003 //TX_DEREVERB_DNR +519 0x0000 //TX_DEREVERB_ALPHA +520 0x0000 //TX_DEREVERB_BETA +521 0x7FFF //TX_GSC_RTOL_TH +522 0x7FFF //TX_GSC_RTOH_TH +523 0x7E2C //TX_WIDE2_MEANHTH +524 0x0000 //TX_DR_RESRV_5 +525 0x0000 //TX_DR_RESRV_6 +526 0x0000 //TX_DR_RESRV_7 +527 0x0000 //TX_DR_RESRV_8 +528 0x1333 //TX_WIND_MARK_TH +529 0x399A //TX_CORR_THR +530 0x0004 //TX_SNR_THR +531 0x0010 //TX_ENGY_THR +532 0x1770 //TX_CORR_HIGH_TH +533 0x6000 //TX_ENGY_THR_2 +534 0x3400 //TX_MEAN_RTO_THR +535 0x0028 //TX_WNS_ENOISE_MIC0_TH +536 0x3000 //TX_RATIOMICL_TH +537 0x7FFF //TX_CALIG_HS +538 0x0000 //TX_LVL_CTRL +539 0x0010 //TX_WIND_SUPRTO +540 0x0014 //TX_WNS_MIN_G +541 0x0600 //TX_WNS_B_POST_FLT +542 0x3000 //TX_RATIOMICH_TH +543 0xD120 //TX_WIND_INBEAM_L_TH +544 0x0FA0 //TX_WIND_INBEAM_H_TH +545 0x2000 //TX_WNS_RESRV_0 +546 0x59D8 //TX_WNS_RESRV_1 +547 0x0200 //TX_WNS_RESRV_2 +548 0x0000 //TX_WNS_RESRV_3 +549 0x0000 //TX_WNS_RESRV_4 +550 0x0000 //TX_WNS_RESRV_5 +551 0x0000 //TX_WNS_RESRV_6 +552 0x0000 //TX_BVE_NOISE_FLOOR_0 +553 0x0070 //TX_BVE_NOISE_FLOOR_1 +554 0x0070 //TX_BVE_NOISE_FLOOR_2 +555 0x0010 //TX_BVE_NOISE_FLOOR_3 +556 0x0070 //TX_BVE_NOISE_FLOOR_4 +557 0x00B0 //TX_BVE_NOISE_FLOOR_5 +558 0x0E66 //TX_BVE_NOISE_FLOOR_6 +559 0x0050 //TX_BVE_NOISE_FLOOR_7 +560 0x770A //TX_BVE_NOISE_FLOOR_8 +561 0x0000 //TX_BVE_NOISE_FLOOR_9 +562 0x0000 //TX_BVE_IN_N +563 0x0000 //TX_BVE_OUT_N +564 0x0000 //TX_BVE_MICALPHA_DOWN +565 0x0000 //TX_PB_RESRV_1 +566 0x0030 //TX_FDEQ_SUBNUM +567 0x4C4A //TX_FDEQ_GAIN_0 +568 0x4B4F //TX_FDEQ_GAIN_1 +569 0x504B //TX_FDEQ_GAIN_2 +570 0x4A4C //TX_FDEQ_GAIN_3 +571 0x4A49 //TX_FDEQ_GAIN_4 +572 0x4F48 //TX_FDEQ_GAIN_5 +573 0x4A4E //TX_FDEQ_GAIN_6 +574 0x534E //TX_FDEQ_GAIN_7 +575 0x494F //TX_FDEQ_GAIN_8 +576 0x5E6E //TX_FDEQ_GAIN_9 +577 0x787A //TX_FDEQ_GAIN_10 +578 0x6A58 //TX_FDEQ_GAIN_11 +579 0x5051 //TX_FDEQ_GAIN_12 +580 0x5156 //TX_FDEQ_GAIN_13 +581 0x6168 //TX_FDEQ_GAIN_14 +582 0x7678 //TX_FDEQ_GAIN_15 +583 0x7A87 //TX_FDEQ_GAIN_16 +584 0x9898 //TX_FDEQ_GAIN_17 +585 0x9898 //TX_FDEQ_GAIN_18 +586 0x9848 //TX_FDEQ_GAIN_19 +587 0x4848 //TX_FDEQ_GAIN_20 +588 0x4848 //TX_FDEQ_GAIN_21 +589 0x4848 //TX_FDEQ_GAIN_22 +590 0x4848 //TX_FDEQ_GAIN_23 +591 0x0F03 //TX_FDEQ_BIN_0 +592 0x0909 //TX_FDEQ_BIN_1 +593 0x080F //TX_FDEQ_BIN_2 +594 0x0609 //TX_FDEQ_BIN_3 +595 0x0F03 //TX_FDEQ_BIN_4 +596 0x1402 //TX_FDEQ_BIN_5 +597 0x0E13 //TX_FDEQ_BIN_6 +598 0x110F //TX_FDEQ_BIN_7 +599 0x0E0F //TX_FDEQ_BIN_8 +600 0x0E0F //TX_FDEQ_BIN_9 +601 0x080D //TX_FDEQ_BIN_10 +602 0x0F0F //TX_FDEQ_BIN_11 +603 0x0F0F //TX_FDEQ_BIN_12 +604 0x0A0F //TX_FDEQ_BIN_13 +605 0x0809 //TX_FDEQ_BIN_14 +606 0x0A0B //TX_FDEQ_BIN_15 +607 0x0C0D //TX_FDEQ_BIN_16 +608 0x0E0F //TX_FDEQ_BIN_17 +609 0x1013 //TX_FDEQ_BIN_18 +610 0x0A00 //TX_FDEQ_BIN_19 +611 0x0000 //TX_FDEQ_BIN_20 +612 0x0000 //TX_FDEQ_BIN_21 +613 0x0000 //TX_FDEQ_BIN_22 +614 0x0000 //TX_FDEQ_BIN_23 +615 0x0000 //TX_FDEQ_PADDING +616 0x0030 //TX_PREEQ_SUBNUM_MIC0 +617 0x4848 //TX_PREEQ_GAIN_MIC0_0 +618 0x4848 //TX_PREEQ_GAIN_MIC0_1 +619 0x4848 //TX_PREEQ_GAIN_MIC0_2 +620 0x4848 //TX_PREEQ_GAIN_MIC0_3 +621 0x4848 //TX_PREEQ_GAIN_MIC0_4 +622 0x4848 //TX_PREEQ_GAIN_MIC0_5 +623 0x4848 //TX_PREEQ_GAIN_MIC0_6 +624 0x4848 //TX_PREEQ_GAIN_MIC0_7 +625 0x4848 //TX_PREEQ_GAIN_MIC0_8 +626 0x4848 //TX_PREEQ_GAIN_MIC0_9 +627 0x4848 //TX_PREEQ_GAIN_MIC0_10 +628 0x4848 //TX_PREEQ_GAIN_MIC0_11 +629 0x4848 //TX_PREEQ_GAIN_MIC0_12 +630 0x4848 //TX_PREEQ_GAIN_MIC0_13 +631 0x4848 //TX_PREEQ_GAIN_MIC0_14 +632 0x4848 //TX_PREEQ_GAIN_MIC0_15 +633 0x4848 //TX_PREEQ_GAIN_MIC0_16 +634 0x4848 //TX_PREEQ_GAIN_MIC0_17 +635 0x4848 //TX_PREEQ_GAIN_MIC0_18 +636 0x4848 //TX_PREEQ_GAIN_MIC0_19 +637 0x4848 //TX_PREEQ_GAIN_MIC0_20 +638 0x4848 //TX_PREEQ_GAIN_MIC0_21 +639 0x4848 //TX_PREEQ_GAIN_MIC0_22 +640 0x4848 //TX_PREEQ_GAIN_MIC0_23 +641 0x1812 //TX_PREEQ_BIN_MIC0_0 +642 0x0A0A //TX_PREEQ_BIN_MIC0_1 +643 0x0808 //TX_PREEQ_BIN_MIC0_2 +644 0x080A //TX_PREEQ_BIN_MIC0_3 +645 0x0B09 //TX_PREEQ_BIN_MIC0_4 +646 0x0A06 //TX_PREEQ_BIN_MIC0_5 +647 0x0606 //TX_PREEQ_BIN_MIC0_6 +648 0x0605 //TX_PREEQ_BIN_MIC0_7 +649 0x050A //TX_PREEQ_BIN_MIC0_8 +650 0x1505 //TX_PREEQ_BIN_MIC0_9 +651 0x0506 //TX_PREEQ_BIN_MIC0_10 +652 0x0615 //TX_PREEQ_BIN_MIC0_11 +653 0x1516 //TX_PREEQ_BIN_MIC0_12 +654 0x2021 //TX_PREEQ_BIN_MIC0_13 +655 0x2021 //TX_PREEQ_BIN_MIC0_14 +656 0x2021 //TX_PREEQ_BIN_MIC0_15 +657 0x0800 //TX_PREEQ_BIN_MIC0_16 +658 0x0000 //TX_PREEQ_BIN_MIC0_17 +659 0x0000 //TX_PREEQ_BIN_MIC0_18 +660 0x0000 //TX_PREEQ_BIN_MIC0_19 +661 0x0000 //TX_PREEQ_BIN_MIC0_20 +662 0x0000 //TX_PREEQ_BIN_MIC0_21 +663 0x0000 //TX_PREEQ_BIN_MIC0_22 +664 0x0000 //TX_PREEQ_BIN_MIC0_23 +665 0x0030 //TX_PREEQ_SUBNUM_MIC1 +666 0x4848 //TX_PREEQ_GAIN_MIC1_0 +667 0x4848 //TX_PREEQ_GAIN_MIC1_1 +668 0x4848 //TX_PREEQ_GAIN_MIC1_2 +669 0x4848 //TX_PREEQ_GAIN_MIC1_3 +670 0x4848 //TX_PREEQ_GAIN_MIC1_4 +671 0x4848 //TX_PREEQ_GAIN_MIC1_5 +672 0x4A4C //TX_PREEQ_GAIN_MIC1_6 +673 0x4E50 //TX_PREEQ_GAIN_MIC1_7 +674 0x5456 //TX_PREEQ_GAIN_MIC1_8 +675 0x585C //TX_PREEQ_GAIN_MIC1_9 +676 0x5C64 //TX_PREEQ_GAIN_MIC1_10 +677 0x7478 //TX_PREEQ_GAIN_MIC1_11 +678 0x705C //TX_PREEQ_GAIN_MIC1_12 +679 0x4838 //TX_PREEQ_GAIN_MIC1_13 +680 0x3C70 //TX_PREEQ_GAIN_MIC1_14 +681 0x4848 //TX_PREEQ_GAIN_MIC1_15 +682 0x4848 //TX_PREEQ_GAIN_MIC1_16 +683 0x4848 //TX_PREEQ_GAIN_MIC1_17 +684 0x4848 //TX_PREEQ_GAIN_MIC1_18 +685 0x4848 //TX_PREEQ_GAIN_MIC1_19 +686 0x4848 //TX_PREEQ_GAIN_MIC1_20 +687 0x4848 //TX_PREEQ_GAIN_MIC1_21 +688 0x4848 //TX_PREEQ_GAIN_MIC1_22 +689 0x4848 //TX_PREEQ_GAIN_MIC1_23 +690 0x0202 //TX_PREEQ_BIN_MIC1_0 +691 0x0203 //TX_PREEQ_BIN_MIC1_1 +692 0x0303 //TX_PREEQ_BIN_MIC1_2 +693 0x0304 //TX_PREEQ_BIN_MIC1_3 +694 0x0405 //TX_PREEQ_BIN_MIC1_4 +695 0x0506 //TX_PREEQ_BIN_MIC1_5 +696 0x0708 //TX_PREEQ_BIN_MIC1_6 +697 0x0909 //TX_PREEQ_BIN_MIC1_7 +698 0x090B //TX_PREEQ_BIN_MIC1_8 +699 0x0C10 //TX_PREEQ_BIN_MIC1_9 +700 0x1013 //TX_PREEQ_BIN_MIC1_10 +701 0x1414 //TX_PREEQ_BIN_MIC1_11 +702 0x1414 //TX_PREEQ_BIN_MIC1_12 +703 0x1C1E //TX_PREEQ_BIN_MIC1_13 +704 0x1E28 //TX_PREEQ_BIN_MIC1_14 +705 0x462C //TX_PREEQ_BIN_MIC1_15 +706 0x0000 //TX_PREEQ_BIN_MIC1_16 +707 0x0000 //TX_PREEQ_BIN_MIC1_17 +708 0x0000 //TX_PREEQ_BIN_MIC1_18 +709 0x0000 //TX_PREEQ_BIN_MIC1_19 +710 0x0000 //TX_PREEQ_BIN_MIC1_20 +711 0x0000 //TX_PREEQ_BIN_MIC1_21 +712 0x0000 //TX_PREEQ_BIN_MIC1_22 +713 0x0000 //TX_PREEQ_BIN_MIC1_23 +714 0x0030 //TX_PREEQ_SUBNUM_MIC2 +715 0x4848 //TX_PREEQ_GAIN_MIC2_0 +716 0x4848 //TX_PREEQ_GAIN_MIC2_1 +717 0x4848 //TX_PREEQ_GAIN_MIC2_2 +718 0x4848 //TX_PREEQ_GAIN_MIC2_3 +719 0x4848 //TX_PREEQ_GAIN_MIC2_4 +720 0x4848 //TX_PREEQ_GAIN_MIC2_5 +721 0x4848 //TX_PREEQ_GAIN_MIC2_6 +722 0x4848 //TX_PREEQ_GAIN_MIC2_7 +723 0x4848 //TX_PREEQ_GAIN_MIC2_8 +724 0x4848 //TX_PREEQ_GAIN_MIC2_9 +725 0x4848 //TX_PREEQ_GAIN_MIC2_10 +726 0x4848 //TX_PREEQ_GAIN_MIC2_11 +727 0x4848 //TX_PREEQ_GAIN_MIC2_12 +728 0x4848 //TX_PREEQ_GAIN_MIC2_13 +729 0x4848 //TX_PREEQ_GAIN_MIC2_14 +730 0x4848 //TX_PREEQ_GAIN_MIC2_15 +731 0x4848 //TX_PREEQ_GAIN_MIC2_16 +732 0x4848 //TX_PREEQ_GAIN_MIC2_17 +733 0x4848 //TX_PREEQ_GAIN_MIC2_18 +734 0x4848 //TX_PREEQ_GAIN_MIC2_19 +735 0x4848 //TX_PREEQ_GAIN_MIC2_20 +736 0x4848 //TX_PREEQ_GAIN_MIC2_21 +737 0x4848 //TX_PREEQ_GAIN_MIC2_22 +738 0x4848 //TX_PREEQ_GAIN_MIC2_23 +739 0x0E10 //TX_PREEQ_BIN_MIC2_0 +740 0x1010 //TX_PREEQ_BIN_MIC2_1 +741 0x1010 //TX_PREEQ_BIN_MIC2_2 +742 0x1010 //TX_PREEQ_BIN_MIC2_3 +743 0x1010 //TX_PREEQ_BIN_MIC2_4 +744 0x1010 //TX_PREEQ_BIN_MIC2_5 +745 0x1010 //TX_PREEQ_BIN_MIC2_6 +746 0x1010 //TX_PREEQ_BIN_MIC2_7 +747 0x1010 //TX_PREEQ_BIN_MIC2_8 +748 0x1010 //TX_PREEQ_BIN_MIC2_9 +749 0x1010 //TX_PREEQ_BIN_MIC2_10 +750 0x1010 //TX_PREEQ_BIN_MIC2_11 +751 0x1010 //TX_PREEQ_BIN_MIC2_12 +752 0x1010 //TX_PREEQ_BIN_MIC2_13 +753 0x1010 //TX_PREEQ_BIN_MIC2_14 +754 0x0200 //TX_PREEQ_BIN_MIC2_15 +755 0x0000 //TX_PREEQ_BIN_MIC2_16 +756 0x0000 //TX_PREEQ_BIN_MIC2_17 +757 0x0000 //TX_PREEQ_BIN_MIC2_18 +758 0x0000 //TX_PREEQ_BIN_MIC2_19 +759 0x0000 //TX_PREEQ_BIN_MIC2_20 +760 0x0000 //TX_PREEQ_BIN_MIC2_21 +761 0x0000 //TX_PREEQ_BIN_MIC2_22 +762 0x0000 //TX_PREEQ_BIN_MIC2_23 +763 0x0006 //TX_MASKING_ABILITY +764 0x2000 //TX_NND_WEIGHT +765 0x0060 //TX_MIC_CALIBRATION_0 +766 0x0060 //TX_MIC_CALIBRATION_1 +767 0x0070 //TX_MIC_CALIBRATION_2 +768 0x0070 //TX_MIC_CALIBRATION_3 +769 0x0050 //TX_MIC_PWR_BIAS_0 +770 0x0040 //TX_MIC_PWR_BIAS_1 +771 0x0040 //TX_MIC_PWR_BIAS_2 +772 0x0040 //TX_MIC_PWR_BIAS_3 +773 0x0009 //TX_GAIN_LIMIT_0 +774 0x000F //TX_GAIN_LIMIT_1 +775 0x000F //TX_GAIN_LIMIT_2 +776 0x000F //TX_GAIN_LIMIT_3 +777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN +778 0x7FDE //TX_BVE_VAD0_ALPHAUP +779 0x7F3A //TX_BVE_VAD0_ALPHADOWN +780 0x2000 //TX_BVE_GAINWEIGHT_NOFEVADLI +781 0x7F5B //TX_BVE_FEVADLI_ALPHA +782 0x7F19 //TX_BVE_NOVAD0_ALPHAUP +783 0x1000 //TX_TDDRC_ALPHA_UP_01 +784 0x1000 //TX_TDDRC_ALPHA_UP_02 +785 0x1000 //TX_TDDRC_ALPHA_UP_03 +786 0x1000 //TX_TDDRC_ALPHA_UP_04 +787 0x7EB8 //TX_TDDRC_ALPHA_DWN_01 +788 0x7EB8 //TX_TDDRC_ALPHA_DWN_02 +789 0x7EB8 //TX_TDDRC_ALPHA_DWN_03 +790 0x7EB8 //TX_TDDRC_ALPHA_DWN_04 +791 0x7FFF //TX_TDDRC_TD_DRC_LIMIT +792 0x0800 //TX_TDDRC_POST_LIMIT_GAIN +793 0x0000 //TX_TDDRC_RESRV_0 +794 0x0000 //TX_TDDRC_RESRV_1 +795 0x0018 //TX_FDDRC_BAND_MARGIN_0 +796 0x0030 //TX_FDDRC_BAND_MARGIN_1 +797 0x0050 //TX_FDDRC_BAND_MARGIN_2 +798 0x0080 //TX_FDDRC_BAND_MARGIN_3 +799 0x0007 //TX_FDDRC_BLOCK_EXP +800 0x5000 //TX_FDDRC_THRD_2_0 +801 0x5000 //TX_FDDRC_THRD_2_1 +802 0x5000 //TX_FDDRC_THRD_2_2 +803 0x5000 //TX_FDDRC_THRD_2_3 +804 0x6400 //TX_FDDRC_THRD_3_0 +805 0x6400 //TX_FDDRC_THRD_3_1 +806 0x6400 //TX_FDDRC_THRD_3_2 +807 0x6400 //TX_FDDRC_THRD_3_3 +808 0x2000 //TX_FDDRC_SLANT_0_0 +809 0x2000 //TX_FDDRC_SLANT_0_1 +810 0x2000 //TX_FDDRC_SLANT_0_2 +811 0x2000 //TX_FDDRC_SLANT_0_3 +812 0x5333 //TX_FDDRC_SLANT_1_0 +813 0x5333 //TX_FDDRC_SLANT_1_1 +814 0x5333 //TX_FDDRC_SLANT_1_2 +815 0x5333 //TX_FDDRC_SLANT_1_3 +816 0x0010 //TX_DEADMIC_SILENCE_TH +817 0x0600 //TX_MIC_DEGRADE_TH +818 0x0078 //TX_DEADMIC_CNT +819 0x0078 //TX_MIC_DEGRADE_CNT +820 0x0000 //TX_FDDRC_RESRV_4 +821 0x0000 //TX_FDDRC_RESRV_5 +822 0x0000 //TX_FDDRC_RESRV_6 +823 0x7FFF //TX_KS_NOISEPASTE_FACTOR +824 0x0001 //TX_KS_CONFIG +825 0x7FFF //TX_KS_GAIN_MIN +826 0x0000 //TX_KS_RESRV_0 +827 0x0000 //TX_KS_RESRV_1 +828 0x0000 //TX_KS_RESRV_2 +829 0x7C00 //TX_LAMBDA_PKA_FP +830 0x2000 //TX_TPKA_FP +831 0x0080 //TX_MIN_G_FP +832 0x2000 //TX_MAX_G_FP +833 0x0FA0 //TX_FFP_FP_K_METAL +834 0x4000 //TX_A_POST_FLT_FP +835 0x0F5C //TX_RTO_OUTBEAM_TH +836 0x4CCD //TX_TPKA_FP_THD +837 0x0000 //TX_MAX_G_FP_BLK +838 0x0000 //TX_FFP_FADEIN +839 0x0000 //TX_FFP_FADEOUT +840 0x0000 //TX_WHISPERCTH +841 0x0000 //TX_WHISPERHOLDT +842 0x0000 //TX_WHISP_ENTHH +843 0x0000 //TX_WHISP_ENTHL +844 0x0000 //TX_WHISP_RTOTH +845 0x0000 //TX_WHISP_RTOTH2 +846 0x0096 //TX_MUTE_PERIOD +847 0x0000 //TX_FADE_IN_PERIOD +848 0x0100 //TX_FFP_RESRV_2 +849 0x0020 //TX_FFP_RESRV_3 +850 0x0000 //TX_FFP_RESRV_4 +851 0x0000 //TX_FFP_RESRV_5 +852 0x0000 //TX_FFP_RESRV_6 +853 0x0002 //TX_FILTINDX +854 0x0000 //TX_TDDRC_THRD_0 +855 0x0000 //TX_TDDRC_THRD_1 +856 0x1800 //TX_TDDRC_THRD_2 +857 0x1800 //TX_TDDRC_THRD_3 +858 0x3000 //TX_TDDRC_SLANT_0 +859 0x7E00 //TX_TDDRC_SLANT_1 +860 0x1000 //TX_TDDRC_ALPHA_UP_00 +861 0x7EB8 //TX_TDDRC_ALPHA_DWN_00 +862 0x0000 //TX_TDDRC_HMNC_FLAG +863 0x199A //TX_TDDRC_HMNC_GAIN +864 0x0000 //TX_TDDRC_SMT_FLAG +865 0x0CCD //TX_TDDRC_SMT_W +866 0x0504 //TX_TDDRC_DRC_GAIN +867 0x7FFF //TX_TDDRC_LMT_THRD +868 0x0000 //TX_TDDRC_LMT_ALPHA +869 0x0000 //TX_TFMASKLTH +870 0x0000 //TX_TFMASKLTHL +871 0x0CCD //TX_TFMASKHTH +872 0xECCD //TX_TFMASKLTH_BINVAD +873 0xFCCD //TX_TFMASKLTH_NS_EST +874 0xF800 //TX_TFMASKLTH_DOA +875 0x0CCD //TX_TFMASKTH_BLESSCUT +876 0x1000 //TX_B_LESSCUT_RTO_MASK +877 0x2000 //TX_SB_RHO_MEAN_TH_ABN +878 0x2000 //TX_B_POST_FLT_MASK +879 0x0000 //TX_B_POST_FLT_MASK1 +880 0x6333 //TX_GAIN_WIND_MASK +881 0x0000 //TX_TFMASK_BFSTRICT_MUSIC +882 0x0000 //TX_TFMASK_BFSTRICT_NOMUSIC +883 0x7333 //TX_FASTNS_OUTIN_TH +884 0x0CCD //TX_FASTNS_TFMASK_TH +885 0x0CCD //TX_FASTNS_TFMASKBIN_TH1 +886 0x0CCD //TX_FASTNS_TFMASKBIN_TH2 +887 0x0CCD //TX_FASTNS_TFMASKBIN_TH3 +888 0x0028 //TX_FASTNS_ARSPC_TH +889 0xC000 //TX_FASTNS_MASK5_TH +890 0x0810 //TX_POSTSSA_MIN_G_VR_MASK +891 0x1000 //TX_A_LESSCUT_RTO_MASK +892 0x1770 //TX_FASTNS_NOISETH +893 0xC000 //TX_FASTNS_SSA_THLFL +894 0xC000 //TX_FASTNS_SSA_THHFL +895 0xCCCC //TX_FASTNS_SSA_THLFH +896 0xD999 //TX_FASTNS_SSA_THHFH +897 0x2339 //TX_SENDFUNC_REG_MICMUTE +898 0x0021 //TX_SENDFUNC_REG_MICMUTE1 +899 0x02BC //TX_MICMUTE_RATIO_THR +900 0x0140 //TX_MICMUTE_AMP_THR +901 0x0004 //TX_MICMUTE_HPF_IND +902 0x00C0 //TX_MICMUTE_LOG_EYR_TH +903 0x0008 //TX_MICMUTE_CVG_TIME +904 0x0008 //TX_MICMUTE_RELEASE_TIME +905 0x01FE //TX_MIC_VOLUME_MIC0MUTE +906 0x0020 //TX_MICMUTE_EPD_OFFSET_0 +907 0x001E //TX_MICMUTE_FRQ_AEC_L +908 0x7999 //TX_MICMUTE_EAD_THR +909 0x7FFF //TX_MICMUTE_LAMBDA_CB_NLE +910 0x7FFF //TX_MICMUTE_LAMBDA_RE_EST +911 0x4000 //TX_DTD_THR1_MICMUTE_0 +912 0x7000 //TX_DTD_THR1_MICMUTE_1 +913 0x7FFF //TX_DTD_THR1_MICMUTE_2 +914 0x7FFF //TX_DTD_THR1_MICMUTE_3 +915 0x6CCC //TX_DTD_THR2_MICMUTE_0 +916 0x0400 //TX_MICMUTE_MIN_EQ_RE_EST_0 +917 0x0400 //TX_MICMUTE_MIN_EQ_RE_EST_1 +918 0x1000 //TX_MICMUTE_MIN_EQ_RE_EST_2 +919 0x7FFF //TX_MICMUTE_MIN_EQ_RE_EST_3 +920 0x7FFF //TX_MICMUTE_MIN_EQ_RE_EST_4 +921 0x4000 //TX_MICMUTE_C_POST_FLT +922 0x03E8 //TX_MICMUTE_DT_CUT_K +923 0x0001 //TX_MICMUTE_DT_CUT_THR +924 0x03E8 //TX_MICMUTE_DT_CUT_K2 +925 0x0001 //TX_MICMUTE_DT_CUT_THR2 +926 0x0064 //TX_MICMUTE_DT2_HOLD_N +927 0x1000 //TX_MICMUTE_RATIODTH_THCUT +928 0x1000 //TX_MICMUTE_B_POST_FLT_ECHOL +929 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOH +930 0x0400 //TX_MICMUTE_C_POST_FLT_MASK +931 0x7999 //TX_MICMUTE_RATIODTL_CUT_TH +932 0x0258 //TX_MICMUTE_DT_CUT_K1 +933 0x0800 //TX_MICMUTE_N2_SN_EST +934 0xFC00 //TX_MICMUTE_THR_SN_EST_0 +935 0x001C //TX_MICMUTE_MIN_G_CTRL_0 +936 0x6000 //TX_MICMUTE_A_POST_FILT_S_0 +937 0x7000 //TX_MICMUTE_B_POST_FILT_0 +938 0x2710 //TX_MIC1RUB_AMP_THR +939 0x0010 //TX_MIC1MUTE_RATIO_THR +940 0x0450 //TX_MIC1MUTE_AMP_THR +941 0x0008 //TX_MIC1MUTE_CVG_TIME +942 0x0008 //TX_MIC1MUTE_RELEASE_TIME +943 0x0000 //TX_AMS_RESRV_01 +944 0x0000 //TX_AMS_RESRV_02 +945 0x0000 //TX_AMS_RESRV_03 +946 0x0000 //TX_AMS_RESRV_04 +947 0x0000 //TX_AMS_RESRV_05 +948 0x0000 //TX_AMS_RESRV_06 +949 0x0000 //TX_AMS_RESRV_07 +950 0x0000 //TX_AMS_RESRV_08 +951 0x0000 //TX_AMS_RESRV_09 +952 0x0000 //TX_AMS_RESRV_10 +953 0x0000 //TX_AMS_RESRV_11 +954 0x0000 //TX_AMS_RESRV_12 +955 0x0000 //TX_AMS_RESRV_13 +956 0x0000 //TX_AMS_RESRV_14 +957 0x0000 //TX_AMS_RESRV_15 +958 0x0000 //TX_AMS_RESRV_16 +959 0x0000 //TX_AMS_RESRV_17 +960 0x0000 //TX_AMS_RESRV_18 +961 0x0000 //TX_AMS_RESRV_19 +#RX +0 0x003C //RX_RECVFUNC_MODE_0 +1 0x0000 //RX_RECVFUNC_MODE_1 +2 0x0004 //RX_SAMPLINGFREQ_SIG +3 0x0004 //RX_SAMPLINGFREQ_PROC +4 0x000A //RX_FRAME_SZ +5 0x0000 //RX_DELAY_OPT +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +10 0x0722 //RX_PGA +11 0x7FFF //RX_A_HP +12 0x4000 //RX_B_PE +13 0x5800 //RX_THR_PITCH_DET_0 +14 0x5000 //RX_THR_PITCH_DET_1 +15 0x4000 //RX_THR_PITCH_DET_2 +16 0x0008 //RX_PITCH_BFR_LEN +17 0x0003 //RX_SBD_PITCH_DET +18 0x0100 //RX_PP_RESRV_0 +19 0x0020 //RX_PP_RESRV_1 +20 0x0600 //RX_N_SN_EST +21 0x000C //RX_N2_SN_EST +22 0x000F //RX_NS_LVL_CTRL +23 0xF800 //RX_THR_SN_EST +24 0x7E00 //RX_LAMBDA_PFILT +25 0x000A //RX_FENS_RESRV_0 +26 0x0190 //RX_FENS_RESRV_1 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +30 0x0002 //RX_EXTRA_NS_L +31 0x0800 //RX_EXTRA_NS_A +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +35 0x199A //RX_A_POST_FLT +36 0x0000 //RX_LMT_THRD +37 0x4000 //RX_LMT_ALPHA +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +111 0x0002 //RX_FILTINDX +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +125 0x7C00 //RX_LAMBDA_PKA_FP +126 0x2000 //RX_TPKA_FP +127 0x2000 //RX_MIN_G_FP +128 0x0080 //RX_MAX_G_FP +129 0x000D //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +131 0x0000 //RX_MAXLEVEL_CNG +132 0x3000 //RX_BWE_UV_TH +133 0x3000 //RX_BWE_UV_TH2 +134 0x1800 //RX_BWE_UV_TH3 +135 0x1000 //RX_BWE_V_TH +136 0x04CD //RX_BWE_GAIN1_V_TH1 +137 0x0F33 //RX_BWE_GAIN1_V_TH2 +138 0x7333 //RX_BWE_UV_EQ +139 0x199A //RX_BWE_V_EQ +140 0x7333 //RX_BWE_TONE_TH +141 0x0004 //RX_BWE_UV_HOLD_T +142 0x6CCD //RX_BWE_GAIN2_ALPHA +143 0x799A //RX_BWE_GAIN3_ALPHA +144 0x001E //RX_BWE_CUTOFF +145 0x3000 //RX_BWE_GAINFILL +146 0x3200 //RX_BWE_MAXTH_TONE +147 0x2000 //RX_BWE_EQ_0 +148 0x2000 //RX_BWE_EQ_1 +149 0x2000 //RX_BWE_EQ_2 +150 0x2000 //RX_BWE_EQ_3 +151 0x2000 //RX_BWE_EQ_4 +152 0x2000 //RX_BWE_EQ_5 +153 0x2000 //RX_BWE_EQ_6 +154 0x0000 //RX_BWE_RESRV_0 +155 0x0000 //RX_BWE_RESRV_1 +156 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x000D //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0016 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0024 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x003A //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0059 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0090 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#RX 2 +157 0x003C //RX_RECVFUNC_MODE_0 +158 0x0000 //RX_RECVFUNC_MODE_1 +159 0x0004 //RX_SAMPLINGFREQ_SIG +160 0x0004 //RX_SAMPLINGFREQ_PROC +161 0x000A //RX_FRAME_SZ +162 0x0000 //RX_DELAY_OPT +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +167 0x0722 //RX_PGA +168 0x7FFF //RX_A_HP +169 0x4000 //RX_B_PE +170 0x5800 //RX_THR_PITCH_DET_0 +171 0x5000 //RX_THR_PITCH_DET_1 +172 0x4000 //RX_THR_PITCH_DET_2 +173 0x0008 //RX_PITCH_BFR_LEN +174 0x0003 //RX_SBD_PITCH_DET +175 0x0100 //RX_PP_RESRV_0 +176 0x0020 //RX_PP_RESRV_1 +177 0x0600 //RX_N_SN_EST +178 0x000C //RX_N2_SN_EST +179 0x000F //RX_NS_LVL_CTRL +180 0xF800 //RX_THR_SN_EST +181 0x7E00 //RX_LAMBDA_PFILT +182 0x000A //RX_FENS_RESRV_0 +183 0x0190 //RX_FENS_RESRV_1 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +187 0x0002 //RX_EXTRA_NS_L +188 0x0800 //RX_EXTRA_NS_A +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +192 0x199A //RX_A_POST_FLT +193 0x0000 //RX_LMT_THRD +194 0x4000 //RX_LMT_ALPHA +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +268 0x0002 //RX_FILTINDX +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +282 0x7C00 //RX_LAMBDA_PKA_FP +283 0x2000 //RX_TPKA_FP +284 0x2000 //RX_MIN_G_FP +285 0x0080 //RX_MAX_G_FP +286 0x000D //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +288 0x0000 //RX_MAXLEVEL_CNG +289 0x3000 //RX_BWE_UV_TH +290 0x3000 //RX_BWE_UV_TH2 +291 0x1800 //RX_BWE_UV_TH3 +292 0x1000 //RX_BWE_V_TH +293 0x04CD //RX_BWE_GAIN1_V_TH1 +294 0x0F33 //RX_BWE_GAIN1_V_TH2 +295 0x7333 //RX_BWE_UV_EQ +296 0x199A //RX_BWE_V_EQ +297 0x7333 //RX_BWE_TONE_TH +298 0x0004 //RX_BWE_UV_HOLD_T +299 0x6CCD //RX_BWE_GAIN2_ALPHA +300 0x799A //RX_BWE_GAIN3_ALPHA +301 0x001E //RX_BWE_CUTOFF +302 0x3000 //RX_BWE_GAINFILL +303 0x3200 //RX_BWE_MAXTH_TONE +304 0x2000 //RX_BWE_EQ_0 +305 0x2000 //RX_BWE_EQ_1 +306 0x2000 //RX_BWE_EQ_2 +307 0x2000 //RX_BWE_EQ_3 +308 0x2000 //RX_BWE_EQ_4 +309 0x2000 //RX_BWE_EQ_5 +310 0x2000 //RX_BWE_EQ_6 +311 0x0000 //RX_BWE_RESRV_0 +312 0x0000 //RX_BWE_RESRV_1 +313 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x000D //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0016 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0024 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x003A //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0059 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0090 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 + +#CASE_NAME HANDSET-HANDSET-CUSTOM1-FB +#PARAM_MODE FULL +#PARAM_TYPE TX+2RX +#TOTAL_CUSTOM_STEP 7+7 +#TX +0 0x0000 //TX_OPERATION_MODE_0 +1 0x0000 //TX_OPERATION_MODE_1 +2 0x0026 //TX_PATCH_REG +3 0x6B76 //TX_SENDFUNC_MODE_0 +4 0x0001 //TX_SENDFUNC_MODE_1 +5 0x0002 //TX_NUM_MIC +6 0x0004 //TX_SAMPLINGFREQ_SIG +7 0x0004 //TX_SAMPLINGFREQ_PROC +8 0x000A //TX_FRAME_SZ_SIG +9 0x000A //TX_FRAME_SZ +10 0x0000 //TX_DELAY_OPT +11 0x0028 //TX_MAX_TAIL_LENGTH +12 0x0001 //TX_NUM_LOUTCHN +13 0x0001 //TX_MAXNUM_AECREF +14 0x0000 //TX_DBG_FUNC_REG +15 0x0000 //TX_DBG_FUNC_REG1 +16 0x0000 //TX_SYS_RESRV_0 +17 0x0000 //TX_SYS_RESRV_1 +18 0x0000 //TX_SYS_RESRV_2 +19 0x0000 //TX_SYS_RESRV_3 +20 0x0000 //TX_DIST2REF0 +21 0x00A4 //TX_DIST2REF1 +22 0x0000 //TX_DIST2REF_02 +23 0x0000 //TX_DIST2REF_03 +24 0x0000 //TX_DIST2REF_04 +25 0x0000 //TX_DIST2REF_05 +26 0x0000 //TX_MMIC +27 0x1000 //TX_PGA_0 +28 0x1000 //TX_PGA_1 +29 0x1000 //TX_PGA_2 +30 0x0000 //TX_PGA_3 +31 0x0000 //TX_PGA_4 +32 0x0000 //TX_PGA_5 +33 0x0000 //TX_MIC_PAIRS +34 0x0000 //TX_MIC_PAIRS_HS +35 0x0002 //TX_MICS_FOR_BF +36 0x0000 //TX_MIC_PAIRS_FORL1 +37 0x0002 //TX_MICS_OF_PAIR0 +38 0x0002 //TX_MICS_OF_PAIR1 +39 0x0002 //TX_MICS_OF_PAIR2 +40 0x0002 //TX_MICS_OF_PAIR3 +41 0x0000 //TX_MIC_DATA_SRC0 +42 0x0002 //TX_MIC_DATA_SRC1 +43 0x0001 //TX_MIC_DATA_SRC2 +44 0x0000 //TX_MIC_DATA_SRC3 +45 0x0000 //TX_MIC_PAIR_CH_04 +46 0x0000 //TX_MIC_PAIR_CH_05 +47 0x0000 //TX_MIC_PAIR_CH_10 +48 0x0000 //TX_MIC_PAIR_CH_11 +49 0x0000 //TX_MIC_PAIR_CH_12 +50 0x0000 //TX_MIC_PAIR_CH_13 +51 0x0000 //TX_MIC_PAIR_CH_14 +52 0x05DC //TX_HD_BIN_MASK +53 0x0010 //TX_HD_SUBAND_MASK +54 0x19A1 //TX_HD_FRAME_AVG_MASK +55 0x0320 //TX_HD_MIN_FRQ +56 0x1000 //TX_HD_ALPHA_PSD +57 0x1100 //TX_T_PHPR1 +58 0x0000 //TX_T_PHPR2 +59 0x0000 //TX_T_PTPR +60 0x0000 //TX_T_PNPR +61 0x0000 //TX_T_PAPR1 +62 0xEE6C //TX_T_PSDVAT +63 0x0800 //TX_CNT +64 0x4000 //TX_ANTI_HOWL_GAIN +65 0x0001 //TX_MICFORBFMARK_0 +66 0x0001 //TX_MICFORBFMARK_1 +67 0x0001 //TX_MICFORBFMARK_2 +68 0x0001 //TX_MICFORBFMARK_3 +69 0x0001 //TX_MICFORBFMARK_4 +70 0x0001 //TX_MICFORBFMARK_5 +71 0x0000 //TX_DIST2REF_10 +72 0x3A66 //TX_DIST2REF_11 +73 0x0000 //TX_DIST2REF2 +74 0x0000 //TX_DIST2REF_13 +75 0x0000 //TX_DIST2REF_14 +76 0x0000 //TX_DIST2REF_15 +77 0x0000 //TX_DIST2REF_20 +78 0x0000 //TX_DIST2REF_21 +79 0x0000 //TX_DIST2REF_22 +80 0x0000 //TX_DIST2REF_23 +81 0x0000 //TX_DIST2REF_24 +82 0x0000 //TX_DIST2REF_25 +83 0x0000 //TX_DIST2REF_30 +84 0x0000 //TX_DIST2REF_31 +85 0x0000 //TX_DIST2REF_32 +86 0x0000 //TX_DIST2REF_33 +87 0x0000 //TX_DIST2REF_34 +88 0x0000 //TX_DIST2REF_35 +89 0x0000 //TX_MIC_LOC_00 +90 0x0000 //TX_MIC_LOC_01 +91 0x0000 //TX_MIC_LOC_02 +92 0x0000 //TX_MIC_LOC_03 +93 0x0000 //TX_MIC_LOC_04 +94 0x0000 //TX_MIC_LOC_05 +95 0x0000 //TX_MIC_LOC_10 +96 0x0000 //TX_MIC_LOC_11 +97 0x0000 //TX_MIC_LOC_12 +98 0x0000 //TX_MIC_LOC_13 +99 0x0000 //TX_MIC_LOC_14 +100 0x0000 //TX_MIC_LOC_15 +101 0x0000 //TX_MIC_LOC_20 +102 0x0000 //TX_MIC_LOC_21 +103 0x0000 //TX_MIC_LOC_22 +104 0x0000 //TX_MIC_LOC_23 +105 0x0000 //TX_MIC_LOC_24 +106 0x0000 //TX_MIC_LOC_25 +107 0x0200 //TX_MIC_REFBLK_VOLUME +108 0x0AAC //TX_MIC_BLOCK_VOLUME +109 0x0000 //TX_INVERSE_MASK +110 0x0000 //TX_ADCS_MASK +111 0x04D0 //TX_ADCS_GAIN +112 0x4000 //TX_NFC_GAINFAC +113 0x0000 //TX_MAINMIC_BLKFACTOR +114 0x0000 //TX_REFMIC_BLKFACTOR +115 0x0000 //TX_BLMIC_BLKFACTOR +116 0x0000 //TX_BRMIC_BLKFACTOR +117 0x0031 //TX_MICBLK_START_BIN +118 0x0060 //TX_MICBLK_END_BIN +119 0x0015 //TX_MICBLK_FE_HOLD +120 0xFFF2 //TX_MICBLK_MR_EXP_TH +121 0xFFF2 //TX_MICBLK_LR_EXP_TH +122 0x0000 //TX_FENE_HOLD +123 0x4000 //TX_FE_ENER_TH_MTS +124 0x0004 //TX_FE_ENER_TH_EXP +125 0x6000 //TX_C_POST_FLT_MIC_MAINBLK +126 0x6000 //TX_C_POST_FLT_MIC_REFBLK +127 0x0010 //TX_MIC_BLOCK_N +128 0x7E56 //TX_A_HP +129 0x4000 //TX_B_PE +130 0x1800 //TX_THR_PITCH_DET_0 +131 0x1000 //TX_THR_PITCH_DET_1 +132 0x0800 //TX_THR_PITCH_DET_2 +133 0x0008 //TX_PITCH_BFR_LEN +134 0x0003 //TX_SBD_PITCH_DET +135 0x0050 //TX_TD_AEC_L +136 0x4000 //TX_MU0_UNP_TD_AEC +137 0x1000 //TX_MU0_PTD_TD_AEC +138 0x0000 //TX_PP_RESRV_0 +139 0x2A94 //TX_PP_RESRV_1 +140 0x55F0 //TX_PP_RESRV_2 +141 0x0000 //TX_PP_RESRV_3 +142 0x0000 //TX_PP_RESRV_4 +143 0x0000 //TX_PP_RESRV_5 +144 0x0000 //TX_PP_RESRV_6 +145 0x0000 //TX_PP_RESRV_7 +146 0x0028 //TX_TAIL_LENGTH +147 0x0080 //TX_AEC_REF_GAIN_0 +148 0x0800 //TX_AEC_REF_GAIN_1 +149 0x0800 //TX_AEC_REF_GAIN_2 +150 0x7900 //TX_EAD_THR +151 0x2000 //TX_THR_RE_EST +152 0x0400 //TX_MIN_EQ_RE_EST_0 +153 0x0400 //TX_MIN_EQ_RE_EST_1 +154 0x0800 //TX_MIN_EQ_RE_EST_2 +155 0x0800 //TX_MIN_EQ_RE_EST_3 +156 0x1000 //TX_MIN_EQ_RE_EST_4 +157 0x1000 //TX_MIN_EQ_RE_EST_5 +158 0x1000 //TX_MIN_EQ_RE_EST_6 +159 0x1000 //TX_MIN_EQ_RE_EST_7 +160 0x1000 //TX_MIN_EQ_RE_EST_8 +161 0x1000 //TX_MIN_EQ_RE_EST_9 +162 0x1000 //TX_MIN_EQ_RE_EST_10 +163 0x1000 //TX_MIN_EQ_RE_EST_11 +164 0x1000 //TX_MIN_EQ_RE_EST_12 +165 0x3000 //TX_LAMBDA_RE_EST +166 0x1000 //TX_LAMBDA_CB_NLE +167 0x1800 //TX_C_POST_FLT +168 0x4000 //TX_GAIN_NP +169 0x003C //TX_SE_HOLD_N +170 0x0046 //TX_DT_HOLD_N +171 0x03E8 //TX_DT2_HOLD_N +172 0x6666 //TX_AEC_RESRV_0 +173 0x0000 //TX_AEC_RESRV_1 +174 0x0014 //TX_AEC_RESRV_2 +175 0x0000 //TX_MIC_DELAY_LENGTH +176 0x0000 //TX_REF_DELAY_LENGTH +177 0x0000 //TX_ADD_LINEIN_GAINL +178 0x0000 //TX_ADD_LINEIN_GAINH +179 0x0000 //TX_MIN_EQ_RE_EST_14 +180 0x0000 //TX_DTD_THR1_8 +181 0x7FFF //TX_DTD_THR2_8 +182 0x0000 //TX_DTD_MIC_BLK2 +183 0x0008 //TX_FRQ_LIN_LEN +184 0x7FFF //TX_FRQ_AEC_LEN_RHO +185 0x6000 //TX_MU0_UNP_FRQ_AEC +186 0x4000 //TX_MU0_PTD_FRQ_AEC +187 0x000A //TX_MINENOISETH +188 0x0800 //TX_MU0_RE_EST +189 0x0001 //TX_AEC_NUM_CH +190 0x0000 //TX_BIGECHOATTENUATION_MAX +191 0x2000 //TX_A_POST_FLT_MICBLK +192 0x0000 //TX_BLKENERTH +193 0x0000 //TX_BLKENERHIGHTH +194 0x0000 //TX_NORMENERTH +195 0x0000 //TX_NORMENERHIGHTH +196 0x0000 //TX_NORMENERHIGHTHL +197 0x7000 //TX_DTD_THR1_0 +198 0x7000 //TX_DTD_THR1_1 +199 0x7000 //TX_DTD_THR1_2 +200 0x7F00 //TX_DTD_THR1_3 +201 0x7F00 //TX_DTD_THR1_4 +202 0x7F00 //TX_DTD_THR1_5 +203 0x7F00 //TX_DTD_THR1_6 +204 0x2000 //TX_DTD_THR2_0 +205 0x2000 //TX_DTD_THR2_1 +206 0x2000 //TX_DTD_THR2_2 +207 0x1000 //TX_DTD_THR2_3 +208 0x1000 //TX_DTD_THR2_4 +209 0x1000 //TX_DTD_THR2_5 +210 0x1000 //TX_DTD_THR2_6 +211 0x6000 //TX_DTD_THR3 +212 0x0177 //TX_SPK_CUT_K +213 0x1B58 //TX_DT_CUT_K +214 0x0100 //TX_DT_CUT_THR +215 0x04EB //TX_COMFORT_G +216 0x01F4 //TX_POWER_YOUT_TH +217 0x4000 //TX_FDPFGAINECHO +218 0x0000 //TX_DTD_HD_THR +219 0x0000 //TX_SPK_CUT_K_S +220 0x0000 //TX_DTD_MIC_BLK +221 0x0400 //TX_ADPT_STRICT_L +222 0x0200 //TX_ADPT_STRICT_H +223 0x0C00 //TX_RATIO_DT_L_TH_LOW +224 0x2000 //TX_RATIO_DT_H_TH_LOW +225 0x1800 //TX_RATIO_DT_L_TH_HIGH +226 0x3000 //TX_RATIO_DT_H_TH_HIGH +227 0x0A00 //TX_RATIO_DT_L0_TH +228 0x7000 //TX_B_POST_FILT_ECHO_L +229 0x7FFF //TX_B_POST_FILT_ECHO_H +230 0x0200 //TX_MIN_G_CTRL_ECHO +231 0x7FFF //TX_B_LESSCUT_RTO_ECHO +232 0x0000 //TX_EPD_OFFSET_00 +233 0x0000 //TX_EPD_OFFST_01 +234 0x1388 //TX_RATIO_DT_L0_TH_HIGH +235 0x3A98 //TX_RATIO_DT_H_TH_CUT +236 0x7FFF //TX_MIN_EQ_RE_EST_13 +237 0x0000 //TX_DTD_THR1_7 +238 0x0000 //TX_DTD_THR2_7 +239 0x0800 //TX_DT_RESRV_7 +240 0x0800 //TX_DT_RESRV_8 +241 0x0000 //TX_DT_RESRV_9 +242 0xF600 //TX_THR_SN_EST_0 +243 0xFA00 //TX_THR_SN_EST_1 +244 0xFA00 //TX_THR_SN_EST_2 +245 0xF800 //TX_THR_SN_EST_3 +246 0xF800 //TX_THR_SN_EST_4 +247 0xF800 //TX_THR_SN_EST_5 +248 0xF800 //TX_THR_SN_EST_6 +249 0xF700 //TX_THR_SN_EST_7 +250 0x0000 //TX_DELTA_THR_SN_EST_0 +251 0x0200 //TX_DELTA_THR_SN_EST_1 +252 0x0200 //TX_DELTA_THR_SN_EST_2 +253 0x0200 //TX_DELTA_THR_SN_EST_3 +254 0x0100 //TX_DELTA_THR_SN_EST_4 +255 0x0200 //TX_DELTA_THR_SN_EST_5 +256 0x0100 //TX_DELTA_THR_SN_EST_6 +257 0x0200 //TX_DELTA_THR_SN_EST_7 +258 0x4000 //TX_LAMBDA_NN_EST_0 +259 0x4000 //TX_LAMBDA_NN_EST_1 +260 0x4000 //TX_LAMBDA_NN_EST_2 +261 0x4000 //TX_LAMBDA_NN_EST_3 +262 0x4000 //TX_LAMBDA_NN_EST_4 +263 0x4000 //TX_LAMBDA_NN_EST_5 +264 0x4000 //TX_LAMBDA_NN_EST_6 +265 0x4000 //TX_LAMBDA_NN_EST_7 +266 0x0400 //TX_N_SN_EST +267 0x001E //TX_INBEAM_T +268 0x0041 //TX_INBEAMHOLDT +269 0x2000 //TX_G_STRICT +270 0x2000 //TX_EQ_THR_BF +271 0x799A //TX_LAMBDA_EQ_BF +272 0x1000 //TX_NE_RTO_TH +273 0x1000 //TX_NE_RTO_TH_L +274 0x1000 //TX_MAINREFRTOH_TH_H +275 0x0600 //TX_MAINREFRTOH_TH_L +276 0x2000 //TX_MAINREFRTO_TH_H +277 0x1400 //TX_MAINREFRTO_TH_L +278 0x0000 //TX_MAINREFRTO_TH_EQ +279 0x1000 //TX_B_POST_FLT_0 +280 0x2000 //TX_B_POST_FLT_1 +281 0x0014 //TX_NS_LVL_CTRL_0 +282 0x0016 //TX_NS_LVL_CTRL_1 +283 0x0016 //TX_NS_LVL_CTRL_2 +284 0x0018 //TX_NS_LVL_CTRL_3 +285 0x0016 //TX_NS_LVL_CTRL_4 +286 0x0012 //TX_NS_LVL_CTRL_5 +287 0x0016 //TX_NS_LVL_CTRL_6 +288 0x0017 //TX_NS_LVL_CTRL_7 +289 0x000E //TX_MIN_GAIN_S_0 +290 0x0007 //TX_MIN_GAIN_S_1 +291 0x0012 //TX_MIN_GAIN_S_2 +292 0x0010 //TX_MIN_GAIN_S_3 +293 0x0012 //TX_MIN_GAIN_S_4 +294 0x0012 //TX_MIN_GAIN_S_5 +295 0x0012 //TX_MIN_GAIN_S_6 +296 0x0012 //TX_MIN_GAIN_S_7 +297 0x6000 //TX_NMOS_SUP +298 0x0000 //TX_NS_MAX_PRI_SNR_TH +299 0x0000 //TX_NMOS_SUP_MENSA +300 0x7FFF //TX_SNRI_SUP_0 +301 0x6000 //TX_SNRI_SUP_1 +302 0x6000 //TX_SNRI_SUP_2 +303 0x6000 //TX_SNRI_SUP_3 +304 0x6000 //TX_SNRI_SUP_4 +305 0x6000 //TX_SNRI_SUP_5 +306 0x6000 //TX_SNRI_SUP_6 +307 0x6000 //TX_SNRI_SUP_7 +308 0x6000 //TX_THR_LFNS +309 0x0017 //TX_G_LFNS +310 0x09C4 //TX_GAIN0_NTH +311 0x000A //TX_MUSIC_MORENS +312 0x7FFF //TX_A_POST_FILT_0 +313 0x2000 //TX_A_POST_FILT_1 +314 0x4000 //TX_A_POST_FILT_S_0 +315 0x4000 //TX_A_POST_FILT_S_1 +316 0x4000 //TX_A_POST_FILT_S_2 +317 0x4000 //TX_A_POST_FILT_S_3 +318 0x4000 //TX_A_POST_FILT_S_4 +319 0x4000 //TX_A_POST_FILT_S_5 +320 0x5000 //TX_A_POST_FILT_S_6 +321 0x7000 //TX_A_POST_FILT_S_7 +322 0x1000 //TX_B_POST_FILT_0 +323 0x2000 //TX_B_POST_FILT_1 +324 0x2000 //TX_B_POST_FILT_2 +325 0x2000 //TX_B_POST_FILT_3 +326 0x2000 //TX_B_POST_FILT_4 +327 0x2000 //TX_B_POST_FILT_5 +328 0x3000 //TX_B_POST_FILT_6 +329 0x3000 //TX_B_POST_FILT_7 +330 0x1000 //TX_B_LESSCUT_RTO_S_0 +331 0x1000 //TX_B_LESSCUT_RTO_S_1 +332 0x1000 //TX_B_LESSCUT_RTO_S_2 +333 0x1000 //TX_B_LESSCUT_RTO_S_3 +334 0x1000 //TX_B_LESSCUT_RTO_S_4 +335 0x1000 //TX_B_LESSCUT_RTO_S_5 +336 0x1000 //TX_B_LESSCUT_RTO_S_6 +337 0x1000 //TX_B_LESSCUT_RTO_S_7 +338 0x7E14 //TX_LAMBDA_PFILT +339 0x7C29 //TX_LAMBDA_PFILT_S_0 +340 0x7C29 //TX_LAMBDA_PFILT_S_1 +341 0x7C29 //TX_LAMBDA_PFILT_S_2 +342 0x7C29 //TX_LAMBDA_PFILT_S_3 +343 0x7C29 //TX_LAMBDA_PFILT_S_4 +344 0x7C29 //TX_LAMBDA_PFILT_S_5 +345 0x7C29 //TX_LAMBDA_PFILT_S_6 +346 0x7C29 //TX_LAMBDA_PFILT_S_7 +347 0x07D0 //TX_K_PEPPER +348 0x0800 //TX_A_PEPPER +349 0x1D4C //TX_K_PEPPER_HF +350 0x0400 //TX_A_PEPPER_HF +351 0x0001 //TX_HMNC_BST_FLG +352 0x4000 //TX_HMNC_BST_THR +353 0x0800 //TX_DT_BINVAD_TH_0 +354 0x0800 //TX_DT_BINVAD_TH_1 +355 0x0800 //TX_DT_BINVAD_TH_2 +356 0x0800 //TX_DT_BINVAD_TH_3 +357 0x0000 //TX_DT_BINVAD_ENDF +358 0x1000 //TX_C_POST_FLT_DT +359 0x7FFF //TX_NS_B_POST_FLT_LESSCUT +360 0x0100 //TX_DT_BOOST +361 0x0000 //TX_BF_SGRAD_FLG +362 0x0005 //TX_BF_DVG_TH +363 0x001E //TX_SN_C_F +364 0x0000 //TX_K_APT +365 0x0001 //TX_NOISEDET +366 0x0190 //TX_NDETCT +367 0x000A //TX_NOISE_TH_0 +368 0x1B58 //TX_NOISE_TH_0_2 +369 0x2134 //TX_NOISE_TH_0_3 +370 0x00C6 //TX_NOISE_TH_1 +371 0x0DAC //TX_NOISE_TH_2 +372 0x2EE0 //TX_NOISE_TH_3 +373 0x47E0 //TX_NOISE_TH_4 +374 0x57E4 //TX_NOISE_TH_5 +375 0x4BD6 //TX_NOISE_TH_5_2 +376 0x0001 //TX_NOISE_TH_5_3 +377 0x4E20 //TX_NOISE_TH_5_4 +378 0x39DF //TX_NOISE_TH_6 +379 0x0014 //TX_MINENOISE_TH +380 0xD508 //TX_MORENS_TFMASK_TH +381 0x0001 //TX_DRC_QUIET_FLOOR +382 0x6D60 //TX_RATIODTL_CUT_TH +383 0x1482 //TX_DT_CUT_K1 +384 0x00A5 //TX_OUT_ENER_S_TH_CLEAN +385 0x00A5 //TX_OUT_ENER_S_TH_LESSCLEAN +386 0x00A5 //TX_OUT_ENER_S_TH_NOISY +387 0x0029 //TX_OUT_ENER_TH_NOISE +388 0x0200 //TX_OUT_ENER_TH_SPEECH +389 0x2000 //TX_SN_NPB_GAIN +390 0x0000 //TX_NN_NPB_GAIN +391 0x3000 //TX_POST_MASK_SUP_HSNE +392 0x07D0 //TX_TAIL_DET_TH +393 0x4000 //TX_B_LESSCUT_RTO_WTA +394 0x0000 //TX_MEL_G_R +395 0x0080 //TX_SUPHIGH_TH +396 0x0000 //TX_MASK_G_R +397 0x0002 //TX_EXTRA_NS_L +398 0x1800 //TX_C_POST_FLT_MASK +399 0x7FFF //TX_A_POST_FLT_WNS +400 0x0148 //TX_MIN_G_LOW300HZ +401 0x0004 //TX_MAXLEVEL_CNG +402 0x00B4 //TX_STN_NOISE_TH +403 0x4000 //TX_POST_MASK_SUP +404 0x7FFF //TX_POST_MASK_ADJUST +405 0x00C8 //TX_NS_ENOISE_MIC0_TH +406 0x0014 //TX_MINENOISE_MIC0_TH +407 0x012C //TX_MINENOISE_MIC0_S_TH +408 0x2900 //TX_MIN_G_CTRL_SSNS +409 0x0800 //TX_METAL_RTO_THR +410 0x0FA0 //TX_NS_FP_K_METAL +411 0x3A98 //TX_NOISEDET_BOOST_TH +412 0x0FA0 //TX_NSMOOTH_TH +413 0x0000 //TX_NS_RESRV_8 +414 0x1800 //TX_RHO_UPB +415 0x2328 //TX_N_HOLD_HS +416 0x006E //TX_N_RHO_BFR0 +417 0x7FFF //TX_LAMBDA_ARSP_EST +418 0x0100 //TX_EXTRA_GAIN_MICBLOCK +419 0x0333 //TX_THR_STD_NSR +420 0x019A //TX_THR_STD_PLH +421 0x03E8 //TX_N_HOLD_STD +422 0x0066 //TX_THR_STD_RHO +423 0x2800 //TX_BF_RESET_THR_HS +424 0x0CCD //TX_SB_RTO_MEAN_TH +425 0x0300 //TX_SB_RHO_MEAN_TH_NTALK +426 0x2000 //TX_SB_RTO_MEAN_TH_ABN +427 0x2EE0 //TX_SB_RTO_MEAN_TH_RUB +428 0x0990 //TX_WTA_EN_RTO_TH +429 0x1400 //TX_TOP_ENER_TH_F +430 0x0100 //TX_DESIRED_TALK_HOLDT +431 0x0800 //TX_MIC_BLOCK_FACTOR +432 0x0000 //TX_NSEST_BFRLRNRDC +433 0x0000 //TX_THR_POST_FLT_HS +434 0x0010 //TX_HS_VAD_BIN +435 0x2666 //TX_THR_VAD_HS +436 0x2CCD //TX_MEAN_RTO_MIN_TH2 +437 0x0032 //TX_SILENCE_T +438 0x0000 //TX_A_POST_FLT_WTA +439 0x799A //TX_LAMBDA_PFLT_WTA +440 0x051E //TX_SB_RHO_MEAN2_TH +441 0x051E //TX_SB_RHO_MEAN3_TH +442 0x0000 //TX_HS_RESRV_4 +443 0x0000 //TX_HS_RESRV_5 +444 0x0001 //TX_DOA_VAD_THR_1 +445 0x003C //TX_DOA_VAD_THR_2 +446 0x0028 //TX_DOA_VAD_THR1_0 +447 0x0028 //TX_DOA_VAD_THR1_1 +448 0x0000 //TX_SRC_DOA_RNG_LOW_0A +449 0x001E //TX_SRC_DOA_RNG_HIGH_0A +450 0x005A //TX_DFLT_SRC_DOA_0A +451 0x0000 //TX_SRC_DOA_RNG_LOW_0B +452 0x0000 //TX_SRC_DOA_RNG_HIGH_0B +453 0x0000 //TX_DFLT_SRC_DOA_0B +454 0x0000 //TX_SRC_DOA_RNG_LOW_0C +455 0x0000 //TX_SRC_DOA_RNG_HIGH_0C +456 0x0000 //TX_DFLT_SRC_DOA_0C +457 0x0000 //TX_SRC_DOA_RNG_LOW_0D +458 0x0000 //TX_SRC_DOA_RNG_HIGH_0D +459 0x0000 //TX_DFLT_SRC_DOA_0D +460 0x0000 //TX_SRC_DOA_RNG_LOW_1A +461 0x00B4 //TX_SRC_DOA_RNG_HIGH_1A +462 0x005A //TX_DFLT_SRC_DOA_1A +463 0x0000 //TX_SRC_DOA_RNG_LOW_1B +464 0x00B4 //TX_SRC_DOA_RNG_HIGH_1B +465 0x005A //TX_DFLT_SRC_DOA_1B +466 0x0000 //TX_SRC_DOA_RNG_LOW_1C +467 0x00B4 //TX_SRC_DOA_RNG_HIGH_1C +468 0x005A //TX_DFLT_SRC_DOA_1C +469 0x0000 //TX_SRC_DOA_RNG_LOW_1D +470 0x00B4 //TX_SRC_DOA_RNG_HIGH_1D +471 0x005A //TX_DFLT_SRC_DOA_1D +472 0x0100 //TX_BF_HOLDOFF_T +473 0x7FFF //TX_DOA_COST_FACTOR +474 0x0D9A //TX_MAINTOREFR_TH0 +475 0x071C //TX_DOA_TRK_THR +476 0x012C //TX_DOA_TRACK_HT +477 0x0200 //TX_N1_HOLD_HF +478 0x0100 //TX_N2_HOLD_HF +479 0x2A3D //TX_BF_RESET_THR_HF +480 0x7333 //TX_DOA_SMOOTH +481 0x0800 //TX_MU_BF +482 0x0800 //TX_BF_MU_LF_B2 +483 0x0040 //TX_BF_FC_END_BIN_B2 +484 0x0020 //TX_BF_FC_END_BIN +485 0x0000 //TX_HF_RESRV_25 +486 0x0000 //TX_HF_RESRV_26 +487 0x0007 //TX_N_DOA_SEED +488 0x0001 //TX_FINE_DOA_SEARCH_FLG +489 0x0000 //TX_HF_RESRV_27 +490 0x038E //TX_DLT_SRC_DOA_RNG +491 0x0200 //TX_BF_MU_LF +492 0x0000 //TX_DFLT_SRC_LOC_0 +493 0x7FFF //TX_DFLT_SRC_LOC_1 +494 0x0000 //TX_DFLT_SRC_LOC_2 +495 0x038E //TX_DOA_TRACK_VADTH +496 0x0000 //TX_DOA_TRACK_NEW +497 0x0300 //TX_NOR_OFF_THR +498 0x7C00 //TX_MORE_ON_700HZ_THR +499 0x2000 //TX_MU_BF_ADPT_NS +500 0x0000 //TX_ADAPT_LEN +501 0x6666 //TX_MORE_SNS +502 0x0000 //TX_NOR_OFF_TH1 +503 0x0000 //TX_WIDE_MASK_TH +504 0xD333 //TX_SUBSNRATIOHIGH4MEANBCK_THR +505 0x6000 //TX_C_POST_FLT_CUT +506 0x2000 //TX_RADIODTLV +507 0x0320 //TX_POWER_LINEIN_TH +508 0x0014 //TX_FE_VADCOUNT_TH_FC +509 0x0000 //TX_ECHO_SUPP_FC +510 0x0C80 //TX_ECHO_TH +511 0x6666 //TX_MIC_TO_BFGAIN +512 0x0000 //TX_MICTOBFGAIN0 +513 0x0000 //TX_FASTMUE_TH +514 0x2CCC //TX_DEREVERB_LF_MU +515 0x3200 //TX_DEREVERB_HF_MU +516 0x0007 //TX_DEREVERB_DELAY +517 0x0004 //TX_DEREVERB_COEF_LEN +518 0x0003 //TX_DEREVERB_DNR +519 0x0000 //TX_DEREVERB_ALPHA +520 0x0000 //TX_DEREVERB_BETA +521 0x7FFF //TX_GSC_RTOL_TH +522 0x7FFF //TX_GSC_RTOH_TH +523 0x7E2C //TX_WIDE2_MEANHTH +524 0x0000 //TX_DR_RESRV_5 +525 0x0000 //TX_DR_RESRV_6 +526 0x0000 //TX_DR_RESRV_7 +527 0x0000 //TX_DR_RESRV_8 +528 0x1333 //TX_WIND_MARK_TH +529 0x399A //TX_CORR_THR +530 0x0004 //TX_SNR_THR +531 0x0010 //TX_ENGY_THR +532 0x1770 //TX_CORR_HIGH_TH +533 0x6000 //TX_ENGY_THR_2 +534 0x3400 //TX_MEAN_RTO_THR +535 0x0028 //TX_WNS_ENOISE_MIC0_TH +536 0x3000 //TX_RATIOMICL_TH +537 0x7FFF //TX_CALIG_HS +538 0x0000 //TX_LVL_CTRL +539 0x0010 //TX_WIND_SUPRTO +540 0x0014 //TX_WNS_MIN_G +541 0x0600 //TX_WNS_B_POST_FLT +542 0x3000 //TX_RATIOMICH_TH +543 0xD120 //TX_WIND_INBEAM_L_TH +544 0x0FA0 //TX_WIND_INBEAM_H_TH +545 0x2000 //TX_WNS_RESRV_0 +546 0x59D8 //TX_WNS_RESRV_1 +547 0x0200 //TX_WNS_RESRV_2 +548 0x0000 //TX_WNS_RESRV_3 +549 0x0000 //TX_WNS_RESRV_4 +550 0x0000 //TX_WNS_RESRV_5 +551 0x0000 //TX_WNS_RESRV_6 +552 0x0000 //TX_BVE_NOISE_FLOOR_0 +553 0x0070 //TX_BVE_NOISE_FLOOR_1 +554 0x0070 //TX_BVE_NOISE_FLOOR_2 +555 0x0010 //TX_BVE_NOISE_FLOOR_3 +556 0x0070 //TX_BVE_NOISE_FLOOR_4 +557 0x00B0 //TX_BVE_NOISE_FLOOR_5 +558 0x0E66 //TX_BVE_NOISE_FLOOR_6 +559 0x0050 //TX_BVE_NOISE_FLOOR_7 +560 0x770A //TX_BVE_NOISE_FLOOR_8 +561 0x0000 //TX_BVE_NOISE_FLOOR_9 +562 0x0000 //TX_BVE_IN_N +563 0x0000 //TX_BVE_OUT_N +564 0x0000 //TX_BVE_MICALPHA_DOWN +565 0x0000 //TX_PB_RESRV_1 +566 0x0030 //TX_FDEQ_SUBNUM +567 0x4C4A //TX_FDEQ_GAIN_0 +568 0x4B4F //TX_FDEQ_GAIN_1 +569 0x504B //TX_FDEQ_GAIN_2 +570 0x4A4C //TX_FDEQ_GAIN_3 +571 0x4A49 //TX_FDEQ_GAIN_4 +572 0x4F48 //TX_FDEQ_GAIN_5 +573 0x4A4E //TX_FDEQ_GAIN_6 +574 0x534E //TX_FDEQ_GAIN_7 +575 0x494F //TX_FDEQ_GAIN_8 +576 0x5E6E //TX_FDEQ_GAIN_9 +577 0x787A //TX_FDEQ_GAIN_10 +578 0x6A58 //TX_FDEQ_GAIN_11 +579 0x5051 //TX_FDEQ_GAIN_12 +580 0x5156 //TX_FDEQ_GAIN_13 +581 0x6168 //TX_FDEQ_GAIN_14 +582 0x7678 //TX_FDEQ_GAIN_15 +583 0x7A87 //TX_FDEQ_GAIN_16 +584 0x9898 //TX_FDEQ_GAIN_17 +585 0x9898 //TX_FDEQ_GAIN_18 +586 0x9848 //TX_FDEQ_GAIN_19 +587 0x4848 //TX_FDEQ_GAIN_20 +588 0x4848 //TX_FDEQ_GAIN_21 +589 0x4848 //TX_FDEQ_GAIN_22 +590 0x4848 //TX_FDEQ_GAIN_23 +591 0x0F03 //TX_FDEQ_BIN_0 +592 0x0909 //TX_FDEQ_BIN_1 +593 0x080F //TX_FDEQ_BIN_2 +594 0x0609 //TX_FDEQ_BIN_3 +595 0x0F03 //TX_FDEQ_BIN_4 +596 0x1402 //TX_FDEQ_BIN_5 +597 0x0E13 //TX_FDEQ_BIN_6 +598 0x110F //TX_FDEQ_BIN_7 +599 0x0E0F //TX_FDEQ_BIN_8 +600 0x0E0F //TX_FDEQ_BIN_9 +601 0x080D //TX_FDEQ_BIN_10 +602 0x0F0F //TX_FDEQ_BIN_11 +603 0x0F0F //TX_FDEQ_BIN_12 +604 0x0A0F //TX_FDEQ_BIN_13 +605 0x0809 //TX_FDEQ_BIN_14 +606 0x0A0B //TX_FDEQ_BIN_15 +607 0x0C0D //TX_FDEQ_BIN_16 +608 0x0E0F //TX_FDEQ_BIN_17 +609 0x1013 //TX_FDEQ_BIN_18 +610 0x0A00 //TX_FDEQ_BIN_19 +611 0x0000 //TX_FDEQ_BIN_20 +612 0x0000 //TX_FDEQ_BIN_21 +613 0x0000 //TX_FDEQ_BIN_22 +614 0x0000 //TX_FDEQ_BIN_23 +615 0x0000 //TX_FDEQ_PADDING +616 0x0030 //TX_PREEQ_SUBNUM_MIC0 +617 0x4848 //TX_PREEQ_GAIN_MIC0_0 +618 0x4848 //TX_PREEQ_GAIN_MIC0_1 +619 0x4848 //TX_PREEQ_GAIN_MIC0_2 +620 0x4848 //TX_PREEQ_GAIN_MIC0_3 +621 0x4848 //TX_PREEQ_GAIN_MIC0_4 +622 0x4848 //TX_PREEQ_GAIN_MIC0_5 +623 0x4848 //TX_PREEQ_GAIN_MIC0_6 +624 0x4848 //TX_PREEQ_GAIN_MIC0_7 +625 0x4848 //TX_PREEQ_GAIN_MIC0_8 +626 0x4848 //TX_PREEQ_GAIN_MIC0_9 +627 0x4848 //TX_PREEQ_GAIN_MIC0_10 +628 0x4848 //TX_PREEQ_GAIN_MIC0_11 +629 0x4848 //TX_PREEQ_GAIN_MIC0_12 +630 0x4848 //TX_PREEQ_GAIN_MIC0_13 +631 0x4848 //TX_PREEQ_GAIN_MIC0_14 +632 0x4848 //TX_PREEQ_GAIN_MIC0_15 +633 0x4848 //TX_PREEQ_GAIN_MIC0_16 +634 0x4848 //TX_PREEQ_GAIN_MIC0_17 +635 0x4848 //TX_PREEQ_GAIN_MIC0_18 +636 0x4848 //TX_PREEQ_GAIN_MIC0_19 +637 0x4848 //TX_PREEQ_GAIN_MIC0_20 +638 0x4848 //TX_PREEQ_GAIN_MIC0_21 +639 0x4848 //TX_PREEQ_GAIN_MIC0_22 +640 0x4848 //TX_PREEQ_GAIN_MIC0_23 +641 0x1812 //TX_PREEQ_BIN_MIC0_0 +642 0x0A0A //TX_PREEQ_BIN_MIC0_1 +643 0x0808 //TX_PREEQ_BIN_MIC0_2 +644 0x080A //TX_PREEQ_BIN_MIC0_3 +645 0x0B09 //TX_PREEQ_BIN_MIC0_4 +646 0x0A06 //TX_PREEQ_BIN_MIC0_5 +647 0x0606 //TX_PREEQ_BIN_MIC0_6 +648 0x0605 //TX_PREEQ_BIN_MIC0_7 +649 0x050A //TX_PREEQ_BIN_MIC0_8 +650 0x1505 //TX_PREEQ_BIN_MIC0_9 +651 0x0506 //TX_PREEQ_BIN_MIC0_10 +652 0x0615 //TX_PREEQ_BIN_MIC0_11 +653 0x1516 //TX_PREEQ_BIN_MIC0_12 +654 0x2021 //TX_PREEQ_BIN_MIC0_13 +655 0x2021 //TX_PREEQ_BIN_MIC0_14 +656 0x2021 //TX_PREEQ_BIN_MIC0_15 +657 0x0800 //TX_PREEQ_BIN_MIC0_16 +658 0x0000 //TX_PREEQ_BIN_MIC0_17 +659 0x0000 //TX_PREEQ_BIN_MIC0_18 +660 0x0000 //TX_PREEQ_BIN_MIC0_19 +661 0x0000 //TX_PREEQ_BIN_MIC0_20 +662 0x0000 //TX_PREEQ_BIN_MIC0_21 +663 0x0000 //TX_PREEQ_BIN_MIC0_22 +664 0x0000 //TX_PREEQ_BIN_MIC0_23 +665 0x0030 //TX_PREEQ_SUBNUM_MIC1 +666 0x4848 //TX_PREEQ_GAIN_MIC1_0 +667 0x4848 //TX_PREEQ_GAIN_MIC1_1 +668 0x4848 //TX_PREEQ_GAIN_MIC1_2 +669 0x4848 //TX_PREEQ_GAIN_MIC1_3 +670 0x4848 //TX_PREEQ_GAIN_MIC1_4 +671 0x4848 //TX_PREEQ_GAIN_MIC1_5 +672 0x4A4C //TX_PREEQ_GAIN_MIC1_6 +673 0x4E50 //TX_PREEQ_GAIN_MIC1_7 +674 0x5456 //TX_PREEQ_GAIN_MIC1_8 +675 0x585C //TX_PREEQ_GAIN_MIC1_9 +676 0x5C64 //TX_PREEQ_GAIN_MIC1_10 +677 0x7478 //TX_PREEQ_GAIN_MIC1_11 +678 0x705C //TX_PREEQ_GAIN_MIC1_12 +679 0x4838 //TX_PREEQ_GAIN_MIC1_13 +680 0x3C70 //TX_PREEQ_GAIN_MIC1_14 +681 0x4848 //TX_PREEQ_GAIN_MIC1_15 +682 0x4848 //TX_PREEQ_GAIN_MIC1_16 +683 0x4848 //TX_PREEQ_GAIN_MIC1_17 +684 0x4848 //TX_PREEQ_GAIN_MIC1_18 +685 0x4848 //TX_PREEQ_GAIN_MIC1_19 +686 0x4848 //TX_PREEQ_GAIN_MIC1_20 +687 0x4848 //TX_PREEQ_GAIN_MIC1_21 +688 0x4848 //TX_PREEQ_GAIN_MIC1_22 +689 0x4848 //TX_PREEQ_GAIN_MIC1_23 +690 0x0202 //TX_PREEQ_BIN_MIC1_0 +691 0x0203 //TX_PREEQ_BIN_MIC1_1 +692 0x0303 //TX_PREEQ_BIN_MIC1_2 +693 0x0304 //TX_PREEQ_BIN_MIC1_3 +694 0x0405 //TX_PREEQ_BIN_MIC1_4 +695 0x0506 //TX_PREEQ_BIN_MIC1_5 +696 0x0708 //TX_PREEQ_BIN_MIC1_6 +697 0x0909 //TX_PREEQ_BIN_MIC1_7 +698 0x090B //TX_PREEQ_BIN_MIC1_8 +699 0x0C10 //TX_PREEQ_BIN_MIC1_9 +700 0x1013 //TX_PREEQ_BIN_MIC1_10 +701 0x1414 //TX_PREEQ_BIN_MIC1_11 +702 0x1414 //TX_PREEQ_BIN_MIC1_12 +703 0x1C1E //TX_PREEQ_BIN_MIC1_13 +704 0x1E28 //TX_PREEQ_BIN_MIC1_14 +705 0x462C //TX_PREEQ_BIN_MIC1_15 +706 0x0000 //TX_PREEQ_BIN_MIC1_16 +707 0x0000 //TX_PREEQ_BIN_MIC1_17 +708 0x0000 //TX_PREEQ_BIN_MIC1_18 +709 0x0000 //TX_PREEQ_BIN_MIC1_19 +710 0x0000 //TX_PREEQ_BIN_MIC1_20 +711 0x0000 //TX_PREEQ_BIN_MIC1_21 +712 0x0000 //TX_PREEQ_BIN_MIC1_22 +713 0x0000 //TX_PREEQ_BIN_MIC1_23 +714 0x0030 //TX_PREEQ_SUBNUM_MIC2 +715 0x4848 //TX_PREEQ_GAIN_MIC2_0 +716 0x4848 //TX_PREEQ_GAIN_MIC2_1 +717 0x4848 //TX_PREEQ_GAIN_MIC2_2 +718 0x4848 //TX_PREEQ_GAIN_MIC2_3 +719 0x4848 //TX_PREEQ_GAIN_MIC2_4 +720 0x4848 //TX_PREEQ_GAIN_MIC2_5 +721 0x4848 //TX_PREEQ_GAIN_MIC2_6 +722 0x4848 //TX_PREEQ_GAIN_MIC2_7 +723 0x4848 //TX_PREEQ_GAIN_MIC2_8 +724 0x4848 //TX_PREEQ_GAIN_MIC2_9 +725 0x4848 //TX_PREEQ_GAIN_MIC2_10 +726 0x4848 //TX_PREEQ_GAIN_MIC2_11 +727 0x4848 //TX_PREEQ_GAIN_MIC2_12 +728 0x4848 //TX_PREEQ_GAIN_MIC2_13 +729 0x4848 //TX_PREEQ_GAIN_MIC2_14 +730 0x4848 //TX_PREEQ_GAIN_MIC2_15 +731 0x4848 //TX_PREEQ_GAIN_MIC2_16 +732 0x4848 //TX_PREEQ_GAIN_MIC2_17 +733 0x4848 //TX_PREEQ_GAIN_MIC2_18 +734 0x4848 //TX_PREEQ_GAIN_MIC2_19 +735 0x4848 //TX_PREEQ_GAIN_MIC2_20 +736 0x4848 //TX_PREEQ_GAIN_MIC2_21 +737 0x4848 //TX_PREEQ_GAIN_MIC2_22 +738 0x4848 //TX_PREEQ_GAIN_MIC2_23 +739 0x0E10 //TX_PREEQ_BIN_MIC2_0 +740 0x1010 //TX_PREEQ_BIN_MIC2_1 +741 0x1010 //TX_PREEQ_BIN_MIC2_2 +742 0x1010 //TX_PREEQ_BIN_MIC2_3 +743 0x1010 //TX_PREEQ_BIN_MIC2_4 +744 0x1010 //TX_PREEQ_BIN_MIC2_5 +745 0x1010 //TX_PREEQ_BIN_MIC2_6 +746 0x1010 //TX_PREEQ_BIN_MIC2_7 +747 0x1010 //TX_PREEQ_BIN_MIC2_8 +748 0x1010 //TX_PREEQ_BIN_MIC2_9 +749 0x1010 //TX_PREEQ_BIN_MIC2_10 +750 0x1010 //TX_PREEQ_BIN_MIC2_11 +751 0x1010 //TX_PREEQ_BIN_MIC2_12 +752 0x1010 //TX_PREEQ_BIN_MIC2_13 +753 0x1010 //TX_PREEQ_BIN_MIC2_14 +754 0x0200 //TX_PREEQ_BIN_MIC2_15 +755 0x0000 //TX_PREEQ_BIN_MIC2_16 +756 0x0000 //TX_PREEQ_BIN_MIC2_17 +757 0x0000 //TX_PREEQ_BIN_MIC2_18 +758 0x0000 //TX_PREEQ_BIN_MIC2_19 +759 0x0000 //TX_PREEQ_BIN_MIC2_20 +760 0x0000 //TX_PREEQ_BIN_MIC2_21 +761 0x0000 //TX_PREEQ_BIN_MIC2_22 +762 0x0000 //TX_PREEQ_BIN_MIC2_23 +763 0x0006 //TX_MASKING_ABILITY +764 0x2000 //TX_NND_WEIGHT +765 0x0060 //TX_MIC_CALIBRATION_0 +766 0x0060 //TX_MIC_CALIBRATION_1 +767 0x0070 //TX_MIC_CALIBRATION_2 +768 0x0070 //TX_MIC_CALIBRATION_3 +769 0x0050 //TX_MIC_PWR_BIAS_0 +770 0x0040 //TX_MIC_PWR_BIAS_1 +771 0x0040 //TX_MIC_PWR_BIAS_2 +772 0x0040 //TX_MIC_PWR_BIAS_3 +773 0x0009 //TX_GAIN_LIMIT_0 +774 0x000F //TX_GAIN_LIMIT_1 +775 0x000F //TX_GAIN_LIMIT_2 +776 0x000F //TX_GAIN_LIMIT_3 +777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN +778 0x7FDE //TX_BVE_VAD0_ALPHAUP +779 0x7F3A //TX_BVE_VAD0_ALPHADOWN +780 0x2000 //TX_BVE_GAINWEIGHT_NOFEVADLI +781 0x7F5B //TX_BVE_FEVADLI_ALPHA +782 0x7F19 //TX_BVE_NOVAD0_ALPHAUP +783 0x1000 //TX_TDDRC_ALPHA_UP_01 +784 0x1000 //TX_TDDRC_ALPHA_UP_02 +785 0x1000 //TX_TDDRC_ALPHA_UP_03 +786 0x1000 //TX_TDDRC_ALPHA_UP_04 +787 0x7EB8 //TX_TDDRC_ALPHA_DWN_01 +788 0x7EB8 //TX_TDDRC_ALPHA_DWN_02 +789 0x7EB8 //TX_TDDRC_ALPHA_DWN_03 +790 0x7EB8 //TX_TDDRC_ALPHA_DWN_04 +791 0x7FFF //TX_TDDRC_TD_DRC_LIMIT +792 0x0800 //TX_TDDRC_POST_LIMIT_GAIN +793 0x0000 //TX_TDDRC_RESRV_0 +794 0x0000 //TX_TDDRC_RESRV_1 +795 0x0018 //TX_FDDRC_BAND_MARGIN_0 +796 0x0030 //TX_FDDRC_BAND_MARGIN_1 +797 0x0050 //TX_FDDRC_BAND_MARGIN_2 +798 0x0080 //TX_FDDRC_BAND_MARGIN_3 +799 0x0007 //TX_FDDRC_BLOCK_EXP +800 0x5000 //TX_FDDRC_THRD_2_0 +801 0x5000 //TX_FDDRC_THRD_2_1 +802 0x5000 //TX_FDDRC_THRD_2_2 +803 0x5000 //TX_FDDRC_THRD_2_3 +804 0x6400 //TX_FDDRC_THRD_3_0 +805 0x6400 //TX_FDDRC_THRD_3_1 +806 0x6400 //TX_FDDRC_THRD_3_2 +807 0x6400 //TX_FDDRC_THRD_3_3 +808 0x2000 //TX_FDDRC_SLANT_0_0 +809 0x2000 //TX_FDDRC_SLANT_0_1 +810 0x2000 //TX_FDDRC_SLANT_0_2 +811 0x2000 //TX_FDDRC_SLANT_0_3 +812 0x5333 //TX_FDDRC_SLANT_1_0 +813 0x5333 //TX_FDDRC_SLANT_1_1 +814 0x5333 //TX_FDDRC_SLANT_1_2 +815 0x5333 //TX_FDDRC_SLANT_1_3 +816 0x0010 //TX_DEADMIC_SILENCE_TH +817 0x0600 //TX_MIC_DEGRADE_TH +818 0x0078 //TX_DEADMIC_CNT +819 0x0078 //TX_MIC_DEGRADE_CNT +820 0x0000 //TX_FDDRC_RESRV_4 +821 0x0000 //TX_FDDRC_RESRV_5 +822 0x0000 //TX_FDDRC_RESRV_6 +823 0x7FFF //TX_KS_NOISEPASTE_FACTOR +824 0x0001 //TX_KS_CONFIG +825 0x7FFF //TX_KS_GAIN_MIN +826 0x0000 //TX_KS_RESRV_0 +827 0x0000 //TX_KS_RESRV_1 +828 0x0000 //TX_KS_RESRV_2 +829 0x7C00 //TX_LAMBDA_PKA_FP +830 0x2000 //TX_TPKA_FP +831 0x0080 //TX_MIN_G_FP +832 0x2000 //TX_MAX_G_FP +833 0x0FA0 //TX_FFP_FP_K_METAL +834 0x4000 //TX_A_POST_FLT_FP +835 0x0F5C //TX_RTO_OUTBEAM_TH +836 0x4CCD //TX_TPKA_FP_THD +837 0x0000 //TX_MAX_G_FP_BLK +838 0x0000 //TX_FFP_FADEIN +839 0x0000 //TX_FFP_FADEOUT +840 0x0000 //TX_WHISPERCTH +841 0x0000 //TX_WHISPERHOLDT +842 0x0000 //TX_WHISP_ENTHH +843 0x0000 //TX_WHISP_ENTHL +844 0x0000 //TX_WHISP_RTOTH +845 0x0000 //TX_WHISP_RTOTH2 +846 0x0096 //TX_MUTE_PERIOD +847 0x0000 //TX_FADE_IN_PERIOD +848 0x0100 //TX_FFP_RESRV_2 +849 0x0020 //TX_FFP_RESRV_3 +850 0x0000 //TX_FFP_RESRV_4 +851 0x0000 //TX_FFP_RESRV_5 +852 0x0000 //TX_FFP_RESRV_6 +853 0x0002 //TX_FILTINDX +854 0x0000 //TX_TDDRC_THRD_0 +855 0x0000 //TX_TDDRC_THRD_1 +856 0x1800 //TX_TDDRC_THRD_2 +857 0x1800 //TX_TDDRC_THRD_3 +858 0x3000 //TX_TDDRC_SLANT_0 +859 0x7E00 //TX_TDDRC_SLANT_1 +860 0x1000 //TX_TDDRC_ALPHA_UP_00 +861 0x7EB8 //TX_TDDRC_ALPHA_DWN_00 +862 0x0000 //TX_TDDRC_HMNC_FLAG +863 0x199A //TX_TDDRC_HMNC_GAIN +864 0x0000 //TX_TDDRC_SMT_FLAG +865 0x0CCD //TX_TDDRC_SMT_W +866 0x0504 //TX_TDDRC_DRC_GAIN +867 0x7FFF //TX_TDDRC_LMT_THRD +868 0x0000 //TX_TDDRC_LMT_ALPHA +869 0x0000 //TX_TFMASKLTH +870 0x0000 //TX_TFMASKLTHL +871 0x0CCD //TX_TFMASKHTH +872 0xECCD //TX_TFMASKLTH_BINVAD +873 0xFCCD //TX_TFMASKLTH_NS_EST +874 0xF800 //TX_TFMASKLTH_DOA +875 0x0CCD //TX_TFMASKTH_BLESSCUT +876 0x1000 //TX_B_LESSCUT_RTO_MASK +877 0x2000 //TX_SB_RHO_MEAN_TH_ABN +878 0x2000 //TX_B_POST_FLT_MASK +879 0x0000 //TX_B_POST_FLT_MASK1 +880 0x6333 //TX_GAIN_WIND_MASK +881 0x0000 //TX_TFMASK_BFSTRICT_MUSIC +882 0x0000 //TX_TFMASK_BFSTRICT_NOMUSIC +883 0x7333 //TX_FASTNS_OUTIN_TH +884 0x0CCD //TX_FASTNS_TFMASK_TH +885 0x0CCD //TX_FASTNS_TFMASKBIN_TH1 +886 0x0CCD //TX_FASTNS_TFMASKBIN_TH2 +887 0x0CCD //TX_FASTNS_TFMASKBIN_TH3 +888 0x0028 //TX_FASTNS_ARSPC_TH +889 0xC000 //TX_FASTNS_MASK5_TH +890 0x0810 //TX_POSTSSA_MIN_G_VR_MASK +891 0x1000 //TX_A_LESSCUT_RTO_MASK +892 0x1770 //TX_FASTNS_NOISETH +893 0xC000 //TX_FASTNS_SSA_THLFL +894 0xC000 //TX_FASTNS_SSA_THHFL +895 0xCCCC //TX_FASTNS_SSA_THLFH +896 0xD999 //TX_FASTNS_SSA_THHFH +897 0x2339 //TX_SENDFUNC_REG_MICMUTE +898 0x0021 //TX_SENDFUNC_REG_MICMUTE1 +899 0x02BC //TX_MICMUTE_RATIO_THR +900 0x0140 //TX_MICMUTE_AMP_THR +901 0x0004 //TX_MICMUTE_HPF_IND +902 0x00C0 //TX_MICMUTE_LOG_EYR_TH +903 0x0008 //TX_MICMUTE_CVG_TIME +904 0x0008 //TX_MICMUTE_RELEASE_TIME +905 0x01FE //TX_MIC_VOLUME_MIC0MUTE +906 0x0020 //TX_MICMUTE_EPD_OFFSET_0 +907 0x001E //TX_MICMUTE_FRQ_AEC_L +908 0x7999 //TX_MICMUTE_EAD_THR +909 0x7FFF //TX_MICMUTE_LAMBDA_CB_NLE +910 0x7FFF //TX_MICMUTE_LAMBDA_RE_EST +911 0x4000 //TX_DTD_THR1_MICMUTE_0 +912 0x7000 //TX_DTD_THR1_MICMUTE_1 +913 0x7FFF //TX_DTD_THR1_MICMUTE_2 +914 0x7FFF //TX_DTD_THR1_MICMUTE_3 +915 0x6CCC //TX_DTD_THR2_MICMUTE_0 +916 0x0400 //TX_MICMUTE_MIN_EQ_RE_EST_0 +917 0x0400 //TX_MICMUTE_MIN_EQ_RE_EST_1 +918 0x1000 //TX_MICMUTE_MIN_EQ_RE_EST_2 +919 0x7FFF //TX_MICMUTE_MIN_EQ_RE_EST_3 +920 0x7FFF //TX_MICMUTE_MIN_EQ_RE_EST_4 +921 0x4000 //TX_MICMUTE_C_POST_FLT +922 0x03E8 //TX_MICMUTE_DT_CUT_K +923 0x0001 //TX_MICMUTE_DT_CUT_THR +924 0x03E8 //TX_MICMUTE_DT_CUT_K2 +925 0x0001 //TX_MICMUTE_DT_CUT_THR2 +926 0x0064 //TX_MICMUTE_DT2_HOLD_N +927 0x1000 //TX_MICMUTE_RATIODTH_THCUT +928 0x1000 //TX_MICMUTE_B_POST_FLT_ECHOL +929 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOH +930 0x0400 //TX_MICMUTE_C_POST_FLT_MASK +931 0x7999 //TX_MICMUTE_RATIODTL_CUT_TH +932 0x0258 //TX_MICMUTE_DT_CUT_K1 +933 0x0800 //TX_MICMUTE_N2_SN_EST +934 0xFC00 //TX_MICMUTE_THR_SN_EST_0 +935 0x001C //TX_MICMUTE_MIN_G_CTRL_0 +936 0x6000 //TX_MICMUTE_A_POST_FILT_S_0 +937 0x7000 //TX_MICMUTE_B_POST_FILT_0 +938 0x2710 //TX_MIC1RUB_AMP_THR +939 0x0010 //TX_MIC1MUTE_RATIO_THR +940 0x0450 //TX_MIC1MUTE_AMP_THR +941 0x0008 //TX_MIC1MUTE_CVG_TIME +942 0x0008 //TX_MIC1MUTE_RELEASE_TIME +943 0x0000 //TX_AMS_RESRV_01 +944 0x0000 //TX_AMS_RESRV_02 +945 0x0000 //TX_AMS_RESRV_03 +946 0x0000 //TX_AMS_RESRV_04 +947 0x0000 //TX_AMS_RESRV_05 +948 0x0000 //TX_AMS_RESRV_06 +949 0x0000 //TX_AMS_RESRV_07 +950 0x0000 //TX_AMS_RESRV_08 +951 0x0000 //TX_AMS_RESRV_09 +952 0x0000 //TX_AMS_RESRV_10 +953 0x0000 //TX_AMS_RESRV_11 +954 0x0000 //TX_AMS_RESRV_12 +955 0x0000 //TX_AMS_RESRV_13 +956 0x0000 //TX_AMS_RESRV_14 +957 0x0000 //TX_AMS_RESRV_15 +958 0x0000 //TX_AMS_RESRV_16 +959 0x0000 //TX_AMS_RESRV_17 +960 0x0000 //TX_AMS_RESRV_18 +961 0x0000 //TX_AMS_RESRV_19 +#RX +0 0x003C //RX_RECVFUNC_MODE_0 +1 0x0000 //RX_RECVFUNC_MODE_1 +2 0x0004 //RX_SAMPLINGFREQ_SIG +3 0x0004 //RX_SAMPLINGFREQ_PROC +4 0x000A //RX_FRAME_SZ +5 0x0000 //RX_DELAY_OPT +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +10 0x0722 //RX_PGA +11 0x7FFF //RX_A_HP +12 0x4000 //RX_B_PE +13 0x5800 //RX_THR_PITCH_DET_0 +14 0x5000 //RX_THR_PITCH_DET_1 +15 0x4000 //RX_THR_PITCH_DET_2 +16 0x0008 //RX_PITCH_BFR_LEN +17 0x0003 //RX_SBD_PITCH_DET +18 0x0100 //RX_PP_RESRV_0 +19 0x0020 //RX_PP_RESRV_1 +20 0x0600 //RX_N_SN_EST +21 0x000C //RX_N2_SN_EST +22 0x000F //RX_NS_LVL_CTRL +23 0xF800 //RX_THR_SN_EST +24 0x7E00 //RX_LAMBDA_PFILT +25 0x000A //RX_FENS_RESRV_0 +26 0x0190 //RX_FENS_RESRV_1 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +30 0x0002 //RX_EXTRA_NS_L +31 0x0800 //RX_EXTRA_NS_A +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +35 0x199A //RX_A_POST_FLT +36 0x0000 //RX_LMT_THRD +37 0x4000 //RX_LMT_ALPHA +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +111 0x0002 //RX_FILTINDX +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +125 0x7C00 //RX_LAMBDA_PKA_FP +126 0x2000 //RX_TPKA_FP +127 0x2000 //RX_MIN_G_FP +128 0x0080 //RX_MAX_G_FP +129 0x000D //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +131 0x0000 //RX_MAXLEVEL_CNG +132 0x3000 //RX_BWE_UV_TH +133 0x3000 //RX_BWE_UV_TH2 +134 0x1800 //RX_BWE_UV_TH3 +135 0x1000 //RX_BWE_V_TH +136 0x04CD //RX_BWE_GAIN1_V_TH1 +137 0x0F33 //RX_BWE_GAIN1_V_TH2 +138 0x7333 //RX_BWE_UV_EQ +139 0x199A //RX_BWE_V_EQ +140 0x7333 //RX_BWE_TONE_TH +141 0x0004 //RX_BWE_UV_HOLD_T +142 0x6CCD //RX_BWE_GAIN2_ALPHA +143 0x799A //RX_BWE_GAIN3_ALPHA +144 0x001E //RX_BWE_CUTOFF +145 0x3000 //RX_BWE_GAINFILL +146 0x3200 //RX_BWE_MAXTH_TONE +147 0x2000 //RX_BWE_EQ_0 +148 0x2000 //RX_BWE_EQ_1 +149 0x2000 //RX_BWE_EQ_2 +150 0x2000 //RX_BWE_EQ_3 +151 0x2000 //RX_BWE_EQ_4 +152 0x2000 //RX_BWE_EQ_5 +153 0x2000 //RX_BWE_EQ_6 +154 0x0000 //RX_BWE_RESRV_0 +155 0x0000 //RX_BWE_RESRV_1 +156 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x000D //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0016 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0024 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x003A //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0059 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0090 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#RX 2 +157 0x003C //RX_RECVFUNC_MODE_0 +158 0x0000 //RX_RECVFUNC_MODE_1 +159 0x0004 //RX_SAMPLINGFREQ_SIG +160 0x0004 //RX_SAMPLINGFREQ_PROC +161 0x000A //RX_FRAME_SZ +162 0x0000 //RX_DELAY_OPT +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +167 0x0722 //RX_PGA +168 0x7FFF //RX_A_HP +169 0x4000 //RX_B_PE +170 0x5800 //RX_THR_PITCH_DET_0 +171 0x5000 //RX_THR_PITCH_DET_1 +172 0x4000 //RX_THR_PITCH_DET_2 +173 0x0008 //RX_PITCH_BFR_LEN +174 0x0003 //RX_SBD_PITCH_DET +175 0x0100 //RX_PP_RESRV_0 +176 0x0020 //RX_PP_RESRV_1 +177 0x0600 //RX_N_SN_EST +178 0x000C //RX_N2_SN_EST +179 0x000F //RX_NS_LVL_CTRL +180 0xF800 //RX_THR_SN_EST +181 0x7E00 //RX_LAMBDA_PFILT +182 0x000A //RX_FENS_RESRV_0 +183 0x0190 //RX_FENS_RESRV_1 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +187 0x0002 //RX_EXTRA_NS_L +188 0x0800 //RX_EXTRA_NS_A +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +192 0x199A //RX_A_POST_FLT +193 0x0000 //RX_LMT_THRD +194 0x4000 //RX_LMT_ALPHA +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +268 0x0002 //RX_FILTINDX +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +282 0x7C00 //RX_LAMBDA_PKA_FP +283 0x2000 //RX_TPKA_FP +284 0x2000 //RX_MIN_G_FP +285 0x0080 //RX_MAX_G_FP +286 0x000D //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +288 0x0000 //RX_MAXLEVEL_CNG +289 0x3000 //RX_BWE_UV_TH +290 0x3000 //RX_BWE_UV_TH2 +291 0x1800 //RX_BWE_UV_TH3 +292 0x1000 //RX_BWE_V_TH +293 0x04CD //RX_BWE_GAIN1_V_TH1 +294 0x0F33 //RX_BWE_GAIN1_V_TH2 +295 0x7333 //RX_BWE_UV_EQ +296 0x199A //RX_BWE_V_EQ +297 0x7333 //RX_BWE_TONE_TH +298 0x0004 //RX_BWE_UV_HOLD_T +299 0x6CCD //RX_BWE_GAIN2_ALPHA +300 0x799A //RX_BWE_GAIN3_ALPHA +301 0x001E //RX_BWE_CUTOFF +302 0x3000 //RX_BWE_GAINFILL +303 0x3200 //RX_BWE_MAXTH_TONE +304 0x2000 //RX_BWE_EQ_0 +305 0x2000 //RX_BWE_EQ_1 +306 0x2000 //RX_BWE_EQ_2 +307 0x2000 //RX_BWE_EQ_3 +308 0x2000 //RX_BWE_EQ_4 +309 0x2000 //RX_BWE_EQ_5 +310 0x2000 //RX_BWE_EQ_6 +311 0x0000 //RX_BWE_RESRV_0 +312 0x0000 //RX_BWE_RESRV_1 +313 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x000D //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0016 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0024 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x003A //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0059 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0090 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 + +#CASE_NAME HANDSET-HANDSET-VOICE_GENERIC-NB +#PARAM_MODE FULL +#PARAM_TYPE TX+2RX +#TOTAL_CUSTOM_STEP 7+7 +#TX +0 0x0000 //TX_OPERATION_MODE_0 +1 0x0000 //TX_OPERATION_MODE_1 +2 0x0076 //TX_PATCH_REG +3 0x6F7F //TX_SENDFUNC_MODE_0 +4 0x0000 //TX_SENDFUNC_MODE_1 +5 0x0002 //TX_NUM_MIC +6 0x0000 //TX_SAMPLINGFREQ_SIG +7 0x0000 //TX_SAMPLINGFREQ_PROC +8 0x000A //TX_FRAME_SZ_SIG +9 0x000A //TX_FRAME_SZ +10 0x0000 //TX_DELAY_OPT +11 0x0028 //TX_MAX_TAIL_LENGTH +12 0x0001 //TX_NUM_LOUTCHN +13 0x0001 //TX_MAXNUM_AECREF +14 0x0000 //TX_DBG_FUNC_REG +15 0x0000 //TX_DBG_FUNC_REG1 +16 0x0000 //TX_SYS_RESRV_0 +17 0x0000 //TX_SYS_RESRV_1 +18 0x0000 //TX_SYS_RESRV_2 +19 0x0000 //TX_SYS_RESRV_3 +20 0x0000 //TX_DIST2REF0 +21 0x00A3 //TX_DIST2REF1 +22 0x0000 //TX_DIST2REF_02 +23 0x0000 //TX_DIST2REF_03 +24 0x0000 //TX_DIST2REF_04 +25 0x0000 //TX_DIST2REF_05 +26 0x0000 //TX_MMIC +27 0x1000 //TX_PGA_0 +28 0x1000 //TX_PGA_1 +29 0x1000 //TX_PGA_2 +30 0x0000 //TX_PGA_3 +31 0x0000 //TX_PGA_4 +32 0x0000 //TX_PGA_5 +33 0x0000 //TX_MIC_PAIRS +34 0x0000 //TX_MIC_PAIRS_HS +35 0x0002 //TX_MICS_FOR_BF +36 0x0000 //TX_MIC_PAIRS_FORL1 +37 0x0002 //TX_MICS_OF_PAIR0 +38 0x0002 //TX_MICS_OF_PAIR1 +39 0x0002 //TX_MICS_OF_PAIR2 +40 0x0002 //TX_MICS_OF_PAIR3 +41 0x0000 //TX_MIC_DATA_SRC0 +42 0x0002 //TX_MIC_DATA_SRC1 +43 0x0001 //TX_MIC_DATA_SRC2 +44 0x0000 //TX_MIC_DATA_SRC3 +45 0x0000 //TX_MIC_PAIR_CH_04 +46 0x0000 //TX_MIC_PAIR_CH_05 +47 0x0000 //TX_MIC_PAIR_CH_10 +48 0x0000 //TX_MIC_PAIR_CH_11 +49 0x0000 //TX_MIC_PAIR_CH_12 +50 0x0000 //TX_MIC_PAIR_CH_13 +51 0x0000 //TX_MIC_PAIR_CH_14 +52 0x05DC //TX_HD_BIN_MASK +53 0x0010 //TX_HD_SUBAND_MASK +54 0x19A1 //TX_HD_FRAME_AVG_MASK +55 0x0320 //TX_HD_MIN_FRQ +56 0x1000 //TX_HD_ALPHA_PSD +57 0x1100 //TX_T_PHPR1 +58 0x0000 //TX_T_PHPR2 +59 0x0000 //TX_T_PTPR +60 0x0000 //TX_T_PNPR +61 0x0000 //TX_T_PAPR1 +62 0xEE6C //TX_T_PSDVAT +63 0x0800 //TX_CNT +64 0x4000 //TX_ANTI_HOWL_GAIN +65 0x0001 //TX_MICFORBFMARK_0 +66 0x0001 //TX_MICFORBFMARK_1 +67 0x0001 //TX_MICFORBFMARK_2 +68 0x0001 //TX_MICFORBFMARK_3 +69 0x0001 //TX_MICFORBFMARK_4 +70 0x0001 //TX_MICFORBFMARK_5 +71 0x0000 //TX_DIST2REF_10 +72 0x3A66 //TX_DIST2REF_11 +73 0x0000 //TX_DIST2REF2 +74 0x0000 //TX_DIST2REF_13 +75 0x0000 //TX_DIST2REF_14 +76 0x0000 //TX_DIST2REF_15 +77 0x0000 //TX_DIST2REF_20 +78 0x0000 //TX_DIST2REF_21 +79 0x0000 //TX_DIST2REF_22 +80 0x0000 //TX_DIST2REF_23 +81 0x0000 //TX_DIST2REF_24 +82 0x0000 //TX_DIST2REF_25 +83 0x0000 //TX_DIST2REF_30 +84 0x0000 //TX_DIST2REF_31 +85 0x0000 //TX_DIST2REF_32 +86 0x0000 //TX_DIST2REF_33 +87 0x0000 //TX_DIST2REF_34 +88 0x0000 //TX_DIST2REF_35 +89 0x0000 //TX_MIC_LOC_00 +90 0x0000 //TX_MIC_LOC_01 +91 0x0000 //TX_MIC_LOC_02 +92 0x0000 //TX_MIC_LOC_03 +93 0x0000 //TX_MIC_LOC_04 +94 0x0000 //TX_MIC_LOC_05 +95 0x0000 //TX_MIC_LOC_10 +96 0x0000 //TX_MIC_LOC_11 +97 0x0000 //TX_MIC_LOC_12 +98 0x0000 //TX_MIC_LOC_13 +99 0x0000 //TX_MIC_LOC_14 +100 0x0000 //TX_MIC_LOC_15 +101 0x0000 //TX_MIC_LOC_20 +102 0x0000 //TX_MIC_LOC_21 +103 0x0000 //TX_MIC_LOC_22 +104 0x0000 //TX_MIC_LOC_23 +105 0x0000 //TX_MIC_LOC_24 +106 0x0000 //TX_MIC_LOC_25 +107 0x0200 //TX_MIC_REFBLK_VOLUME +108 0x0AAC //TX_MIC_BLOCK_VOLUME +109 0x0000 //TX_INVERSE_MASK +110 0x0000 //TX_ADCS_MASK +111 0x04D0 //TX_ADCS_GAIN +112 0x4000 //TX_NFC_GAINFAC +113 0x0000 //TX_MAINMIC_BLKFACTOR +114 0x0000 //TX_REFMIC_BLKFACTOR +115 0x0000 //TX_BLMIC_BLKFACTOR +116 0x0000 //TX_BRMIC_BLKFACTOR +117 0x0031 //TX_MICBLK_START_BIN +118 0x0060 //TX_MICBLK_END_BIN +119 0x0015 //TX_MICBLK_FE_HOLD +120 0xFFF2 //TX_MICBLK_MR_EXP_TH +121 0xFFF2 //TX_MICBLK_LR_EXP_TH +122 0x0000 //TX_FENE_HOLD +123 0x4000 //TX_FE_ENER_TH_MTS +124 0x0004 //TX_FE_ENER_TH_EXP +125 0x6000 //TX_C_POST_FLT_MIC_MAINBLK +126 0x6000 //TX_C_POST_FLT_MIC_REFBLK +127 0x0010 //TX_MIC_BLOCK_N +128 0x7646 //TX_A_HP +129 0x4000 //TX_B_PE +130 0x1800 //TX_THR_PITCH_DET_0 +131 0x1000 //TX_THR_PITCH_DET_1 +132 0x0800 //TX_THR_PITCH_DET_2 +133 0x0008 //TX_PITCH_BFR_LEN +134 0x0003 //TX_SBD_PITCH_DET +135 0x0050 //TX_TD_AEC_L +136 0x4000 //TX_MU0_UNP_TD_AEC +137 0x1000 //TX_MU0_PTD_TD_AEC +138 0x0000 //TX_PP_RESRV_0 +139 0x2A94 //TX_PP_RESRV_1 +140 0x55F0 //TX_PP_RESRV_2 +141 0x0000 //TX_PP_RESRV_3 +142 0x0000 //TX_PP_RESRV_4 +143 0x0000 //TX_PP_RESRV_5 +144 0x0000 //TX_PP_RESRV_6 +145 0x0000 //TX_PP_RESRV_7 +146 0x0028 //TX_TAIL_LENGTH +147 0x0800 //TX_AEC_REF_GAIN_0 +148 0x0800 //TX_AEC_REF_GAIN_1 +149 0x0800 //TX_AEC_REF_GAIN_2 +150 0x6000 //TX_EAD_THR +151 0x2000 //TX_THR_RE_EST +152 0x0100 //TX_MIN_EQ_RE_EST_0 +153 0x0100 //TX_MIN_EQ_RE_EST_1 +154 0x0100 //TX_MIN_EQ_RE_EST_2 +155 0x0200 //TX_MIN_EQ_RE_EST_3 +156 0x0200 //TX_MIN_EQ_RE_EST_4 +157 0x0200 //TX_MIN_EQ_RE_EST_5 +158 0x0200 //TX_MIN_EQ_RE_EST_6 +159 0x0200 //TX_MIN_EQ_RE_EST_7 +160 0x1000 //TX_MIN_EQ_RE_EST_8 +161 0x1000 //TX_MIN_EQ_RE_EST_9 +162 0x1000 //TX_MIN_EQ_RE_EST_10 +163 0x0400 //TX_MIN_EQ_RE_EST_11 +164 0x1000 //TX_MIN_EQ_RE_EST_12 +165 0x3000 //TX_LAMBDA_RE_EST +166 0x1000 //TX_LAMBDA_CB_NLE +167 0x0400 //TX_C_POST_FLT +168 0x4000 //TX_GAIN_NP +169 0x003C //TX_SE_HOLD_N +170 0x0046 //TX_DT_HOLD_N +171 0x03E8 //TX_DT2_HOLD_N +172 0x6666 //TX_AEC_RESRV_0 +173 0x0000 //TX_AEC_RESRV_1 +174 0x0014 //TX_AEC_RESRV_2 +175 0x0000 //TX_MIC_DELAY_LENGTH +176 0x0000 //TX_REF_DELAY_LENGTH +177 0x0000 //TX_ADD_LINEIN_GAINL +178 0x0000 //TX_ADD_LINEIN_GAINH +179 0x0000 //TX_MIN_EQ_RE_EST_14 +180 0x0000 //TX_DTD_THR1_8 +181 0x7FFF //TX_DTD_THR2_8 +182 0x0000 //TX_DTD_MIC_BLK2 +183 0x0008 //TX_FRQ_LIN_LEN +184 0x7FFF //TX_FRQ_AEC_LEN_RHO +185 0x6000 //TX_MU0_UNP_FRQ_AEC +186 0x4000 //TX_MU0_PTD_FRQ_AEC +187 0x000A //TX_MINENOISETH +188 0x0800 //TX_MU0_RE_EST +189 0x0001 //TX_AEC_NUM_CH +190 0x0000 //TX_BIGECHOATTENUATION_MAX +191 0x2000 //TX_A_POST_FLT_MICBLK +192 0x0000 //TX_BLKENERTH +193 0x0000 //TX_BLKENERHIGHTH +194 0x0000 //TX_NORMENERTH +195 0x0000 //TX_NORMENERHIGHTH +196 0x0000 //TX_NORMENERHIGHTHL +197 0x7B00 //TX_DTD_THR1_0 +198 0x7B00 //TX_DTD_THR1_1 +199 0x7B00 //TX_DTD_THR1_2 +200 0x7B00 //TX_DTD_THR1_3 +201 0x7B00 //TX_DTD_THR1_4 +202 0x7B00 //TX_DTD_THR1_5 +203 0x7B00 //TX_DTD_THR1_6 +204 0x1000 //TX_DTD_THR2_0 +205 0x1000 //TX_DTD_THR2_1 +206 0x1000 //TX_DTD_THR2_2 +207 0x1000 //TX_DTD_THR2_3 +208 0x1000 //TX_DTD_THR2_4 +209 0x1000 //TX_DTD_THR2_5 +210 0x1000 //TX_DTD_THR2_6 +211 0x7FFF //TX_DTD_THR3 +212 0x0000 //TX_SPK_CUT_K +213 0x0FA0 //TX_DT_CUT_K +214 0x0100 //TX_DT_CUT_THR +215 0x04EB //TX_COMFORT_G +216 0x01F4 //TX_POWER_YOUT_TH +217 0x4000 //TX_FDPFGAINECHO +218 0x0000 //TX_DTD_HD_THR +219 0x0000 //TX_SPK_CUT_K_S +220 0x0000 //TX_DTD_MIC_BLK +221 0x0400 //TX_ADPT_STRICT_L +222 0x0200 //TX_ADPT_STRICT_H +223 0x0000 //TX_RATIO_DT_L_TH_LOW +224 0x0000 //TX_RATIO_DT_H_TH_LOW +225 0x0000 //TX_RATIO_DT_L_TH_HIGH +226 0x0000 //TX_RATIO_DT_H_TH_HIGH +227 0x0000 //TX_RATIO_DT_L0_TH +228 0x2000 //TX_B_POST_FILT_ECHO_L +229 0x2000 //TX_B_POST_FILT_ECHO_H +230 0x0200 //TX_MIN_G_CTRL_ECHO +231 0x7FFF //TX_B_LESSCUT_RTO_ECHO +232 0x0000 //TX_EPD_OFFSET_00 +233 0x0000 //TX_EPD_OFFST_01 +234 0x0000 //TX_RATIO_DT_L0_TH_HIGH +235 0x3A98 //TX_RATIO_DT_H_TH_CUT +236 0x7FFF //TX_MIN_EQ_RE_EST_13 +237 0x0000 //TX_DTD_THR1_7 +238 0x0000 //TX_DTD_THR2_7 +239 0x0800 //TX_DT_RESRV_7 +240 0x0800 //TX_DT_RESRV_8 +241 0x0000 //TX_DT_RESRV_9 +242 0xF800 //TX_THR_SN_EST_0 +243 0xF800 //TX_THR_SN_EST_1 +244 0xFA00 //TX_THR_SN_EST_2 +245 0xF900 //TX_THR_SN_EST_3 +246 0xF900 //TX_THR_SN_EST_4 +247 0xFA00 //TX_THR_SN_EST_5 +248 0xF800 //TX_THR_SN_EST_6 +249 0xF700 //TX_THR_SN_EST_7 +250 0x0000 //TX_DELTA_THR_SN_EST_0 +251 0x0100 //TX_DELTA_THR_SN_EST_1 +252 0x0200 //TX_DELTA_THR_SN_EST_2 +253 0x01A0 //TX_DELTA_THR_SN_EST_3 +254 0x0100 //TX_DELTA_THR_SN_EST_4 +255 0x0000 //TX_DELTA_THR_SN_EST_5 +256 0x01A0 //TX_DELTA_THR_SN_EST_6 +257 0x0200 //TX_DELTA_THR_SN_EST_7 +258 0x4000 //TX_LAMBDA_NN_EST_0 +259 0x3000 //TX_LAMBDA_NN_EST_1 +260 0x4000 //TX_LAMBDA_NN_EST_2 +261 0x3000 //TX_LAMBDA_NN_EST_3 +262 0x3000 //TX_LAMBDA_NN_EST_4 +263 0x4000 //TX_LAMBDA_NN_EST_5 +264 0x4000 //TX_LAMBDA_NN_EST_6 +265 0x4000 //TX_LAMBDA_NN_EST_7 +266 0x0400 //TX_N_SN_EST +267 0x001E //TX_INBEAM_T +268 0x0041 //TX_INBEAMHOLDT +269 0x2000 //TX_G_STRICT +270 0x0000 //TX_EQ_THR_BF +271 0x799A //TX_LAMBDA_EQ_BF +272 0x3000 //TX_NE_RTO_TH +273 0x1000 //TX_NE_RTO_TH_L +274 0x3000 //TX_MAINREFRTOH_TH_H +275 0x1000 //TX_MAINREFRTOH_TH_L +276 0x3000 //TX_MAINREFRTO_TH_H +277 0x1000 //TX_MAINREFRTO_TH_L +278 0x0200 //TX_MAINREFRTO_TH_EQ +279 0x4000 //TX_B_POST_FLT_0 +280 0x4000 //TX_B_POST_FLT_1 +281 0x0014 //TX_NS_LVL_CTRL_0 +282 0x0019 //TX_NS_LVL_CTRL_1 +283 0x001B //TX_NS_LVL_CTRL_2 +284 0x0017 //TX_NS_LVL_CTRL_3 +285 0x0019 //TX_NS_LVL_CTRL_4 +286 0x0014 //TX_NS_LVL_CTRL_5 +287 0x001B //TX_NS_LVL_CTRL_6 +288 0x0010 //TX_NS_LVL_CTRL_7 +289 0x0010 //TX_MIN_GAIN_S_0 +290 0x000C //TX_MIN_GAIN_S_1 +291 0x0010 //TX_MIN_GAIN_S_2 +292 0x0010 //TX_MIN_GAIN_S_3 +293 0x000C //TX_MIN_GAIN_S_4 +294 0x0014 //TX_MIN_GAIN_S_5 +295 0x000C //TX_MIN_GAIN_S_6 +296 0x0014 //TX_MIN_GAIN_S_7 +297 0x5000 //TX_NMOS_SUP +298 0x0000 //TX_NS_MAX_PRI_SNR_TH +299 0x0000 //TX_NMOS_SUP_MENSA +300 0x4000 //TX_SNRI_SUP_0 +301 0x4000 //TX_SNRI_SUP_1 +302 0x4000 //TX_SNRI_SUP_2 +303 0x4000 //TX_SNRI_SUP_3 +304 0x4000 //TX_SNRI_SUP_4 +305 0x7FFF //TX_SNRI_SUP_5 +306 0x4000 //TX_SNRI_SUP_6 +307 0x3000 //TX_SNRI_SUP_7 +308 0x3000 //TX_THR_LFNS +309 0x001A //TX_G_LFNS +310 0x09C4 //TX_GAIN0_NTH +311 0x000A //TX_MUSIC_MORENS +312 0x7FFF //TX_A_POST_FILT_0 +313 0x2000 //TX_A_POST_FILT_1 +314 0x2000 //TX_A_POST_FILT_S_0 +315 0x2000 //TX_A_POST_FILT_S_1 +316 0x1000 //TX_A_POST_FILT_S_2 +317 0x2000 //TX_A_POST_FILT_S_3 +318 0x6000 //TX_A_POST_FILT_S_4 +319 0x2000 //TX_A_POST_FILT_S_5 +320 0x7000 //TX_A_POST_FILT_S_6 +321 0x7000 //TX_A_POST_FILT_S_7 +322 0x4000 //TX_B_POST_FILT_0 +323 0x2000 //TX_B_POST_FILT_1 +324 0x5000 //TX_B_POST_FILT_2 +325 0x4000 //TX_B_POST_FILT_3 +326 0x4000 //TX_B_POST_FILT_4 +327 0x4000 //TX_B_POST_FILT_5 +328 0x4000 //TX_B_POST_FILT_6 +329 0x2000 //TX_B_POST_FILT_7 +330 0x7FFF //TX_B_LESSCUT_RTO_S_0 +331 0x1000 //TX_B_LESSCUT_RTO_S_1 +332 0x1000 //TX_B_LESSCUT_RTO_S_2 +333 0x1000 //TX_B_LESSCUT_RTO_S_3 +334 0x1000 //TX_B_LESSCUT_RTO_S_4 +335 0x1000 //TX_B_LESSCUT_RTO_S_5 +336 0x1000 //TX_B_LESSCUT_RTO_S_6 +337 0x1000 //TX_B_LESSCUT_RTO_S_7 +338 0x7E14 //TX_LAMBDA_PFILT +339 0x7C29 //TX_LAMBDA_PFILT_S_0 +340 0x7200 //TX_LAMBDA_PFILT_S_1 +341 0x7800 //TX_LAMBDA_PFILT_S_2 +342 0x7400 //TX_LAMBDA_PFILT_S_3 +343 0x7200 //TX_LAMBDA_PFILT_S_4 +344 0x7C29 //TX_LAMBDA_PFILT_S_5 +345 0x7C29 //TX_LAMBDA_PFILT_S_6 +346 0x7C29 //TX_LAMBDA_PFILT_S_7 +347 0x0200 //TX_K_PEPPER +348 0x0800 //TX_A_PEPPER +349 0x0C80 //TX_K_PEPPER_HF +350 0x0400 //TX_A_PEPPER_HF +351 0x0001 //TX_HMNC_BST_FLG +352 0x4000 //TX_HMNC_BST_THR +353 0x0800 //TX_DT_BINVAD_TH_0 +354 0x0800 //TX_DT_BINVAD_TH_1 +355 0x0800 //TX_DT_BINVAD_TH_2 +356 0x0800 //TX_DT_BINVAD_TH_3 +357 0x0000 //TX_DT_BINVAD_ENDF +358 0x1000 //TX_C_POST_FLT_DT +359 0x7FFF //TX_NS_B_POST_FLT_LESSCUT +360 0x0100 //TX_DT_BOOST +361 0x0000 //TX_BF_SGRAD_FLG +362 0x0005 //TX_BF_DVG_TH +363 0x001E //TX_SN_C_F +364 0x0000 //TX_K_APT +365 0x0001 //TX_NOISEDET +366 0x0190 //TX_NDETCT +367 0x0004 //TX_NOISE_TH_0 +368 0x1B58 //TX_NOISE_TH_0_2 +369 0x2134 //TX_NOISE_TH_0_3 +370 0x0320 //TX_NOISE_TH_1 +371 0x022C //TX_NOISE_TH_2 +372 0x2260 //TX_NOISE_TH_3 +373 0x6B6C //TX_NOISE_TH_4 +374 0x7FFF //TX_NOISE_TH_5 +375 0x7FFF //TX_NOISE_TH_5_2 +376 0x0000 //TX_NOISE_TH_5_3 +377 0x0000 //TX_NOISE_TH_5_4 +378 0x07D0 //TX_NOISE_TH_6 +379 0x0004 //TX_MINENOISE_TH +380 0xD508 //TX_MORENS_TFMASK_TH +381 0x0001 //TX_DRC_QUIET_FLOOR +382 0x6D60 //TX_RATIODTL_CUT_TH +383 0x0DAC //TX_DT_CUT_K1 +384 0x00A5 //TX_OUT_ENER_S_TH_CLEAN +385 0x00A5 //TX_OUT_ENER_S_TH_LESSCLEAN +386 0x00A5 //TX_OUT_ENER_S_TH_NOISY +387 0x0029 //TX_OUT_ENER_TH_NOISE +388 0x00CE //TX_OUT_ENER_TH_SPEECH +389 0x2000 //TX_SN_NPB_GAIN +390 0x0000 //TX_NN_NPB_GAIN +391 0x3000 //TX_POST_MASK_SUP_HSNE +392 0x07D0 //TX_TAIL_DET_TH +393 0x4000 //TX_B_LESSCUT_RTO_WTA +394 0x0000 //TX_MEL_G_R +395 0x0080 //TX_SUPHIGH_TH +396 0x0000 //TX_MASK_G_R +397 0x0002 //TX_EXTRA_NS_L +398 0x1800 //TX_C_POST_FLT_MASK +399 0x7FFF //TX_A_POST_FLT_WNS +400 0x0148 //TX_MIN_G_LOW300HZ +401 0x0001 //TX_MAXLEVEL_CNG +402 0x00B4 //TX_STN_NOISE_TH +403 0x4000 //TX_POST_MASK_SUP +404 0x7FFF //TX_POST_MASK_ADJUST +405 0x000A //TX_NS_ENOISE_MIC0_TH +406 0x0004 //TX_MINENOISE_MIC0_TH +407 0x0014 //TX_MINENOISE_MIC0_S_TH +408 0x4900 //TX_MIN_G_CTRL_SSNS +409 0x0400 //TX_METAL_RTO_THR +410 0x0FA0 //TX_NS_FP_K_METAL +411 0x3A98 //TX_NOISEDET_BOOST_TH +412 0x0FA0 //TX_NSMOOTH_TH +413 0x0000 //TX_NS_RESRV_8 +414 0x1800 //TX_RHO_UPB +415 0x2328 //TX_N_HOLD_HS +416 0x006E //TX_N_RHO_BFR0 +417 0x7FFF //TX_LAMBDA_ARSP_EST +418 0x0100 //TX_EXTRA_GAIN_MICBLOCK +419 0x0333 //TX_THR_STD_NSR +420 0x019A //TX_THR_STD_PLH +421 0x03E8 //TX_N_HOLD_STD +422 0x0066 //TX_THR_STD_RHO +423 0x4000 //TX_BF_RESET_THR_HS +424 0x0CCD //TX_SB_RTO_MEAN_TH +425 0x0280 //TX_SB_RHO_MEAN_TH_NTALK +426 0x3800 //TX_SB_RTO_MEAN_TH_ABN +427 0x2EE0 //TX_SB_RTO_MEAN_TH_RUB +428 0x0100 //TX_WTA_EN_RTO_TH +429 0x1400 //TX_TOP_ENER_TH_F +430 0x0100 //TX_DESIRED_TALK_HOLDT +431 0x0800 //TX_MIC_BLOCK_FACTOR +432 0x0000 //TX_NSEST_BFRLRNRDC +433 0x0000 //TX_THR_POST_FLT_HS +434 0x0010 //TX_HS_VAD_BIN +435 0x2666 //TX_THR_VAD_HS +436 0x2CCD //TX_MEAN_RTO_MIN_TH2 +437 0x0032 //TX_SILENCE_T +438 0x0000 //TX_A_POST_FLT_WTA +439 0x799A //TX_LAMBDA_PFLT_WTA +440 0x099A //TX_SB_RHO_MEAN2_TH +441 0x0666 //TX_SB_RHO_MEAN3_TH +442 0x0000 //TX_HS_RESRV_4 +443 0x0000 //TX_HS_RESRV_5 +444 0x003C //TX_DOA_VAD_THR_1 +445 0x003C //TX_DOA_VAD_THR_2 +446 0x0028 //TX_DOA_VAD_THR1_0 +447 0x0028 //TX_DOA_VAD_THR1_1 +448 0x0000 //TX_SRC_DOA_RNG_LOW_0A +449 0x00B4 //TX_SRC_DOA_RNG_HIGH_0A +450 0x005A //TX_DFLT_SRC_DOA_0A +451 0x0000 //TX_SRC_DOA_RNG_LOW_0B +452 0x0000 //TX_SRC_DOA_RNG_HIGH_0B +453 0x0000 //TX_DFLT_SRC_DOA_0B +454 0x0000 //TX_SRC_DOA_RNG_LOW_0C +455 0x0000 //TX_SRC_DOA_RNG_HIGH_0C +456 0x0000 //TX_DFLT_SRC_DOA_0C +457 0x0000 //TX_SRC_DOA_RNG_LOW_0D +458 0x0000 //TX_SRC_DOA_RNG_HIGH_0D +459 0x0000 //TX_DFLT_SRC_DOA_0D +460 0x0000 //TX_SRC_DOA_RNG_LOW_1A +461 0x00B4 //TX_SRC_DOA_RNG_HIGH_1A +462 0x005A //TX_DFLT_SRC_DOA_1A +463 0x0000 //TX_SRC_DOA_RNG_LOW_1B +464 0x00B4 //TX_SRC_DOA_RNG_HIGH_1B +465 0x005A //TX_DFLT_SRC_DOA_1B +466 0x0000 //TX_SRC_DOA_RNG_LOW_1C +467 0x00B4 //TX_SRC_DOA_RNG_HIGH_1C +468 0x005A //TX_DFLT_SRC_DOA_1C +469 0x0000 //TX_SRC_DOA_RNG_LOW_1D +470 0x00B4 //TX_SRC_DOA_RNG_HIGH_1D +471 0x005A //TX_DFLT_SRC_DOA_1D +472 0x0100 //TX_BF_HOLDOFF_T +473 0x7FFF //TX_DOA_COST_FACTOR +474 0x0D9A //TX_MAINTOREFR_TH0 +475 0x071C //TX_DOA_TRK_THR +476 0x012C //TX_DOA_TRACK_HT +477 0x0200 //TX_N1_HOLD_HF +478 0x0100 //TX_N2_HOLD_HF +479 0x2A3D //TX_BF_RESET_THR_HF +480 0x7333 //TX_DOA_SMOOTH +481 0x0800 //TX_MU_BF +482 0x0800 //TX_BF_MU_LF_B2 +483 0x0040 //TX_BF_FC_END_BIN_B2 +484 0x0020 //TX_BF_FC_END_BIN +485 0x0000 //TX_HF_RESRV_25 +486 0x0000 //TX_HF_RESRV_26 +487 0x0007 //TX_N_DOA_SEED +488 0x0001 //TX_FINE_DOA_SEARCH_FLG +489 0x0000 //TX_HF_RESRV_27 +490 0x038E //TX_DLT_SRC_DOA_RNG +491 0x0200 //TX_BF_MU_LF +492 0x0000 //TX_DFLT_SRC_LOC_0 +493 0x7FFF //TX_DFLT_SRC_LOC_1 +494 0x0000 //TX_DFLT_SRC_LOC_2 +495 0x038E //TX_DOA_TRACK_VADTH +496 0x0000 //TX_DOA_TRACK_NEW +497 0x01E0 //TX_NOR_OFF_THR +498 0x7C00 //TX_MORE_ON_700HZ_THR +499 0x2000 //TX_MU_BF_ADPT_NS +500 0x0000 //TX_ADAPT_LEN +501 0x6666 //TX_MORE_SNS +502 0x0000 //TX_NOR_OFF_TH1 +503 0x0000 //TX_WIDE_MASK_TH +504 0xD333 //TX_SUBSNRATIOHIGH4MEANBCK_THR +505 0x6000 //TX_C_POST_FLT_CUT +506 0x2000 //TX_RADIODTLV +507 0x0320 //TX_POWER_LINEIN_TH +508 0x0014 //TX_FE_VADCOUNT_TH_FC +509 0x000A //TX_ECHO_SUPP_FC +510 0x0C80 //TX_ECHO_TH +511 0x6666 //TX_MIC_TO_BFGAIN +512 0x0000 //TX_MICTOBFGAIN0 +513 0x0000 //TX_FASTMUE_TH +514 0x3000 //TX_DEREVERB_LF_MU +515 0x34CD //TX_DEREVERB_HF_MU +516 0x0007 //TX_DEREVERB_DELAY +517 0x0004 //TX_DEREVERB_COEF_LEN +518 0x0003 //TX_DEREVERB_DNR +519 0x0000 //TX_DEREVERB_ALPHA +520 0x0000 //TX_DEREVERB_BETA +521 0x3A98 //TX_GSC_RTOL_TH +522 0x3A98 //TX_GSC_RTOH_TH +523 0x6000 //TX_WIDE2_MEANHTH +524 0x0000 //TX_DR_RESRV_5 +525 0x0000 //TX_DR_RESRV_6 +526 0x0000 //TX_DR_RESRV_7 +527 0x0000 //TX_DR_RESRV_8 +528 0x1333 //TX_WIND_MARK_TH +529 0x399A //TX_CORR_THR +530 0x0004 //TX_SNR_THR +531 0x0010 //TX_ENGY_THR +532 0x1770 //TX_CORR_HIGH_TH +533 0x6000 //TX_ENGY_THR_2 +534 0x3400 //TX_MEAN_RTO_THR +535 0x0028 //TX_WNS_ENOISE_MIC0_TH +536 0x3000 //TX_RATIOMICL_TH +537 0x7FFF //TX_CALIG_HS +538 0x0000 //TX_LVL_CTRL +539 0x0014 //TX_WIND_SUPRTO +540 0x001A //TX_WNS_MIN_G +541 0x0600 //TX_WNS_B_POST_FLT +542 0x2800 //TX_RATIOMICH_TH +543 0xD120 //TX_WIND_INBEAM_L_TH +544 0x0FA0 //TX_WIND_INBEAM_H_TH +545 0x2000 //TX_WNS_RESRV_0 +546 0x59D8 //TX_WNS_RESRV_1 +547 0x0080 //TX_WNS_RESRV_2 +548 0x0000 //TX_WNS_RESRV_3 +549 0x0000 //TX_WNS_RESRV_4 +550 0x0000 //TX_WNS_RESRV_5 +551 0x0000 //TX_WNS_RESRV_6 +552 0x0000 //TX_BVE_NOISE_FLOOR_0 +553 0x0070 //TX_BVE_NOISE_FLOOR_1 +554 0x0070 //TX_BVE_NOISE_FLOOR_2 +555 0x0010 //TX_BVE_NOISE_FLOOR_3 +556 0x0070 //TX_BVE_NOISE_FLOOR_4 +557 0x00B0 //TX_BVE_NOISE_FLOOR_5 +558 0x0E66 //TX_BVE_NOISE_FLOOR_6 +559 0x0050 //TX_BVE_NOISE_FLOOR_7 +560 0x770A //TX_BVE_NOISE_FLOOR_8 +561 0x0000 //TX_BVE_NOISE_FLOOR_9 +562 0x0000 //TX_BVE_IN_N +563 0x0000 //TX_BVE_OUT_N +564 0x0000 //TX_BVE_MICALPHA_DOWN +565 0x0000 //TX_PB_RESRV_1 +566 0x0018 //TX_FDEQ_SUBNUM +567 0x6C60 //TX_FDEQ_GAIN_0 +568 0x584F //TX_FDEQ_GAIN_1 +569 0x4F4E //TX_FDEQ_GAIN_2 +570 0x474A //TX_FDEQ_GAIN_3 +571 0x4742 //TX_FDEQ_GAIN_4 +572 0x4242 //TX_FDEQ_GAIN_5 +573 0x4242 //TX_FDEQ_GAIN_6 +574 0x3A34 //TX_FDEQ_GAIN_7 +575 0x2B2A //TX_FDEQ_GAIN_8 +576 0x383C //TX_FDEQ_GAIN_9 +577 0x4848 //TX_FDEQ_GAIN_10 +578 0x4848 //TX_FDEQ_GAIN_11 +579 0x4848 //TX_FDEQ_GAIN_12 +580 0x4848 //TX_FDEQ_GAIN_13 +581 0x4848 //TX_FDEQ_GAIN_14 +582 0x4848 //TX_FDEQ_GAIN_15 +583 0x4848 //TX_FDEQ_GAIN_16 +584 0x4848 //TX_FDEQ_GAIN_17 +585 0x4848 //TX_FDEQ_GAIN_18 +586 0x4848 //TX_FDEQ_GAIN_19 +587 0x4848 //TX_FDEQ_GAIN_20 +588 0x4848 //TX_FDEQ_GAIN_21 +589 0x4848 //TX_FDEQ_GAIN_22 +590 0x4848 //TX_FDEQ_GAIN_23 +591 0x0202 //TX_FDEQ_BIN_0 +592 0x0104 //TX_FDEQ_BIN_1 +593 0x0502 //TX_FDEQ_BIN_2 +594 0x0202 //TX_FDEQ_BIN_3 +595 0x0504 //TX_FDEQ_BIN_4 +596 0x0708 //TX_FDEQ_BIN_5 +597 0x0808 //TX_FDEQ_BIN_6 +598 0x050E //TX_FDEQ_BIN_7 +599 0x0B0C //TX_FDEQ_BIN_8 +600 0x0F09 //TX_FDEQ_BIN_9 +601 0x0000 //TX_FDEQ_BIN_10 +602 0x0000 //TX_FDEQ_BIN_11 +603 0x0000 //TX_FDEQ_BIN_12 +604 0x0000 //TX_FDEQ_BIN_13 +605 0x0000 //TX_FDEQ_BIN_14 +606 0x0000 //TX_FDEQ_BIN_15 +607 0x0000 //TX_FDEQ_BIN_16 +608 0x0000 //TX_FDEQ_BIN_17 +609 0x0000 //TX_FDEQ_BIN_18 +610 0x0000 //TX_FDEQ_BIN_19 +611 0x0000 //TX_FDEQ_BIN_20 +612 0x0000 //TX_FDEQ_BIN_21 +613 0x0000 //TX_FDEQ_BIN_22 +614 0x0000 //TX_FDEQ_BIN_23 +615 0x0000 //TX_FDEQ_PADDING +616 0x0030 //TX_PREEQ_SUBNUM_MIC0 +617 0x4848 //TX_PREEQ_GAIN_MIC0_0 +618 0x4848 //TX_PREEQ_GAIN_MIC0_1 +619 0x4848 //TX_PREEQ_GAIN_MIC0_2 +620 0x4848 //TX_PREEQ_GAIN_MIC0_3 +621 0x4848 //TX_PREEQ_GAIN_MIC0_4 +622 0x4848 //TX_PREEQ_GAIN_MIC0_5 +623 0x4848 //TX_PREEQ_GAIN_MIC0_6 +624 0x4848 //TX_PREEQ_GAIN_MIC0_7 +625 0x4848 //TX_PREEQ_GAIN_MIC0_8 +626 0x4848 //TX_PREEQ_GAIN_MIC0_9 +627 0x4848 //TX_PREEQ_GAIN_MIC0_10 +628 0x4848 //TX_PREEQ_GAIN_MIC0_11 +629 0x4848 //TX_PREEQ_GAIN_MIC0_12 +630 0x4848 //TX_PREEQ_GAIN_MIC0_13 +631 0x4848 //TX_PREEQ_GAIN_MIC0_14 +632 0x4848 //TX_PREEQ_GAIN_MIC0_15 +633 0x4848 //TX_PREEQ_GAIN_MIC0_16 +634 0x4848 //TX_PREEQ_GAIN_MIC0_17 +635 0x4848 //TX_PREEQ_GAIN_MIC0_18 +636 0x4848 //TX_PREEQ_GAIN_MIC0_19 +637 0x4848 //TX_PREEQ_GAIN_MIC0_20 +638 0x4848 //TX_PREEQ_GAIN_MIC0_21 +639 0x4848 //TX_PREEQ_GAIN_MIC0_22 +640 0x4848 //TX_PREEQ_GAIN_MIC0_23 +641 0x251A //TX_PREEQ_BIN_MIC0_0 +642 0x0F0F //TX_PREEQ_BIN_MIC0_1 +643 0x0C08 //TX_PREEQ_BIN_MIC0_2 +644 0x0700 //TX_PREEQ_BIN_MIC0_3 +645 0x0000 //TX_PREEQ_BIN_MIC0_4 +646 0x0000 //TX_PREEQ_BIN_MIC0_5 +647 0x0000 //TX_PREEQ_BIN_MIC0_6 +648 0x0000 //TX_PREEQ_BIN_MIC0_7 +649 0x0000 //TX_PREEQ_BIN_MIC0_8 +650 0x0000 //TX_PREEQ_BIN_MIC0_9 +651 0x0000 //TX_PREEQ_BIN_MIC0_10 +652 0x0000 //TX_PREEQ_BIN_MIC0_11 +653 0x0000 //TX_PREEQ_BIN_MIC0_12 +654 0x0000 //TX_PREEQ_BIN_MIC0_13 +655 0x0000 //TX_PREEQ_BIN_MIC0_14 +656 0x0000 //TX_PREEQ_BIN_MIC0_15 +657 0x0000 //TX_PREEQ_BIN_MIC0_16 +658 0x0000 //TX_PREEQ_BIN_MIC0_17 +659 0x0000 //TX_PREEQ_BIN_MIC0_18 +660 0x0000 //TX_PREEQ_BIN_MIC0_19 +661 0x0000 //TX_PREEQ_BIN_MIC0_20 +662 0x0000 //TX_PREEQ_BIN_MIC0_21 +663 0x0000 //TX_PREEQ_BIN_MIC0_22 +664 0x0000 //TX_PREEQ_BIN_MIC0_23 +665 0x0030 //TX_PREEQ_SUBNUM_MIC1 +666 0x4848 //TX_PREEQ_GAIN_MIC1_0 +667 0x4848 //TX_PREEQ_GAIN_MIC1_1 +668 0x4848 //TX_PREEQ_GAIN_MIC1_2 +669 0x4848 //TX_PREEQ_GAIN_MIC1_3 +670 0x4848 //TX_PREEQ_GAIN_MIC1_4 +671 0x4848 //TX_PREEQ_GAIN_MIC1_5 +672 0x494A //TX_PREEQ_GAIN_MIC1_6 +673 0x4B4E //TX_PREEQ_GAIN_MIC1_7 +674 0x4F50 //TX_PREEQ_GAIN_MIC1_8 +675 0x5255 //TX_PREEQ_GAIN_MIC1_9 +676 0x4848 //TX_PREEQ_GAIN_MIC1_10 +677 0x4848 //TX_PREEQ_GAIN_MIC1_11 +678 0x4848 //TX_PREEQ_GAIN_MIC1_12 +679 0x4848 //TX_PREEQ_GAIN_MIC1_13 +680 0x4848 //TX_PREEQ_GAIN_MIC1_14 +681 0x4848 //TX_PREEQ_GAIN_MIC1_15 +682 0x4848 //TX_PREEQ_GAIN_MIC1_16 +683 0x4848 //TX_PREEQ_GAIN_MIC1_17 +684 0x4848 //TX_PREEQ_GAIN_MIC1_18 +685 0x4848 //TX_PREEQ_GAIN_MIC1_19 +686 0x4848 //TX_PREEQ_GAIN_MIC1_20 +687 0x4848 //TX_PREEQ_GAIN_MIC1_21 +688 0x4848 //TX_PREEQ_GAIN_MIC1_22 +689 0x4848 //TX_PREEQ_GAIN_MIC1_23 +690 0x0202 //TX_PREEQ_BIN_MIC1_0 +691 0x0203 //TX_PREEQ_BIN_MIC1_1 +692 0x0303 //TX_PREEQ_BIN_MIC1_2 +693 0x0304 //TX_PREEQ_BIN_MIC1_3 +694 0x0405 //TX_PREEQ_BIN_MIC1_4 +695 0x0506 //TX_PREEQ_BIN_MIC1_5 +696 0x0708 //TX_PREEQ_BIN_MIC1_6 +697 0x090A //TX_PREEQ_BIN_MIC1_7 +698 0x0B0C //TX_PREEQ_BIN_MIC1_8 +699 0x0D0E //TX_PREEQ_BIN_MIC1_9 +700 0x0000 //TX_PREEQ_BIN_MIC1_10 +701 0x0000 //TX_PREEQ_BIN_MIC1_11 +702 0x0000 //TX_PREEQ_BIN_MIC1_12 +703 0x0000 //TX_PREEQ_BIN_MIC1_13 +704 0x0000 //TX_PREEQ_BIN_MIC1_14 +705 0x0000 //TX_PREEQ_BIN_MIC1_15 +706 0x0000 //TX_PREEQ_BIN_MIC1_16 +707 0x0000 //TX_PREEQ_BIN_MIC1_17 +708 0x0000 //TX_PREEQ_BIN_MIC1_18 +709 0x0000 //TX_PREEQ_BIN_MIC1_19 +710 0x0000 //TX_PREEQ_BIN_MIC1_20 +711 0x0000 //TX_PREEQ_BIN_MIC1_21 +712 0x0000 //TX_PREEQ_BIN_MIC1_22 +713 0x0000 //TX_PREEQ_BIN_MIC1_23 +714 0x0030 //TX_PREEQ_SUBNUM_MIC2 +715 0x4848 //TX_PREEQ_GAIN_MIC2_0 +716 0x4848 //TX_PREEQ_GAIN_MIC2_1 +717 0x4848 //TX_PREEQ_GAIN_MIC2_2 +718 0x4848 //TX_PREEQ_GAIN_MIC2_3 +719 0x4848 //TX_PREEQ_GAIN_MIC2_4 +720 0x4848 //TX_PREEQ_GAIN_MIC2_5 +721 0x4848 //TX_PREEQ_GAIN_MIC2_6 +722 0x4848 //TX_PREEQ_GAIN_MIC2_7 +723 0x4848 //TX_PREEQ_GAIN_MIC2_8 +724 0x4848 //TX_PREEQ_GAIN_MIC2_9 +725 0x4848 //TX_PREEQ_GAIN_MIC2_10 +726 0x4848 //TX_PREEQ_GAIN_MIC2_11 +727 0x4848 //TX_PREEQ_GAIN_MIC2_12 +728 0x4848 //TX_PREEQ_GAIN_MIC2_13 +729 0x4848 //TX_PREEQ_GAIN_MIC2_14 +730 0x4848 //TX_PREEQ_GAIN_MIC2_15 +731 0x4848 //TX_PREEQ_GAIN_MIC2_16 +732 0x4848 //TX_PREEQ_GAIN_MIC2_17 +733 0x4848 //TX_PREEQ_GAIN_MIC2_18 +734 0x4848 //TX_PREEQ_GAIN_MIC2_19 +735 0x4848 //TX_PREEQ_GAIN_MIC2_20 +736 0x4848 //TX_PREEQ_GAIN_MIC2_21 +737 0x4848 //TX_PREEQ_GAIN_MIC2_22 +738 0x4848 //TX_PREEQ_GAIN_MIC2_23 +739 0x0608 //TX_PREEQ_BIN_MIC2_0 +740 0x0808 //TX_PREEQ_BIN_MIC2_1 +741 0x0808 //TX_PREEQ_BIN_MIC2_2 +742 0x0808 //TX_PREEQ_BIN_MIC2_3 +743 0x0808 //TX_PREEQ_BIN_MIC2_4 +744 0x0808 //TX_PREEQ_BIN_MIC2_5 +745 0x0808 //TX_PREEQ_BIN_MIC2_6 +746 0x0808 //TX_PREEQ_BIN_MIC2_7 +747 0x0808 //TX_PREEQ_BIN_MIC2_8 +748 0x0808 //TX_PREEQ_BIN_MIC2_9 +749 0x0808 //TX_PREEQ_BIN_MIC2_10 +750 0x0808 //TX_PREEQ_BIN_MIC2_11 +751 0x0808 //TX_PREEQ_BIN_MIC2_12 +752 0x0808 //TX_PREEQ_BIN_MIC2_13 +753 0x0808 //TX_PREEQ_BIN_MIC2_14 +754 0x0200 //TX_PREEQ_BIN_MIC2_15 +755 0x0000 //TX_PREEQ_BIN_MIC2_16 +756 0x0000 //TX_PREEQ_BIN_MIC2_17 +757 0x0000 //TX_PREEQ_BIN_MIC2_18 +758 0x0000 //TX_PREEQ_BIN_MIC2_19 +759 0x0000 //TX_PREEQ_BIN_MIC2_20 +760 0x0000 //TX_PREEQ_BIN_MIC2_21 +761 0x0000 //TX_PREEQ_BIN_MIC2_22 +762 0x0000 //TX_PREEQ_BIN_MIC2_23 +763 0x0006 //TX_MASKING_ABILITY +764 0x0800 //TX_NND_WEIGHT +765 0x0065 //TX_MIC_CALIBRATION_0 +766 0x0065 //TX_MIC_CALIBRATION_1 +767 0x0065 //TX_MIC_CALIBRATION_2 +768 0x0065 //TX_MIC_CALIBRATION_3 +769 0x0044 //TX_MIC_PWR_BIAS_0 +770 0x0044 //TX_MIC_PWR_BIAS_1 +771 0x0044 //TX_MIC_PWR_BIAS_2 +772 0x0044 //TX_MIC_PWR_BIAS_3 +773 0x0000 //TX_GAIN_LIMIT_0 +774 0x0000 //TX_GAIN_LIMIT_1 +775 0x0007 //TX_GAIN_LIMIT_2 +776 0x0007 //TX_GAIN_LIMIT_3 +777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN +778 0x7FDE //TX_BVE_VAD0_ALPHAUP +779 0x7F3A //TX_BVE_VAD0_ALPHADOWN +780 0x2000 //TX_BVE_GAINWEIGHT_NOFEVADLI +781 0x7F5B //TX_BVE_FEVADLI_ALPHA +782 0x7F19 //TX_BVE_NOVAD0_ALPHAUP +783 0x1000 //TX_TDDRC_ALPHA_UP_01 +784 0x1000 //TX_TDDRC_ALPHA_UP_02 +785 0x1000 //TX_TDDRC_ALPHA_UP_03 +786 0x1000 //TX_TDDRC_ALPHA_UP_04 +787 0x7EB8 //TX_TDDRC_ALPHA_DWN_01 +788 0x7EB8 //TX_TDDRC_ALPHA_DWN_02 +789 0x7EB8 //TX_TDDRC_ALPHA_DWN_03 +790 0x7EB8 //TX_TDDRC_ALPHA_DWN_04 +791 0x7FFF //TX_TDDRC_TD_DRC_LIMIT +792 0x0800 //TX_TDDRC_POST_LIMIT_GAIN +793 0x0000 //TX_TDDRC_RESRV_0 +794 0x0000 //TX_TDDRC_RESRV_1 +795 0x0018 //TX_FDDRC_BAND_MARGIN_0 +796 0x0030 //TX_FDDRC_BAND_MARGIN_1 +797 0x0050 //TX_FDDRC_BAND_MARGIN_2 +798 0x0080 //TX_FDDRC_BAND_MARGIN_3 +799 0x0007 //TX_FDDRC_BLOCK_EXP +800 0x5000 //TX_FDDRC_THRD_2_0 +801 0x5000 //TX_FDDRC_THRD_2_1 +802 0x5000 //TX_FDDRC_THRD_2_2 +803 0x5000 //TX_FDDRC_THRD_2_3 +804 0x6400 //TX_FDDRC_THRD_3_0 +805 0x6400 //TX_FDDRC_THRD_3_1 +806 0x6400 //TX_FDDRC_THRD_3_2 +807 0x6400 //TX_FDDRC_THRD_3_3 +808 0x2000 //TX_FDDRC_SLANT_0_0 +809 0x2000 //TX_FDDRC_SLANT_0_1 +810 0x2000 //TX_FDDRC_SLANT_0_2 +811 0x2000 //TX_FDDRC_SLANT_0_3 +812 0x5333 //TX_FDDRC_SLANT_1_0 +813 0x5333 //TX_FDDRC_SLANT_1_1 +814 0x5333 //TX_FDDRC_SLANT_1_2 +815 0x5333 //TX_FDDRC_SLANT_1_3 +816 0x0010 //TX_DEADMIC_SILENCE_TH +817 0x0600 //TX_MIC_DEGRADE_TH +818 0x0078 //TX_DEADMIC_CNT +819 0x0078 //TX_MIC_DEGRADE_CNT +820 0x0000 //TX_FDDRC_RESRV_4 +821 0x0000 //TX_FDDRC_RESRV_5 +822 0x0000 //TX_FDDRC_RESRV_6 +823 0x7FFF //TX_KS_NOISEPASTE_FACTOR +824 0x0001 //TX_KS_CONFIG +825 0x7FFF //TX_KS_GAIN_MIN +826 0x0000 //TX_KS_RESRV_0 +827 0x0000 //TX_KS_RESRV_1 +828 0x0000 //TX_KS_RESRV_2 +829 0x7C00 //TX_LAMBDA_PKA_FP +830 0x2000 //TX_TPKA_FP +831 0x0080 //TX_MIN_G_FP +832 0x2000 //TX_MAX_G_FP +833 0x0FA0 //TX_FFP_FP_K_METAL +834 0x4000 //TX_A_POST_FLT_FP +835 0x0F5C //TX_RTO_OUTBEAM_TH +836 0x4CCD //TX_TPKA_FP_THD +837 0x0000 //TX_MAX_G_FP_BLK +838 0x0000 //TX_FFP_FADEIN +839 0x0000 //TX_FFP_FADEOUT +840 0x0000 //TX_WHISPERCTH +841 0x0000 //TX_WHISPERHOLDT +842 0x0000 //TX_WHISP_ENTHH +843 0x0000 //TX_WHISP_ENTHL +844 0x0000 //TX_WHISP_RTOTH +845 0x0000 //TX_WHISP_RTOTH2 +846 0x0096 //TX_MUTE_PERIOD +847 0x0000 //TX_FADE_IN_PERIOD +848 0x0100 //TX_FFP_RESRV_2 +849 0x0020 //TX_FFP_RESRV_3 +850 0x0000 //TX_FFP_RESRV_4 +851 0x0000 //TX_FFP_RESRV_5 +852 0x0000 //TX_FFP_RESRV_6 +853 0x0002 //TX_FILTINDX +854 0x0000 //TX_TDDRC_THRD_0 +855 0x0010 //TX_TDDRC_THRD_1 +856 0x1500 //TX_TDDRC_THRD_2 +857 0x1500 //TX_TDDRC_THRD_3 +858 0x3000 //TX_TDDRC_SLANT_0 +859 0x6E00 //TX_TDDRC_SLANT_1 +860 0x1000 //TX_TDDRC_ALPHA_UP_00 +861 0x7EB8 //TX_TDDRC_ALPHA_DWN_00 +862 0x0000 //TX_TDDRC_HMNC_FLAG +863 0x199A //TX_TDDRC_HMNC_GAIN +864 0x0000 //TX_TDDRC_SMT_FLAG +865 0x0CCD //TX_TDDRC_SMT_W +866 0x05A0 //TX_TDDRC_DRC_GAIN +867 0x7FFF //TX_TDDRC_LMT_THRD +868 0x0000 //TX_TDDRC_LMT_ALPHA +869 0x0000 //TX_TFMASKLTH +870 0x0000 //TX_TFMASKLTHL +871 0x0CCD //TX_TFMASKHTH +872 0x0CCD //TX_TFMASKLTH_BINVAD +873 0xF333 //TX_TFMASKLTH_NS_EST +874 0xF800 //TX_TFMASKLTH_DOA +875 0x0CCD //TX_TFMASKTH_BLESSCUT +876 0x1000 //TX_B_LESSCUT_RTO_MASK +877 0x3800 //TX_SB_RHO_MEAN_TH_ABN +878 0x2000 //TX_B_POST_FLT_MASK +879 0x0000 //TX_B_POST_FLT_MASK1 +880 0x6333 //TX_GAIN_WIND_MASK +881 0x7FFF //TX_TFMASK_BFSTRICT_MUSIC +882 0x0000 //TX_TFMASK_BFSTRICT_NOMUSIC +883 0x7333 //TX_FASTNS_OUTIN_TH +884 0x0CCD //TX_FASTNS_TFMASK_TH +885 0x0CCD //TX_FASTNS_TFMASKBIN_TH1 +886 0x0CCD //TX_FASTNS_TFMASKBIN_TH2 +887 0x0CCD //TX_FASTNS_TFMASKBIN_TH3 +888 0x0028 //TX_FASTNS_ARSPC_TH +889 0xC000 //TX_FASTNS_MASK5_TH +890 0x0810 //TX_POSTSSA_MIN_G_VR_MASK +891 0x1000 //TX_A_LESSCUT_RTO_MASK +892 0x1770 //TX_FASTNS_NOISETH +893 0xC000 //TX_FASTNS_SSA_THLFL +894 0xC000 //TX_FASTNS_SSA_THHFL +895 0xCCCC //TX_FASTNS_SSA_THLFH +896 0xD999 //TX_FASTNS_SSA_THHFH +897 0x2329 //TX_SENDFUNC_REG_MICMUTE +898 0x0010 //TX_SENDFUNC_REG_MICMUTE1 +899 0x0320 //TX_MICMUTE_RATIO_THR +900 0x00A0 //TX_MICMUTE_AMP_THR +901 0x0004 //TX_MICMUTE_HPF_IND +902 0x00C0 //TX_MICMUTE_LOG_EYR_TH +903 0x0012 //TX_MICMUTE_CVG_TIME +904 0x0008 //TX_MICMUTE_RELEASE_TIME +905 0x0E00 //TX_MIC_VOLUME_MIC0MUTE +906 0x0000 //TX_MICMUTE_EPD_OFFSET_0 +907 0x0028 //TX_MICMUTE_FRQ_AEC_L +908 0x7999 //TX_MICMUTE_EAD_THR +909 0x7FFF //TX_MICMUTE_LAMBDA_CB_NLE +910 0x3000 //TX_MICMUTE_LAMBDA_RE_EST +911 0x7F00 //TX_DTD_THR1_MICMUTE_0 +912 0x7900 //TX_DTD_THR1_MICMUTE_1 +913 0x7FFF //TX_DTD_THR1_MICMUTE_2 +914 0x7FFF //TX_DTD_THR1_MICMUTE_3 +915 0x2000 //TX_DTD_THR2_MICMUTE_0 +916 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_0 +917 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_1 +918 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_2 +919 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_3 +920 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_4 +921 0x7FFF //TX_MICMUTE_C_POST_FLT +922 0x03E8 //TX_MICMUTE_DT_CUT_K +923 0x0001 //TX_MICMUTE_DT_CUT_THR +924 0x03E8 //TX_MICMUTE_DT_CUT_K2 +925 0x0001 //TX_MICMUTE_DT_CUT_THR2 +926 0x0064 //TX_MICMUTE_DT2_HOLD_N +927 0x1000 //TX_MICMUTE_RATIODTH_THCUT +928 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOL +929 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOH +930 0x0400 //TX_MICMUTE_C_POST_FLT_MASK +931 0x7999 //TX_MICMUTE_RATIODTL_CUT_TH +932 0x3E80 //TX_MICMUTE_DT_CUT_K1 +933 0x0800 //TX_MICMUTE_N2_SN_EST +934 0xFC00 //TX_MICMUTE_THR_SN_EST_0 +935 0x001C //TX_MICMUTE_MIN_G_CTRL_0 +936 0x6000 //TX_MICMUTE_A_POST_FILT_S_0 +937 0x7000 //TX_MICMUTE_B_POST_FILT_0 +938 0x2710 //TX_MIC1RUB_AMP_THR +939 0x7FFF //TX_MIC1MUTE_RATIO_THR +940 0x0001 //TX_MIC1MUTE_AMP_THR +941 0x0008 //TX_MIC1MUTE_CVG_TIME +942 0x0008 //TX_MIC1MUTE_RELEASE_TIME +943 0x05A0 //TX_AMS_RESRV_01 +944 0x3FFF //TX_AMS_RESRV_02 +945 0x7FFF //TX_AMS_RESRV_03 +946 0x0000 //TX_AMS_RESRV_04 +947 0x0000 //TX_AMS_RESRV_05 +948 0x0000 //TX_AMS_RESRV_06 +949 0x0000 //TX_AMS_RESRV_07 +950 0x0000 //TX_AMS_RESRV_08 +951 0x0000 //TX_AMS_RESRV_09 +952 0x0000 //TX_AMS_RESRV_10 +953 0x0000 //TX_AMS_RESRV_11 +954 0x0000 //TX_AMS_RESRV_12 +955 0x0000 //TX_AMS_RESRV_13 +956 0x0000 //TX_AMS_RESRV_14 +957 0x0000 //TX_AMS_RESRV_15 +958 0x0000 //TX_AMS_RESRV_16 +959 0x0000 //TX_AMS_RESRV_17 +960 0x0000 //TX_AMS_RESRV_18 +961 0x0000 //TX_AMS_RESRV_19 +#RX +0 0x243C //RX_RECVFUNC_MODE_0 +1 0x0000 //RX_RECVFUNC_MODE_1 +2 0x0000 //RX_SAMPLINGFREQ_SIG +3 0x0000 //RX_SAMPLINGFREQ_PROC +4 0x000A //RX_FRAME_SZ +5 0x0000 //RX_DELAY_OPT +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +10 0x0600 //RX_PGA +11 0x7FFF //RX_A_HP +12 0x4000 //RX_B_PE +13 0x7800 //RX_THR_PITCH_DET_0 +14 0x7000 //RX_THR_PITCH_DET_1 +15 0x6000 //RX_THR_PITCH_DET_2 +16 0x0008 //RX_PITCH_BFR_LEN +17 0x0003 //RX_SBD_PITCH_DET +18 0x0100 //RX_PP_RESRV_0 +19 0x0020 //RX_PP_RESRV_1 +20 0x0400 //RX_N_SN_EST +21 0x000C //RX_N2_SN_EST +22 0x0006 //RX_NS_LVL_CTRL +23 0xF800 //RX_THR_SN_EST +24 0x7CCD //RX_LAMBDA_PFILT +25 0x000A //RX_FENS_RESRV_0 +26 0x0190 //RX_FENS_RESRV_1 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +30 0x0002 //RX_EXTRA_NS_L +31 0x0800 //RX_EXTRA_NS_A +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +35 0x199A //RX_A_POST_FLT +36 0x0000 //RX_LMT_THRD +37 0x4000 //RX_LMT_ALPHA +38 0x0014 //RX_FDEQ_SUBNUM +39 0x4840 //RX_FDEQ_GAIN_0 +40 0x3E40 //RX_FDEQ_GAIN_1 +41 0x515E //RX_FDEQ_GAIN_2 +42 0x6470 //RX_FDEQ_GAIN_3 +43 0x7A84 //RX_FDEQ_GAIN_4 +44 0x7C7A //RX_FDEQ_GAIN_5 +45 0x7C7C //RX_FDEQ_GAIN_6 +46 0x7D7C //RX_FDEQ_GAIN_7 +47 0x7E82 //RX_FDEQ_GAIN_8 +48 0x7C80 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0204 //RX_FDEQ_BIN_1 +65 0x0203 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D08 //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +111 0x0002 //RX_FILTINDX +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x055F //RX_TDDRC_DRC_GAIN +125 0x7C00 //RX_LAMBDA_PKA_FP +126 0x1450 //RX_TPKA_FP +127 0x0400 //RX_MIN_G_FP +128 0x0700 //RX_MAX_G_FP +129 0x000A //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +131 0x0000 //RX_MAXLEVEL_CNG +132 0x3000 //RX_BWE_UV_TH +133 0x3000 //RX_BWE_UV_TH2 +134 0x1800 //RX_BWE_UV_TH3 +135 0x1000 //RX_BWE_V_TH +136 0x04CD //RX_BWE_GAIN1_V_TH1 +137 0x0F33 //RX_BWE_GAIN1_V_TH2 +138 0x7333 //RX_BWE_UV_EQ +139 0x199A //RX_BWE_V_EQ +140 0x7333 //RX_BWE_TONE_TH +141 0x0004 //RX_BWE_UV_HOLD_T +142 0x6CCD //RX_BWE_GAIN2_ALPHA +143 0x799A //RX_BWE_GAIN3_ALPHA +144 0x001E //RX_BWE_CUTOFF +145 0x3000 //RX_BWE_GAINFILL +146 0x3200 //RX_BWE_MAXTH_TONE +147 0x2000 //RX_BWE_EQ_0 +148 0x2000 //RX_BWE_EQ_1 +149 0x2000 //RX_BWE_EQ_2 +150 0x2000 //RX_BWE_EQ_3 +151 0x2000 //RX_BWE_EQ_4 +152 0x2000 //RX_BWE_EQ_5 +153 0x2000 //RX_BWE_EQ_6 +154 0x0000 //RX_BWE_RESRV_0 +155 0x0000 //RX_BWE_RESRV_1 +156 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x03A2 //RX_TDDRC_DRC_GAIN +38 0x0014 //RX_FDEQ_SUBNUM +39 0x4840 //RX_FDEQ_GAIN_0 +40 0x4040 //RX_FDEQ_GAIN_1 +41 0x515E //RX_FDEQ_GAIN_2 +42 0x6C74 //RX_FDEQ_GAIN_3 +43 0x8688 //RX_FDEQ_GAIN_4 +44 0x847E //RX_FDEQ_GAIN_5 +45 0x7C78 //RX_FDEQ_GAIN_6 +46 0x8184 //RX_FDEQ_GAIN_7 +47 0x7E82 //RX_FDEQ_GAIN_8 +48 0x7C80 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0204 //RX_FDEQ_BIN_1 +65 0x0203 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0706 //RX_FDEQ_BIN_6 +70 0x0B0A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D08 //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x000C //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x038D //RX_TDDRC_DRC_GAIN +38 0x0014 //RX_FDEQ_SUBNUM +39 0x4840 //RX_FDEQ_GAIN_0 +40 0x4040 //RX_FDEQ_GAIN_1 +41 0x515E //RX_FDEQ_GAIN_2 +42 0x6C74 //RX_FDEQ_GAIN_3 +43 0x8688 //RX_FDEQ_GAIN_4 +44 0x847E //RX_FDEQ_GAIN_5 +45 0x7C78 //RX_FDEQ_GAIN_6 +46 0x8184 //RX_FDEQ_GAIN_7 +47 0x7E82 //RX_FDEQ_GAIN_8 +48 0x7C80 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0204 //RX_FDEQ_BIN_1 +65 0x0203 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0706 //RX_FDEQ_BIN_6 +70 0x0B0A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D08 //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0015 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x038D //RX_TDDRC_DRC_GAIN +38 0x0014 //RX_FDEQ_SUBNUM +39 0x4840 //RX_FDEQ_GAIN_0 +40 0x4040 //RX_FDEQ_GAIN_1 +41 0x515E //RX_FDEQ_GAIN_2 +42 0x6C74 //RX_FDEQ_GAIN_3 +43 0x8688 //RX_FDEQ_GAIN_4 +44 0x847E //RX_FDEQ_GAIN_5 +45 0x7C78 //RX_FDEQ_GAIN_6 +46 0x8184 //RX_FDEQ_GAIN_7 +47 0x7E82 //RX_FDEQ_GAIN_8 +48 0x7C80 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0204 //RX_FDEQ_BIN_1 +65 0x0203 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0706 //RX_FDEQ_BIN_6 +70 0x0B0A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D08 //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0023 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x038D //RX_TDDRC_DRC_GAIN +38 0x0014 //RX_FDEQ_SUBNUM +39 0x4840 //RX_FDEQ_GAIN_0 +40 0x4040 //RX_FDEQ_GAIN_1 +41 0x515E //RX_FDEQ_GAIN_2 +42 0x6C74 //RX_FDEQ_GAIN_3 +43 0x8688 //RX_FDEQ_GAIN_4 +44 0x847E //RX_FDEQ_GAIN_5 +45 0x7C78 //RX_FDEQ_GAIN_6 +46 0x8184 //RX_FDEQ_GAIN_7 +47 0x7E82 //RX_FDEQ_GAIN_8 +48 0x7C80 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0204 //RX_FDEQ_BIN_1 +65 0x0203 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0706 //RX_FDEQ_BIN_6 +70 0x0B0A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D08 //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x003A //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x038D //RX_TDDRC_DRC_GAIN +38 0x0014 //RX_FDEQ_SUBNUM +39 0x4840 //RX_FDEQ_GAIN_0 +40 0x4040 //RX_FDEQ_GAIN_1 +41 0x515E //RX_FDEQ_GAIN_2 +42 0x6C74 //RX_FDEQ_GAIN_3 +43 0x8688 //RX_FDEQ_GAIN_4 +44 0x847E //RX_FDEQ_GAIN_5 +45 0x7C78 //RX_FDEQ_GAIN_6 +46 0x8184 //RX_FDEQ_GAIN_7 +47 0x7E82 //RX_FDEQ_GAIN_8 +48 0x7C80 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0204 //RX_FDEQ_BIN_1 +65 0x0203 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0706 //RX_FDEQ_BIN_6 +70 0x0B0A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D08 //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x005B //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x038D //RX_TDDRC_DRC_GAIN +38 0x0014 //RX_FDEQ_SUBNUM +39 0x4840 //RX_FDEQ_GAIN_0 +40 0x4040 //RX_FDEQ_GAIN_1 +41 0x515E //RX_FDEQ_GAIN_2 +42 0x6C74 //RX_FDEQ_GAIN_3 +43 0x8688 //RX_FDEQ_GAIN_4 +44 0x847E //RX_FDEQ_GAIN_5 +45 0x7C78 //RX_FDEQ_GAIN_6 +46 0x8184 //RX_FDEQ_GAIN_7 +47 0x7E82 //RX_FDEQ_GAIN_8 +48 0x7C80 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0204 //RX_FDEQ_BIN_1 +65 0x0203 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0706 //RX_FDEQ_BIN_6 +70 0x0B0A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D08 //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0090 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x038D //RX_TDDRC_DRC_GAIN +38 0x0014 //RX_FDEQ_SUBNUM +39 0x4840 //RX_FDEQ_GAIN_0 +40 0x4040 //RX_FDEQ_GAIN_1 +41 0x515E //RX_FDEQ_GAIN_2 +42 0x6C74 //RX_FDEQ_GAIN_3 +43 0x8688 //RX_FDEQ_GAIN_4 +44 0x847E //RX_FDEQ_GAIN_5 +45 0x7C78 //RX_FDEQ_GAIN_6 +46 0x8588 //RX_FDEQ_GAIN_7 +47 0x8280 //RX_FDEQ_GAIN_8 +48 0x8080 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0204 //RX_FDEQ_BIN_1 +65 0x0203 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0706 //RX_FDEQ_BIN_6 +70 0x0B0A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D08 //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#RX 2 +157 0x003C //RX_RECVFUNC_MODE_0 +158 0x0000 //RX_RECVFUNC_MODE_1 +159 0x0000 //RX_SAMPLINGFREQ_SIG +160 0x0000 //RX_SAMPLINGFREQ_PROC +161 0x000A //RX_FRAME_SZ +162 0x0000 //RX_DELAY_OPT +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +167 0x0600 //RX_PGA +168 0x7FFF //RX_A_HP +169 0x4000 //RX_B_PE +170 0x7800 //RX_THR_PITCH_DET_0 +171 0x7000 //RX_THR_PITCH_DET_1 +172 0x6000 //RX_THR_PITCH_DET_2 +173 0x0008 //RX_PITCH_BFR_LEN +174 0x0003 //RX_SBD_PITCH_DET +175 0x0100 //RX_PP_RESRV_0 +176 0x0020 //RX_PP_RESRV_1 +177 0x0400 //RX_N_SN_EST +178 0x000C //RX_N2_SN_EST +179 0x0014 //RX_NS_LVL_CTRL +180 0xF800 //RX_THR_SN_EST +181 0x7E00 //RX_LAMBDA_PFILT +182 0x000A //RX_FENS_RESRV_0 +183 0x0190 //RX_FENS_RESRV_1 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +187 0x0002 //RX_EXTRA_NS_L +188 0x0800 //RX_EXTRA_NS_A +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +192 0x199A //RX_A_POST_FLT +193 0x0000 //RX_LMT_THRD +194 0x4000 //RX_LMT_ALPHA +195 0x0014 //RX_FDEQ_SUBNUM +196 0x4840 //RX_FDEQ_GAIN_0 +197 0x3E40 //RX_FDEQ_GAIN_1 +198 0x515E //RX_FDEQ_GAIN_2 +199 0x6470 //RX_FDEQ_GAIN_3 +200 0x7A84 //RX_FDEQ_GAIN_4 +201 0x7C7A //RX_FDEQ_GAIN_5 +202 0x7C7C //RX_FDEQ_GAIN_6 +203 0x7D7C //RX_FDEQ_GAIN_7 +204 0x7E82 //RX_FDEQ_GAIN_8 +205 0x7C80 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0204 //RX_FDEQ_BIN_1 +222 0x0203 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D08 //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +268 0x0002 //RX_FILTINDX +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x055F //RX_TDDRC_DRC_GAIN +282 0x7C00 //RX_LAMBDA_PKA_FP +283 0x13E0 //RX_TPKA_FP +284 0x0080 //RX_MIN_G_FP +285 0x2000 //RX_MAX_G_FP +286 0x000A //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +288 0x0000 //RX_MAXLEVEL_CNG +289 0x3000 //RX_BWE_UV_TH +290 0x3000 //RX_BWE_UV_TH2 +291 0x1800 //RX_BWE_UV_TH3 +292 0x1000 //RX_BWE_V_TH +293 0x04CD //RX_BWE_GAIN1_V_TH1 +294 0x0F33 //RX_BWE_GAIN1_V_TH2 +295 0x7333 //RX_BWE_UV_EQ +296 0x199A //RX_BWE_V_EQ +297 0x7333 //RX_BWE_TONE_TH +298 0x0004 //RX_BWE_UV_HOLD_T +299 0x6CCD //RX_BWE_GAIN2_ALPHA +300 0x799A //RX_BWE_GAIN3_ALPHA +301 0x001E //RX_BWE_CUTOFF +302 0x3000 //RX_BWE_GAINFILL +303 0x3200 //RX_BWE_MAXTH_TONE +304 0x2000 //RX_BWE_EQ_0 +305 0x2000 //RX_BWE_EQ_1 +306 0x2000 //RX_BWE_EQ_2 +307 0x2000 //RX_BWE_EQ_3 +308 0x2000 //RX_BWE_EQ_4 +309 0x2000 //RX_BWE_EQ_5 +310 0x2000 //RX_BWE_EQ_6 +311 0x0000 //RX_BWE_RESRV_0 +312 0x0000 //RX_BWE_RESRV_1 +313 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x055F //RX_TDDRC_DRC_GAIN +195 0x0014 //RX_FDEQ_SUBNUM +196 0x4840 //RX_FDEQ_GAIN_0 +197 0x3E40 //RX_FDEQ_GAIN_1 +198 0x515E //RX_FDEQ_GAIN_2 +199 0x6470 //RX_FDEQ_GAIN_3 +200 0x7A84 //RX_FDEQ_GAIN_4 +201 0x7C7A //RX_FDEQ_GAIN_5 +202 0x7C7C //RX_FDEQ_GAIN_6 +203 0x7D7C //RX_FDEQ_GAIN_7 +204 0x7E82 //RX_FDEQ_GAIN_8 +205 0x7C80 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0204 //RX_FDEQ_BIN_1 +222 0x0203 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D08 //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x000A //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x055F //RX_TDDRC_DRC_GAIN +195 0x0014 //RX_FDEQ_SUBNUM +196 0x4840 //RX_FDEQ_GAIN_0 +197 0x3E40 //RX_FDEQ_GAIN_1 +198 0x515E //RX_FDEQ_GAIN_2 +199 0x6470 //RX_FDEQ_GAIN_3 +200 0x7A84 //RX_FDEQ_GAIN_4 +201 0x7C7A //RX_FDEQ_GAIN_5 +202 0x7C7C //RX_FDEQ_GAIN_6 +203 0x7D7C //RX_FDEQ_GAIN_7 +204 0x7E82 //RX_FDEQ_GAIN_8 +205 0x7C80 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0204 //RX_FDEQ_BIN_1 +222 0x0203 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D08 //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0010 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x055F //RX_TDDRC_DRC_GAIN +195 0x0014 //RX_FDEQ_SUBNUM +196 0x4840 //RX_FDEQ_GAIN_0 +197 0x3E40 //RX_FDEQ_GAIN_1 +198 0x515E //RX_FDEQ_GAIN_2 +199 0x6470 //RX_FDEQ_GAIN_3 +200 0x7A84 //RX_FDEQ_GAIN_4 +201 0x7C7A //RX_FDEQ_GAIN_5 +202 0x7C7C //RX_FDEQ_GAIN_6 +203 0x7D7C //RX_FDEQ_GAIN_7 +204 0x7E82 //RX_FDEQ_GAIN_8 +205 0x7C80 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0204 //RX_FDEQ_BIN_1 +222 0x0203 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D08 //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x001A //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x055F //RX_TDDRC_DRC_GAIN +195 0x0014 //RX_FDEQ_SUBNUM +196 0x4840 //RX_FDEQ_GAIN_0 +197 0x3E40 //RX_FDEQ_GAIN_1 +198 0x515E //RX_FDEQ_GAIN_2 +199 0x6470 //RX_FDEQ_GAIN_3 +200 0x7A84 //RX_FDEQ_GAIN_4 +201 0x7C7A //RX_FDEQ_GAIN_5 +202 0x7C7C //RX_FDEQ_GAIN_6 +203 0x7D7C //RX_FDEQ_GAIN_7 +204 0x7E82 //RX_FDEQ_GAIN_8 +205 0x7C80 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0204 //RX_FDEQ_BIN_1 +222 0x0203 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D08 //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0034 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x055F //RX_TDDRC_DRC_GAIN +195 0x0014 //RX_FDEQ_SUBNUM +196 0x4840 //RX_FDEQ_GAIN_0 +197 0x3E40 //RX_FDEQ_GAIN_1 +198 0x515E //RX_FDEQ_GAIN_2 +199 0x6470 //RX_FDEQ_GAIN_3 +200 0x7A84 //RX_FDEQ_GAIN_4 +201 0x7C7A //RX_FDEQ_GAIN_5 +202 0x7C7C //RX_FDEQ_GAIN_6 +203 0x7D7C //RX_FDEQ_GAIN_7 +204 0x7E82 //RX_FDEQ_GAIN_8 +205 0x7C80 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0204 //RX_FDEQ_BIN_1 +222 0x0203 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D08 //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0045 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x055F //RX_TDDRC_DRC_GAIN +195 0x0014 //RX_FDEQ_SUBNUM +196 0x4840 //RX_FDEQ_GAIN_0 +197 0x3E40 //RX_FDEQ_GAIN_1 +198 0x515E //RX_FDEQ_GAIN_2 +199 0x6470 //RX_FDEQ_GAIN_3 +200 0x7A84 //RX_FDEQ_GAIN_4 +201 0x7C7A //RX_FDEQ_GAIN_5 +202 0x7C7C //RX_FDEQ_GAIN_6 +203 0x7D7C //RX_FDEQ_GAIN_7 +204 0x7E82 //RX_FDEQ_GAIN_8 +205 0x7C80 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0204 //RX_FDEQ_BIN_1 +222 0x0203 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D08 //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0074 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x055F //RX_TDDRC_DRC_GAIN +195 0x0014 //RX_FDEQ_SUBNUM +196 0x4840 //RX_FDEQ_GAIN_0 +197 0x3E40 //RX_FDEQ_GAIN_1 +198 0x515E //RX_FDEQ_GAIN_2 +199 0x6470 //RX_FDEQ_GAIN_3 +200 0x7A84 //RX_FDEQ_GAIN_4 +201 0x7C7A //RX_FDEQ_GAIN_5 +202 0x7C7C //RX_FDEQ_GAIN_6 +203 0x7D7C //RX_FDEQ_GAIN_7 +204 0x7E82 //RX_FDEQ_GAIN_8 +205 0x7C80 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0204 //RX_FDEQ_BIN_1 +222 0x0203 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D08 //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 + +#CASE_NAME HANDSET-HANDSET-VOICE_GENERIC-WB +#PARAM_MODE FULL +#PARAM_TYPE TX+2RX +#TOTAL_CUSTOM_STEP 7+7 +#TX +0 0x0000 //TX_OPERATION_MODE_0 +1 0x0000 //TX_OPERATION_MODE_1 +2 0x0036 //TX_PATCH_REG +3 0x2F7F //TX_SENDFUNC_MODE_0 +4 0x0000 //TX_SENDFUNC_MODE_1 +5 0x0002 //TX_NUM_MIC +6 0x0001 //TX_SAMPLINGFREQ_SIG +7 0x0001 //TX_SAMPLINGFREQ_PROC +8 0x000A //TX_FRAME_SZ_SIG +9 0x000A //TX_FRAME_SZ +10 0x0000 //TX_DELAY_OPT +11 0x0028 //TX_MAX_TAIL_LENGTH +12 0x0001 //TX_NUM_LOUTCHN +13 0x0001 //TX_MAXNUM_AECREF +14 0x0000 //TX_DBG_FUNC_REG +15 0x0000 //TX_DBG_FUNC_REG1 +16 0x0000 //TX_SYS_RESRV_0 +17 0x0000 //TX_SYS_RESRV_1 +18 0x0000 //TX_SYS_RESRV_2 +19 0x0000 //TX_SYS_RESRV_3 +20 0x0000 //TX_DIST2REF0 +21 0x00A3 //TX_DIST2REF1 +22 0x0000 //TX_DIST2REF_02 +23 0x0000 //TX_DIST2REF_03 +24 0x0000 //TX_DIST2REF_04 +25 0x0000 //TX_DIST2REF_05 +26 0x0000 //TX_MMIC +27 0x1000 //TX_PGA_0 +28 0x1000 //TX_PGA_1 +29 0x1000 //TX_PGA_2 +30 0x0000 //TX_PGA_3 +31 0x0000 //TX_PGA_4 +32 0x0000 //TX_PGA_5 +33 0x0000 //TX_MIC_PAIRS +34 0x0000 //TX_MIC_PAIRS_HS +35 0x0002 //TX_MICS_FOR_BF +36 0x0000 //TX_MIC_PAIRS_FORL1 +37 0x0002 //TX_MICS_OF_PAIR0 +38 0x0002 //TX_MICS_OF_PAIR1 +39 0x0002 //TX_MICS_OF_PAIR2 +40 0x0002 //TX_MICS_OF_PAIR3 +41 0x0000 //TX_MIC_DATA_SRC0 +42 0x0002 //TX_MIC_DATA_SRC1 +43 0x0001 //TX_MIC_DATA_SRC2 +44 0x0000 //TX_MIC_DATA_SRC3 +45 0x0000 //TX_MIC_PAIR_CH_04 +46 0x0000 //TX_MIC_PAIR_CH_05 +47 0x0000 //TX_MIC_PAIR_CH_10 +48 0x0000 //TX_MIC_PAIR_CH_11 +49 0x0000 //TX_MIC_PAIR_CH_12 +50 0x0000 //TX_MIC_PAIR_CH_13 +51 0x0000 //TX_MIC_PAIR_CH_14 +52 0x05DC //TX_HD_BIN_MASK +53 0x0010 //TX_HD_SUBAND_MASK +54 0x19A1 //TX_HD_FRAME_AVG_MASK +55 0x0320 //TX_HD_MIN_FRQ +56 0x1000 //TX_HD_ALPHA_PSD +57 0x1100 //TX_T_PHPR1 +58 0x0000 //TX_T_PHPR2 +59 0x0000 //TX_T_PTPR +60 0x0000 //TX_T_PNPR +61 0x0000 //TX_T_PAPR1 +62 0xEE6C //TX_T_PSDVAT +63 0x0800 //TX_CNT +64 0x4000 //TX_ANTI_HOWL_GAIN +65 0x0001 //TX_MICFORBFMARK_0 +66 0x0001 //TX_MICFORBFMARK_1 +67 0x0001 //TX_MICFORBFMARK_2 +68 0x0001 //TX_MICFORBFMARK_3 +69 0x0001 //TX_MICFORBFMARK_4 +70 0x0001 //TX_MICFORBFMARK_5 +71 0x0000 //TX_DIST2REF_10 +72 0x3A66 //TX_DIST2REF_11 +73 0x0000 //TX_DIST2REF2 +74 0x0000 //TX_DIST2REF_13 +75 0x0000 //TX_DIST2REF_14 +76 0x0000 //TX_DIST2REF_15 +77 0x0000 //TX_DIST2REF_20 +78 0x0000 //TX_DIST2REF_21 +79 0x0000 //TX_DIST2REF_22 +80 0x0000 //TX_DIST2REF_23 +81 0x0000 //TX_DIST2REF_24 +82 0x0000 //TX_DIST2REF_25 +83 0x0000 //TX_DIST2REF_30 +84 0x0000 //TX_DIST2REF_31 +85 0x0000 //TX_DIST2REF_32 +86 0x0000 //TX_DIST2REF_33 +87 0x0000 //TX_DIST2REF_34 +88 0x0000 //TX_DIST2REF_35 +89 0x0000 //TX_MIC_LOC_00 +90 0x0000 //TX_MIC_LOC_01 +91 0x0000 //TX_MIC_LOC_02 +92 0x0000 //TX_MIC_LOC_03 +93 0x0000 //TX_MIC_LOC_04 +94 0x0000 //TX_MIC_LOC_05 +95 0x0000 //TX_MIC_LOC_10 +96 0x0000 //TX_MIC_LOC_11 +97 0x0000 //TX_MIC_LOC_12 +98 0x0000 //TX_MIC_LOC_13 +99 0x0000 //TX_MIC_LOC_14 +100 0x0000 //TX_MIC_LOC_15 +101 0x0000 //TX_MIC_LOC_20 +102 0x0000 //TX_MIC_LOC_21 +103 0x0000 //TX_MIC_LOC_22 +104 0x0000 //TX_MIC_LOC_23 +105 0x0000 //TX_MIC_LOC_24 +106 0x0000 //TX_MIC_LOC_25 +107 0x0800 //TX_MIC_REFBLK_VOLUME +108 0x0AAC //TX_MIC_BLOCK_VOLUME +109 0x0000 //TX_INVERSE_MASK +110 0x0000 //TX_ADCS_MASK +111 0x04D0 //TX_ADCS_GAIN +112 0x4000 //TX_NFC_GAINFAC +113 0x0000 //TX_MAINMIC_BLKFACTOR +114 0x0000 //TX_REFMIC_BLKFACTOR +115 0x0000 //TX_BLMIC_BLKFACTOR +116 0x0000 //TX_BRMIC_BLKFACTOR +117 0x0031 //TX_MICBLK_START_BIN +118 0x0060 //TX_MICBLK_END_BIN +119 0x0015 //TX_MICBLK_FE_HOLD +120 0xFFF2 //TX_MICBLK_MR_EXP_TH +121 0xFFF2 //TX_MICBLK_LR_EXP_TH +122 0x0000 //TX_FENE_HOLD +123 0x4000 //TX_FE_ENER_TH_MTS +124 0x0004 //TX_FE_ENER_TH_EXP +125 0x6000 //TX_C_POST_FLT_MIC_MAINBLK +126 0x6000 //TX_C_POST_FLT_MIC_REFBLK +127 0x0010 //TX_MIC_BLOCK_N +128 0x7B02 //TX_A_HP +129 0x4000 //TX_B_PE +130 0x1800 //TX_THR_PITCH_DET_0 +131 0x1000 //TX_THR_PITCH_DET_1 +132 0x0800 //TX_THR_PITCH_DET_2 +133 0x0008 //TX_PITCH_BFR_LEN +134 0x0003 //TX_SBD_PITCH_DET +135 0x0050 //TX_TD_AEC_L +136 0x4000 //TX_MU0_UNP_TD_AEC +137 0x1000 //TX_MU0_PTD_TD_AEC +138 0x0000 //TX_PP_RESRV_0 +139 0x2A94 //TX_PP_RESRV_1 +140 0x55F0 //TX_PP_RESRV_2 +141 0x0000 //TX_PP_RESRV_3 +142 0x0000 //TX_PP_RESRV_4 +143 0x0000 //TX_PP_RESRV_5 +144 0x0000 //TX_PP_RESRV_6 +145 0x0000 //TX_PP_RESRV_7 +146 0x0028 //TX_TAIL_LENGTH +147 0x0800 //TX_AEC_REF_GAIN_0 +148 0x0800 //TX_AEC_REF_GAIN_1 +149 0x0800 //TX_AEC_REF_GAIN_2 +150 0x6000 //TX_EAD_THR +151 0x2000 //TX_THR_RE_EST +152 0x0100 //TX_MIN_EQ_RE_EST_0 +153 0x0100 //TX_MIN_EQ_RE_EST_1 +154 0x0100 //TX_MIN_EQ_RE_EST_2 +155 0x0200 //TX_MIN_EQ_RE_EST_3 +156 0x0200 //TX_MIN_EQ_RE_EST_4 +157 0x0200 //TX_MIN_EQ_RE_EST_5 +158 0x0200 //TX_MIN_EQ_RE_EST_6 +159 0x0200 //TX_MIN_EQ_RE_EST_7 +160 0x1000 //TX_MIN_EQ_RE_EST_8 +161 0x1000 //TX_MIN_EQ_RE_EST_9 +162 0x1000 //TX_MIN_EQ_RE_EST_10 +163 0x0400 //TX_MIN_EQ_RE_EST_11 +164 0x1000 //TX_MIN_EQ_RE_EST_12 +165 0x3000 //TX_LAMBDA_RE_EST +166 0x1000 //TX_LAMBDA_CB_NLE +167 0x0400 //TX_C_POST_FLT +168 0x4000 //TX_GAIN_NP +169 0x003C //TX_SE_HOLD_N +170 0x0046 //TX_DT_HOLD_N +171 0x03E8 //TX_DT2_HOLD_N +172 0x6666 //TX_AEC_RESRV_0 +173 0x0000 //TX_AEC_RESRV_1 +174 0x0014 //TX_AEC_RESRV_2 +175 0x0000 //TX_MIC_DELAY_LENGTH +176 0x0000 //TX_REF_DELAY_LENGTH +177 0x0000 //TX_ADD_LINEIN_GAINL +178 0x0000 //TX_ADD_LINEIN_GAINH +179 0x0000 //TX_MIN_EQ_RE_EST_14 +180 0x0000 //TX_DTD_THR1_8 +181 0x7FFF //TX_DTD_THR2_8 +182 0x0000 //TX_DTD_MIC_BLK2 +183 0x0008 //TX_FRQ_LIN_LEN +184 0x7FFF //TX_FRQ_AEC_LEN_RHO +185 0x6000 //TX_MU0_UNP_FRQ_AEC +186 0x4000 //TX_MU0_PTD_FRQ_AEC +187 0x000A //TX_MINENOISETH +188 0x0800 //TX_MU0_RE_EST +189 0x0001 //TX_AEC_NUM_CH +190 0x0000 //TX_BIGECHOATTENUATION_MAX +191 0x2000 //TX_A_POST_FLT_MICBLK +192 0x0000 //TX_BLKENERTH +193 0x0000 //TX_BLKENERHIGHTH +194 0x0000 //TX_NORMENERTH +195 0x0000 //TX_NORMENERHIGHTH +196 0x0000 //TX_NORMENERHIGHTHL +197 0x7000 //TX_DTD_THR1_0 +198 0x7000 //TX_DTD_THR1_1 +199 0x7000 //TX_DTD_THR1_2 +200 0x7F00 //TX_DTD_THR1_3 +201 0x7F00 //TX_DTD_THR1_4 +202 0x7F00 //TX_DTD_THR1_5 +203 0x7F00 //TX_DTD_THR1_6 +204 0x2000 //TX_DTD_THR2_0 +205 0x2000 //TX_DTD_THR2_1 +206 0x2000 //TX_DTD_THR2_2 +207 0x1000 //TX_DTD_THR2_3 +208 0x1000 //TX_DTD_THR2_4 +209 0x1000 //TX_DTD_THR2_5 +210 0x1000 //TX_DTD_THR2_6 +211 0x7FFF //TX_DTD_THR3 +212 0x0000 //TX_SPK_CUT_K +213 0x1B58 //TX_DT_CUT_K +214 0x0100 //TX_DT_CUT_THR +215 0x04EB //TX_COMFORT_G +216 0x01F4 //TX_POWER_YOUT_TH +217 0x4000 //TX_FDPFGAINECHO +218 0x0000 //TX_DTD_HD_THR +219 0x0000 //TX_SPK_CUT_K_S +220 0x0000 //TX_DTD_MIC_BLK +221 0x0400 //TX_ADPT_STRICT_L +222 0x0200 //TX_ADPT_STRICT_H +223 0x0000 //TX_RATIO_DT_L_TH_LOW +224 0x0000 //TX_RATIO_DT_H_TH_LOW +225 0x0000 //TX_RATIO_DT_L_TH_HIGH +226 0x0000 //TX_RATIO_DT_H_TH_HIGH +227 0x0000 //TX_RATIO_DT_L0_TH +228 0x2000 //TX_B_POST_FILT_ECHO_L +229 0x2000 //TX_B_POST_FILT_ECHO_H +230 0x0200 //TX_MIN_G_CTRL_ECHO +231 0x7FFF //TX_B_LESSCUT_RTO_ECHO +232 0x0000 //TX_EPD_OFFSET_00 +233 0x0000 //TX_EPD_OFFST_01 +234 0x0000 //TX_RATIO_DT_L0_TH_HIGH +235 0x3A98 //TX_RATIO_DT_H_TH_CUT +236 0x7FFF //TX_MIN_EQ_RE_EST_13 +237 0x0000 //TX_DTD_THR1_7 +238 0x0000 //TX_DTD_THR2_7 +239 0x0800 //TX_DT_RESRV_7 +240 0x0800 //TX_DT_RESRV_8 +241 0x0000 //TX_DT_RESRV_9 +242 0xF600 //TX_THR_SN_EST_0 +243 0xFA00 //TX_THR_SN_EST_1 +244 0xFB00 //TX_THR_SN_EST_2 +245 0xF800 //TX_THR_SN_EST_3 +246 0xFA00 //TX_THR_SN_EST_4 +247 0xF800 //TX_THR_SN_EST_5 +248 0xF800 //TX_THR_SN_EST_6 +249 0xF700 //TX_THR_SN_EST_7 +250 0x0000 //TX_DELTA_THR_SN_EST_0 +251 0x01A0 //TX_DELTA_THR_SN_EST_1 +252 0x0200 //TX_DELTA_THR_SN_EST_2 +253 0x0200 //TX_DELTA_THR_SN_EST_3 +254 0x0100 //TX_DELTA_THR_SN_EST_4 +255 0x0200 //TX_DELTA_THR_SN_EST_5 +256 0x0100 //TX_DELTA_THR_SN_EST_6 +257 0x0200 //TX_DELTA_THR_SN_EST_7 +258 0x4000 //TX_LAMBDA_NN_EST_0 +259 0x5000 //TX_LAMBDA_NN_EST_1 +260 0x4000 //TX_LAMBDA_NN_EST_2 +261 0x4000 //TX_LAMBDA_NN_EST_3 +262 0x4000 //TX_LAMBDA_NN_EST_4 +263 0x4000 //TX_LAMBDA_NN_EST_5 +264 0x4000 //TX_LAMBDA_NN_EST_6 +265 0x4000 //TX_LAMBDA_NN_EST_7 +266 0x0400 //TX_N_SN_EST +267 0x001E //TX_INBEAM_T +268 0x0041 //TX_INBEAMHOLDT +269 0x2000 //TX_G_STRICT +270 0x0000 //TX_EQ_THR_BF +271 0x799A //TX_LAMBDA_EQ_BF +272 0x1000 //TX_NE_RTO_TH +273 0x1000 //TX_NE_RTO_TH_L +274 0x2000 //TX_MAINREFRTOH_TH_H +275 0x1400 //TX_MAINREFRTOH_TH_L +276 0x2000 //TX_MAINREFRTO_TH_H +277 0x1400 //TX_MAINREFRTO_TH_L +278 0x0000 //TX_MAINREFRTO_TH_EQ +279 0x1000 //TX_B_POST_FLT_0 +280 0x4000 //TX_B_POST_FLT_1 +281 0x0018 //TX_NS_LVL_CTRL_0 +282 0x0019 //TX_NS_LVL_CTRL_1 +283 0x0018 //TX_NS_LVL_CTRL_2 +284 0x0019 //TX_NS_LVL_CTRL_3 +285 0x001A //TX_NS_LVL_CTRL_4 +286 0x001E //TX_NS_LVL_CTRL_5 +287 0x001C //TX_NS_LVL_CTRL_6 +288 0x001C //TX_NS_LVL_CTRL_7 +289 0x000E //TX_MIN_GAIN_S_0 +290 0x0012 //TX_MIN_GAIN_S_1 +291 0x0012 //TX_MIN_GAIN_S_2 +292 0x0012 //TX_MIN_GAIN_S_3 +293 0x0018 //TX_MIN_GAIN_S_4 +294 0x0018 //TX_MIN_GAIN_S_5 +295 0x0018 //TX_MIN_GAIN_S_6 +296 0x0018 //TX_MIN_GAIN_S_7 +297 0x5000 //TX_NMOS_SUP +298 0x0000 //TX_NS_MAX_PRI_SNR_TH +299 0x0000 //TX_NMOS_SUP_MENSA +300 0x7FFF //TX_SNRI_SUP_0 +301 0x5000 //TX_SNRI_SUP_1 +302 0x4000 //TX_SNRI_SUP_2 +303 0x4000 //TX_SNRI_SUP_3 +304 0x4000 //TX_SNRI_SUP_4 +305 0x4000 //TX_SNRI_SUP_5 +306 0x4000 //TX_SNRI_SUP_6 +307 0x4000 //TX_SNRI_SUP_7 +308 0x4000 //TX_THR_LFNS +309 0x0018 //TX_G_LFNS +310 0x09C4 //TX_GAIN0_NTH +311 0x000A //TX_MUSIC_MORENS +312 0x7FFF //TX_A_POST_FILT_0 +313 0x2000 //TX_A_POST_FILT_1 +314 0x7000 //TX_A_POST_FILT_S_0 +315 0x3000 //TX_A_POST_FILT_S_1 +316 0x3000 //TX_A_POST_FILT_S_2 +317 0x2000 //TX_A_POST_FILT_S_3 +318 0x7000 //TX_A_POST_FILT_S_4 +319 0x7000 //TX_A_POST_FILT_S_5 +320 0x7000 //TX_A_POST_FILT_S_6 +321 0x7000 //TX_A_POST_FILT_S_7 +322 0x1000 //TX_B_POST_FILT_0 +323 0x4000 //TX_B_POST_FILT_1 +324 0x4000 //TX_B_POST_FILT_2 +325 0x4000 //TX_B_POST_FILT_3 +326 0x4000 //TX_B_POST_FILT_4 +327 0x4000 //TX_B_POST_FILT_5 +328 0x5000 //TX_B_POST_FILT_6 +329 0x4000 //TX_B_POST_FILT_7 +330 0x4000 //TX_B_LESSCUT_RTO_S_0 +331 0x6000 //TX_B_LESSCUT_RTO_S_1 +332 0x6000 //TX_B_LESSCUT_RTO_S_2 +333 0x6000 //TX_B_LESSCUT_RTO_S_3 +334 0x7FFF //TX_B_LESSCUT_RTO_S_4 +335 0x6000 //TX_B_LESSCUT_RTO_S_5 +336 0x6000 //TX_B_LESSCUT_RTO_S_6 +337 0x7FFF //TX_B_LESSCUT_RTO_S_7 +338 0x7C29 //TX_LAMBDA_PFILT +339 0x7C29 //TX_LAMBDA_PFILT_S_0 +340 0x7C29 //TX_LAMBDA_PFILT_S_1 +341 0x7C29 //TX_LAMBDA_PFILT_S_2 +342 0x7C29 //TX_LAMBDA_PFILT_S_3 +343 0x7C29 //TX_LAMBDA_PFILT_S_4 +344 0x7C29 //TX_LAMBDA_PFILT_S_5 +345 0x7C29 //TX_LAMBDA_PFILT_S_6 +346 0x7C29 //TX_LAMBDA_PFILT_S_7 +347 0x0200 //TX_K_PEPPER +348 0x0600 //TX_A_PEPPER +349 0x1D4C //TX_K_PEPPER_HF +350 0x0400 //TX_A_PEPPER_HF +351 0x0001 //TX_HMNC_BST_FLG +352 0x4000 //TX_HMNC_BST_THR +353 0x0800 //TX_DT_BINVAD_TH_0 +354 0x0800 //TX_DT_BINVAD_TH_1 +355 0x0800 //TX_DT_BINVAD_TH_2 +356 0x0800 //TX_DT_BINVAD_TH_3 +357 0x0000 //TX_DT_BINVAD_ENDF +358 0x1000 //TX_C_POST_FLT_DT +359 0x7FFF //TX_NS_B_POST_FLT_LESSCUT +360 0x0100 //TX_DT_BOOST +361 0x0000 //TX_BF_SGRAD_FLG +362 0x0005 //TX_BF_DVG_TH +363 0x001E //TX_SN_C_F +364 0x0000 //TX_K_APT +365 0x0001 //TX_NOISEDET +366 0x0190 //TX_NDETCT +367 0x000A //TX_NOISE_TH_0 +368 0x7FFF //TX_NOISE_TH_0_2 +369 0x7FFF //TX_NOISE_TH_0_3 +370 0x0139 //TX_NOISE_TH_1 +371 0x0479 //TX_NOISE_TH_2 +372 0x2328 //TX_NOISE_TH_3 +373 0x4422 //TX_NOISE_TH_4 +374 0x5586 //TX_NOISE_TH_5 +375 0x4425 //TX_NOISE_TH_5_2 +376 0x0032 //TX_NOISE_TH_5_3 +377 0x4E20 //TX_NOISE_TH_5_4 +378 0x21E8 //TX_NOISE_TH_6 +379 0x0014 //TX_MINENOISE_TH +380 0xD508 //TX_MORENS_TFMASK_TH +381 0x0001 //TX_DRC_QUIET_FLOOR +382 0x6D60 //TX_RATIODTL_CUT_TH +383 0x0DAC //TX_DT_CUT_K1 +384 0x00A5 //TX_OUT_ENER_S_TH_CLEAN +385 0x00A5 //TX_OUT_ENER_S_TH_LESSCLEAN +386 0x00A5 //TX_OUT_ENER_S_TH_NOISY +387 0x0029 //TX_OUT_ENER_TH_NOISE +388 0x00CE //TX_OUT_ENER_TH_SPEECH +389 0x2000 //TX_SN_NPB_GAIN +390 0x0000 //TX_NN_NPB_GAIN +391 0x3000 //TX_POST_MASK_SUP_HSNE +392 0x07D0 //TX_TAIL_DET_TH +393 0x4000 //TX_B_LESSCUT_RTO_WTA +394 0x0000 //TX_MEL_G_R +395 0x0080 //TX_SUPHIGH_TH +396 0x0500 //TX_MASK_G_R +397 0x0002 //TX_EXTRA_NS_L +398 0x1800 //TX_C_POST_FLT_MASK +399 0x7FFF //TX_A_POST_FLT_WNS +400 0x0148 //TX_MIN_G_LOW300HZ +401 0x0004 //TX_MAXLEVEL_CNG +402 0x00B4 //TX_STN_NOISE_TH +403 0x4000 //TX_POST_MASK_SUP +404 0x7FFF //TX_POST_MASK_ADJUST +405 0x00C8 //TX_NS_ENOISE_MIC0_TH +406 0x0014 //TX_MINENOISE_MIC0_TH +407 0x012C //TX_MINENOISE_MIC0_S_TH +408 0x4900 //TX_MIN_G_CTRL_SSNS +409 0x1000 //TX_METAL_RTO_THR +410 0x0FA0 //TX_NS_FP_K_METAL +411 0x3A98 //TX_NOISEDET_BOOST_TH +412 0x0FA0 //TX_NSMOOTH_TH +413 0x0000 //TX_NS_RESRV_8 +414 0x1800 //TX_RHO_UPB +415 0x2328 //TX_N_HOLD_HS +416 0x006E //TX_N_RHO_BFR0 +417 0x7FFF //TX_LAMBDA_ARSP_EST +418 0x0100 //TX_EXTRA_GAIN_MICBLOCK +419 0x0333 //TX_THR_STD_NSR +420 0x019A //TX_THR_STD_PLH +421 0x03E8 //TX_N_HOLD_STD +422 0x0066 //TX_THR_STD_RHO +423 0x2800 //TX_BF_RESET_THR_HS +424 0x0CCD //TX_SB_RTO_MEAN_TH +425 0x0300 //TX_SB_RHO_MEAN_TH_NTALK +426 0x1C00 //TX_SB_RTO_MEAN_TH_ABN +427 0x2EE0 //TX_SB_RTO_MEAN_TH_RUB +428 0x0000 //TX_WTA_EN_RTO_TH +429 0x1400 //TX_TOP_ENER_TH_F +430 0x0100 //TX_DESIRED_TALK_HOLDT +431 0x0800 //TX_MIC_BLOCK_FACTOR +432 0x0000 //TX_NSEST_BFRLRNRDC +433 0x0000 //TX_THR_POST_FLT_HS +434 0x0010 //TX_HS_VAD_BIN +435 0x2666 //TX_THR_VAD_HS +436 0x2CCD //TX_MEAN_RTO_MIN_TH2 +437 0x0032 //TX_SILENCE_T +438 0x0000 //TX_A_POST_FLT_WTA +439 0x799A //TX_LAMBDA_PFLT_WTA +440 0x05A8 //TX_SB_RHO_MEAN2_TH +441 0x0384 //TX_SB_RHO_MEAN3_TH +442 0x0000 //TX_HS_RESRV_4 +443 0x0000 //TX_HS_RESRV_5 +444 0x0001 //TX_DOA_VAD_THR_1 +445 0x003C //TX_DOA_VAD_THR_2 +446 0x0028 //TX_DOA_VAD_THR1_0 +447 0x0028 //TX_DOA_VAD_THR1_1 +448 0x0000 //TX_SRC_DOA_RNG_LOW_0A +449 0x001E //TX_SRC_DOA_RNG_HIGH_0A +450 0x005A //TX_DFLT_SRC_DOA_0A +451 0x0000 //TX_SRC_DOA_RNG_LOW_0B +452 0x0000 //TX_SRC_DOA_RNG_HIGH_0B +453 0x0000 //TX_DFLT_SRC_DOA_0B +454 0x0000 //TX_SRC_DOA_RNG_LOW_0C +455 0x0000 //TX_SRC_DOA_RNG_HIGH_0C +456 0x0000 //TX_DFLT_SRC_DOA_0C +457 0x0000 //TX_SRC_DOA_RNG_LOW_0D +458 0x0000 //TX_SRC_DOA_RNG_HIGH_0D +459 0x0000 //TX_DFLT_SRC_DOA_0D +460 0x0000 //TX_SRC_DOA_RNG_LOW_1A +461 0x00B4 //TX_SRC_DOA_RNG_HIGH_1A +462 0x005A //TX_DFLT_SRC_DOA_1A +463 0x0000 //TX_SRC_DOA_RNG_LOW_1B +464 0x00B4 //TX_SRC_DOA_RNG_HIGH_1B +465 0x005A //TX_DFLT_SRC_DOA_1B +466 0x0000 //TX_SRC_DOA_RNG_LOW_1C +467 0x00B4 //TX_SRC_DOA_RNG_HIGH_1C +468 0x005A //TX_DFLT_SRC_DOA_1C +469 0x0000 //TX_SRC_DOA_RNG_LOW_1D +470 0x00B4 //TX_SRC_DOA_RNG_HIGH_1D +471 0x005A //TX_DFLT_SRC_DOA_1D +472 0x0100 //TX_BF_HOLDOFF_T +473 0x7FFF //TX_DOA_COST_FACTOR +474 0x0D9A //TX_MAINTOREFR_TH0 +475 0x071C //TX_DOA_TRK_THR +476 0x012C //TX_DOA_TRACK_HT +477 0x0200 //TX_N1_HOLD_HF +478 0x0100 //TX_N2_HOLD_HF +479 0x2A3D //TX_BF_RESET_THR_HF +480 0x7333 //TX_DOA_SMOOTH +481 0x0800 //TX_MU_BF +482 0x0800 //TX_BF_MU_LF_B2 +483 0x0040 //TX_BF_FC_END_BIN_B2 +484 0x0020 //TX_BF_FC_END_BIN +485 0x0000 //TX_HF_RESRV_25 +486 0x0000 //TX_HF_RESRV_26 +487 0x0007 //TX_N_DOA_SEED +488 0x0001 //TX_FINE_DOA_SEARCH_FLG +489 0x0000 //TX_HF_RESRV_27 +490 0x038E //TX_DLT_SRC_DOA_RNG +491 0x0200 //TX_BF_MU_LF +492 0x0000 //TX_DFLT_SRC_LOC_0 +493 0x7FFF //TX_DFLT_SRC_LOC_1 +494 0x0000 //TX_DFLT_SRC_LOC_2 +495 0x038E //TX_DOA_TRACK_VADTH +496 0x0000 //TX_DOA_TRACK_NEW +497 0x0280 //TX_NOR_OFF_THR +498 0x7C00 //TX_MORE_ON_700HZ_THR +499 0x0200 //TX_MU_BF_ADPT_NS +500 0x0000 //TX_ADAPT_LEN +501 0x6666 //TX_MORE_SNS +502 0x0000 //TX_NOR_OFF_TH1 +503 0x0000 //TX_WIDE_MASK_TH +504 0xD333 //TX_SUBSNRATIOHIGH4MEANBCK_THR +505 0x6000 //TX_C_POST_FLT_CUT +506 0x2000 //TX_RADIODTLV +507 0x0320 //TX_POWER_LINEIN_TH +508 0x0014 //TX_FE_VADCOUNT_TH_FC +509 0x000A //TX_ECHO_SUPP_FC +510 0x0C80 //TX_ECHO_TH +511 0x6666 //TX_MIC_TO_BFGAIN +512 0x0000 //TX_MICTOBFGAIN0 +513 0x0000 //TX_FASTMUE_TH +514 0x3000 //TX_DEREVERB_LF_MU +515 0x34CD //TX_DEREVERB_HF_MU +516 0x0007 //TX_DEREVERB_DELAY +517 0x0004 //TX_DEREVERB_COEF_LEN +518 0x0003 //TX_DEREVERB_DNR +519 0x0000 //TX_DEREVERB_ALPHA +520 0x0000 //TX_DEREVERB_BETA +521 0x0000 //TX_GSC_RTOL_TH +522 0x0000 //TX_GSC_RTOH_TH +523 0x7E2C //TX_WIDE2_MEANHTH +524 0x0000 //TX_DR_RESRV_5 +525 0x0000 //TX_DR_RESRV_6 +526 0x0000 //TX_DR_RESRV_7 +527 0x0000 //TX_DR_RESRV_8 +528 0x1333 //TX_WIND_MARK_TH +529 0x399A //TX_CORR_THR +530 0x0004 //TX_SNR_THR +531 0x0010 //TX_ENGY_THR +532 0x1770 //TX_CORR_HIGH_TH +533 0x6000 //TX_ENGY_THR_2 +534 0x3400 //TX_MEAN_RTO_THR +535 0x0028 //TX_WNS_ENOISE_MIC0_TH +536 0x3000 //TX_RATIOMICL_TH +537 0x7FFF //TX_CALIG_HS +538 0x0000 //TX_LVL_CTRL +539 0x0010 //TX_WIND_SUPRTO +540 0x0014 //TX_WNS_MIN_G +541 0x0600 //TX_WNS_B_POST_FLT +542 0x3000 //TX_RATIOMICH_TH +543 0xD120 //TX_WIND_INBEAM_L_TH +544 0x0FA0 //TX_WIND_INBEAM_H_TH +545 0x2000 //TX_WNS_RESRV_0 +546 0x59D8 //TX_WNS_RESRV_1 +547 0x0200 //TX_WNS_RESRV_2 +548 0x0000 //TX_WNS_RESRV_3 +549 0x0000 //TX_WNS_RESRV_4 +550 0x0000 //TX_WNS_RESRV_5 +551 0x0000 //TX_WNS_RESRV_6 +552 0x0000 //TX_BVE_NOISE_FLOOR_0 +553 0x0070 //TX_BVE_NOISE_FLOOR_1 +554 0x0070 //TX_BVE_NOISE_FLOOR_2 +555 0x0010 //TX_BVE_NOISE_FLOOR_3 +556 0x0070 //TX_BVE_NOISE_FLOOR_4 +557 0x00B0 //TX_BVE_NOISE_FLOOR_5 +558 0x0E66 //TX_BVE_NOISE_FLOOR_6 +559 0x0050 //TX_BVE_NOISE_FLOOR_7 +560 0x770A //TX_BVE_NOISE_FLOOR_8 +561 0x0000 //TX_BVE_NOISE_FLOOR_9 +562 0x0000 //TX_BVE_IN_N +563 0x0000 //TX_BVE_OUT_N +564 0x0000 //TX_BVE_MICALPHA_DOWN +565 0x0000 //TX_PB_RESRV_1 +566 0x0030 //TX_FDEQ_SUBNUM +567 0x5C54 //TX_FDEQ_GAIN_0 +568 0x5048 //TX_FDEQ_GAIN_1 +569 0x4C4C //TX_FDEQ_GAIN_2 +570 0x474A //TX_FDEQ_GAIN_3 +571 0x473F //TX_FDEQ_GAIN_4 +572 0x4245 //TX_FDEQ_GAIN_5 +573 0x4B53 //TX_FDEQ_GAIN_6 +574 0x564A //TX_FDEQ_GAIN_7 +575 0x3D3E //TX_FDEQ_GAIN_8 +576 0x4344 //TX_FDEQ_GAIN_9 +577 0x443E //TX_FDEQ_GAIN_10 +578 0x3E3E //TX_FDEQ_GAIN_11 +579 0x3D42 //TX_FDEQ_GAIN_12 +580 0x4548 //TX_FDEQ_GAIN_13 +581 0x4848 //TX_FDEQ_GAIN_14 +582 0x4848 //TX_FDEQ_GAIN_15 +583 0x4848 //TX_FDEQ_GAIN_16 +584 0x4848 //TX_FDEQ_GAIN_17 +585 0x4848 //TX_FDEQ_GAIN_18 +586 0x4848 //TX_FDEQ_GAIN_19 +587 0x4848 //TX_FDEQ_GAIN_20 +588 0x4848 //TX_FDEQ_GAIN_21 +589 0x4848 //TX_FDEQ_GAIN_22 +590 0x4848 //TX_FDEQ_GAIN_23 +591 0x0202 //TX_FDEQ_BIN_0 +592 0x0104 //TX_FDEQ_BIN_1 +593 0x0502 //TX_FDEQ_BIN_2 +594 0x0202 //TX_FDEQ_BIN_3 +595 0x0504 //TX_FDEQ_BIN_4 +596 0x0708 //TX_FDEQ_BIN_5 +597 0x0808 //TX_FDEQ_BIN_6 +598 0x050E //TX_FDEQ_BIN_7 +599 0x0B0C //TX_FDEQ_BIN_8 +600 0x0F0F //TX_FDEQ_BIN_9 +601 0x0F0F //TX_FDEQ_BIN_10 +602 0x0F28 //TX_FDEQ_BIN_11 +603 0x0611 //TX_FDEQ_BIN_12 +604 0x0000 //TX_FDEQ_BIN_13 +605 0x0000 //TX_FDEQ_BIN_14 +606 0x0000 //TX_FDEQ_BIN_15 +607 0x0000 //TX_FDEQ_BIN_16 +608 0x0000 //TX_FDEQ_BIN_17 +609 0x0000 //TX_FDEQ_BIN_18 +610 0x0000 //TX_FDEQ_BIN_19 +611 0x0000 //TX_FDEQ_BIN_20 +612 0x0000 //TX_FDEQ_BIN_21 +613 0x0000 //TX_FDEQ_BIN_22 +614 0x0000 //TX_FDEQ_BIN_23 +615 0x0000 //TX_FDEQ_PADDING +616 0x0030 //TX_PREEQ_SUBNUM_MIC0 +617 0x4848 //TX_PREEQ_GAIN_MIC0_0 +618 0x4848 //TX_PREEQ_GAIN_MIC0_1 +619 0x4848 //TX_PREEQ_GAIN_MIC0_2 +620 0x4848 //TX_PREEQ_GAIN_MIC0_3 +621 0x4848 //TX_PREEQ_GAIN_MIC0_4 +622 0x4848 //TX_PREEQ_GAIN_MIC0_5 +623 0x4848 //TX_PREEQ_GAIN_MIC0_6 +624 0x4848 //TX_PREEQ_GAIN_MIC0_7 +625 0x4848 //TX_PREEQ_GAIN_MIC0_8 +626 0x4848 //TX_PREEQ_GAIN_MIC0_9 +627 0x4848 //TX_PREEQ_GAIN_MIC0_10 +628 0x4848 //TX_PREEQ_GAIN_MIC0_11 +629 0x4848 //TX_PREEQ_GAIN_MIC0_12 +630 0x4848 //TX_PREEQ_GAIN_MIC0_13 +631 0x4848 //TX_PREEQ_GAIN_MIC0_14 +632 0x4848 //TX_PREEQ_GAIN_MIC0_15 +633 0x4848 //TX_PREEQ_GAIN_MIC0_16 +634 0x4848 //TX_PREEQ_GAIN_MIC0_17 +635 0x4848 //TX_PREEQ_GAIN_MIC0_18 +636 0x4848 //TX_PREEQ_GAIN_MIC0_19 +637 0x4848 //TX_PREEQ_GAIN_MIC0_20 +638 0x4848 //TX_PREEQ_GAIN_MIC0_21 +639 0x4848 //TX_PREEQ_GAIN_MIC0_22 +640 0x4848 //TX_PREEQ_GAIN_MIC0_23 +641 0x251A //TX_PREEQ_BIN_MIC0_0 +642 0x0F0F //TX_PREEQ_BIN_MIC0_1 +643 0x0C0C //TX_PREEQ_BIN_MIC0_2 +644 0x0C0F //TX_PREEQ_BIN_MIC0_3 +645 0x0F0F //TX_PREEQ_BIN_MIC0_4 +646 0x0F09 //TX_PREEQ_BIN_MIC0_5 +647 0x0909 //TX_PREEQ_BIN_MIC0_6 +648 0x0908 //TX_PREEQ_BIN_MIC0_7 +649 0x0700 //TX_PREEQ_BIN_MIC0_8 +650 0x0000 //TX_PREEQ_BIN_MIC0_9 +651 0x0000 //TX_PREEQ_BIN_MIC0_10 +652 0x0000 //TX_PREEQ_BIN_MIC0_11 +653 0x0000 //TX_PREEQ_BIN_MIC0_12 +654 0x0000 //TX_PREEQ_BIN_MIC0_13 +655 0x0000 //TX_PREEQ_BIN_MIC0_14 +656 0x0000 //TX_PREEQ_BIN_MIC0_15 +657 0x0000 //TX_PREEQ_BIN_MIC0_16 +658 0x0000 //TX_PREEQ_BIN_MIC0_17 +659 0x0000 //TX_PREEQ_BIN_MIC0_18 +660 0x0000 //TX_PREEQ_BIN_MIC0_19 +661 0x0000 //TX_PREEQ_BIN_MIC0_20 +662 0x0000 //TX_PREEQ_BIN_MIC0_21 +663 0x0000 //TX_PREEQ_BIN_MIC0_22 +664 0x0000 //TX_PREEQ_BIN_MIC0_23 +665 0x0030 //TX_PREEQ_SUBNUM_MIC1 +666 0x4848 //TX_PREEQ_GAIN_MIC1_0 +667 0x4848 //TX_PREEQ_GAIN_MIC1_1 +668 0x4848 //TX_PREEQ_GAIN_MIC1_2 +669 0x4848 //TX_PREEQ_GAIN_MIC1_3 +670 0x4848 //TX_PREEQ_GAIN_MIC1_4 +671 0x4848 //TX_PREEQ_GAIN_MIC1_5 +672 0x494A //TX_PREEQ_GAIN_MIC1_6 +673 0x4B4E //TX_PREEQ_GAIN_MIC1_7 +674 0x4F50 //TX_PREEQ_GAIN_MIC1_8 +675 0x5254 //TX_PREEQ_GAIN_MIC1_9 +676 0x5659 //TX_PREEQ_GAIN_MIC1_10 +677 0x5C5E //TX_PREEQ_GAIN_MIC1_11 +678 0x6265 //TX_PREEQ_GAIN_MIC1_12 +679 0x6970 //TX_PREEQ_GAIN_MIC1_13 +680 0x4848 //TX_PREEQ_GAIN_MIC1_14 +681 0x4848 //TX_PREEQ_GAIN_MIC1_15 +682 0x4848 //TX_PREEQ_GAIN_MIC1_16 +683 0x4848 //TX_PREEQ_GAIN_MIC1_17 +684 0x4848 //TX_PREEQ_GAIN_MIC1_18 +685 0x4848 //TX_PREEQ_GAIN_MIC1_19 +686 0x4848 //TX_PREEQ_GAIN_MIC1_20 +687 0x4848 //TX_PREEQ_GAIN_MIC1_21 +688 0x4848 //TX_PREEQ_GAIN_MIC1_22 +689 0x4848 //TX_PREEQ_GAIN_MIC1_23 +690 0x0202 //TX_PREEQ_BIN_MIC1_0 +691 0x0203 //TX_PREEQ_BIN_MIC1_1 +692 0x0303 //TX_PREEQ_BIN_MIC1_2 +693 0x0304 //TX_PREEQ_BIN_MIC1_3 +694 0x0405 //TX_PREEQ_BIN_MIC1_4 +695 0x0506 //TX_PREEQ_BIN_MIC1_5 +696 0x0708 //TX_PREEQ_BIN_MIC1_6 +697 0x090A //TX_PREEQ_BIN_MIC1_7 +698 0x0B0C //TX_PREEQ_BIN_MIC1_8 +699 0x0D0E //TX_PREEQ_BIN_MIC1_9 +700 0x0F10 //TX_PREEQ_BIN_MIC1_10 +701 0x1011 //TX_PREEQ_BIN_MIC1_11 +702 0x1104 //TX_PREEQ_BIN_MIC1_12 +703 0x101B //TX_PREEQ_BIN_MIC1_13 +704 0x0000 //TX_PREEQ_BIN_MIC1_14 +705 0x0000 //TX_PREEQ_BIN_MIC1_15 +706 0x0000 //TX_PREEQ_BIN_MIC1_16 +707 0x0000 //TX_PREEQ_BIN_MIC1_17 +708 0x0000 //TX_PREEQ_BIN_MIC1_18 +709 0x0000 //TX_PREEQ_BIN_MIC1_19 +710 0x0000 //TX_PREEQ_BIN_MIC1_20 +711 0x0000 //TX_PREEQ_BIN_MIC1_21 +712 0x0000 //TX_PREEQ_BIN_MIC1_22 +713 0x0000 //TX_PREEQ_BIN_MIC1_23 +714 0x0030 //TX_PREEQ_SUBNUM_MIC2 +715 0x4848 //TX_PREEQ_GAIN_MIC2_0 +716 0x4848 //TX_PREEQ_GAIN_MIC2_1 +717 0x4848 //TX_PREEQ_GAIN_MIC2_2 +718 0x4848 //TX_PREEQ_GAIN_MIC2_3 +719 0x4848 //TX_PREEQ_GAIN_MIC2_4 +720 0x4848 //TX_PREEQ_GAIN_MIC2_5 +721 0x4848 //TX_PREEQ_GAIN_MIC2_6 +722 0x4848 //TX_PREEQ_GAIN_MIC2_7 +723 0x4848 //TX_PREEQ_GAIN_MIC2_8 +724 0x4848 //TX_PREEQ_GAIN_MIC2_9 +725 0x4848 //TX_PREEQ_GAIN_MIC2_10 +726 0x4848 //TX_PREEQ_GAIN_MIC2_11 +727 0x4848 //TX_PREEQ_GAIN_MIC2_12 +728 0x4848 //TX_PREEQ_GAIN_MIC2_13 +729 0x4848 //TX_PREEQ_GAIN_MIC2_14 +730 0x4848 //TX_PREEQ_GAIN_MIC2_15 +731 0x4848 //TX_PREEQ_GAIN_MIC2_16 +732 0x4848 //TX_PREEQ_GAIN_MIC2_17 +733 0x4848 //TX_PREEQ_GAIN_MIC2_18 +734 0x4848 //TX_PREEQ_GAIN_MIC2_19 +735 0x4848 //TX_PREEQ_GAIN_MIC2_20 +736 0x4848 //TX_PREEQ_GAIN_MIC2_21 +737 0x4848 //TX_PREEQ_GAIN_MIC2_22 +738 0x4848 //TX_PREEQ_GAIN_MIC2_23 +739 0x0608 //TX_PREEQ_BIN_MIC2_0 +740 0x0808 //TX_PREEQ_BIN_MIC2_1 +741 0x0808 //TX_PREEQ_BIN_MIC2_2 +742 0x0808 //TX_PREEQ_BIN_MIC2_3 +743 0x0808 //TX_PREEQ_BIN_MIC2_4 +744 0x0808 //TX_PREEQ_BIN_MIC2_5 +745 0x0808 //TX_PREEQ_BIN_MIC2_6 +746 0x0808 //TX_PREEQ_BIN_MIC2_7 +747 0x0808 //TX_PREEQ_BIN_MIC2_8 +748 0x0808 //TX_PREEQ_BIN_MIC2_9 +749 0x0808 //TX_PREEQ_BIN_MIC2_10 +750 0x0808 //TX_PREEQ_BIN_MIC2_11 +751 0x0808 //TX_PREEQ_BIN_MIC2_12 +752 0x0808 //TX_PREEQ_BIN_MIC2_13 +753 0x0808 //TX_PREEQ_BIN_MIC2_14 +754 0x0200 //TX_PREEQ_BIN_MIC2_15 +755 0x0000 //TX_PREEQ_BIN_MIC2_16 +756 0x0000 //TX_PREEQ_BIN_MIC2_17 +757 0x0000 //TX_PREEQ_BIN_MIC2_18 +758 0x0000 //TX_PREEQ_BIN_MIC2_19 +759 0x0000 //TX_PREEQ_BIN_MIC2_20 +760 0x0000 //TX_PREEQ_BIN_MIC2_21 +761 0x0000 //TX_PREEQ_BIN_MIC2_22 +762 0x0000 //TX_PREEQ_BIN_MIC2_23 +763 0x0006 //TX_MASKING_ABILITY +764 0x0800 //TX_NND_WEIGHT +765 0x0062 //TX_MIC_CALIBRATION_0 +766 0x0062 //TX_MIC_CALIBRATION_1 +767 0x0062 //TX_MIC_CALIBRATION_2 +768 0x0062 //TX_MIC_CALIBRATION_3 +769 0x0046 //TX_MIC_PWR_BIAS_0 +770 0x0046 //TX_MIC_PWR_BIAS_1 +771 0x0046 //TX_MIC_PWR_BIAS_2 +772 0x0046 //TX_MIC_PWR_BIAS_3 +773 0x0000 //TX_GAIN_LIMIT_0 +774 0x0000 //TX_GAIN_LIMIT_1 +775 0x0006 //TX_GAIN_LIMIT_2 +776 0x0007 //TX_GAIN_LIMIT_3 +777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN +778 0x7FDE //TX_BVE_VAD0_ALPHAUP +779 0x7F3A //TX_BVE_VAD0_ALPHADOWN +780 0x2000 //TX_BVE_GAINWEIGHT_NOFEVADLI +781 0x7F5B //TX_BVE_FEVADLI_ALPHA +782 0x7F19 //TX_BVE_NOVAD0_ALPHAUP +783 0x1000 //TX_TDDRC_ALPHA_UP_01 +784 0x1000 //TX_TDDRC_ALPHA_UP_02 +785 0x1000 //TX_TDDRC_ALPHA_UP_03 +786 0x1000 //TX_TDDRC_ALPHA_UP_04 +787 0x7EB8 //TX_TDDRC_ALPHA_DWN_01 +788 0x7EB8 //TX_TDDRC_ALPHA_DWN_02 +789 0x7EB8 //TX_TDDRC_ALPHA_DWN_03 +790 0x7EB8 //TX_TDDRC_ALPHA_DWN_04 +791 0x7FFF //TX_TDDRC_TD_DRC_LIMIT +792 0x0800 //TX_TDDRC_POST_LIMIT_GAIN +793 0x0000 //TX_TDDRC_RESRV_0 +794 0x0000 //TX_TDDRC_RESRV_1 +795 0x0018 //TX_FDDRC_BAND_MARGIN_0 +796 0x0030 //TX_FDDRC_BAND_MARGIN_1 +797 0x0050 //TX_FDDRC_BAND_MARGIN_2 +798 0x0080 //TX_FDDRC_BAND_MARGIN_3 +799 0x0007 //TX_FDDRC_BLOCK_EXP +800 0x5000 //TX_FDDRC_THRD_2_0 +801 0x5000 //TX_FDDRC_THRD_2_1 +802 0x5000 //TX_FDDRC_THRD_2_2 +803 0x5000 //TX_FDDRC_THRD_2_3 +804 0x6400 //TX_FDDRC_THRD_3_0 +805 0x6400 //TX_FDDRC_THRD_3_1 +806 0x6400 //TX_FDDRC_THRD_3_2 +807 0x6400 //TX_FDDRC_THRD_3_3 +808 0x2000 //TX_FDDRC_SLANT_0_0 +809 0x2000 //TX_FDDRC_SLANT_0_1 +810 0x2000 //TX_FDDRC_SLANT_0_2 +811 0x2000 //TX_FDDRC_SLANT_0_3 +812 0x5333 //TX_FDDRC_SLANT_1_0 +813 0x5333 //TX_FDDRC_SLANT_1_1 +814 0x5333 //TX_FDDRC_SLANT_1_2 +815 0x5333 //TX_FDDRC_SLANT_1_3 +816 0x0010 //TX_DEADMIC_SILENCE_TH +817 0x0600 //TX_MIC_DEGRADE_TH +818 0x0078 //TX_DEADMIC_CNT +819 0x0078 //TX_MIC_DEGRADE_CNT +820 0x0000 //TX_FDDRC_RESRV_4 +821 0x0000 //TX_FDDRC_RESRV_5 +822 0x0000 //TX_FDDRC_RESRV_6 +823 0x7FFF //TX_KS_NOISEPASTE_FACTOR +824 0x0001 //TX_KS_CONFIG +825 0x7FFF //TX_KS_GAIN_MIN +826 0x0000 //TX_KS_RESRV_0 +827 0x0000 //TX_KS_RESRV_1 +828 0x0000 //TX_KS_RESRV_2 +829 0x7C00 //TX_LAMBDA_PKA_FP +830 0x2000 //TX_TPKA_FP +831 0x0080 //TX_MIN_G_FP +832 0x2000 //TX_MAX_G_FP +833 0x0FA0 //TX_FFP_FP_K_METAL +834 0x4000 //TX_A_POST_FLT_FP +835 0x0F5C //TX_RTO_OUTBEAM_TH +836 0x4CCD //TX_TPKA_FP_THD +837 0x0000 //TX_MAX_G_FP_BLK +838 0x0000 //TX_FFP_FADEIN +839 0x0000 //TX_FFP_FADEOUT +840 0x0000 //TX_WHISPERCTH +841 0x0000 //TX_WHISPERHOLDT +842 0x0000 //TX_WHISP_ENTHH +843 0x0000 //TX_WHISP_ENTHL +844 0x0000 //TX_WHISP_RTOTH +845 0x0000 //TX_WHISP_RTOTH2 +846 0x0096 //TX_MUTE_PERIOD +847 0x0000 //TX_FADE_IN_PERIOD +848 0x0100 //TX_FFP_RESRV_2 +849 0x0020 //TX_FFP_RESRV_3 +850 0x0000 //TX_FFP_RESRV_4 +851 0x0000 //TX_FFP_RESRV_5 +852 0x0000 //TX_FFP_RESRV_6 +853 0x0002 //TX_FILTINDX +854 0x0002 //TX_TDDRC_THRD_0 +855 0x0003 //TX_TDDRC_THRD_1 +856 0x1500 //TX_TDDRC_THRD_2 +857 0x1500 //TX_TDDRC_THRD_3 +858 0x3000 //TX_TDDRC_SLANT_0 +859 0x6E00 //TX_TDDRC_SLANT_1 +860 0x1000 //TX_TDDRC_ALPHA_UP_00 +861 0x7EB8 //TX_TDDRC_ALPHA_DWN_00 +862 0x0000 //TX_TDDRC_HMNC_FLAG +863 0x199A //TX_TDDRC_HMNC_GAIN +864 0x0000 //TX_TDDRC_SMT_FLAG +865 0x0CCD //TX_TDDRC_SMT_W +866 0x0550 //TX_TDDRC_DRC_GAIN +867 0x7FFF //TX_TDDRC_LMT_THRD +868 0x0000 //TX_TDDRC_LMT_ALPHA +869 0x0000 //TX_TFMASKLTH +870 0x0000 //TX_TFMASKLTHL +871 0x0CCD //TX_TFMASKHTH +872 0x199A //TX_TFMASKLTH_BINVAD +873 0xFCCD //TX_TFMASKLTH_NS_EST +874 0xF800 //TX_TFMASKLTH_DOA +875 0x0CCD //TX_TFMASKTH_BLESSCUT +876 0x2000 //TX_B_LESSCUT_RTO_MASK +877 0x1C00 //TX_SB_RHO_MEAN_TH_ABN +878 0x2000 //TX_B_POST_FLT_MASK +879 0x0000 //TX_B_POST_FLT_MASK1 +880 0x6333 //TX_GAIN_WIND_MASK +881 0x0000 //TX_TFMASK_BFSTRICT_MUSIC +882 0x0000 //TX_TFMASK_BFSTRICT_NOMUSIC +883 0x7333 //TX_FASTNS_OUTIN_TH +884 0x0CCD //TX_FASTNS_TFMASK_TH +885 0x0CCD //TX_FASTNS_TFMASKBIN_TH1 +886 0x0CCD //TX_FASTNS_TFMASKBIN_TH2 +887 0x0CCD //TX_FASTNS_TFMASKBIN_TH3 +888 0x00C8 //TX_FASTNS_ARSPC_TH +889 0xC000 //TX_FASTNS_MASK5_TH +890 0x0810 //TX_POSTSSA_MIN_G_VR_MASK +891 0x1000 //TX_A_LESSCUT_RTO_MASK +892 0x1770 //TX_FASTNS_NOISETH +893 0xC000 //TX_FASTNS_SSA_THLFL +894 0xC000 //TX_FASTNS_SSA_THHFL +895 0xCCCC //TX_FASTNS_SSA_THLFH +896 0xD999 //TX_FASTNS_SSA_THHFH +897 0x2329 //TX_SENDFUNC_REG_MICMUTE +898 0x0010 //TX_SENDFUNC_REG_MICMUTE1 +899 0x0320 //TX_MICMUTE_RATIO_THR +900 0x0140 //TX_MICMUTE_AMP_THR +901 0x0004 //TX_MICMUTE_HPF_IND +902 0x00C0 //TX_MICMUTE_LOG_EYR_TH +903 0x000A //TX_MICMUTE_CVG_TIME +904 0x0008 //TX_MICMUTE_RELEASE_TIME +905 0x0CD0 //TX_MIC_VOLUME_MIC0MUTE +906 0x0000 //TX_MICMUTE_EPD_OFFSET_0 +907 0x0028 //TX_MICMUTE_FRQ_AEC_L +908 0x7999 //TX_MICMUTE_EAD_THR +909 0x7FFF //TX_MICMUTE_LAMBDA_CB_NLE +910 0x3000 //TX_MICMUTE_LAMBDA_RE_EST +911 0x7C00 //TX_DTD_THR1_MICMUTE_0 +912 0x5DC0 //TX_DTD_THR1_MICMUTE_1 +913 0x7FFF //TX_DTD_THR1_MICMUTE_2 +914 0x7FFF //TX_DTD_THR1_MICMUTE_3 +915 0x2000 //TX_DTD_THR2_MICMUTE_0 +916 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_0 +917 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_1 +918 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_2 +919 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_3 +920 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_4 +921 0x7FFF //TX_MICMUTE_C_POST_FLT +922 0x03E8 //TX_MICMUTE_DT_CUT_K +923 0x0001 //TX_MICMUTE_DT_CUT_THR +924 0x03E8 //TX_MICMUTE_DT_CUT_K2 +925 0x0001 //TX_MICMUTE_DT_CUT_THR2 +926 0x0064 //TX_MICMUTE_DT2_HOLD_N +927 0x1000 //TX_MICMUTE_RATIODTH_THCUT +928 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOL +929 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOH +930 0x0400 //TX_MICMUTE_C_POST_FLT_MASK +931 0x7999 //TX_MICMUTE_RATIODTL_CUT_TH +932 0x3E80 //TX_MICMUTE_DT_CUT_K1 +933 0x0800 //TX_MICMUTE_N2_SN_EST +934 0xFC00 //TX_MICMUTE_THR_SN_EST_0 +935 0x001C //TX_MICMUTE_MIN_G_CTRL_0 +936 0x6000 //TX_MICMUTE_A_POST_FILT_S_0 +937 0x7000 //TX_MICMUTE_B_POST_FILT_0 +938 0x2710 //TX_MIC1RUB_AMP_THR +939 0x7FFF //TX_MIC1MUTE_RATIO_THR +940 0x0001 //TX_MIC1MUTE_AMP_THR +941 0x0008 //TX_MIC1MUTE_CVG_TIME +942 0x0008 //TX_MIC1MUTE_RELEASE_TIME +943 0x05A0 //TX_AMS_RESRV_01 +944 0x3FFF //TX_AMS_RESRV_02 +945 0x7FFF //TX_AMS_RESRV_03 +946 0x0000 //TX_AMS_RESRV_04 +947 0x0000 //TX_AMS_RESRV_05 +948 0x0000 //TX_AMS_RESRV_06 +949 0x0000 //TX_AMS_RESRV_07 +950 0x0000 //TX_AMS_RESRV_08 +951 0x0000 //TX_AMS_RESRV_09 +952 0x0000 //TX_AMS_RESRV_10 +953 0x0000 //TX_AMS_RESRV_11 +954 0x0000 //TX_AMS_RESRV_12 +955 0x0000 //TX_AMS_RESRV_13 +956 0x0000 //TX_AMS_RESRV_14 +957 0x0000 //TX_AMS_RESRV_15 +958 0x0000 //TX_AMS_RESRV_16 +959 0x0000 //TX_AMS_RESRV_17 +960 0x0000 //TX_AMS_RESRV_18 +961 0x0000 //TX_AMS_RESRV_19 +#RX +0 0x243C //RX_RECVFUNC_MODE_0 +1 0x0000 //RX_RECVFUNC_MODE_1 +2 0x0001 //RX_SAMPLINGFREQ_SIG +3 0x0001 //RX_SAMPLINGFREQ_PROC +4 0x000A //RX_FRAME_SZ +5 0x0000 //RX_DELAY_OPT +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +10 0x0600 //RX_PGA +11 0x7FFF //RX_A_HP +12 0x4000 //RX_B_PE +13 0x7800 //RX_THR_PITCH_DET_0 +14 0x7000 //RX_THR_PITCH_DET_1 +15 0x6000 //RX_THR_PITCH_DET_2 +16 0x0008 //RX_PITCH_BFR_LEN +17 0x0003 //RX_SBD_PITCH_DET +18 0x0100 //RX_PP_RESRV_0 +19 0x0020 //RX_PP_RESRV_1 +20 0x0400 //RX_N_SN_EST +21 0x000C //RX_N2_SN_EST +22 0x0006 //RX_NS_LVL_CTRL +23 0xF800 //RX_THR_SN_EST +24 0x7CCD //RX_LAMBDA_PFILT +25 0x000A //RX_FENS_RESRV_0 +26 0x0190 //RX_FENS_RESRV_1 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +30 0x0002 //RX_EXTRA_NS_L +31 0x0800 //RX_EXTRA_NS_A +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +35 0x199A //RX_A_POST_FLT +36 0x1000 //RX_LMT_THRD +37 0x7FDF //RX_LMT_ALPHA +38 0x001C //RX_FDEQ_SUBNUM +39 0x4840 //RX_FDEQ_GAIN_0 +40 0x4040 //RX_FDEQ_GAIN_1 +41 0x4659 //RX_FDEQ_GAIN_2 +42 0x6474 //RX_FDEQ_GAIN_3 +43 0x7A82 //RX_FDEQ_GAIN_4 +44 0x8180 //RX_FDEQ_GAIN_5 +45 0x8084 //RX_FDEQ_GAIN_6 +46 0x8A88 //RX_FDEQ_GAIN_7 +47 0x8C8C //RX_FDEQ_GAIN_8 +48 0x8A95 //RX_FDEQ_GAIN_9 +49 0x978E //RX_FDEQ_GAIN_10 +50 0x8C8C //RX_FDEQ_GAIN_11 +51 0x7068 //RX_FDEQ_GAIN_12 +52 0x6050 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F0E //RX_FDEQ_BIN_11 +75 0x100D //RX_FDEQ_BIN_12 +76 0x110A //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +111 0x0002 //RX_FILTINDX +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x04E6 //RX_TDDRC_DRC_GAIN +125 0x7C00 //RX_LAMBDA_PKA_FP +126 0x1450 //RX_TPKA_FP +127 0x0400 //RX_MIN_G_FP +128 0x0700 //RX_MAX_G_FP +129 0x000B //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +131 0x0000 //RX_MAXLEVEL_CNG +132 0x3000 //RX_BWE_UV_TH +133 0x3000 //RX_BWE_UV_TH2 +134 0x1800 //RX_BWE_UV_TH3 +135 0x1000 //RX_BWE_V_TH +136 0x04CD //RX_BWE_GAIN1_V_TH1 +137 0x0F33 //RX_BWE_GAIN1_V_TH2 +138 0x7333 //RX_BWE_UV_EQ +139 0x199A //RX_BWE_V_EQ +140 0x7333 //RX_BWE_TONE_TH +141 0x0004 //RX_BWE_UV_HOLD_T +142 0x6CCD //RX_BWE_GAIN2_ALPHA +143 0x799A //RX_BWE_GAIN3_ALPHA +144 0x001E //RX_BWE_CUTOFF +145 0x3000 //RX_BWE_GAINFILL +146 0x3200 //RX_BWE_MAXTH_TONE +147 0x2000 //RX_BWE_EQ_0 +148 0x2000 //RX_BWE_EQ_1 +149 0x2000 //RX_BWE_EQ_2 +150 0x2000 //RX_BWE_EQ_3 +151 0x2000 //RX_BWE_EQ_4 +152 0x2000 //RX_BWE_EQ_5 +153 0x2000 //RX_BWE_EQ_6 +154 0x0000 //RX_BWE_RESRV_0 +155 0x0000 //RX_BWE_RESRV_1 +156 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x03E4 //RX_TDDRC_DRC_GAIN +38 0x001C //RX_FDEQ_SUBNUM +39 0x4840 //RX_FDEQ_GAIN_0 +40 0x4040 //RX_FDEQ_GAIN_1 +41 0x4655 //RX_FDEQ_GAIN_2 +42 0x6476 //RX_FDEQ_GAIN_3 +43 0x8486 //RX_FDEQ_GAIN_4 +44 0x8A86 //RX_FDEQ_GAIN_5 +45 0x8385 //RX_FDEQ_GAIN_6 +46 0x878A //RX_FDEQ_GAIN_7 +47 0x8C8C //RX_FDEQ_GAIN_8 +48 0x8CA0 //RX_FDEQ_GAIN_9 +49 0xAA9C //RX_FDEQ_GAIN_10 +50 0x9296 //RX_FDEQ_GAIN_11 +51 0x7C74 //RX_FDEQ_GAIN_12 +52 0x6850 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0815 //RX_FDEQ_BIN_11 +75 0x100D //RX_FDEQ_BIN_12 +76 0x110A //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x000E //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x03E4 //RX_TDDRC_DRC_GAIN +38 0x001C //RX_FDEQ_SUBNUM +39 0x4840 //RX_FDEQ_GAIN_0 +40 0x4040 //RX_FDEQ_GAIN_1 +41 0x4655 //RX_FDEQ_GAIN_2 +42 0x6476 //RX_FDEQ_GAIN_3 +43 0x8486 //RX_FDEQ_GAIN_4 +44 0x8A86 //RX_FDEQ_GAIN_5 +45 0x8385 //RX_FDEQ_GAIN_6 +46 0x878A //RX_FDEQ_GAIN_7 +47 0x8C8C //RX_FDEQ_GAIN_8 +48 0x8CA0 //RX_FDEQ_GAIN_9 +49 0xAA9C //RX_FDEQ_GAIN_10 +50 0x9296 //RX_FDEQ_GAIN_11 +51 0x7C74 //RX_FDEQ_GAIN_12 +52 0x6850 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0815 //RX_FDEQ_BIN_11 +75 0x100D //RX_FDEQ_BIN_12 +76 0x110A //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0017 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x03E4 //RX_TDDRC_DRC_GAIN +38 0x001C //RX_FDEQ_SUBNUM +39 0x4840 //RX_FDEQ_GAIN_0 +40 0x4040 //RX_FDEQ_GAIN_1 +41 0x4655 //RX_FDEQ_GAIN_2 +42 0x6476 //RX_FDEQ_GAIN_3 +43 0x8486 //RX_FDEQ_GAIN_4 +44 0x8A86 //RX_FDEQ_GAIN_5 +45 0x8385 //RX_FDEQ_GAIN_6 +46 0x878A //RX_FDEQ_GAIN_7 +47 0x8C8C //RX_FDEQ_GAIN_8 +48 0x8CA0 //RX_FDEQ_GAIN_9 +49 0xAA9C //RX_FDEQ_GAIN_10 +50 0x9296 //RX_FDEQ_GAIN_11 +51 0x7C74 //RX_FDEQ_GAIN_12 +52 0x6850 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0815 //RX_FDEQ_BIN_11 +75 0x100D //RX_FDEQ_BIN_12 +76 0x110A //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0027 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x03E4 //RX_TDDRC_DRC_GAIN +38 0x001C //RX_FDEQ_SUBNUM +39 0x4840 //RX_FDEQ_GAIN_0 +40 0x4040 //RX_FDEQ_GAIN_1 +41 0x4655 //RX_FDEQ_GAIN_2 +42 0x6476 //RX_FDEQ_GAIN_3 +43 0x8486 //RX_FDEQ_GAIN_4 +44 0x8A86 //RX_FDEQ_GAIN_5 +45 0x8385 //RX_FDEQ_GAIN_6 +46 0x878A //RX_FDEQ_GAIN_7 +47 0x8C8C //RX_FDEQ_GAIN_8 +48 0x8CA0 //RX_FDEQ_GAIN_9 +49 0xAA9C //RX_FDEQ_GAIN_10 +50 0x9296 //RX_FDEQ_GAIN_11 +51 0x7C74 //RX_FDEQ_GAIN_12 +52 0x6850 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0815 //RX_FDEQ_BIN_11 +75 0x100D //RX_FDEQ_BIN_12 +76 0x110A //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0040 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0318 //RX_TDDRC_DRC_GAIN +38 0x001C //RX_FDEQ_SUBNUM +39 0x4840 //RX_FDEQ_GAIN_0 +40 0x4040 //RX_FDEQ_GAIN_1 +41 0x4655 //RX_FDEQ_GAIN_2 +42 0x6474 //RX_FDEQ_GAIN_3 +43 0x7E82 //RX_FDEQ_GAIN_4 +44 0x8680 //RX_FDEQ_GAIN_5 +45 0x7D81 //RX_FDEQ_GAIN_6 +46 0x8786 //RX_FDEQ_GAIN_7 +47 0x8C8C //RX_FDEQ_GAIN_8 +48 0x8AA0 //RX_FDEQ_GAIN_9 +49 0xAA9C //RX_FDEQ_GAIN_10 +50 0x9296 //RX_FDEQ_GAIN_11 +51 0x7C74 //RX_FDEQ_GAIN_12 +52 0x6850 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0815 //RX_FDEQ_BIN_11 +75 0x100D //RX_FDEQ_BIN_12 +76 0x110A //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0061 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0318 //RX_TDDRC_DRC_GAIN +38 0x001C //RX_FDEQ_SUBNUM +39 0x4840 //RX_FDEQ_GAIN_0 +40 0x4040 //RX_FDEQ_GAIN_1 +41 0x4655 //RX_FDEQ_GAIN_2 +42 0x6474 //RX_FDEQ_GAIN_3 +43 0x7E82 //RX_FDEQ_GAIN_4 +44 0x8680 //RX_FDEQ_GAIN_5 +45 0x7D81 //RX_FDEQ_GAIN_6 +46 0x8786 //RX_FDEQ_GAIN_7 +47 0x8C8C //RX_FDEQ_GAIN_8 +48 0x8AA0 //RX_FDEQ_GAIN_9 +49 0xAA9C //RX_FDEQ_GAIN_10 +50 0x9296 //RX_FDEQ_GAIN_11 +51 0x7C74 //RX_FDEQ_GAIN_12 +52 0x6850 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0815 //RX_FDEQ_BIN_11 +75 0x100D //RX_FDEQ_BIN_12 +76 0x110A //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x009A //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0318 //RX_TDDRC_DRC_GAIN +38 0x001C //RX_FDEQ_SUBNUM +39 0x4840 //RX_FDEQ_GAIN_0 +40 0x4040 //RX_FDEQ_GAIN_1 +41 0x4655 //RX_FDEQ_GAIN_2 +42 0x6474 //RX_FDEQ_GAIN_3 +43 0x7E82 //RX_FDEQ_GAIN_4 +44 0x8680 //RX_FDEQ_GAIN_5 +45 0x7D81 //RX_FDEQ_GAIN_6 +46 0x8786 //RX_FDEQ_GAIN_7 +47 0x8C8C //RX_FDEQ_GAIN_8 +48 0x8AA0 //RX_FDEQ_GAIN_9 +49 0xAA9C //RX_FDEQ_GAIN_10 +50 0x9296 //RX_FDEQ_GAIN_11 +51 0x7C74 //RX_FDEQ_GAIN_12 +52 0x6850 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0815 //RX_FDEQ_BIN_11 +75 0x100D //RX_FDEQ_BIN_12 +76 0x110A //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#RX 2 +157 0x003C //RX_RECVFUNC_MODE_0 +158 0x0000 //RX_RECVFUNC_MODE_1 +159 0x0001 //RX_SAMPLINGFREQ_SIG +160 0x0001 //RX_SAMPLINGFREQ_PROC +161 0x000A //RX_FRAME_SZ +162 0x0000 //RX_DELAY_OPT +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +167 0x0600 //RX_PGA +168 0x7FFF //RX_A_HP +169 0x4000 //RX_B_PE +170 0x7800 //RX_THR_PITCH_DET_0 +171 0x7000 //RX_THR_PITCH_DET_1 +172 0x6000 //RX_THR_PITCH_DET_2 +173 0x0008 //RX_PITCH_BFR_LEN +174 0x0003 //RX_SBD_PITCH_DET +175 0x0100 //RX_PP_RESRV_0 +176 0x0020 //RX_PP_RESRV_1 +177 0x0400 //RX_N_SN_EST +178 0x000C //RX_N2_SN_EST +179 0x0014 //RX_NS_LVL_CTRL +180 0xF800 //RX_THR_SN_EST +181 0x7E00 //RX_LAMBDA_PFILT +182 0x000A //RX_FENS_RESRV_0 +183 0x0190 //RX_FENS_RESRV_1 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +187 0x0002 //RX_EXTRA_NS_L +188 0x0800 //RX_EXTRA_NS_A +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +192 0x199A //RX_A_POST_FLT +193 0x1000 //RX_LMT_THRD +194 0x7FDF //RX_LMT_ALPHA +195 0x001C //RX_FDEQ_SUBNUM +196 0x4840 //RX_FDEQ_GAIN_0 +197 0x4040 //RX_FDEQ_GAIN_1 +198 0x4659 //RX_FDEQ_GAIN_2 +199 0x6474 //RX_FDEQ_GAIN_3 +200 0x7A82 //RX_FDEQ_GAIN_4 +201 0x8180 //RX_FDEQ_GAIN_5 +202 0x8084 //RX_FDEQ_GAIN_6 +203 0x8A88 //RX_FDEQ_GAIN_7 +204 0x8C8C //RX_FDEQ_GAIN_8 +205 0x8A95 //RX_FDEQ_GAIN_9 +206 0x978E //RX_FDEQ_GAIN_10 +207 0x8C8C //RX_FDEQ_GAIN_11 +208 0x7068 //RX_FDEQ_GAIN_12 +209 0x6050 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F0E //RX_FDEQ_BIN_11 +232 0x100D //RX_FDEQ_BIN_12 +233 0x110A //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +268 0x0002 //RX_FILTINDX +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x04E6 //RX_TDDRC_DRC_GAIN +282 0x7C00 //RX_LAMBDA_PKA_FP +283 0x13E0 //RX_TPKA_FP +284 0x0080 //RX_MIN_G_FP +285 0x2000 //RX_MAX_G_FP +286 0x000B //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +288 0x0000 //RX_MAXLEVEL_CNG +289 0x3000 //RX_BWE_UV_TH +290 0x3000 //RX_BWE_UV_TH2 +291 0x1800 //RX_BWE_UV_TH3 +292 0x1000 //RX_BWE_V_TH +293 0x04CD //RX_BWE_GAIN1_V_TH1 +294 0x0F33 //RX_BWE_GAIN1_V_TH2 +295 0x7333 //RX_BWE_UV_EQ +296 0x199A //RX_BWE_V_EQ +297 0x7333 //RX_BWE_TONE_TH +298 0x0004 //RX_BWE_UV_HOLD_T +299 0x6CCD //RX_BWE_GAIN2_ALPHA +300 0x799A //RX_BWE_GAIN3_ALPHA +301 0x001E //RX_BWE_CUTOFF +302 0x3000 //RX_BWE_GAINFILL +303 0x3200 //RX_BWE_MAXTH_TONE +304 0x2000 //RX_BWE_EQ_0 +305 0x2000 //RX_BWE_EQ_1 +306 0x2000 //RX_BWE_EQ_2 +307 0x2000 //RX_BWE_EQ_3 +308 0x2000 //RX_BWE_EQ_4 +309 0x2000 //RX_BWE_EQ_5 +310 0x2000 //RX_BWE_EQ_6 +311 0x0000 //RX_BWE_RESRV_0 +312 0x0000 //RX_BWE_RESRV_1 +313 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x04E6 //RX_TDDRC_DRC_GAIN +195 0x001C //RX_FDEQ_SUBNUM +196 0x4840 //RX_FDEQ_GAIN_0 +197 0x4040 //RX_FDEQ_GAIN_1 +198 0x4659 //RX_FDEQ_GAIN_2 +199 0x6474 //RX_FDEQ_GAIN_3 +200 0x7A82 //RX_FDEQ_GAIN_4 +201 0x8180 //RX_FDEQ_GAIN_5 +202 0x8084 //RX_FDEQ_GAIN_6 +203 0x8A88 //RX_FDEQ_GAIN_7 +204 0x8C8C //RX_FDEQ_GAIN_8 +205 0x8A95 //RX_FDEQ_GAIN_9 +206 0x978E //RX_FDEQ_GAIN_10 +207 0x8C8C //RX_FDEQ_GAIN_11 +208 0x7068 //RX_FDEQ_GAIN_12 +209 0x6050 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F0E //RX_FDEQ_BIN_11 +232 0x100D //RX_FDEQ_BIN_12 +233 0x110A //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x000B //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x04E6 //RX_TDDRC_DRC_GAIN +195 0x001C //RX_FDEQ_SUBNUM +196 0x4840 //RX_FDEQ_GAIN_0 +197 0x4040 //RX_FDEQ_GAIN_1 +198 0x4659 //RX_FDEQ_GAIN_2 +199 0x6474 //RX_FDEQ_GAIN_3 +200 0x7A82 //RX_FDEQ_GAIN_4 +201 0x8180 //RX_FDEQ_GAIN_5 +202 0x8084 //RX_FDEQ_GAIN_6 +203 0x8A88 //RX_FDEQ_GAIN_7 +204 0x8C8C //RX_FDEQ_GAIN_8 +205 0x8A95 //RX_FDEQ_GAIN_9 +206 0x978E //RX_FDEQ_GAIN_10 +207 0x8C8C //RX_FDEQ_GAIN_11 +208 0x7068 //RX_FDEQ_GAIN_12 +209 0x6050 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F0E //RX_FDEQ_BIN_11 +232 0x100D //RX_FDEQ_BIN_12 +233 0x110A //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0012 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x04E6 //RX_TDDRC_DRC_GAIN +195 0x001C //RX_FDEQ_SUBNUM +196 0x4840 //RX_FDEQ_GAIN_0 +197 0x4040 //RX_FDEQ_GAIN_1 +198 0x4659 //RX_FDEQ_GAIN_2 +199 0x6474 //RX_FDEQ_GAIN_3 +200 0x7A82 //RX_FDEQ_GAIN_4 +201 0x8180 //RX_FDEQ_GAIN_5 +202 0x8084 //RX_FDEQ_GAIN_6 +203 0x8A88 //RX_FDEQ_GAIN_7 +204 0x8C8C //RX_FDEQ_GAIN_8 +205 0x8A95 //RX_FDEQ_GAIN_9 +206 0x978E //RX_FDEQ_GAIN_10 +207 0x8C8C //RX_FDEQ_GAIN_11 +208 0x7068 //RX_FDEQ_GAIN_12 +209 0x6050 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F0E //RX_FDEQ_BIN_11 +232 0x100D //RX_FDEQ_BIN_12 +233 0x110A //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x001E //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x04E6 //RX_TDDRC_DRC_GAIN +195 0x001C //RX_FDEQ_SUBNUM +196 0x4840 //RX_FDEQ_GAIN_0 +197 0x4040 //RX_FDEQ_GAIN_1 +198 0x4659 //RX_FDEQ_GAIN_2 +199 0x6474 //RX_FDEQ_GAIN_3 +200 0x7A82 //RX_FDEQ_GAIN_4 +201 0x8180 //RX_FDEQ_GAIN_5 +202 0x8084 //RX_FDEQ_GAIN_6 +203 0x8A88 //RX_FDEQ_GAIN_7 +204 0x8C8C //RX_FDEQ_GAIN_8 +205 0x8A95 //RX_FDEQ_GAIN_9 +206 0x978E //RX_FDEQ_GAIN_10 +207 0x8C8C //RX_FDEQ_GAIN_11 +208 0x7068 //RX_FDEQ_GAIN_12 +209 0x6050 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F0E //RX_FDEQ_BIN_11 +232 0x100D //RX_FDEQ_BIN_12 +233 0x110A //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0031 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x04E6 //RX_TDDRC_DRC_GAIN +195 0x001C //RX_FDEQ_SUBNUM +196 0x4840 //RX_FDEQ_GAIN_0 +197 0x4040 //RX_FDEQ_GAIN_1 +198 0x4659 //RX_FDEQ_GAIN_2 +199 0x6474 //RX_FDEQ_GAIN_3 +200 0x7A82 //RX_FDEQ_GAIN_4 +201 0x8180 //RX_FDEQ_GAIN_5 +202 0x8084 //RX_FDEQ_GAIN_6 +203 0x8A88 //RX_FDEQ_GAIN_7 +204 0x8C8C //RX_FDEQ_GAIN_8 +205 0x8A95 //RX_FDEQ_GAIN_9 +206 0x978E //RX_FDEQ_GAIN_10 +207 0x8C8C //RX_FDEQ_GAIN_11 +208 0x7068 //RX_FDEQ_GAIN_12 +209 0x6050 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F0E //RX_FDEQ_BIN_11 +232 0x100D //RX_FDEQ_BIN_12 +233 0x110A //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0050 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x04E6 //RX_TDDRC_DRC_GAIN +195 0x001C //RX_FDEQ_SUBNUM +196 0x4840 //RX_FDEQ_GAIN_0 +197 0x4040 //RX_FDEQ_GAIN_1 +198 0x4659 //RX_FDEQ_GAIN_2 +199 0x6474 //RX_FDEQ_GAIN_3 +200 0x7A82 //RX_FDEQ_GAIN_4 +201 0x8180 //RX_FDEQ_GAIN_5 +202 0x8084 //RX_FDEQ_GAIN_6 +203 0x8A88 //RX_FDEQ_GAIN_7 +204 0x8C8C //RX_FDEQ_GAIN_8 +205 0x8A95 //RX_FDEQ_GAIN_9 +206 0x978E //RX_FDEQ_GAIN_10 +207 0x8C8C //RX_FDEQ_GAIN_11 +208 0x7068 //RX_FDEQ_GAIN_12 +209 0x6050 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F0E //RX_FDEQ_BIN_11 +232 0x100D //RX_FDEQ_BIN_12 +233 0x110A //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0086 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x04E6 //RX_TDDRC_DRC_GAIN +195 0x001C //RX_FDEQ_SUBNUM +196 0x4840 //RX_FDEQ_GAIN_0 +197 0x4040 //RX_FDEQ_GAIN_1 +198 0x4659 //RX_FDEQ_GAIN_2 +199 0x6474 //RX_FDEQ_GAIN_3 +200 0x7A82 //RX_FDEQ_GAIN_4 +201 0x8180 //RX_FDEQ_GAIN_5 +202 0x8084 //RX_FDEQ_GAIN_6 +203 0x8A88 //RX_FDEQ_GAIN_7 +204 0x8C8C //RX_FDEQ_GAIN_8 +205 0x8A95 //RX_FDEQ_GAIN_9 +206 0x978E //RX_FDEQ_GAIN_10 +207 0x8C8C //RX_FDEQ_GAIN_11 +208 0x7068 //RX_FDEQ_GAIN_12 +209 0x6050 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F0E //RX_FDEQ_BIN_11 +232 0x100D //RX_FDEQ_BIN_12 +233 0x110A //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 + +#CASE_NAME HANDSET-HANDSET-VOICE_GENERIC-SWB +#PARAM_MODE FULL +#PARAM_TYPE TX+2RX +#TOTAL_CUSTOM_STEP 7+7 +#TX +0 0x0000 //TX_OPERATION_MODE_0 +1 0x0000 //TX_OPERATION_MODE_1 +2 0x0076 //TX_PATCH_REG +3 0x6F7F //TX_SENDFUNC_MODE_0 +4 0x0000 //TX_SENDFUNC_MODE_1 +5 0x0002 //TX_NUM_MIC +6 0x0003 //TX_SAMPLINGFREQ_SIG +7 0x0003 //TX_SAMPLINGFREQ_PROC +8 0x000A //TX_FRAME_SZ_SIG +9 0x000A //TX_FRAME_SZ +10 0x0000 //TX_DELAY_OPT +11 0x0028 //TX_MAX_TAIL_LENGTH +12 0x0001 //TX_NUM_LOUTCHN +13 0x0001 //TX_MAXNUM_AECREF +14 0x0000 //TX_DBG_FUNC_REG +15 0x0000 //TX_DBG_FUNC_REG1 +16 0x0000 //TX_SYS_RESRV_0 +17 0x0000 //TX_SYS_RESRV_1 +18 0x0000 //TX_SYS_RESRV_2 +19 0x0000 //TX_SYS_RESRV_3 +20 0x0000 //TX_DIST2REF0 +21 0x00A3 //TX_DIST2REF1 +22 0x0000 //TX_DIST2REF_02 +23 0x0000 //TX_DIST2REF_03 +24 0x0000 //TX_DIST2REF_04 +25 0x0000 //TX_DIST2REF_05 +26 0x0000 //TX_MMIC +27 0x1000 //TX_PGA_0 +28 0x1000 //TX_PGA_1 +29 0x1000 //TX_PGA_2 +30 0x0000 //TX_PGA_3 +31 0x0000 //TX_PGA_4 +32 0x0000 //TX_PGA_5 +33 0x0000 //TX_MIC_PAIRS +34 0x0000 //TX_MIC_PAIRS_HS +35 0x0002 //TX_MICS_FOR_BF +36 0x0000 //TX_MIC_PAIRS_FORL1 +37 0x0002 //TX_MICS_OF_PAIR0 +38 0x0002 //TX_MICS_OF_PAIR1 +39 0x0002 //TX_MICS_OF_PAIR2 +40 0x0002 //TX_MICS_OF_PAIR3 +41 0x0000 //TX_MIC_DATA_SRC0 +42 0x0002 //TX_MIC_DATA_SRC1 +43 0x0001 //TX_MIC_DATA_SRC2 +44 0x0000 //TX_MIC_DATA_SRC3 +45 0x0000 //TX_MIC_PAIR_CH_04 +46 0x0000 //TX_MIC_PAIR_CH_05 +47 0x0000 //TX_MIC_PAIR_CH_10 +48 0x0000 //TX_MIC_PAIR_CH_11 +49 0x0000 //TX_MIC_PAIR_CH_12 +50 0x0000 //TX_MIC_PAIR_CH_13 +51 0x0000 //TX_MIC_PAIR_CH_14 +52 0x05DC //TX_HD_BIN_MASK +53 0x0010 //TX_HD_SUBAND_MASK +54 0x19A1 //TX_HD_FRAME_AVG_MASK +55 0x0320 //TX_HD_MIN_FRQ +56 0x1000 //TX_HD_ALPHA_PSD +57 0x1100 //TX_T_PHPR1 +58 0x0000 //TX_T_PHPR2 +59 0x0000 //TX_T_PTPR +60 0x0000 //TX_T_PNPR +61 0x0000 //TX_T_PAPR1 +62 0xEE6C //TX_T_PSDVAT +63 0x0800 //TX_CNT +64 0x4000 //TX_ANTI_HOWL_GAIN +65 0x0001 //TX_MICFORBFMARK_0 +66 0x0001 //TX_MICFORBFMARK_1 +67 0x0001 //TX_MICFORBFMARK_2 +68 0x0001 //TX_MICFORBFMARK_3 +69 0x0001 //TX_MICFORBFMARK_4 +70 0x0001 //TX_MICFORBFMARK_5 +71 0x0000 //TX_DIST2REF_10 +72 0x3A66 //TX_DIST2REF_11 +73 0x0000 //TX_DIST2REF2 +74 0x0000 //TX_DIST2REF_13 +75 0x0000 //TX_DIST2REF_14 +76 0x0000 //TX_DIST2REF_15 +77 0x0000 //TX_DIST2REF_20 +78 0x0000 //TX_DIST2REF_21 +79 0x0000 //TX_DIST2REF_22 +80 0x0000 //TX_DIST2REF_23 +81 0x0000 //TX_DIST2REF_24 +82 0x0000 //TX_DIST2REF_25 +83 0x0000 //TX_DIST2REF_30 +84 0x0000 //TX_DIST2REF_31 +85 0x0000 //TX_DIST2REF_32 +86 0x0000 //TX_DIST2REF_33 +87 0x0000 //TX_DIST2REF_34 +88 0x0000 //TX_DIST2REF_35 +89 0x0000 //TX_MIC_LOC_00 +90 0x0000 //TX_MIC_LOC_01 +91 0x0000 //TX_MIC_LOC_02 +92 0x0000 //TX_MIC_LOC_03 +93 0x0000 //TX_MIC_LOC_04 +94 0x0000 //TX_MIC_LOC_05 +95 0x0000 //TX_MIC_LOC_10 +96 0x0000 //TX_MIC_LOC_11 +97 0x0000 //TX_MIC_LOC_12 +98 0x0000 //TX_MIC_LOC_13 +99 0x0000 //TX_MIC_LOC_14 +100 0x0000 //TX_MIC_LOC_15 +101 0x0000 //TX_MIC_LOC_20 +102 0x0000 //TX_MIC_LOC_21 +103 0x0000 //TX_MIC_LOC_22 +104 0x0000 //TX_MIC_LOC_23 +105 0x0000 //TX_MIC_LOC_24 +106 0x0000 //TX_MIC_LOC_25 +107 0x0200 //TX_MIC_REFBLK_VOLUME +108 0x0AAC //TX_MIC_BLOCK_VOLUME +109 0x0000 //TX_INVERSE_MASK +110 0x0000 //TX_ADCS_MASK +111 0x04D0 //TX_ADCS_GAIN +112 0x4000 //TX_NFC_GAINFAC +113 0x0000 //TX_MAINMIC_BLKFACTOR +114 0x0000 //TX_REFMIC_BLKFACTOR +115 0x0000 //TX_BLMIC_BLKFACTOR +116 0x0000 //TX_BRMIC_BLKFACTOR +117 0x0031 //TX_MICBLK_START_BIN +118 0x0060 //TX_MICBLK_END_BIN +119 0x0015 //TX_MICBLK_FE_HOLD +120 0xFFF2 //TX_MICBLK_MR_EXP_TH +121 0xFFF2 //TX_MICBLK_LR_EXP_TH +122 0x0000 //TX_FENE_HOLD +123 0x4000 //TX_FE_ENER_TH_MTS +124 0x0004 //TX_FE_ENER_TH_EXP +125 0x6000 //TX_C_POST_FLT_MIC_MAINBLK +126 0x6000 //TX_C_POST_FLT_MIC_REFBLK +127 0x0010 //TX_MIC_BLOCK_N +128 0x7E56 //TX_A_HP +129 0x4000 //TX_B_PE +130 0x1800 //TX_THR_PITCH_DET_0 +131 0x1000 //TX_THR_PITCH_DET_1 +132 0x0800 //TX_THR_PITCH_DET_2 +133 0x0008 //TX_PITCH_BFR_LEN +134 0x0003 //TX_SBD_PITCH_DET +135 0x0050 //TX_TD_AEC_L +136 0x4000 //TX_MU0_UNP_TD_AEC +137 0x1000 //TX_MU0_PTD_TD_AEC +138 0x0000 //TX_PP_RESRV_0 +139 0x2A94 //TX_PP_RESRV_1 +140 0x55F0 //TX_PP_RESRV_2 +141 0x0000 //TX_PP_RESRV_3 +142 0x0000 //TX_PP_RESRV_4 +143 0x0000 //TX_PP_RESRV_5 +144 0x0000 //TX_PP_RESRV_6 +145 0x0000 //TX_PP_RESRV_7 +146 0x0028 //TX_TAIL_LENGTH +147 0x0080 //TX_AEC_REF_GAIN_0 +148 0x0800 //TX_AEC_REF_GAIN_1 +149 0x0800 //TX_AEC_REF_GAIN_2 +150 0x7900 //TX_EAD_THR +151 0x2000 //TX_THR_RE_EST +152 0x0400 //TX_MIN_EQ_RE_EST_0 +153 0x0400 //TX_MIN_EQ_RE_EST_1 +154 0x0800 //TX_MIN_EQ_RE_EST_2 +155 0x0800 //TX_MIN_EQ_RE_EST_3 +156 0x1000 //TX_MIN_EQ_RE_EST_4 +157 0x1000 //TX_MIN_EQ_RE_EST_5 +158 0x1000 //TX_MIN_EQ_RE_EST_6 +159 0x1000 //TX_MIN_EQ_RE_EST_7 +160 0x1000 //TX_MIN_EQ_RE_EST_8 +161 0x1000 //TX_MIN_EQ_RE_EST_9 +162 0x1000 //TX_MIN_EQ_RE_EST_10 +163 0x1000 //TX_MIN_EQ_RE_EST_11 +164 0x1000 //TX_MIN_EQ_RE_EST_12 +165 0x3000 //TX_LAMBDA_RE_EST +166 0x1000 //TX_LAMBDA_CB_NLE +167 0x1800 //TX_C_POST_FLT +168 0x4000 //TX_GAIN_NP +169 0x003C //TX_SE_HOLD_N +170 0x0046 //TX_DT_HOLD_N +171 0x03E8 //TX_DT2_HOLD_N +172 0x6666 //TX_AEC_RESRV_0 +173 0x0000 //TX_AEC_RESRV_1 +174 0x0014 //TX_AEC_RESRV_2 +175 0x0000 //TX_MIC_DELAY_LENGTH +176 0x0000 //TX_REF_DELAY_LENGTH +177 0x0000 //TX_ADD_LINEIN_GAINL +178 0x0000 //TX_ADD_LINEIN_GAINH +179 0x0000 //TX_MIN_EQ_RE_EST_14 +180 0x0000 //TX_DTD_THR1_8 +181 0x7FFF //TX_DTD_THR2_8 +182 0x0000 //TX_DTD_MIC_BLK2 +183 0x0008 //TX_FRQ_LIN_LEN +184 0x7FFF //TX_FRQ_AEC_LEN_RHO +185 0x6000 //TX_MU0_UNP_FRQ_AEC +186 0x4000 //TX_MU0_PTD_FRQ_AEC +187 0x000A //TX_MINENOISETH +188 0x0800 //TX_MU0_RE_EST +189 0x0001 //TX_AEC_NUM_CH +190 0x0000 //TX_BIGECHOATTENUATION_MAX +191 0x2000 //TX_A_POST_FLT_MICBLK +192 0x0000 //TX_BLKENERTH +193 0x0000 //TX_BLKENERHIGHTH +194 0x0000 //TX_NORMENERTH +195 0x0000 //TX_NORMENERHIGHTH +196 0x0000 //TX_NORMENERHIGHTHL +197 0x7000 //TX_DTD_THR1_0 +198 0x7000 //TX_DTD_THR1_1 +199 0x7000 //TX_DTD_THR1_2 +200 0x7F00 //TX_DTD_THR1_3 +201 0x7F00 //TX_DTD_THR1_4 +202 0x7F00 //TX_DTD_THR1_5 +203 0x7F00 //TX_DTD_THR1_6 +204 0x2000 //TX_DTD_THR2_0 +205 0x2000 //TX_DTD_THR2_1 +206 0x2000 //TX_DTD_THR2_2 +207 0x1000 //TX_DTD_THR2_3 +208 0x1000 //TX_DTD_THR2_4 +209 0x1000 //TX_DTD_THR2_5 +210 0x1000 //TX_DTD_THR2_6 +211 0x6000 //TX_DTD_THR3 +212 0x0177 //TX_SPK_CUT_K +213 0x1B58 //TX_DT_CUT_K +214 0x0100 //TX_DT_CUT_THR +215 0x04EB //TX_COMFORT_G +216 0x01F4 //TX_POWER_YOUT_TH +217 0x4000 //TX_FDPFGAINECHO +218 0x0000 //TX_DTD_HD_THR +219 0x0000 //TX_SPK_CUT_K_S +220 0x0000 //TX_DTD_MIC_BLK +221 0x0400 //TX_ADPT_STRICT_L +222 0x0200 //TX_ADPT_STRICT_H +223 0x0C00 //TX_RATIO_DT_L_TH_LOW +224 0x2000 //TX_RATIO_DT_H_TH_LOW +225 0x1800 //TX_RATIO_DT_L_TH_HIGH +226 0x3000 //TX_RATIO_DT_H_TH_HIGH +227 0x0A00 //TX_RATIO_DT_L0_TH +228 0x7000 //TX_B_POST_FILT_ECHO_L +229 0x7FFF //TX_B_POST_FILT_ECHO_H +230 0x0200 //TX_MIN_G_CTRL_ECHO +231 0x7FFF //TX_B_LESSCUT_RTO_ECHO +232 0x0000 //TX_EPD_OFFSET_00 +233 0x0000 //TX_EPD_OFFST_01 +234 0x1388 //TX_RATIO_DT_L0_TH_HIGH +235 0x3A98 //TX_RATIO_DT_H_TH_CUT +236 0x7FFF //TX_MIN_EQ_RE_EST_13 +237 0x0000 //TX_DTD_THR1_7 +238 0x0000 //TX_DTD_THR2_7 +239 0x0800 //TX_DT_RESRV_7 +240 0x0800 //TX_DT_RESRV_8 +241 0x0000 //TX_DT_RESRV_9 +242 0xF600 //TX_THR_SN_EST_0 +243 0xFA00 //TX_THR_SN_EST_1 +244 0xFA00 //TX_THR_SN_EST_2 +245 0xF800 //TX_THR_SN_EST_3 +246 0xF800 //TX_THR_SN_EST_4 +247 0xF800 //TX_THR_SN_EST_5 +248 0xF800 //TX_THR_SN_EST_6 +249 0xF700 //TX_THR_SN_EST_7 +250 0x0000 //TX_DELTA_THR_SN_EST_0 +251 0x0200 //TX_DELTA_THR_SN_EST_1 +252 0x0200 //TX_DELTA_THR_SN_EST_2 +253 0x0200 //TX_DELTA_THR_SN_EST_3 +254 0x0100 //TX_DELTA_THR_SN_EST_4 +255 0x0200 //TX_DELTA_THR_SN_EST_5 +256 0x0100 //TX_DELTA_THR_SN_EST_6 +257 0x0200 //TX_DELTA_THR_SN_EST_7 +258 0x4000 //TX_LAMBDA_NN_EST_0 +259 0x4000 //TX_LAMBDA_NN_EST_1 +260 0x4000 //TX_LAMBDA_NN_EST_2 +261 0x4000 //TX_LAMBDA_NN_EST_3 +262 0x4000 //TX_LAMBDA_NN_EST_4 +263 0x4000 //TX_LAMBDA_NN_EST_5 +264 0x4000 //TX_LAMBDA_NN_EST_6 +265 0x4000 //TX_LAMBDA_NN_EST_7 +266 0x0400 //TX_N_SN_EST +267 0x001E //TX_INBEAM_T +268 0x0041 //TX_INBEAMHOLDT +269 0x2000 //TX_G_STRICT +270 0x2000 //TX_EQ_THR_BF +271 0x799A //TX_LAMBDA_EQ_BF +272 0x1000 //TX_NE_RTO_TH +273 0x1000 //TX_NE_RTO_TH_L +274 0x1000 //TX_MAINREFRTOH_TH_H +275 0x0600 //TX_MAINREFRTOH_TH_L +276 0x2000 //TX_MAINREFRTO_TH_H +277 0x1400 //TX_MAINREFRTO_TH_L +278 0x0000 //TX_MAINREFRTO_TH_EQ +279 0x1000 //TX_B_POST_FLT_0 +280 0x1000 //TX_B_POST_FLT_1 +281 0x0014 //TX_NS_LVL_CTRL_0 +282 0x002C //TX_NS_LVL_CTRL_1 +283 0x0016 //TX_NS_LVL_CTRL_2 +284 0x0018 //TX_NS_LVL_CTRL_3 +285 0x0016 //TX_NS_LVL_CTRL_4 +286 0x0012 //TX_NS_LVL_CTRL_5 +287 0x0016 //TX_NS_LVL_CTRL_6 +288 0x0017 //TX_NS_LVL_CTRL_7 +289 0x000E //TX_MIN_GAIN_S_0 +290 0x000D //TX_MIN_GAIN_S_1 +291 0x0012 //TX_MIN_GAIN_S_2 +292 0x0010 //TX_MIN_GAIN_S_3 +293 0x0012 //TX_MIN_GAIN_S_4 +294 0x0012 //TX_MIN_GAIN_S_5 +295 0x0012 //TX_MIN_GAIN_S_6 +296 0x0012 //TX_MIN_GAIN_S_7 +297 0x6000 //TX_NMOS_SUP +298 0x0000 //TX_NS_MAX_PRI_SNR_TH +299 0x0000 //TX_NMOS_SUP_MENSA +300 0x7FFF //TX_SNRI_SUP_0 +301 0x2000 //TX_SNRI_SUP_1 +302 0x2000 //TX_SNRI_SUP_2 +303 0x6000 //TX_SNRI_SUP_3 +304 0x6000 //TX_SNRI_SUP_4 +305 0x6000 //TX_SNRI_SUP_5 +306 0x3000 //TX_SNRI_SUP_6 +307 0x6000 //TX_SNRI_SUP_7 +308 0x6000 //TX_THR_LFNS +309 0x0017 //TX_G_LFNS +310 0x09C4 //TX_GAIN0_NTH +311 0x000A //TX_MUSIC_MORENS +312 0x7FFF //TX_A_POST_FILT_0 +313 0x2000 //TX_A_POST_FILT_1 +314 0x4000 //TX_A_POST_FILT_S_0 +315 0x4000 //TX_A_POST_FILT_S_1 +316 0x4000 //TX_A_POST_FILT_S_2 +317 0x4000 //TX_A_POST_FILT_S_3 +318 0x4000 //TX_A_POST_FILT_S_4 +319 0x4000 //TX_A_POST_FILT_S_5 +320 0x5000 //TX_A_POST_FILT_S_6 +321 0x7000 //TX_A_POST_FILT_S_7 +322 0x1000 //TX_B_POST_FILT_0 +323 0x5000 //TX_B_POST_FILT_1 +324 0x6000 //TX_B_POST_FILT_2 +325 0x6000 //TX_B_POST_FILT_3 +326 0x2000 //TX_B_POST_FILT_4 +327 0x1000 //TX_B_POST_FILT_5 +328 0x3000 //TX_B_POST_FILT_6 +329 0x3000 //TX_B_POST_FILT_7 +330 0x1000 //TX_B_LESSCUT_RTO_S_0 +331 0x1000 //TX_B_LESSCUT_RTO_S_1 +332 0x1000 //TX_B_LESSCUT_RTO_S_2 +333 0x1000 //TX_B_LESSCUT_RTO_S_3 +334 0x1000 //TX_B_LESSCUT_RTO_S_4 +335 0x1000 //TX_B_LESSCUT_RTO_S_5 +336 0x1000 //TX_B_LESSCUT_RTO_S_6 +337 0x1000 //TX_B_LESSCUT_RTO_S_7 +338 0x7E14 //TX_LAMBDA_PFILT +339 0x7C29 //TX_LAMBDA_PFILT_S_0 +340 0x7C29 //TX_LAMBDA_PFILT_S_1 +341 0x7C29 //TX_LAMBDA_PFILT_S_2 +342 0x7C29 //TX_LAMBDA_PFILT_S_3 +343 0x7C29 //TX_LAMBDA_PFILT_S_4 +344 0x7C29 //TX_LAMBDA_PFILT_S_5 +345 0x7C29 //TX_LAMBDA_PFILT_S_6 +346 0x7C29 //TX_LAMBDA_PFILT_S_7 +347 0x07D0 //TX_K_PEPPER +348 0x0800 //TX_A_PEPPER +349 0x1D4C //TX_K_PEPPER_HF +350 0x0400 //TX_A_PEPPER_HF +351 0x0001 //TX_HMNC_BST_FLG +352 0x4000 //TX_HMNC_BST_THR +353 0x0800 //TX_DT_BINVAD_TH_0 +354 0x0800 //TX_DT_BINVAD_TH_1 +355 0x0800 //TX_DT_BINVAD_TH_2 +356 0x0800 //TX_DT_BINVAD_TH_3 +357 0x0000 //TX_DT_BINVAD_ENDF +358 0x1000 //TX_C_POST_FLT_DT +359 0x7FFF //TX_NS_B_POST_FLT_LESSCUT +360 0x0100 //TX_DT_BOOST +361 0x0000 //TX_BF_SGRAD_FLG +362 0x0005 //TX_BF_DVG_TH +363 0x001E //TX_SN_C_F +364 0x0000 //TX_K_APT +365 0x0001 //TX_NOISEDET +366 0x0190 //TX_NDETCT +367 0x000A //TX_NOISE_TH_0 +368 0x7FFF //TX_NOISE_TH_0_2 +369 0x7FFF //TX_NOISE_TH_0_3 +370 0x01F4 //TX_NOISE_TH_1 +371 0x0DAC //TX_NOISE_TH_2 +372 0x2134 //TX_NOISE_TH_3 +373 0x6978 //TX_NOISE_TH_4 +374 0x57E4 //TX_NOISE_TH_5 +375 0x4BD6 //TX_NOISE_TH_5_2 +376 0x0001 //TX_NOISE_TH_5_3 +377 0x4E20 //TX_NOISE_TH_5_4 +378 0x1194 //TX_NOISE_TH_6 +379 0x0014 //TX_MINENOISE_TH +380 0xD508 //TX_MORENS_TFMASK_TH +381 0x0001 //TX_DRC_QUIET_FLOOR +382 0x6D60 //TX_RATIODTL_CUT_TH +383 0x0DAC //TX_DT_CUT_K1 +384 0x00A5 //TX_OUT_ENER_S_TH_CLEAN +385 0x00A5 //TX_OUT_ENER_S_TH_LESSCLEAN +386 0x00A5 //TX_OUT_ENER_S_TH_NOISY +387 0x0029 //TX_OUT_ENER_TH_NOISE +388 0x0200 //TX_OUT_ENER_TH_SPEECH +389 0x2000 //TX_SN_NPB_GAIN +390 0x0000 //TX_NN_NPB_GAIN +391 0x3000 //TX_POST_MASK_SUP_HSNE +392 0x07D0 //TX_TAIL_DET_TH +393 0x7FFF //TX_B_LESSCUT_RTO_WTA +394 0x0000 //TX_MEL_G_R +395 0x0080 //TX_SUPHIGH_TH +396 0x0000 //TX_MASK_G_R +397 0x0002 //TX_EXTRA_NS_L +398 0x1800 //TX_C_POST_FLT_MASK +399 0x7FFF //TX_A_POST_FLT_WNS +400 0x0148 //TX_MIN_G_LOW300HZ +401 0x0004 //TX_MAXLEVEL_CNG +402 0x00B4 //TX_STN_NOISE_TH +403 0x4000 //TX_POST_MASK_SUP +404 0x7FFF //TX_POST_MASK_ADJUST +405 0x00C8 //TX_NS_ENOISE_MIC0_TH +406 0x0014 //TX_MINENOISE_MIC0_TH +407 0x012C //TX_MINENOISE_MIC0_S_TH +408 0x2900 //TX_MIN_G_CTRL_SSNS +409 0x0800 //TX_METAL_RTO_THR +410 0x07D0 //TX_NS_FP_K_METAL +411 0x3A98 //TX_NOISEDET_BOOST_TH +412 0x0FA0 //TX_NSMOOTH_TH +413 0x0000 //TX_NS_RESRV_8 +414 0x1800 //TX_RHO_UPB +415 0x2328 //TX_N_HOLD_HS +416 0x006E //TX_N_RHO_BFR0 +417 0x7FFF //TX_LAMBDA_ARSP_EST +418 0x0100 //TX_EXTRA_GAIN_MICBLOCK +419 0x0333 //TX_THR_STD_NSR +420 0x019A //TX_THR_STD_PLH +421 0x03E8 //TX_N_HOLD_STD +422 0x0066 //TX_THR_STD_RHO +423 0x2800 //TX_BF_RESET_THR_HS +424 0x0CCD //TX_SB_RTO_MEAN_TH +425 0x0300 //TX_SB_RHO_MEAN_TH_NTALK +426 0x2000 //TX_SB_RTO_MEAN_TH_ABN +427 0x2EE0 //TX_SB_RTO_MEAN_TH_RUB +428 0x0990 //TX_WTA_EN_RTO_TH +429 0x1400 //TX_TOP_ENER_TH_F +430 0x0100 //TX_DESIRED_TALK_HOLDT +431 0x0800 //TX_MIC_BLOCK_FACTOR +432 0x0000 //TX_NSEST_BFRLRNRDC +433 0x0000 //TX_THR_POST_FLT_HS +434 0x0010 //TX_HS_VAD_BIN +435 0x2666 //TX_THR_VAD_HS +436 0x2CCD //TX_MEAN_RTO_MIN_TH2 +437 0x0032 //TX_SILENCE_T +438 0x0000 //TX_A_POST_FLT_WTA +439 0x799A //TX_LAMBDA_PFLT_WTA +440 0x03E8 //TX_SB_RHO_MEAN2_TH +441 0x03E8 //TX_SB_RHO_MEAN3_TH +442 0x0000 //TX_HS_RESRV_4 +443 0x0000 //TX_HS_RESRV_5 +444 0x0001 //TX_DOA_VAD_THR_1 +445 0x003C //TX_DOA_VAD_THR_2 +446 0x0028 //TX_DOA_VAD_THR1_0 +447 0x0028 //TX_DOA_VAD_THR1_1 +448 0x0000 //TX_SRC_DOA_RNG_LOW_0A +449 0x001E //TX_SRC_DOA_RNG_HIGH_0A +450 0x005A //TX_DFLT_SRC_DOA_0A +451 0x0000 //TX_SRC_DOA_RNG_LOW_0B +452 0x0000 //TX_SRC_DOA_RNG_HIGH_0B +453 0x0000 //TX_DFLT_SRC_DOA_0B +454 0x0000 //TX_SRC_DOA_RNG_LOW_0C +455 0x0000 //TX_SRC_DOA_RNG_HIGH_0C +456 0x0000 //TX_DFLT_SRC_DOA_0C +457 0x0000 //TX_SRC_DOA_RNG_LOW_0D +458 0x0000 //TX_SRC_DOA_RNG_HIGH_0D +459 0x0000 //TX_DFLT_SRC_DOA_0D +460 0x0000 //TX_SRC_DOA_RNG_LOW_1A +461 0x00B4 //TX_SRC_DOA_RNG_HIGH_1A +462 0x005A //TX_DFLT_SRC_DOA_1A +463 0x0000 //TX_SRC_DOA_RNG_LOW_1B +464 0x00B4 //TX_SRC_DOA_RNG_HIGH_1B +465 0x005A //TX_DFLT_SRC_DOA_1B +466 0x0000 //TX_SRC_DOA_RNG_LOW_1C +467 0x00B4 //TX_SRC_DOA_RNG_HIGH_1C +468 0x005A //TX_DFLT_SRC_DOA_1C +469 0x0000 //TX_SRC_DOA_RNG_LOW_1D +470 0x00B4 //TX_SRC_DOA_RNG_HIGH_1D +471 0x005A //TX_DFLT_SRC_DOA_1D +472 0x0100 //TX_BF_HOLDOFF_T +473 0x7FFF //TX_DOA_COST_FACTOR +474 0x0D9A //TX_MAINTOREFR_TH0 +475 0x071C //TX_DOA_TRK_THR +476 0x012C //TX_DOA_TRACK_HT +477 0x0200 //TX_N1_HOLD_HF +478 0x0100 //TX_N2_HOLD_HF +479 0x2A3D //TX_BF_RESET_THR_HF +480 0x7333 //TX_DOA_SMOOTH +481 0x0800 //TX_MU_BF +482 0x0800 //TX_BF_MU_LF_B2 +483 0x0040 //TX_BF_FC_END_BIN_B2 +484 0x0020 //TX_BF_FC_END_BIN +485 0x0000 //TX_HF_RESRV_25 +486 0x0000 //TX_HF_RESRV_26 +487 0x0007 //TX_N_DOA_SEED +488 0x0001 //TX_FINE_DOA_SEARCH_FLG +489 0x0000 //TX_HF_RESRV_27 +490 0x038E //TX_DLT_SRC_DOA_RNG +491 0x0200 //TX_BF_MU_LF +492 0x0000 //TX_DFLT_SRC_LOC_0 +493 0x7FFF //TX_DFLT_SRC_LOC_1 +494 0x0000 //TX_DFLT_SRC_LOC_2 +495 0x038E //TX_DOA_TRACK_VADTH +496 0x0000 //TX_DOA_TRACK_NEW +497 0x0300 //TX_NOR_OFF_THR +498 0x7C00 //TX_MORE_ON_700HZ_THR +499 0x2000 //TX_MU_BF_ADPT_NS +500 0x0000 //TX_ADAPT_LEN +501 0x6666 //TX_MORE_SNS +502 0x0000 //TX_NOR_OFF_TH1 +503 0x0000 //TX_WIDE_MASK_TH +504 0xD333 //TX_SUBSNRATIOHIGH4MEANBCK_THR +505 0x6000 //TX_C_POST_FLT_CUT +506 0x2000 //TX_RADIODTLV +507 0x0320 //TX_POWER_LINEIN_TH +508 0x0014 //TX_FE_VADCOUNT_TH_FC +509 0x000A //TX_ECHO_SUPP_FC +510 0x0C80 //TX_ECHO_TH +511 0x6666 //TX_MIC_TO_BFGAIN +512 0x0000 //TX_MICTOBFGAIN0 +513 0x0000 //TX_FASTMUE_TH +514 0x2CCC //TX_DEREVERB_LF_MU +515 0x3200 //TX_DEREVERB_HF_MU +516 0x0007 //TX_DEREVERB_DELAY +517 0x0004 //TX_DEREVERB_COEF_LEN +518 0x0003 //TX_DEREVERB_DNR +519 0x0000 //TX_DEREVERB_ALPHA +520 0x0000 //TX_DEREVERB_BETA +521 0x3A98 //TX_GSC_RTOL_TH +522 0x3A98 //TX_GSC_RTOH_TH +523 0x7E2C //TX_WIDE2_MEANHTH +524 0x0000 //TX_DR_RESRV_5 +525 0x0000 //TX_DR_RESRV_6 +526 0x0000 //TX_DR_RESRV_7 +527 0x0000 //TX_DR_RESRV_8 +528 0x1333 //TX_WIND_MARK_TH +529 0x399A //TX_CORR_THR +530 0x0004 //TX_SNR_THR +531 0x0010 //TX_ENGY_THR +532 0x1770 //TX_CORR_HIGH_TH +533 0x6000 //TX_ENGY_THR_2 +534 0x3400 //TX_MEAN_RTO_THR +535 0x0028 //TX_WNS_ENOISE_MIC0_TH +536 0x3000 //TX_RATIOMICL_TH +537 0x7FFF //TX_CALIG_HS +538 0x0000 //TX_LVL_CTRL +539 0x0010 //TX_WIND_SUPRTO +540 0x0014 //TX_WNS_MIN_G +541 0x0600 //TX_WNS_B_POST_FLT +542 0x3000 //TX_RATIOMICH_TH +543 0xD120 //TX_WIND_INBEAM_L_TH +544 0x0FA0 //TX_WIND_INBEAM_H_TH +545 0x2000 //TX_WNS_RESRV_0 +546 0x59D8 //TX_WNS_RESRV_1 +547 0x0200 //TX_WNS_RESRV_2 +548 0x0000 //TX_WNS_RESRV_3 +549 0x0000 //TX_WNS_RESRV_4 +550 0x0000 //TX_WNS_RESRV_5 +551 0x0000 //TX_WNS_RESRV_6 +552 0x0000 //TX_BVE_NOISE_FLOOR_0 +553 0x0070 //TX_BVE_NOISE_FLOOR_1 +554 0x0070 //TX_BVE_NOISE_FLOOR_2 +555 0x0010 //TX_BVE_NOISE_FLOOR_3 +556 0x0070 //TX_BVE_NOISE_FLOOR_4 +557 0x00B0 //TX_BVE_NOISE_FLOOR_5 +558 0x0E66 //TX_BVE_NOISE_FLOOR_6 +559 0x0050 //TX_BVE_NOISE_FLOOR_7 +560 0x770A //TX_BVE_NOISE_FLOOR_8 +561 0x0000 //TX_BVE_NOISE_FLOOR_9 +562 0x0000 //TX_BVE_IN_N +563 0x0000 //TX_BVE_OUT_N +564 0x0000 //TX_BVE_MICALPHA_DOWN +565 0x0000 //TX_PB_RESRV_1 +566 0x0030 //TX_FDEQ_SUBNUM +567 0x5C58 //TX_FDEQ_GAIN_0 +568 0x5048 //TX_FDEQ_GAIN_1 +569 0x4C4C //TX_FDEQ_GAIN_2 +570 0x494D //TX_FDEQ_GAIN_3 +571 0x4442 //TX_FDEQ_GAIN_4 +572 0x4450 //TX_FDEQ_GAIN_5 +573 0x5457 //TX_FDEQ_GAIN_6 +574 0x664C //TX_FDEQ_GAIN_7 +575 0x474E //TX_FDEQ_GAIN_8 +576 0x4A4E //TX_FDEQ_GAIN_9 +577 0x504F //TX_FDEQ_GAIN_10 +578 0x5652 //TX_FDEQ_GAIN_11 +579 0x504A //TX_FDEQ_GAIN_12 +580 0x4E48 //TX_FDEQ_GAIN_13 +581 0x484E //TX_FDEQ_GAIN_14 +582 0x7088 //TX_FDEQ_GAIN_15 +583 0x684C //TX_FDEQ_GAIN_16 +584 0x4C48 //TX_FDEQ_GAIN_17 +585 0x4848 //TX_FDEQ_GAIN_18 +586 0x4848 //TX_FDEQ_GAIN_19 +587 0x4848 //TX_FDEQ_GAIN_20 +588 0x4848 //TX_FDEQ_GAIN_21 +589 0x4848 //TX_FDEQ_GAIN_22 +590 0x4848 //TX_FDEQ_GAIN_23 +591 0x0202 //TX_FDEQ_BIN_0 +592 0x0104 //TX_FDEQ_BIN_1 +593 0x0502 //TX_FDEQ_BIN_2 +594 0x0202 //TX_FDEQ_BIN_3 +595 0x0504 //TX_FDEQ_BIN_4 +596 0x0708 //TX_FDEQ_BIN_5 +597 0x0808 //TX_FDEQ_BIN_6 +598 0x050E //TX_FDEQ_BIN_7 +599 0x0B0C //TX_FDEQ_BIN_8 +600 0x0F0F //TX_FDEQ_BIN_9 +601 0x0E0D //TX_FDEQ_BIN_10 +602 0x0F28 //TX_FDEQ_BIN_11 +603 0x110F //TX_FDEQ_BIN_12 +604 0x350F //TX_FDEQ_BIN_13 +605 0x1924 //TX_FDEQ_BIN_14 +606 0x1810 //TX_FDEQ_BIN_15 +607 0x1021 //TX_FDEQ_BIN_16 +608 0x1000 //TX_FDEQ_BIN_17 +609 0x0000 //TX_FDEQ_BIN_18 +610 0x0000 //TX_FDEQ_BIN_19 +611 0x0000 //TX_FDEQ_BIN_20 +612 0x0000 //TX_FDEQ_BIN_21 +613 0x0000 //TX_FDEQ_BIN_22 +614 0x0000 //TX_FDEQ_BIN_23 +615 0x0000 //TX_FDEQ_PADDING +616 0x0030 //TX_PREEQ_SUBNUM_MIC0 +617 0x4848 //TX_PREEQ_GAIN_MIC0_0 +618 0x4848 //TX_PREEQ_GAIN_MIC0_1 +619 0x4848 //TX_PREEQ_GAIN_MIC0_2 +620 0x4848 //TX_PREEQ_GAIN_MIC0_3 +621 0x4848 //TX_PREEQ_GAIN_MIC0_4 +622 0x4848 //TX_PREEQ_GAIN_MIC0_5 +623 0x4848 //TX_PREEQ_GAIN_MIC0_6 +624 0x4848 //TX_PREEQ_GAIN_MIC0_7 +625 0x4848 //TX_PREEQ_GAIN_MIC0_8 +626 0x4848 //TX_PREEQ_GAIN_MIC0_9 +627 0x4848 //TX_PREEQ_GAIN_MIC0_10 +628 0x4848 //TX_PREEQ_GAIN_MIC0_11 +629 0x4848 //TX_PREEQ_GAIN_MIC0_12 +630 0x4848 //TX_PREEQ_GAIN_MIC0_13 +631 0x4848 //TX_PREEQ_GAIN_MIC0_14 +632 0x4848 //TX_PREEQ_GAIN_MIC0_15 +633 0x4848 //TX_PREEQ_GAIN_MIC0_16 +634 0x4848 //TX_PREEQ_GAIN_MIC0_17 +635 0x4848 //TX_PREEQ_GAIN_MIC0_18 +636 0x4848 //TX_PREEQ_GAIN_MIC0_19 +637 0x4848 //TX_PREEQ_GAIN_MIC0_20 +638 0x4848 //TX_PREEQ_GAIN_MIC0_21 +639 0x4848 //TX_PREEQ_GAIN_MIC0_22 +640 0x4848 //TX_PREEQ_GAIN_MIC0_23 +641 0x251A //TX_PREEQ_BIN_MIC0_0 +642 0x0F0F //TX_PREEQ_BIN_MIC0_1 +643 0x0C0C //TX_PREEQ_BIN_MIC0_2 +644 0x0C0F //TX_PREEQ_BIN_MIC0_3 +645 0x0F0F //TX_PREEQ_BIN_MIC0_4 +646 0x0F09 //TX_PREEQ_BIN_MIC0_5 +647 0x0909 //TX_PREEQ_BIN_MIC0_6 +648 0x0908 //TX_PREEQ_BIN_MIC0_7 +649 0x070F //TX_PREEQ_BIN_MIC0_8 +650 0x1F08 //TX_PREEQ_BIN_MIC0_9 +651 0x0808 //TX_PREEQ_BIN_MIC0_10 +652 0x0920 //TX_PREEQ_BIN_MIC0_11 +653 0x2020 //TX_PREEQ_BIN_MIC0_12 +654 0x2021 //TX_PREEQ_BIN_MIC0_13 +655 0x0000 //TX_PREEQ_BIN_MIC0_14 +656 0x0000 //TX_PREEQ_BIN_MIC0_15 +657 0x0000 //TX_PREEQ_BIN_MIC0_16 +658 0x0000 //TX_PREEQ_BIN_MIC0_17 +659 0x0000 //TX_PREEQ_BIN_MIC0_18 +660 0x0000 //TX_PREEQ_BIN_MIC0_19 +661 0x0000 //TX_PREEQ_BIN_MIC0_20 +662 0x0000 //TX_PREEQ_BIN_MIC0_21 +663 0x0000 //TX_PREEQ_BIN_MIC0_22 +664 0x0000 //TX_PREEQ_BIN_MIC0_23 +665 0x0030 //TX_PREEQ_SUBNUM_MIC1 +666 0x4848 //TX_PREEQ_GAIN_MIC1_0 +667 0x4848 //TX_PREEQ_GAIN_MIC1_1 +668 0x4848 //TX_PREEQ_GAIN_MIC1_2 +669 0x4848 //TX_PREEQ_GAIN_MIC1_3 +670 0x4848 //TX_PREEQ_GAIN_MIC1_4 +671 0x4848 //TX_PREEQ_GAIN_MIC1_5 +672 0x494A //TX_PREEQ_GAIN_MIC1_6 +673 0x494A //TX_PREEQ_GAIN_MIC1_7 +674 0x4B4C //TX_PREEQ_GAIN_MIC1_8 +675 0x4D4E //TX_PREEQ_GAIN_MIC1_9 +676 0x4F52 //TX_PREEQ_GAIN_MIC1_10 +677 0x5458 //TX_PREEQ_GAIN_MIC1_11 +678 0x5B62 //TX_PREEQ_GAIN_MIC1_12 +679 0x6A66 //TX_PREEQ_GAIN_MIC1_13 +680 0x543E //TX_PREEQ_GAIN_MIC1_14 +681 0x3B38 //TX_PREEQ_GAIN_MIC1_15 +682 0x4848 //TX_PREEQ_GAIN_MIC1_16 +683 0x4848 //TX_PREEQ_GAIN_MIC1_17 +684 0x4848 //TX_PREEQ_GAIN_MIC1_18 +685 0x4848 //TX_PREEQ_GAIN_MIC1_19 +686 0x4848 //TX_PREEQ_GAIN_MIC1_20 +687 0x4848 //TX_PREEQ_GAIN_MIC1_21 +688 0x4848 //TX_PREEQ_GAIN_MIC1_22 +689 0x4848 //TX_PREEQ_GAIN_MIC1_23 +690 0x0202 //TX_PREEQ_BIN_MIC1_0 +691 0x0203 //TX_PREEQ_BIN_MIC1_1 +692 0x0303 //TX_PREEQ_BIN_MIC1_2 +693 0x0304 //TX_PREEQ_BIN_MIC1_3 +694 0x0405 //TX_PREEQ_BIN_MIC1_4 +695 0x0506 //TX_PREEQ_BIN_MIC1_5 +696 0x0708 //TX_PREEQ_BIN_MIC1_6 +697 0x090A //TX_PREEQ_BIN_MIC1_7 +698 0x0B0C //TX_PREEQ_BIN_MIC1_8 +699 0x0D0E //TX_PREEQ_BIN_MIC1_9 +700 0x1013 //TX_PREEQ_BIN_MIC1_10 +701 0x1719 //TX_PREEQ_BIN_MIC1_11 +702 0x1B1E //TX_PREEQ_BIN_MIC1_12 +703 0x1E1E //TX_PREEQ_BIN_MIC1_13 +704 0x1E28 //TX_PREEQ_BIN_MIC1_14 +705 0x3042 //TX_PREEQ_BIN_MIC1_15 +706 0x0000 //TX_PREEQ_BIN_MIC1_16 +707 0x0000 //TX_PREEQ_BIN_MIC1_17 +708 0x0000 //TX_PREEQ_BIN_MIC1_18 +709 0x0000 //TX_PREEQ_BIN_MIC1_19 +710 0x0000 //TX_PREEQ_BIN_MIC1_20 +711 0x0000 //TX_PREEQ_BIN_MIC1_21 +712 0x0000 //TX_PREEQ_BIN_MIC1_22 +713 0x0000 //TX_PREEQ_BIN_MIC1_23 +714 0x0030 //TX_PREEQ_SUBNUM_MIC2 +715 0x4848 //TX_PREEQ_GAIN_MIC2_0 +716 0x4848 //TX_PREEQ_GAIN_MIC2_1 +717 0x4848 //TX_PREEQ_GAIN_MIC2_2 +718 0x4848 //TX_PREEQ_GAIN_MIC2_3 +719 0x4848 //TX_PREEQ_GAIN_MIC2_4 +720 0x4848 //TX_PREEQ_GAIN_MIC2_5 +721 0x4848 //TX_PREEQ_GAIN_MIC2_6 +722 0x4848 //TX_PREEQ_GAIN_MIC2_7 +723 0x4848 //TX_PREEQ_GAIN_MIC2_8 +724 0x4848 //TX_PREEQ_GAIN_MIC2_9 +725 0x4848 //TX_PREEQ_GAIN_MIC2_10 +726 0x4848 //TX_PREEQ_GAIN_MIC2_11 +727 0x4848 //TX_PREEQ_GAIN_MIC2_12 +728 0x4848 //TX_PREEQ_GAIN_MIC2_13 +729 0x4848 //TX_PREEQ_GAIN_MIC2_14 +730 0x4848 //TX_PREEQ_GAIN_MIC2_15 +731 0x4848 //TX_PREEQ_GAIN_MIC2_16 +732 0x4848 //TX_PREEQ_GAIN_MIC2_17 +733 0x4848 //TX_PREEQ_GAIN_MIC2_18 +734 0x4848 //TX_PREEQ_GAIN_MIC2_19 +735 0x4848 //TX_PREEQ_GAIN_MIC2_20 +736 0x4848 //TX_PREEQ_GAIN_MIC2_21 +737 0x4848 //TX_PREEQ_GAIN_MIC2_22 +738 0x4848 //TX_PREEQ_GAIN_MIC2_23 +739 0x0608 //TX_PREEQ_BIN_MIC2_0 +740 0x0808 //TX_PREEQ_BIN_MIC2_1 +741 0x0808 //TX_PREEQ_BIN_MIC2_2 +742 0x0808 //TX_PREEQ_BIN_MIC2_3 +743 0x0808 //TX_PREEQ_BIN_MIC2_4 +744 0x0808 //TX_PREEQ_BIN_MIC2_5 +745 0x0808 //TX_PREEQ_BIN_MIC2_6 +746 0x0808 //TX_PREEQ_BIN_MIC2_7 +747 0x0808 //TX_PREEQ_BIN_MIC2_8 +748 0x0808 //TX_PREEQ_BIN_MIC2_9 +749 0x0808 //TX_PREEQ_BIN_MIC2_10 +750 0x0808 //TX_PREEQ_BIN_MIC2_11 +751 0x0808 //TX_PREEQ_BIN_MIC2_12 +752 0x0808 //TX_PREEQ_BIN_MIC2_13 +753 0x0808 //TX_PREEQ_BIN_MIC2_14 +754 0x0200 //TX_PREEQ_BIN_MIC2_15 +755 0x0000 //TX_PREEQ_BIN_MIC2_16 +756 0x0000 //TX_PREEQ_BIN_MIC2_17 +757 0x0000 //TX_PREEQ_BIN_MIC2_18 +758 0x0000 //TX_PREEQ_BIN_MIC2_19 +759 0x0000 //TX_PREEQ_BIN_MIC2_20 +760 0x0000 //TX_PREEQ_BIN_MIC2_21 +761 0x0000 //TX_PREEQ_BIN_MIC2_22 +762 0x0000 //TX_PREEQ_BIN_MIC2_23 +763 0x0006 //TX_MASKING_ABILITY +764 0x0800 //TX_NND_WEIGHT +765 0x0050 //TX_MIC_CALIBRATION_0 +766 0x0056 //TX_MIC_CALIBRATION_1 +767 0x0050 //TX_MIC_CALIBRATION_2 +768 0x0050 //TX_MIC_CALIBRATION_3 +769 0x0046 //TX_MIC_PWR_BIAS_0 +770 0x0042 //TX_MIC_PWR_BIAS_1 +771 0x0046 //TX_MIC_PWR_BIAS_2 +772 0x0046 //TX_MIC_PWR_BIAS_3 +773 0x0000 //TX_GAIN_LIMIT_0 +774 0x0006 //TX_GAIN_LIMIT_1 +775 0x0000 //TX_GAIN_LIMIT_2 +776 0x0000 //TX_GAIN_LIMIT_3 +777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN +778 0x7FDE //TX_BVE_VAD0_ALPHAUP +779 0x7F3A //TX_BVE_VAD0_ALPHADOWN +780 0x2000 //TX_BVE_GAINWEIGHT_NOFEVADLI +781 0x7F5B //TX_BVE_FEVADLI_ALPHA +782 0x7F19 //TX_BVE_NOVAD0_ALPHAUP +783 0x1000 //TX_TDDRC_ALPHA_UP_01 +784 0x1000 //TX_TDDRC_ALPHA_UP_02 +785 0x1000 //TX_TDDRC_ALPHA_UP_03 +786 0x1000 //TX_TDDRC_ALPHA_UP_04 +787 0x7EB8 //TX_TDDRC_ALPHA_DWN_01 +788 0x7EB8 //TX_TDDRC_ALPHA_DWN_02 +789 0x7EB8 //TX_TDDRC_ALPHA_DWN_03 +790 0x7EB8 //TX_TDDRC_ALPHA_DWN_04 +791 0x7FFF //TX_TDDRC_TD_DRC_LIMIT +792 0x0800 //TX_TDDRC_POST_LIMIT_GAIN +793 0x0000 //TX_TDDRC_RESRV_0 +794 0x0000 //TX_TDDRC_RESRV_1 +795 0x0018 //TX_FDDRC_BAND_MARGIN_0 +796 0x0030 //TX_FDDRC_BAND_MARGIN_1 +797 0x0050 //TX_FDDRC_BAND_MARGIN_2 +798 0x0080 //TX_FDDRC_BAND_MARGIN_3 +799 0x0007 //TX_FDDRC_BLOCK_EXP +800 0x5000 //TX_FDDRC_THRD_2_0 +801 0x5000 //TX_FDDRC_THRD_2_1 +802 0x5000 //TX_FDDRC_THRD_2_2 +803 0x5000 //TX_FDDRC_THRD_2_3 +804 0x6400 //TX_FDDRC_THRD_3_0 +805 0x6400 //TX_FDDRC_THRD_3_1 +806 0x6400 //TX_FDDRC_THRD_3_2 +807 0x6400 //TX_FDDRC_THRD_3_3 +808 0x2000 //TX_FDDRC_SLANT_0_0 +809 0x2000 //TX_FDDRC_SLANT_0_1 +810 0x2000 //TX_FDDRC_SLANT_0_2 +811 0x2000 //TX_FDDRC_SLANT_0_3 +812 0x5333 //TX_FDDRC_SLANT_1_0 +813 0x5333 //TX_FDDRC_SLANT_1_1 +814 0x5333 //TX_FDDRC_SLANT_1_2 +815 0x5333 //TX_FDDRC_SLANT_1_3 +816 0x0010 //TX_DEADMIC_SILENCE_TH +817 0x0600 //TX_MIC_DEGRADE_TH +818 0x0078 //TX_DEADMIC_CNT +819 0x0078 //TX_MIC_DEGRADE_CNT +820 0x0000 //TX_FDDRC_RESRV_4 +821 0x0000 //TX_FDDRC_RESRV_5 +822 0x0000 //TX_FDDRC_RESRV_6 +823 0x7FFF //TX_KS_NOISEPASTE_FACTOR +824 0x0001 //TX_KS_CONFIG +825 0x7FFF //TX_KS_GAIN_MIN +826 0x0000 //TX_KS_RESRV_0 +827 0x0000 //TX_KS_RESRV_1 +828 0x0000 //TX_KS_RESRV_2 +829 0x7C00 //TX_LAMBDA_PKA_FP +830 0x2000 //TX_TPKA_FP +831 0x0080 //TX_MIN_G_FP +832 0x2000 //TX_MAX_G_FP +833 0x0FA0 //TX_FFP_FP_K_METAL +834 0x4000 //TX_A_POST_FLT_FP +835 0x0F5C //TX_RTO_OUTBEAM_TH +836 0x4CCD //TX_TPKA_FP_THD +837 0x0000 //TX_MAX_G_FP_BLK +838 0x0000 //TX_FFP_FADEIN +839 0x0000 //TX_FFP_FADEOUT +840 0x0000 //TX_WHISPERCTH +841 0x0000 //TX_WHISPERHOLDT +842 0x0000 //TX_WHISP_ENTHH +843 0x0000 //TX_WHISP_ENTHL +844 0x0000 //TX_WHISP_RTOTH +845 0x0000 //TX_WHISP_RTOTH2 +846 0x0096 //TX_MUTE_PERIOD +847 0x0000 //TX_FADE_IN_PERIOD +848 0x0100 //TX_FFP_RESRV_2 +849 0x0020 //TX_FFP_RESRV_3 +850 0x0000 //TX_FFP_RESRV_4 +851 0x0000 //TX_FFP_RESRV_5 +852 0x0000 //TX_FFP_RESRV_6 +853 0x0002 //TX_FILTINDX +854 0x0002 //TX_TDDRC_THRD_0 +855 0x0003 //TX_TDDRC_THRD_1 +856 0x1500 //TX_TDDRC_THRD_2 +857 0x1500 //TX_TDDRC_THRD_3 +858 0x3000 //TX_TDDRC_SLANT_0 +859 0x6E00 //TX_TDDRC_SLANT_1 +860 0x1000 //TX_TDDRC_ALPHA_UP_00 +861 0x7EB8 //TX_TDDRC_ALPHA_DWN_00 +862 0x0000 //TX_TDDRC_HMNC_FLAG +863 0x199A //TX_TDDRC_HMNC_GAIN +864 0x0000 //TX_TDDRC_SMT_FLAG +865 0x0CCD //TX_TDDRC_SMT_W +866 0x062B //TX_TDDRC_DRC_GAIN +867 0x7FFF //TX_TDDRC_LMT_THRD +868 0x0000 //TX_TDDRC_LMT_ALPHA +869 0x0000 //TX_TFMASKLTH +870 0x0000 //TX_TFMASKLTHL +871 0x0CCD //TX_TFMASKHTH +872 0xECCD //TX_TFMASKLTH_BINVAD +873 0xFCCD //TX_TFMASKLTH_NS_EST +874 0xF800 //TX_TFMASKLTH_DOA +875 0x0CCD //TX_TFMASKTH_BLESSCUT +876 0x1000 //TX_B_LESSCUT_RTO_MASK +877 0x2000 //TX_SB_RHO_MEAN_TH_ABN +878 0x2000 //TX_B_POST_FLT_MASK +879 0x0000 //TX_B_POST_FLT_MASK1 +880 0x6333 //TX_GAIN_WIND_MASK +881 0x0000 //TX_TFMASK_BFSTRICT_MUSIC +882 0x0000 //TX_TFMASK_BFSTRICT_NOMUSIC +883 0x7333 //TX_FASTNS_OUTIN_TH +884 0x0CCD //TX_FASTNS_TFMASK_TH +885 0x0CCD //TX_FASTNS_TFMASKBIN_TH1 +886 0x0CCD //TX_FASTNS_TFMASKBIN_TH2 +887 0x0CCD //TX_FASTNS_TFMASKBIN_TH3 +888 0x0028 //TX_FASTNS_ARSPC_TH +889 0xC000 //TX_FASTNS_MASK5_TH +890 0x0810 //TX_POSTSSA_MIN_G_VR_MASK +891 0x1000 //TX_A_LESSCUT_RTO_MASK +892 0x1770 //TX_FASTNS_NOISETH +893 0xC000 //TX_FASTNS_SSA_THLFL +894 0xC000 //TX_FASTNS_SSA_THHFL +895 0xCCCC //TX_FASTNS_SSA_THLFH +896 0xD999 //TX_FASTNS_SSA_THHFH +897 0x2329 //TX_SENDFUNC_REG_MICMUTE +898 0x0010 //TX_SENDFUNC_REG_MICMUTE1 +899 0x03E8 //TX_MICMUTE_RATIO_THR +900 0x01A4 //TX_MICMUTE_AMP_THR +901 0x0004 //TX_MICMUTE_HPF_IND +902 0x00C0 //TX_MICMUTE_LOG_EYR_TH +903 0x0008 //TX_MICMUTE_CVG_TIME +904 0x0008 //TX_MICMUTE_RELEASE_TIME +905 0x0CD0 //TX_MIC_VOLUME_MIC0MUTE +906 0x0000 //TX_MICMUTE_EPD_OFFSET_0 +907 0x0028 //TX_MICMUTE_FRQ_AEC_L +908 0x7999 //TX_MICMUTE_EAD_THR +909 0x7FFF //TX_MICMUTE_LAMBDA_CB_NLE +910 0x3000 //TX_MICMUTE_LAMBDA_RE_EST +911 0x7F00 //TX_DTD_THR1_MICMUTE_0 +912 0x7000 //TX_DTD_THR1_MICMUTE_1 +913 0x7FFF //TX_DTD_THR1_MICMUTE_2 +914 0x7FFF //TX_DTD_THR1_MICMUTE_3 +915 0x2000 //TX_DTD_THR2_MICMUTE_0 +916 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_0 +917 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_1 +918 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_2 +919 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_3 +920 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_4 +921 0x7FFF //TX_MICMUTE_C_POST_FLT +922 0x03E8 //TX_MICMUTE_DT_CUT_K +923 0x0001 //TX_MICMUTE_DT_CUT_THR +924 0x03E8 //TX_MICMUTE_DT_CUT_K2 +925 0x0001 //TX_MICMUTE_DT_CUT_THR2 +926 0x0064 //TX_MICMUTE_DT2_HOLD_N +927 0x1000 //TX_MICMUTE_RATIODTH_THCUT +928 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOL +929 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOH +930 0x0400 //TX_MICMUTE_C_POST_FLT_MASK +931 0x7999 //TX_MICMUTE_RATIODTL_CUT_TH +932 0x3E80 //TX_MICMUTE_DT_CUT_K1 +933 0x0800 //TX_MICMUTE_N2_SN_EST +934 0xFC00 //TX_MICMUTE_THR_SN_EST_0 +935 0x001C //TX_MICMUTE_MIN_G_CTRL_0 +936 0x6000 //TX_MICMUTE_A_POST_FILT_S_0 +937 0x7000 //TX_MICMUTE_B_POST_FILT_0 +938 0x2710 //TX_MIC1RUB_AMP_THR +939 0x7FFF //TX_MIC1MUTE_RATIO_THR +940 0x0001 //TX_MIC1MUTE_AMP_THR +941 0x0008 //TX_MIC1MUTE_CVG_TIME +942 0x0008 //TX_MIC1MUTE_RELEASE_TIME +943 0x05A0 //TX_AMS_RESRV_01 +944 0x3FFF //TX_AMS_RESRV_02 +945 0x7FFF //TX_AMS_RESRV_03 +946 0x0000 //TX_AMS_RESRV_04 +947 0x0000 //TX_AMS_RESRV_05 +948 0x0000 //TX_AMS_RESRV_06 +949 0x0000 //TX_AMS_RESRV_07 +950 0x0000 //TX_AMS_RESRV_08 +951 0x0000 //TX_AMS_RESRV_09 +952 0x0000 //TX_AMS_RESRV_10 +953 0x0000 //TX_AMS_RESRV_11 +954 0x0000 //TX_AMS_RESRV_12 +955 0x0000 //TX_AMS_RESRV_13 +956 0x0000 //TX_AMS_RESRV_14 +957 0x0000 //TX_AMS_RESRV_15 +958 0x0000 //TX_AMS_RESRV_16 +959 0x0000 //TX_AMS_RESRV_17 +960 0x0000 //TX_AMS_RESRV_18 +961 0x0000 //TX_AMS_RESRV_19 +#RX +0 0x243C //RX_RECVFUNC_MODE_0 +1 0x0000 //RX_RECVFUNC_MODE_1 +2 0x0003 //RX_SAMPLINGFREQ_SIG +3 0x0003 //RX_SAMPLINGFREQ_PROC +4 0x000A //RX_FRAME_SZ +5 0x0000 //RX_DELAY_OPT +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +10 0x05AA //RX_PGA +11 0x7FFF //RX_A_HP +12 0x4000 //RX_B_PE +13 0x5800 //RX_THR_PITCH_DET_0 +14 0x5000 //RX_THR_PITCH_DET_1 +15 0x4000 //RX_THR_PITCH_DET_2 +16 0x0008 //RX_PITCH_BFR_LEN +17 0x0003 //RX_SBD_PITCH_DET +18 0x0100 //RX_PP_RESRV_0 +19 0x0020 //RX_PP_RESRV_1 +20 0x0600 //RX_N_SN_EST +21 0x000C //RX_N2_SN_EST +22 0x000F //RX_NS_LVL_CTRL +23 0xF800 //RX_THR_SN_EST +24 0x7E00 //RX_LAMBDA_PFILT +25 0x000A //RX_FENS_RESRV_0 +26 0x0190 //RX_FENS_RESRV_1 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +30 0x0002 //RX_EXTRA_NS_L +31 0x0800 //RX_EXTRA_NS_A +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +35 0x199A //RX_A_POST_FLT +36 0x0000 //RX_LMT_THRD +37 0x4000 //RX_LMT_ALPHA +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4C //RX_FDEQ_GAIN_2 +42 0x5064 //RX_FDEQ_GAIN_3 +43 0x7076 //RX_FDEQ_GAIN_4 +44 0x897A //RX_FDEQ_GAIN_5 +45 0x7C80 //RX_FDEQ_GAIN_6 +46 0x8888 //RX_FDEQ_GAIN_7 +47 0x949C //RX_FDEQ_GAIN_8 +48 0x96A4 //RX_FDEQ_GAIN_9 +49 0xA9A0 //RX_FDEQ_GAIN_10 +50 0x9487 //RX_FDEQ_GAIN_11 +51 0x6F64 //RX_FDEQ_GAIN_12 +52 0x625A //RX_FDEQ_GAIN_13 +53 0x5D80 //RX_FDEQ_GAIN_14 +54 0x8890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0404 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x141E //RX_FDEQ_BIN_13 +77 0x3728 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +111 0x0002 //RX_FILTINDX +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0551 //RX_TDDRC_DRC_GAIN +125 0x7C00 //RX_LAMBDA_PKA_FP +126 0x1450 //RX_TPKA_FP +127 0x0400 //RX_MIN_G_FP +128 0x0700 //RX_MAX_G_FP +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +131 0x0000 //RX_MAXLEVEL_CNG +132 0x3000 //RX_BWE_UV_TH +133 0x3000 //RX_BWE_UV_TH2 +134 0x1800 //RX_BWE_UV_TH3 +135 0x1000 //RX_BWE_V_TH +136 0x04CD //RX_BWE_GAIN1_V_TH1 +137 0x0F33 //RX_BWE_GAIN1_V_TH2 +138 0x7333 //RX_BWE_UV_EQ +139 0x199A //RX_BWE_V_EQ +140 0x7333 //RX_BWE_TONE_TH +141 0x0004 //RX_BWE_UV_HOLD_T +142 0x6CCD //RX_BWE_GAIN2_ALPHA +143 0x799A //RX_BWE_GAIN3_ALPHA +144 0x001E //RX_BWE_CUTOFF +145 0x3000 //RX_BWE_GAINFILL +146 0x3200 //RX_BWE_MAXTH_TONE +147 0x2000 //RX_BWE_EQ_0 +148 0x2000 //RX_BWE_EQ_1 +149 0x2000 //RX_BWE_EQ_2 +150 0x2000 //RX_BWE_EQ_3 +151 0x2000 //RX_BWE_EQ_4 +152 0x2000 //RX_BWE_EQ_5 +153 0x2000 //RX_BWE_EQ_6 +154 0x0000 //RX_BWE_RESRV_0 +155 0x0000 //RX_BWE_RESRV_1 +156 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x038D //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4E //RX_FDEQ_GAIN_2 +42 0x5C6E //RX_FDEQ_GAIN_3 +43 0x8488 //RX_FDEQ_GAIN_4 +44 0x8986 //RX_FDEQ_GAIN_5 +45 0x8080 //RX_FDEQ_GAIN_6 +46 0x8888 //RX_FDEQ_GAIN_7 +47 0x9498 //RX_FDEQ_GAIN_8 +48 0x96A8 //RX_FDEQ_GAIN_9 +49 0xB0A4 //RX_FDEQ_GAIN_10 +50 0x9C83 //RX_FDEQ_GAIN_11 +51 0x6B60 //RX_FDEQ_GAIN_12 +52 0x5448 //RX_FDEQ_GAIN_13 +53 0x4889 //RX_FDEQ_GAIN_14 +54 0x8890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0503 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x370A //RX_FDEQ_BIN_13 +77 0x1E05 //RX_FDEQ_BIN_14 +78 0x552C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x000C //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x038D //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4E //RX_FDEQ_GAIN_2 +42 0x5C6E //RX_FDEQ_GAIN_3 +43 0x8488 //RX_FDEQ_GAIN_4 +44 0x8986 //RX_FDEQ_GAIN_5 +45 0x8080 //RX_FDEQ_GAIN_6 +46 0x8888 //RX_FDEQ_GAIN_7 +47 0x9498 //RX_FDEQ_GAIN_8 +48 0x96A8 //RX_FDEQ_GAIN_9 +49 0xB0A4 //RX_FDEQ_GAIN_10 +50 0x9C83 //RX_FDEQ_GAIN_11 +51 0x6B60 //RX_FDEQ_GAIN_12 +52 0x5448 //RX_FDEQ_GAIN_13 +53 0x4889 //RX_FDEQ_GAIN_14 +54 0x8890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0503 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x370A //RX_FDEQ_BIN_13 +77 0x1E05 //RX_FDEQ_BIN_14 +78 0x552C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0016 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x038D //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4E //RX_FDEQ_GAIN_2 +42 0x5C6E //RX_FDEQ_GAIN_3 +43 0x8488 //RX_FDEQ_GAIN_4 +44 0x8986 //RX_FDEQ_GAIN_5 +45 0x8080 //RX_FDEQ_GAIN_6 +46 0x8888 //RX_FDEQ_GAIN_7 +47 0x9498 //RX_FDEQ_GAIN_8 +48 0x96A8 //RX_FDEQ_GAIN_9 +49 0xB0A4 //RX_FDEQ_GAIN_10 +50 0x9C83 //RX_FDEQ_GAIN_11 +51 0x6B60 //RX_FDEQ_GAIN_12 +52 0x5448 //RX_FDEQ_GAIN_13 +53 0x4889 //RX_FDEQ_GAIN_14 +54 0x8890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0503 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x370A //RX_FDEQ_BIN_13 +77 0x1E05 //RX_FDEQ_BIN_14 +78 0x552C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0025 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x038D //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4E //RX_FDEQ_GAIN_2 +42 0x5C6E //RX_FDEQ_GAIN_3 +43 0x8488 //RX_FDEQ_GAIN_4 +44 0x8986 //RX_FDEQ_GAIN_5 +45 0x8080 //RX_FDEQ_GAIN_6 +46 0x8888 //RX_FDEQ_GAIN_7 +47 0x9498 //RX_FDEQ_GAIN_8 +48 0x96A8 //RX_FDEQ_GAIN_9 +49 0xB0A4 //RX_FDEQ_GAIN_10 +50 0x9C83 //RX_FDEQ_GAIN_11 +51 0x6B60 //RX_FDEQ_GAIN_12 +52 0x5448 //RX_FDEQ_GAIN_13 +53 0x4889 //RX_FDEQ_GAIN_14 +54 0x8890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0503 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x370A //RX_FDEQ_BIN_13 +77 0x1E05 //RX_FDEQ_BIN_14 +78 0x552C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x003D //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x038D //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4E //RX_FDEQ_GAIN_2 +42 0x5C6A //RX_FDEQ_GAIN_3 +43 0x8084 //RX_FDEQ_GAIN_4 +44 0x8982 //RX_FDEQ_GAIN_5 +45 0x7C80 //RX_FDEQ_GAIN_6 +46 0x8888 //RX_FDEQ_GAIN_7 +47 0x9498 //RX_FDEQ_GAIN_8 +48 0x9AAC //RX_FDEQ_GAIN_9 +49 0xB4A8 //RX_FDEQ_GAIN_10 +50 0xA087 //RX_FDEQ_GAIN_11 +51 0x6F64 //RX_FDEQ_GAIN_12 +52 0x5B4B //RX_FDEQ_GAIN_13 +53 0x5389 //RX_FDEQ_GAIN_14 +54 0x8890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0503 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x370A //RX_FDEQ_BIN_13 +77 0x190A //RX_FDEQ_BIN_14 +78 0x552C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0058 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x038D //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4E //RX_FDEQ_GAIN_2 +42 0x5C6A //RX_FDEQ_GAIN_3 +43 0x8084 //RX_FDEQ_GAIN_4 +44 0x8982 //RX_FDEQ_GAIN_5 +45 0x7C80 //RX_FDEQ_GAIN_6 +46 0x8888 //RX_FDEQ_GAIN_7 +47 0x9498 //RX_FDEQ_GAIN_8 +48 0x9AAC //RX_FDEQ_GAIN_9 +49 0xB4A8 //RX_FDEQ_GAIN_10 +50 0xA087 //RX_FDEQ_GAIN_11 +51 0x6F64 //RX_FDEQ_GAIN_12 +52 0x5B4B //RX_FDEQ_GAIN_13 +53 0x5389 //RX_FDEQ_GAIN_14 +54 0x8890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0503 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x370A //RX_FDEQ_BIN_13 +77 0x190A //RX_FDEQ_BIN_14 +78 0x552C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x008C //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x038D //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4E //RX_FDEQ_GAIN_2 +42 0x5C6A //RX_FDEQ_GAIN_3 +43 0x8084 //RX_FDEQ_GAIN_4 +44 0x8982 //RX_FDEQ_GAIN_5 +45 0x7C80 //RX_FDEQ_GAIN_6 +46 0x8888 //RX_FDEQ_GAIN_7 +47 0x9498 //RX_FDEQ_GAIN_8 +48 0x9AAC //RX_FDEQ_GAIN_9 +49 0xB4A8 //RX_FDEQ_GAIN_10 +50 0xA087 //RX_FDEQ_GAIN_11 +51 0x6F64 //RX_FDEQ_GAIN_12 +52 0x5B4B //RX_FDEQ_GAIN_13 +53 0x5389 //RX_FDEQ_GAIN_14 +54 0x8890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0503 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x370A //RX_FDEQ_BIN_13 +77 0x190A //RX_FDEQ_BIN_14 +78 0x552C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#RX 2 +157 0x003C //RX_RECVFUNC_MODE_0 +158 0x0000 //RX_RECVFUNC_MODE_1 +159 0x0003 //RX_SAMPLINGFREQ_SIG +160 0x0003 //RX_SAMPLINGFREQ_PROC +161 0x000A //RX_FRAME_SZ +162 0x0000 //RX_DELAY_OPT +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +167 0x05AA //RX_PGA +168 0x7FFF //RX_A_HP +169 0x4000 //RX_B_PE +170 0x5800 //RX_THR_PITCH_DET_0 +171 0x5000 //RX_THR_PITCH_DET_1 +172 0x4000 //RX_THR_PITCH_DET_2 +173 0x0008 //RX_PITCH_BFR_LEN +174 0x0003 //RX_SBD_PITCH_DET +175 0x0100 //RX_PP_RESRV_0 +176 0x0020 //RX_PP_RESRV_1 +177 0x0600 //RX_N_SN_EST +178 0x000C //RX_N2_SN_EST +179 0x000F //RX_NS_LVL_CTRL +180 0xF800 //RX_THR_SN_EST +181 0x7E00 //RX_LAMBDA_PFILT +182 0x000A //RX_FENS_RESRV_0 +183 0x0190 //RX_FENS_RESRV_1 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +187 0x0002 //RX_EXTRA_NS_L +188 0x0800 //RX_EXTRA_NS_A +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +192 0x199A //RX_A_POST_FLT +193 0x0000 //RX_LMT_THRD +194 0x4000 //RX_LMT_ALPHA +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +268 0x0002 //RX_FILTINDX +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +282 0x7C00 //RX_LAMBDA_PKA_FP +283 0x13E0 //RX_TPKA_FP +284 0x0080 //RX_MIN_G_FP +285 0x2000 //RX_MAX_G_FP +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +288 0x0000 //RX_MAXLEVEL_CNG +289 0x3000 //RX_BWE_UV_TH +290 0x3000 //RX_BWE_UV_TH2 +291 0x1800 //RX_BWE_UV_TH3 +292 0x1000 //RX_BWE_V_TH +293 0x04CD //RX_BWE_GAIN1_V_TH1 +294 0x0F33 //RX_BWE_GAIN1_V_TH2 +295 0x7333 //RX_BWE_UV_EQ +296 0x199A //RX_BWE_V_EQ +297 0x7333 //RX_BWE_TONE_TH +298 0x0004 //RX_BWE_UV_HOLD_T +299 0x6CCD //RX_BWE_GAIN2_ALPHA +300 0x799A //RX_BWE_GAIN3_ALPHA +301 0x001E //RX_BWE_CUTOFF +302 0x3000 //RX_BWE_GAINFILL +303 0x3200 //RX_BWE_MAXTH_TONE +304 0x2000 //RX_BWE_EQ_0 +305 0x2000 //RX_BWE_EQ_1 +306 0x2000 //RX_BWE_EQ_2 +307 0x2000 //RX_BWE_EQ_3 +308 0x2000 //RX_BWE_EQ_4 +309 0x2000 //RX_BWE_EQ_5 +310 0x2000 //RX_BWE_EQ_6 +311 0x0000 //RX_BWE_RESRV_0 +312 0x0000 //RX_BWE_RESRV_1 +313 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x000A //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0010 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x001B //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0032 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0047 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0076 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 + +#CASE_NAME HANDSET-HANDSET-VOICE_GENERIC-FB +#PARAM_MODE FULL +#PARAM_TYPE TX+2RX +#TOTAL_CUSTOM_STEP 7+7 +#TX +0 0x0000 //TX_OPERATION_MODE_0 +1 0x0000 //TX_OPERATION_MODE_1 +2 0x0026 //TX_PATCH_REG +3 0x6B7E //TX_SENDFUNC_MODE_0 +4 0x0001 //TX_SENDFUNC_MODE_1 +5 0x0002 //TX_NUM_MIC +6 0x0004 //TX_SAMPLINGFREQ_SIG +7 0x0004 //TX_SAMPLINGFREQ_PROC +8 0x000A //TX_FRAME_SZ_SIG +9 0x000A //TX_FRAME_SZ +10 0x0000 //TX_DELAY_OPT +11 0x0028 //TX_MAX_TAIL_LENGTH +12 0x0001 //TX_NUM_LOUTCHN +13 0x0001 //TX_MAXNUM_AECREF +14 0x0000 //TX_DBG_FUNC_REG +15 0x0000 //TX_DBG_FUNC_REG1 +16 0x0000 //TX_SYS_RESRV_0 +17 0x0000 //TX_SYS_RESRV_1 +18 0x0000 //TX_SYS_RESRV_2 +19 0x0000 //TX_SYS_RESRV_3 +20 0x0000 //TX_DIST2REF0 +21 0x00A3 //TX_DIST2REF1 +22 0x0000 //TX_DIST2REF_02 +23 0x0000 //TX_DIST2REF_03 +24 0x0000 //TX_DIST2REF_04 +25 0x0000 //TX_DIST2REF_05 +26 0x0000 //TX_MMIC +27 0x1000 //TX_PGA_0 +28 0x1000 //TX_PGA_1 +29 0x1000 //TX_PGA_2 +30 0x0000 //TX_PGA_3 +31 0x0000 //TX_PGA_4 +32 0x0000 //TX_PGA_5 +33 0x0000 //TX_MIC_PAIRS +34 0x0000 //TX_MIC_PAIRS_HS +35 0x0002 //TX_MICS_FOR_BF +36 0x0000 //TX_MIC_PAIRS_FORL1 +37 0x0002 //TX_MICS_OF_PAIR0 +38 0x0002 //TX_MICS_OF_PAIR1 +39 0x0002 //TX_MICS_OF_PAIR2 +40 0x0002 //TX_MICS_OF_PAIR3 +41 0x0000 //TX_MIC_DATA_SRC0 +42 0x0002 //TX_MIC_DATA_SRC1 +43 0x0001 //TX_MIC_DATA_SRC2 +44 0x0000 //TX_MIC_DATA_SRC3 +45 0x0000 //TX_MIC_PAIR_CH_04 +46 0x0000 //TX_MIC_PAIR_CH_05 +47 0x0000 //TX_MIC_PAIR_CH_10 +48 0x0000 //TX_MIC_PAIR_CH_11 +49 0x0000 //TX_MIC_PAIR_CH_12 +50 0x0000 //TX_MIC_PAIR_CH_13 +51 0x0000 //TX_MIC_PAIR_CH_14 +52 0x05DC //TX_HD_BIN_MASK +53 0x0010 //TX_HD_SUBAND_MASK +54 0x19A1 //TX_HD_FRAME_AVG_MASK +55 0x0320 //TX_HD_MIN_FRQ +56 0x1000 //TX_HD_ALPHA_PSD +57 0x1100 //TX_T_PHPR1 +58 0x0000 //TX_T_PHPR2 +59 0x0000 //TX_T_PTPR +60 0x0000 //TX_T_PNPR +61 0x0000 //TX_T_PAPR1 +62 0xEE6C //TX_T_PSDVAT +63 0x0800 //TX_CNT +64 0x4000 //TX_ANTI_HOWL_GAIN +65 0x0001 //TX_MICFORBFMARK_0 +66 0x0001 //TX_MICFORBFMARK_1 +67 0x0001 //TX_MICFORBFMARK_2 +68 0x0001 //TX_MICFORBFMARK_3 +69 0x0001 //TX_MICFORBFMARK_4 +70 0x0001 //TX_MICFORBFMARK_5 +71 0x0000 //TX_DIST2REF_10 +72 0x3A66 //TX_DIST2REF_11 +73 0x0000 //TX_DIST2REF2 +74 0x0000 //TX_DIST2REF_13 +75 0x0000 //TX_DIST2REF_14 +76 0x0000 //TX_DIST2REF_15 +77 0x0000 //TX_DIST2REF_20 +78 0x0000 //TX_DIST2REF_21 +79 0x0000 //TX_DIST2REF_22 +80 0x0000 //TX_DIST2REF_23 +81 0x0000 //TX_DIST2REF_24 +82 0x0000 //TX_DIST2REF_25 +83 0x0000 //TX_DIST2REF_30 +84 0x0000 //TX_DIST2REF_31 +85 0x0000 //TX_DIST2REF_32 +86 0x0000 //TX_DIST2REF_33 +87 0x0000 //TX_DIST2REF_34 +88 0x0000 //TX_DIST2REF_35 +89 0x0000 //TX_MIC_LOC_00 +90 0x0000 //TX_MIC_LOC_01 +91 0x0000 //TX_MIC_LOC_02 +92 0x0000 //TX_MIC_LOC_03 +93 0x0000 //TX_MIC_LOC_04 +94 0x0000 //TX_MIC_LOC_05 +95 0x0000 //TX_MIC_LOC_10 +96 0x0000 //TX_MIC_LOC_11 +97 0x0000 //TX_MIC_LOC_12 +98 0x0000 //TX_MIC_LOC_13 +99 0x0000 //TX_MIC_LOC_14 +100 0x0000 //TX_MIC_LOC_15 +101 0x0000 //TX_MIC_LOC_20 +102 0x0000 //TX_MIC_LOC_21 +103 0x0000 //TX_MIC_LOC_22 +104 0x0000 //TX_MIC_LOC_23 +105 0x0000 //TX_MIC_LOC_24 +106 0x0000 //TX_MIC_LOC_25 +107 0x0200 //TX_MIC_REFBLK_VOLUME +108 0x0AAC //TX_MIC_BLOCK_VOLUME +109 0x0000 //TX_INVERSE_MASK +110 0x0000 //TX_ADCS_MASK +111 0x04D0 //TX_ADCS_GAIN +112 0x4000 //TX_NFC_GAINFAC +113 0x0000 //TX_MAINMIC_BLKFACTOR +114 0x0000 //TX_REFMIC_BLKFACTOR +115 0x0000 //TX_BLMIC_BLKFACTOR +116 0x0000 //TX_BRMIC_BLKFACTOR +117 0x0031 //TX_MICBLK_START_BIN +118 0x0060 //TX_MICBLK_END_BIN +119 0x0015 //TX_MICBLK_FE_HOLD +120 0xFFF2 //TX_MICBLK_MR_EXP_TH +121 0xFFF2 //TX_MICBLK_LR_EXP_TH +122 0x0000 //TX_FENE_HOLD +123 0x4000 //TX_FE_ENER_TH_MTS +124 0x0004 //TX_FE_ENER_TH_EXP +125 0x6000 //TX_C_POST_FLT_MIC_MAINBLK +126 0x6000 //TX_C_POST_FLT_MIC_REFBLK +127 0x0010 //TX_MIC_BLOCK_N +128 0x7E56 //TX_A_HP +129 0x4000 //TX_B_PE +130 0x1800 //TX_THR_PITCH_DET_0 +131 0x1000 //TX_THR_PITCH_DET_1 +132 0x0800 //TX_THR_PITCH_DET_2 +133 0x0008 //TX_PITCH_BFR_LEN +134 0x0003 //TX_SBD_PITCH_DET +135 0x0050 //TX_TD_AEC_L +136 0x4000 //TX_MU0_UNP_TD_AEC +137 0x1000 //TX_MU0_PTD_TD_AEC +138 0x0000 //TX_PP_RESRV_0 +139 0x2A94 //TX_PP_RESRV_1 +140 0x55F0 //TX_PP_RESRV_2 +141 0x0000 //TX_PP_RESRV_3 +142 0x0000 //TX_PP_RESRV_4 +143 0x0000 //TX_PP_RESRV_5 +144 0x0000 //TX_PP_RESRV_6 +145 0x0000 //TX_PP_RESRV_7 +146 0x0028 //TX_TAIL_LENGTH +147 0x0080 //TX_AEC_REF_GAIN_0 +148 0x0800 //TX_AEC_REF_GAIN_1 +149 0x0800 //TX_AEC_REF_GAIN_2 +150 0x7900 //TX_EAD_THR +151 0x2000 //TX_THR_RE_EST +152 0x0400 //TX_MIN_EQ_RE_EST_0 +153 0x0400 //TX_MIN_EQ_RE_EST_1 +154 0x0800 //TX_MIN_EQ_RE_EST_2 +155 0x0800 //TX_MIN_EQ_RE_EST_3 +156 0x1000 //TX_MIN_EQ_RE_EST_4 +157 0x1000 //TX_MIN_EQ_RE_EST_5 +158 0x1000 //TX_MIN_EQ_RE_EST_6 +159 0x1000 //TX_MIN_EQ_RE_EST_7 +160 0x1000 //TX_MIN_EQ_RE_EST_8 +161 0x1000 //TX_MIN_EQ_RE_EST_9 +162 0x1000 //TX_MIN_EQ_RE_EST_10 +163 0x1000 //TX_MIN_EQ_RE_EST_11 +164 0x1000 //TX_MIN_EQ_RE_EST_12 +165 0x3000 //TX_LAMBDA_RE_EST +166 0x1000 //TX_LAMBDA_CB_NLE +167 0x1800 //TX_C_POST_FLT +168 0x4000 //TX_GAIN_NP +169 0x003C //TX_SE_HOLD_N +170 0x0046 //TX_DT_HOLD_N +171 0x03E8 //TX_DT2_HOLD_N +172 0x6666 //TX_AEC_RESRV_0 +173 0x0000 //TX_AEC_RESRV_1 +174 0x0014 //TX_AEC_RESRV_2 +175 0x0000 //TX_MIC_DELAY_LENGTH +176 0x0000 //TX_REF_DELAY_LENGTH +177 0x0000 //TX_ADD_LINEIN_GAINL +178 0x0000 //TX_ADD_LINEIN_GAINH +179 0x0000 //TX_MIN_EQ_RE_EST_14 +180 0x0000 //TX_DTD_THR1_8 +181 0x7FFF //TX_DTD_THR2_8 +182 0x0000 //TX_DTD_MIC_BLK2 +183 0x0008 //TX_FRQ_LIN_LEN +184 0x7FFF //TX_FRQ_AEC_LEN_RHO +185 0x6000 //TX_MU0_UNP_FRQ_AEC +186 0x4000 //TX_MU0_PTD_FRQ_AEC +187 0x000A //TX_MINENOISETH +188 0x0800 //TX_MU0_RE_EST +189 0x0001 //TX_AEC_NUM_CH +190 0x0000 //TX_BIGECHOATTENUATION_MAX +191 0x2000 //TX_A_POST_FLT_MICBLK +192 0x0000 //TX_BLKENERTH +193 0x0000 //TX_BLKENERHIGHTH +194 0x0000 //TX_NORMENERTH +195 0x0000 //TX_NORMENERHIGHTH +196 0x0000 //TX_NORMENERHIGHTHL +197 0x7000 //TX_DTD_THR1_0 +198 0x7000 //TX_DTD_THR1_1 +199 0x7000 //TX_DTD_THR1_2 +200 0x7F00 //TX_DTD_THR1_3 +201 0x7F00 //TX_DTD_THR1_4 +202 0x7F00 //TX_DTD_THR1_5 +203 0x7F00 //TX_DTD_THR1_6 +204 0x2000 //TX_DTD_THR2_0 +205 0x2000 //TX_DTD_THR2_1 +206 0x2000 //TX_DTD_THR2_2 +207 0x1000 //TX_DTD_THR2_3 +208 0x1000 //TX_DTD_THR2_4 +209 0x1000 //TX_DTD_THR2_5 +210 0x1000 //TX_DTD_THR2_6 +211 0x6000 //TX_DTD_THR3 +212 0x0177 //TX_SPK_CUT_K +213 0x1B58 //TX_DT_CUT_K +214 0x0100 //TX_DT_CUT_THR +215 0x04EB //TX_COMFORT_G +216 0x01F4 //TX_POWER_YOUT_TH +217 0x4000 //TX_FDPFGAINECHO +218 0x0000 //TX_DTD_HD_THR +219 0x0000 //TX_SPK_CUT_K_S +220 0x0000 //TX_DTD_MIC_BLK +221 0x0400 //TX_ADPT_STRICT_L +222 0x0200 //TX_ADPT_STRICT_H +223 0x0C00 //TX_RATIO_DT_L_TH_LOW +224 0x2000 //TX_RATIO_DT_H_TH_LOW +225 0x1800 //TX_RATIO_DT_L_TH_HIGH +226 0x3000 //TX_RATIO_DT_H_TH_HIGH +227 0x0A00 //TX_RATIO_DT_L0_TH +228 0x7000 //TX_B_POST_FILT_ECHO_L +229 0x7FFF //TX_B_POST_FILT_ECHO_H +230 0x0200 //TX_MIN_G_CTRL_ECHO +231 0x7FFF //TX_B_LESSCUT_RTO_ECHO +232 0x0000 //TX_EPD_OFFSET_00 +233 0x0000 //TX_EPD_OFFST_01 +234 0x1388 //TX_RATIO_DT_L0_TH_HIGH +235 0x3A98 //TX_RATIO_DT_H_TH_CUT +236 0x7FFF //TX_MIN_EQ_RE_EST_13 +237 0x0000 //TX_DTD_THR1_7 +238 0x0000 //TX_DTD_THR2_7 +239 0x0800 //TX_DT_RESRV_7 +240 0x0800 //TX_DT_RESRV_8 +241 0x0000 //TX_DT_RESRV_9 +242 0xF600 //TX_THR_SN_EST_0 +243 0xFA00 //TX_THR_SN_EST_1 +244 0xFA00 //TX_THR_SN_EST_2 +245 0xF800 //TX_THR_SN_EST_3 +246 0xF800 //TX_THR_SN_EST_4 +247 0xF800 //TX_THR_SN_EST_5 +248 0xF800 //TX_THR_SN_EST_6 +249 0xF700 //TX_THR_SN_EST_7 +250 0x0000 //TX_DELTA_THR_SN_EST_0 +251 0x0200 //TX_DELTA_THR_SN_EST_1 +252 0x0200 //TX_DELTA_THR_SN_EST_2 +253 0x0200 //TX_DELTA_THR_SN_EST_3 +254 0x0100 //TX_DELTA_THR_SN_EST_4 +255 0x0200 //TX_DELTA_THR_SN_EST_5 +256 0x0100 //TX_DELTA_THR_SN_EST_6 +257 0x0200 //TX_DELTA_THR_SN_EST_7 +258 0x4000 //TX_LAMBDA_NN_EST_0 +259 0x4000 //TX_LAMBDA_NN_EST_1 +260 0x4000 //TX_LAMBDA_NN_EST_2 +261 0x4000 //TX_LAMBDA_NN_EST_3 +262 0x4000 //TX_LAMBDA_NN_EST_4 +263 0x4000 //TX_LAMBDA_NN_EST_5 +264 0x4000 //TX_LAMBDA_NN_EST_6 +265 0x4000 //TX_LAMBDA_NN_EST_7 +266 0x0400 //TX_N_SN_EST +267 0x001E //TX_INBEAM_T +268 0x0041 //TX_INBEAMHOLDT +269 0x2000 //TX_G_STRICT +270 0x2000 //TX_EQ_THR_BF +271 0x799A //TX_LAMBDA_EQ_BF +272 0x1000 //TX_NE_RTO_TH +273 0x1000 //TX_NE_RTO_TH_L +274 0x1000 //TX_MAINREFRTOH_TH_H +275 0x0600 //TX_MAINREFRTOH_TH_L +276 0x2000 //TX_MAINREFRTO_TH_H +277 0x1400 //TX_MAINREFRTO_TH_L +278 0x0000 //TX_MAINREFRTO_TH_EQ +279 0x1000 //TX_B_POST_FLT_0 +280 0x2000 //TX_B_POST_FLT_1 +281 0x0014 //TX_NS_LVL_CTRL_0 +282 0x0016 //TX_NS_LVL_CTRL_1 +283 0x0016 //TX_NS_LVL_CTRL_2 +284 0x0018 //TX_NS_LVL_CTRL_3 +285 0x0016 //TX_NS_LVL_CTRL_4 +286 0x0012 //TX_NS_LVL_CTRL_5 +287 0x0016 //TX_NS_LVL_CTRL_6 +288 0x0017 //TX_NS_LVL_CTRL_7 +289 0x000E //TX_MIN_GAIN_S_0 +290 0x0007 //TX_MIN_GAIN_S_1 +291 0x0012 //TX_MIN_GAIN_S_2 +292 0x0010 //TX_MIN_GAIN_S_3 +293 0x0012 //TX_MIN_GAIN_S_4 +294 0x0012 //TX_MIN_GAIN_S_5 +295 0x0012 //TX_MIN_GAIN_S_6 +296 0x0012 //TX_MIN_GAIN_S_7 +297 0x6000 //TX_NMOS_SUP +298 0x0000 //TX_NS_MAX_PRI_SNR_TH +299 0x0000 //TX_NMOS_SUP_MENSA +300 0x7FFF //TX_SNRI_SUP_0 +301 0x6000 //TX_SNRI_SUP_1 +302 0x6000 //TX_SNRI_SUP_2 +303 0x6000 //TX_SNRI_SUP_3 +304 0x6000 //TX_SNRI_SUP_4 +305 0x6000 //TX_SNRI_SUP_5 +306 0x6000 //TX_SNRI_SUP_6 +307 0x6000 //TX_SNRI_SUP_7 +308 0x6000 //TX_THR_LFNS +309 0x0017 //TX_G_LFNS +310 0x09C4 //TX_GAIN0_NTH +311 0x000A //TX_MUSIC_MORENS +312 0x7FFF //TX_A_POST_FILT_0 +313 0x2000 //TX_A_POST_FILT_1 +314 0x4000 //TX_A_POST_FILT_S_0 +315 0x4000 //TX_A_POST_FILT_S_1 +316 0x4000 //TX_A_POST_FILT_S_2 +317 0x4000 //TX_A_POST_FILT_S_3 +318 0x4000 //TX_A_POST_FILT_S_4 +319 0x4000 //TX_A_POST_FILT_S_5 +320 0x5000 //TX_A_POST_FILT_S_6 +321 0x7000 //TX_A_POST_FILT_S_7 +322 0x1000 //TX_B_POST_FILT_0 +323 0x2000 //TX_B_POST_FILT_1 +324 0x2000 //TX_B_POST_FILT_2 +325 0x2000 //TX_B_POST_FILT_3 +326 0x2000 //TX_B_POST_FILT_4 +327 0x2000 //TX_B_POST_FILT_5 +328 0x3000 //TX_B_POST_FILT_6 +329 0x3000 //TX_B_POST_FILT_7 +330 0x1000 //TX_B_LESSCUT_RTO_S_0 +331 0x1000 //TX_B_LESSCUT_RTO_S_1 +332 0x1000 //TX_B_LESSCUT_RTO_S_2 +333 0x1000 //TX_B_LESSCUT_RTO_S_3 +334 0x1000 //TX_B_LESSCUT_RTO_S_4 +335 0x1000 //TX_B_LESSCUT_RTO_S_5 +336 0x1000 //TX_B_LESSCUT_RTO_S_6 +337 0x1000 //TX_B_LESSCUT_RTO_S_7 +338 0x7E14 //TX_LAMBDA_PFILT +339 0x7C29 //TX_LAMBDA_PFILT_S_0 +340 0x7C29 //TX_LAMBDA_PFILT_S_1 +341 0x7C29 //TX_LAMBDA_PFILT_S_2 +342 0x7C29 //TX_LAMBDA_PFILT_S_3 +343 0x7C29 //TX_LAMBDA_PFILT_S_4 +344 0x7C29 //TX_LAMBDA_PFILT_S_5 +345 0x7C29 //TX_LAMBDA_PFILT_S_6 +346 0x7C29 //TX_LAMBDA_PFILT_S_7 +347 0x07D0 //TX_K_PEPPER +348 0x0800 //TX_A_PEPPER +349 0x1D4C //TX_K_PEPPER_HF +350 0x0400 //TX_A_PEPPER_HF +351 0x0001 //TX_HMNC_BST_FLG +352 0x4000 //TX_HMNC_BST_THR +353 0x0800 //TX_DT_BINVAD_TH_0 +354 0x0800 //TX_DT_BINVAD_TH_1 +355 0x0800 //TX_DT_BINVAD_TH_2 +356 0x0800 //TX_DT_BINVAD_TH_3 +357 0x0000 //TX_DT_BINVAD_ENDF +358 0x1000 //TX_C_POST_FLT_DT +359 0x7FFF //TX_NS_B_POST_FLT_LESSCUT +360 0x0100 //TX_DT_BOOST +361 0x0000 //TX_BF_SGRAD_FLG +362 0x0005 //TX_BF_DVG_TH +363 0x001E //TX_SN_C_F +364 0x0000 //TX_K_APT +365 0x0001 //TX_NOISEDET +366 0x0190 //TX_NDETCT +367 0x000A //TX_NOISE_TH_0 +368 0x1B58 //TX_NOISE_TH_0_2 +369 0x2134 //TX_NOISE_TH_0_3 +370 0x00C6 //TX_NOISE_TH_1 +371 0x0DAC //TX_NOISE_TH_2 +372 0x2EE0 //TX_NOISE_TH_3 +373 0x47E0 //TX_NOISE_TH_4 +374 0x57E4 //TX_NOISE_TH_5 +375 0x4BD6 //TX_NOISE_TH_5_2 +376 0x0001 //TX_NOISE_TH_5_3 +377 0x4E20 //TX_NOISE_TH_5_4 +378 0x39DF //TX_NOISE_TH_6 +379 0x0014 //TX_MINENOISE_TH +380 0xD508 //TX_MORENS_TFMASK_TH +381 0x0001 //TX_DRC_QUIET_FLOOR +382 0x6D60 //TX_RATIODTL_CUT_TH +383 0x1482 //TX_DT_CUT_K1 +384 0x00A5 //TX_OUT_ENER_S_TH_CLEAN +385 0x00A5 //TX_OUT_ENER_S_TH_LESSCLEAN +386 0x00A5 //TX_OUT_ENER_S_TH_NOISY +387 0x0029 //TX_OUT_ENER_TH_NOISE +388 0x0200 //TX_OUT_ENER_TH_SPEECH +389 0x2000 //TX_SN_NPB_GAIN +390 0x0000 //TX_NN_NPB_GAIN +391 0x3000 //TX_POST_MASK_SUP_HSNE +392 0x07D0 //TX_TAIL_DET_TH +393 0x4000 //TX_B_LESSCUT_RTO_WTA +394 0x0000 //TX_MEL_G_R +395 0x0080 //TX_SUPHIGH_TH +396 0x0000 //TX_MASK_G_R +397 0x0002 //TX_EXTRA_NS_L +398 0x1800 //TX_C_POST_FLT_MASK +399 0x7FFF //TX_A_POST_FLT_WNS +400 0x0148 //TX_MIN_G_LOW300HZ +401 0x0004 //TX_MAXLEVEL_CNG +402 0x00B4 //TX_STN_NOISE_TH +403 0x4000 //TX_POST_MASK_SUP +404 0x7FFF //TX_POST_MASK_ADJUST +405 0x00C8 //TX_NS_ENOISE_MIC0_TH +406 0x0014 //TX_MINENOISE_MIC0_TH +407 0x012C //TX_MINENOISE_MIC0_S_TH +408 0x2900 //TX_MIN_G_CTRL_SSNS +409 0x0800 //TX_METAL_RTO_THR +410 0x0FA0 //TX_NS_FP_K_METAL +411 0x3A98 //TX_NOISEDET_BOOST_TH +412 0x0FA0 //TX_NSMOOTH_TH +413 0x0000 //TX_NS_RESRV_8 +414 0x1800 //TX_RHO_UPB +415 0x2328 //TX_N_HOLD_HS +416 0x006E //TX_N_RHO_BFR0 +417 0x7FFF //TX_LAMBDA_ARSP_EST +418 0x0100 //TX_EXTRA_GAIN_MICBLOCK +419 0x0333 //TX_THR_STD_NSR +420 0x019A //TX_THR_STD_PLH +421 0x03E8 //TX_N_HOLD_STD +422 0x0066 //TX_THR_STD_RHO +423 0x2800 //TX_BF_RESET_THR_HS +424 0x0CCD //TX_SB_RTO_MEAN_TH +425 0x0300 //TX_SB_RHO_MEAN_TH_NTALK +426 0x2000 //TX_SB_RTO_MEAN_TH_ABN +427 0x2EE0 //TX_SB_RTO_MEAN_TH_RUB +428 0x0990 //TX_WTA_EN_RTO_TH +429 0x1400 //TX_TOP_ENER_TH_F +430 0x0100 //TX_DESIRED_TALK_HOLDT +431 0x0800 //TX_MIC_BLOCK_FACTOR +432 0x0000 //TX_NSEST_BFRLRNRDC +433 0x0000 //TX_THR_POST_FLT_HS +434 0x0010 //TX_HS_VAD_BIN +435 0x2666 //TX_THR_VAD_HS +436 0x2CCD //TX_MEAN_RTO_MIN_TH2 +437 0x0032 //TX_SILENCE_T +438 0x0000 //TX_A_POST_FLT_WTA +439 0x799A //TX_LAMBDA_PFLT_WTA +440 0x051E //TX_SB_RHO_MEAN2_TH +441 0x051E //TX_SB_RHO_MEAN3_TH +442 0x0000 //TX_HS_RESRV_4 +443 0x0000 //TX_HS_RESRV_5 +444 0x0001 //TX_DOA_VAD_THR_1 +445 0x003C //TX_DOA_VAD_THR_2 +446 0x0028 //TX_DOA_VAD_THR1_0 +447 0x0028 //TX_DOA_VAD_THR1_1 +448 0x0000 //TX_SRC_DOA_RNG_LOW_0A +449 0x001E //TX_SRC_DOA_RNG_HIGH_0A +450 0x005A //TX_DFLT_SRC_DOA_0A +451 0x0000 //TX_SRC_DOA_RNG_LOW_0B +452 0x0000 //TX_SRC_DOA_RNG_HIGH_0B +453 0x0000 //TX_DFLT_SRC_DOA_0B +454 0x0000 //TX_SRC_DOA_RNG_LOW_0C +455 0x0000 //TX_SRC_DOA_RNG_HIGH_0C +456 0x0000 //TX_DFLT_SRC_DOA_0C +457 0x0000 //TX_SRC_DOA_RNG_LOW_0D +458 0x0000 //TX_SRC_DOA_RNG_HIGH_0D +459 0x0000 //TX_DFLT_SRC_DOA_0D +460 0x0000 //TX_SRC_DOA_RNG_LOW_1A +461 0x00B4 //TX_SRC_DOA_RNG_HIGH_1A +462 0x005A //TX_DFLT_SRC_DOA_1A +463 0x0000 //TX_SRC_DOA_RNG_LOW_1B +464 0x00B4 //TX_SRC_DOA_RNG_HIGH_1B +465 0x005A //TX_DFLT_SRC_DOA_1B +466 0x0000 //TX_SRC_DOA_RNG_LOW_1C +467 0x00B4 //TX_SRC_DOA_RNG_HIGH_1C +468 0x005A //TX_DFLT_SRC_DOA_1C +469 0x0000 //TX_SRC_DOA_RNG_LOW_1D +470 0x00B4 //TX_SRC_DOA_RNG_HIGH_1D +471 0x005A //TX_DFLT_SRC_DOA_1D +472 0x0100 //TX_BF_HOLDOFF_T +473 0x7FFF //TX_DOA_COST_FACTOR +474 0x0D9A //TX_MAINTOREFR_TH0 +475 0x071C //TX_DOA_TRK_THR +476 0x012C //TX_DOA_TRACK_HT +477 0x0200 //TX_N1_HOLD_HF +478 0x0100 //TX_N2_HOLD_HF +479 0x2A3D //TX_BF_RESET_THR_HF +480 0x7333 //TX_DOA_SMOOTH +481 0x0800 //TX_MU_BF +482 0x0800 //TX_BF_MU_LF_B2 +483 0x0040 //TX_BF_FC_END_BIN_B2 +484 0x0020 //TX_BF_FC_END_BIN +485 0x0000 //TX_HF_RESRV_25 +486 0x0000 //TX_HF_RESRV_26 +487 0x0007 //TX_N_DOA_SEED +488 0x0001 //TX_FINE_DOA_SEARCH_FLG +489 0x0000 //TX_HF_RESRV_27 +490 0x038E //TX_DLT_SRC_DOA_RNG +491 0x0200 //TX_BF_MU_LF +492 0x0000 //TX_DFLT_SRC_LOC_0 +493 0x7FFF //TX_DFLT_SRC_LOC_1 +494 0x0000 //TX_DFLT_SRC_LOC_2 +495 0x038E //TX_DOA_TRACK_VADTH +496 0x0000 //TX_DOA_TRACK_NEW +497 0x0300 //TX_NOR_OFF_THR +498 0x7C00 //TX_MORE_ON_700HZ_THR +499 0x2000 //TX_MU_BF_ADPT_NS +500 0x0000 //TX_ADAPT_LEN +501 0x6666 //TX_MORE_SNS +502 0x0000 //TX_NOR_OFF_TH1 +503 0x0000 //TX_WIDE_MASK_TH +504 0xD333 //TX_SUBSNRATIOHIGH4MEANBCK_THR +505 0x6000 //TX_C_POST_FLT_CUT +506 0x2000 //TX_RADIODTLV +507 0x0320 //TX_POWER_LINEIN_TH +508 0x0014 //TX_FE_VADCOUNT_TH_FC +509 0x0000 //TX_ECHO_SUPP_FC +510 0x0C80 //TX_ECHO_TH +511 0x6666 //TX_MIC_TO_BFGAIN +512 0x0000 //TX_MICTOBFGAIN0 +513 0x0000 //TX_FASTMUE_TH +514 0x2CCC //TX_DEREVERB_LF_MU +515 0x3200 //TX_DEREVERB_HF_MU +516 0x0007 //TX_DEREVERB_DELAY +517 0x0004 //TX_DEREVERB_COEF_LEN +518 0x0003 //TX_DEREVERB_DNR +519 0x0000 //TX_DEREVERB_ALPHA +520 0x0000 //TX_DEREVERB_BETA +521 0x7FFF //TX_GSC_RTOL_TH +522 0x7FFF //TX_GSC_RTOH_TH +523 0x7E2C //TX_WIDE2_MEANHTH +524 0x0000 //TX_DR_RESRV_5 +525 0x0000 //TX_DR_RESRV_6 +526 0x0000 //TX_DR_RESRV_7 +527 0x0000 //TX_DR_RESRV_8 +528 0x1333 //TX_WIND_MARK_TH +529 0x399A //TX_CORR_THR +530 0x0004 //TX_SNR_THR +531 0x0010 //TX_ENGY_THR +532 0x1770 //TX_CORR_HIGH_TH +533 0x6000 //TX_ENGY_THR_2 +534 0x3400 //TX_MEAN_RTO_THR +535 0x0028 //TX_WNS_ENOISE_MIC0_TH +536 0x3000 //TX_RATIOMICL_TH +537 0x7FFF //TX_CALIG_HS +538 0x0000 //TX_LVL_CTRL +539 0x0010 //TX_WIND_SUPRTO +540 0x0014 //TX_WNS_MIN_G +541 0x0600 //TX_WNS_B_POST_FLT +542 0x3000 //TX_RATIOMICH_TH +543 0xD120 //TX_WIND_INBEAM_L_TH +544 0x0FA0 //TX_WIND_INBEAM_H_TH +545 0x2000 //TX_WNS_RESRV_0 +546 0x59D8 //TX_WNS_RESRV_1 +547 0x0200 //TX_WNS_RESRV_2 +548 0x0000 //TX_WNS_RESRV_3 +549 0x0000 //TX_WNS_RESRV_4 +550 0x0000 //TX_WNS_RESRV_5 +551 0x0000 //TX_WNS_RESRV_6 +552 0x0000 //TX_BVE_NOISE_FLOOR_0 +553 0x0070 //TX_BVE_NOISE_FLOOR_1 +554 0x0070 //TX_BVE_NOISE_FLOOR_2 +555 0x0010 //TX_BVE_NOISE_FLOOR_3 +556 0x0070 //TX_BVE_NOISE_FLOOR_4 +557 0x00B0 //TX_BVE_NOISE_FLOOR_5 +558 0x0E66 //TX_BVE_NOISE_FLOOR_6 +559 0x0050 //TX_BVE_NOISE_FLOOR_7 +560 0x770A //TX_BVE_NOISE_FLOOR_8 +561 0x0000 //TX_BVE_NOISE_FLOOR_9 +562 0x0000 //TX_BVE_IN_N +563 0x0000 //TX_BVE_OUT_N +564 0x0000 //TX_BVE_MICALPHA_DOWN +565 0x0000 //TX_PB_RESRV_1 +566 0x0030 //TX_FDEQ_SUBNUM +567 0x4C4A //TX_FDEQ_GAIN_0 +568 0x4B4F //TX_FDEQ_GAIN_1 +569 0x504B //TX_FDEQ_GAIN_2 +570 0x4A4C //TX_FDEQ_GAIN_3 +571 0x4A49 //TX_FDEQ_GAIN_4 +572 0x4F48 //TX_FDEQ_GAIN_5 +573 0x4A4E //TX_FDEQ_GAIN_6 +574 0x534E //TX_FDEQ_GAIN_7 +575 0x494F //TX_FDEQ_GAIN_8 +576 0x5E6E //TX_FDEQ_GAIN_9 +577 0x787A //TX_FDEQ_GAIN_10 +578 0x6A58 //TX_FDEQ_GAIN_11 +579 0x5051 //TX_FDEQ_GAIN_12 +580 0x5156 //TX_FDEQ_GAIN_13 +581 0x6168 //TX_FDEQ_GAIN_14 +582 0x7678 //TX_FDEQ_GAIN_15 +583 0x7A87 //TX_FDEQ_GAIN_16 +584 0x9898 //TX_FDEQ_GAIN_17 +585 0x9898 //TX_FDEQ_GAIN_18 +586 0x9848 //TX_FDEQ_GAIN_19 +587 0x4848 //TX_FDEQ_GAIN_20 +588 0x4848 //TX_FDEQ_GAIN_21 +589 0x4848 //TX_FDEQ_GAIN_22 +590 0x4848 //TX_FDEQ_GAIN_23 +591 0x0F03 //TX_FDEQ_BIN_0 +592 0x0909 //TX_FDEQ_BIN_1 +593 0x080F //TX_FDEQ_BIN_2 +594 0x0609 //TX_FDEQ_BIN_3 +595 0x0F03 //TX_FDEQ_BIN_4 +596 0x1402 //TX_FDEQ_BIN_5 +597 0x0E13 //TX_FDEQ_BIN_6 +598 0x110F //TX_FDEQ_BIN_7 +599 0x0E0F //TX_FDEQ_BIN_8 +600 0x0E0F //TX_FDEQ_BIN_9 +601 0x080D //TX_FDEQ_BIN_10 +602 0x0F0F //TX_FDEQ_BIN_11 +603 0x0F0F //TX_FDEQ_BIN_12 +604 0x0A0F //TX_FDEQ_BIN_13 +605 0x0809 //TX_FDEQ_BIN_14 +606 0x0A0B //TX_FDEQ_BIN_15 +607 0x0C0D //TX_FDEQ_BIN_16 +608 0x0E0F //TX_FDEQ_BIN_17 +609 0x1013 //TX_FDEQ_BIN_18 +610 0x0A00 //TX_FDEQ_BIN_19 +611 0x0000 //TX_FDEQ_BIN_20 +612 0x0000 //TX_FDEQ_BIN_21 +613 0x0000 //TX_FDEQ_BIN_22 +614 0x0000 //TX_FDEQ_BIN_23 +615 0x0000 //TX_FDEQ_PADDING +616 0x0030 //TX_PREEQ_SUBNUM_MIC0 +617 0x4848 //TX_PREEQ_GAIN_MIC0_0 +618 0x4848 //TX_PREEQ_GAIN_MIC0_1 +619 0x4848 //TX_PREEQ_GAIN_MIC0_2 +620 0x4848 //TX_PREEQ_GAIN_MIC0_3 +621 0x4848 //TX_PREEQ_GAIN_MIC0_4 +622 0x4848 //TX_PREEQ_GAIN_MIC0_5 +623 0x4848 //TX_PREEQ_GAIN_MIC0_6 +624 0x4848 //TX_PREEQ_GAIN_MIC0_7 +625 0x4848 //TX_PREEQ_GAIN_MIC0_8 +626 0x4848 //TX_PREEQ_GAIN_MIC0_9 +627 0x4848 //TX_PREEQ_GAIN_MIC0_10 +628 0x4848 //TX_PREEQ_GAIN_MIC0_11 +629 0x4848 //TX_PREEQ_GAIN_MIC0_12 +630 0x4848 //TX_PREEQ_GAIN_MIC0_13 +631 0x4848 //TX_PREEQ_GAIN_MIC0_14 +632 0x4848 //TX_PREEQ_GAIN_MIC0_15 +633 0x4848 //TX_PREEQ_GAIN_MIC0_16 +634 0x4848 //TX_PREEQ_GAIN_MIC0_17 +635 0x4848 //TX_PREEQ_GAIN_MIC0_18 +636 0x4848 //TX_PREEQ_GAIN_MIC0_19 +637 0x4848 //TX_PREEQ_GAIN_MIC0_20 +638 0x4848 //TX_PREEQ_GAIN_MIC0_21 +639 0x4848 //TX_PREEQ_GAIN_MIC0_22 +640 0x4848 //TX_PREEQ_GAIN_MIC0_23 +641 0x1812 //TX_PREEQ_BIN_MIC0_0 +642 0x0A0A //TX_PREEQ_BIN_MIC0_1 +643 0x0808 //TX_PREEQ_BIN_MIC0_2 +644 0x080A //TX_PREEQ_BIN_MIC0_3 +645 0x0B09 //TX_PREEQ_BIN_MIC0_4 +646 0x0A06 //TX_PREEQ_BIN_MIC0_5 +647 0x0606 //TX_PREEQ_BIN_MIC0_6 +648 0x0605 //TX_PREEQ_BIN_MIC0_7 +649 0x050A //TX_PREEQ_BIN_MIC0_8 +650 0x1505 //TX_PREEQ_BIN_MIC0_9 +651 0x0506 //TX_PREEQ_BIN_MIC0_10 +652 0x0615 //TX_PREEQ_BIN_MIC0_11 +653 0x1516 //TX_PREEQ_BIN_MIC0_12 +654 0x2021 //TX_PREEQ_BIN_MIC0_13 +655 0x2021 //TX_PREEQ_BIN_MIC0_14 +656 0x2021 //TX_PREEQ_BIN_MIC0_15 +657 0x0800 //TX_PREEQ_BIN_MIC0_16 +658 0x0000 //TX_PREEQ_BIN_MIC0_17 +659 0x0000 //TX_PREEQ_BIN_MIC0_18 +660 0x0000 //TX_PREEQ_BIN_MIC0_19 +661 0x0000 //TX_PREEQ_BIN_MIC0_20 +662 0x0000 //TX_PREEQ_BIN_MIC0_21 +663 0x0000 //TX_PREEQ_BIN_MIC0_22 +664 0x0000 //TX_PREEQ_BIN_MIC0_23 +665 0x0030 //TX_PREEQ_SUBNUM_MIC1 +666 0x4848 //TX_PREEQ_GAIN_MIC1_0 +667 0x4848 //TX_PREEQ_GAIN_MIC1_1 +668 0x4848 //TX_PREEQ_GAIN_MIC1_2 +669 0x4848 //TX_PREEQ_GAIN_MIC1_3 +670 0x4848 //TX_PREEQ_GAIN_MIC1_4 +671 0x4848 //TX_PREEQ_GAIN_MIC1_5 +672 0x4A4C //TX_PREEQ_GAIN_MIC1_6 +673 0x4E50 //TX_PREEQ_GAIN_MIC1_7 +674 0x5456 //TX_PREEQ_GAIN_MIC1_8 +675 0x585C //TX_PREEQ_GAIN_MIC1_9 +676 0x5C64 //TX_PREEQ_GAIN_MIC1_10 +677 0x7478 //TX_PREEQ_GAIN_MIC1_11 +678 0x705C //TX_PREEQ_GAIN_MIC1_12 +679 0x4838 //TX_PREEQ_GAIN_MIC1_13 +680 0x3C70 //TX_PREEQ_GAIN_MIC1_14 +681 0x4848 //TX_PREEQ_GAIN_MIC1_15 +682 0x4848 //TX_PREEQ_GAIN_MIC1_16 +683 0x4848 //TX_PREEQ_GAIN_MIC1_17 +684 0x4848 //TX_PREEQ_GAIN_MIC1_18 +685 0x4848 //TX_PREEQ_GAIN_MIC1_19 +686 0x4848 //TX_PREEQ_GAIN_MIC1_20 +687 0x4848 //TX_PREEQ_GAIN_MIC1_21 +688 0x4848 //TX_PREEQ_GAIN_MIC1_22 +689 0x4848 //TX_PREEQ_GAIN_MIC1_23 +690 0x0202 //TX_PREEQ_BIN_MIC1_0 +691 0x0203 //TX_PREEQ_BIN_MIC1_1 +692 0x0303 //TX_PREEQ_BIN_MIC1_2 +693 0x0304 //TX_PREEQ_BIN_MIC1_3 +694 0x0405 //TX_PREEQ_BIN_MIC1_4 +695 0x0506 //TX_PREEQ_BIN_MIC1_5 +696 0x0708 //TX_PREEQ_BIN_MIC1_6 +697 0x0909 //TX_PREEQ_BIN_MIC1_7 +698 0x090B //TX_PREEQ_BIN_MIC1_8 +699 0x0C10 //TX_PREEQ_BIN_MIC1_9 +700 0x1013 //TX_PREEQ_BIN_MIC1_10 +701 0x1414 //TX_PREEQ_BIN_MIC1_11 +702 0x1414 //TX_PREEQ_BIN_MIC1_12 +703 0x1C1E //TX_PREEQ_BIN_MIC1_13 +704 0x1E28 //TX_PREEQ_BIN_MIC1_14 +705 0x462C //TX_PREEQ_BIN_MIC1_15 +706 0x0000 //TX_PREEQ_BIN_MIC1_16 +707 0x0000 //TX_PREEQ_BIN_MIC1_17 +708 0x0000 //TX_PREEQ_BIN_MIC1_18 +709 0x0000 //TX_PREEQ_BIN_MIC1_19 +710 0x0000 //TX_PREEQ_BIN_MIC1_20 +711 0x0000 //TX_PREEQ_BIN_MIC1_21 +712 0x0000 //TX_PREEQ_BIN_MIC1_22 +713 0x0000 //TX_PREEQ_BIN_MIC1_23 +714 0x0030 //TX_PREEQ_SUBNUM_MIC2 +715 0x4848 //TX_PREEQ_GAIN_MIC2_0 +716 0x4848 //TX_PREEQ_GAIN_MIC2_1 +717 0x4848 //TX_PREEQ_GAIN_MIC2_2 +718 0x4848 //TX_PREEQ_GAIN_MIC2_3 +719 0x4848 //TX_PREEQ_GAIN_MIC2_4 +720 0x4848 //TX_PREEQ_GAIN_MIC2_5 +721 0x4848 //TX_PREEQ_GAIN_MIC2_6 +722 0x4848 //TX_PREEQ_GAIN_MIC2_7 +723 0x4848 //TX_PREEQ_GAIN_MIC2_8 +724 0x4848 //TX_PREEQ_GAIN_MIC2_9 +725 0x4848 //TX_PREEQ_GAIN_MIC2_10 +726 0x4848 //TX_PREEQ_GAIN_MIC2_11 +727 0x4848 //TX_PREEQ_GAIN_MIC2_12 +728 0x4848 //TX_PREEQ_GAIN_MIC2_13 +729 0x4848 //TX_PREEQ_GAIN_MIC2_14 +730 0x4848 //TX_PREEQ_GAIN_MIC2_15 +731 0x4848 //TX_PREEQ_GAIN_MIC2_16 +732 0x4848 //TX_PREEQ_GAIN_MIC2_17 +733 0x4848 //TX_PREEQ_GAIN_MIC2_18 +734 0x4848 //TX_PREEQ_GAIN_MIC2_19 +735 0x4848 //TX_PREEQ_GAIN_MIC2_20 +736 0x4848 //TX_PREEQ_GAIN_MIC2_21 +737 0x4848 //TX_PREEQ_GAIN_MIC2_22 +738 0x4848 //TX_PREEQ_GAIN_MIC2_23 +739 0x0E10 //TX_PREEQ_BIN_MIC2_0 +740 0x1010 //TX_PREEQ_BIN_MIC2_1 +741 0x1010 //TX_PREEQ_BIN_MIC2_2 +742 0x1010 //TX_PREEQ_BIN_MIC2_3 +743 0x1010 //TX_PREEQ_BIN_MIC2_4 +744 0x1010 //TX_PREEQ_BIN_MIC2_5 +745 0x1010 //TX_PREEQ_BIN_MIC2_6 +746 0x1010 //TX_PREEQ_BIN_MIC2_7 +747 0x1010 //TX_PREEQ_BIN_MIC2_8 +748 0x1010 //TX_PREEQ_BIN_MIC2_9 +749 0x1010 //TX_PREEQ_BIN_MIC2_10 +750 0x1010 //TX_PREEQ_BIN_MIC2_11 +751 0x1010 //TX_PREEQ_BIN_MIC2_12 +752 0x1010 //TX_PREEQ_BIN_MIC2_13 +753 0x1010 //TX_PREEQ_BIN_MIC2_14 +754 0x0200 //TX_PREEQ_BIN_MIC2_15 +755 0x0000 //TX_PREEQ_BIN_MIC2_16 +756 0x0000 //TX_PREEQ_BIN_MIC2_17 +757 0x0000 //TX_PREEQ_BIN_MIC2_18 +758 0x0000 //TX_PREEQ_BIN_MIC2_19 +759 0x0000 //TX_PREEQ_BIN_MIC2_20 +760 0x0000 //TX_PREEQ_BIN_MIC2_21 +761 0x0000 //TX_PREEQ_BIN_MIC2_22 +762 0x0000 //TX_PREEQ_BIN_MIC2_23 +763 0x0006 //TX_MASKING_ABILITY +764 0x2000 //TX_NND_WEIGHT +765 0x0060 //TX_MIC_CALIBRATION_0 +766 0x0060 //TX_MIC_CALIBRATION_1 +767 0x0070 //TX_MIC_CALIBRATION_2 +768 0x0070 //TX_MIC_CALIBRATION_3 +769 0x0050 //TX_MIC_PWR_BIAS_0 +770 0x0040 //TX_MIC_PWR_BIAS_1 +771 0x0040 //TX_MIC_PWR_BIAS_2 +772 0x0040 //TX_MIC_PWR_BIAS_3 +773 0x0009 //TX_GAIN_LIMIT_0 +774 0x000F //TX_GAIN_LIMIT_1 +775 0x000F //TX_GAIN_LIMIT_2 +776 0x000F //TX_GAIN_LIMIT_3 +777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN +778 0x7FDE //TX_BVE_VAD0_ALPHAUP +779 0x7F3A //TX_BVE_VAD0_ALPHADOWN +780 0x2000 //TX_BVE_GAINWEIGHT_NOFEVADLI +781 0x7F5B //TX_BVE_FEVADLI_ALPHA +782 0x7F19 //TX_BVE_NOVAD0_ALPHAUP +783 0x1000 //TX_TDDRC_ALPHA_UP_01 +784 0x1000 //TX_TDDRC_ALPHA_UP_02 +785 0x1000 //TX_TDDRC_ALPHA_UP_03 +786 0x1000 //TX_TDDRC_ALPHA_UP_04 +787 0x7EB8 //TX_TDDRC_ALPHA_DWN_01 +788 0x7EB8 //TX_TDDRC_ALPHA_DWN_02 +789 0x7EB8 //TX_TDDRC_ALPHA_DWN_03 +790 0x7EB8 //TX_TDDRC_ALPHA_DWN_04 +791 0x7FFF //TX_TDDRC_TD_DRC_LIMIT +792 0x0800 //TX_TDDRC_POST_LIMIT_GAIN +793 0x0000 //TX_TDDRC_RESRV_0 +794 0x0000 //TX_TDDRC_RESRV_1 +795 0x0018 //TX_FDDRC_BAND_MARGIN_0 +796 0x0030 //TX_FDDRC_BAND_MARGIN_1 +797 0x0050 //TX_FDDRC_BAND_MARGIN_2 +798 0x0080 //TX_FDDRC_BAND_MARGIN_3 +799 0x0007 //TX_FDDRC_BLOCK_EXP +800 0x5000 //TX_FDDRC_THRD_2_0 +801 0x5000 //TX_FDDRC_THRD_2_1 +802 0x5000 //TX_FDDRC_THRD_2_2 +803 0x5000 //TX_FDDRC_THRD_2_3 +804 0x6400 //TX_FDDRC_THRD_3_0 +805 0x6400 //TX_FDDRC_THRD_3_1 +806 0x6400 //TX_FDDRC_THRD_3_2 +807 0x6400 //TX_FDDRC_THRD_3_3 +808 0x2000 //TX_FDDRC_SLANT_0_0 +809 0x2000 //TX_FDDRC_SLANT_0_1 +810 0x2000 //TX_FDDRC_SLANT_0_2 +811 0x2000 //TX_FDDRC_SLANT_0_3 +812 0x5333 //TX_FDDRC_SLANT_1_0 +813 0x5333 //TX_FDDRC_SLANT_1_1 +814 0x5333 //TX_FDDRC_SLANT_1_2 +815 0x5333 //TX_FDDRC_SLANT_1_3 +816 0x0010 //TX_DEADMIC_SILENCE_TH +817 0x0600 //TX_MIC_DEGRADE_TH +818 0x0078 //TX_DEADMIC_CNT +819 0x0078 //TX_MIC_DEGRADE_CNT +820 0x0000 //TX_FDDRC_RESRV_4 +821 0x0000 //TX_FDDRC_RESRV_5 +822 0x0000 //TX_FDDRC_RESRV_6 +823 0x7FFF //TX_KS_NOISEPASTE_FACTOR +824 0x0001 //TX_KS_CONFIG +825 0x7FFF //TX_KS_GAIN_MIN +826 0x0000 //TX_KS_RESRV_0 +827 0x0000 //TX_KS_RESRV_1 +828 0x0000 //TX_KS_RESRV_2 +829 0x7C00 //TX_LAMBDA_PKA_FP +830 0x2000 //TX_TPKA_FP +831 0x0080 //TX_MIN_G_FP +832 0x2000 //TX_MAX_G_FP +833 0x0FA0 //TX_FFP_FP_K_METAL +834 0x4000 //TX_A_POST_FLT_FP +835 0x0F5C //TX_RTO_OUTBEAM_TH +836 0x4CCD //TX_TPKA_FP_THD +837 0x0000 //TX_MAX_G_FP_BLK +838 0x0000 //TX_FFP_FADEIN +839 0x0000 //TX_FFP_FADEOUT +840 0x0000 //TX_WHISPERCTH +841 0x0000 //TX_WHISPERHOLDT +842 0x0000 //TX_WHISP_ENTHH +843 0x0000 //TX_WHISP_ENTHL +844 0x0000 //TX_WHISP_RTOTH +845 0x0000 //TX_WHISP_RTOTH2 +846 0x0096 //TX_MUTE_PERIOD +847 0x0000 //TX_FADE_IN_PERIOD +848 0x0100 //TX_FFP_RESRV_2 +849 0x0020 //TX_FFP_RESRV_3 +850 0x0000 //TX_FFP_RESRV_4 +851 0x0000 //TX_FFP_RESRV_5 +852 0x0000 //TX_FFP_RESRV_6 +853 0x0002 //TX_FILTINDX +854 0x0000 //TX_TDDRC_THRD_0 +855 0x0000 //TX_TDDRC_THRD_1 +856 0x1800 //TX_TDDRC_THRD_2 +857 0x1800 //TX_TDDRC_THRD_3 +858 0x3000 //TX_TDDRC_SLANT_0 +859 0x7E00 //TX_TDDRC_SLANT_1 +860 0x1000 //TX_TDDRC_ALPHA_UP_00 +861 0x7EB8 //TX_TDDRC_ALPHA_DWN_00 +862 0x0000 //TX_TDDRC_HMNC_FLAG +863 0x199A //TX_TDDRC_HMNC_GAIN +864 0x0000 //TX_TDDRC_SMT_FLAG +865 0x0CCD //TX_TDDRC_SMT_W +866 0x0504 //TX_TDDRC_DRC_GAIN +867 0x7FFF //TX_TDDRC_LMT_THRD +868 0x0000 //TX_TDDRC_LMT_ALPHA +869 0x0000 //TX_TFMASKLTH +870 0x0000 //TX_TFMASKLTHL +871 0x0CCD //TX_TFMASKHTH +872 0xECCD //TX_TFMASKLTH_BINVAD +873 0xFCCD //TX_TFMASKLTH_NS_EST +874 0xF800 //TX_TFMASKLTH_DOA +875 0x0CCD //TX_TFMASKTH_BLESSCUT +876 0x1000 //TX_B_LESSCUT_RTO_MASK +877 0x2000 //TX_SB_RHO_MEAN_TH_ABN +878 0x2000 //TX_B_POST_FLT_MASK +879 0x0000 //TX_B_POST_FLT_MASK1 +880 0x6333 //TX_GAIN_WIND_MASK +881 0x0000 //TX_TFMASK_BFSTRICT_MUSIC +882 0x0000 //TX_TFMASK_BFSTRICT_NOMUSIC +883 0x7333 //TX_FASTNS_OUTIN_TH +884 0x0CCD //TX_FASTNS_TFMASK_TH +885 0x0CCD //TX_FASTNS_TFMASKBIN_TH1 +886 0x0CCD //TX_FASTNS_TFMASKBIN_TH2 +887 0x0CCD //TX_FASTNS_TFMASKBIN_TH3 +888 0x0028 //TX_FASTNS_ARSPC_TH +889 0xC000 //TX_FASTNS_MASK5_TH +890 0x0810 //TX_POSTSSA_MIN_G_VR_MASK +891 0x1000 //TX_A_LESSCUT_RTO_MASK +892 0x1770 //TX_FASTNS_NOISETH +893 0xC000 //TX_FASTNS_SSA_THLFL +894 0xC000 //TX_FASTNS_SSA_THHFL +895 0xCCCC //TX_FASTNS_SSA_THLFH +896 0xD999 //TX_FASTNS_SSA_THHFH +897 0x2339 //TX_SENDFUNC_REG_MICMUTE +898 0x0021 //TX_SENDFUNC_REG_MICMUTE1 +899 0x02BC //TX_MICMUTE_RATIO_THR +900 0x0140 //TX_MICMUTE_AMP_THR +901 0x0004 //TX_MICMUTE_HPF_IND +902 0x00C0 //TX_MICMUTE_LOG_EYR_TH +903 0x0008 //TX_MICMUTE_CVG_TIME +904 0x0008 //TX_MICMUTE_RELEASE_TIME +905 0x01FE //TX_MIC_VOLUME_MIC0MUTE +906 0x0020 //TX_MICMUTE_EPD_OFFSET_0 +907 0x001E //TX_MICMUTE_FRQ_AEC_L +908 0x7999 //TX_MICMUTE_EAD_THR +909 0x7FFF //TX_MICMUTE_LAMBDA_CB_NLE +910 0x7FFF //TX_MICMUTE_LAMBDA_RE_EST +911 0x4000 //TX_DTD_THR1_MICMUTE_0 +912 0x7000 //TX_DTD_THR1_MICMUTE_1 +913 0x7FFF //TX_DTD_THR1_MICMUTE_2 +914 0x7FFF //TX_DTD_THR1_MICMUTE_3 +915 0x6CCC //TX_DTD_THR2_MICMUTE_0 +916 0x0400 //TX_MICMUTE_MIN_EQ_RE_EST_0 +917 0x0400 //TX_MICMUTE_MIN_EQ_RE_EST_1 +918 0x1000 //TX_MICMUTE_MIN_EQ_RE_EST_2 +919 0x7FFF //TX_MICMUTE_MIN_EQ_RE_EST_3 +920 0x7FFF //TX_MICMUTE_MIN_EQ_RE_EST_4 +921 0x4000 //TX_MICMUTE_C_POST_FLT +922 0x03E8 //TX_MICMUTE_DT_CUT_K +923 0x0001 //TX_MICMUTE_DT_CUT_THR +924 0x03E8 //TX_MICMUTE_DT_CUT_K2 +925 0x0001 //TX_MICMUTE_DT_CUT_THR2 +926 0x0064 //TX_MICMUTE_DT2_HOLD_N +927 0x1000 //TX_MICMUTE_RATIODTH_THCUT +928 0x1000 //TX_MICMUTE_B_POST_FLT_ECHOL +929 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOH +930 0x0400 //TX_MICMUTE_C_POST_FLT_MASK +931 0x7999 //TX_MICMUTE_RATIODTL_CUT_TH +932 0x0258 //TX_MICMUTE_DT_CUT_K1 +933 0x0800 //TX_MICMUTE_N2_SN_EST +934 0xFC00 //TX_MICMUTE_THR_SN_EST_0 +935 0x001C //TX_MICMUTE_MIN_G_CTRL_0 +936 0x6000 //TX_MICMUTE_A_POST_FILT_S_0 +937 0x7000 //TX_MICMUTE_B_POST_FILT_0 +938 0x2710 //TX_MIC1RUB_AMP_THR +939 0x0010 //TX_MIC1MUTE_RATIO_THR +940 0x0450 //TX_MIC1MUTE_AMP_THR +941 0x0008 //TX_MIC1MUTE_CVG_TIME +942 0x0008 //TX_MIC1MUTE_RELEASE_TIME +943 0x0000 //TX_AMS_RESRV_01 +944 0x0000 //TX_AMS_RESRV_02 +945 0x0000 //TX_AMS_RESRV_03 +946 0x0000 //TX_AMS_RESRV_04 +947 0x0000 //TX_AMS_RESRV_05 +948 0x0000 //TX_AMS_RESRV_06 +949 0x0000 //TX_AMS_RESRV_07 +950 0x0000 //TX_AMS_RESRV_08 +951 0x0000 //TX_AMS_RESRV_09 +952 0x0000 //TX_AMS_RESRV_10 +953 0x0000 //TX_AMS_RESRV_11 +954 0x0000 //TX_AMS_RESRV_12 +955 0x0000 //TX_AMS_RESRV_13 +956 0x0000 //TX_AMS_RESRV_14 +957 0x0000 //TX_AMS_RESRV_15 +958 0x0000 //TX_AMS_RESRV_16 +959 0x0000 //TX_AMS_RESRV_17 +960 0x0000 //TX_AMS_RESRV_18 +961 0x0000 //TX_AMS_RESRV_19 +#RX +0 0x202C //RX_RECVFUNC_MODE_0 +1 0x0000 //RX_RECVFUNC_MODE_1 +2 0x0004 //RX_SAMPLINGFREQ_SIG +3 0x0004 //RX_SAMPLINGFREQ_PROC +4 0x000A //RX_FRAME_SZ +5 0x0000 //RX_DELAY_OPT +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +10 0x0722 //RX_PGA +11 0x7FFF //RX_A_HP +12 0x4000 //RX_B_PE +13 0x5800 //RX_THR_PITCH_DET_0 +14 0x5000 //RX_THR_PITCH_DET_1 +15 0x4000 //RX_THR_PITCH_DET_2 +16 0x0008 //RX_PITCH_BFR_LEN +17 0x0003 //RX_SBD_PITCH_DET +18 0x0100 //RX_PP_RESRV_0 +19 0x0020 //RX_PP_RESRV_1 +20 0x0600 //RX_N_SN_EST +21 0x000C //RX_N2_SN_EST +22 0x000F //RX_NS_LVL_CTRL +23 0xF800 //RX_THR_SN_EST +24 0x7E00 //RX_LAMBDA_PFILT +25 0x000A //RX_FENS_RESRV_0 +26 0x0190 //RX_FENS_RESRV_1 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +30 0x0002 //RX_EXTRA_NS_L +31 0x0800 //RX_EXTRA_NS_A +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +35 0x199A //RX_A_POST_FLT +36 0x0000 //RX_LMT_THRD +37 0x4000 //RX_LMT_ALPHA +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +111 0x0002 //RX_FILTINDX +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +125 0x7C00 //RX_LAMBDA_PKA_FP +126 0x1964 //RX_TPKA_FP +127 0x0080 //RX_MIN_G_FP +128 0x2000 //RX_MAX_G_FP +129 0x000D //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +131 0x0000 //RX_MAXLEVEL_CNG +132 0x3000 //RX_BWE_UV_TH +133 0x3000 //RX_BWE_UV_TH2 +134 0x1800 //RX_BWE_UV_TH3 +135 0x1000 //RX_BWE_V_TH +136 0x04CD //RX_BWE_GAIN1_V_TH1 +137 0x0F33 //RX_BWE_GAIN1_V_TH2 +138 0x7333 //RX_BWE_UV_EQ +139 0x199A //RX_BWE_V_EQ +140 0x7333 //RX_BWE_TONE_TH +141 0x0004 //RX_BWE_UV_HOLD_T +142 0x6CCD //RX_BWE_GAIN2_ALPHA +143 0x799A //RX_BWE_GAIN3_ALPHA +144 0x001E //RX_BWE_CUTOFF +145 0x3000 //RX_BWE_GAINFILL +146 0x3200 //RX_BWE_MAXTH_TONE +147 0x2000 //RX_BWE_EQ_0 +148 0x2000 //RX_BWE_EQ_1 +149 0x2000 //RX_BWE_EQ_2 +150 0x2000 //RX_BWE_EQ_3 +151 0x2000 //RX_BWE_EQ_4 +152 0x2000 //RX_BWE_EQ_5 +153 0x2000 //RX_BWE_EQ_6 +154 0x0000 //RX_BWE_RESRV_0 +155 0x0000 //RX_BWE_RESRV_1 +156 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x000D //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0016 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0024 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x003A //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0059 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0090 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#RX 2 +157 0x002C //RX_RECVFUNC_MODE_0 +158 0x0000 //RX_RECVFUNC_MODE_1 +159 0x0004 //RX_SAMPLINGFREQ_SIG +160 0x0004 //RX_SAMPLINGFREQ_PROC +161 0x000A //RX_FRAME_SZ +162 0x0000 //RX_DELAY_OPT +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +167 0x0722 //RX_PGA +168 0x7FFF //RX_A_HP +169 0x4000 //RX_B_PE +170 0x5800 //RX_THR_PITCH_DET_0 +171 0x5000 //RX_THR_PITCH_DET_1 +172 0x4000 //RX_THR_PITCH_DET_2 +173 0x0008 //RX_PITCH_BFR_LEN +174 0x0003 //RX_SBD_PITCH_DET +175 0x0100 //RX_PP_RESRV_0 +176 0x0020 //RX_PP_RESRV_1 +177 0x0600 //RX_N_SN_EST +178 0x000C //RX_N2_SN_EST +179 0x000F //RX_NS_LVL_CTRL +180 0xF800 //RX_THR_SN_EST +181 0x7E00 //RX_LAMBDA_PFILT +182 0x000A //RX_FENS_RESRV_0 +183 0x0190 //RX_FENS_RESRV_1 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +187 0x0002 //RX_EXTRA_NS_L +188 0x0800 //RX_EXTRA_NS_A +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +192 0x199A //RX_A_POST_FLT +193 0x0000 //RX_LMT_THRD +194 0x4000 //RX_LMT_ALPHA +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +268 0x0002 //RX_FILTINDX +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +282 0x7C00 //RX_LAMBDA_PKA_FP +283 0x1964 //RX_TPKA_FP +284 0x0080 //RX_MIN_G_FP +285 0x2000 //RX_MAX_G_FP +286 0x000D //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +288 0x0000 //RX_MAXLEVEL_CNG +289 0x3000 //RX_BWE_UV_TH +290 0x3000 //RX_BWE_UV_TH2 +291 0x1800 //RX_BWE_UV_TH3 +292 0x1000 //RX_BWE_V_TH +293 0x04CD //RX_BWE_GAIN1_V_TH1 +294 0x0F33 //RX_BWE_GAIN1_V_TH2 +295 0x7333 //RX_BWE_UV_EQ +296 0x199A //RX_BWE_V_EQ +297 0x7333 //RX_BWE_TONE_TH +298 0x0004 //RX_BWE_UV_HOLD_T +299 0x6CCD //RX_BWE_GAIN2_ALPHA +300 0x799A //RX_BWE_GAIN3_ALPHA +301 0x001E //RX_BWE_CUTOFF +302 0x3000 //RX_BWE_GAINFILL +303 0x3200 //RX_BWE_MAXTH_TONE +304 0x2000 //RX_BWE_EQ_0 +305 0x2000 //RX_BWE_EQ_1 +306 0x2000 //RX_BWE_EQ_2 +307 0x2000 //RX_BWE_EQ_3 +308 0x2000 //RX_BWE_EQ_4 +309 0x2000 //RX_BWE_EQ_5 +310 0x2000 //RX_BWE_EQ_6 +311 0x0000 //RX_BWE_RESRV_0 +312 0x0000 //RX_BWE_RESRV_1 +313 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x000D //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0016 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0024 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x003A //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0059 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0090 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 + +#CASE_NAME HANDSET-HANDSET_HAC-VOICE_GENERIC-NB +#PARAM_MODE FULL +#PARAM_TYPE TX+2RX +#TOTAL_CUSTOM_STEP 7+7 +#TX +0 0x0000 //TX_OPERATION_MODE_0 +1 0x0000 //TX_OPERATION_MODE_1 +2 0x0076 //TX_PATCH_REG +3 0x6F7F //TX_SENDFUNC_MODE_0 +4 0x0000 //TX_SENDFUNC_MODE_1 +5 0x0002 //TX_NUM_MIC +6 0x0000 //TX_SAMPLINGFREQ_SIG +7 0x0000 //TX_SAMPLINGFREQ_PROC +8 0x000A //TX_FRAME_SZ_SIG +9 0x000A //TX_FRAME_SZ +10 0x0000 //TX_DELAY_OPT +11 0x0028 //TX_MAX_TAIL_LENGTH +12 0x0001 //TX_NUM_LOUTCHN +13 0x0001 //TX_MAXNUM_AECREF +14 0x0000 //TX_DBG_FUNC_REG +15 0x0000 //TX_DBG_FUNC_REG1 +16 0x0000 //TX_SYS_RESRV_0 +17 0x0000 //TX_SYS_RESRV_1 +18 0x0000 //TX_SYS_RESRV_2 +19 0x0000 //TX_SYS_RESRV_3 +20 0x0000 //TX_DIST2REF0 +21 0x00A3 //TX_DIST2REF1 +22 0x0000 //TX_DIST2REF_02 +23 0x0000 //TX_DIST2REF_03 +24 0x0000 //TX_DIST2REF_04 +25 0x0000 //TX_DIST2REF_05 +26 0x0000 //TX_MMIC +27 0x1000 //TX_PGA_0 +28 0x1000 //TX_PGA_1 +29 0x1000 //TX_PGA_2 +30 0x0000 //TX_PGA_3 +31 0x0000 //TX_PGA_4 +32 0x0000 //TX_PGA_5 +33 0x0000 //TX_MIC_PAIRS +34 0x0000 //TX_MIC_PAIRS_HS +35 0x0002 //TX_MICS_FOR_BF +36 0x0000 //TX_MIC_PAIRS_FORL1 +37 0x0002 //TX_MICS_OF_PAIR0 +38 0x0002 //TX_MICS_OF_PAIR1 +39 0x0002 //TX_MICS_OF_PAIR2 +40 0x0002 //TX_MICS_OF_PAIR3 +41 0x0000 //TX_MIC_DATA_SRC0 +42 0x0002 //TX_MIC_DATA_SRC1 +43 0x0001 //TX_MIC_DATA_SRC2 +44 0x0000 //TX_MIC_DATA_SRC3 +45 0x0000 //TX_MIC_PAIR_CH_04 +46 0x0000 //TX_MIC_PAIR_CH_05 +47 0x0000 //TX_MIC_PAIR_CH_10 +48 0x0000 //TX_MIC_PAIR_CH_11 +49 0x0000 //TX_MIC_PAIR_CH_12 +50 0x0000 //TX_MIC_PAIR_CH_13 +51 0x0000 //TX_MIC_PAIR_CH_14 +52 0x05DC //TX_HD_BIN_MASK +53 0x0010 //TX_HD_SUBAND_MASK +54 0x19A1 //TX_HD_FRAME_AVG_MASK +55 0x0320 //TX_HD_MIN_FRQ +56 0x1000 //TX_HD_ALPHA_PSD +57 0x1100 //TX_T_PHPR1 +58 0x0000 //TX_T_PHPR2 +59 0x0000 //TX_T_PTPR +60 0x0000 //TX_T_PNPR +61 0x0000 //TX_T_PAPR1 +62 0xEE6C //TX_T_PSDVAT +63 0x0800 //TX_CNT +64 0x4000 //TX_ANTI_HOWL_GAIN +65 0x0001 //TX_MICFORBFMARK_0 +66 0x0001 //TX_MICFORBFMARK_1 +67 0x0001 //TX_MICFORBFMARK_2 +68 0x0001 //TX_MICFORBFMARK_3 +69 0x0001 //TX_MICFORBFMARK_4 +70 0x0001 //TX_MICFORBFMARK_5 +71 0x0000 //TX_DIST2REF_10 +72 0x3A66 //TX_DIST2REF_11 +73 0x0000 //TX_DIST2REF2 +74 0x0000 //TX_DIST2REF_13 +75 0x0000 //TX_DIST2REF_14 +76 0x0000 //TX_DIST2REF_15 +77 0x0000 //TX_DIST2REF_20 +78 0x0000 //TX_DIST2REF_21 +79 0x0000 //TX_DIST2REF_22 +80 0x0000 //TX_DIST2REF_23 +81 0x0000 //TX_DIST2REF_24 +82 0x0000 //TX_DIST2REF_25 +83 0x0000 //TX_DIST2REF_30 +84 0x0000 //TX_DIST2REF_31 +85 0x0000 //TX_DIST2REF_32 +86 0x0000 //TX_DIST2REF_33 +87 0x0000 //TX_DIST2REF_34 +88 0x0000 //TX_DIST2REF_35 +89 0x0000 //TX_MIC_LOC_00 +90 0x0000 //TX_MIC_LOC_01 +91 0x0000 //TX_MIC_LOC_02 +92 0x0000 //TX_MIC_LOC_03 +93 0x0000 //TX_MIC_LOC_04 +94 0x0000 //TX_MIC_LOC_05 +95 0x0000 //TX_MIC_LOC_10 +96 0x0000 //TX_MIC_LOC_11 +97 0x0000 //TX_MIC_LOC_12 +98 0x0000 //TX_MIC_LOC_13 +99 0x0000 //TX_MIC_LOC_14 +100 0x0000 //TX_MIC_LOC_15 +101 0x0000 //TX_MIC_LOC_20 +102 0x0000 //TX_MIC_LOC_21 +103 0x0000 //TX_MIC_LOC_22 +104 0x0000 //TX_MIC_LOC_23 +105 0x0000 //TX_MIC_LOC_24 +106 0x0000 //TX_MIC_LOC_25 +107 0x0200 //TX_MIC_REFBLK_VOLUME +108 0x0AAC //TX_MIC_BLOCK_VOLUME +109 0x0000 //TX_INVERSE_MASK +110 0x0000 //TX_ADCS_MASK +111 0x04D0 //TX_ADCS_GAIN +112 0x4000 //TX_NFC_GAINFAC +113 0x0000 //TX_MAINMIC_BLKFACTOR +114 0x0000 //TX_REFMIC_BLKFACTOR +115 0x0000 //TX_BLMIC_BLKFACTOR +116 0x0000 //TX_BRMIC_BLKFACTOR +117 0x0031 //TX_MICBLK_START_BIN +118 0x0060 //TX_MICBLK_END_BIN +119 0x0015 //TX_MICBLK_FE_HOLD +120 0xFFF2 //TX_MICBLK_MR_EXP_TH +121 0xFFF2 //TX_MICBLK_LR_EXP_TH +122 0x0000 //TX_FENE_HOLD +123 0x4000 //TX_FE_ENER_TH_MTS +124 0x0004 //TX_FE_ENER_TH_EXP +125 0x6000 //TX_C_POST_FLT_MIC_MAINBLK +126 0x6000 //TX_C_POST_FLT_MIC_REFBLK +127 0x0010 //TX_MIC_BLOCK_N +128 0x7646 //TX_A_HP +129 0x4000 //TX_B_PE +130 0x1800 //TX_THR_PITCH_DET_0 +131 0x1000 //TX_THR_PITCH_DET_1 +132 0x0800 //TX_THR_PITCH_DET_2 +133 0x0008 //TX_PITCH_BFR_LEN +134 0x0003 //TX_SBD_PITCH_DET +135 0x0050 //TX_TD_AEC_L +136 0x4000 //TX_MU0_UNP_TD_AEC +137 0x1000 //TX_MU0_PTD_TD_AEC +138 0x0000 //TX_PP_RESRV_0 +139 0x2A94 //TX_PP_RESRV_1 +140 0x55F0 //TX_PP_RESRV_2 +141 0x0000 //TX_PP_RESRV_3 +142 0x0000 //TX_PP_RESRV_4 +143 0x0000 //TX_PP_RESRV_5 +144 0x0000 //TX_PP_RESRV_6 +145 0x0000 //TX_PP_RESRV_7 +146 0x0028 //TX_TAIL_LENGTH +147 0x0800 //TX_AEC_REF_GAIN_0 +148 0x0800 //TX_AEC_REF_GAIN_1 +149 0x0800 //TX_AEC_REF_GAIN_2 +150 0x6000 //TX_EAD_THR +151 0x2000 //TX_THR_RE_EST +152 0x0100 //TX_MIN_EQ_RE_EST_0 +153 0x0100 //TX_MIN_EQ_RE_EST_1 +154 0x0100 //TX_MIN_EQ_RE_EST_2 +155 0x0200 //TX_MIN_EQ_RE_EST_3 +156 0x0200 //TX_MIN_EQ_RE_EST_4 +157 0x0200 //TX_MIN_EQ_RE_EST_5 +158 0x0200 //TX_MIN_EQ_RE_EST_6 +159 0x0200 //TX_MIN_EQ_RE_EST_7 +160 0x1000 //TX_MIN_EQ_RE_EST_8 +161 0x1000 //TX_MIN_EQ_RE_EST_9 +162 0x1000 //TX_MIN_EQ_RE_EST_10 +163 0x0400 //TX_MIN_EQ_RE_EST_11 +164 0x1000 //TX_MIN_EQ_RE_EST_12 +165 0x3000 //TX_LAMBDA_RE_EST +166 0x1000 //TX_LAMBDA_CB_NLE +167 0x0400 //TX_C_POST_FLT +168 0x4000 //TX_GAIN_NP +169 0x003C //TX_SE_HOLD_N +170 0x0046 //TX_DT_HOLD_N +171 0x03E8 //TX_DT2_HOLD_N +172 0x6666 //TX_AEC_RESRV_0 +173 0x0000 //TX_AEC_RESRV_1 +174 0x0014 //TX_AEC_RESRV_2 +175 0x0000 //TX_MIC_DELAY_LENGTH +176 0x0000 //TX_REF_DELAY_LENGTH +177 0x0000 //TX_ADD_LINEIN_GAINL +178 0x0000 //TX_ADD_LINEIN_GAINH +179 0x0000 //TX_MIN_EQ_RE_EST_14 +180 0x0000 //TX_DTD_THR1_8 +181 0x7FFF //TX_DTD_THR2_8 +182 0x0000 //TX_DTD_MIC_BLK2 +183 0x0008 //TX_FRQ_LIN_LEN +184 0x7FFF //TX_FRQ_AEC_LEN_RHO +185 0x6000 //TX_MU0_UNP_FRQ_AEC +186 0x4000 //TX_MU0_PTD_FRQ_AEC +187 0x000A //TX_MINENOISETH +188 0x0800 //TX_MU0_RE_EST +189 0x0001 //TX_AEC_NUM_CH +190 0x0000 //TX_BIGECHOATTENUATION_MAX +191 0x2000 //TX_A_POST_FLT_MICBLK +192 0x0000 //TX_BLKENERTH +193 0x0000 //TX_BLKENERHIGHTH +194 0x0000 //TX_NORMENERTH +195 0x0000 //TX_NORMENERHIGHTH +196 0x0000 //TX_NORMENERHIGHTHL +197 0x7B00 //TX_DTD_THR1_0 +198 0x7B00 //TX_DTD_THR1_1 +199 0x7B00 //TX_DTD_THR1_2 +200 0x7B00 //TX_DTD_THR1_3 +201 0x7B00 //TX_DTD_THR1_4 +202 0x7B00 //TX_DTD_THR1_5 +203 0x7B00 //TX_DTD_THR1_6 +204 0x1000 //TX_DTD_THR2_0 +205 0x1000 //TX_DTD_THR2_1 +206 0x1000 //TX_DTD_THR2_2 +207 0x1000 //TX_DTD_THR2_3 +208 0x1000 //TX_DTD_THR2_4 +209 0x1000 //TX_DTD_THR2_5 +210 0x1000 //TX_DTD_THR2_6 +211 0x7FFF //TX_DTD_THR3 +212 0x0000 //TX_SPK_CUT_K +213 0x0FA0 //TX_DT_CUT_K +214 0x0100 //TX_DT_CUT_THR +215 0x04EB //TX_COMFORT_G +216 0x01F4 //TX_POWER_YOUT_TH +217 0x4000 //TX_FDPFGAINECHO +218 0x0000 //TX_DTD_HD_THR +219 0x0000 //TX_SPK_CUT_K_S +220 0x0000 //TX_DTD_MIC_BLK +221 0x0400 //TX_ADPT_STRICT_L +222 0x0200 //TX_ADPT_STRICT_H +223 0x0000 //TX_RATIO_DT_L_TH_LOW +224 0x0000 //TX_RATIO_DT_H_TH_LOW +225 0x0000 //TX_RATIO_DT_L_TH_HIGH +226 0x0000 //TX_RATIO_DT_H_TH_HIGH +227 0x0000 //TX_RATIO_DT_L0_TH +228 0x2000 //TX_B_POST_FILT_ECHO_L +229 0x2000 //TX_B_POST_FILT_ECHO_H +230 0x0200 //TX_MIN_G_CTRL_ECHO +231 0x7FFF //TX_B_LESSCUT_RTO_ECHO +232 0x0000 //TX_EPD_OFFSET_00 +233 0x0000 //TX_EPD_OFFST_01 +234 0x0000 //TX_RATIO_DT_L0_TH_HIGH +235 0x3A98 //TX_RATIO_DT_H_TH_CUT +236 0x7FFF //TX_MIN_EQ_RE_EST_13 +237 0x0000 //TX_DTD_THR1_7 +238 0x0000 //TX_DTD_THR2_7 +239 0x0800 //TX_DT_RESRV_7 +240 0x0800 //TX_DT_RESRV_8 +241 0x0000 //TX_DT_RESRV_9 +242 0xF800 //TX_THR_SN_EST_0 +243 0xF800 //TX_THR_SN_EST_1 +244 0xFA00 //TX_THR_SN_EST_2 +245 0xF900 //TX_THR_SN_EST_3 +246 0xF900 //TX_THR_SN_EST_4 +247 0xFA00 //TX_THR_SN_EST_5 +248 0xF800 //TX_THR_SN_EST_6 +249 0xF700 //TX_THR_SN_EST_7 +250 0x0000 //TX_DELTA_THR_SN_EST_0 +251 0x0100 //TX_DELTA_THR_SN_EST_1 +252 0x0200 //TX_DELTA_THR_SN_EST_2 +253 0x01A0 //TX_DELTA_THR_SN_EST_3 +254 0x0100 //TX_DELTA_THR_SN_EST_4 +255 0x0000 //TX_DELTA_THR_SN_EST_5 +256 0x01A0 //TX_DELTA_THR_SN_EST_6 +257 0x0200 //TX_DELTA_THR_SN_EST_7 +258 0x4000 //TX_LAMBDA_NN_EST_0 +259 0x3000 //TX_LAMBDA_NN_EST_1 +260 0x4000 //TX_LAMBDA_NN_EST_2 +261 0x3000 //TX_LAMBDA_NN_EST_3 +262 0x3000 //TX_LAMBDA_NN_EST_4 +263 0x4000 //TX_LAMBDA_NN_EST_5 +264 0x4000 //TX_LAMBDA_NN_EST_6 +265 0x4000 //TX_LAMBDA_NN_EST_7 +266 0x0400 //TX_N_SN_EST +267 0x001E //TX_INBEAM_T +268 0x0041 //TX_INBEAMHOLDT +269 0x2000 //TX_G_STRICT +270 0x0000 //TX_EQ_THR_BF +271 0x799A //TX_LAMBDA_EQ_BF +272 0x3000 //TX_NE_RTO_TH +273 0x1000 //TX_NE_RTO_TH_L +274 0x3000 //TX_MAINREFRTOH_TH_H +275 0x1000 //TX_MAINREFRTOH_TH_L +276 0x3000 //TX_MAINREFRTO_TH_H +277 0x1000 //TX_MAINREFRTO_TH_L +278 0x0200 //TX_MAINREFRTO_TH_EQ +279 0x4000 //TX_B_POST_FLT_0 +280 0x4000 //TX_B_POST_FLT_1 +281 0x0014 //TX_NS_LVL_CTRL_0 +282 0x0019 //TX_NS_LVL_CTRL_1 +283 0x001B //TX_NS_LVL_CTRL_2 +284 0x0017 //TX_NS_LVL_CTRL_3 +285 0x0019 //TX_NS_LVL_CTRL_4 +286 0x0014 //TX_NS_LVL_CTRL_5 +287 0x001B //TX_NS_LVL_CTRL_6 +288 0x0010 //TX_NS_LVL_CTRL_7 +289 0x0010 //TX_MIN_GAIN_S_0 +290 0x000C //TX_MIN_GAIN_S_1 +291 0x0010 //TX_MIN_GAIN_S_2 +292 0x0010 //TX_MIN_GAIN_S_3 +293 0x000C //TX_MIN_GAIN_S_4 +294 0x0014 //TX_MIN_GAIN_S_5 +295 0x000C //TX_MIN_GAIN_S_6 +296 0x0014 //TX_MIN_GAIN_S_7 +297 0x5000 //TX_NMOS_SUP +298 0x0000 //TX_NS_MAX_PRI_SNR_TH +299 0x0000 //TX_NMOS_SUP_MENSA +300 0x4000 //TX_SNRI_SUP_0 +301 0x4000 //TX_SNRI_SUP_1 +302 0x4000 //TX_SNRI_SUP_2 +303 0x4000 //TX_SNRI_SUP_3 +304 0x4000 //TX_SNRI_SUP_4 +305 0x7FFF //TX_SNRI_SUP_5 +306 0x4000 //TX_SNRI_SUP_6 +307 0x3000 //TX_SNRI_SUP_7 +308 0x3000 //TX_THR_LFNS +309 0x001A //TX_G_LFNS +310 0x09C4 //TX_GAIN0_NTH +311 0x000A //TX_MUSIC_MORENS +312 0x7FFF //TX_A_POST_FILT_0 +313 0x2000 //TX_A_POST_FILT_1 +314 0x2000 //TX_A_POST_FILT_S_0 +315 0x2000 //TX_A_POST_FILT_S_1 +316 0x1000 //TX_A_POST_FILT_S_2 +317 0x2000 //TX_A_POST_FILT_S_3 +318 0x6000 //TX_A_POST_FILT_S_4 +319 0x2000 //TX_A_POST_FILT_S_5 +320 0x7000 //TX_A_POST_FILT_S_6 +321 0x7000 //TX_A_POST_FILT_S_7 +322 0x4000 //TX_B_POST_FILT_0 +323 0x2000 //TX_B_POST_FILT_1 +324 0x5000 //TX_B_POST_FILT_2 +325 0x4000 //TX_B_POST_FILT_3 +326 0x4000 //TX_B_POST_FILT_4 +327 0x4000 //TX_B_POST_FILT_5 +328 0x4000 //TX_B_POST_FILT_6 +329 0x2000 //TX_B_POST_FILT_7 +330 0x7FFF //TX_B_LESSCUT_RTO_S_0 +331 0x1000 //TX_B_LESSCUT_RTO_S_1 +332 0x1000 //TX_B_LESSCUT_RTO_S_2 +333 0x1000 //TX_B_LESSCUT_RTO_S_3 +334 0x1000 //TX_B_LESSCUT_RTO_S_4 +335 0x1000 //TX_B_LESSCUT_RTO_S_5 +336 0x1000 //TX_B_LESSCUT_RTO_S_6 +337 0x1000 //TX_B_LESSCUT_RTO_S_7 +338 0x7E14 //TX_LAMBDA_PFILT +339 0x7C29 //TX_LAMBDA_PFILT_S_0 +340 0x7200 //TX_LAMBDA_PFILT_S_1 +341 0x7800 //TX_LAMBDA_PFILT_S_2 +342 0x7400 //TX_LAMBDA_PFILT_S_3 +343 0x7200 //TX_LAMBDA_PFILT_S_4 +344 0x7C29 //TX_LAMBDA_PFILT_S_5 +345 0x7C29 //TX_LAMBDA_PFILT_S_6 +346 0x7C29 //TX_LAMBDA_PFILT_S_7 +347 0x0200 //TX_K_PEPPER +348 0x0800 //TX_A_PEPPER +349 0x0C80 //TX_K_PEPPER_HF +350 0x0400 //TX_A_PEPPER_HF +351 0x0001 //TX_HMNC_BST_FLG +352 0x4000 //TX_HMNC_BST_THR +353 0x0800 //TX_DT_BINVAD_TH_0 +354 0x0800 //TX_DT_BINVAD_TH_1 +355 0x0800 //TX_DT_BINVAD_TH_2 +356 0x0800 //TX_DT_BINVAD_TH_3 +357 0x0000 //TX_DT_BINVAD_ENDF +358 0x1000 //TX_C_POST_FLT_DT +359 0x7FFF //TX_NS_B_POST_FLT_LESSCUT +360 0x0100 //TX_DT_BOOST +361 0x0000 //TX_BF_SGRAD_FLG +362 0x0005 //TX_BF_DVG_TH +363 0x001E //TX_SN_C_F +364 0x0000 //TX_K_APT +365 0x0001 //TX_NOISEDET +366 0x0190 //TX_NDETCT +367 0x0004 //TX_NOISE_TH_0 +368 0x1B58 //TX_NOISE_TH_0_2 +369 0x2134 //TX_NOISE_TH_0_3 +370 0x0320 //TX_NOISE_TH_1 +371 0x022C //TX_NOISE_TH_2 +372 0x2260 //TX_NOISE_TH_3 +373 0x6B6C //TX_NOISE_TH_4 +374 0x7FFF //TX_NOISE_TH_5 +375 0x7FFF //TX_NOISE_TH_5_2 +376 0x0000 //TX_NOISE_TH_5_3 +377 0x0000 //TX_NOISE_TH_5_4 +378 0x07D0 //TX_NOISE_TH_6 +379 0x0004 //TX_MINENOISE_TH +380 0xD508 //TX_MORENS_TFMASK_TH +381 0x0001 //TX_DRC_QUIET_FLOOR +382 0x6D60 //TX_RATIODTL_CUT_TH +383 0x0DAC //TX_DT_CUT_K1 +384 0x00A5 //TX_OUT_ENER_S_TH_CLEAN +385 0x00A5 //TX_OUT_ENER_S_TH_LESSCLEAN +386 0x00A5 //TX_OUT_ENER_S_TH_NOISY +387 0x0029 //TX_OUT_ENER_TH_NOISE +388 0x00CE //TX_OUT_ENER_TH_SPEECH +389 0x2000 //TX_SN_NPB_GAIN +390 0x0000 //TX_NN_NPB_GAIN +391 0x3000 //TX_POST_MASK_SUP_HSNE +392 0x07D0 //TX_TAIL_DET_TH +393 0x4000 //TX_B_LESSCUT_RTO_WTA +394 0x0000 //TX_MEL_G_R +395 0x0080 //TX_SUPHIGH_TH +396 0x0000 //TX_MASK_G_R +397 0x0002 //TX_EXTRA_NS_L +398 0x1800 //TX_C_POST_FLT_MASK +399 0x7FFF //TX_A_POST_FLT_WNS +400 0x0148 //TX_MIN_G_LOW300HZ +401 0x0001 //TX_MAXLEVEL_CNG +402 0x00B4 //TX_STN_NOISE_TH +403 0x4000 //TX_POST_MASK_SUP +404 0x7FFF //TX_POST_MASK_ADJUST +405 0x000A //TX_NS_ENOISE_MIC0_TH +406 0x0004 //TX_MINENOISE_MIC0_TH +407 0x0014 //TX_MINENOISE_MIC0_S_TH +408 0x4900 //TX_MIN_G_CTRL_SSNS +409 0x0400 //TX_METAL_RTO_THR +410 0x0FA0 //TX_NS_FP_K_METAL +411 0x3A98 //TX_NOISEDET_BOOST_TH +412 0x0FA0 //TX_NSMOOTH_TH +413 0x0000 //TX_NS_RESRV_8 +414 0x1800 //TX_RHO_UPB +415 0x2328 //TX_N_HOLD_HS +416 0x006E //TX_N_RHO_BFR0 +417 0x7FFF //TX_LAMBDA_ARSP_EST +418 0x0100 //TX_EXTRA_GAIN_MICBLOCK +419 0x0333 //TX_THR_STD_NSR +420 0x019A //TX_THR_STD_PLH +421 0x03E8 //TX_N_HOLD_STD +422 0x0066 //TX_THR_STD_RHO +423 0x4000 //TX_BF_RESET_THR_HS +424 0x0CCD //TX_SB_RTO_MEAN_TH +425 0x0280 //TX_SB_RHO_MEAN_TH_NTALK +426 0x3800 //TX_SB_RTO_MEAN_TH_ABN +427 0x2EE0 //TX_SB_RTO_MEAN_TH_RUB +428 0x0100 //TX_WTA_EN_RTO_TH +429 0x1400 //TX_TOP_ENER_TH_F +430 0x0100 //TX_DESIRED_TALK_HOLDT +431 0x0800 //TX_MIC_BLOCK_FACTOR +432 0x0000 //TX_NSEST_BFRLRNRDC +433 0x0000 //TX_THR_POST_FLT_HS +434 0x0010 //TX_HS_VAD_BIN +435 0x2666 //TX_THR_VAD_HS +436 0x2CCD //TX_MEAN_RTO_MIN_TH2 +437 0x0032 //TX_SILENCE_T +438 0x0000 //TX_A_POST_FLT_WTA +439 0x799A //TX_LAMBDA_PFLT_WTA +440 0x099A //TX_SB_RHO_MEAN2_TH +441 0x0666 //TX_SB_RHO_MEAN3_TH +442 0x0000 //TX_HS_RESRV_4 +443 0x0000 //TX_HS_RESRV_5 +444 0x003C //TX_DOA_VAD_THR_1 +445 0x003C //TX_DOA_VAD_THR_2 +446 0x0028 //TX_DOA_VAD_THR1_0 +447 0x0028 //TX_DOA_VAD_THR1_1 +448 0x0000 //TX_SRC_DOA_RNG_LOW_0A +449 0x00B4 //TX_SRC_DOA_RNG_HIGH_0A +450 0x005A //TX_DFLT_SRC_DOA_0A +451 0x0000 //TX_SRC_DOA_RNG_LOW_0B +452 0x0000 //TX_SRC_DOA_RNG_HIGH_0B +453 0x0000 //TX_DFLT_SRC_DOA_0B +454 0x0000 //TX_SRC_DOA_RNG_LOW_0C +455 0x0000 //TX_SRC_DOA_RNG_HIGH_0C +456 0x0000 //TX_DFLT_SRC_DOA_0C +457 0x0000 //TX_SRC_DOA_RNG_LOW_0D +458 0x0000 //TX_SRC_DOA_RNG_HIGH_0D +459 0x0000 //TX_DFLT_SRC_DOA_0D +460 0x0000 //TX_SRC_DOA_RNG_LOW_1A +461 0x00B4 //TX_SRC_DOA_RNG_HIGH_1A +462 0x005A //TX_DFLT_SRC_DOA_1A +463 0x0000 //TX_SRC_DOA_RNG_LOW_1B +464 0x00B4 //TX_SRC_DOA_RNG_HIGH_1B +465 0x005A //TX_DFLT_SRC_DOA_1B +466 0x0000 //TX_SRC_DOA_RNG_LOW_1C +467 0x00B4 //TX_SRC_DOA_RNG_HIGH_1C +468 0x005A //TX_DFLT_SRC_DOA_1C +469 0x0000 //TX_SRC_DOA_RNG_LOW_1D +470 0x00B4 //TX_SRC_DOA_RNG_HIGH_1D +471 0x005A //TX_DFLT_SRC_DOA_1D +472 0x0100 //TX_BF_HOLDOFF_T +473 0x7FFF //TX_DOA_COST_FACTOR +474 0x0D9A //TX_MAINTOREFR_TH0 +475 0x071C //TX_DOA_TRK_THR +476 0x012C //TX_DOA_TRACK_HT +477 0x0200 //TX_N1_HOLD_HF +478 0x0100 //TX_N2_HOLD_HF +479 0x2A3D //TX_BF_RESET_THR_HF +480 0x7333 //TX_DOA_SMOOTH +481 0x0800 //TX_MU_BF +482 0x0800 //TX_BF_MU_LF_B2 +483 0x0040 //TX_BF_FC_END_BIN_B2 +484 0x0020 //TX_BF_FC_END_BIN +485 0x0000 //TX_HF_RESRV_25 +486 0x0000 //TX_HF_RESRV_26 +487 0x0007 //TX_N_DOA_SEED +488 0x0001 //TX_FINE_DOA_SEARCH_FLG +489 0x0000 //TX_HF_RESRV_27 +490 0x038E //TX_DLT_SRC_DOA_RNG +491 0x0200 //TX_BF_MU_LF +492 0x0000 //TX_DFLT_SRC_LOC_0 +493 0x7FFF //TX_DFLT_SRC_LOC_1 +494 0x0000 //TX_DFLT_SRC_LOC_2 +495 0x038E //TX_DOA_TRACK_VADTH +496 0x0000 //TX_DOA_TRACK_NEW +497 0x01E0 //TX_NOR_OFF_THR +498 0x7C00 //TX_MORE_ON_700HZ_THR +499 0x2000 //TX_MU_BF_ADPT_NS +500 0x0000 //TX_ADAPT_LEN +501 0x6666 //TX_MORE_SNS +502 0x0000 //TX_NOR_OFF_TH1 +503 0x0000 //TX_WIDE_MASK_TH +504 0xD333 //TX_SUBSNRATIOHIGH4MEANBCK_THR +505 0x6000 //TX_C_POST_FLT_CUT +506 0x2000 //TX_RADIODTLV +507 0x0320 //TX_POWER_LINEIN_TH +508 0x0014 //TX_FE_VADCOUNT_TH_FC +509 0x000A //TX_ECHO_SUPP_FC +510 0x0C80 //TX_ECHO_TH +511 0x6666 //TX_MIC_TO_BFGAIN +512 0x0000 //TX_MICTOBFGAIN0 +513 0x0000 //TX_FASTMUE_TH +514 0x3000 //TX_DEREVERB_LF_MU +515 0x34CD //TX_DEREVERB_HF_MU +516 0x0007 //TX_DEREVERB_DELAY +517 0x0004 //TX_DEREVERB_COEF_LEN +518 0x0003 //TX_DEREVERB_DNR +519 0x0000 //TX_DEREVERB_ALPHA +520 0x0000 //TX_DEREVERB_BETA +521 0x3A98 //TX_GSC_RTOL_TH +522 0x3A98 //TX_GSC_RTOH_TH +523 0x6000 //TX_WIDE2_MEANHTH +524 0x0000 //TX_DR_RESRV_5 +525 0x0000 //TX_DR_RESRV_6 +526 0x0000 //TX_DR_RESRV_7 +527 0x0000 //TX_DR_RESRV_8 +528 0x1333 //TX_WIND_MARK_TH +529 0x399A //TX_CORR_THR +530 0x0004 //TX_SNR_THR +531 0x0010 //TX_ENGY_THR +532 0x1770 //TX_CORR_HIGH_TH +533 0x6000 //TX_ENGY_THR_2 +534 0x3400 //TX_MEAN_RTO_THR +535 0x0028 //TX_WNS_ENOISE_MIC0_TH +536 0x3000 //TX_RATIOMICL_TH +537 0x7FFF //TX_CALIG_HS +538 0x0000 //TX_LVL_CTRL +539 0x0014 //TX_WIND_SUPRTO +540 0x001A //TX_WNS_MIN_G +541 0x0600 //TX_WNS_B_POST_FLT +542 0x2800 //TX_RATIOMICH_TH +543 0xD120 //TX_WIND_INBEAM_L_TH +544 0x0FA0 //TX_WIND_INBEAM_H_TH +545 0x2000 //TX_WNS_RESRV_0 +546 0x59D8 //TX_WNS_RESRV_1 +547 0x0080 //TX_WNS_RESRV_2 +548 0x0000 //TX_WNS_RESRV_3 +549 0x0000 //TX_WNS_RESRV_4 +550 0x0000 //TX_WNS_RESRV_5 +551 0x0000 //TX_WNS_RESRV_6 +552 0x0000 //TX_BVE_NOISE_FLOOR_0 +553 0x0070 //TX_BVE_NOISE_FLOOR_1 +554 0x0070 //TX_BVE_NOISE_FLOOR_2 +555 0x0010 //TX_BVE_NOISE_FLOOR_3 +556 0x0070 //TX_BVE_NOISE_FLOOR_4 +557 0x00B0 //TX_BVE_NOISE_FLOOR_5 +558 0x0E66 //TX_BVE_NOISE_FLOOR_6 +559 0x0050 //TX_BVE_NOISE_FLOOR_7 +560 0x770A //TX_BVE_NOISE_FLOOR_8 +561 0x0000 //TX_BVE_NOISE_FLOOR_9 +562 0x0000 //TX_BVE_IN_N +563 0x0000 //TX_BVE_OUT_N +564 0x0000 //TX_BVE_MICALPHA_DOWN +565 0x0000 //TX_PB_RESRV_1 +566 0x0018 //TX_FDEQ_SUBNUM +567 0x6C60 //TX_FDEQ_GAIN_0 +568 0x584F //TX_FDEQ_GAIN_1 +569 0x4F4E //TX_FDEQ_GAIN_2 +570 0x474A //TX_FDEQ_GAIN_3 +571 0x4742 //TX_FDEQ_GAIN_4 +572 0x4242 //TX_FDEQ_GAIN_5 +573 0x4242 //TX_FDEQ_GAIN_6 +574 0x3A34 //TX_FDEQ_GAIN_7 +575 0x2B2A //TX_FDEQ_GAIN_8 +576 0x383C //TX_FDEQ_GAIN_9 +577 0x4848 //TX_FDEQ_GAIN_10 +578 0x4848 //TX_FDEQ_GAIN_11 +579 0x4848 //TX_FDEQ_GAIN_12 +580 0x4848 //TX_FDEQ_GAIN_13 +581 0x4848 //TX_FDEQ_GAIN_14 +582 0x4848 //TX_FDEQ_GAIN_15 +583 0x4848 //TX_FDEQ_GAIN_16 +584 0x4848 //TX_FDEQ_GAIN_17 +585 0x4848 //TX_FDEQ_GAIN_18 +586 0x4848 //TX_FDEQ_GAIN_19 +587 0x4848 //TX_FDEQ_GAIN_20 +588 0x4848 //TX_FDEQ_GAIN_21 +589 0x4848 //TX_FDEQ_GAIN_22 +590 0x4848 //TX_FDEQ_GAIN_23 +591 0x0202 //TX_FDEQ_BIN_0 +592 0x0104 //TX_FDEQ_BIN_1 +593 0x0502 //TX_FDEQ_BIN_2 +594 0x0202 //TX_FDEQ_BIN_3 +595 0x0504 //TX_FDEQ_BIN_4 +596 0x0708 //TX_FDEQ_BIN_5 +597 0x0808 //TX_FDEQ_BIN_6 +598 0x050E //TX_FDEQ_BIN_7 +599 0x0B0C //TX_FDEQ_BIN_8 +600 0x0F09 //TX_FDEQ_BIN_9 +601 0x0000 //TX_FDEQ_BIN_10 +602 0x0000 //TX_FDEQ_BIN_11 +603 0x0000 //TX_FDEQ_BIN_12 +604 0x0000 //TX_FDEQ_BIN_13 +605 0x0000 //TX_FDEQ_BIN_14 +606 0x0000 //TX_FDEQ_BIN_15 +607 0x0000 //TX_FDEQ_BIN_16 +608 0x0000 //TX_FDEQ_BIN_17 +609 0x0000 //TX_FDEQ_BIN_18 +610 0x0000 //TX_FDEQ_BIN_19 +611 0x0000 //TX_FDEQ_BIN_20 +612 0x0000 //TX_FDEQ_BIN_21 +613 0x0000 //TX_FDEQ_BIN_22 +614 0x0000 //TX_FDEQ_BIN_23 +615 0x0000 //TX_FDEQ_PADDING +616 0x0030 //TX_PREEQ_SUBNUM_MIC0 +617 0x4848 //TX_PREEQ_GAIN_MIC0_0 +618 0x4848 //TX_PREEQ_GAIN_MIC0_1 +619 0x4848 //TX_PREEQ_GAIN_MIC0_2 +620 0x4848 //TX_PREEQ_GAIN_MIC0_3 +621 0x4848 //TX_PREEQ_GAIN_MIC0_4 +622 0x4848 //TX_PREEQ_GAIN_MIC0_5 +623 0x4848 //TX_PREEQ_GAIN_MIC0_6 +624 0x4848 //TX_PREEQ_GAIN_MIC0_7 +625 0x4848 //TX_PREEQ_GAIN_MIC0_8 +626 0x4848 //TX_PREEQ_GAIN_MIC0_9 +627 0x4848 //TX_PREEQ_GAIN_MIC0_10 +628 0x4848 //TX_PREEQ_GAIN_MIC0_11 +629 0x4848 //TX_PREEQ_GAIN_MIC0_12 +630 0x4848 //TX_PREEQ_GAIN_MIC0_13 +631 0x4848 //TX_PREEQ_GAIN_MIC0_14 +632 0x4848 //TX_PREEQ_GAIN_MIC0_15 +633 0x4848 //TX_PREEQ_GAIN_MIC0_16 +634 0x4848 //TX_PREEQ_GAIN_MIC0_17 +635 0x4848 //TX_PREEQ_GAIN_MIC0_18 +636 0x4848 //TX_PREEQ_GAIN_MIC0_19 +637 0x4848 //TX_PREEQ_GAIN_MIC0_20 +638 0x4848 //TX_PREEQ_GAIN_MIC0_21 +639 0x4848 //TX_PREEQ_GAIN_MIC0_22 +640 0x4848 //TX_PREEQ_GAIN_MIC0_23 +641 0x251A //TX_PREEQ_BIN_MIC0_0 +642 0x0F0F //TX_PREEQ_BIN_MIC0_1 +643 0x0C08 //TX_PREEQ_BIN_MIC0_2 +644 0x0700 //TX_PREEQ_BIN_MIC0_3 +645 0x0000 //TX_PREEQ_BIN_MIC0_4 +646 0x0000 //TX_PREEQ_BIN_MIC0_5 +647 0x0000 //TX_PREEQ_BIN_MIC0_6 +648 0x0000 //TX_PREEQ_BIN_MIC0_7 +649 0x0000 //TX_PREEQ_BIN_MIC0_8 +650 0x0000 //TX_PREEQ_BIN_MIC0_9 +651 0x0000 //TX_PREEQ_BIN_MIC0_10 +652 0x0000 //TX_PREEQ_BIN_MIC0_11 +653 0x0000 //TX_PREEQ_BIN_MIC0_12 +654 0x0000 //TX_PREEQ_BIN_MIC0_13 +655 0x0000 //TX_PREEQ_BIN_MIC0_14 +656 0x0000 //TX_PREEQ_BIN_MIC0_15 +657 0x0000 //TX_PREEQ_BIN_MIC0_16 +658 0x0000 //TX_PREEQ_BIN_MIC0_17 +659 0x0000 //TX_PREEQ_BIN_MIC0_18 +660 0x0000 //TX_PREEQ_BIN_MIC0_19 +661 0x0000 //TX_PREEQ_BIN_MIC0_20 +662 0x0000 //TX_PREEQ_BIN_MIC0_21 +663 0x0000 //TX_PREEQ_BIN_MIC0_22 +664 0x0000 //TX_PREEQ_BIN_MIC0_23 +665 0x0030 //TX_PREEQ_SUBNUM_MIC1 +666 0x4848 //TX_PREEQ_GAIN_MIC1_0 +667 0x4848 //TX_PREEQ_GAIN_MIC1_1 +668 0x4848 //TX_PREEQ_GAIN_MIC1_2 +669 0x4848 //TX_PREEQ_GAIN_MIC1_3 +670 0x4848 //TX_PREEQ_GAIN_MIC1_4 +671 0x4848 //TX_PREEQ_GAIN_MIC1_5 +672 0x494A //TX_PREEQ_GAIN_MIC1_6 +673 0x4B4E //TX_PREEQ_GAIN_MIC1_7 +674 0x4F50 //TX_PREEQ_GAIN_MIC1_8 +675 0x5255 //TX_PREEQ_GAIN_MIC1_9 +676 0x4848 //TX_PREEQ_GAIN_MIC1_10 +677 0x4848 //TX_PREEQ_GAIN_MIC1_11 +678 0x4848 //TX_PREEQ_GAIN_MIC1_12 +679 0x4848 //TX_PREEQ_GAIN_MIC1_13 +680 0x4848 //TX_PREEQ_GAIN_MIC1_14 +681 0x4848 //TX_PREEQ_GAIN_MIC1_15 +682 0x4848 //TX_PREEQ_GAIN_MIC1_16 +683 0x4848 //TX_PREEQ_GAIN_MIC1_17 +684 0x4848 //TX_PREEQ_GAIN_MIC1_18 +685 0x4848 //TX_PREEQ_GAIN_MIC1_19 +686 0x4848 //TX_PREEQ_GAIN_MIC1_20 +687 0x4848 //TX_PREEQ_GAIN_MIC1_21 +688 0x4848 //TX_PREEQ_GAIN_MIC1_22 +689 0x4848 //TX_PREEQ_GAIN_MIC1_23 +690 0x0202 //TX_PREEQ_BIN_MIC1_0 +691 0x0203 //TX_PREEQ_BIN_MIC1_1 +692 0x0303 //TX_PREEQ_BIN_MIC1_2 +693 0x0304 //TX_PREEQ_BIN_MIC1_3 +694 0x0405 //TX_PREEQ_BIN_MIC1_4 +695 0x0506 //TX_PREEQ_BIN_MIC1_5 +696 0x0708 //TX_PREEQ_BIN_MIC1_6 +697 0x090A //TX_PREEQ_BIN_MIC1_7 +698 0x0B0C //TX_PREEQ_BIN_MIC1_8 +699 0x0D0E //TX_PREEQ_BIN_MIC1_9 +700 0x0000 //TX_PREEQ_BIN_MIC1_10 +701 0x0000 //TX_PREEQ_BIN_MIC1_11 +702 0x0000 //TX_PREEQ_BIN_MIC1_12 +703 0x0000 //TX_PREEQ_BIN_MIC1_13 +704 0x0000 //TX_PREEQ_BIN_MIC1_14 +705 0x0000 //TX_PREEQ_BIN_MIC1_15 +706 0x0000 //TX_PREEQ_BIN_MIC1_16 +707 0x0000 //TX_PREEQ_BIN_MIC1_17 +708 0x0000 //TX_PREEQ_BIN_MIC1_18 +709 0x0000 //TX_PREEQ_BIN_MIC1_19 +710 0x0000 //TX_PREEQ_BIN_MIC1_20 +711 0x0000 //TX_PREEQ_BIN_MIC1_21 +712 0x0000 //TX_PREEQ_BIN_MIC1_22 +713 0x0000 //TX_PREEQ_BIN_MIC1_23 +714 0x0030 //TX_PREEQ_SUBNUM_MIC2 +715 0x4848 //TX_PREEQ_GAIN_MIC2_0 +716 0x4848 //TX_PREEQ_GAIN_MIC2_1 +717 0x4848 //TX_PREEQ_GAIN_MIC2_2 +718 0x4848 //TX_PREEQ_GAIN_MIC2_3 +719 0x4848 //TX_PREEQ_GAIN_MIC2_4 +720 0x4848 //TX_PREEQ_GAIN_MIC2_5 +721 0x4848 //TX_PREEQ_GAIN_MIC2_6 +722 0x4848 //TX_PREEQ_GAIN_MIC2_7 +723 0x4848 //TX_PREEQ_GAIN_MIC2_8 +724 0x4848 //TX_PREEQ_GAIN_MIC2_9 +725 0x4848 //TX_PREEQ_GAIN_MIC2_10 +726 0x4848 //TX_PREEQ_GAIN_MIC2_11 +727 0x4848 //TX_PREEQ_GAIN_MIC2_12 +728 0x4848 //TX_PREEQ_GAIN_MIC2_13 +729 0x4848 //TX_PREEQ_GAIN_MIC2_14 +730 0x4848 //TX_PREEQ_GAIN_MIC2_15 +731 0x4848 //TX_PREEQ_GAIN_MIC2_16 +732 0x4848 //TX_PREEQ_GAIN_MIC2_17 +733 0x4848 //TX_PREEQ_GAIN_MIC2_18 +734 0x4848 //TX_PREEQ_GAIN_MIC2_19 +735 0x4848 //TX_PREEQ_GAIN_MIC2_20 +736 0x4848 //TX_PREEQ_GAIN_MIC2_21 +737 0x4848 //TX_PREEQ_GAIN_MIC2_22 +738 0x4848 //TX_PREEQ_GAIN_MIC2_23 +739 0x0608 //TX_PREEQ_BIN_MIC2_0 +740 0x0808 //TX_PREEQ_BIN_MIC2_1 +741 0x0808 //TX_PREEQ_BIN_MIC2_2 +742 0x0808 //TX_PREEQ_BIN_MIC2_3 +743 0x0808 //TX_PREEQ_BIN_MIC2_4 +744 0x0808 //TX_PREEQ_BIN_MIC2_5 +745 0x0808 //TX_PREEQ_BIN_MIC2_6 +746 0x0808 //TX_PREEQ_BIN_MIC2_7 +747 0x0808 //TX_PREEQ_BIN_MIC2_8 +748 0x0808 //TX_PREEQ_BIN_MIC2_9 +749 0x0808 //TX_PREEQ_BIN_MIC2_10 +750 0x0808 //TX_PREEQ_BIN_MIC2_11 +751 0x0808 //TX_PREEQ_BIN_MIC2_12 +752 0x0808 //TX_PREEQ_BIN_MIC2_13 +753 0x0808 //TX_PREEQ_BIN_MIC2_14 +754 0x0200 //TX_PREEQ_BIN_MIC2_15 +755 0x0000 //TX_PREEQ_BIN_MIC2_16 +756 0x0000 //TX_PREEQ_BIN_MIC2_17 +757 0x0000 //TX_PREEQ_BIN_MIC2_18 +758 0x0000 //TX_PREEQ_BIN_MIC2_19 +759 0x0000 //TX_PREEQ_BIN_MIC2_20 +760 0x0000 //TX_PREEQ_BIN_MIC2_21 +761 0x0000 //TX_PREEQ_BIN_MIC2_22 +762 0x0000 //TX_PREEQ_BIN_MIC2_23 +763 0x0006 //TX_MASKING_ABILITY +764 0x0800 //TX_NND_WEIGHT +765 0x0065 //TX_MIC_CALIBRATION_0 +766 0x0065 //TX_MIC_CALIBRATION_1 +767 0x0065 //TX_MIC_CALIBRATION_2 +768 0x0065 //TX_MIC_CALIBRATION_3 +769 0x0044 //TX_MIC_PWR_BIAS_0 +770 0x0044 //TX_MIC_PWR_BIAS_1 +771 0x0044 //TX_MIC_PWR_BIAS_2 +772 0x0044 //TX_MIC_PWR_BIAS_3 +773 0x0000 //TX_GAIN_LIMIT_0 +774 0x0000 //TX_GAIN_LIMIT_1 +775 0x0007 //TX_GAIN_LIMIT_2 +776 0x0007 //TX_GAIN_LIMIT_3 +777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN +778 0x7FDE //TX_BVE_VAD0_ALPHAUP +779 0x7F3A //TX_BVE_VAD0_ALPHADOWN +780 0x2000 //TX_BVE_GAINWEIGHT_NOFEVADLI +781 0x7F5B //TX_BVE_FEVADLI_ALPHA +782 0x7F19 //TX_BVE_NOVAD0_ALPHAUP +783 0x1000 //TX_TDDRC_ALPHA_UP_01 +784 0x1000 //TX_TDDRC_ALPHA_UP_02 +785 0x1000 //TX_TDDRC_ALPHA_UP_03 +786 0x1000 //TX_TDDRC_ALPHA_UP_04 +787 0x7EB8 //TX_TDDRC_ALPHA_DWN_01 +788 0x7EB8 //TX_TDDRC_ALPHA_DWN_02 +789 0x7EB8 //TX_TDDRC_ALPHA_DWN_03 +790 0x7EB8 //TX_TDDRC_ALPHA_DWN_04 +791 0x7FFF //TX_TDDRC_TD_DRC_LIMIT +792 0x0800 //TX_TDDRC_POST_LIMIT_GAIN +793 0x0000 //TX_TDDRC_RESRV_0 +794 0x0000 //TX_TDDRC_RESRV_1 +795 0x0018 //TX_FDDRC_BAND_MARGIN_0 +796 0x0030 //TX_FDDRC_BAND_MARGIN_1 +797 0x0050 //TX_FDDRC_BAND_MARGIN_2 +798 0x0080 //TX_FDDRC_BAND_MARGIN_3 +799 0x0007 //TX_FDDRC_BLOCK_EXP +800 0x5000 //TX_FDDRC_THRD_2_0 +801 0x5000 //TX_FDDRC_THRD_2_1 +802 0x5000 //TX_FDDRC_THRD_2_2 +803 0x5000 //TX_FDDRC_THRD_2_3 +804 0x6400 //TX_FDDRC_THRD_3_0 +805 0x6400 //TX_FDDRC_THRD_3_1 +806 0x6400 //TX_FDDRC_THRD_3_2 +807 0x6400 //TX_FDDRC_THRD_3_3 +808 0x2000 //TX_FDDRC_SLANT_0_0 +809 0x2000 //TX_FDDRC_SLANT_0_1 +810 0x2000 //TX_FDDRC_SLANT_0_2 +811 0x2000 //TX_FDDRC_SLANT_0_3 +812 0x5333 //TX_FDDRC_SLANT_1_0 +813 0x5333 //TX_FDDRC_SLANT_1_1 +814 0x5333 //TX_FDDRC_SLANT_1_2 +815 0x5333 //TX_FDDRC_SLANT_1_3 +816 0x0010 //TX_DEADMIC_SILENCE_TH +817 0x0600 //TX_MIC_DEGRADE_TH +818 0x0078 //TX_DEADMIC_CNT +819 0x0078 //TX_MIC_DEGRADE_CNT +820 0x0000 //TX_FDDRC_RESRV_4 +821 0x0000 //TX_FDDRC_RESRV_5 +822 0x0000 //TX_FDDRC_RESRV_6 +823 0x7FFF //TX_KS_NOISEPASTE_FACTOR +824 0x0001 //TX_KS_CONFIG +825 0x7FFF //TX_KS_GAIN_MIN +826 0x0000 //TX_KS_RESRV_0 +827 0x0000 //TX_KS_RESRV_1 +828 0x0000 //TX_KS_RESRV_2 +829 0x7C00 //TX_LAMBDA_PKA_FP +830 0x2000 //TX_TPKA_FP +831 0x0080 //TX_MIN_G_FP +832 0x2000 //TX_MAX_G_FP +833 0x0FA0 //TX_FFP_FP_K_METAL +834 0x4000 //TX_A_POST_FLT_FP +835 0x0F5C //TX_RTO_OUTBEAM_TH +836 0x4CCD //TX_TPKA_FP_THD +837 0x0000 //TX_MAX_G_FP_BLK +838 0x0000 //TX_FFP_FADEIN +839 0x0000 //TX_FFP_FADEOUT +840 0x0000 //TX_WHISPERCTH +841 0x0000 //TX_WHISPERHOLDT +842 0x0000 //TX_WHISP_ENTHH +843 0x0000 //TX_WHISP_ENTHL +844 0x0000 //TX_WHISP_RTOTH +845 0x0000 //TX_WHISP_RTOTH2 +846 0x0096 //TX_MUTE_PERIOD +847 0x0000 //TX_FADE_IN_PERIOD +848 0x0100 //TX_FFP_RESRV_2 +849 0x0020 //TX_FFP_RESRV_3 +850 0x0000 //TX_FFP_RESRV_4 +851 0x0000 //TX_FFP_RESRV_5 +852 0x0000 //TX_FFP_RESRV_6 +853 0x0002 //TX_FILTINDX +854 0x0000 //TX_TDDRC_THRD_0 +855 0x0010 //TX_TDDRC_THRD_1 +856 0x1500 //TX_TDDRC_THRD_2 +857 0x1500 //TX_TDDRC_THRD_3 +858 0x3000 //TX_TDDRC_SLANT_0 +859 0x6E00 //TX_TDDRC_SLANT_1 +860 0x1000 //TX_TDDRC_ALPHA_UP_00 +861 0x7EB8 //TX_TDDRC_ALPHA_DWN_00 +862 0x0000 //TX_TDDRC_HMNC_FLAG +863 0x199A //TX_TDDRC_HMNC_GAIN +864 0x0000 //TX_TDDRC_SMT_FLAG +865 0x0CCD //TX_TDDRC_SMT_W +866 0x05A0 //TX_TDDRC_DRC_GAIN +867 0x7FFF //TX_TDDRC_LMT_THRD +868 0x0000 //TX_TDDRC_LMT_ALPHA +869 0x0000 //TX_TFMASKLTH +870 0x0000 //TX_TFMASKLTHL +871 0x0CCD //TX_TFMASKHTH +872 0x0CCD //TX_TFMASKLTH_BINVAD +873 0xF333 //TX_TFMASKLTH_NS_EST +874 0xF800 //TX_TFMASKLTH_DOA +875 0x0CCD //TX_TFMASKTH_BLESSCUT +876 0x1000 //TX_B_LESSCUT_RTO_MASK +877 0x3800 //TX_SB_RHO_MEAN_TH_ABN +878 0x2000 //TX_B_POST_FLT_MASK +879 0x0000 //TX_B_POST_FLT_MASK1 +880 0x6333 //TX_GAIN_WIND_MASK +881 0x7FFF //TX_TFMASK_BFSTRICT_MUSIC +882 0x0000 //TX_TFMASK_BFSTRICT_NOMUSIC +883 0x7333 //TX_FASTNS_OUTIN_TH +884 0x0CCD //TX_FASTNS_TFMASK_TH +885 0x0CCD //TX_FASTNS_TFMASKBIN_TH1 +886 0x0CCD //TX_FASTNS_TFMASKBIN_TH2 +887 0x0CCD //TX_FASTNS_TFMASKBIN_TH3 +888 0x0028 //TX_FASTNS_ARSPC_TH +889 0xC000 //TX_FASTNS_MASK5_TH +890 0x0810 //TX_POSTSSA_MIN_G_VR_MASK +891 0x1000 //TX_A_LESSCUT_RTO_MASK +892 0x1770 //TX_FASTNS_NOISETH +893 0xC000 //TX_FASTNS_SSA_THLFL +894 0xC000 //TX_FASTNS_SSA_THHFL +895 0xCCCC //TX_FASTNS_SSA_THLFH +896 0xD999 //TX_FASTNS_SSA_THHFH +897 0x2329 //TX_SENDFUNC_REG_MICMUTE +898 0x0010 //TX_SENDFUNC_REG_MICMUTE1 +899 0x0320 //TX_MICMUTE_RATIO_THR +900 0x00A0 //TX_MICMUTE_AMP_THR +901 0x0004 //TX_MICMUTE_HPF_IND +902 0x00C0 //TX_MICMUTE_LOG_EYR_TH +903 0x0012 //TX_MICMUTE_CVG_TIME +904 0x0008 //TX_MICMUTE_RELEASE_TIME +905 0x0E00 //TX_MIC_VOLUME_MIC0MUTE +906 0x0000 //TX_MICMUTE_EPD_OFFSET_0 +907 0x0028 //TX_MICMUTE_FRQ_AEC_L +908 0x7999 //TX_MICMUTE_EAD_THR +909 0x7FFF //TX_MICMUTE_LAMBDA_CB_NLE +910 0x3000 //TX_MICMUTE_LAMBDA_RE_EST +911 0x7F00 //TX_DTD_THR1_MICMUTE_0 +912 0x7900 //TX_DTD_THR1_MICMUTE_1 +913 0x7FFF //TX_DTD_THR1_MICMUTE_2 +914 0x7FFF //TX_DTD_THR1_MICMUTE_3 +915 0x2000 //TX_DTD_THR2_MICMUTE_0 +916 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_0 +917 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_1 +918 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_2 +919 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_3 +920 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_4 +921 0x7FFF //TX_MICMUTE_C_POST_FLT +922 0x03E8 //TX_MICMUTE_DT_CUT_K +923 0x0001 //TX_MICMUTE_DT_CUT_THR +924 0x03E8 //TX_MICMUTE_DT_CUT_K2 +925 0x0001 //TX_MICMUTE_DT_CUT_THR2 +926 0x0064 //TX_MICMUTE_DT2_HOLD_N +927 0x1000 //TX_MICMUTE_RATIODTH_THCUT +928 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOL +929 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOH +930 0x0400 //TX_MICMUTE_C_POST_FLT_MASK +931 0x7999 //TX_MICMUTE_RATIODTL_CUT_TH +932 0x3E80 //TX_MICMUTE_DT_CUT_K1 +933 0x0800 //TX_MICMUTE_N2_SN_EST +934 0xFC00 //TX_MICMUTE_THR_SN_EST_0 +935 0x001C //TX_MICMUTE_MIN_G_CTRL_0 +936 0x6000 //TX_MICMUTE_A_POST_FILT_S_0 +937 0x7000 //TX_MICMUTE_B_POST_FILT_0 +938 0x2710 //TX_MIC1RUB_AMP_THR +939 0x7FFF //TX_MIC1MUTE_RATIO_THR +940 0x0001 //TX_MIC1MUTE_AMP_THR +941 0x0008 //TX_MIC1MUTE_CVG_TIME +942 0x0008 //TX_MIC1MUTE_RELEASE_TIME +943 0x05A0 //TX_AMS_RESRV_01 +944 0x3FFF //TX_AMS_RESRV_02 +945 0x7FFF //TX_AMS_RESRV_03 +946 0x0000 //TX_AMS_RESRV_04 +947 0x0000 //TX_AMS_RESRV_05 +948 0x0000 //TX_AMS_RESRV_06 +949 0x0000 //TX_AMS_RESRV_07 +950 0x0000 //TX_AMS_RESRV_08 +951 0x0000 //TX_AMS_RESRV_09 +952 0x0000 //TX_AMS_RESRV_10 +953 0x0000 //TX_AMS_RESRV_11 +954 0x0000 //TX_AMS_RESRV_12 +955 0x0000 //TX_AMS_RESRV_13 +956 0x0000 //TX_AMS_RESRV_14 +957 0x0000 //TX_AMS_RESRV_15 +958 0x0000 //TX_AMS_RESRV_16 +959 0x0000 //TX_AMS_RESRV_17 +960 0x0000 //TX_AMS_RESRV_18 +961 0x0000 //TX_AMS_RESRV_19 +#RX +0 0x000C //RX_RECVFUNC_MODE_0 +1 0x0000 //RX_RECVFUNC_MODE_1 +2 0x0000 //RX_SAMPLINGFREQ_SIG +3 0x0000 //RX_SAMPLINGFREQ_PROC +4 0x000A //RX_FRAME_SZ +5 0x0000 //RX_DELAY_OPT +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +10 0x0800 //RX_PGA +11 0x7FFF //RX_A_HP +12 0x4000 //RX_B_PE +13 0x7800 //RX_THR_PITCH_DET_0 +14 0x7000 //RX_THR_PITCH_DET_1 +15 0x6000 //RX_THR_PITCH_DET_2 +16 0x0008 //RX_PITCH_BFR_LEN +17 0x0003 //RX_SBD_PITCH_DET +18 0x0100 //RX_PP_RESRV_0 +19 0x0020 //RX_PP_RESRV_1 +20 0x0400 //RX_N_SN_EST +21 0x000C //RX_N2_SN_EST +22 0x0014 //RX_NS_LVL_CTRL +23 0xF800 //RX_THR_SN_EST +24 0x7E00 //RX_LAMBDA_PFILT +25 0x000A //RX_FENS_RESRV_0 +26 0x0190 //RX_FENS_RESRV_1 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +30 0x0002 //RX_EXTRA_NS_L +31 0x0800 //RX_EXTRA_NS_A +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +35 0x199A //RX_A_POST_FLT +36 0x0000 //RX_LMT_THRD +37 0x4000 //RX_LMT_ALPHA +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4A4C //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5A5C //RX_FDEQ_GAIN_7 +47 0x5C5C //RX_FDEQ_GAIN_8 +48 0x5C5C //RX_FDEQ_GAIN_9 +49 0x5C5C //RX_FDEQ_GAIN_10 +50 0x5C48 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0303 //RX_FDEQ_BIN_3 +67 0x0303 //RX_FDEQ_BIN_4 +68 0x0303 //RX_FDEQ_BIN_5 +69 0x0303 //RX_FDEQ_BIN_6 +70 0x0303 //RX_FDEQ_BIN_7 +71 0x0A0A //RX_FDEQ_BIN_8 +72 0x0A0E //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +111 0x0002 //RX_FILTINDX +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0360 //RX_TDDRC_DRC_GAIN +125 0x7C00 //RX_LAMBDA_PKA_FP +126 0x2000 //RX_TPKA_FP +127 0x2000 //RX_MIN_G_FP +128 0x0080 //RX_MAX_G_FP +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +131 0x0000 //RX_MAXLEVEL_CNG +132 0x3000 //RX_BWE_UV_TH +133 0x3000 //RX_BWE_UV_TH2 +134 0x1800 //RX_BWE_UV_TH3 +135 0x1000 //RX_BWE_V_TH +136 0x04CD //RX_BWE_GAIN1_V_TH1 +137 0x0F33 //RX_BWE_GAIN1_V_TH2 +138 0x7333 //RX_BWE_UV_EQ +139 0x199A //RX_BWE_V_EQ +140 0x7333 //RX_BWE_TONE_TH +141 0x0004 //RX_BWE_UV_HOLD_T +142 0x6CCD //RX_BWE_GAIN2_ALPHA +143 0x799A //RX_BWE_GAIN3_ALPHA +144 0x001E //RX_BWE_CUTOFF +145 0x3000 //RX_BWE_GAINFILL +146 0x3200 //RX_BWE_MAXTH_TONE +147 0x2000 //RX_BWE_EQ_0 +148 0x2000 //RX_BWE_EQ_1 +149 0x2000 //RX_BWE_EQ_2 +150 0x2000 //RX_BWE_EQ_3 +151 0x2000 //RX_BWE_EQ_4 +152 0x2000 //RX_BWE_EQ_5 +153 0x2000 //RX_BWE_EQ_6 +154 0x0000 //RX_BWE_RESRV_0 +155 0x0000 //RX_BWE_RESRV_1 +156 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0360 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4A4C //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5A5C //RX_FDEQ_GAIN_7 +47 0x5C5C //RX_FDEQ_GAIN_8 +48 0x5C5C //RX_FDEQ_GAIN_9 +49 0x5C5C //RX_FDEQ_GAIN_10 +50 0x5C48 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0303 //RX_FDEQ_BIN_3 +67 0x0303 //RX_FDEQ_BIN_4 +68 0x0303 //RX_FDEQ_BIN_5 +69 0x0303 //RX_FDEQ_BIN_6 +70 0x0303 //RX_FDEQ_BIN_7 +71 0x0A0A //RX_FDEQ_BIN_8 +72 0x0A0E //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0360 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4A4C //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5A5C //RX_FDEQ_GAIN_7 +47 0x5C5C //RX_FDEQ_GAIN_8 +48 0x5C5C //RX_FDEQ_GAIN_9 +49 0x5C5C //RX_FDEQ_GAIN_10 +50 0x5C48 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0303 //RX_FDEQ_BIN_3 +67 0x0303 //RX_FDEQ_BIN_4 +68 0x0303 //RX_FDEQ_BIN_5 +69 0x0303 //RX_FDEQ_BIN_6 +70 0x0303 //RX_FDEQ_BIN_7 +71 0x0A0A //RX_FDEQ_BIN_8 +72 0x0A0E //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0360 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4A4C //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5A5C //RX_FDEQ_GAIN_7 +47 0x5C5C //RX_FDEQ_GAIN_8 +48 0x5C5C //RX_FDEQ_GAIN_9 +49 0x5C5C //RX_FDEQ_GAIN_10 +50 0x5C48 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0303 //RX_FDEQ_BIN_3 +67 0x0303 //RX_FDEQ_BIN_4 +68 0x0303 //RX_FDEQ_BIN_5 +69 0x0303 //RX_FDEQ_BIN_6 +70 0x0303 //RX_FDEQ_BIN_7 +71 0x0A0A //RX_FDEQ_BIN_8 +72 0x0A0E //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0360 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4A4C //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5A5C //RX_FDEQ_GAIN_7 +47 0x5C5C //RX_FDEQ_GAIN_8 +48 0x5C5C //RX_FDEQ_GAIN_9 +49 0x5C5C //RX_FDEQ_GAIN_10 +50 0x5C48 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0303 //RX_FDEQ_BIN_3 +67 0x0303 //RX_FDEQ_BIN_4 +68 0x0303 //RX_FDEQ_BIN_5 +69 0x0303 //RX_FDEQ_BIN_6 +70 0x0303 //RX_FDEQ_BIN_7 +71 0x0A0A //RX_FDEQ_BIN_8 +72 0x0A0E //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0360 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4A4C //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5A5C //RX_FDEQ_GAIN_7 +47 0x5C5C //RX_FDEQ_GAIN_8 +48 0x5C5C //RX_FDEQ_GAIN_9 +49 0x5C5C //RX_FDEQ_GAIN_10 +50 0x5C48 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0303 //RX_FDEQ_BIN_3 +67 0x0303 //RX_FDEQ_BIN_4 +68 0x0303 //RX_FDEQ_BIN_5 +69 0x0303 //RX_FDEQ_BIN_6 +70 0x0303 //RX_FDEQ_BIN_7 +71 0x0A0A //RX_FDEQ_BIN_8 +72 0x0A0E //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0360 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4A4C //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5A5C //RX_FDEQ_GAIN_7 +47 0x5C5C //RX_FDEQ_GAIN_8 +48 0x5C5C //RX_FDEQ_GAIN_9 +49 0x5C5C //RX_FDEQ_GAIN_10 +50 0x5C48 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0303 //RX_FDEQ_BIN_3 +67 0x0303 //RX_FDEQ_BIN_4 +68 0x0303 //RX_FDEQ_BIN_5 +69 0x0303 //RX_FDEQ_BIN_6 +70 0x0303 //RX_FDEQ_BIN_7 +71 0x0A0A //RX_FDEQ_BIN_8 +72 0x0A0E //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0360 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4A4C //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5A5C //RX_FDEQ_GAIN_7 +47 0x5C5C //RX_FDEQ_GAIN_8 +48 0x5C5C //RX_FDEQ_GAIN_9 +49 0x5C5C //RX_FDEQ_GAIN_10 +50 0x5C48 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0303 //RX_FDEQ_BIN_3 +67 0x0303 //RX_FDEQ_BIN_4 +68 0x0303 //RX_FDEQ_BIN_5 +69 0x0303 //RX_FDEQ_BIN_6 +70 0x0303 //RX_FDEQ_BIN_7 +71 0x0A0A //RX_FDEQ_BIN_8 +72 0x0A0E //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#RX 2 +157 0x000C //RX_RECVFUNC_MODE_0 +158 0x0000 //RX_RECVFUNC_MODE_1 +159 0x0000 //RX_SAMPLINGFREQ_SIG +160 0x0000 //RX_SAMPLINGFREQ_PROC +161 0x000A //RX_FRAME_SZ +162 0x0000 //RX_DELAY_OPT +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +167 0x0800 //RX_PGA +168 0x7FFF //RX_A_HP +169 0x4000 //RX_B_PE +170 0x7800 //RX_THR_PITCH_DET_0 +171 0x7000 //RX_THR_PITCH_DET_1 +172 0x6000 //RX_THR_PITCH_DET_2 +173 0x0008 //RX_PITCH_BFR_LEN +174 0x0003 //RX_SBD_PITCH_DET +175 0x0100 //RX_PP_RESRV_0 +176 0x0020 //RX_PP_RESRV_1 +177 0x0400 //RX_N_SN_EST +178 0x000C //RX_N2_SN_EST +179 0x0014 //RX_NS_LVL_CTRL +180 0xF800 //RX_THR_SN_EST +181 0x7E00 //RX_LAMBDA_PFILT +182 0x000A //RX_FENS_RESRV_0 +183 0x0190 //RX_FENS_RESRV_1 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +187 0x0002 //RX_EXTRA_NS_L +188 0x0800 //RX_EXTRA_NS_A +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +192 0x199A //RX_A_POST_FLT +193 0x0000 //RX_LMT_THRD +194 0x4000 //RX_LMT_ALPHA +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4A4C //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5A5C //RX_FDEQ_GAIN_7 +204 0x5C5C //RX_FDEQ_GAIN_8 +205 0x5C5C //RX_FDEQ_GAIN_9 +206 0x5C5C //RX_FDEQ_GAIN_10 +207 0x5C48 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0303 //RX_FDEQ_BIN_3 +224 0x0303 //RX_FDEQ_BIN_4 +225 0x0303 //RX_FDEQ_BIN_5 +226 0x0303 //RX_FDEQ_BIN_6 +227 0x0303 //RX_FDEQ_BIN_7 +228 0x0A0A //RX_FDEQ_BIN_8 +229 0x0A0E //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +268 0x0002 //RX_FILTINDX +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0360 //RX_TDDRC_DRC_GAIN +282 0x7C00 //RX_LAMBDA_PKA_FP +283 0x2000 //RX_TPKA_FP +284 0x2000 //RX_MIN_G_FP +285 0x0080 //RX_MAX_G_FP +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +288 0x0000 //RX_MAXLEVEL_CNG +289 0x3000 //RX_BWE_UV_TH +290 0x3000 //RX_BWE_UV_TH2 +291 0x1800 //RX_BWE_UV_TH3 +292 0x1000 //RX_BWE_V_TH +293 0x04CD //RX_BWE_GAIN1_V_TH1 +294 0x0F33 //RX_BWE_GAIN1_V_TH2 +295 0x7333 //RX_BWE_UV_EQ +296 0x199A //RX_BWE_V_EQ +297 0x7333 //RX_BWE_TONE_TH +298 0x0004 //RX_BWE_UV_HOLD_T +299 0x6CCD //RX_BWE_GAIN2_ALPHA +300 0x799A //RX_BWE_GAIN3_ALPHA +301 0x001E //RX_BWE_CUTOFF +302 0x3000 //RX_BWE_GAINFILL +303 0x3200 //RX_BWE_MAXTH_TONE +304 0x2000 //RX_BWE_EQ_0 +305 0x2000 //RX_BWE_EQ_1 +306 0x2000 //RX_BWE_EQ_2 +307 0x2000 //RX_BWE_EQ_3 +308 0x2000 //RX_BWE_EQ_4 +309 0x2000 //RX_BWE_EQ_5 +310 0x2000 //RX_BWE_EQ_6 +311 0x0000 //RX_BWE_RESRV_0 +312 0x0000 //RX_BWE_RESRV_1 +313 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0360 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4A4C //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5A5C //RX_FDEQ_GAIN_7 +204 0x5C5C //RX_FDEQ_GAIN_8 +205 0x5C5C //RX_FDEQ_GAIN_9 +206 0x5C5C //RX_FDEQ_GAIN_10 +207 0x5C48 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0303 //RX_FDEQ_BIN_3 +224 0x0303 //RX_FDEQ_BIN_4 +225 0x0303 //RX_FDEQ_BIN_5 +226 0x0303 //RX_FDEQ_BIN_6 +227 0x0303 //RX_FDEQ_BIN_7 +228 0x0A0A //RX_FDEQ_BIN_8 +229 0x0A0E //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0360 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4A4C //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5A5C //RX_FDEQ_GAIN_7 +204 0x5C5C //RX_FDEQ_GAIN_8 +205 0x5C5C //RX_FDEQ_GAIN_9 +206 0x5C5C //RX_FDEQ_GAIN_10 +207 0x5C48 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0303 //RX_FDEQ_BIN_3 +224 0x0303 //RX_FDEQ_BIN_4 +225 0x0303 //RX_FDEQ_BIN_5 +226 0x0303 //RX_FDEQ_BIN_6 +227 0x0303 //RX_FDEQ_BIN_7 +228 0x0A0A //RX_FDEQ_BIN_8 +229 0x0A0E //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0360 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4A4C //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5A5C //RX_FDEQ_GAIN_7 +204 0x5C5C //RX_FDEQ_GAIN_8 +205 0x5C5C //RX_FDEQ_GAIN_9 +206 0x5C5C //RX_FDEQ_GAIN_10 +207 0x5C48 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0303 //RX_FDEQ_BIN_3 +224 0x0303 //RX_FDEQ_BIN_4 +225 0x0303 //RX_FDEQ_BIN_5 +226 0x0303 //RX_FDEQ_BIN_6 +227 0x0303 //RX_FDEQ_BIN_7 +228 0x0A0A //RX_FDEQ_BIN_8 +229 0x0A0E //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0360 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4A4C //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5A5C //RX_FDEQ_GAIN_7 +204 0x5C5C //RX_FDEQ_GAIN_8 +205 0x5C5C //RX_FDEQ_GAIN_9 +206 0x5C5C //RX_FDEQ_GAIN_10 +207 0x5C48 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0303 //RX_FDEQ_BIN_3 +224 0x0303 //RX_FDEQ_BIN_4 +225 0x0303 //RX_FDEQ_BIN_5 +226 0x0303 //RX_FDEQ_BIN_6 +227 0x0303 //RX_FDEQ_BIN_7 +228 0x0A0A //RX_FDEQ_BIN_8 +229 0x0A0E //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0360 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4A4C //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5A5C //RX_FDEQ_GAIN_7 +204 0x5C5C //RX_FDEQ_GAIN_8 +205 0x5C5C //RX_FDEQ_GAIN_9 +206 0x5C5C //RX_FDEQ_GAIN_10 +207 0x5C48 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0303 //RX_FDEQ_BIN_3 +224 0x0303 //RX_FDEQ_BIN_4 +225 0x0303 //RX_FDEQ_BIN_5 +226 0x0303 //RX_FDEQ_BIN_6 +227 0x0303 //RX_FDEQ_BIN_7 +228 0x0A0A //RX_FDEQ_BIN_8 +229 0x0A0E //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0360 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4A4C //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5A5C //RX_FDEQ_GAIN_7 +204 0x5C5C //RX_FDEQ_GAIN_8 +205 0x5C5C //RX_FDEQ_GAIN_9 +206 0x5C5C //RX_FDEQ_GAIN_10 +207 0x5C48 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0303 //RX_FDEQ_BIN_3 +224 0x0303 //RX_FDEQ_BIN_4 +225 0x0303 //RX_FDEQ_BIN_5 +226 0x0303 //RX_FDEQ_BIN_6 +227 0x0303 //RX_FDEQ_BIN_7 +228 0x0A0A //RX_FDEQ_BIN_8 +229 0x0A0E //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0360 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4A4C //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5A5C //RX_FDEQ_GAIN_7 +204 0x5C5C //RX_FDEQ_GAIN_8 +205 0x5C5C //RX_FDEQ_GAIN_9 +206 0x5C5C //RX_FDEQ_GAIN_10 +207 0x5C48 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0303 //RX_FDEQ_BIN_3 +224 0x0303 //RX_FDEQ_BIN_4 +225 0x0303 //RX_FDEQ_BIN_5 +226 0x0303 //RX_FDEQ_BIN_6 +227 0x0303 //RX_FDEQ_BIN_7 +228 0x0A0A //RX_FDEQ_BIN_8 +229 0x0A0E //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 + +#CASE_NAME HANDSET-HANDSET_HAC-VOICE_GENERIC-WB +#PARAM_MODE FULL +#PARAM_TYPE TX+2RX +#TOTAL_CUSTOM_STEP 7+7 +#TX +0 0x0000 //TX_OPERATION_MODE_0 +1 0x0000 //TX_OPERATION_MODE_1 +2 0x0036 //TX_PATCH_REG +3 0x2F7F //TX_SENDFUNC_MODE_0 +4 0x0000 //TX_SENDFUNC_MODE_1 +5 0x0002 //TX_NUM_MIC +6 0x0001 //TX_SAMPLINGFREQ_SIG +7 0x0001 //TX_SAMPLINGFREQ_PROC +8 0x000A //TX_FRAME_SZ_SIG +9 0x000A //TX_FRAME_SZ +10 0x0000 //TX_DELAY_OPT +11 0x0028 //TX_MAX_TAIL_LENGTH +12 0x0001 //TX_NUM_LOUTCHN +13 0x0001 //TX_MAXNUM_AECREF +14 0x0000 //TX_DBG_FUNC_REG +15 0x0000 //TX_DBG_FUNC_REG1 +16 0x0000 //TX_SYS_RESRV_0 +17 0x0000 //TX_SYS_RESRV_1 +18 0x0000 //TX_SYS_RESRV_2 +19 0x0000 //TX_SYS_RESRV_3 +20 0x0000 //TX_DIST2REF0 +21 0x00A3 //TX_DIST2REF1 +22 0x0000 //TX_DIST2REF_02 +23 0x0000 //TX_DIST2REF_03 +24 0x0000 //TX_DIST2REF_04 +25 0x0000 //TX_DIST2REF_05 +26 0x0000 //TX_MMIC +27 0x1000 //TX_PGA_0 +28 0x1000 //TX_PGA_1 +29 0x1000 //TX_PGA_2 +30 0x0000 //TX_PGA_3 +31 0x0000 //TX_PGA_4 +32 0x0000 //TX_PGA_5 +33 0x0000 //TX_MIC_PAIRS +34 0x0000 //TX_MIC_PAIRS_HS +35 0x0002 //TX_MICS_FOR_BF +36 0x0000 //TX_MIC_PAIRS_FORL1 +37 0x0002 //TX_MICS_OF_PAIR0 +38 0x0002 //TX_MICS_OF_PAIR1 +39 0x0002 //TX_MICS_OF_PAIR2 +40 0x0002 //TX_MICS_OF_PAIR3 +41 0x0000 //TX_MIC_DATA_SRC0 +42 0x0002 //TX_MIC_DATA_SRC1 +43 0x0001 //TX_MIC_DATA_SRC2 +44 0x0000 //TX_MIC_DATA_SRC3 +45 0x0000 //TX_MIC_PAIR_CH_04 +46 0x0000 //TX_MIC_PAIR_CH_05 +47 0x0000 //TX_MIC_PAIR_CH_10 +48 0x0000 //TX_MIC_PAIR_CH_11 +49 0x0000 //TX_MIC_PAIR_CH_12 +50 0x0000 //TX_MIC_PAIR_CH_13 +51 0x0000 //TX_MIC_PAIR_CH_14 +52 0x05DC //TX_HD_BIN_MASK +53 0x0010 //TX_HD_SUBAND_MASK +54 0x19A1 //TX_HD_FRAME_AVG_MASK +55 0x0320 //TX_HD_MIN_FRQ +56 0x1000 //TX_HD_ALPHA_PSD +57 0x1100 //TX_T_PHPR1 +58 0x0000 //TX_T_PHPR2 +59 0x0000 //TX_T_PTPR +60 0x0000 //TX_T_PNPR +61 0x0000 //TX_T_PAPR1 +62 0xEE6C //TX_T_PSDVAT +63 0x0800 //TX_CNT +64 0x4000 //TX_ANTI_HOWL_GAIN +65 0x0001 //TX_MICFORBFMARK_0 +66 0x0001 //TX_MICFORBFMARK_1 +67 0x0001 //TX_MICFORBFMARK_2 +68 0x0001 //TX_MICFORBFMARK_3 +69 0x0001 //TX_MICFORBFMARK_4 +70 0x0001 //TX_MICFORBFMARK_5 +71 0x0000 //TX_DIST2REF_10 +72 0x3A66 //TX_DIST2REF_11 +73 0x0000 //TX_DIST2REF2 +74 0x0000 //TX_DIST2REF_13 +75 0x0000 //TX_DIST2REF_14 +76 0x0000 //TX_DIST2REF_15 +77 0x0000 //TX_DIST2REF_20 +78 0x0000 //TX_DIST2REF_21 +79 0x0000 //TX_DIST2REF_22 +80 0x0000 //TX_DIST2REF_23 +81 0x0000 //TX_DIST2REF_24 +82 0x0000 //TX_DIST2REF_25 +83 0x0000 //TX_DIST2REF_30 +84 0x0000 //TX_DIST2REF_31 +85 0x0000 //TX_DIST2REF_32 +86 0x0000 //TX_DIST2REF_33 +87 0x0000 //TX_DIST2REF_34 +88 0x0000 //TX_DIST2REF_35 +89 0x0000 //TX_MIC_LOC_00 +90 0x0000 //TX_MIC_LOC_01 +91 0x0000 //TX_MIC_LOC_02 +92 0x0000 //TX_MIC_LOC_03 +93 0x0000 //TX_MIC_LOC_04 +94 0x0000 //TX_MIC_LOC_05 +95 0x0000 //TX_MIC_LOC_10 +96 0x0000 //TX_MIC_LOC_11 +97 0x0000 //TX_MIC_LOC_12 +98 0x0000 //TX_MIC_LOC_13 +99 0x0000 //TX_MIC_LOC_14 +100 0x0000 //TX_MIC_LOC_15 +101 0x0000 //TX_MIC_LOC_20 +102 0x0000 //TX_MIC_LOC_21 +103 0x0000 //TX_MIC_LOC_22 +104 0x0000 //TX_MIC_LOC_23 +105 0x0000 //TX_MIC_LOC_24 +106 0x0000 //TX_MIC_LOC_25 +107 0x0800 //TX_MIC_REFBLK_VOLUME +108 0x0AAC //TX_MIC_BLOCK_VOLUME +109 0x0000 //TX_INVERSE_MASK +110 0x0000 //TX_ADCS_MASK +111 0x04D0 //TX_ADCS_GAIN +112 0x4000 //TX_NFC_GAINFAC +113 0x0000 //TX_MAINMIC_BLKFACTOR +114 0x0000 //TX_REFMIC_BLKFACTOR +115 0x0000 //TX_BLMIC_BLKFACTOR +116 0x0000 //TX_BRMIC_BLKFACTOR +117 0x0031 //TX_MICBLK_START_BIN +118 0x0060 //TX_MICBLK_END_BIN +119 0x0015 //TX_MICBLK_FE_HOLD +120 0xFFF2 //TX_MICBLK_MR_EXP_TH +121 0xFFF2 //TX_MICBLK_LR_EXP_TH +122 0x0000 //TX_FENE_HOLD +123 0x4000 //TX_FE_ENER_TH_MTS +124 0x0004 //TX_FE_ENER_TH_EXP +125 0x6000 //TX_C_POST_FLT_MIC_MAINBLK +126 0x6000 //TX_C_POST_FLT_MIC_REFBLK +127 0x0010 //TX_MIC_BLOCK_N +128 0x7B02 //TX_A_HP +129 0x4000 //TX_B_PE +130 0x1800 //TX_THR_PITCH_DET_0 +131 0x1000 //TX_THR_PITCH_DET_1 +132 0x0800 //TX_THR_PITCH_DET_2 +133 0x0008 //TX_PITCH_BFR_LEN +134 0x0003 //TX_SBD_PITCH_DET +135 0x0050 //TX_TD_AEC_L +136 0x4000 //TX_MU0_UNP_TD_AEC +137 0x1000 //TX_MU0_PTD_TD_AEC +138 0x0000 //TX_PP_RESRV_0 +139 0x2A94 //TX_PP_RESRV_1 +140 0x55F0 //TX_PP_RESRV_2 +141 0x0000 //TX_PP_RESRV_3 +142 0x0000 //TX_PP_RESRV_4 +143 0x0000 //TX_PP_RESRV_5 +144 0x0000 //TX_PP_RESRV_6 +145 0x0000 //TX_PP_RESRV_7 +146 0x0028 //TX_TAIL_LENGTH +147 0x0800 //TX_AEC_REF_GAIN_0 +148 0x0800 //TX_AEC_REF_GAIN_1 +149 0x0800 //TX_AEC_REF_GAIN_2 +150 0x6000 //TX_EAD_THR +151 0x2000 //TX_THR_RE_EST +152 0x0100 //TX_MIN_EQ_RE_EST_0 +153 0x0100 //TX_MIN_EQ_RE_EST_1 +154 0x0100 //TX_MIN_EQ_RE_EST_2 +155 0x0200 //TX_MIN_EQ_RE_EST_3 +156 0x0200 //TX_MIN_EQ_RE_EST_4 +157 0x0200 //TX_MIN_EQ_RE_EST_5 +158 0x0200 //TX_MIN_EQ_RE_EST_6 +159 0x0200 //TX_MIN_EQ_RE_EST_7 +160 0x1000 //TX_MIN_EQ_RE_EST_8 +161 0x1000 //TX_MIN_EQ_RE_EST_9 +162 0x1000 //TX_MIN_EQ_RE_EST_10 +163 0x0400 //TX_MIN_EQ_RE_EST_11 +164 0x1000 //TX_MIN_EQ_RE_EST_12 +165 0x3000 //TX_LAMBDA_RE_EST +166 0x1000 //TX_LAMBDA_CB_NLE +167 0x0400 //TX_C_POST_FLT +168 0x4000 //TX_GAIN_NP +169 0x003C //TX_SE_HOLD_N +170 0x0046 //TX_DT_HOLD_N +171 0x03E8 //TX_DT2_HOLD_N +172 0x6666 //TX_AEC_RESRV_0 +173 0x0000 //TX_AEC_RESRV_1 +174 0x0014 //TX_AEC_RESRV_2 +175 0x0000 //TX_MIC_DELAY_LENGTH +176 0x0000 //TX_REF_DELAY_LENGTH +177 0x0000 //TX_ADD_LINEIN_GAINL +178 0x0000 //TX_ADD_LINEIN_GAINH +179 0x0000 //TX_MIN_EQ_RE_EST_14 +180 0x0000 //TX_DTD_THR1_8 +181 0x7FFF //TX_DTD_THR2_8 +182 0x0000 //TX_DTD_MIC_BLK2 +183 0x0008 //TX_FRQ_LIN_LEN +184 0x7FFF //TX_FRQ_AEC_LEN_RHO +185 0x6000 //TX_MU0_UNP_FRQ_AEC +186 0x4000 //TX_MU0_PTD_FRQ_AEC +187 0x000A //TX_MINENOISETH +188 0x0800 //TX_MU0_RE_EST +189 0x0001 //TX_AEC_NUM_CH +190 0x0000 //TX_BIGECHOATTENUATION_MAX +191 0x2000 //TX_A_POST_FLT_MICBLK +192 0x0000 //TX_BLKENERTH +193 0x0000 //TX_BLKENERHIGHTH +194 0x0000 //TX_NORMENERTH +195 0x0000 //TX_NORMENERHIGHTH +196 0x0000 //TX_NORMENERHIGHTHL +197 0x7000 //TX_DTD_THR1_0 +198 0x7000 //TX_DTD_THR1_1 +199 0x7000 //TX_DTD_THR1_2 +200 0x7F00 //TX_DTD_THR1_3 +201 0x7F00 //TX_DTD_THR1_4 +202 0x7F00 //TX_DTD_THR1_5 +203 0x7F00 //TX_DTD_THR1_6 +204 0x2000 //TX_DTD_THR2_0 +205 0x2000 //TX_DTD_THR2_1 +206 0x2000 //TX_DTD_THR2_2 +207 0x1000 //TX_DTD_THR2_3 +208 0x1000 //TX_DTD_THR2_4 +209 0x1000 //TX_DTD_THR2_5 +210 0x1000 //TX_DTD_THR2_6 +211 0x7FFF //TX_DTD_THR3 +212 0x0000 //TX_SPK_CUT_K +213 0x1B58 //TX_DT_CUT_K +214 0x0100 //TX_DT_CUT_THR +215 0x04EB //TX_COMFORT_G +216 0x01F4 //TX_POWER_YOUT_TH +217 0x4000 //TX_FDPFGAINECHO +218 0x0000 //TX_DTD_HD_THR +219 0x0000 //TX_SPK_CUT_K_S +220 0x0000 //TX_DTD_MIC_BLK +221 0x0400 //TX_ADPT_STRICT_L +222 0x0200 //TX_ADPT_STRICT_H +223 0x0000 //TX_RATIO_DT_L_TH_LOW +224 0x0000 //TX_RATIO_DT_H_TH_LOW +225 0x0000 //TX_RATIO_DT_L_TH_HIGH +226 0x0000 //TX_RATIO_DT_H_TH_HIGH +227 0x0000 //TX_RATIO_DT_L0_TH +228 0x2000 //TX_B_POST_FILT_ECHO_L +229 0x2000 //TX_B_POST_FILT_ECHO_H +230 0x0200 //TX_MIN_G_CTRL_ECHO +231 0x7FFF //TX_B_LESSCUT_RTO_ECHO +232 0x0000 //TX_EPD_OFFSET_00 +233 0x0000 //TX_EPD_OFFST_01 +234 0x0000 //TX_RATIO_DT_L0_TH_HIGH +235 0x3A98 //TX_RATIO_DT_H_TH_CUT +236 0x7FFF //TX_MIN_EQ_RE_EST_13 +237 0x0000 //TX_DTD_THR1_7 +238 0x0000 //TX_DTD_THR2_7 +239 0x0800 //TX_DT_RESRV_7 +240 0x0800 //TX_DT_RESRV_8 +241 0x0000 //TX_DT_RESRV_9 +242 0xF600 //TX_THR_SN_EST_0 +243 0xFA00 //TX_THR_SN_EST_1 +244 0xFB00 //TX_THR_SN_EST_2 +245 0xF800 //TX_THR_SN_EST_3 +246 0xFA00 //TX_THR_SN_EST_4 +247 0xF800 //TX_THR_SN_EST_5 +248 0xF800 //TX_THR_SN_EST_6 +249 0xF700 //TX_THR_SN_EST_7 +250 0x0000 //TX_DELTA_THR_SN_EST_0 +251 0x01A0 //TX_DELTA_THR_SN_EST_1 +252 0x0200 //TX_DELTA_THR_SN_EST_2 +253 0x0200 //TX_DELTA_THR_SN_EST_3 +254 0x0100 //TX_DELTA_THR_SN_EST_4 +255 0x0200 //TX_DELTA_THR_SN_EST_5 +256 0x0100 //TX_DELTA_THR_SN_EST_6 +257 0x0200 //TX_DELTA_THR_SN_EST_7 +258 0x4000 //TX_LAMBDA_NN_EST_0 +259 0x5000 //TX_LAMBDA_NN_EST_1 +260 0x4000 //TX_LAMBDA_NN_EST_2 +261 0x4000 //TX_LAMBDA_NN_EST_3 +262 0x4000 //TX_LAMBDA_NN_EST_4 +263 0x4000 //TX_LAMBDA_NN_EST_5 +264 0x4000 //TX_LAMBDA_NN_EST_6 +265 0x4000 //TX_LAMBDA_NN_EST_7 +266 0x0400 //TX_N_SN_EST +267 0x001E //TX_INBEAM_T +268 0x0041 //TX_INBEAMHOLDT +269 0x2000 //TX_G_STRICT +270 0x0000 //TX_EQ_THR_BF +271 0x799A //TX_LAMBDA_EQ_BF +272 0x1000 //TX_NE_RTO_TH +273 0x1000 //TX_NE_RTO_TH_L +274 0x2000 //TX_MAINREFRTOH_TH_H +275 0x1400 //TX_MAINREFRTOH_TH_L +276 0x2000 //TX_MAINREFRTO_TH_H +277 0x1400 //TX_MAINREFRTO_TH_L +278 0x0000 //TX_MAINREFRTO_TH_EQ +279 0x1000 //TX_B_POST_FLT_0 +280 0x4000 //TX_B_POST_FLT_1 +281 0x0018 //TX_NS_LVL_CTRL_0 +282 0x0019 //TX_NS_LVL_CTRL_1 +283 0x0018 //TX_NS_LVL_CTRL_2 +284 0x0019 //TX_NS_LVL_CTRL_3 +285 0x001A //TX_NS_LVL_CTRL_4 +286 0x001E //TX_NS_LVL_CTRL_5 +287 0x001C //TX_NS_LVL_CTRL_6 +288 0x001C //TX_NS_LVL_CTRL_7 +289 0x000E //TX_MIN_GAIN_S_0 +290 0x0012 //TX_MIN_GAIN_S_1 +291 0x0012 //TX_MIN_GAIN_S_2 +292 0x0012 //TX_MIN_GAIN_S_3 +293 0x0018 //TX_MIN_GAIN_S_4 +294 0x0018 //TX_MIN_GAIN_S_5 +295 0x0018 //TX_MIN_GAIN_S_6 +296 0x0018 //TX_MIN_GAIN_S_7 +297 0x5000 //TX_NMOS_SUP +298 0x0000 //TX_NS_MAX_PRI_SNR_TH +299 0x0000 //TX_NMOS_SUP_MENSA +300 0x7FFF //TX_SNRI_SUP_0 +301 0x5000 //TX_SNRI_SUP_1 +302 0x4000 //TX_SNRI_SUP_2 +303 0x4000 //TX_SNRI_SUP_3 +304 0x4000 //TX_SNRI_SUP_4 +305 0x4000 //TX_SNRI_SUP_5 +306 0x4000 //TX_SNRI_SUP_6 +307 0x4000 //TX_SNRI_SUP_7 +308 0x4000 //TX_THR_LFNS +309 0x0018 //TX_G_LFNS +310 0x09C4 //TX_GAIN0_NTH +311 0x000A //TX_MUSIC_MORENS +312 0x7FFF //TX_A_POST_FILT_0 +313 0x2000 //TX_A_POST_FILT_1 +314 0x7000 //TX_A_POST_FILT_S_0 +315 0x3000 //TX_A_POST_FILT_S_1 +316 0x3000 //TX_A_POST_FILT_S_2 +317 0x2000 //TX_A_POST_FILT_S_3 +318 0x7000 //TX_A_POST_FILT_S_4 +319 0x7000 //TX_A_POST_FILT_S_5 +320 0x7000 //TX_A_POST_FILT_S_6 +321 0x7000 //TX_A_POST_FILT_S_7 +322 0x1000 //TX_B_POST_FILT_0 +323 0x4000 //TX_B_POST_FILT_1 +324 0x4000 //TX_B_POST_FILT_2 +325 0x4000 //TX_B_POST_FILT_3 +326 0x4000 //TX_B_POST_FILT_4 +327 0x4000 //TX_B_POST_FILT_5 +328 0x5000 //TX_B_POST_FILT_6 +329 0x4000 //TX_B_POST_FILT_7 +330 0x4000 //TX_B_LESSCUT_RTO_S_0 +331 0x6000 //TX_B_LESSCUT_RTO_S_1 +332 0x6000 //TX_B_LESSCUT_RTO_S_2 +333 0x6000 //TX_B_LESSCUT_RTO_S_3 +334 0x7FFF //TX_B_LESSCUT_RTO_S_4 +335 0x6000 //TX_B_LESSCUT_RTO_S_5 +336 0x6000 //TX_B_LESSCUT_RTO_S_6 +337 0x7FFF //TX_B_LESSCUT_RTO_S_7 +338 0x7C29 //TX_LAMBDA_PFILT +339 0x7C29 //TX_LAMBDA_PFILT_S_0 +340 0x7C29 //TX_LAMBDA_PFILT_S_1 +341 0x7C29 //TX_LAMBDA_PFILT_S_2 +342 0x7C29 //TX_LAMBDA_PFILT_S_3 +343 0x7C29 //TX_LAMBDA_PFILT_S_4 +344 0x7C29 //TX_LAMBDA_PFILT_S_5 +345 0x7C29 //TX_LAMBDA_PFILT_S_6 +346 0x7C29 //TX_LAMBDA_PFILT_S_7 +347 0x0200 //TX_K_PEPPER +348 0x0600 //TX_A_PEPPER +349 0x1D4C //TX_K_PEPPER_HF +350 0x0400 //TX_A_PEPPER_HF +351 0x0001 //TX_HMNC_BST_FLG +352 0x4000 //TX_HMNC_BST_THR +353 0x0800 //TX_DT_BINVAD_TH_0 +354 0x0800 //TX_DT_BINVAD_TH_1 +355 0x0800 //TX_DT_BINVAD_TH_2 +356 0x0800 //TX_DT_BINVAD_TH_3 +357 0x0000 //TX_DT_BINVAD_ENDF +358 0x1000 //TX_C_POST_FLT_DT +359 0x7FFF //TX_NS_B_POST_FLT_LESSCUT +360 0x0100 //TX_DT_BOOST +361 0x0000 //TX_BF_SGRAD_FLG +362 0x0005 //TX_BF_DVG_TH +363 0x001E //TX_SN_C_F +364 0x0000 //TX_K_APT +365 0x0001 //TX_NOISEDET +366 0x0190 //TX_NDETCT +367 0x000A //TX_NOISE_TH_0 +368 0x7FFF //TX_NOISE_TH_0_2 +369 0x7FFF //TX_NOISE_TH_0_3 +370 0x0139 //TX_NOISE_TH_1 +371 0x0479 //TX_NOISE_TH_2 +372 0x2328 //TX_NOISE_TH_3 +373 0x4422 //TX_NOISE_TH_4 +374 0x5586 //TX_NOISE_TH_5 +375 0x4425 //TX_NOISE_TH_5_2 +376 0x0032 //TX_NOISE_TH_5_3 +377 0x4E20 //TX_NOISE_TH_5_4 +378 0x21E8 //TX_NOISE_TH_6 +379 0x0014 //TX_MINENOISE_TH +380 0xD508 //TX_MORENS_TFMASK_TH +381 0x0001 //TX_DRC_QUIET_FLOOR +382 0x6D60 //TX_RATIODTL_CUT_TH +383 0x0DAC //TX_DT_CUT_K1 +384 0x00A5 //TX_OUT_ENER_S_TH_CLEAN +385 0x00A5 //TX_OUT_ENER_S_TH_LESSCLEAN +386 0x00A5 //TX_OUT_ENER_S_TH_NOISY +387 0x0029 //TX_OUT_ENER_TH_NOISE +388 0x00CE //TX_OUT_ENER_TH_SPEECH +389 0x2000 //TX_SN_NPB_GAIN +390 0x0000 //TX_NN_NPB_GAIN +391 0x3000 //TX_POST_MASK_SUP_HSNE +392 0x07D0 //TX_TAIL_DET_TH +393 0x4000 //TX_B_LESSCUT_RTO_WTA +394 0x0000 //TX_MEL_G_R +395 0x0080 //TX_SUPHIGH_TH +396 0x0500 //TX_MASK_G_R +397 0x0002 //TX_EXTRA_NS_L +398 0x1800 //TX_C_POST_FLT_MASK +399 0x7FFF //TX_A_POST_FLT_WNS +400 0x0148 //TX_MIN_G_LOW300HZ +401 0x0004 //TX_MAXLEVEL_CNG +402 0x00B4 //TX_STN_NOISE_TH +403 0x4000 //TX_POST_MASK_SUP +404 0x7FFF //TX_POST_MASK_ADJUST +405 0x00C8 //TX_NS_ENOISE_MIC0_TH +406 0x0014 //TX_MINENOISE_MIC0_TH +407 0x012C //TX_MINENOISE_MIC0_S_TH +408 0x4900 //TX_MIN_G_CTRL_SSNS +409 0x1000 //TX_METAL_RTO_THR +410 0x0FA0 //TX_NS_FP_K_METAL +411 0x3A98 //TX_NOISEDET_BOOST_TH +412 0x0FA0 //TX_NSMOOTH_TH +413 0x0000 //TX_NS_RESRV_8 +414 0x1800 //TX_RHO_UPB +415 0x2328 //TX_N_HOLD_HS +416 0x006E //TX_N_RHO_BFR0 +417 0x7FFF //TX_LAMBDA_ARSP_EST +418 0x0100 //TX_EXTRA_GAIN_MICBLOCK +419 0x0333 //TX_THR_STD_NSR +420 0x019A //TX_THR_STD_PLH +421 0x03E8 //TX_N_HOLD_STD +422 0x0066 //TX_THR_STD_RHO +423 0x2800 //TX_BF_RESET_THR_HS +424 0x0CCD //TX_SB_RTO_MEAN_TH +425 0x0300 //TX_SB_RHO_MEAN_TH_NTALK +426 0x1C00 //TX_SB_RTO_MEAN_TH_ABN +427 0x2EE0 //TX_SB_RTO_MEAN_TH_RUB +428 0x0000 //TX_WTA_EN_RTO_TH +429 0x1400 //TX_TOP_ENER_TH_F +430 0x0100 //TX_DESIRED_TALK_HOLDT +431 0x0800 //TX_MIC_BLOCK_FACTOR +432 0x0000 //TX_NSEST_BFRLRNRDC +433 0x0000 //TX_THR_POST_FLT_HS +434 0x0010 //TX_HS_VAD_BIN +435 0x2666 //TX_THR_VAD_HS +436 0x2CCD //TX_MEAN_RTO_MIN_TH2 +437 0x0032 //TX_SILENCE_T +438 0x0000 //TX_A_POST_FLT_WTA +439 0x799A //TX_LAMBDA_PFLT_WTA +440 0x05A8 //TX_SB_RHO_MEAN2_TH +441 0x0384 //TX_SB_RHO_MEAN3_TH +442 0x0000 //TX_HS_RESRV_4 +443 0x0000 //TX_HS_RESRV_5 +444 0x0001 //TX_DOA_VAD_THR_1 +445 0x003C //TX_DOA_VAD_THR_2 +446 0x0028 //TX_DOA_VAD_THR1_0 +447 0x0028 //TX_DOA_VAD_THR1_1 +448 0x0000 //TX_SRC_DOA_RNG_LOW_0A +449 0x001E //TX_SRC_DOA_RNG_HIGH_0A +450 0x005A //TX_DFLT_SRC_DOA_0A +451 0x0000 //TX_SRC_DOA_RNG_LOW_0B +452 0x0000 //TX_SRC_DOA_RNG_HIGH_0B +453 0x0000 //TX_DFLT_SRC_DOA_0B +454 0x0000 //TX_SRC_DOA_RNG_LOW_0C +455 0x0000 //TX_SRC_DOA_RNG_HIGH_0C +456 0x0000 //TX_DFLT_SRC_DOA_0C +457 0x0000 //TX_SRC_DOA_RNG_LOW_0D +458 0x0000 //TX_SRC_DOA_RNG_HIGH_0D +459 0x0000 //TX_DFLT_SRC_DOA_0D +460 0x0000 //TX_SRC_DOA_RNG_LOW_1A +461 0x00B4 //TX_SRC_DOA_RNG_HIGH_1A +462 0x005A //TX_DFLT_SRC_DOA_1A +463 0x0000 //TX_SRC_DOA_RNG_LOW_1B +464 0x00B4 //TX_SRC_DOA_RNG_HIGH_1B +465 0x005A //TX_DFLT_SRC_DOA_1B +466 0x0000 //TX_SRC_DOA_RNG_LOW_1C +467 0x00B4 //TX_SRC_DOA_RNG_HIGH_1C +468 0x005A //TX_DFLT_SRC_DOA_1C +469 0x0000 //TX_SRC_DOA_RNG_LOW_1D +470 0x00B4 //TX_SRC_DOA_RNG_HIGH_1D +471 0x005A //TX_DFLT_SRC_DOA_1D +472 0x0100 //TX_BF_HOLDOFF_T +473 0x7FFF //TX_DOA_COST_FACTOR +474 0x0D9A //TX_MAINTOREFR_TH0 +475 0x071C //TX_DOA_TRK_THR +476 0x012C //TX_DOA_TRACK_HT +477 0x0200 //TX_N1_HOLD_HF +478 0x0100 //TX_N2_HOLD_HF +479 0x2A3D //TX_BF_RESET_THR_HF +480 0x7333 //TX_DOA_SMOOTH +481 0x0800 //TX_MU_BF +482 0x0800 //TX_BF_MU_LF_B2 +483 0x0040 //TX_BF_FC_END_BIN_B2 +484 0x0020 //TX_BF_FC_END_BIN +485 0x0000 //TX_HF_RESRV_25 +486 0x0000 //TX_HF_RESRV_26 +487 0x0007 //TX_N_DOA_SEED +488 0x0001 //TX_FINE_DOA_SEARCH_FLG +489 0x0000 //TX_HF_RESRV_27 +490 0x038E //TX_DLT_SRC_DOA_RNG +491 0x0200 //TX_BF_MU_LF +492 0x0000 //TX_DFLT_SRC_LOC_0 +493 0x7FFF //TX_DFLT_SRC_LOC_1 +494 0x0000 //TX_DFLT_SRC_LOC_2 +495 0x038E //TX_DOA_TRACK_VADTH +496 0x0000 //TX_DOA_TRACK_NEW +497 0x0280 //TX_NOR_OFF_THR +498 0x7C00 //TX_MORE_ON_700HZ_THR +499 0x0200 //TX_MU_BF_ADPT_NS +500 0x0000 //TX_ADAPT_LEN +501 0x6666 //TX_MORE_SNS +502 0x0000 //TX_NOR_OFF_TH1 +503 0x0000 //TX_WIDE_MASK_TH +504 0xD333 //TX_SUBSNRATIOHIGH4MEANBCK_THR +505 0x6000 //TX_C_POST_FLT_CUT +506 0x2000 //TX_RADIODTLV +507 0x0320 //TX_POWER_LINEIN_TH +508 0x0014 //TX_FE_VADCOUNT_TH_FC +509 0x000A //TX_ECHO_SUPP_FC +510 0x0C80 //TX_ECHO_TH +511 0x6666 //TX_MIC_TO_BFGAIN +512 0x0000 //TX_MICTOBFGAIN0 +513 0x0000 //TX_FASTMUE_TH +514 0x3000 //TX_DEREVERB_LF_MU +515 0x34CD //TX_DEREVERB_HF_MU +516 0x0007 //TX_DEREVERB_DELAY +517 0x0004 //TX_DEREVERB_COEF_LEN +518 0x0003 //TX_DEREVERB_DNR +519 0x0000 //TX_DEREVERB_ALPHA +520 0x0000 //TX_DEREVERB_BETA +521 0x0000 //TX_GSC_RTOL_TH +522 0x0000 //TX_GSC_RTOH_TH +523 0x7E2C //TX_WIDE2_MEANHTH +524 0x0000 //TX_DR_RESRV_5 +525 0x0000 //TX_DR_RESRV_6 +526 0x0000 //TX_DR_RESRV_7 +527 0x0000 //TX_DR_RESRV_8 +528 0x1333 //TX_WIND_MARK_TH +529 0x399A //TX_CORR_THR +530 0x0004 //TX_SNR_THR +531 0x0010 //TX_ENGY_THR +532 0x1770 //TX_CORR_HIGH_TH +533 0x6000 //TX_ENGY_THR_2 +534 0x3400 //TX_MEAN_RTO_THR +535 0x0028 //TX_WNS_ENOISE_MIC0_TH +536 0x3000 //TX_RATIOMICL_TH +537 0x7FFF //TX_CALIG_HS +538 0x0000 //TX_LVL_CTRL +539 0x0010 //TX_WIND_SUPRTO +540 0x0014 //TX_WNS_MIN_G +541 0x0600 //TX_WNS_B_POST_FLT +542 0x3000 //TX_RATIOMICH_TH +543 0xD120 //TX_WIND_INBEAM_L_TH +544 0x0FA0 //TX_WIND_INBEAM_H_TH +545 0x2000 //TX_WNS_RESRV_0 +546 0x59D8 //TX_WNS_RESRV_1 +547 0x0200 //TX_WNS_RESRV_2 +548 0x0000 //TX_WNS_RESRV_3 +549 0x0000 //TX_WNS_RESRV_4 +550 0x0000 //TX_WNS_RESRV_5 +551 0x0000 //TX_WNS_RESRV_6 +552 0x0000 //TX_BVE_NOISE_FLOOR_0 +553 0x0070 //TX_BVE_NOISE_FLOOR_1 +554 0x0070 //TX_BVE_NOISE_FLOOR_2 +555 0x0010 //TX_BVE_NOISE_FLOOR_3 +556 0x0070 //TX_BVE_NOISE_FLOOR_4 +557 0x00B0 //TX_BVE_NOISE_FLOOR_5 +558 0x0E66 //TX_BVE_NOISE_FLOOR_6 +559 0x0050 //TX_BVE_NOISE_FLOOR_7 +560 0x770A //TX_BVE_NOISE_FLOOR_8 +561 0x0000 //TX_BVE_NOISE_FLOOR_9 +562 0x0000 //TX_BVE_IN_N +563 0x0000 //TX_BVE_OUT_N +564 0x0000 //TX_BVE_MICALPHA_DOWN +565 0x0000 //TX_PB_RESRV_1 +566 0x0030 //TX_FDEQ_SUBNUM +567 0x5C54 //TX_FDEQ_GAIN_0 +568 0x5048 //TX_FDEQ_GAIN_1 +569 0x4C4C //TX_FDEQ_GAIN_2 +570 0x474A //TX_FDEQ_GAIN_3 +571 0x473F //TX_FDEQ_GAIN_4 +572 0x4245 //TX_FDEQ_GAIN_5 +573 0x4B53 //TX_FDEQ_GAIN_6 +574 0x564A //TX_FDEQ_GAIN_7 +575 0x3D3E //TX_FDEQ_GAIN_8 +576 0x4344 //TX_FDEQ_GAIN_9 +577 0x443E //TX_FDEQ_GAIN_10 +578 0x3E3E //TX_FDEQ_GAIN_11 +579 0x3D42 //TX_FDEQ_GAIN_12 +580 0x4548 //TX_FDEQ_GAIN_13 +581 0x4848 //TX_FDEQ_GAIN_14 +582 0x4848 //TX_FDEQ_GAIN_15 +583 0x4848 //TX_FDEQ_GAIN_16 +584 0x4848 //TX_FDEQ_GAIN_17 +585 0x4848 //TX_FDEQ_GAIN_18 +586 0x4848 //TX_FDEQ_GAIN_19 +587 0x4848 //TX_FDEQ_GAIN_20 +588 0x4848 //TX_FDEQ_GAIN_21 +589 0x4848 //TX_FDEQ_GAIN_22 +590 0x4848 //TX_FDEQ_GAIN_23 +591 0x0202 //TX_FDEQ_BIN_0 +592 0x0104 //TX_FDEQ_BIN_1 +593 0x0502 //TX_FDEQ_BIN_2 +594 0x0202 //TX_FDEQ_BIN_3 +595 0x0504 //TX_FDEQ_BIN_4 +596 0x0708 //TX_FDEQ_BIN_5 +597 0x0808 //TX_FDEQ_BIN_6 +598 0x050E //TX_FDEQ_BIN_7 +599 0x0B0C //TX_FDEQ_BIN_8 +600 0x0F0F //TX_FDEQ_BIN_9 +601 0x0F0F //TX_FDEQ_BIN_10 +602 0x0F28 //TX_FDEQ_BIN_11 +603 0x0611 //TX_FDEQ_BIN_12 +604 0x0000 //TX_FDEQ_BIN_13 +605 0x0000 //TX_FDEQ_BIN_14 +606 0x0000 //TX_FDEQ_BIN_15 +607 0x0000 //TX_FDEQ_BIN_16 +608 0x0000 //TX_FDEQ_BIN_17 +609 0x0000 //TX_FDEQ_BIN_18 +610 0x0000 //TX_FDEQ_BIN_19 +611 0x0000 //TX_FDEQ_BIN_20 +612 0x0000 //TX_FDEQ_BIN_21 +613 0x0000 //TX_FDEQ_BIN_22 +614 0x0000 //TX_FDEQ_BIN_23 +615 0x0000 //TX_FDEQ_PADDING +616 0x0030 //TX_PREEQ_SUBNUM_MIC0 +617 0x4848 //TX_PREEQ_GAIN_MIC0_0 +618 0x4848 //TX_PREEQ_GAIN_MIC0_1 +619 0x4848 //TX_PREEQ_GAIN_MIC0_2 +620 0x4848 //TX_PREEQ_GAIN_MIC0_3 +621 0x4848 //TX_PREEQ_GAIN_MIC0_4 +622 0x4848 //TX_PREEQ_GAIN_MIC0_5 +623 0x4848 //TX_PREEQ_GAIN_MIC0_6 +624 0x4848 //TX_PREEQ_GAIN_MIC0_7 +625 0x4848 //TX_PREEQ_GAIN_MIC0_8 +626 0x4848 //TX_PREEQ_GAIN_MIC0_9 +627 0x4848 //TX_PREEQ_GAIN_MIC0_10 +628 0x4848 //TX_PREEQ_GAIN_MIC0_11 +629 0x4848 //TX_PREEQ_GAIN_MIC0_12 +630 0x4848 //TX_PREEQ_GAIN_MIC0_13 +631 0x4848 //TX_PREEQ_GAIN_MIC0_14 +632 0x4848 //TX_PREEQ_GAIN_MIC0_15 +633 0x4848 //TX_PREEQ_GAIN_MIC0_16 +634 0x4848 //TX_PREEQ_GAIN_MIC0_17 +635 0x4848 //TX_PREEQ_GAIN_MIC0_18 +636 0x4848 //TX_PREEQ_GAIN_MIC0_19 +637 0x4848 //TX_PREEQ_GAIN_MIC0_20 +638 0x4848 //TX_PREEQ_GAIN_MIC0_21 +639 0x4848 //TX_PREEQ_GAIN_MIC0_22 +640 0x4848 //TX_PREEQ_GAIN_MIC0_23 +641 0x251A //TX_PREEQ_BIN_MIC0_0 +642 0x0F0F //TX_PREEQ_BIN_MIC0_1 +643 0x0C0C //TX_PREEQ_BIN_MIC0_2 +644 0x0C0F //TX_PREEQ_BIN_MIC0_3 +645 0x0F0F //TX_PREEQ_BIN_MIC0_4 +646 0x0F09 //TX_PREEQ_BIN_MIC0_5 +647 0x0909 //TX_PREEQ_BIN_MIC0_6 +648 0x0908 //TX_PREEQ_BIN_MIC0_7 +649 0x0700 //TX_PREEQ_BIN_MIC0_8 +650 0x0000 //TX_PREEQ_BIN_MIC0_9 +651 0x0000 //TX_PREEQ_BIN_MIC0_10 +652 0x0000 //TX_PREEQ_BIN_MIC0_11 +653 0x0000 //TX_PREEQ_BIN_MIC0_12 +654 0x0000 //TX_PREEQ_BIN_MIC0_13 +655 0x0000 //TX_PREEQ_BIN_MIC0_14 +656 0x0000 //TX_PREEQ_BIN_MIC0_15 +657 0x0000 //TX_PREEQ_BIN_MIC0_16 +658 0x0000 //TX_PREEQ_BIN_MIC0_17 +659 0x0000 //TX_PREEQ_BIN_MIC0_18 +660 0x0000 //TX_PREEQ_BIN_MIC0_19 +661 0x0000 //TX_PREEQ_BIN_MIC0_20 +662 0x0000 //TX_PREEQ_BIN_MIC0_21 +663 0x0000 //TX_PREEQ_BIN_MIC0_22 +664 0x0000 //TX_PREEQ_BIN_MIC0_23 +665 0x0030 //TX_PREEQ_SUBNUM_MIC1 +666 0x4848 //TX_PREEQ_GAIN_MIC1_0 +667 0x4848 //TX_PREEQ_GAIN_MIC1_1 +668 0x4848 //TX_PREEQ_GAIN_MIC1_2 +669 0x4848 //TX_PREEQ_GAIN_MIC1_3 +670 0x4848 //TX_PREEQ_GAIN_MIC1_4 +671 0x4848 //TX_PREEQ_GAIN_MIC1_5 +672 0x494A //TX_PREEQ_GAIN_MIC1_6 +673 0x4B4E //TX_PREEQ_GAIN_MIC1_7 +674 0x4F50 //TX_PREEQ_GAIN_MIC1_8 +675 0x5254 //TX_PREEQ_GAIN_MIC1_9 +676 0x5659 //TX_PREEQ_GAIN_MIC1_10 +677 0x5C5E //TX_PREEQ_GAIN_MIC1_11 +678 0x6265 //TX_PREEQ_GAIN_MIC1_12 +679 0x6970 //TX_PREEQ_GAIN_MIC1_13 +680 0x4848 //TX_PREEQ_GAIN_MIC1_14 +681 0x4848 //TX_PREEQ_GAIN_MIC1_15 +682 0x4848 //TX_PREEQ_GAIN_MIC1_16 +683 0x4848 //TX_PREEQ_GAIN_MIC1_17 +684 0x4848 //TX_PREEQ_GAIN_MIC1_18 +685 0x4848 //TX_PREEQ_GAIN_MIC1_19 +686 0x4848 //TX_PREEQ_GAIN_MIC1_20 +687 0x4848 //TX_PREEQ_GAIN_MIC1_21 +688 0x4848 //TX_PREEQ_GAIN_MIC1_22 +689 0x4848 //TX_PREEQ_GAIN_MIC1_23 +690 0x0202 //TX_PREEQ_BIN_MIC1_0 +691 0x0203 //TX_PREEQ_BIN_MIC1_1 +692 0x0303 //TX_PREEQ_BIN_MIC1_2 +693 0x0304 //TX_PREEQ_BIN_MIC1_3 +694 0x0405 //TX_PREEQ_BIN_MIC1_4 +695 0x0506 //TX_PREEQ_BIN_MIC1_5 +696 0x0708 //TX_PREEQ_BIN_MIC1_6 +697 0x090A //TX_PREEQ_BIN_MIC1_7 +698 0x0B0C //TX_PREEQ_BIN_MIC1_8 +699 0x0D0E //TX_PREEQ_BIN_MIC1_9 +700 0x0F10 //TX_PREEQ_BIN_MIC1_10 +701 0x1011 //TX_PREEQ_BIN_MIC1_11 +702 0x1104 //TX_PREEQ_BIN_MIC1_12 +703 0x101B //TX_PREEQ_BIN_MIC1_13 +704 0x0000 //TX_PREEQ_BIN_MIC1_14 +705 0x0000 //TX_PREEQ_BIN_MIC1_15 +706 0x0000 //TX_PREEQ_BIN_MIC1_16 +707 0x0000 //TX_PREEQ_BIN_MIC1_17 +708 0x0000 //TX_PREEQ_BIN_MIC1_18 +709 0x0000 //TX_PREEQ_BIN_MIC1_19 +710 0x0000 //TX_PREEQ_BIN_MIC1_20 +711 0x0000 //TX_PREEQ_BIN_MIC1_21 +712 0x0000 //TX_PREEQ_BIN_MIC1_22 +713 0x0000 //TX_PREEQ_BIN_MIC1_23 +714 0x0030 //TX_PREEQ_SUBNUM_MIC2 +715 0x4848 //TX_PREEQ_GAIN_MIC2_0 +716 0x4848 //TX_PREEQ_GAIN_MIC2_1 +717 0x4848 //TX_PREEQ_GAIN_MIC2_2 +718 0x4848 //TX_PREEQ_GAIN_MIC2_3 +719 0x4848 //TX_PREEQ_GAIN_MIC2_4 +720 0x4848 //TX_PREEQ_GAIN_MIC2_5 +721 0x4848 //TX_PREEQ_GAIN_MIC2_6 +722 0x4848 //TX_PREEQ_GAIN_MIC2_7 +723 0x4848 //TX_PREEQ_GAIN_MIC2_8 +724 0x4848 //TX_PREEQ_GAIN_MIC2_9 +725 0x4848 //TX_PREEQ_GAIN_MIC2_10 +726 0x4848 //TX_PREEQ_GAIN_MIC2_11 +727 0x4848 //TX_PREEQ_GAIN_MIC2_12 +728 0x4848 //TX_PREEQ_GAIN_MIC2_13 +729 0x4848 //TX_PREEQ_GAIN_MIC2_14 +730 0x4848 //TX_PREEQ_GAIN_MIC2_15 +731 0x4848 //TX_PREEQ_GAIN_MIC2_16 +732 0x4848 //TX_PREEQ_GAIN_MIC2_17 +733 0x4848 //TX_PREEQ_GAIN_MIC2_18 +734 0x4848 //TX_PREEQ_GAIN_MIC2_19 +735 0x4848 //TX_PREEQ_GAIN_MIC2_20 +736 0x4848 //TX_PREEQ_GAIN_MIC2_21 +737 0x4848 //TX_PREEQ_GAIN_MIC2_22 +738 0x4848 //TX_PREEQ_GAIN_MIC2_23 +739 0x0608 //TX_PREEQ_BIN_MIC2_0 +740 0x0808 //TX_PREEQ_BIN_MIC2_1 +741 0x0808 //TX_PREEQ_BIN_MIC2_2 +742 0x0808 //TX_PREEQ_BIN_MIC2_3 +743 0x0808 //TX_PREEQ_BIN_MIC2_4 +744 0x0808 //TX_PREEQ_BIN_MIC2_5 +745 0x0808 //TX_PREEQ_BIN_MIC2_6 +746 0x0808 //TX_PREEQ_BIN_MIC2_7 +747 0x0808 //TX_PREEQ_BIN_MIC2_8 +748 0x0808 //TX_PREEQ_BIN_MIC2_9 +749 0x0808 //TX_PREEQ_BIN_MIC2_10 +750 0x0808 //TX_PREEQ_BIN_MIC2_11 +751 0x0808 //TX_PREEQ_BIN_MIC2_12 +752 0x0808 //TX_PREEQ_BIN_MIC2_13 +753 0x0808 //TX_PREEQ_BIN_MIC2_14 +754 0x0200 //TX_PREEQ_BIN_MIC2_15 +755 0x0000 //TX_PREEQ_BIN_MIC2_16 +756 0x0000 //TX_PREEQ_BIN_MIC2_17 +757 0x0000 //TX_PREEQ_BIN_MIC2_18 +758 0x0000 //TX_PREEQ_BIN_MIC2_19 +759 0x0000 //TX_PREEQ_BIN_MIC2_20 +760 0x0000 //TX_PREEQ_BIN_MIC2_21 +761 0x0000 //TX_PREEQ_BIN_MIC2_22 +762 0x0000 //TX_PREEQ_BIN_MIC2_23 +763 0x0006 //TX_MASKING_ABILITY +764 0x0800 //TX_NND_WEIGHT +765 0x0062 //TX_MIC_CALIBRATION_0 +766 0x0062 //TX_MIC_CALIBRATION_1 +767 0x0062 //TX_MIC_CALIBRATION_2 +768 0x0062 //TX_MIC_CALIBRATION_3 +769 0x0046 //TX_MIC_PWR_BIAS_0 +770 0x0046 //TX_MIC_PWR_BIAS_1 +771 0x0046 //TX_MIC_PWR_BIAS_2 +772 0x0046 //TX_MIC_PWR_BIAS_3 +773 0x0000 //TX_GAIN_LIMIT_0 +774 0x0000 //TX_GAIN_LIMIT_1 +775 0x0006 //TX_GAIN_LIMIT_2 +776 0x0007 //TX_GAIN_LIMIT_3 +777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN +778 0x7FDE //TX_BVE_VAD0_ALPHAUP +779 0x7F3A //TX_BVE_VAD0_ALPHADOWN +780 0x2000 //TX_BVE_GAINWEIGHT_NOFEVADLI +781 0x7F5B //TX_BVE_FEVADLI_ALPHA +782 0x7F19 //TX_BVE_NOVAD0_ALPHAUP +783 0x1000 //TX_TDDRC_ALPHA_UP_01 +784 0x1000 //TX_TDDRC_ALPHA_UP_02 +785 0x1000 //TX_TDDRC_ALPHA_UP_03 +786 0x1000 //TX_TDDRC_ALPHA_UP_04 +787 0x7EB8 //TX_TDDRC_ALPHA_DWN_01 +788 0x7EB8 //TX_TDDRC_ALPHA_DWN_02 +789 0x7EB8 //TX_TDDRC_ALPHA_DWN_03 +790 0x7EB8 //TX_TDDRC_ALPHA_DWN_04 +791 0x7FFF //TX_TDDRC_TD_DRC_LIMIT +792 0x0800 //TX_TDDRC_POST_LIMIT_GAIN +793 0x0000 //TX_TDDRC_RESRV_0 +794 0x0000 //TX_TDDRC_RESRV_1 +795 0x0018 //TX_FDDRC_BAND_MARGIN_0 +796 0x0030 //TX_FDDRC_BAND_MARGIN_1 +797 0x0050 //TX_FDDRC_BAND_MARGIN_2 +798 0x0080 //TX_FDDRC_BAND_MARGIN_3 +799 0x0007 //TX_FDDRC_BLOCK_EXP +800 0x5000 //TX_FDDRC_THRD_2_0 +801 0x5000 //TX_FDDRC_THRD_2_1 +802 0x5000 //TX_FDDRC_THRD_2_2 +803 0x5000 //TX_FDDRC_THRD_2_3 +804 0x6400 //TX_FDDRC_THRD_3_0 +805 0x6400 //TX_FDDRC_THRD_3_1 +806 0x6400 //TX_FDDRC_THRD_3_2 +807 0x6400 //TX_FDDRC_THRD_3_3 +808 0x2000 //TX_FDDRC_SLANT_0_0 +809 0x2000 //TX_FDDRC_SLANT_0_1 +810 0x2000 //TX_FDDRC_SLANT_0_2 +811 0x2000 //TX_FDDRC_SLANT_0_3 +812 0x5333 //TX_FDDRC_SLANT_1_0 +813 0x5333 //TX_FDDRC_SLANT_1_1 +814 0x5333 //TX_FDDRC_SLANT_1_2 +815 0x5333 //TX_FDDRC_SLANT_1_3 +816 0x0010 //TX_DEADMIC_SILENCE_TH +817 0x0600 //TX_MIC_DEGRADE_TH +818 0x0078 //TX_DEADMIC_CNT +819 0x0078 //TX_MIC_DEGRADE_CNT +820 0x0000 //TX_FDDRC_RESRV_4 +821 0x0000 //TX_FDDRC_RESRV_5 +822 0x0000 //TX_FDDRC_RESRV_6 +823 0x7FFF //TX_KS_NOISEPASTE_FACTOR +824 0x0001 //TX_KS_CONFIG +825 0x7FFF //TX_KS_GAIN_MIN +826 0x0000 //TX_KS_RESRV_0 +827 0x0000 //TX_KS_RESRV_1 +828 0x0000 //TX_KS_RESRV_2 +829 0x7C00 //TX_LAMBDA_PKA_FP +830 0x2000 //TX_TPKA_FP +831 0x0080 //TX_MIN_G_FP +832 0x2000 //TX_MAX_G_FP +833 0x0FA0 //TX_FFP_FP_K_METAL +834 0x4000 //TX_A_POST_FLT_FP +835 0x0F5C //TX_RTO_OUTBEAM_TH +836 0x4CCD //TX_TPKA_FP_THD +837 0x0000 //TX_MAX_G_FP_BLK +838 0x0000 //TX_FFP_FADEIN +839 0x0000 //TX_FFP_FADEOUT +840 0x0000 //TX_WHISPERCTH +841 0x0000 //TX_WHISPERHOLDT +842 0x0000 //TX_WHISP_ENTHH +843 0x0000 //TX_WHISP_ENTHL +844 0x0000 //TX_WHISP_RTOTH +845 0x0000 //TX_WHISP_RTOTH2 +846 0x0096 //TX_MUTE_PERIOD +847 0x0000 //TX_FADE_IN_PERIOD +848 0x0100 //TX_FFP_RESRV_2 +849 0x0020 //TX_FFP_RESRV_3 +850 0x0000 //TX_FFP_RESRV_4 +851 0x0000 //TX_FFP_RESRV_5 +852 0x0000 //TX_FFP_RESRV_6 +853 0x0002 //TX_FILTINDX +854 0x0002 //TX_TDDRC_THRD_0 +855 0x0003 //TX_TDDRC_THRD_1 +856 0x1500 //TX_TDDRC_THRD_2 +857 0x1500 //TX_TDDRC_THRD_3 +858 0x3000 //TX_TDDRC_SLANT_0 +859 0x6E00 //TX_TDDRC_SLANT_1 +860 0x1000 //TX_TDDRC_ALPHA_UP_00 +861 0x7EB8 //TX_TDDRC_ALPHA_DWN_00 +862 0x0000 //TX_TDDRC_HMNC_FLAG +863 0x199A //TX_TDDRC_HMNC_GAIN +864 0x0000 //TX_TDDRC_SMT_FLAG +865 0x0CCD //TX_TDDRC_SMT_W +866 0x0550 //TX_TDDRC_DRC_GAIN +867 0x7FFF //TX_TDDRC_LMT_THRD +868 0x0000 //TX_TDDRC_LMT_ALPHA +869 0x0000 //TX_TFMASKLTH +870 0x0000 //TX_TFMASKLTHL +871 0x0CCD //TX_TFMASKHTH +872 0x199A //TX_TFMASKLTH_BINVAD +873 0xFCCD //TX_TFMASKLTH_NS_EST +874 0xF800 //TX_TFMASKLTH_DOA +875 0x0CCD //TX_TFMASKTH_BLESSCUT +876 0x2000 //TX_B_LESSCUT_RTO_MASK +877 0x1C00 //TX_SB_RHO_MEAN_TH_ABN +878 0x2000 //TX_B_POST_FLT_MASK +879 0x0000 //TX_B_POST_FLT_MASK1 +880 0x6333 //TX_GAIN_WIND_MASK +881 0x0000 //TX_TFMASK_BFSTRICT_MUSIC +882 0x0000 //TX_TFMASK_BFSTRICT_NOMUSIC +883 0x7333 //TX_FASTNS_OUTIN_TH +884 0x0CCD //TX_FASTNS_TFMASK_TH +885 0x0CCD //TX_FASTNS_TFMASKBIN_TH1 +886 0x0CCD //TX_FASTNS_TFMASKBIN_TH2 +887 0x0CCD //TX_FASTNS_TFMASKBIN_TH3 +888 0x00C8 //TX_FASTNS_ARSPC_TH +889 0xC000 //TX_FASTNS_MASK5_TH +890 0x0810 //TX_POSTSSA_MIN_G_VR_MASK +891 0x1000 //TX_A_LESSCUT_RTO_MASK +892 0x1770 //TX_FASTNS_NOISETH +893 0xC000 //TX_FASTNS_SSA_THLFL +894 0xC000 //TX_FASTNS_SSA_THHFL +895 0xCCCC //TX_FASTNS_SSA_THLFH +896 0xD999 //TX_FASTNS_SSA_THHFH +897 0x2329 //TX_SENDFUNC_REG_MICMUTE +898 0x0010 //TX_SENDFUNC_REG_MICMUTE1 +899 0x0320 //TX_MICMUTE_RATIO_THR +900 0x0140 //TX_MICMUTE_AMP_THR +901 0x0004 //TX_MICMUTE_HPF_IND +902 0x00C0 //TX_MICMUTE_LOG_EYR_TH +903 0x000A //TX_MICMUTE_CVG_TIME +904 0x0008 //TX_MICMUTE_RELEASE_TIME +905 0x0CD0 //TX_MIC_VOLUME_MIC0MUTE +906 0x0000 //TX_MICMUTE_EPD_OFFSET_0 +907 0x0028 //TX_MICMUTE_FRQ_AEC_L +908 0x7999 //TX_MICMUTE_EAD_THR +909 0x7FFF //TX_MICMUTE_LAMBDA_CB_NLE +910 0x3000 //TX_MICMUTE_LAMBDA_RE_EST +911 0x7C00 //TX_DTD_THR1_MICMUTE_0 +912 0x5DC0 //TX_DTD_THR1_MICMUTE_1 +913 0x7FFF //TX_DTD_THR1_MICMUTE_2 +914 0x7FFF //TX_DTD_THR1_MICMUTE_3 +915 0x2000 //TX_DTD_THR2_MICMUTE_0 +916 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_0 +917 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_1 +918 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_2 +919 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_3 +920 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_4 +921 0x7FFF //TX_MICMUTE_C_POST_FLT +922 0x03E8 //TX_MICMUTE_DT_CUT_K +923 0x0001 //TX_MICMUTE_DT_CUT_THR +924 0x03E8 //TX_MICMUTE_DT_CUT_K2 +925 0x0001 //TX_MICMUTE_DT_CUT_THR2 +926 0x0064 //TX_MICMUTE_DT2_HOLD_N +927 0x1000 //TX_MICMUTE_RATIODTH_THCUT +928 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOL +929 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOH +930 0x0400 //TX_MICMUTE_C_POST_FLT_MASK +931 0x7999 //TX_MICMUTE_RATIODTL_CUT_TH +932 0x3E80 //TX_MICMUTE_DT_CUT_K1 +933 0x0800 //TX_MICMUTE_N2_SN_EST +934 0xFC00 //TX_MICMUTE_THR_SN_EST_0 +935 0x001C //TX_MICMUTE_MIN_G_CTRL_0 +936 0x6000 //TX_MICMUTE_A_POST_FILT_S_0 +937 0x7000 //TX_MICMUTE_B_POST_FILT_0 +938 0x2710 //TX_MIC1RUB_AMP_THR +939 0x7FFF //TX_MIC1MUTE_RATIO_THR +940 0x0001 //TX_MIC1MUTE_AMP_THR +941 0x0008 //TX_MIC1MUTE_CVG_TIME +942 0x0008 //TX_MIC1MUTE_RELEASE_TIME +943 0x05A0 //TX_AMS_RESRV_01 +944 0x3FFF //TX_AMS_RESRV_02 +945 0x7FFF //TX_AMS_RESRV_03 +946 0x0000 //TX_AMS_RESRV_04 +947 0x0000 //TX_AMS_RESRV_05 +948 0x0000 //TX_AMS_RESRV_06 +949 0x0000 //TX_AMS_RESRV_07 +950 0x0000 //TX_AMS_RESRV_08 +951 0x0000 //TX_AMS_RESRV_09 +952 0x0000 //TX_AMS_RESRV_10 +953 0x0000 //TX_AMS_RESRV_11 +954 0x0000 //TX_AMS_RESRV_12 +955 0x0000 //TX_AMS_RESRV_13 +956 0x0000 //TX_AMS_RESRV_14 +957 0x0000 //TX_AMS_RESRV_15 +958 0x0000 //TX_AMS_RESRV_16 +959 0x0000 //TX_AMS_RESRV_17 +960 0x0000 //TX_AMS_RESRV_18 +961 0x0000 //TX_AMS_RESRV_19 +#RX +0 0x000C //RX_RECVFUNC_MODE_0 +1 0x0000 //RX_RECVFUNC_MODE_1 +2 0x0001 //RX_SAMPLINGFREQ_SIG +3 0x0001 //RX_SAMPLINGFREQ_PROC +4 0x000A //RX_FRAME_SZ +5 0x0000 //RX_DELAY_OPT +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +10 0x0800 //RX_PGA +11 0x7FFF //RX_A_HP +12 0x4000 //RX_B_PE +13 0x7800 //RX_THR_PITCH_DET_0 +14 0x7000 //RX_THR_PITCH_DET_1 +15 0x6000 //RX_THR_PITCH_DET_2 +16 0x0008 //RX_PITCH_BFR_LEN +17 0x0003 //RX_SBD_PITCH_DET +18 0x0100 //RX_PP_RESRV_0 +19 0x0020 //RX_PP_RESRV_1 +20 0x0400 //RX_N_SN_EST +21 0x000C //RX_N2_SN_EST +22 0x0014 //RX_NS_LVL_CTRL +23 0xF800 //RX_THR_SN_EST +24 0x7E00 //RX_LAMBDA_PFILT +25 0x000A //RX_FENS_RESRV_0 +26 0x0190 //RX_FENS_RESRV_1 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +30 0x0002 //RX_EXTRA_NS_L +31 0x0800 //RX_EXTRA_NS_A +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +35 0x199A //RX_A_POST_FLT +36 0x0000 //RX_LMT_THRD +37 0x4000 //RX_LMT_ALPHA +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4A4C //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5A5C //RX_FDEQ_GAIN_7 +47 0x5C5C //RX_FDEQ_GAIN_8 +48 0x5C5C //RX_FDEQ_GAIN_9 +49 0x5C5C //RX_FDEQ_GAIN_10 +50 0x5C5C //RX_FDEQ_GAIN_11 +51 0x5C5C //RX_FDEQ_GAIN_12 +52 0x5C5C //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0505 //RX_FDEQ_BIN_3 +67 0x0505 //RX_FDEQ_BIN_4 +68 0x0505 //RX_FDEQ_BIN_5 +69 0x0505 //RX_FDEQ_BIN_6 +70 0x0505 //RX_FDEQ_BIN_7 +71 0x160C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F10 //RX_FDEQ_BIN_11 +75 0x1011 //RX_FDEQ_BIN_12 +76 0x1104 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +111 0x0002 //RX_FILTINDX +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0400 //RX_TDDRC_DRC_GAIN +125 0x7C00 //RX_LAMBDA_PKA_FP +126 0x2000 //RX_TPKA_FP +127 0x2000 //RX_MIN_G_FP +128 0x0080 //RX_MAX_G_FP +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +131 0x0000 //RX_MAXLEVEL_CNG +132 0x3000 //RX_BWE_UV_TH +133 0x3000 //RX_BWE_UV_TH2 +134 0x1800 //RX_BWE_UV_TH3 +135 0x1000 //RX_BWE_V_TH +136 0x04CD //RX_BWE_GAIN1_V_TH1 +137 0x0F33 //RX_BWE_GAIN1_V_TH2 +138 0x7333 //RX_BWE_UV_EQ +139 0x199A //RX_BWE_V_EQ +140 0x7333 //RX_BWE_TONE_TH +141 0x0004 //RX_BWE_UV_HOLD_T +142 0x6CCD //RX_BWE_GAIN2_ALPHA +143 0x799A //RX_BWE_GAIN3_ALPHA +144 0x001E //RX_BWE_CUTOFF +145 0x3000 //RX_BWE_GAINFILL +146 0x3200 //RX_BWE_MAXTH_TONE +147 0x2000 //RX_BWE_EQ_0 +148 0x2000 //RX_BWE_EQ_1 +149 0x2000 //RX_BWE_EQ_2 +150 0x2000 //RX_BWE_EQ_3 +151 0x2000 //RX_BWE_EQ_4 +152 0x2000 //RX_BWE_EQ_5 +153 0x2000 //RX_BWE_EQ_6 +154 0x0000 //RX_BWE_RESRV_0 +155 0x0000 //RX_BWE_RESRV_1 +156 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0400 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4A4C //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5A5C //RX_FDEQ_GAIN_7 +47 0x5C5C //RX_FDEQ_GAIN_8 +48 0x5C5C //RX_FDEQ_GAIN_9 +49 0x5C5C //RX_FDEQ_GAIN_10 +50 0x5C5C //RX_FDEQ_GAIN_11 +51 0x5C5C //RX_FDEQ_GAIN_12 +52 0x5C5C //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0505 //RX_FDEQ_BIN_3 +67 0x0505 //RX_FDEQ_BIN_4 +68 0x0505 //RX_FDEQ_BIN_5 +69 0x0505 //RX_FDEQ_BIN_6 +70 0x0505 //RX_FDEQ_BIN_7 +71 0x160C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F10 //RX_FDEQ_BIN_11 +75 0x1011 //RX_FDEQ_BIN_12 +76 0x1104 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0400 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4A4C //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5A5C //RX_FDEQ_GAIN_7 +47 0x5C5C //RX_FDEQ_GAIN_8 +48 0x5C5C //RX_FDEQ_GAIN_9 +49 0x5C5C //RX_FDEQ_GAIN_10 +50 0x5C5C //RX_FDEQ_GAIN_11 +51 0x5C5C //RX_FDEQ_GAIN_12 +52 0x5C5C //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0505 //RX_FDEQ_BIN_3 +67 0x0505 //RX_FDEQ_BIN_4 +68 0x0505 //RX_FDEQ_BIN_5 +69 0x0505 //RX_FDEQ_BIN_6 +70 0x0505 //RX_FDEQ_BIN_7 +71 0x160C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F10 //RX_FDEQ_BIN_11 +75 0x1011 //RX_FDEQ_BIN_12 +76 0x1104 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0400 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4A4C //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5A5C //RX_FDEQ_GAIN_7 +47 0x5C5C //RX_FDEQ_GAIN_8 +48 0x5C5C //RX_FDEQ_GAIN_9 +49 0x5C5C //RX_FDEQ_GAIN_10 +50 0x5C5C //RX_FDEQ_GAIN_11 +51 0x5C5C //RX_FDEQ_GAIN_12 +52 0x5C5C //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0505 //RX_FDEQ_BIN_3 +67 0x0505 //RX_FDEQ_BIN_4 +68 0x0505 //RX_FDEQ_BIN_5 +69 0x0505 //RX_FDEQ_BIN_6 +70 0x0505 //RX_FDEQ_BIN_7 +71 0x160C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F10 //RX_FDEQ_BIN_11 +75 0x1011 //RX_FDEQ_BIN_12 +76 0x1104 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0400 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4A4C //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5A5C //RX_FDEQ_GAIN_7 +47 0x5C5C //RX_FDEQ_GAIN_8 +48 0x5C5C //RX_FDEQ_GAIN_9 +49 0x5C5C //RX_FDEQ_GAIN_10 +50 0x5C5C //RX_FDEQ_GAIN_11 +51 0x5C5C //RX_FDEQ_GAIN_12 +52 0x5C5C //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0505 //RX_FDEQ_BIN_3 +67 0x0505 //RX_FDEQ_BIN_4 +68 0x0505 //RX_FDEQ_BIN_5 +69 0x0505 //RX_FDEQ_BIN_6 +70 0x0505 //RX_FDEQ_BIN_7 +71 0x160C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F10 //RX_FDEQ_BIN_11 +75 0x1011 //RX_FDEQ_BIN_12 +76 0x1104 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0400 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4A4C //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5A5C //RX_FDEQ_GAIN_7 +47 0x5C5C //RX_FDEQ_GAIN_8 +48 0x5C5C //RX_FDEQ_GAIN_9 +49 0x5C5C //RX_FDEQ_GAIN_10 +50 0x5C5C //RX_FDEQ_GAIN_11 +51 0x5C5C //RX_FDEQ_GAIN_12 +52 0x5C5C //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0505 //RX_FDEQ_BIN_3 +67 0x0505 //RX_FDEQ_BIN_4 +68 0x0505 //RX_FDEQ_BIN_5 +69 0x0505 //RX_FDEQ_BIN_6 +70 0x0505 //RX_FDEQ_BIN_7 +71 0x160C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F10 //RX_FDEQ_BIN_11 +75 0x1011 //RX_FDEQ_BIN_12 +76 0x1104 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0400 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4A4C //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5A5C //RX_FDEQ_GAIN_7 +47 0x5C5C //RX_FDEQ_GAIN_8 +48 0x5C5C //RX_FDEQ_GAIN_9 +49 0x5C5C //RX_FDEQ_GAIN_10 +50 0x5C5C //RX_FDEQ_GAIN_11 +51 0x5C5C //RX_FDEQ_GAIN_12 +52 0x5C5C //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0505 //RX_FDEQ_BIN_3 +67 0x0505 //RX_FDEQ_BIN_4 +68 0x0505 //RX_FDEQ_BIN_5 +69 0x0505 //RX_FDEQ_BIN_6 +70 0x0505 //RX_FDEQ_BIN_7 +71 0x160C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F10 //RX_FDEQ_BIN_11 +75 0x1011 //RX_FDEQ_BIN_12 +76 0x1104 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0400 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4A4C //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5A5C //RX_FDEQ_GAIN_7 +47 0x5C5C //RX_FDEQ_GAIN_8 +48 0x5C5C //RX_FDEQ_GAIN_9 +49 0x5C5C //RX_FDEQ_GAIN_10 +50 0x5C5C //RX_FDEQ_GAIN_11 +51 0x5C5C //RX_FDEQ_GAIN_12 +52 0x5C5C //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0505 //RX_FDEQ_BIN_3 +67 0x0505 //RX_FDEQ_BIN_4 +68 0x0505 //RX_FDEQ_BIN_5 +69 0x0505 //RX_FDEQ_BIN_6 +70 0x0505 //RX_FDEQ_BIN_7 +71 0x160C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F10 //RX_FDEQ_BIN_11 +75 0x1011 //RX_FDEQ_BIN_12 +76 0x1104 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#RX 2 +157 0x000C //RX_RECVFUNC_MODE_0 +158 0x0000 //RX_RECVFUNC_MODE_1 +159 0x0001 //RX_SAMPLINGFREQ_SIG +160 0x0001 //RX_SAMPLINGFREQ_PROC +161 0x000A //RX_FRAME_SZ +162 0x0000 //RX_DELAY_OPT +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +167 0x0800 //RX_PGA +168 0x7FFF //RX_A_HP +169 0x4000 //RX_B_PE +170 0x7800 //RX_THR_PITCH_DET_0 +171 0x7000 //RX_THR_PITCH_DET_1 +172 0x6000 //RX_THR_PITCH_DET_2 +173 0x0008 //RX_PITCH_BFR_LEN +174 0x0003 //RX_SBD_PITCH_DET +175 0x0100 //RX_PP_RESRV_0 +176 0x0020 //RX_PP_RESRV_1 +177 0x0400 //RX_N_SN_EST +178 0x000C //RX_N2_SN_EST +179 0x0014 //RX_NS_LVL_CTRL +180 0xF800 //RX_THR_SN_EST +181 0x7E00 //RX_LAMBDA_PFILT +182 0x000A //RX_FENS_RESRV_0 +183 0x0190 //RX_FENS_RESRV_1 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +187 0x0002 //RX_EXTRA_NS_L +188 0x0800 //RX_EXTRA_NS_A +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +192 0x199A //RX_A_POST_FLT +193 0x0000 //RX_LMT_THRD +194 0x4000 //RX_LMT_ALPHA +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4A4C //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5A5C //RX_FDEQ_GAIN_7 +204 0x5C5C //RX_FDEQ_GAIN_8 +205 0x5C5C //RX_FDEQ_GAIN_9 +206 0x5C5C //RX_FDEQ_GAIN_10 +207 0x5C5C //RX_FDEQ_GAIN_11 +208 0x5C5C //RX_FDEQ_GAIN_12 +209 0x5C5C //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0505 //RX_FDEQ_BIN_3 +224 0x0505 //RX_FDEQ_BIN_4 +225 0x0505 //RX_FDEQ_BIN_5 +226 0x0505 //RX_FDEQ_BIN_6 +227 0x0505 //RX_FDEQ_BIN_7 +228 0x160C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F10 //RX_FDEQ_BIN_11 +232 0x1011 //RX_FDEQ_BIN_12 +233 0x1104 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +268 0x0002 //RX_FILTINDX +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0400 //RX_TDDRC_DRC_GAIN +282 0x7C00 //RX_LAMBDA_PKA_FP +283 0x2000 //RX_TPKA_FP +284 0x2000 //RX_MIN_G_FP +285 0x0080 //RX_MAX_G_FP +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +288 0x0000 //RX_MAXLEVEL_CNG +289 0x3000 //RX_BWE_UV_TH +290 0x3000 //RX_BWE_UV_TH2 +291 0x1800 //RX_BWE_UV_TH3 +292 0x1000 //RX_BWE_V_TH +293 0x04CD //RX_BWE_GAIN1_V_TH1 +294 0x0F33 //RX_BWE_GAIN1_V_TH2 +295 0x7333 //RX_BWE_UV_EQ +296 0x199A //RX_BWE_V_EQ +297 0x7333 //RX_BWE_TONE_TH +298 0x0004 //RX_BWE_UV_HOLD_T +299 0x6CCD //RX_BWE_GAIN2_ALPHA +300 0x799A //RX_BWE_GAIN3_ALPHA +301 0x001E //RX_BWE_CUTOFF +302 0x3000 //RX_BWE_GAINFILL +303 0x3200 //RX_BWE_MAXTH_TONE +304 0x2000 //RX_BWE_EQ_0 +305 0x2000 //RX_BWE_EQ_1 +306 0x2000 //RX_BWE_EQ_2 +307 0x2000 //RX_BWE_EQ_3 +308 0x2000 //RX_BWE_EQ_4 +309 0x2000 //RX_BWE_EQ_5 +310 0x2000 //RX_BWE_EQ_6 +311 0x0000 //RX_BWE_RESRV_0 +312 0x0000 //RX_BWE_RESRV_1 +313 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0400 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4A4C //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5A5C //RX_FDEQ_GAIN_7 +204 0x5C5C //RX_FDEQ_GAIN_8 +205 0x5C5C //RX_FDEQ_GAIN_9 +206 0x5C5C //RX_FDEQ_GAIN_10 +207 0x5C5C //RX_FDEQ_GAIN_11 +208 0x5C5C //RX_FDEQ_GAIN_12 +209 0x5C5C //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0505 //RX_FDEQ_BIN_3 +224 0x0505 //RX_FDEQ_BIN_4 +225 0x0505 //RX_FDEQ_BIN_5 +226 0x0505 //RX_FDEQ_BIN_6 +227 0x0505 //RX_FDEQ_BIN_7 +228 0x160C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F10 //RX_FDEQ_BIN_11 +232 0x1011 //RX_FDEQ_BIN_12 +233 0x1104 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0400 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4A4C //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5A5C //RX_FDEQ_GAIN_7 +204 0x5C5C //RX_FDEQ_GAIN_8 +205 0x5C5C //RX_FDEQ_GAIN_9 +206 0x5C5C //RX_FDEQ_GAIN_10 +207 0x5C5C //RX_FDEQ_GAIN_11 +208 0x5C5C //RX_FDEQ_GAIN_12 +209 0x5C5C //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0505 //RX_FDEQ_BIN_3 +224 0x0505 //RX_FDEQ_BIN_4 +225 0x0505 //RX_FDEQ_BIN_5 +226 0x0505 //RX_FDEQ_BIN_6 +227 0x0505 //RX_FDEQ_BIN_7 +228 0x160C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F10 //RX_FDEQ_BIN_11 +232 0x1011 //RX_FDEQ_BIN_12 +233 0x1104 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0400 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4A4C //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5A5C //RX_FDEQ_GAIN_7 +204 0x5C5C //RX_FDEQ_GAIN_8 +205 0x5C5C //RX_FDEQ_GAIN_9 +206 0x5C5C //RX_FDEQ_GAIN_10 +207 0x5C5C //RX_FDEQ_GAIN_11 +208 0x5C5C //RX_FDEQ_GAIN_12 +209 0x5C5C //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0505 //RX_FDEQ_BIN_3 +224 0x0505 //RX_FDEQ_BIN_4 +225 0x0505 //RX_FDEQ_BIN_5 +226 0x0505 //RX_FDEQ_BIN_6 +227 0x0505 //RX_FDEQ_BIN_7 +228 0x160C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F10 //RX_FDEQ_BIN_11 +232 0x1011 //RX_FDEQ_BIN_12 +233 0x1104 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0400 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4A4C //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5A5C //RX_FDEQ_GAIN_7 +204 0x5C5C //RX_FDEQ_GAIN_8 +205 0x5C5C //RX_FDEQ_GAIN_9 +206 0x5C5C //RX_FDEQ_GAIN_10 +207 0x5C5C //RX_FDEQ_GAIN_11 +208 0x5C5C //RX_FDEQ_GAIN_12 +209 0x5C5C //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0505 //RX_FDEQ_BIN_3 +224 0x0505 //RX_FDEQ_BIN_4 +225 0x0505 //RX_FDEQ_BIN_5 +226 0x0505 //RX_FDEQ_BIN_6 +227 0x0505 //RX_FDEQ_BIN_7 +228 0x160C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F10 //RX_FDEQ_BIN_11 +232 0x1011 //RX_FDEQ_BIN_12 +233 0x1104 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0400 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4A4C //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5A5C //RX_FDEQ_GAIN_7 +204 0x5C5C //RX_FDEQ_GAIN_8 +205 0x5C5C //RX_FDEQ_GAIN_9 +206 0x5C5C //RX_FDEQ_GAIN_10 +207 0x5C5C //RX_FDEQ_GAIN_11 +208 0x5C5C //RX_FDEQ_GAIN_12 +209 0x5C5C //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0505 //RX_FDEQ_BIN_3 +224 0x0505 //RX_FDEQ_BIN_4 +225 0x0505 //RX_FDEQ_BIN_5 +226 0x0505 //RX_FDEQ_BIN_6 +227 0x0505 //RX_FDEQ_BIN_7 +228 0x160C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F10 //RX_FDEQ_BIN_11 +232 0x1011 //RX_FDEQ_BIN_12 +233 0x1104 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0400 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4A4C //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5A5C //RX_FDEQ_GAIN_7 +204 0x5C5C //RX_FDEQ_GAIN_8 +205 0x5C5C //RX_FDEQ_GAIN_9 +206 0x5C5C //RX_FDEQ_GAIN_10 +207 0x5C5C //RX_FDEQ_GAIN_11 +208 0x5C5C //RX_FDEQ_GAIN_12 +209 0x5C5C //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0505 //RX_FDEQ_BIN_3 +224 0x0505 //RX_FDEQ_BIN_4 +225 0x0505 //RX_FDEQ_BIN_5 +226 0x0505 //RX_FDEQ_BIN_6 +227 0x0505 //RX_FDEQ_BIN_7 +228 0x160C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F10 //RX_FDEQ_BIN_11 +232 0x1011 //RX_FDEQ_BIN_12 +233 0x1104 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0400 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4A4C //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5A5C //RX_FDEQ_GAIN_7 +204 0x5C5C //RX_FDEQ_GAIN_8 +205 0x5C5C //RX_FDEQ_GAIN_9 +206 0x5C5C //RX_FDEQ_GAIN_10 +207 0x5C5C //RX_FDEQ_GAIN_11 +208 0x5C5C //RX_FDEQ_GAIN_12 +209 0x5C5C //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0505 //RX_FDEQ_BIN_3 +224 0x0505 //RX_FDEQ_BIN_4 +225 0x0505 //RX_FDEQ_BIN_5 +226 0x0505 //RX_FDEQ_BIN_6 +227 0x0505 //RX_FDEQ_BIN_7 +228 0x160C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F10 //RX_FDEQ_BIN_11 +232 0x1011 //RX_FDEQ_BIN_12 +233 0x1104 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 + +#CASE_NAME HANDSET-HANDSET_HAC-VOICE_GENERIC-SWB +#PARAM_MODE FULL +#PARAM_TYPE TX+2RX +#TOTAL_CUSTOM_STEP 7+7 +#TX +0 0x0000 //TX_OPERATION_MODE_0 +1 0x0000 //TX_OPERATION_MODE_1 +2 0x0076 //TX_PATCH_REG +3 0x6F7F //TX_SENDFUNC_MODE_0 +4 0x0000 //TX_SENDFUNC_MODE_1 +5 0x0002 //TX_NUM_MIC +6 0x0003 //TX_SAMPLINGFREQ_SIG +7 0x0003 //TX_SAMPLINGFREQ_PROC +8 0x000A //TX_FRAME_SZ_SIG +9 0x000A //TX_FRAME_SZ +10 0x0000 //TX_DELAY_OPT +11 0x0028 //TX_MAX_TAIL_LENGTH +12 0x0001 //TX_NUM_LOUTCHN +13 0x0001 //TX_MAXNUM_AECREF +14 0x0000 //TX_DBG_FUNC_REG +15 0x0000 //TX_DBG_FUNC_REG1 +16 0x0000 //TX_SYS_RESRV_0 +17 0x0000 //TX_SYS_RESRV_1 +18 0x0000 //TX_SYS_RESRV_2 +19 0x0000 //TX_SYS_RESRV_3 +20 0x0000 //TX_DIST2REF0 +21 0x00A3 //TX_DIST2REF1 +22 0x0000 //TX_DIST2REF_02 +23 0x0000 //TX_DIST2REF_03 +24 0x0000 //TX_DIST2REF_04 +25 0x0000 //TX_DIST2REF_05 +26 0x0000 //TX_MMIC +27 0x1000 //TX_PGA_0 +28 0x1000 //TX_PGA_1 +29 0x1000 //TX_PGA_2 +30 0x0000 //TX_PGA_3 +31 0x0000 //TX_PGA_4 +32 0x0000 //TX_PGA_5 +33 0x0000 //TX_MIC_PAIRS +34 0x0000 //TX_MIC_PAIRS_HS +35 0x0002 //TX_MICS_FOR_BF +36 0x0000 //TX_MIC_PAIRS_FORL1 +37 0x0002 //TX_MICS_OF_PAIR0 +38 0x0002 //TX_MICS_OF_PAIR1 +39 0x0002 //TX_MICS_OF_PAIR2 +40 0x0002 //TX_MICS_OF_PAIR3 +41 0x0000 //TX_MIC_DATA_SRC0 +42 0x0002 //TX_MIC_DATA_SRC1 +43 0x0001 //TX_MIC_DATA_SRC2 +44 0x0000 //TX_MIC_DATA_SRC3 +45 0x0000 //TX_MIC_PAIR_CH_04 +46 0x0000 //TX_MIC_PAIR_CH_05 +47 0x0000 //TX_MIC_PAIR_CH_10 +48 0x0000 //TX_MIC_PAIR_CH_11 +49 0x0000 //TX_MIC_PAIR_CH_12 +50 0x0000 //TX_MIC_PAIR_CH_13 +51 0x0000 //TX_MIC_PAIR_CH_14 +52 0x05DC //TX_HD_BIN_MASK +53 0x0010 //TX_HD_SUBAND_MASK +54 0x19A1 //TX_HD_FRAME_AVG_MASK +55 0x0320 //TX_HD_MIN_FRQ +56 0x1000 //TX_HD_ALPHA_PSD +57 0x1100 //TX_T_PHPR1 +58 0x0000 //TX_T_PHPR2 +59 0x0000 //TX_T_PTPR +60 0x0000 //TX_T_PNPR +61 0x0000 //TX_T_PAPR1 +62 0xEE6C //TX_T_PSDVAT +63 0x0800 //TX_CNT +64 0x4000 //TX_ANTI_HOWL_GAIN +65 0x0001 //TX_MICFORBFMARK_0 +66 0x0001 //TX_MICFORBFMARK_1 +67 0x0001 //TX_MICFORBFMARK_2 +68 0x0001 //TX_MICFORBFMARK_3 +69 0x0001 //TX_MICFORBFMARK_4 +70 0x0001 //TX_MICFORBFMARK_5 +71 0x0000 //TX_DIST2REF_10 +72 0x3A66 //TX_DIST2REF_11 +73 0x0000 //TX_DIST2REF2 +74 0x0000 //TX_DIST2REF_13 +75 0x0000 //TX_DIST2REF_14 +76 0x0000 //TX_DIST2REF_15 +77 0x0000 //TX_DIST2REF_20 +78 0x0000 //TX_DIST2REF_21 +79 0x0000 //TX_DIST2REF_22 +80 0x0000 //TX_DIST2REF_23 +81 0x0000 //TX_DIST2REF_24 +82 0x0000 //TX_DIST2REF_25 +83 0x0000 //TX_DIST2REF_30 +84 0x0000 //TX_DIST2REF_31 +85 0x0000 //TX_DIST2REF_32 +86 0x0000 //TX_DIST2REF_33 +87 0x0000 //TX_DIST2REF_34 +88 0x0000 //TX_DIST2REF_35 +89 0x0000 //TX_MIC_LOC_00 +90 0x0000 //TX_MIC_LOC_01 +91 0x0000 //TX_MIC_LOC_02 +92 0x0000 //TX_MIC_LOC_03 +93 0x0000 //TX_MIC_LOC_04 +94 0x0000 //TX_MIC_LOC_05 +95 0x0000 //TX_MIC_LOC_10 +96 0x0000 //TX_MIC_LOC_11 +97 0x0000 //TX_MIC_LOC_12 +98 0x0000 //TX_MIC_LOC_13 +99 0x0000 //TX_MIC_LOC_14 +100 0x0000 //TX_MIC_LOC_15 +101 0x0000 //TX_MIC_LOC_20 +102 0x0000 //TX_MIC_LOC_21 +103 0x0000 //TX_MIC_LOC_22 +104 0x0000 //TX_MIC_LOC_23 +105 0x0000 //TX_MIC_LOC_24 +106 0x0000 //TX_MIC_LOC_25 +107 0x0200 //TX_MIC_REFBLK_VOLUME +108 0x0AAC //TX_MIC_BLOCK_VOLUME +109 0x0000 //TX_INVERSE_MASK +110 0x0000 //TX_ADCS_MASK +111 0x04D0 //TX_ADCS_GAIN +112 0x4000 //TX_NFC_GAINFAC +113 0x0000 //TX_MAINMIC_BLKFACTOR +114 0x0000 //TX_REFMIC_BLKFACTOR +115 0x0000 //TX_BLMIC_BLKFACTOR +116 0x0000 //TX_BRMIC_BLKFACTOR +117 0x0031 //TX_MICBLK_START_BIN +118 0x0060 //TX_MICBLK_END_BIN +119 0x0015 //TX_MICBLK_FE_HOLD +120 0xFFF2 //TX_MICBLK_MR_EXP_TH +121 0xFFF2 //TX_MICBLK_LR_EXP_TH +122 0x0000 //TX_FENE_HOLD +123 0x4000 //TX_FE_ENER_TH_MTS +124 0x0004 //TX_FE_ENER_TH_EXP +125 0x6000 //TX_C_POST_FLT_MIC_MAINBLK +126 0x6000 //TX_C_POST_FLT_MIC_REFBLK +127 0x0010 //TX_MIC_BLOCK_N +128 0x7E56 //TX_A_HP +129 0x4000 //TX_B_PE +130 0x1800 //TX_THR_PITCH_DET_0 +131 0x1000 //TX_THR_PITCH_DET_1 +132 0x0800 //TX_THR_PITCH_DET_2 +133 0x0008 //TX_PITCH_BFR_LEN +134 0x0003 //TX_SBD_PITCH_DET +135 0x0050 //TX_TD_AEC_L +136 0x4000 //TX_MU0_UNP_TD_AEC +137 0x1000 //TX_MU0_PTD_TD_AEC +138 0x0000 //TX_PP_RESRV_0 +139 0x2A94 //TX_PP_RESRV_1 +140 0x55F0 //TX_PP_RESRV_2 +141 0x0000 //TX_PP_RESRV_3 +142 0x0000 //TX_PP_RESRV_4 +143 0x0000 //TX_PP_RESRV_5 +144 0x0000 //TX_PP_RESRV_6 +145 0x0000 //TX_PP_RESRV_7 +146 0x0028 //TX_TAIL_LENGTH +147 0x0080 //TX_AEC_REF_GAIN_0 +148 0x0800 //TX_AEC_REF_GAIN_1 +149 0x0800 //TX_AEC_REF_GAIN_2 +150 0x7900 //TX_EAD_THR +151 0x2000 //TX_THR_RE_EST +152 0x0400 //TX_MIN_EQ_RE_EST_0 +153 0x0400 //TX_MIN_EQ_RE_EST_1 +154 0x0800 //TX_MIN_EQ_RE_EST_2 +155 0x0800 //TX_MIN_EQ_RE_EST_3 +156 0x1000 //TX_MIN_EQ_RE_EST_4 +157 0x1000 //TX_MIN_EQ_RE_EST_5 +158 0x1000 //TX_MIN_EQ_RE_EST_6 +159 0x1000 //TX_MIN_EQ_RE_EST_7 +160 0x1000 //TX_MIN_EQ_RE_EST_8 +161 0x1000 //TX_MIN_EQ_RE_EST_9 +162 0x1000 //TX_MIN_EQ_RE_EST_10 +163 0x1000 //TX_MIN_EQ_RE_EST_11 +164 0x1000 //TX_MIN_EQ_RE_EST_12 +165 0x3000 //TX_LAMBDA_RE_EST +166 0x1000 //TX_LAMBDA_CB_NLE +167 0x1800 //TX_C_POST_FLT +168 0x4000 //TX_GAIN_NP +169 0x003C //TX_SE_HOLD_N +170 0x0046 //TX_DT_HOLD_N +171 0x03E8 //TX_DT2_HOLD_N +172 0x6666 //TX_AEC_RESRV_0 +173 0x0000 //TX_AEC_RESRV_1 +174 0x0014 //TX_AEC_RESRV_2 +175 0x0000 //TX_MIC_DELAY_LENGTH +176 0x0000 //TX_REF_DELAY_LENGTH +177 0x0000 //TX_ADD_LINEIN_GAINL +178 0x0000 //TX_ADD_LINEIN_GAINH +179 0x0000 //TX_MIN_EQ_RE_EST_14 +180 0x0000 //TX_DTD_THR1_8 +181 0x7FFF //TX_DTD_THR2_8 +182 0x0000 //TX_DTD_MIC_BLK2 +183 0x0008 //TX_FRQ_LIN_LEN +184 0x7FFF //TX_FRQ_AEC_LEN_RHO +185 0x6000 //TX_MU0_UNP_FRQ_AEC +186 0x4000 //TX_MU0_PTD_FRQ_AEC +187 0x000A //TX_MINENOISETH +188 0x0800 //TX_MU0_RE_EST +189 0x0001 //TX_AEC_NUM_CH +190 0x0000 //TX_BIGECHOATTENUATION_MAX +191 0x2000 //TX_A_POST_FLT_MICBLK +192 0x0000 //TX_BLKENERTH +193 0x0000 //TX_BLKENERHIGHTH +194 0x0000 //TX_NORMENERTH +195 0x0000 //TX_NORMENERHIGHTH +196 0x0000 //TX_NORMENERHIGHTHL +197 0x7000 //TX_DTD_THR1_0 +198 0x7000 //TX_DTD_THR1_1 +199 0x7000 //TX_DTD_THR1_2 +200 0x7F00 //TX_DTD_THR1_3 +201 0x7F00 //TX_DTD_THR1_4 +202 0x7F00 //TX_DTD_THR1_5 +203 0x7F00 //TX_DTD_THR1_6 +204 0x2000 //TX_DTD_THR2_0 +205 0x2000 //TX_DTD_THR2_1 +206 0x2000 //TX_DTD_THR2_2 +207 0x1000 //TX_DTD_THR2_3 +208 0x1000 //TX_DTD_THR2_4 +209 0x1000 //TX_DTD_THR2_5 +210 0x1000 //TX_DTD_THR2_6 +211 0x6000 //TX_DTD_THR3 +212 0x0177 //TX_SPK_CUT_K +213 0x1B58 //TX_DT_CUT_K +214 0x0100 //TX_DT_CUT_THR +215 0x04EB //TX_COMFORT_G +216 0x01F4 //TX_POWER_YOUT_TH +217 0x4000 //TX_FDPFGAINECHO +218 0x0000 //TX_DTD_HD_THR +219 0x0000 //TX_SPK_CUT_K_S +220 0x0000 //TX_DTD_MIC_BLK +221 0x0400 //TX_ADPT_STRICT_L +222 0x0200 //TX_ADPT_STRICT_H +223 0x0C00 //TX_RATIO_DT_L_TH_LOW +224 0x2000 //TX_RATIO_DT_H_TH_LOW +225 0x1800 //TX_RATIO_DT_L_TH_HIGH +226 0x3000 //TX_RATIO_DT_H_TH_HIGH +227 0x0A00 //TX_RATIO_DT_L0_TH +228 0x7000 //TX_B_POST_FILT_ECHO_L +229 0x7FFF //TX_B_POST_FILT_ECHO_H +230 0x0200 //TX_MIN_G_CTRL_ECHO +231 0x7FFF //TX_B_LESSCUT_RTO_ECHO +232 0x0000 //TX_EPD_OFFSET_00 +233 0x0000 //TX_EPD_OFFST_01 +234 0x1388 //TX_RATIO_DT_L0_TH_HIGH +235 0x3A98 //TX_RATIO_DT_H_TH_CUT +236 0x7FFF //TX_MIN_EQ_RE_EST_13 +237 0x0000 //TX_DTD_THR1_7 +238 0x0000 //TX_DTD_THR2_7 +239 0x0800 //TX_DT_RESRV_7 +240 0x0800 //TX_DT_RESRV_8 +241 0x0000 //TX_DT_RESRV_9 +242 0xF600 //TX_THR_SN_EST_0 +243 0xFA00 //TX_THR_SN_EST_1 +244 0xFA00 //TX_THR_SN_EST_2 +245 0xF800 //TX_THR_SN_EST_3 +246 0xF800 //TX_THR_SN_EST_4 +247 0xF800 //TX_THR_SN_EST_5 +248 0xF800 //TX_THR_SN_EST_6 +249 0xF700 //TX_THR_SN_EST_7 +250 0x0000 //TX_DELTA_THR_SN_EST_0 +251 0x0200 //TX_DELTA_THR_SN_EST_1 +252 0x0200 //TX_DELTA_THR_SN_EST_2 +253 0x0200 //TX_DELTA_THR_SN_EST_3 +254 0x0100 //TX_DELTA_THR_SN_EST_4 +255 0x0200 //TX_DELTA_THR_SN_EST_5 +256 0x0100 //TX_DELTA_THR_SN_EST_6 +257 0x0200 //TX_DELTA_THR_SN_EST_7 +258 0x4000 //TX_LAMBDA_NN_EST_0 +259 0x4000 //TX_LAMBDA_NN_EST_1 +260 0x4000 //TX_LAMBDA_NN_EST_2 +261 0x4000 //TX_LAMBDA_NN_EST_3 +262 0x4000 //TX_LAMBDA_NN_EST_4 +263 0x4000 //TX_LAMBDA_NN_EST_5 +264 0x4000 //TX_LAMBDA_NN_EST_6 +265 0x4000 //TX_LAMBDA_NN_EST_7 +266 0x0400 //TX_N_SN_EST +267 0x001E //TX_INBEAM_T +268 0x0041 //TX_INBEAMHOLDT +269 0x2000 //TX_G_STRICT +270 0x2000 //TX_EQ_THR_BF +271 0x799A //TX_LAMBDA_EQ_BF +272 0x1000 //TX_NE_RTO_TH +273 0x1000 //TX_NE_RTO_TH_L +274 0x1000 //TX_MAINREFRTOH_TH_H +275 0x0600 //TX_MAINREFRTOH_TH_L +276 0x2000 //TX_MAINREFRTO_TH_H +277 0x1400 //TX_MAINREFRTO_TH_L +278 0x0000 //TX_MAINREFRTO_TH_EQ +279 0x1000 //TX_B_POST_FLT_0 +280 0x1000 //TX_B_POST_FLT_1 +281 0x0014 //TX_NS_LVL_CTRL_0 +282 0x002C //TX_NS_LVL_CTRL_1 +283 0x0016 //TX_NS_LVL_CTRL_2 +284 0x0018 //TX_NS_LVL_CTRL_3 +285 0x0016 //TX_NS_LVL_CTRL_4 +286 0x0012 //TX_NS_LVL_CTRL_5 +287 0x0016 //TX_NS_LVL_CTRL_6 +288 0x0017 //TX_NS_LVL_CTRL_7 +289 0x000E //TX_MIN_GAIN_S_0 +290 0x000D //TX_MIN_GAIN_S_1 +291 0x0012 //TX_MIN_GAIN_S_2 +292 0x0010 //TX_MIN_GAIN_S_3 +293 0x0012 //TX_MIN_GAIN_S_4 +294 0x0012 //TX_MIN_GAIN_S_5 +295 0x0012 //TX_MIN_GAIN_S_6 +296 0x0012 //TX_MIN_GAIN_S_7 +297 0x6000 //TX_NMOS_SUP +298 0x0000 //TX_NS_MAX_PRI_SNR_TH +299 0x0000 //TX_NMOS_SUP_MENSA +300 0x7FFF //TX_SNRI_SUP_0 +301 0x2000 //TX_SNRI_SUP_1 +302 0x2000 //TX_SNRI_SUP_2 +303 0x6000 //TX_SNRI_SUP_3 +304 0x6000 //TX_SNRI_SUP_4 +305 0x6000 //TX_SNRI_SUP_5 +306 0x3000 //TX_SNRI_SUP_6 +307 0x6000 //TX_SNRI_SUP_7 +308 0x6000 //TX_THR_LFNS +309 0x0017 //TX_G_LFNS +310 0x09C4 //TX_GAIN0_NTH +311 0x000A //TX_MUSIC_MORENS +312 0x7FFF //TX_A_POST_FILT_0 +313 0x2000 //TX_A_POST_FILT_1 +314 0x4000 //TX_A_POST_FILT_S_0 +315 0x4000 //TX_A_POST_FILT_S_1 +316 0x4000 //TX_A_POST_FILT_S_2 +317 0x4000 //TX_A_POST_FILT_S_3 +318 0x4000 //TX_A_POST_FILT_S_4 +319 0x4000 //TX_A_POST_FILT_S_5 +320 0x5000 //TX_A_POST_FILT_S_6 +321 0x7000 //TX_A_POST_FILT_S_7 +322 0x1000 //TX_B_POST_FILT_0 +323 0x5000 //TX_B_POST_FILT_1 +324 0x6000 //TX_B_POST_FILT_2 +325 0x6000 //TX_B_POST_FILT_3 +326 0x2000 //TX_B_POST_FILT_4 +327 0x1000 //TX_B_POST_FILT_5 +328 0x3000 //TX_B_POST_FILT_6 +329 0x3000 //TX_B_POST_FILT_7 +330 0x1000 //TX_B_LESSCUT_RTO_S_0 +331 0x1000 //TX_B_LESSCUT_RTO_S_1 +332 0x1000 //TX_B_LESSCUT_RTO_S_2 +333 0x1000 //TX_B_LESSCUT_RTO_S_3 +334 0x1000 //TX_B_LESSCUT_RTO_S_4 +335 0x1000 //TX_B_LESSCUT_RTO_S_5 +336 0x1000 //TX_B_LESSCUT_RTO_S_6 +337 0x1000 //TX_B_LESSCUT_RTO_S_7 +338 0x7E14 //TX_LAMBDA_PFILT +339 0x7C29 //TX_LAMBDA_PFILT_S_0 +340 0x7C29 //TX_LAMBDA_PFILT_S_1 +341 0x7C29 //TX_LAMBDA_PFILT_S_2 +342 0x7C29 //TX_LAMBDA_PFILT_S_3 +343 0x7C29 //TX_LAMBDA_PFILT_S_4 +344 0x7C29 //TX_LAMBDA_PFILT_S_5 +345 0x7C29 //TX_LAMBDA_PFILT_S_6 +346 0x7C29 //TX_LAMBDA_PFILT_S_7 +347 0x07D0 //TX_K_PEPPER +348 0x0800 //TX_A_PEPPER +349 0x1D4C //TX_K_PEPPER_HF +350 0x0400 //TX_A_PEPPER_HF +351 0x0001 //TX_HMNC_BST_FLG +352 0x4000 //TX_HMNC_BST_THR +353 0x0800 //TX_DT_BINVAD_TH_0 +354 0x0800 //TX_DT_BINVAD_TH_1 +355 0x0800 //TX_DT_BINVAD_TH_2 +356 0x0800 //TX_DT_BINVAD_TH_3 +357 0x0000 //TX_DT_BINVAD_ENDF +358 0x1000 //TX_C_POST_FLT_DT +359 0x7FFF //TX_NS_B_POST_FLT_LESSCUT +360 0x0100 //TX_DT_BOOST +361 0x0000 //TX_BF_SGRAD_FLG +362 0x0005 //TX_BF_DVG_TH +363 0x001E //TX_SN_C_F +364 0x0000 //TX_K_APT +365 0x0001 //TX_NOISEDET +366 0x0190 //TX_NDETCT +367 0x000A //TX_NOISE_TH_0 +368 0x7FFF //TX_NOISE_TH_0_2 +369 0x7FFF //TX_NOISE_TH_0_3 +370 0x01F4 //TX_NOISE_TH_1 +371 0x0DAC //TX_NOISE_TH_2 +372 0x2134 //TX_NOISE_TH_3 +373 0x6978 //TX_NOISE_TH_4 +374 0x57E4 //TX_NOISE_TH_5 +375 0x4BD6 //TX_NOISE_TH_5_2 +376 0x0001 //TX_NOISE_TH_5_3 +377 0x4E20 //TX_NOISE_TH_5_4 +378 0x1194 //TX_NOISE_TH_6 +379 0x0014 //TX_MINENOISE_TH +380 0xD508 //TX_MORENS_TFMASK_TH +381 0x0001 //TX_DRC_QUIET_FLOOR +382 0x6D60 //TX_RATIODTL_CUT_TH +383 0x0DAC //TX_DT_CUT_K1 +384 0x00A5 //TX_OUT_ENER_S_TH_CLEAN +385 0x00A5 //TX_OUT_ENER_S_TH_LESSCLEAN +386 0x00A5 //TX_OUT_ENER_S_TH_NOISY +387 0x0029 //TX_OUT_ENER_TH_NOISE +388 0x0200 //TX_OUT_ENER_TH_SPEECH +389 0x2000 //TX_SN_NPB_GAIN +390 0x0000 //TX_NN_NPB_GAIN +391 0x3000 //TX_POST_MASK_SUP_HSNE +392 0x07D0 //TX_TAIL_DET_TH +393 0x7FFF //TX_B_LESSCUT_RTO_WTA +394 0x0000 //TX_MEL_G_R +395 0x0080 //TX_SUPHIGH_TH +396 0x0000 //TX_MASK_G_R +397 0x0002 //TX_EXTRA_NS_L +398 0x1800 //TX_C_POST_FLT_MASK +399 0x7FFF //TX_A_POST_FLT_WNS +400 0x0148 //TX_MIN_G_LOW300HZ +401 0x0004 //TX_MAXLEVEL_CNG +402 0x00B4 //TX_STN_NOISE_TH +403 0x4000 //TX_POST_MASK_SUP +404 0x7FFF //TX_POST_MASK_ADJUST +405 0x00C8 //TX_NS_ENOISE_MIC0_TH +406 0x0014 //TX_MINENOISE_MIC0_TH +407 0x012C //TX_MINENOISE_MIC0_S_TH +408 0x2900 //TX_MIN_G_CTRL_SSNS +409 0x0800 //TX_METAL_RTO_THR +410 0x07D0 //TX_NS_FP_K_METAL +411 0x3A98 //TX_NOISEDET_BOOST_TH +412 0x0FA0 //TX_NSMOOTH_TH +413 0x0000 //TX_NS_RESRV_8 +414 0x1800 //TX_RHO_UPB +415 0x2328 //TX_N_HOLD_HS +416 0x006E //TX_N_RHO_BFR0 +417 0x7FFF //TX_LAMBDA_ARSP_EST +418 0x0100 //TX_EXTRA_GAIN_MICBLOCK +419 0x0333 //TX_THR_STD_NSR +420 0x019A //TX_THR_STD_PLH +421 0x03E8 //TX_N_HOLD_STD +422 0x0066 //TX_THR_STD_RHO +423 0x2800 //TX_BF_RESET_THR_HS +424 0x0CCD //TX_SB_RTO_MEAN_TH +425 0x0300 //TX_SB_RHO_MEAN_TH_NTALK +426 0x2000 //TX_SB_RTO_MEAN_TH_ABN +427 0x2EE0 //TX_SB_RTO_MEAN_TH_RUB +428 0x0990 //TX_WTA_EN_RTO_TH +429 0x1400 //TX_TOP_ENER_TH_F +430 0x0100 //TX_DESIRED_TALK_HOLDT +431 0x0800 //TX_MIC_BLOCK_FACTOR +432 0x0000 //TX_NSEST_BFRLRNRDC +433 0x0000 //TX_THR_POST_FLT_HS +434 0x0010 //TX_HS_VAD_BIN +435 0x2666 //TX_THR_VAD_HS +436 0x2CCD //TX_MEAN_RTO_MIN_TH2 +437 0x0032 //TX_SILENCE_T +438 0x0000 //TX_A_POST_FLT_WTA +439 0x799A //TX_LAMBDA_PFLT_WTA +440 0x03E8 //TX_SB_RHO_MEAN2_TH +441 0x03E8 //TX_SB_RHO_MEAN3_TH +442 0x0000 //TX_HS_RESRV_4 +443 0x0000 //TX_HS_RESRV_5 +444 0x0001 //TX_DOA_VAD_THR_1 +445 0x003C //TX_DOA_VAD_THR_2 +446 0x0028 //TX_DOA_VAD_THR1_0 +447 0x0028 //TX_DOA_VAD_THR1_1 +448 0x0000 //TX_SRC_DOA_RNG_LOW_0A +449 0x001E //TX_SRC_DOA_RNG_HIGH_0A +450 0x005A //TX_DFLT_SRC_DOA_0A +451 0x0000 //TX_SRC_DOA_RNG_LOW_0B +452 0x0000 //TX_SRC_DOA_RNG_HIGH_0B +453 0x0000 //TX_DFLT_SRC_DOA_0B +454 0x0000 //TX_SRC_DOA_RNG_LOW_0C +455 0x0000 //TX_SRC_DOA_RNG_HIGH_0C +456 0x0000 //TX_DFLT_SRC_DOA_0C +457 0x0000 //TX_SRC_DOA_RNG_LOW_0D +458 0x0000 //TX_SRC_DOA_RNG_HIGH_0D +459 0x0000 //TX_DFLT_SRC_DOA_0D +460 0x0000 //TX_SRC_DOA_RNG_LOW_1A +461 0x00B4 //TX_SRC_DOA_RNG_HIGH_1A +462 0x005A //TX_DFLT_SRC_DOA_1A +463 0x0000 //TX_SRC_DOA_RNG_LOW_1B +464 0x00B4 //TX_SRC_DOA_RNG_HIGH_1B +465 0x005A //TX_DFLT_SRC_DOA_1B +466 0x0000 //TX_SRC_DOA_RNG_LOW_1C +467 0x00B4 //TX_SRC_DOA_RNG_HIGH_1C +468 0x005A //TX_DFLT_SRC_DOA_1C +469 0x0000 //TX_SRC_DOA_RNG_LOW_1D +470 0x00B4 //TX_SRC_DOA_RNG_HIGH_1D +471 0x005A //TX_DFLT_SRC_DOA_1D +472 0x0100 //TX_BF_HOLDOFF_T +473 0x7FFF //TX_DOA_COST_FACTOR +474 0x0D9A //TX_MAINTOREFR_TH0 +475 0x071C //TX_DOA_TRK_THR +476 0x012C //TX_DOA_TRACK_HT +477 0x0200 //TX_N1_HOLD_HF +478 0x0100 //TX_N2_HOLD_HF +479 0x2A3D //TX_BF_RESET_THR_HF +480 0x7333 //TX_DOA_SMOOTH +481 0x0800 //TX_MU_BF +482 0x0800 //TX_BF_MU_LF_B2 +483 0x0040 //TX_BF_FC_END_BIN_B2 +484 0x0020 //TX_BF_FC_END_BIN +485 0x0000 //TX_HF_RESRV_25 +486 0x0000 //TX_HF_RESRV_26 +487 0x0007 //TX_N_DOA_SEED +488 0x0001 //TX_FINE_DOA_SEARCH_FLG +489 0x0000 //TX_HF_RESRV_27 +490 0x038E //TX_DLT_SRC_DOA_RNG +491 0x0200 //TX_BF_MU_LF +492 0x0000 //TX_DFLT_SRC_LOC_0 +493 0x7FFF //TX_DFLT_SRC_LOC_1 +494 0x0000 //TX_DFLT_SRC_LOC_2 +495 0x038E //TX_DOA_TRACK_VADTH +496 0x0000 //TX_DOA_TRACK_NEW +497 0x0300 //TX_NOR_OFF_THR +498 0x7C00 //TX_MORE_ON_700HZ_THR +499 0x2000 //TX_MU_BF_ADPT_NS +500 0x0000 //TX_ADAPT_LEN +501 0x6666 //TX_MORE_SNS +502 0x0000 //TX_NOR_OFF_TH1 +503 0x0000 //TX_WIDE_MASK_TH +504 0xD333 //TX_SUBSNRATIOHIGH4MEANBCK_THR +505 0x6000 //TX_C_POST_FLT_CUT +506 0x2000 //TX_RADIODTLV +507 0x0320 //TX_POWER_LINEIN_TH +508 0x0014 //TX_FE_VADCOUNT_TH_FC +509 0x000A //TX_ECHO_SUPP_FC +510 0x0C80 //TX_ECHO_TH +511 0x6666 //TX_MIC_TO_BFGAIN +512 0x0000 //TX_MICTOBFGAIN0 +513 0x0000 //TX_FASTMUE_TH +514 0x2CCC //TX_DEREVERB_LF_MU +515 0x3200 //TX_DEREVERB_HF_MU +516 0x0007 //TX_DEREVERB_DELAY +517 0x0004 //TX_DEREVERB_COEF_LEN +518 0x0003 //TX_DEREVERB_DNR +519 0x0000 //TX_DEREVERB_ALPHA +520 0x0000 //TX_DEREVERB_BETA +521 0x3A98 //TX_GSC_RTOL_TH +522 0x3A98 //TX_GSC_RTOH_TH +523 0x7E2C //TX_WIDE2_MEANHTH +524 0x0000 //TX_DR_RESRV_5 +525 0x0000 //TX_DR_RESRV_6 +526 0x0000 //TX_DR_RESRV_7 +527 0x0000 //TX_DR_RESRV_8 +528 0x1333 //TX_WIND_MARK_TH +529 0x399A //TX_CORR_THR +530 0x0004 //TX_SNR_THR +531 0x0010 //TX_ENGY_THR +532 0x1770 //TX_CORR_HIGH_TH +533 0x6000 //TX_ENGY_THR_2 +534 0x3400 //TX_MEAN_RTO_THR +535 0x0028 //TX_WNS_ENOISE_MIC0_TH +536 0x3000 //TX_RATIOMICL_TH +537 0x7FFF //TX_CALIG_HS +538 0x0000 //TX_LVL_CTRL +539 0x0010 //TX_WIND_SUPRTO +540 0x0014 //TX_WNS_MIN_G +541 0x0600 //TX_WNS_B_POST_FLT +542 0x3000 //TX_RATIOMICH_TH +543 0xD120 //TX_WIND_INBEAM_L_TH +544 0x0FA0 //TX_WIND_INBEAM_H_TH +545 0x2000 //TX_WNS_RESRV_0 +546 0x59D8 //TX_WNS_RESRV_1 +547 0x0200 //TX_WNS_RESRV_2 +548 0x0000 //TX_WNS_RESRV_3 +549 0x0000 //TX_WNS_RESRV_4 +550 0x0000 //TX_WNS_RESRV_5 +551 0x0000 //TX_WNS_RESRV_6 +552 0x0000 //TX_BVE_NOISE_FLOOR_0 +553 0x0070 //TX_BVE_NOISE_FLOOR_1 +554 0x0070 //TX_BVE_NOISE_FLOOR_2 +555 0x0010 //TX_BVE_NOISE_FLOOR_3 +556 0x0070 //TX_BVE_NOISE_FLOOR_4 +557 0x00B0 //TX_BVE_NOISE_FLOOR_5 +558 0x0E66 //TX_BVE_NOISE_FLOOR_6 +559 0x0050 //TX_BVE_NOISE_FLOOR_7 +560 0x770A //TX_BVE_NOISE_FLOOR_8 +561 0x0000 //TX_BVE_NOISE_FLOOR_9 +562 0x0000 //TX_BVE_IN_N +563 0x0000 //TX_BVE_OUT_N +564 0x0000 //TX_BVE_MICALPHA_DOWN +565 0x0000 //TX_PB_RESRV_1 +566 0x0030 //TX_FDEQ_SUBNUM +567 0x5C58 //TX_FDEQ_GAIN_0 +568 0x5048 //TX_FDEQ_GAIN_1 +569 0x4C4C //TX_FDEQ_GAIN_2 +570 0x494D //TX_FDEQ_GAIN_3 +571 0x4442 //TX_FDEQ_GAIN_4 +572 0x4450 //TX_FDEQ_GAIN_5 +573 0x5457 //TX_FDEQ_GAIN_6 +574 0x664C //TX_FDEQ_GAIN_7 +575 0x474E //TX_FDEQ_GAIN_8 +576 0x4A4E //TX_FDEQ_GAIN_9 +577 0x504F //TX_FDEQ_GAIN_10 +578 0x5652 //TX_FDEQ_GAIN_11 +579 0x504A //TX_FDEQ_GAIN_12 +580 0x4E48 //TX_FDEQ_GAIN_13 +581 0x484E //TX_FDEQ_GAIN_14 +582 0x7088 //TX_FDEQ_GAIN_15 +583 0x684C //TX_FDEQ_GAIN_16 +584 0x4C48 //TX_FDEQ_GAIN_17 +585 0x4848 //TX_FDEQ_GAIN_18 +586 0x4848 //TX_FDEQ_GAIN_19 +587 0x4848 //TX_FDEQ_GAIN_20 +588 0x4848 //TX_FDEQ_GAIN_21 +589 0x4848 //TX_FDEQ_GAIN_22 +590 0x4848 //TX_FDEQ_GAIN_23 +591 0x0202 //TX_FDEQ_BIN_0 +592 0x0104 //TX_FDEQ_BIN_1 +593 0x0502 //TX_FDEQ_BIN_2 +594 0x0202 //TX_FDEQ_BIN_3 +595 0x0504 //TX_FDEQ_BIN_4 +596 0x0708 //TX_FDEQ_BIN_5 +597 0x0808 //TX_FDEQ_BIN_6 +598 0x050E //TX_FDEQ_BIN_7 +599 0x0B0C //TX_FDEQ_BIN_8 +600 0x0F0F //TX_FDEQ_BIN_9 +601 0x0E0D //TX_FDEQ_BIN_10 +602 0x0F28 //TX_FDEQ_BIN_11 +603 0x110F //TX_FDEQ_BIN_12 +604 0x350F //TX_FDEQ_BIN_13 +605 0x1924 //TX_FDEQ_BIN_14 +606 0x1810 //TX_FDEQ_BIN_15 +607 0x1021 //TX_FDEQ_BIN_16 +608 0x1000 //TX_FDEQ_BIN_17 +609 0x0000 //TX_FDEQ_BIN_18 +610 0x0000 //TX_FDEQ_BIN_19 +611 0x0000 //TX_FDEQ_BIN_20 +612 0x0000 //TX_FDEQ_BIN_21 +613 0x0000 //TX_FDEQ_BIN_22 +614 0x0000 //TX_FDEQ_BIN_23 +615 0x0000 //TX_FDEQ_PADDING +616 0x0030 //TX_PREEQ_SUBNUM_MIC0 +617 0x4848 //TX_PREEQ_GAIN_MIC0_0 +618 0x4848 //TX_PREEQ_GAIN_MIC0_1 +619 0x4848 //TX_PREEQ_GAIN_MIC0_2 +620 0x4848 //TX_PREEQ_GAIN_MIC0_3 +621 0x4848 //TX_PREEQ_GAIN_MIC0_4 +622 0x4848 //TX_PREEQ_GAIN_MIC0_5 +623 0x4848 //TX_PREEQ_GAIN_MIC0_6 +624 0x4848 //TX_PREEQ_GAIN_MIC0_7 +625 0x4848 //TX_PREEQ_GAIN_MIC0_8 +626 0x4848 //TX_PREEQ_GAIN_MIC0_9 +627 0x4848 //TX_PREEQ_GAIN_MIC0_10 +628 0x4848 //TX_PREEQ_GAIN_MIC0_11 +629 0x4848 //TX_PREEQ_GAIN_MIC0_12 +630 0x4848 //TX_PREEQ_GAIN_MIC0_13 +631 0x4848 //TX_PREEQ_GAIN_MIC0_14 +632 0x4848 //TX_PREEQ_GAIN_MIC0_15 +633 0x4848 //TX_PREEQ_GAIN_MIC0_16 +634 0x4848 //TX_PREEQ_GAIN_MIC0_17 +635 0x4848 //TX_PREEQ_GAIN_MIC0_18 +636 0x4848 //TX_PREEQ_GAIN_MIC0_19 +637 0x4848 //TX_PREEQ_GAIN_MIC0_20 +638 0x4848 //TX_PREEQ_GAIN_MIC0_21 +639 0x4848 //TX_PREEQ_GAIN_MIC0_22 +640 0x4848 //TX_PREEQ_GAIN_MIC0_23 +641 0x251A //TX_PREEQ_BIN_MIC0_0 +642 0x0F0F //TX_PREEQ_BIN_MIC0_1 +643 0x0C0C //TX_PREEQ_BIN_MIC0_2 +644 0x0C0F //TX_PREEQ_BIN_MIC0_3 +645 0x0F0F //TX_PREEQ_BIN_MIC0_4 +646 0x0F09 //TX_PREEQ_BIN_MIC0_5 +647 0x0909 //TX_PREEQ_BIN_MIC0_6 +648 0x0908 //TX_PREEQ_BIN_MIC0_7 +649 0x070F //TX_PREEQ_BIN_MIC0_8 +650 0x1F08 //TX_PREEQ_BIN_MIC0_9 +651 0x0808 //TX_PREEQ_BIN_MIC0_10 +652 0x0920 //TX_PREEQ_BIN_MIC0_11 +653 0x2020 //TX_PREEQ_BIN_MIC0_12 +654 0x2021 //TX_PREEQ_BIN_MIC0_13 +655 0x0000 //TX_PREEQ_BIN_MIC0_14 +656 0x0000 //TX_PREEQ_BIN_MIC0_15 +657 0x0000 //TX_PREEQ_BIN_MIC0_16 +658 0x0000 //TX_PREEQ_BIN_MIC0_17 +659 0x0000 //TX_PREEQ_BIN_MIC0_18 +660 0x0000 //TX_PREEQ_BIN_MIC0_19 +661 0x0000 //TX_PREEQ_BIN_MIC0_20 +662 0x0000 //TX_PREEQ_BIN_MIC0_21 +663 0x0000 //TX_PREEQ_BIN_MIC0_22 +664 0x0000 //TX_PREEQ_BIN_MIC0_23 +665 0x0030 //TX_PREEQ_SUBNUM_MIC1 +666 0x4848 //TX_PREEQ_GAIN_MIC1_0 +667 0x4848 //TX_PREEQ_GAIN_MIC1_1 +668 0x4848 //TX_PREEQ_GAIN_MIC1_2 +669 0x4848 //TX_PREEQ_GAIN_MIC1_3 +670 0x4848 //TX_PREEQ_GAIN_MIC1_4 +671 0x4848 //TX_PREEQ_GAIN_MIC1_5 +672 0x494A //TX_PREEQ_GAIN_MIC1_6 +673 0x494A //TX_PREEQ_GAIN_MIC1_7 +674 0x4B4C //TX_PREEQ_GAIN_MIC1_8 +675 0x4D4E //TX_PREEQ_GAIN_MIC1_9 +676 0x4F52 //TX_PREEQ_GAIN_MIC1_10 +677 0x5458 //TX_PREEQ_GAIN_MIC1_11 +678 0x5B62 //TX_PREEQ_GAIN_MIC1_12 +679 0x6A66 //TX_PREEQ_GAIN_MIC1_13 +680 0x543E //TX_PREEQ_GAIN_MIC1_14 +681 0x3B38 //TX_PREEQ_GAIN_MIC1_15 +682 0x4848 //TX_PREEQ_GAIN_MIC1_16 +683 0x4848 //TX_PREEQ_GAIN_MIC1_17 +684 0x4848 //TX_PREEQ_GAIN_MIC1_18 +685 0x4848 //TX_PREEQ_GAIN_MIC1_19 +686 0x4848 //TX_PREEQ_GAIN_MIC1_20 +687 0x4848 //TX_PREEQ_GAIN_MIC1_21 +688 0x4848 //TX_PREEQ_GAIN_MIC1_22 +689 0x4848 //TX_PREEQ_GAIN_MIC1_23 +690 0x0202 //TX_PREEQ_BIN_MIC1_0 +691 0x0203 //TX_PREEQ_BIN_MIC1_1 +692 0x0303 //TX_PREEQ_BIN_MIC1_2 +693 0x0304 //TX_PREEQ_BIN_MIC1_3 +694 0x0405 //TX_PREEQ_BIN_MIC1_4 +695 0x0506 //TX_PREEQ_BIN_MIC1_5 +696 0x0708 //TX_PREEQ_BIN_MIC1_6 +697 0x090A //TX_PREEQ_BIN_MIC1_7 +698 0x0B0C //TX_PREEQ_BIN_MIC1_8 +699 0x0D0E //TX_PREEQ_BIN_MIC1_9 +700 0x1013 //TX_PREEQ_BIN_MIC1_10 +701 0x1719 //TX_PREEQ_BIN_MIC1_11 +702 0x1B1E //TX_PREEQ_BIN_MIC1_12 +703 0x1E1E //TX_PREEQ_BIN_MIC1_13 +704 0x1E28 //TX_PREEQ_BIN_MIC1_14 +705 0x3042 //TX_PREEQ_BIN_MIC1_15 +706 0x0000 //TX_PREEQ_BIN_MIC1_16 +707 0x0000 //TX_PREEQ_BIN_MIC1_17 +708 0x0000 //TX_PREEQ_BIN_MIC1_18 +709 0x0000 //TX_PREEQ_BIN_MIC1_19 +710 0x0000 //TX_PREEQ_BIN_MIC1_20 +711 0x0000 //TX_PREEQ_BIN_MIC1_21 +712 0x0000 //TX_PREEQ_BIN_MIC1_22 +713 0x0000 //TX_PREEQ_BIN_MIC1_23 +714 0x0030 //TX_PREEQ_SUBNUM_MIC2 +715 0x4848 //TX_PREEQ_GAIN_MIC2_0 +716 0x4848 //TX_PREEQ_GAIN_MIC2_1 +717 0x4848 //TX_PREEQ_GAIN_MIC2_2 +718 0x4848 //TX_PREEQ_GAIN_MIC2_3 +719 0x4848 //TX_PREEQ_GAIN_MIC2_4 +720 0x4848 //TX_PREEQ_GAIN_MIC2_5 +721 0x4848 //TX_PREEQ_GAIN_MIC2_6 +722 0x4848 //TX_PREEQ_GAIN_MIC2_7 +723 0x4848 //TX_PREEQ_GAIN_MIC2_8 +724 0x4848 //TX_PREEQ_GAIN_MIC2_9 +725 0x4848 //TX_PREEQ_GAIN_MIC2_10 +726 0x4848 //TX_PREEQ_GAIN_MIC2_11 +727 0x4848 //TX_PREEQ_GAIN_MIC2_12 +728 0x4848 //TX_PREEQ_GAIN_MIC2_13 +729 0x4848 //TX_PREEQ_GAIN_MIC2_14 +730 0x4848 //TX_PREEQ_GAIN_MIC2_15 +731 0x4848 //TX_PREEQ_GAIN_MIC2_16 +732 0x4848 //TX_PREEQ_GAIN_MIC2_17 +733 0x4848 //TX_PREEQ_GAIN_MIC2_18 +734 0x4848 //TX_PREEQ_GAIN_MIC2_19 +735 0x4848 //TX_PREEQ_GAIN_MIC2_20 +736 0x4848 //TX_PREEQ_GAIN_MIC2_21 +737 0x4848 //TX_PREEQ_GAIN_MIC2_22 +738 0x4848 //TX_PREEQ_GAIN_MIC2_23 +739 0x0608 //TX_PREEQ_BIN_MIC2_0 +740 0x0808 //TX_PREEQ_BIN_MIC2_1 +741 0x0808 //TX_PREEQ_BIN_MIC2_2 +742 0x0808 //TX_PREEQ_BIN_MIC2_3 +743 0x0808 //TX_PREEQ_BIN_MIC2_4 +744 0x0808 //TX_PREEQ_BIN_MIC2_5 +745 0x0808 //TX_PREEQ_BIN_MIC2_6 +746 0x0808 //TX_PREEQ_BIN_MIC2_7 +747 0x0808 //TX_PREEQ_BIN_MIC2_8 +748 0x0808 //TX_PREEQ_BIN_MIC2_9 +749 0x0808 //TX_PREEQ_BIN_MIC2_10 +750 0x0808 //TX_PREEQ_BIN_MIC2_11 +751 0x0808 //TX_PREEQ_BIN_MIC2_12 +752 0x0808 //TX_PREEQ_BIN_MIC2_13 +753 0x0808 //TX_PREEQ_BIN_MIC2_14 +754 0x0200 //TX_PREEQ_BIN_MIC2_15 +755 0x0000 //TX_PREEQ_BIN_MIC2_16 +756 0x0000 //TX_PREEQ_BIN_MIC2_17 +757 0x0000 //TX_PREEQ_BIN_MIC2_18 +758 0x0000 //TX_PREEQ_BIN_MIC2_19 +759 0x0000 //TX_PREEQ_BIN_MIC2_20 +760 0x0000 //TX_PREEQ_BIN_MIC2_21 +761 0x0000 //TX_PREEQ_BIN_MIC2_22 +762 0x0000 //TX_PREEQ_BIN_MIC2_23 +763 0x0006 //TX_MASKING_ABILITY +764 0x0800 //TX_NND_WEIGHT +765 0x0050 //TX_MIC_CALIBRATION_0 +766 0x0056 //TX_MIC_CALIBRATION_1 +767 0x0050 //TX_MIC_CALIBRATION_2 +768 0x0050 //TX_MIC_CALIBRATION_3 +769 0x0046 //TX_MIC_PWR_BIAS_0 +770 0x0042 //TX_MIC_PWR_BIAS_1 +771 0x0046 //TX_MIC_PWR_BIAS_2 +772 0x0046 //TX_MIC_PWR_BIAS_3 +773 0x0000 //TX_GAIN_LIMIT_0 +774 0x0006 //TX_GAIN_LIMIT_1 +775 0x0000 //TX_GAIN_LIMIT_2 +776 0x0000 //TX_GAIN_LIMIT_3 +777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN +778 0x7FDE //TX_BVE_VAD0_ALPHAUP +779 0x7F3A //TX_BVE_VAD0_ALPHADOWN +780 0x2000 //TX_BVE_GAINWEIGHT_NOFEVADLI +781 0x7F5B //TX_BVE_FEVADLI_ALPHA +782 0x7F19 //TX_BVE_NOVAD0_ALPHAUP +783 0x1000 //TX_TDDRC_ALPHA_UP_01 +784 0x1000 //TX_TDDRC_ALPHA_UP_02 +785 0x1000 //TX_TDDRC_ALPHA_UP_03 +786 0x1000 //TX_TDDRC_ALPHA_UP_04 +787 0x7EB8 //TX_TDDRC_ALPHA_DWN_01 +788 0x7EB8 //TX_TDDRC_ALPHA_DWN_02 +789 0x7EB8 //TX_TDDRC_ALPHA_DWN_03 +790 0x7EB8 //TX_TDDRC_ALPHA_DWN_04 +791 0x7FFF //TX_TDDRC_TD_DRC_LIMIT +792 0x0800 //TX_TDDRC_POST_LIMIT_GAIN +793 0x0000 //TX_TDDRC_RESRV_0 +794 0x0000 //TX_TDDRC_RESRV_1 +795 0x0018 //TX_FDDRC_BAND_MARGIN_0 +796 0x0030 //TX_FDDRC_BAND_MARGIN_1 +797 0x0050 //TX_FDDRC_BAND_MARGIN_2 +798 0x0080 //TX_FDDRC_BAND_MARGIN_3 +799 0x0007 //TX_FDDRC_BLOCK_EXP +800 0x5000 //TX_FDDRC_THRD_2_0 +801 0x5000 //TX_FDDRC_THRD_2_1 +802 0x5000 //TX_FDDRC_THRD_2_2 +803 0x5000 //TX_FDDRC_THRD_2_3 +804 0x6400 //TX_FDDRC_THRD_3_0 +805 0x6400 //TX_FDDRC_THRD_3_1 +806 0x6400 //TX_FDDRC_THRD_3_2 +807 0x6400 //TX_FDDRC_THRD_3_3 +808 0x2000 //TX_FDDRC_SLANT_0_0 +809 0x2000 //TX_FDDRC_SLANT_0_1 +810 0x2000 //TX_FDDRC_SLANT_0_2 +811 0x2000 //TX_FDDRC_SLANT_0_3 +812 0x5333 //TX_FDDRC_SLANT_1_0 +813 0x5333 //TX_FDDRC_SLANT_1_1 +814 0x5333 //TX_FDDRC_SLANT_1_2 +815 0x5333 //TX_FDDRC_SLANT_1_3 +816 0x0010 //TX_DEADMIC_SILENCE_TH +817 0x0600 //TX_MIC_DEGRADE_TH +818 0x0078 //TX_DEADMIC_CNT +819 0x0078 //TX_MIC_DEGRADE_CNT +820 0x0000 //TX_FDDRC_RESRV_4 +821 0x0000 //TX_FDDRC_RESRV_5 +822 0x0000 //TX_FDDRC_RESRV_6 +823 0x7FFF //TX_KS_NOISEPASTE_FACTOR +824 0x0001 //TX_KS_CONFIG +825 0x7FFF //TX_KS_GAIN_MIN +826 0x0000 //TX_KS_RESRV_0 +827 0x0000 //TX_KS_RESRV_1 +828 0x0000 //TX_KS_RESRV_2 +829 0x7C00 //TX_LAMBDA_PKA_FP +830 0x2000 //TX_TPKA_FP +831 0x0080 //TX_MIN_G_FP +832 0x2000 //TX_MAX_G_FP +833 0x0FA0 //TX_FFP_FP_K_METAL +834 0x4000 //TX_A_POST_FLT_FP +835 0x0F5C //TX_RTO_OUTBEAM_TH +836 0x4CCD //TX_TPKA_FP_THD +837 0x0000 //TX_MAX_G_FP_BLK +838 0x0000 //TX_FFP_FADEIN +839 0x0000 //TX_FFP_FADEOUT +840 0x0000 //TX_WHISPERCTH +841 0x0000 //TX_WHISPERHOLDT +842 0x0000 //TX_WHISP_ENTHH +843 0x0000 //TX_WHISP_ENTHL +844 0x0000 //TX_WHISP_RTOTH +845 0x0000 //TX_WHISP_RTOTH2 +846 0x0096 //TX_MUTE_PERIOD +847 0x0000 //TX_FADE_IN_PERIOD +848 0x0100 //TX_FFP_RESRV_2 +849 0x0020 //TX_FFP_RESRV_3 +850 0x0000 //TX_FFP_RESRV_4 +851 0x0000 //TX_FFP_RESRV_5 +852 0x0000 //TX_FFP_RESRV_6 +853 0x0002 //TX_FILTINDX +854 0x0002 //TX_TDDRC_THRD_0 +855 0x0003 //TX_TDDRC_THRD_1 +856 0x1500 //TX_TDDRC_THRD_2 +857 0x1500 //TX_TDDRC_THRD_3 +858 0x3000 //TX_TDDRC_SLANT_0 +859 0x6E00 //TX_TDDRC_SLANT_1 +860 0x1000 //TX_TDDRC_ALPHA_UP_00 +861 0x7EB8 //TX_TDDRC_ALPHA_DWN_00 +862 0x0000 //TX_TDDRC_HMNC_FLAG +863 0x199A //TX_TDDRC_HMNC_GAIN +864 0x0000 //TX_TDDRC_SMT_FLAG +865 0x0CCD //TX_TDDRC_SMT_W +866 0x062B //TX_TDDRC_DRC_GAIN +867 0x7FFF //TX_TDDRC_LMT_THRD +868 0x0000 //TX_TDDRC_LMT_ALPHA +869 0x0000 //TX_TFMASKLTH +870 0x0000 //TX_TFMASKLTHL +871 0x0CCD //TX_TFMASKHTH +872 0xECCD //TX_TFMASKLTH_BINVAD +873 0xFCCD //TX_TFMASKLTH_NS_EST +874 0xF800 //TX_TFMASKLTH_DOA +875 0x0CCD //TX_TFMASKTH_BLESSCUT +876 0x1000 //TX_B_LESSCUT_RTO_MASK +877 0x2000 //TX_SB_RHO_MEAN_TH_ABN +878 0x2000 //TX_B_POST_FLT_MASK +879 0x0000 //TX_B_POST_FLT_MASK1 +880 0x6333 //TX_GAIN_WIND_MASK +881 0x0000 //TX_TFMASK_BFSTRICT_MUSIC +882 0x0000 //TX_TFMASK_BFSTRICT_NOMUSIC +883 0x7333 //TX_FASTNS_OUTIN_TH +884 0x0CCD //TX_FASTNS_TFMASK_TH +885 0x0CCD //TX_FASTNS_TFMASKBIN_TH1 +886 0x0CCD //TX_FASTNS_TFMASKBIN_TH2 +887 0x0CCD //TX_FASTNS_TFMASKBIN_TH3 +888 0x0028 //TX_FASTNS_ARSPC_TH +889 0xC000 //TX_FASTNS_MASK5_TH +890 0x0810 //TX_POSTSSA_MIN_G_VR_MASK +891 0x1000 //TX_A_LESSCUT_RTO_MASK +892 0x1770 //TX_FASTNS_NOISETH +893 0xC000 //TX_FASTNS_SSA_THLFL +894 0xC000 //TX_FASTNS_SSA_THHFL +895 0xCCCC //TX_FASTNS_SSA_THLFH +896 0xD999 //TX_FASTNS_SSA_THHFH +897 0x2329 //TX_SENDFUNC_REG_MICMUTE +898 0x0010 //TX_SENDFUNC_REG_MICMUTE1 +899 0x03E8 //TX_MICMUTE_RATIO_THR +900 0x01A4 //TX_MICMUTE_AMP_THR +901 0x0004 //TX_MICMUTE_HPF_IND +902 0x00C0 //TX_MICMUTE_LOG_EYR_TH +903 0x0008 //TX_MICMUTE_CVG_TIME +904 0x0008 //TX_MICMUTE_RELEASE_TIME +905 0x0CD0 //TX_MIC_VOLUME_MIC0MUTE +906 0x0000 //TX_MICMUTE_EPD_OFFSET_0 +907 0x0028 //TX_MICMUTE_FRQ_AEC_L +908 0x7999 //TX_MICMUTE_EAD_THR +909 0x7FFF //TX_MICMUTE_LAMBDA_CB_NLE +910 0x3000 //TX_MICMUTE_LAMBDA_RE_EST +911 0x7F00 //TX_DTD_THR1_MICMUTE_0 +912 0x7000 //TX_DTD_THR1_MICMUTE_1 +913 0x7FFF //TX_DTD_THR1_MICMUTE_2 +914 0x7FFF //TX_DTD_THR1_MICMUTE_3 +915 0x2000 //TX_DTD_THR2_MICMUTE_0 +916 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_0 +917 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_1 +918 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_2 +919 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_3 +920 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_4 +921 0x7FFF //TX_MICMUTE_C_POST_FLT +922 0x03E8 //TX_MICMUTE_DT_CUT_K +923 0x0001 //TX_MICMUTE_DT_CUT_THR +924 0x03E8 //TX_MICMUTE_DT_CUT_K2 +925 0x0001 //TX_MICMUTE_DT_CUT_THR2 +926 0x0064 //TX_MICMUTE_DT2_HOLD_N +927 0x1000 //TX_MICMUTE_RATIODTH_THCUT +928 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOL +929 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOH +930 0x0400 //TX_MICMUTE_C_POST_FLT_MASK +931 0x7999 //TX_MICMUTE_RATIODTL_CUT_TH +932 0x3E80 //TX_MICMUTE_DT_CUT_K1 +933 0x0800 //TX_MICMUTE_N2_SN_EST +934 0xFC00 //TX_MICMUTE_THR_SN_EST_0 +935 0x001C //TX_MICMUTE_MIN_G_CTRL_0 +936 0x6000 //TX_MICMUTE_A_POST_FILT_S_0 +937 0x7000 //TX_MICMUTE_B_POST_FILT_0 +938 0x2710 //TX_MIC1RUB_AMP_THR +939 0x7FFF //TX_MIC1MUTE_RATIO_THR +940 0x0001 //TX_MIC1MUTE_AMP_THR +941 0x0008 //TX_MIC1MUTE_CVG_TIME +942 0x0008 //TX_MIC1MUTE_RELEASE_TIME +943 0x05A0 //TX_AMS_RESRV_01 +944 0x3FFF //TX_AMS_RESRV_02 +945 0x7FFF //TX_AMS_RESRV_03 +946 0x0000 //TX_AMS_RESRV_04 +947 0x0000 //TX_AMS_RESRV_05 +948 0x0000 //TX_AMS_RESRV_06 +949 0x0000 //TX_AMS_RESRV_07 +950 0x0000 //TX_AMS_RESRV_08 +951 0x0000 //TX_AMS_RESRV_09 +952 0x0000 //TX_AMS_RESRV_10 +953 0x0000 //TX_AMS_RESRV_11 +954 0x0000 //TX_AMS_RESRV_12 +955 0x0000 //TX_AMS_RESRV_13 +956 0x0000 //TX_AMS_RESRV_14 +957 0x0000 //TX_AMS_RESRV_15 +958 0x0000 //TX_AMS_RESRV_16 +959 0x0000 //TX_AMS_RESRV_17 +960 0x0000 //TX_AMS_RESRV_18 +961 0x0000 //TX_AMS_RESRV_19 +#RX +0 0x000C //RX_RECVFUNC_MODE_0 +1 0x0000 //RX_RECVFUNC_MODE_1 +2 0x0003 //RX_SAMPLINGFREQ_SIG +3 0x0003 //RX_SAMPLINGFREQ_PROC +4 0x000A //RX_FRAME_SZ +5 0x0000 //RX_DELAY_OPT +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +10 0x0800 //RX_PGA +11 0x7FFF //RX_A_HP +12 0x4000 //RX_B_PE +13 0x5800 //RX_THR_PITCH_DET_0 +14 0x5000 //RX_THR_PITCH_DET_1 +15 0x4000 //RX_THR_PITCH_DET_2 +16 0x0008 //RX_PITCH_BFR_LEN +17 0x0003 //RX_SBD_PITCH_DET +18 0x0100 //RX_PP_RESRV_0 +19 0x0020 //RX_PP_RESRV_1 +20 0x0600 //RX_N_SN_EST +21 0x000C //RX_N2_SN_EST +22 0x000F //RX_NS_LVL_CTRL +23 0xF800 //RX_THR_SN_EST +24 0x7E00 //RX_LAMBDA_PFILT +25 0x000A //RX_FENS_RESRV_0 +26 0x0190 //RX_FENS_RESRV_1 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +30 0x0002 //RX_EXTRA_NS_L +31 0x0800 //RX_EXTRA_NS_A +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +35 0x199A //RX_A_POST_FLT +36 0x0000 //RX_LMT_THRD +37 0x4000 //RX_LMT_ALPHA +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +111 0x0002 //RX_FILTINDX +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +125 0x7C00 //RX_LAMBDA_PKA_FP +126 0x2000 //RX_TPKA_FP +127 0x2000 //RX_MIN_G_FP +128 0x0080 //RX_MAX_G_FP +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +131 0x0000 //RX_MAXLEVEL_CNG +132 0x3000 //RX_BWE_UV_TH +133 0x3000 //RX_BWE_UV_TH2 +134 0x1800 //RX_BWE_UV_TH3 +135 0x1000 //RX_BWE_V_TH +136 0x04CD //RX_BWE_GAIN1_V_TH1 +137 0x0F33 //RX_BWE_GAIN1_V_TH2 +138 0x7333 //RX_BWE_UV_EQ +139 0x199A //RX_BWE_V_EQ +140 0x7333 //RX_BWE_TONE_TH +141 0x0004 //RX_BWE_UV_HOLD_T +142 0x6CCD //RX_BWE_GAIN2_ALPHA +143 0x799A //RX_BWE_GAIN3_ALPHA +144 0x001E //RX_BWE_CUTOFF +145 0x3000 //RX_BWE_GAINFILL +146 0x3200 //RX_BWE_MAXTH_TONE +147 0x2000 //RX_BWE_EQ_0 +148 0x2000 //RX_BWE_EQ_1 +149 0x2000 //RX_BWE_EQ_2 +150 0x2000 //RX_BWE_EQ_3 +151 0x2000 //RX_BWE_EQ_4 +152 0x2000 //RX_BWE_EQ_5 +153 0x2000 //RX_BWE_EQ_6 +154 0x0000 //RX_BWE_RESRV_0 +155 0x0000 //RX_BWE_RESRV_1 +156 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#RX 2 +157 0x000C //RX_RECVFUNC_MODE_0 +158 0x0000 //RX_RECVFUNC_MODE_1 +159 0x0003 //RX_SAMPLINGFREQ_SIG +160 0x0003 //RX_SAMPLINGFREQ_PROC +161 0x000A //RX_FRAME_SZ +162 0x0000 //RX_DELAY_OPT +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +167 0x0800 //RX_PGA +168 0x7FFF //RX_A_HP +169 0x4000 //RX_B_PE +170 0x5800 //RX_THR_PITCH_DET_0 +171 0x5000 //RX_THR_PITCH_DET_1 +172 0x4000 //RX_THR_PITCH_DET_2 +173 0x0008 //RX_PITCH_BFR_LEN +174 0x0003 //RX_SBD_PITCH_DET +175 0x0100 //RX_PP_RESRV_0 +176 0x0020 //RX_PP_RESRV_1 +177 0x0600 //RX_N_SN_EST +178 0x000C //RX_N2_SN_EST +179 0x000F //RX_NS_LVL_CTRL +180 0xF800 //RX_THR_SN_EST +181 0x7E00 //RX_LAMBDA_PFILT +182 0x000A //RX_FENS_RESRV_0 +183 0x0190 //RX_FENS_RESRV_1 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +187 0x0002 //RX_EXTRA_NS_L +188 0x0800 //RX_EXTRA_NS_A +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +192 0x199A //RX_A_POST_FLT +193 0x0000 //RX_LMT_THRD +194 0x4000 //RX_LMT_ALPHA +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +268 0x0002 //RX_FILTINDX +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +282 0x7C00 //RX_LAMBDA_PKA_FP +283 0x2000 //RX_TPKA_FP +284 0x2000 //RX_MIN_G_FP +285 0x0080 //RX_MAX_G_FP +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +288 0x0000 //RX_MAXLEVEL_CNG +289 0x3000 //RX_BWE_UV_TH +290 0x3000 //RX_BWE_UV_TH2 +291 0x1800 //RX_BWE_UV_TH3 +292 0x1000 //RX_BWE_V_TH +293 0x04CD //RX_BWE_GAIN1_V_TH1 +294 0x0F33 //RX_BWE_GAIN1_V_TH2 +295 0x7333 //RX_BWE_UV_EQ +296 0x199A //RX_BWE_V_EQ +297 0x7333 //RX_BWE_TONE_TH +298 0x0004 //RX_BWE_UV_HOLD_T +299 0x6CCD //RX_BWE_GAIN2_ALPHA +300 0x799A //RX_BWE_GAIN3_ALPHA +301 0x001E //RX_BWE_CUTOFF +302 0x3000 //RX_BWE_GAINFILL +303 0x3200 //RX_BWE_MAXTH_TONE +304 0x2000 //RX_BWE_EQ_0 +305 0x2000 //RX_BWE_EQ_1 +306 0x2000 //RX_BWE_EQ_2 +307 0x2000 //RX_BWE_EQ_3 +308 0x2000 //RX_BWE_EQ_4 +309 0x2000 //RX_BWE_EQ_5 +310 0x2000 //RX_BWE_EQ_6 +311 0x0000 //RX_BWE_RESRV_0 +312 0x0000 //RX_BWE_RESRV_1 +313 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 + +#CASE_NAME HANDSET-HANDSET_HAC-VOICE_GENERIC-FB +#PARAM_MODE FULL +#PARAM_TYPE TX+2RX +#TOTAL_CUSTOM_STEP 7+7 +#TX +0 0x0000 //TX_OPERATION_MODE_0 +1 0x0000 //TX_OPERATION_MODE_1 +2 0x0026 //TX_PATCH_REG +3 0x6B7E //TX_SENDFUNC_MODE_0 +4 0x0001 //TX_SENDFUNC_MODE_1 +5 0x0002 //TX_NUM_MIC +6 0x0004 //TX_SAMPLINGFREQ_SIG +7 0x0004 //TX_SAMPLINGFREQ_PROC +8 0x000A //TX_FRAME_SZ_SIG +9 0x000A //TX_FRAME_SZ +10 0x0000 //TX_DELAY_OPT +11 0x0028 //TX_MAX_TAIL_LENGTH +12 0x0001 //TX_NUM_LOUTCHN +13 0x0001 //TX_MAXNUM_AECREF +14 0x0000 //TX_DBG_FUNC_REG +15 0x0000 //TX_DBG_FUNC_REG1 +16 0x0000 //TX_SYS_RESRV_0 +17 0x0000 //TX_SYS_RESRV_1 +18 0x0000 //TX_SYS_RESRV_2 +19 0x0000 //TX_SYS_RESRV_3 +20 0x0000 //TX_DIST2REF0 +21 0x00A3 //TX_DIST2REF1 +22 0x0000 //TX_DIST2REF_02 +23 0x0000 //TX_DIST2REF_03 +24 0x0000 //TX_DIST2REF_04 +25 0x0000 //TX_DIST2REF_05 +26 0x0000 //TX_MMIC +27 0x1000 //TX_PGA_0 +28 0x1000 //TX_PGA_1 +29 0x1000 //TX_PGA_2 +30 0x0000 //TX_PGA_3 +31 0x0000 //TX_PGA_4 +32 0x0000 //TX_PGA_5 +33 0x0000 //TX_MIC_PAIRS +34 0x0000 //TX_MIC_PAIRS_HS +35 0x0002 //TX_MICS_FOR_BF +36 0x0000 //TX_MIC_PAIRS_FORL1 +37 0x0002 //TX_MICS_OF_PAIR0 +38 0x0002 //TX_MICS_OF_PAIR1 +39 0x0002 //TX_MICS_OF_PAIR2 +40 0x0002 //TX_MICS_OF_PAIR3 +41 0x0000 //TX_MIC_DATA_SRC0 +42 0x0002 //TX_MIC_DATA_SRC1 +43 0x0001 //TX_MIC_DATA_SRC2 +44 0x0000 //TX_MIC_DATA_SRC3 +45 0x0000 //TX_MIC_PAIR_CH_04 +46 0x0000 //TX_MIC_PAIR_CH_05 +47 0x0000 //TX_MIC_PAIR_CH_10 +48 0x0000 //TX_MIC_PAIR_CH_11 +49 0x0000 //TX_MIC_PAIR_CH_12 +50 0x0000 //TX_MIC_PAIR_CH_13 +51 0x0000 //TX_MIC_PAIR_CH_14 +52 0x05DC //TX_HD_BIN_MASK +53 0x0010 //TX_HD_SUBAND_MASK +54 0x19A1 //TX_HD_FRAME_AVG_MASK +55 0x0320 //TX_HD_MIN_FRQ +56 0x1000 //TX_HD_ALPHA_PSD +57 0x1100 //TX_T_PHPR1 +58 0x0000 //TX_T_PHPR2 +59 0x0000 //TX_T_PTPR +60 0x0000 //TX_T_PNPR +61 0x0000 //TX_T_PAPR1 +62 0xEE6C //TX_T_PSDVAT +63 0x0800 //TX_CNT +64 0x4000 //TX_ANTI_HOWL_GAIN +65 0x0001 //TX_MICFORBFMARK_0 +66 0x0001 //TX_MICFORBFMARK_1 +67 0x0001 //TX_MICFORBFMARK_2 +68 0x0001 //TX_MICFORBFMARK_3 +69 0x0001 //TX_MICFORBFMARK_4 +70 0x0001 //TX_MICFORBFMARK_5 +71 0x0000 //TX_DIST2REF_10 +72 0x3A66 //TX_DIST2REF_11 +73 0x0000 //TX_DIST2REF2 +74 0x0000 //TX_DIST2REF_13 +75 0x0000 //TX_DIST2REF_14 +76 0x0000 //TX_DIST2REF_15 +77 0x0000 //TX_DIST2REF_20 +78 0x0000 //TX_DIST2REF_21 +79 0x0000 //TX_DIST2REF_22 +80 0x0000 //TX_DIST2REF_23 +81 0x0000 //TX_DIST2REF_24 +82 0x0000 //TX_DIST2REF_25 +83 0x0000 //TX_DIST2REF_30 +84 0x0000 //TX_DIST2REF_31 +85 0x0000 //TX_DIST2REF_32 +86 0x0000 //TX_DIST2REF_33 +87 0x0000 //TX_DIST2REF_34 +88 0x0000 //TX_DIST2REF_35 +89 0x0000 //TX_MIC_LOC_00 +90 0x0000 //TX_MIC_LOC_01 +91 0x0000 //TX_MIC_LOC_02 +92 0x0000 //TX_MIC_LOC_03 +93 0x0000 //TX_MIC_LOC_04 +94 0x0000 //TX_MIC_LOC_05 +95 0x0000 //TX_MIC_LOC_10 +96 0x0000 //TX_MIC_LOC_11 +97 0x0000 //TX_MIC_LOC_12 +98 0x0000 //TX_MIC_LOC_13 +99 0x0000 //TX_MIC_LOC_14 +100 0x0000 //TX_MIC_LOC_15 +101 0x0000 //TX_MIC_LOC_20 +102 0x0000 //TX_MIC_LOC_21 +103 0x0000 //TX_MIC_LOC_22 +104 0x0000 //TX_MIC_LOC_23 +105 0x0000 //TX_MIC_LOC_24 +106 0x0000 //TX_MIC_LOC_25 +107 0x0200 //TX_MIC_REFBLK_VOLUME +108 0x0AAC //TX_MIC_BLOCK_VOLUME +109 0x0000 //TX_INVERSE_MASK +110 0x0000 //TX_ADCS_MASK +111 0x04D0 //TX_ADCS_GAIN +112 0x4000 //TX_NFC_GAINFAC +113 0x0000 //TX_MAINMIC_BLKFACTOR +114 0x0000 //TX_REFMIC_BLKFACTOR +115 0x0000 //TX_BLMIC_BLKFACTOR +116 0x0000 //TX_BRMIC_BLKFACTOR +117 0x0031 //TX_MICBLK_START_BIN +118 0x0060 //TX_MICBLK_END_BIN +119 0x0015 //TX_MICBLK_FE_HOLD +120 0xFFF2 //TX_MICBLK_MR_EXP_TH +121 0xFFF2 //TX_MICBLK_LR_EXP_TH +122 0x0000 //TX_FENE_HOLD +123 0x4000 //TX_FE_ENER_TH_MTS +124 0x0004 //TX_FE_ENER_TH_EXP +125 0x6000 //TX_C_POST_FLT_MIC_MAINBLK +126 0x6000 //TX_C_POST_FLT_MIC_REFBLK +127 0x0010 //TX_MIC_BLOCK_N +128 0x7E56 //TX_A_HP +129 0x4000 //TX_B_PE +130 0x1800 //TX_THR_PITCH_DET_0 +131 0x1000 //TX_THR_PITCH_DET_1 +132 0x0800 //TX_THR_PITCH_DET_2 +133 0x0008 //TX_PITCH_BFR_LEN +134 0x0003 //TX_SBD_PITCH_DET +135 0x0050 //TX_TD_AEC_L +136 0x4000 //TX_MU0_UNP_TD_AEC +137 0x1000 //TX_MU0_PTD_TD_AEC +138 0x0000 //TX_PP_RESRV_0 +139 0x2A94 //TX_PP_RESRV_1 +140 0x55F0 //TX_PP_RESRV_2 +141 0x0000 //TX_PP_RESRV_3 +142 0x0000 //TX_PP_RESRV_4 +143 0x0000 //TX_PP_RESRV_5 +144 0x0000 //TX_PP_RESRV_6 +145 0x0000 //TX_PP_RESRV_7 +146 0x0028 //TX_TAIL_LENGTH +147 0x0080 //TX_AEC_REF_GAIN_0 +148 0x0800 //TX_AEC_REF_GAIN_1 +149 0x0800 //TX_AEC_REF_GAIN_2 +150 0x7900 //TX_EAD_THR +151 0x2000 //TX_THR_RE_EST +152 0x0400 //TX_MIN_EQ_RE_EST_0 +153 0x0400 //TX_MIN_EQ_RE_EST_1 +154 0x0800 //TX_MIN_EQ_RE_EST_2 +155 0x0800 //TX_MIN_EQ_RE_EST_3 +156 0x1000 //TX_MIN_EQ_RE_EST_4 +157 0x1000 //TX_MIN_EQ_RE_EST_5 +158 0x1000 //TX_MIN_EQ_RE_EST_6 +159 0x1000 //TX_MIN_EQ_RE_EST_7 +160 0x1000 //TX_MIN_EQ_RE_EST_8 +161 0x1000 //TX_MIN_EQ_RE_EST_9 +162 0x1000 //TX_MIN_EQ_RE_EST_10 +163 0x1000 //TX_MIN_EQ_RE_EST_11 +164 0x1000 //TX_MIN_EQ_RE_EST_12 +165 0x3000 //TX_LAMBDA_RE_EST +166 0x1000 //TX_LAMBDA_CB_NLE +167 0x1800 //TX_C_POST_FLT +168 0x4000 //TX_GAIN_NP +169 0x003C //TX_SE_HOLD_N +170 0x0046 //TX_DT_HOLD_N +171 0x03E8 //TX_DT2_HOLD_N +172 0x6666 //TX_AEC_RESRV_0 +173 0x0000 //TX_AEC_RESRV_1 +174 0x0014 //TX_AEC_RESRV_2 +175 0x0000 //TX_MIC_DELAY_LENGTH +176 0x0000 //TX_REF_DELAY_LENGTH +177 0x0000 //TX_ADD_LINEIN_GAINL +178 0x0000 //TX_ADD_LINEIN_GAINH +179 0x0000 //TX_MIN_EQ_RE_EST_14 +180 0x0000 //TX_DTD_THR1_8 +181 0x7FFF //TX_DTD_THR2_8 +182 0x0000 //TX_DTD_MIC_BLK2 +183 0x0008 //TX_FRQ_LIN_LEN +184 0x7FFF //TX_FRQ_AEC_LEN_RHO +185 0x6000 //TX_MU0_UNP_FRQ_AEC +186 0x4000 //TX_MU0_PTD_FRQ_AEC +187 0x000A //TX_MINENOISETH +188 0x0800 //TX_MU0_RE_EST +189 0x0001 //TX_AEC_NUM_CH +190 0x0000 //TX_BIGECHOATTENUATION_MAX +191 0x2000 //TX_A_POST_FLT_MICBLK +192 0x0000 //TX_BLKENERTH +193 0x0000 //TX_BLKENERHIGHTH +194 0x0000 //TX_NORMENERTH +195 0x0000 //TX_NORMENERHIGHTH +196 0x0000 //TX_NORMENERHIGHTHL +197 0x7000 //TX_DTD_THR1_0 +198 0x7000 //TX_DTD_THR1_1 +199 0x7000 //TX_DTD_THR1_2 +200 0x7F00 //TX_DTD_THR1_3 +201 0x7F00 //TX_DTD_THR1_4 +202 0x7F00 //TX_DTD_THR1_5 +203 0x7F00 //TX_DTD_THR1_6 +204 0x2000 //TX_DTD_THR2_0 +205 0x2000 //TX_DTD_THR2_1 +206 0x2000 //TX_DTD_THR2_2 +207 0x1000 //TX_DTD_THR2_3 +208 0x1000 //TX_DTD_THR2_4 +209 0x1000 //TX_DTD_THR2_5 +210 0x1000 //TX_DTD_THR2_6 +211 0x6000 //TX_DTD_THR3 +212 0x0177 //TX_SPK_CUT_K +213 0x1B58 //TX_DT_CUT_K +214 0x0100 //TX_DT_CUT_THR +215 0x04EB //TX_COMFORT_G +216 0x01F4 //TX_POWER_YOUT_TH +217 0x4000 //TX_FDPFGAINECHO +218 0x0000 //TX_DTD_HD_THR +219 0x0000 //TX_SPK_CUT_K_S +220 0x0000 //TX_DTD_MIC_BLK +221 0x0400 //TX_ADPT_STRICT_L +222 0x0200 //TX_ADPT_STRICT_H +223 0x0C00 //TX_RATIO_DT_L_TH_LOW +224 0x2000 //TX_RATIO_DT_H_TH_LOW +225 0x1800 //TX_RATIO_DT_L_TH_HIGH +226 0x3000 //TX_RATIO_DT_H_TH_HIGH +227 0x0A00 //TX_RATIO_DT_L0_TH +228 0x7000 //TX_B_POST_FILT_ECHO_L +229 0x7FFF //TX_B_POST_FILT_ECHO_H +230 0x0200 //TX_MIN_G_CTRL_ECHO +231 0x7FFF //TX_B_LESSCUT_RTO_ECHO +232 0x0000 //TX_EPD_OFFSET_00 +233 0x0000 //TX_EPD_OFFST_01 +234 0x1388 //TX_RATIO_DT_L0_TH_HIGH +235 0x3A98 //TX_RATIO_DT_H_TH_CUT +236 0x7FFF //TX_MIN_EQ_RE_EST_13 +237 0x0000 //TX_DTD_THR1_7 +238 0x0000 //TX_DTD_THR2_7 +239 0x0800 //TX_DT_RESRV_7 +240 0x0800 //TX_DT_RESRV_8 +241 0x0000 //TX_DT_RESRV_9 +242 0xF600 //TX_THR_SN_EST_0 +243 0xFA00 //TX_THR_SN_EST_1 +244 0xFA00 //TX_THR_SN_EST_2 +245 0xF800 //TX_THR_SN_EST_3 +246 0xF800 //TX_THR_SN_EST_4 +247 0xF800 //TX_THR_SN_EST_5 +248 0xF800 //TX_THR_SN_EST_6 +249 0xF700 //TX_THR_SN_EST_7 +250 0x0000 //TX_DELTA_THR_SN_EST_0 +251 0x0200 //TX_DELTA_THR_SN_EST_1 +252 0x0200 //TX_DELTA_THR_SN_EST_2 +253 0x0200 //TX_DELTA_THR_SN_EST_3 +254 0x0100 //TX_DELTA_THR_SN_EST_4 +255 0x0200 //TX_DELTA_THR_SN_EST_5 +256 0x0100 //TX_DELTA_THR_SN_EST_6 +257 0x0200 //TX_DELTA_THR_SN_EST_7 +258 0x4000 //TX_LAMBDA_NN_EST_0 +259 0x4000 //TX_LAMBDA_NN_EST_1 +260 0x4000 //TX_LAMBDA_NN_EST_2 +261 0x4000 //TX_LAMBDA_NN_EST_3 +262 0x4000 //TX_LAMBDA_NN_EST_4 +263 0x4000 //TX_LAMBDA_NN_EST_5 +264 0x4000 //TX_LAMBDA_NN_EST_6 +265 0x4000 //TX_LAMBDA_NN_EST_7 +266 0x0400 //TX_N_SN_EST +267 0x001E //TX_INBEAM_T +268 0x0041 //TX_INBEAMHOLDT +269 0x2000 //TX_G_STRICT +270 0x2000 //TX_EQ_THR_BF +271 0x799A //TX_LAMBDA_EQ_BF +272 0x1000 //TX_NE_RTO_TH +273 0x1000 //TX_NE_RTO_TH_L +274 0x1000 //TX_MAINREFRTOH_TH_H +275 0x0600 //TX_MAINREFRTOH_TH_L +276 0x2000 //TX_MAINREFRTO_TH_H +277 0x1400 //TX_MAINREFRTO_TH_L +278 0x0000 //TX_MAINREFRTO_TH_EQ +279 0x1000 //TX_B_POST_FLT_0 +280 0x2000 //TX_B_POST_FLT_1 +281 0x0014 //TX_NS_LVL_CTRL_0 +282 0x0016 //TX_NS_LVL_CTRL_1 +283 0x0016 //TX_NS_LVL_CTRL_2 +284 0x0018 //TX_NS_LVL_CTRL_3 +285 0x0016 //TX_NS_LVL_CTRL_4 +286 0x0012 //TX_NS_LVL_CTRL_5 +287 0x0016 //TX_NS_LVL_CTRL_6 +288 0x0017 //TX_NS_LVL_CTRL_7 +289 0x000E //TX_MIN_GAIN_S_0 +290 0x0007 //TX_MIN_GAIN_S_1 +291 0x0012 //TX_MIN_GAIN_S_2 +292 0x0010 //TX_MIN_GAIN_S_3 +293 0x0012 //TX_MIN_GAIN_S_4 +294 0x0012 //TX_MIN_GAIN_S_5 +295 0x0012 //TX_MIN_GAIN_S_6 +296 0x0012 //TX_MIN_GAIN_S_7 +297 0x6000 //TX_NMOS_SUP +298 0x0000 //TX_NS_MAX_PRI_SNR_TH +299 0x0000 //TX_NMOS_SUP_MENSA +300 0x7FFF //TX_SNRI_SUP_0 +301 0x6000 //TX_SNRI_SUP_1 +302 0x6000 //TX_SNRI_SUP_2 +303 0x6000 //TX_SNRI_SUP_3 +304 0x6000 //TX_SNRI_SUP_4 +305 0x6000 //TX_SNRI_SUP_5 +306 0x6000 //TX_SNRI_SUP_6 +307 0x6000 //TX_SNRI_SUP_7 +308 0x6000 //TX_THR_LFNS +309 0x0017 //TX_G_LFNS +310 0x09C4 //TX_GAIN0_NTH +311 0x000A //TX_MUSIC_MORENS +312 0x7FFF //TX_A_POST_FILT_0 +313 0x2000 //TX_A_POST_FILT_1 +314 0x4000 //TX_A_POST_FILT_S_0 +315 0x4000 //TX_A_POST_FILT_S_1 +316 0x4000 //TX_A_POST_FILT_S_2 +317 0x4000 //TX_A_POST_FILT_S_3 +318 0x4000 //TX_A_POST_FILT_S_4 +319 0x4000 //TX_A_POST_FILT_S_5 +320 0x5000 //TX_A_POST_FILT_S_6 +321 0x7000 //TX_A_POST_FILT_S_7 +322 0x1000 //TX_B_POST_FILT_0 +323 0x2000 //TX_B_POST_FILT_1 +324 0x2000 //TX_B_POST_FILT_2 +325 0x2000 //TX_B_POST_FILT_3 +326 0x2000 //TX_B_POST_FILT_4 +327 0x2000 //TX_B_POST_FILT_5 +328 0x3000 //TX_B_POST_FILT_6 +329 0x3000 //TX_B_POST_FILT_7 +330 0x1000 //TX_B_LESSCUT_RTO_S_0 +331 0x1000 //TX_B_LESSCUT_RTO_S_1 +332 0x1000 //TX_B_LESSCUT_RTO_S_2 +333 0x1000 //TX_B_LESSCUT_RTO_S_3 +334 0x1000 //TX_B_LESSCUT_RTO_S_4 +335 0x1000 //TX_B_LESSCUT_RTO_S_5 +336 0x1000 //TX_B_LESSCUT_RTO_S_6 +337 0x1000 //TX_B_LESSCUT_RTO_S_7 +338 0x7E14 //TX_LAMBDA_PFILT +339 0x7C29 //TX_LAMBDA_PFILT_S_0 +340 0x7C29 //TX_LAMBDA_PFILT_S_1 +341 0x7C29 //TX_LAMBDA_PFILT_S_2 +342 0x7C29 //TX_LAMBDA_PFILT_S_3 +343 0x7C29 //TX_LAMBDA_PFILT_S_4 +344 0x7C29 //TX_LAMBDA_PFILT_S_5 +345 0x7C29 //TX_LAMBDA_PFILT_S_6 +346 0x7C29 //TX_LAMBDA_PFILT_S_7 +347 0x07D0 //TX_K_PEPPER +348 0x0800 //TX_A_PEPPER +349 0x1D4C //TX_K_PEPPER_HF +350 0x0400 //TX_A_PEPPER_HF +351 0x0001 //TX_HMNC_BST_FLG +352 0x4000 //TX_HMNC_BST_THR +353 0x0800 //TX_DT_BINVAD_TH_0 +354 0x0800 //TX_DT_BINVAD_TH_1 +355 0x0800 //TX_DT_BINVAD_TH_2 +356 0x0800 //TX_DT_BINVAD_TH_3 +357 0x0000 //TX_DT_BINVAD_ENDF +358 0x1000 //TX_C_POST_FLT_DT +359 0x7FFF //TX_NS_B_POST_FLT_LESSCUT +360 0x0100 //TX_DT_BOOST +361 0x0000 //TX_BF_SGRAD_FLG +362 0x0005 //TX_BF_DVG_TH +363 0x001E //TX_SN_C_F +364 0x0000 //TX_K_APT +365 0x0001 //TX_NOISEDET +366 0x0190 //TX_NDETCT +367 0x000A //TX_NOISE_TH_0 +368 0x1B58 //TX_NOISE_TH_0_2 +369 0x2134 //TX_NOISE_TH_0_3 +370 0x00C6 //TX_NOISE_TH_1 +371 0x0DAC //TX_NOISE_TH_2 +372 0x2EE0 //TX_NOISE_TH_3 +373 0x47E0 //TX_NOISE_TH_4 +374 0x57E4 //TX_NOISE_TH_5 +375 0x4BD6 //TX_NOISE_TH_5_2 +376 0x0001 //TX_NOISE_TH_5_3 +377 0x4E20 //TX_NOISE_TH_5_4 +378 0x39DF //TX_NOISE_TH_6 +379 0x0014 //TX_MINENOISE_TH +380 0xD508 //TX_MORENS_TFMASK_TH +381 0x0001 //TX_DRC_QUIET_FLOOR +382 0x6D60 //TX_RATIODTL_CUT_TH +383 0x1482 //TX_DT_CUT_K1 +384 0x00A5 //TX_OUT_ENER_S_TH_CLEAN +385 0x00A5 //TX_OUT_ENER_S_TH_LESSCLEAN +386 0x00A5 //TX_OUT_ENER_S_TH_NOISY +387 0x0029 //TX_OUT_ENER_TH_NOISE +388 0x0200 //TX_OUT_ENER_TH_SPEECH +389 0x2000 //TX_SN_NPB_GAIN +390 0x0000 //TX_NN_NPB_GAIN +391 0x3000 //TX_POST_MASK_SUP_HSNE +392 0x07D0 //TX_TAIL_DET_TH +393 0x4000 //TX_B_LESSCUT_RTO_WTA +394 0x0000 //TX_MEL_G_R +395 0x0080 //TX_SUPHIGH_TH +396 0x0000 //TX_MASK_G_R +397 0x0002 //TX_EXTRA_NS_L +398 0x1800 //TX_C_POST_FLT_MASK +399 0x7FFF //TX_A_POST_FLT_WNS +400 0x0148 //TX_MIN_G_LOW300HZ +401 0x0004 //TX_MAXLEVEL_CNG +402 0x00B4 //TX_STN_NOISE_TH +403 0x4000 //TX_POST_MASK_SUP +404 0x7FFF //TX_POST_MASK_ADJUST +405 0x00C8 //TX_NS_ENOISE_MIC0_TH +406 0x0014 //TX_MINENOISE_MIC0_TH +407 0x012C //TX_MINENOISE_MIC0_S_TH +408 0x2900 //TX_MIN_G_CTRL_SSNS +409 0x0800 //TX_METAL_RTO_THR +410 0x0FA0 //TX_NS_FP_K_METAL +411 0x3A98 //TX_NOISEDET_BOOST_TH +412 0x0FA0 //TX_NSMOOTH_TH +413 0x0000 //TX_NS_RESRV_8 +414 0x1800 //TX_RHO_UPB +415 0x2328 //TX_N_HOLD_HS +416 0x006E //TX_N_RHO_BFR0 +417 0x7FFF //TX_LAMBDA_ARSP_EST +418 0x0100 //TX_EXTRA_GAIN_MICBLOCK +419 0x0333 //TX_THR_STD_NSR +420 0x019A //TX_THR_STD_PLH +421 0x03E8 //TX_N_HOLD_STD +422 0x0066 //TX_THR_STD_RHO +423 0x2800 //TX_BF_RESET_THR_HS +424 0x0CCD //TX_SB_RTO_MEAN_TH +425 0x0300 //TX_SB_RHO_MEAN_TH_NTALK +426 0x2000 //TX_SB_RTO_MEAN_TH_ABN +427 0x2EE0 //TX_SB_RTO_MEAN_TH_RUB +428 0x0990 //TX_WTA_EN_RTO_TH +429 0x1400 //TX_TOP_ENER_TH_F +430 0x0100 //TX_DESIRED_TALK_HOLDT +431 0x0800 //TX_MIC_BLOCK_FACTOR +432 0x0000 //TX_NSEST_BFRLRNRDC +433 0x0000 //TX_THR_POST_FLT_HS +434 0x0010 //TX_HS_VAD_BIN +435 0x2666 //TX_THR_VAD_HS +436 0x2CCD //TX_MEAN_RTO_MIN_TH2 +437 0x0032 //TX_SILENCE_T +438 0x0000 //TX_A_POST_FLT_WTA +439 0x799A //TX_LAMBDA_PFLT_WTA +440 0x051E //TX_SB_RHO_MEAN2_TH +441 0x051E //TX_SB_RHO_MEAN3_TH +442 0x0000 //TX_HS_RESRV_4 +443 0x0000 //TX_HS_RESRV_5 +444 0x0001 //TX_DOA_VAD_THR_1 +445 0x003C //TX_DOA_VAD_THR_2 +446 0x0028 //TX_DOA_VAD_THR1_0 +447 0x0028 //TX_DOA_VAD_THR1_1 +448 0x0000 //TX_SRC_DOA_RNG_LOW_0A +449 0x001E //TX_SRC_DOA_RNG_HIGH_0A +450 0x005A //TX_DFLT_SRC_DOA_0A +451 0x0000 //TX_SRC_DOA_RNG_LOW_0B +452 0x0000 //TX_SRC_DOA_RNG_HIGH_0B +453 0x0000 //TX_DFLT_SRC_DOA_0B +454 0x0000 //TX_SRC_DOA_RNG_LOW_0C +455 0x0000 //TX_SRC_DOA_RNG_HIGH_0C +456 0x0000 //TX_DFLT_SRC_DOA_0C +457 0x0000 //TX_SRC_DOA_RNG_LOW_0D +458 0x0000 //TX_SRC_DOA_RNG_HIGH_0D +459 0x0000 //TX_DFLT_SRC_DOA_0D +460 0x0000 //TX_SRC_DOA_RNG_LOW_1A +461 0x00B4 //TX_SRC_DOA_RNG_HIGH_1A +462 0x005A //TX_DFLT_SRC_DOA_1A +463 0x0000 //TX_SRC_DOA_RNG_LOW_1B +464 0x00B4 //TX_SRC_DOA_RNG_HIGH_1B +465 0x005A //TX_DFLT_SRC_DOA_1B +466 0x0000 //TX_SRC_DOA_RNG_LOW_1C +467 0x00B4 //TX_SRC_DOA_RNG_HIGH_1C +468 0x005A //TX_DFLT_SRC_DOA_1C +469 0x0000 //TX_SRC_DOA_RNG_LOW_1D +470 0x00B4 //TX_SRC_DOA_RNG_HIGH_1D +471 0x005A //TX_DFLT_SRC_DOA_1D +472 0x0100 //TX_BF_HOLDOFF_T +473 0x7FFF //TX_DOA_COST_FACTOR +474 0x0D9A //TX_MAINTOREFR_TH0 +475 0x071C //TX_DOA_TRK_THR +476 0x012C //TX_DOA_TRACK_HT +477 0x0200 //TX_N1_HOLD_HF +478 0x0100 //TX_N2_HOLD_HF +479 0x2A3D //TX_BF_RESET_THR_HF +480 0x7333 //TX_DOA_SMOOTH +481 0x0800 //TX_MU_BF +482 0x0800 //TX_BF_MU_LF_B2 +483 0x0040 //TX_BF_FC_END_BIN_B2 +484 0x0020 //TX_BF_FC_END_BIN +485 0x0000 //TX_HF_RESRV_25 +486 0x0000 //TX_HF_RESRV_26 +487 0x0007 //TX_N_DOA_SEED +488 0x0001 //TX_FINE_DOA_SEARCH_FLG +489 0x0000 //TX_HF_RESRV_27 +490 0x038E //TX_DLT_SRC_DOA_RNG +491 0x0200 //TX_BF_MU_LF +492 0x0000 //TX_DFLT_SRC_LOC_0 +493 0x7FFF //TX_DFLT_SRC_LOC_1 +494 0x0000 //TX_DFLT_SRC_LOC_2 +495 0x038E //TX_DOA_TRACK_VADTH +496 0x0000 //TX_DOA_TRACK_NEW +497 0x0300 //TX_NOR_OFF_THR +498 0x7C00 //TX_MORE_ON_700HZ_THR +499 0x2000 //TX_MU_BF_ADPT_NS +500 0x0000 //TX_ADAPT_LEN +501 0x6666 //TX_MORE_SNS +502 0x0000 //TX_NOR_OFF_TH1 +503 0x0000 //TX_WIDE_MASK_TH +504 0xD333 //TX_SUBSNRATIOHIGH4MEANBCK_THR +505 0x6000 //TX_C_POST_FLT_CUT +506 0x2000 //TX_RADIODTLV +507 0x0320 //TX_POWER_LINEIN_TH +508 0x0014 //TX_FE_VADCOUNT_TH_FC +509 0x0000 //TX_ECHO_SUPP_FC +510 0x0C80 //TX_ECHO_TH +511 0x6666 //TX_MIC_TO_BFGAIN +512 0x0000 //TX_MICTOBFGAIN0 +513 0x0000 //TX_FASTMUE_TH +514 0x2CCC //TX_DEREVERB_LF_MU +515 0x3200 //TX_DEREVERB_HF_MU +516 0x0007 //TX_DEREVERB_DELAY +517 0x0004 //TX_DEREVERB_COEF_LEN +518 0x0003 //TX_DEREVERB_DNR +519 0x0000 //TX_DEREVERB_ALPHA +520 0x0000 //TX_DEREVERB_BETA +521 0x7FFF //TX_GSC_RTOL_TH +522 0x7FFF //TX_GSC_RTOH_TH +523 0x7E2C //TX_WIDE2_MEANHTH +524 0x0000 //TX_DR_RESRV_5 +525 0x0000 //TX_DR_RESRV_6 +526 0x0000 //TX_DR_RESRV_7 +527 0x0000 //TX_DR_RESRV_8 +528 0x1333 //TX_WIND_MARK_TH +529 0x399A //TX_CORR_THR +530 0x0004 //TX_SNR_THR +531 0x0010 //TX_ENGY_THR +532 0x1770 //TX_CORR_HIGH_TH +533 0x6000 //TX_ENGY_THR_2 +534 0x3400 //TX_MEAN_RTO_THR +535 0x0028 //TX_WNS_ENOISE_MIC0_TH +536 0x3000 //TX_RATIOMICL_TH +537 0x7FFF //TX_CALIG_HS +538 0x0000 //TX_LVL_CTRL +539 0x0010 //TX_WIND_SUPRTO +540 0x0014 //TX_WNS_MIN_G +541 0x0600 //TX_WNS_B_POST_FLT +542 0x3000 //TX_RATIOMICH_TH +543 0xD120 //TX_WIND_INBEAM_L_TH +544 0x0FA0 //TX_WIND_INBEAM_H_TH +545 0x2000 //TX_WNS_RESRV_0 +546 0x59D8 //TX_WNS_RESRV_1 +547 0x0200 //TX_WNS_RESRV_2 +548 0x0000 //TX_WNS_RESRV_3 +549 0x0000 //TX_WNS_RESRV_4 +550 0x0000 //TX_WNS_RESRV_5 +551 0x0000 //TX_WNS_RESRV_6 +552 0x0000 //TX_BVE_NOISE_FLOOR_0 +553 0x0070 //TX_BVE_NOISE_FLOOR_1 +554 0x0070 //TX_BVE_NOISE_FLOOR_2 +555 0x0010 //TX_BVE_NOISE_FLOOR_3 +556 0x0070 //TX_BVE_NOISE_FLOOR_4 +557 0x00B0 //TX_BVE_NOISE_FLOOR_5 +558 0x0E66 //TX_BVE_NOISE_FLOOR_6 +559 0x0050 //TX_BVE_NOISE_FLOOR_7 +560 0x770A //TX_BVE_NOISE_FLOOR_8 +561 0x0000 //TX_BVE_NOISE_FLOOR_9 +562 0x0000 //TX_BVE_IN_N +563 0x0000 //TX_BVE_OUT_N +564 0x0000 //TX_BVE_MICALPHA_DOWN +565 0x0000 //TX_PB_RESRV_1 +566 0x0030 //TX_FDEQ_SUBNUM +567 0x4C4A //TX_FDEQ_GAIN_0 +568 0x4B4F //TX_FDEQ_GAIN_1 +569 0x504B //TX_FDEQ_GAIN_2 +570 0x4A4C //TX_FDEQ_GAIN_3 +571 0x4A49 //TX_FDEQ_GAIN_4 +572 0x4F48 //TX_FDEQ_GAIN_5 +573 0x4A4E //TX_FDEQ_GAIN_6 +574 0x534E //TX_FDEQ_GAIN_7 +575 0x494F //TX_FDEQ_GAIN_8 +576 0x5E6E //TX_FDEQ_GAIN_9 +577 0x787A //TX_FDEQ_GAIN_10 +578 0x6A58 //TX_FDEQ_GAIN_11 +579 0x5051 //TX_FDEQ_GAIN_12 +580 0x5156 //TX_FDEQ_GAIN_13 +581 0x6168 //TX_FDEQ_GAIN_14 +582 0x7678 //TX_FDEQ_GAIN_15 +583 0x7A87 //TX_FDEQ_GAIN_16 +584 0x9898 //TX_FDEQ_GAIN_17 +585 0x9898 //TX_FDEQ_GAIN_18 +586 0x9848 //TX_FDEQ_GAIN_19 +587 0x4848 //TX_FDEQ_GAIN_20 +588 0x4848 //TX_FDEQ_GAIN_21 +589 0x4848 //TX_FDEQ_GAIN_22 +590 0x4848 //TX_FDEQ_GAIN_23 +591 0x0F03 //TX_FDEQ_BIN_0 +592 0x0909 //TX_FDEQ_BIN_1 +593 0x080F //TX_FDEQ_BIN_2 +594 0x0609 //TX_FDEQ_BIN_3 +595 0x0F03 //TX_FDEQ_BIN_4 +596 0x1402 //TX_FDEQ_BIN_5 +597 0x0E13 //TX_FDEQ_BIN_6 +598 0x110F //TX_FDEQ_BIN_7 +599 0x0E0F //TX_FDEQ_BIN_8 +600 0x0E0F //TX_FDEQ_BIN_9 +601 0x080D //TX_FDEQ_BIN_10 +602 0x0F0F //TX_FDEQ_BIN_11 +603 0x0F0F //TX_FDEQ_BIN_12 +604 0x0A0F //TX_FDEQ_BIN_13 +605 0x0809 //TX_FDEQ_BIN_14 +606 0x0A0B //TX_FDEQ_BIN_15 +607 0x0C0D //TX_FDEQ_BIN_16 +608 0x0E0F //TX_FDEQ_BIN_17 +609 0x1013 //TX_FDEQ_BIN_18 +610 0x0A00 //TX_FDEQ_BIN_19 +611 0x0000 //TX_FDEQ_BIN_20 +612 0x0000 //TX_FDEQ_BIN_21 +613 0x0000 //TX_FDEQ_BIN_22 +614 0x0000 //TX_FDEQ_BIN_23 +615 0x0000 //TX_FDEQ_PADDING +616 0x0030 //TX_PREEQ_SUBNUM_MIC0 +617 0x4848 //TX_PREEQ_GAIN_MIC0_0 +618 0x4848 //TX_PREEQ_GAIN_MIC0_1 +619 0x4848 //TX_PREEQ_GAIN_MIC0_2 +620 0x4848 //TX_PREEQ_GAIN_MIC0_3 +621 0x4848 //TX_PREEQ_GAIN_MIC0_4 +622 0x4848 //TX_PREEQ_GAIN_MIC0_5 +623 0x4848 //TX_PREEQ_GAIN_MIC0_6 +624 0x4848 //TX_PREEQ_GAIN_MIC0_7 +625 0x4848 //TX_PREEQ_GAIN_MIC0_8 +626 0x4848 //TX_PREEQ_GAIN_MIC0_9 +627 0x4848 //TX_PREEQ_GAIN_MIC0_10 +628 0x4848 //TX_PREEQ_GAIN_MIC0_11 +629 0x4848 //TX_PREEQ_GAIN_MIC0_12 +630 0x4848 //TX_PREEQ_GAIN_MIC0_13 +631 0x4848 //TX_PREEQ_GAIN_MIC0_14 +632 0x4848 //TX_PREEQ_GAIN_MIC0_15 +633 0x4848 //TX_PREEQ_GAIN_MIC0_16 +634 0x4848 //TX_PREEQ_GAIN_MIC0_17 +635 0x4848 //TX_PREEQ_GAIN_MIC0_18 +636 0x4848 //TX_PREEQ_GAIN_MIC0_19 +637 0x4848 //TX_PREEQ_GAIN_MIC0_20 +638 0x4848 //TX_PREEQ_GAIN_MIC0_21 +639 0x4848 //TX_PREEQ_GAIN_MIC0_22 +640 0x4848 //TX_PREEQ_GAIN_MIC0_23 +641 0x1812 //TX_PREEQ_BIN_MIC0_0 +642 0x0A0A //TX_PREEQ_BIN_MIC0_1 +643 0x0808 //TX_PREEQ_BIN_MIC0_2 +644 0x080A //TX_PREEQ_BIN_MIC0_3 +645 0x0B09 //TX_PREEQ_BIN_MIC0_4 +646 0x0A06 //TX_PREEQ_BIN_MIC0_5 +647 0x0606 //TX_PREEQ_BIN_MIC0_6 +648 0x0605 //TX_PREEQ_BIN_MIC0_7 +649 0x050A //TX_PREEQ_BIN_MIC0_8 +650 0x1505 //TX_PREEQ_BIN_MIC0_9 +651 0x0506 //TX_PREEQ_BIN_MIC0_10 +652 0x0615 //TX_PREEQ_BIN_MIC0_11 +653 0x1516 //TX_PREEQ_BIN_MIC0_12 +654 0x2021 //TX_PREEQ_BIN_MIC0_13 +655 0x2021 //TX_PREEQ_BIN_MIC0_14 +656 0x2021 //TX_PREEQ_BIN_MIC0_15 +657 0x0800 //TX_PREEQ_BIN_MIC0_16 +658 0x0000 //TX_PREEQ_BIN_MIC0_17 +659 0x0000 //TX_PREEQ_BIN_MIC0_18 +660 0x0000 //TX_PREEQ_BIN_MIC0_19 +661 0x0000 //TX_PREEQ_BIN_MIC0_20 +662 0x0000 //TX_PREEQ_BIN_MIC0_21 +663 0x0000 //TX_PREEQ_BIN_MIC0_22 +664 0x0000 //TX_PREEQ_BIN_MIC0_23 +665 0x0030 //TX_PREEQ_SUBNUM_MIC1 +666 0x4848 //TX_PREEQ_GAIN_MIC1_0 +667 0x4848 //TX_PREEQ_GAIN_MIC1_1 +668 0x4848 //TX_PREEQ_GAIN_MIC1_2 +669 0x4848 //TX_PREEQ_GAIN_MIC1_3 +670 0x4848 //TX_PREEQ_GAIN_MIC1_4 +671 0x4848 //TX_PREEQ_GAIN_MIC1_5 +672 0x4A4C //TX_PREEQ_GAIN_MIC1_6 +673 0x4E50 //TX_PREEQ_GAIN_MIC1_7 +674 0x5456 //TX_PREEQ_GAIN_MIC1_8 +675 0x585C //TX_PREEQ_GAIN_MIC1_9 +676 0x5C64 //TX_PREEQ_GAIN_MIC1_10 +677 0x7478 //TX_PREEQ_GAIN_MIC1_11 +678 0x705C //TX_PREEQ_GAIN_MIC1_12 +679 0x4838 //TX_PREEQ_GAIN_MIC1_13 +680 0x3C70 //TX_PREEQ_GAIN_MIC1_14 +681 0x4848 //TX_PREEQ_GAIN_MIC1_15 +682 0x4848 //TX_PREEQ_GAIN_MIC1_16 +683 0x4848 //TX_PREEQ_GAIN_MIC1_17 +684 0x4848 //TX_PREEQ_GAIN_MIC1_18 +685 0x4848 //TX_PREEQ_GAIN_MIC1_19 +686 0x4848 //TX_PREEQ_GAIN_MIC1_20 +687 0x4848 //TX_PREEQ_GAIN_MIC1_21 +688 0x4848 //TX_PREEQ_GAIN_MIC1_22 +689 0x4848 //TX_PREEQ_GAIN_MIC1_23 +690 0x0202 //TX_PREEQ_BIN_MIC1_0 +691 0x0203 //TX_PREEQ_BIN_MIC1_1 +692 0x0303 //TX_PREEQ_BIN_MIC1_2 +693 0x0304 //TX_PREEQ_BIN_MIC1_3 +694 0x0405 //TX_PREEQ_BIN_MIC1_4 +695 0x0506 //TX_PREEQ_BIN_MIC1_5 +696 0x0708 //TX_PREEQ_BIN_MIC1_6 +697 0x0909 //TX_PREEQ_BIN_MIC1_7 +698 0x090B //TX_PREEQ_BIN_MIC1_8 +699 0x0C10 //TX_PREEQ_BIN_MIC1_9 +700 0x1013 //TX_PREEQ_BIN_MIC1_10 +701 0x1414 //TX_PREEQ_BIN_MIC1_11 +702 0x1414 //TX_PREEQ_BIN_MIC1_12 +703 0x1C1E //TX_PREEQ_BIN_MIC1_13 +704 0x1E28 //TX_PREEQ_BIN_MIC1_14 +705 0x462C //TX_PREEQ_BIN_MIC1_15 +706 0x0000 //TX_PREEQ_BIN_MIC1_16 +707 0x0000 //TX_PREEQ_BIN_MIC1_17 +708 0x0000 //TX_PREEQ_BIN_MIC1_18 +709 0x0000 //TX_PREEQ_BIN_MIC1_19 +710 0x0000 //TX_PREEQ_BIN_MIC1_20 +711 0x0000 //TX_PREEQ_BIN_MIC1_21 +712 0x0000 //TX_PREEQ_BIN_MIC1_22 +713 0x0000 //TX_PREEQ_BIN_MIC1_23 +714 0x0030 //TX_PREEQ_SUBNUM_MIC2 +715 0x4848 //TX_PREEQ_GAIN_MIC2_0 +716 0x4848 //TX_PREEQ_GAIN_MIC2_1 +717 0x4848 //TX_PREEQ_GAIN_MIC2_2 +718 0x4848 //TX_PREEQ_GAIN_MIC2_3 +719 0x4848 //TX_PREEQ_GAIN_MIC2_4 +720 0x4848 //TX_PREEQ_GAIN_MIC2_5 +721 0x4848 //TX_PREEQ_GAIN_MIC2_6 +722 0x4848 //TX_PREEQ_GAIN_MIC2_7 +723 0x4848 //TX_PREEQ_GAIN_MIC2_8 +724 0x4848 //TX_PREEQ_GAIN_MIC2_9 +725 0x4848 //TX_PREEQ_GAIN_MIC2_10 +726 0x4848 //TX_PREEQ_GAIN_MIC2_11 +727 0x4848 //TX_PREEQ_GAIN_MIC2_12 +728 0x4848 //TX_PREEQ_GAIN_MIC2_13 +729 0x4848 //TX_PREEQ_GAIN_MIC2_14 +730 0x4848 //TX_PREEQ_GAIN_MIC2_15 +731 0x4848 //TX_PREEQ_GAIN_MIC2_16 +732 0x4848 //TX_PREEQ_GAIN_MIC2_17 +733 0x4848 //TX_PREEQ_GAIN_MIC2_18 +734 0x4848 //TX_PREEQ_GAIN_MIC2_19 +735 0x4848 //TX_PREEQ_GAIN_MIC2_20 +736 0x4848 //TX_PREEQ_GAIN_MIC2_21 +737 0x4848 //TX_PREEQ_GAIN_MIC2_22 +738 0x4848 //TX_PREEQ_GAIN_MIC2_23 +739 0x0E10 //TX_PREEQ_BIN_MIC2_0 +740 0x1010 //TX_PREEQ_BIN_MIC2_1 +741 0x1010 //TX_PREEQ_BIN_MIC2_2 +742 0x1010 //TX_PREEQ_BIN_MIC2_3 +743 0x1010 //TX_PREEQ_BIN_MIC2_4 +744 0x1010 //TX_PREEQ_BIN_MIC2_5 +745 0x1010 //TX_PREEQ_BIN_MIC2_6 +746 0x1010 //TX_PREEQ_BIN_MIC2_7 +747 0x1010 //TX_PREEQ_BIN_MIC2_8 +748 0x1010 //TX_PREEQ_BIN_MIC2_9 +749 0x1010 //TX_PREEQ_BIN_MIC2_10 +750 0x1010 //TX_PREEQ_BIN_MIC2_11 +751 0x1010 //TX_PREEQ_BIN_MIC2_12 +752 0x1010 //TX_PREEQ_BIN_MIC2_13 +753 0x1010 //TX_PREEQ_BIN_MIC2_14 +754 0x0200 //TX_PREEQ_BIN_MIC2_15 +755 0x0000 //TX_PREEQ_BIN_MIC2_16 +756 0x0000 //TX_PREEQ_BIN_MIC2_17 +757 0x0000 //TX_PREEQ_BIN_MIC2_18 +758 0x0000 //TX_PREEQ_BIN_MIC2_19 +759 0x0000 //TX_PREEQ_BIN_MIC2_20 +760 0x0000 //TX_PREEQ_BIN_MIC2_21 +761 0x0000 //TX_PREEQ_BIN_MIC2_22 +762 0x0000 //TX_PREEQ_BIN_MIC2_23 +763 0x0006 //TX_MASKING_ABILITY +764 0x2000 //TX_NND_WEIGHT +765 0x0060 //TX_MIC_CALIBRATION_0 +766 0x0060 //TX_MIC_CALIBRATION_1 +767 0x0070 //TX_MIC_CALIBRATION_2 +768 0x0070 //TX_MIC_CALIBRATION_3 +769 0x0050 //TX_MIC_PWR_BIAS_0 +770 0x0040 //TX_MIC_PWR_BIAS_1 +771 0x0040 //TX_MIC_PWR_BIAS_2 +772 0x0040 //TX_MIC_PWR_BIAS_3 +773 0x0009 //TX_GAIN_LIMIT_0 +774 0x000F //TX_GAIN_LIMIT_1 +775 0x000F //TX_GAIN_LIMIT_2 +776 0x000F //TX_GAIN_LIMIT_3 +777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN +778 0x7FDE //TX_BVE_VAD0_ALPHAUP +779 0x7F3A //TX_BVE_VAD0_ALPHADOWN +780 0x2000 //TX_BVE_GAINWEIGHT_NOFEVADLI +781 0x7F5B //TX_BVE_FEVADLI_ALPHA +782 0x7F19 //TX_BVE_NOVAD0_ALPHAUP +783 0x1000 //TX_TDDRC_ALPHA_UP_01 +784 0x1000 //TX_TDDRC_ALPHA_UP_02 +785 0x1000 //TX_TDDRC_ALPHA_UP_03 +786 0x1000 //TX_TDDRC_ALPHA_UP_04 +787 0x7EB8 //TX_TDDRC_ALPHA_DWN_01 +788 0x7EB8 //TX_TDDRC_ALPHA_DWN_02 +789 0x7EB8 //TX_TDDRC_ALPHA_DWN_03 +790 0x7EB8 //TX_TDDRC_ALPHA_DWN_04 +791 0x7FFF //TX_TDDRC_TD_DRC_LIMIT +792 0x0800 //TX_TDDRC_POST_LIMIT_GAIN +793 0x0000 //TX_TDDRC_RESRV_0 +794 0x0000 //TX_TDDRC_RESRV_1 +795 0x0018 //TX_FDDRC_BAND_MARGIN_0 +796 0x0030 //TX_FDDRC_BAND_MARGIN_1 +797 0x0050 //TX_FDDRC_BAND_MARGIN_2 +798 0x0080 //TX_FDDRC_BAND_MARGIN_3 +799 0x0007 //TX_FDDRC_BLOCK_EXP +800 0x5000 //TX_FDDRC_THRD_2_0 +801 0x5000 //TX_FDDRC_THRD_2_1 +802 0x5000 //TX_FDDRC_THRD_2_2 +803 0x5000 //TX_FDDRC_THRD_2_3 +804 0x6400 //TX_FDDRC_THRD_3_0 +805 0x6400 //TX_FDDRC_THRD_3_1 +806 0x6400 //TX_FDDRC_THRD_3_2 +807 0x6400 //TX_FDDRC_THRD_3_3 +808 0x2000 //TX_FDDRC_SLANT_0_0 +809 0x2000 //TX_FDDRC_SLANT_0_1 +810 0x2000 //TX_FDDRC_SLANT_0_2 +811 0x2000 //TX_FDDRC_SLANT_0_3 +812 0x5333 //TX_FDDRC_SLANT_1_0 +813 0x5333 //TX_FDDRC_SLANT_1_1 +814 0x5333 //TX_FDDRC_SLANT_1_2 +815 0x5333 //TX_FDDRC_SLANT_1_3 +816 0x0010 //TX_DEADMIC_SILENCE_TH +817 0x0600 //TX_MIC_DEGRADE_TH +818 0x0078 //TX_DEADMIC_CNT +819 0x0078 //TX_MIC_DEGRADE_CNT +820 0x0000 //TX_FDDRC_RESRV_4 +821 0x0000 //TX_FDDRC_RESRV_5 +822 0x0000 //TX_FDDRC_RESRV_6 +823 0x7FFF //TX_KS_NOISEPASTE_FACTOR +824 0x0001 //TX_KS_CONFIG +825 0x7FFF //TX_KS_GAIN_MIN +826 0x0000 //TX_KS_RESRV_0 +827 0x0000 //TX_KS_RESRV_1 +828 0x0000 //TX_KS_RESRV_2 +829 0x7C00 //TX_LAMBDA_PKA_FP +830 0x2000 //TX_TPKA_FP +831 0x0080 //TX_MIN_G_FP +832 0x2000 //TX_MAX_G_FP +833 0x0FA0 //TX_FFP_FP_K_METAL +834 0x4000 //TX_A_POST_FLT_FP +835 0x0F5C //TX_RTO_OUTBEAM_TH +836 0x4CCD //TX_TPKA_FP_THD +837 0x0000 //TX_MAX_G_FP_BLK +838 0x0000 //TX_FFP_FADEIN +839 0x0000 //TX_FFP_FADEOUT +840 0x0000 //TX_WHISPERCTH +841 0x0000 //TX_WHISPERHOLDT +842 0x0000 //TX_WHISP_ENTHH +843 0x0000 //TX_WHISP_ENTHL +844 0x0000 //TX_WHISP_RTOTH +845 0x0000 //TX_WHISP_RTOTH2 +846 0x0096 //TX_MUTE_PERIOD +847 0x0000 //TX_FADE_IN_PERIOD +848 0x0100 //TX_FFP_RESRV_2 +849 0x0020 //TX_FFP_RESRV_3 +850 0x0000 //TX_FFP_RESRV_4 +851 0x0000 //TX_FFP_RESRV_5 +852 0x0000 //TX_FFP_RESRV_6 +853 0x0002 //TX_FILTINDX +854 0x0000 //TX_TDDRC_THRD_0 +855 0x0000 //TX_TDDRC_THRD_1 +856 0x1800 //TX_TDDRC_THRD_2 +857 0x1800 //TX_TDDRC_THRD_3 +858 0x3000 //TX_TDDRC_SLANT_0 +859 0x7E00 //TX_TDDRC_SLANT_1 +860 0x1000 //TX_TDDRC_ALPHA_UP_00 +861 0x7EB8 //TX_TDDRC_ALPHA_DWN_00 +862 0x0000 //TX_TDDRC_HMNC_FLAG +863 0x199A //TX_TDDRC_HMNC_GAIN +864 0x0000 //TX_TDDRC_SMT_FLAG +865 0x0CCD //TX_TDDRC_SMT_W +866 0x0504 //TX_TDDRC_DRC_GAIN +867 0x7FFF //TX_TDDRC_LMT_THRD +868 0x0000 //TX_TDDRC_LMT_ALPHA +869 0x0000 //TX_TFMASKLTH +870 0x0000 //TX_TFMASKLTHL +871 0x0CCD //TX_TFMASKHTH +872 0xECCD //TX_TFMASKLTH_BINVAD +873 0xFCCD //TX_TFMASKLTH_NS_EST +874 0xF800 //TX_TFMASKLTH_DOA +875 0x0CCD //TX_TFMASKTH_BLESSCUT +876 0x1000 //TX_B_LESSCUT_RTO_MASK +877 0x2000 //TX_SB_RHO_MEAN_TH_ABN +878 0x2000 //TX_B_POST_FLT_MASK +879 0x0000 //TX_B_POST_FLT_MASK1 +880 0x6333 //TX_GAIN_WIND_MASK +881 0x0000 //TX_TFMASK_BFSTRICT_MUSIC +882 0x0000 //TX_TFMASK_BFSTRICT_NOMUSIC +883 0x7333 //TX_FASTNS_OUTIN_TH +884 0x0CCD //TX_FASTNS_TFMASK_TH +885 0x0CCD //TX_FASTNS_TFMASKBIN_TH1 +886 0x0CCD //TX_FASTNS_TFMASKBIN_TH2 +887 0x0CCD //TX_FASTNS_TFMASKBIN_TH3 +888 0x0028 //TX_FASTNS_ARSPC_TH +889 0xC000 //TX_FASTNS_MASK5_TH +890 0x0810 //TX_POSTSSA_MIN_G_VR_MASK +891 0x1000 //TX_A_LESSCUT_RTO_MASK +892 0x1770 //TX_FASTNS_NOISETH +893 0xC000 //TX_FASTNS_SSA_THLFL +894 0xC000 //TX_FASTNS_SSA_THHFL +895 0xCCCC //TX_FASTNS_SSA_THLFH +896 0xD999 //TX_FASTNS_SSA_THHFH +897 0x2339 //TX_SENDFUNC_REG_MICMUTE +898 0x0021 //TX_SENDFUNC_REG_MICMUTE1 +899 0x02BC //TX_MICMUTE_RATIO_THR +900 0x0140 //TX_MICMUTE_AMP_THR +901 0x0004 //TX_MICMUTE_HPF_IND +902 0x00C0 //TX_MICMUTE_LOG_EYR_TH +903 0x0008 //TX_MICMUTE_CVG_TIME +904 0x0008 //TX_MICMUTE_RELEASE_TIME +905 0x01FE //TX_MIC_VOLUME_MIC0MUTE +906 0x0020 //TX_MICMUTE_EPD_OFFSET_0 +907 0x001E //TX_MICMUTE_FRQ_AEC_L +908 0x7999 //TX_MICMUTE_EAD_THR +909 0x7FFF //TX_MICMUTE_LAMBDA_CB_NLE +910 0x7FFF //TX_MICMUTE_LAMBDA_RE_EST +911 0x4000 //TX_DTD_THR1_MICMUTE_0 +912 0x7000 //TX_DTD_THR1_MICMUTE_1 +913 0x7FFF //TX_DTD_THR1_MICMUTE_2 +914 0x7FFF //TX_DTD_THR1_MICMUTE_3 +915 0x6CCC //TX_DTD_THR2_MICMUTE_0 +916 0x0400 //TX_MICMUTE_MIN_EQ_RE_EST_0 +917 0x0400 //TX_MICMUTE_MIN_EQ_RE_EST_1 +918 0x1000 //TX_MICMUTE_MIN_EQ_RE_EST_2 +919 0x7FFF //TX_MICMUTE_MIN_EQ_RE_EST_3 +920 0x7FFF //TX_MICMUTE_MIN_EQ_RE_EST_4 +921 0x4000 //TX_MICMUTE_C_POST_FLT +922 0x03E8 //TX_MICMUTE_DT_CUT_K +923 0x0001 //TX_MICMUTE_DT_CUT_THR +924 0x03E8 //TX_MICMUTE_DT_CUT_K2 +925 0x0001 //TX_MICMUTE_DT_CUT_THR2 +926 0x0064 //TX_MICMUTE_DT2_HOLD_N +927 0x1000 //TX_MICMUTE_RATIODTH_THCUT +928 0x1000 //TX_MICMUTE_B_POST_FLT_ECHOL +929 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOH +930 0x0400 //TX_MICMUTE_C_POST_FLT_MASK +931 0x7999 //TX_MICMUTE_RATIODTL_CUT_TH +932 0x0258 //TX_MICMUTE_DT_CUT_K1 +933 0x0800 //TX_MICMUTE_N2_SN_EST +934 0xFC00 //TX_MICMUTE_THR_SN_EST_0 +935 0x001C //TX_MICMUTE_MIN_G_CTRL_0 +936 0x6000 //TX_MICMUTE_A_POST_FILT_S_0 +937 0x7000 //TX_MICMUTE_B_POST_FILT_0 +938 0x2710 //TX_MIC1RUB_AMP_THR +939 0x0010 //TX_MIC1MUTE_RATIO_THR +940 0x0450 //TX_MIC1MUTE_AMP_THR +941 0x0008 //TX_MIC1MUTE_CVG_TIME +942 0x0008 //TX_MIC1MUTE_RELEASE_TIME +943 0x0000 //TX_AMS_RESRV_01 +944 0x0000 //TX_AMS_RESRV_02 +945 0x0000 //TX_AMS_RESRV_03 +946 0x0000 //TX_AMS_RESRV_04 +947 0x0000 //TX_AMS_RESRV_05 +948 0x0000 //TX_AMS_RESRV_06 +949 0x0000 //TX_AMS_RESRV_07 +950 0x0000 //TX_AMS_RESRV_08 +951 0x0000 //TX_AMS_RESRV_09 +952 0x0000 //TX_AMS_RESRV_10 +953 0x0000 //TX_AMS_RESRV_11 +954 0x0000 //TX_AMS_RESRV_12 +955 0x0000 //TX_AMS_RESRV_13 +956 0x0000 //TX_AMS_RESRV_14 +957 0x0000 //TX_AMS_RESRV_15 +958 0x0000 //TX_AMS_RESRV_16 +959 0x0000 //TX_AMS_RESRV_17 +960 0x0000 //TX_AMS_RESRV_18 +961 0x0000 //TX_AMS_RESRV_19 +#RX +0 0x000C //RX_RECVFUNC_MODE_0 +1 0x0000 //RX_RECVFUNC_MODE_1 +2 0x0004 //RX_SAMPLINGFREQ_SIG +3 0x0004 //RX_SAMPLINGFREQ_PROC +4 0x000A //RX_FRAME_SZ +5 0x0000 //RX_DELAY_OPT +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +10 0x0800 //RX_PGA +11 0x7FFF //RX_A_HP +12 0x4000 //RX_B_PE +13 0x5800 //RX_THR_PITCH_DET_0 +14 0x5000 //RX_THR_PITCH_DET_1 +15 0x4000 //RX_THR_PITCH_DET_2 +16 0x0008 //RX_PITCH_BFR_LEN +17 0x0003 //RX_SBD_PITCH_DET +18 0x0100 //RX_PP_RESRV_0 +19 0x0020 //RX_PP_RESRV_1 +20 0x0600 //RX_N_SN_EST +21 0x000C //RX_N2_SN_EST +22 0x000F //RX_NS_LVL_CTRL +23 0xF800 //RX_THR_SN_EST +24 0x7E00 //RX_LAMBDA_PFILT +25 0x000A //RX_FENS_RESRV_0 +26 0x0190 //RX_FENS_RESRV_1 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +30 0x0002 //RX_EXTRA_NS_L +31 0x0800 //RX_EXTRA_NS_A +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +35 0x199A //RX_A_POST_FLT +36 0x0000 //RX_LMT_THRD +37 0x4000 //RX_LMT_ALPHA +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +111 0x0002 //RX_FILTINDX +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +125 0x7C00 //RX_LAMBDA_PKA_FP +126 0x2000 //RX_TPKA_FP +127 0x2000 //RX_MIN_G_FP +128 0x0080 //RX_MAX_G_FP +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +131 0x0000 //RX_MAXLEVEL_CNG +132 0x3000 //RX_BWE_UV_TH +133 0x3000 //RX_BWE_UV_TH2 +134 0x1800 //RX_BWE_UV_TH3 +135 0x1000 //RX_BWE_V_TH +136 0x04CD //RX_BWE_GAIN1_V_TH1 +137 0x0F33 //RX_BWE_GAIN1_V_TH2 +138 0x7333 //RX_BWE_UV_EQ +139 0x199A //RX_BWE_V_EQ +140 0x7333 //RX_BWE_TONE_TH +141 0x0004 //RX_BWE_UV_HOLD_T +142 0x6CCD //RX_BWE_GAIN2_ALPHA +143 0x799A //RX_BWE_GAIN3_ALPHA +144 0x001E //RX_BWE_CUTOFF +145 0x3000 //RX_BWE_GAINFILL +146 0x3200 //RX_BWE_MAXTH_TONE +147 0x2000 //RX_BWE_EQ_0 +148 0x2000 //RX_BWE_EQ_1 +149 0x2000 //RX_BWE_EQ_2 +150 0x2000 //RX_BWE_EQ_3 +151 0x2000 //RX_BWE_EQ_4 +152 0x2000 //RX_BWE_EQ_5 +153 0x2000 //RX_BWE_EQ_6 +154 0x0000 //RX_BWE_RESRV_0 +155 0x0000 //RX_BWE_RESRV_1 +156 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#RX 2 +157 0x000C //RX_RECVFUNC_MODE_0 +158 0x0000 //RX_RECVFUNC_MODE_1 +159 0x0004 //RX_SAMPLINGFREQ_SIG +160 0x0004 //RX_SAMPLINGFREQ_PROC +161 0x000A //RX_FRAME_SZ +162 0x0000 //RX_DELAY_OPT +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +167 0x0800 //RX_PGA +168 0x7FFF //RX_A_HP +169 0x4000 //RX_B_PE +170 0x5800 //RX_THR_PITCH_DET_0 +171 0x5000 //RX_THR_PITCH_DET_1 +172 0x4000 //RX_THR_PITCH_DET_2 +173 0x0008 //RX_PITCH_BFR_LEN +174 0x0003 //RX_SBD_PITCH_DET +175 0x0100 //RX_PP_RESRV_0 +176 0x0020 //RX_PP_RESRV_1 +177 0x0600 //RX_N_SN_EST +178 0x000C //RX_N2_SN_EST +179 0x000F //RX_NS_LVL_CTRL +180 0xF800 //RX_THR_SN_EST +181 0x7E00 //RX_LAMBDA_PFILT +182 0x000A //RX_FENS_RESRV_0 +183 0x0190 //RX_FENS_RESRV_1 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +187 0x0002 //RX_EXTRA_NS_L +188 0x0800 //RX_EXTRA_NS_A +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +192 0x199A //RX_A_POST_FLT +193 0x0000 //RX_LMT_THRD +194 0x4000 //RX_LMT_ALPHA +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +268 0x0002 //RX_FILTINDX +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +282 0x7C00 //RX_LAMBDA_PKA_FP +283 0x2000 //RX_TPKA_FP +284 0x2000 //RX_MIN_G_FP +285 0x0080 //RX_MAX_G_FP +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +288 0x0000 //RX_MAXLEVEL_CNG +289 0x3000 //RX_BWE_UV_TH +290 0x3000 //RX_BWE_UV_TH2 +291 0x1800 //RX_BWE_UV_TH3 +292 0x1000 //RX_BWE_V_TH +293 0x04CD //RX_BWE_GAIN1_V_TH1 +294 0x0F33 //RX_BWE_GAIN1_V_TH2 +295 0x7333 //RX_BWE_UV_EQ +296 0x199A //RX_BWE_V_EQ +297 0x7333 //RX_BWE_TONE_TH +298 0x0004 //RX_BWE_UV_HOLD_T +299 0x6CCD //RX_BWE_GAIN2_ALPHA +300 0x799A //RX_BWE_GAIN3_ALPHA +301 0x001E //RX_BWE_CUTOFF +302 0x3000 //RX_BWE_GAINFILL +303 0x3200 //RX_BWE_MAXTH_TONE +304 0x2000 //RX_BWE_EQ_0 +305 0x2000 //RX_BWE_EQ_1 +306 0x2000 //RX_BWE_EQ_2 +307 0x2000 //RX_BWE_EQ_3 +308 0x2000 //RX_BWE_EQ_4 +309 0x2000 //RX_BWE_EQ_5 +310 0x2000 //RX_BWE_EQ_6 +311 0x0000 //RX_BWE_RESRV_0 +312 0x0000 //RX_BWE_RESRV_1 +313 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 + +#CASE_NAME HANDSET-HANDSET-TMOBILE_US-NB +#PARAM_MODE FULL +#PARAM_TYPE TX+2RX +#TOTAL_CUSTOM_STEP 7+7 +#TX +0 0x0000 //TX_OPERATION_MODE_0 +1 0x0000 //TX_OPERATION_MODE_1 +2 0x0076 //TX_PATCH_REG +3 0x6F7F //TX_SENDFUNC_MODE_0 +4 0x0000 //TX_SENDFUNC_MODE_1 +5 0x0002 //TX_NUM_MIC +6 0x0000 //TX_SAMPLINGFREQ_SIG +7 0x0000 //TX_SAMPLINGFREQ_PROC +8 0x000A //TX_FRAME_SZ_SIG +9 0x000A //TX_FRAME_SZ +10 0x0000 //TX_DELAY_OPT +11 0x0028 //TX_MAX_TAIL_LENGTH +12 0x0001 //TX_NUM_LOUTCHN +13 0x0001 //TX_MAXNUM_AECREF +14 0x0000 //TX_DBG_FUNC_REG +15 0x0000 //TX_DBG_FUNC_REG1 +16 0x0000 //TX_SYS_RESRV_0 +17 0x0000 //TX_SYS_RESRV_1 +18 0x0000 //TX_SYS_RESRV_2 +19 0x0000 //TX_SYS_RESRV_3 +20 0x0000 //TX_DIST2REF0 +21 0x00A3 //TX_DIST2REF1 +22 0x0000 //TX_DIST2REF_02 +23 0x0000 //TX_DIST2REF_03 +24 0x0000 //TX_DIST2REF_04 +25 0x0000 //TX_DIST2REF_05 +26 0x0000 //TX_MMIC +27 0x1000 //TX_PGA_0 +28 0x1000 //TX_PGA_1 +29 0x1000 //TX_PGA_2 +30 0x0000 //TX_PGA_3 +31 0x0000 //TX_PGA_4 +32 0x0000 //TX_PGA_5 +33 0x0000 //TX_MIC_PAIRS +34 0x0000 //TX_MIC_PAIRS_HS +35 0x0002 //TX_MICS_FOR_BF +36 0x0000 //TX_MIC_PAIRS_FORL1 +37 0x0002 //TX_MICS_OF_PAIR0 +38 0x0002 //TX_MICS_OF_PAIR1 +39 0x0002 //TX_MICS_OF_PAIR2 +40 0x0002 //TX_MICS_OF_PAIR3 +41 0x0000 //TX_MIC_DATA_SRC0 +42 0x0002 //TX_MIC_DATA_SRC1 +43 0x0001 //TX_MIC_DATA_SRC2 +44 0x0000 //TX_MIC_DATA_SRC3 +45 0x0000 //TX_MIC_PAIR_CH_04 +46 0x0000 //TX_MIC_PAIR_CH_05 +47 0x0000 //TX_MIC_PAIR_CH_10 +48 0x0000 //TX_MIC_PAIR_CH_11 +49 0x0000 //TX_MIC_PAIR_CH_12 +50 0x0000 //TX_MIC_PAIR_CH_13 +51 0x0000 //TX_MIC_PAIR_CH_14 +52 0x05DC //TX_HD_BIN_MASK +53 0x0010 //TX_HD_SUBAND_MASK +54 0x19A1 //TX_HD_FRAME_AVG_MASK +55 0x0320 //TX_HD_MIN_FRQ +56 0x1000 //TX_HD_ALPHA_PSD +57 0x1100 //TX_T_PHPR1 +58 0x0000 //TX_T_PHPR2 +59 0x0000 //TX_T_PTPR +60 0x0000 //TX_T_PNPR +61 0x0000 //TX_T_PAPR1 +62 0xEE6C //TX_T_PSDVAT +63 0x0800 //TX_CNT +64 0x4000 //TX_ANTI_HOWL_GAIN +65 0x0001 //TX_MICFORBFMARK_0 +66 0x0001 //TX_MICFORBFMARK_1 +67 0x0001 //TX_MICFORBFMARK_2 +68 0x0001 //TX_MICFORBFMARK_3 +69 0x0001 //TX_MICFORBFMARK_4 +70 0x0001 //TX_MICFORBFMARK_5 +71 0x0000 //TX_DIST2REF_10 +72 0x3A66 //TX_DIST2REF_11 +73 0x0000 //TX_DIST2REF2 +74 0x0000 //TX_DIST2REF_13 +75 0x0000 //TX_DIST2REF_14 +76 0x0000 //TX_DIST2REF_15 +77 0x0000 //TX_DIST2REF_20 +78 0x0000 //TX_DIST2REF_21 +79 0x0000 //TX_DIST2REF_22 +80 0x0000 //TX_DIST2REF_23 +81 0x0000 //TX_DIST2REF_24 +82 0x0000 //TX_DIST2REF_25 +83 0x0000 //TX_DIST2REF_30 +84 0x0000 //TX_DIST2REF_31 +85 0x0000 //TX_DIST2REF_32 +86 0x0000 //TX_DIST2REF_33 +87 0x0000 //TX_DIST2REF_34 +88 0x0000 //TX_DIST2REF_35 +89 0x0000 //TX_MIC_LOC_00 +90 0x0000 //TX_MIC_LOC_01 +91 0x0000 //TX_MIC_LOC_02 +92 0x0000 //TX_MIC_LOC_03 +93 0x0000 //TX_MIC_LOC_04 +94 0x0000 //TX_MIC_LOC_05 +95 0x0000 //TX_MIC_LOC_10 +96 0x0000 //TX_MIC_LOC_11 +97 0x0000 //TX_MIC_LOC_12 +98 0x0000 //TX_MIC_LOC_13 +99 0x0000 //TX_MIC_LOC_14 +100 0x0000 //TX_MIC_LOC_15 +101 0x0000 //TX_MIC_LOC_20 +102 0x0000 //TX_MIC_LOC_21 +103 0x0000 //TX_MIC_LOC_22 +104 0x0000 //TX_MIC_LOC_23 +105 0x0000 //TX_MIC_LOC_24 +106 0x0000 //TX_MIC_LOC_25 +107 0x0200 //TX_MIC_REFBLK_VOLUME +108 0x0AAC //TX_MIC_BLOCK_VOLUME +109 0x0000 //TX_INVERSE_MASK +110 0x0000 //TX_ADCS_MASK +111 0x04D0 //TX_ADCS_GAIN +112 0x4000 //TX_NFC_GAINFAC +113 0x0000 //TX_MAINMIC_BLKFACTOR +114 0x0000 //TX_REFMIC_BLKFACTOR +115 0x0000 //TX_BLMIC_BLKFACTOR +116 0x0000 //TX_BRMIC_BLKFACTOR +117 0x0031 //TX_MICBLK_START_BIN +118 0x0060 //TX_MICBLK_END_BIN +119 0x0015 //TX_MICBLK_FE_HOLD +120 0xFFF2 //TX_MICBLK_MR_EXP_TH +121 0xFFF2 //TX_MICBLK_LR_EXP_TH +122 0x0000 //TX_FENE_HOLD +123 0x4000 //TX_FE_ENER_TH_MTS +124 0x0004 //TX_FE_ENER_TH_EXP +125 0x6000 //TX_C_POST_FLT_MIC_MAINBLK +126 0x6000 //TX_C_POST_FLT_MIC_REFBLK +127 0x0010 //TX_MIC_BLOCK_N +128 0x7646 //TX_A_HP +129 0x4000 //TX_B_PE +130 0x1800 //TX_THR_PITCH_DET_0 +131 0x1000 //TX_THR_PITCH_DET_1 +132 0x0800 //TX_THR_PITCH_DET_2 +133 0x0008 //TX_PITCH_BFR_LEN +134 0x0003 //TX_SBD_PITCH_DET +135 0x0050 //TX_TD_AEC_L +136 0x4000 //TX_MU0_UNP_TD_AEC +137 0x1000 //TX_MU0_PTD_TD_AEC +138 0x0000 //TX_PP_RESRV_0 +139 0x2A94 //TX_PP_RESRV_1 +140 0x55F0 //TX_PP_RESRV_2 +141 0x0000 //TX_PP_RESRV_3 +142 0x0000 //TX_PP_RESRV_4 +143 0x0000 //TX_PP_RESRV_5 +144 0x0000 //TX_PP_RESRV_6 +145 0x0000 //TX_PP_RESRV_7 +146 0x0028 //TX_TAIL_LENGTH +147 0x0800 //TX_AEC_REF_GAIN_0 +148 0x0800 //TX_AEC_REF_GAIN_1 +149 0x0800 //TX_AEC_REF_GAIN_2 +150 0x6000 //TX_EAD_THR +151 0x2000 //TX_THR_RE_EST +152 0x0100 //TX_MIN_EQ_RE_EST_0 +153 0x0100 //TX_MIN_EQ_RE_EST_1 +154 0x0100 //TX_MIN_EQ_RE_EST_2 +155 0x0200 //TX_MIN_EQ_RE_EST_3 +156 0x0200 //TX_MIN_EQ_RE_EST_4 +157 0x0200 //TX_MIN_EQ_RE_EST_5 +158 0x0200 //TX_MIN_EQ_RE_EST_6 +159 0x0200 //TX_MIN_EQ_RE_EST_7 +160 0x1000 //TX_MIN_EQ_RE_EST_8 +161 0x1000 //TX_MIN_EQ_RE_EST_9 +162 0x1000 //TX_MIN_EQ_RE_EST_10 +163 0x0400 //TX_MIN_EQ_RE_EST_11 +164 0x1000 //TX_MIN_EQ_RE_EST_12 +165 0x3000 //TX_LAMBDA_RE_EST +166 0x1000 //TX_LAMBDA_CB_NLE +167 0x0400 //TX_C_POST_FLT +168 0x4000 //TX_GAIN_NP +169 0x003C //TX_SE_HOLD_N +170 0x0046 //TX_DT_HOLD_N +171 0x03E8 //TX_DT2_HOLD_N +172 0x6666 //TX_AEC_RESRV_0 +173 0x0000 //TX_AEC_RESRV_1 +174 0x0014 //TX_AEC_RESRV_2 +175 0x0000 //TX_MIC_DELAY_LENGTH +176 0x0000 //TX_REF_DELAY_LENGTH +177 0x0000 //TX_ADD_LINEIN_GAINL +178 0x0000 //TX_ADD_LINEIN_GAINH +179 0x0000 //TX_MIN_EQ_RE_EST_14 +180 0x0000 //TX_DTD_THR1_8 +181 0x7FFF //TX_DTD_THR2_8 +182 0x0000 //TX_DTD_MIC_BLK2 +183 0x0008 //TX_FRQ_LIN_LEN +184 0x7FFF //TX_FRQ_AEC_LEN_RHO +185 0x6000 //TX_MU0_UNP_FRQ_AEC +186 0x4000 //TX_MU0_PTD_FRQ_AEC +187 0x000A //TX_MINENOISETH +188 0x0800 //TX_MU0_RE_EST +189 0x0001 //TX_AEC_NUM_CH +190 0x0000 //TX_BIGECHOATTENUATION_MAX +191 0x2000 //TX_A_POST_FLT_MICBLK +192 0x0000 //TX_BLKENERTH +193 0x0000 //TX_BLKENERHIGHTH +194 0x0000 //TX_NORMENERTH +195 0x0000 //TX_NORMENERHIGHTH +196 0x0000 //TX_NORMENERHIGHTHL +197 0x7B00 //TX_DTD_THR1_0 +198 0x7B00 //TX_DTD_THR1_1 +199 0x7B00 //TX_DTD_THR1_2 +200 0x7B00 //TX_DTD_THR1_3 +201 0x7B00 //TX_DTD_THR1_4 +202 0x7B00 //TX_DTD_THR1_5 +203 0x7B00 //TX_DTD_THR1_6 +204 0x1000 //TX_DTD_THR2_0 +205 0x1000 //TX_DTD_THR2_1 +206 0x1000 //TX_DTD_THR2_2 +207 0x1000 //TX_DTD_THR2_3 +208 0x1000 //TX_DTD_THR2_4 +209 0x1000 //TX_DTD_THR2_5 +210 0x1000 //TX_DTD_THR2_6 +211 0x7FFF //TX_DTD_THR3 +212 0x0000 //TX_SPK_CUT_K +213 0x0FA0 //TX_DT_CUT_K +214 0x0100 //TX_DT_CUT_THR +215 0x04EB //TX_COMFORT_G +216 0x01F4 //TX_POWER_YOUT_TH +217 0x4000 //TX_FDPFGAINECHO +218 0x0000 //TX_DTD_HD_THR +219 0x0000 //TX_SPK_CUT_K_S +220 0x0000 //TX_DTD_MIC_BLK +221 0x0400 //TX_ADPT_STRICT_L +222 0x0200 //TX_ADPT_STRICT_H +223 0x0000 //TX_RATIO_DT_L_TH_LOW +224 0x0000 //TX_RATIO_DT_H_TH_LOW +225 0x0000 //TX_RATIO_DT_L_TH_HIGH +226 0x0000 //TX_RATIO_DT_H_TH_HIGH +227 0x0000 //TX_RATIO_DT_L0_TH +228 0x2000 //TX_B_POST_FILT_ECHO_L +229 0x2000 //TX_B_POST_FILT_ECHO_H +230 0x0200 //TX_MIN_G_CTRL_ECHO +231 0x7FFF //TX_B_LESSCUT_RTO_ECHO +232 0x0000 //TX_EPD_OFFSET_00 +233 0x0000 //TX_EPD_OFFST_01 +234 0x0000 //TX_RATIO_DT_L0_TH_HIGH +235 0x3A98 //TX_RATIO_DT_H_TH_CUT +236 0x7FFF //TX_MIN_EQ_RE_EST_13 +237 0x0000 //TX_DTD_THR1_7 +238 0x0000 //TX_DTD_THR2_7 +239 0x0800 //TX_DT_RESRV_7 +240 0x0800 //TX_DT_RESRV_8 +241 0x0000 //TX_DT_RESRV_9 +242 0xF800 //TX_THR_SN_EST_0 +243 0xF800 //TX_THR_SN_EST_1 +244 0xFA00 //TX_THR_SN_EST_2 +245 0xF900 //TX_THR_SN_EST_3 +246 0xF900 //TX_THR_SN_EST_4 +247 0xFA00 //TX_THR_SN_EST_5 +248 0xF800 //TX_THR_SN_EST_6 +249 0xF700 //TX_THR_SN_EST_7 +250 0x0000 //TX_DELTA_THR_SN_EST_0 +251 0x0100 //TX_DELTA_THR_SN_EST_1 +252 0x0200 //TX_DELTA_THR_SN_EST_2 +253 0x01A0 //TX_DELTA_THR_SN_EST_3 +254 0x0100 //TX_DELTA_THR_SN_EST_4 +255 0x0000 //TX_DELTA_THR_SN_EST_5 +256 0x01A0 //TX_DELTA_THR_SN_EST_6 +257 0x0200 //TX_DELTA_THR_SN_EST_7 +258 0x4000 //TX_LAMBDA_NN_EST_0 +259 0x3000 //TX_LAMBDA_NN_EST_1 +260 0x4000 //TX_LAMBDA_NN_EST_2 +261 0x3000 //TX_LAMBDA_NN_EST_3 +262 0x3000 //TX_LAMBDA_NN_EST_4 +263 0x4000 //TX_LAMBDA_NN_EST_5 +264 0x4000 //TX_LAMBDA_NN_EST_6 +265 0x4000 //TX_LAMBDA_NN_EST_7 +266 0x0400 //TX_N_SN_EST +267 0x001E //TX_INBEAM_T +268 0x0041 //TX_INBEAMHOLDT +269 0x2000 //TX_G_STRICT +270 0x0000 //TX_EQ_THR_BF +271 0x799A //TX_LAMBDA_EQ_BF +272 0x3000 //TX_NE_RTO_TH +273 0x1000 //TX_NE_RTO_TH_L +274 0x3000 //TX_MAINREFRTOH_TH_H +275 0x1000 //TX_MAINREFRTOH_TH_L +276 0x3000 //TX_MAINREFRTO_TH_H +277 0x1000 //TX_MAINREFRTO_TH_L +278 0x0200 //TX_MAINREFRTO_TH_EQ +279 0x4000 //TX_B_POST_FLT_0 +280 0x4000 //TX_B_POST_FLT_1 +281 0x0014 //TX_NS_LVL_CTRL_0 +282 0x0019 //TX_NS_LVL_CTRL_1 +283 0x001B //TX_NS_LVL_CTRL_2 +284 0x0017 //TX_NS_LVL_CTRL_3 +285 0x0019 //TX_NS_LVL_CTRL_4 +286 0x0014 //TX_NS_LVL_CTRL_5 +287 0x001B //TX_NS_LVL_CTRL_6 +288 0x0010 //TX_NS_LVL_CTRL_7 +289 0x0010 //TX_MIN_GAIN_S_0 +290 0x000C //TX_MIN_GAIN_S_1 +291 0x0010 //TX_MIN_GAIN_S_2 +292 0x0010 //TX_MIN_GAIN_S_3 +293 0x000C //TX_MIN_GAIN_S_4 +294 0x0014 //TX_MIN_GAIN_S_5 +295 0x000C //TX_MIN_GAIN_S_6 +296 0x0014 //TX_MIN_GAIN_S_7 +297 0x5000 //TX_NMOS_SUP +298 0x0000 //TX_NS_MAX_PRI_SNR_TH +299 0x0000 //TX_NMOS_SUP_MENSA +300 0x4000 //TX_SNRI_SUP_0 +301 0x4000 //TX_SNRI_SUP_1 +302 0x4000 //TX_SNRI_SUP_2 +303 0x4000 //TX_SNRI_SUP_3 +304 0x4000 //TX_SNRI_SUP_4 +305 0x7FFF //TX_SNRI_SUP_5 +306 0x4000 //TX_SNRI_SUP_6 +307 0x3000 //TX_SNRI_SUP_7 +308 0x3000 //TX_THR_LFNS +309 0x001A //TX_G_LFNS +310 0x09C4 //TX_GAIN0_NTH +311 0x000A //TX_MUSIC_MORENS +312 0x7FFF //TX_A_POST_FILT_0 +313 0x2000 //TX_A_POST_FILT_1 +314 0x2000 //TX_A_POST_FILT_S_0 +315 0x2000 //TX_A_POST_FILT_S_1 +316 0x1000 //TX_A_POST_FILT_S_2 +317 0x2000 //TX_A_POST_FILT_S_3 +318 0x6000 //TX_A_POST_FILT_S_4 +319 0x2000 //TX_A_POST_FILT_S_5 +320 0x7000 //TX_A_POST_FILT_S_6 +321 0x7000 //TX_A_POST_FILT_S_7 +322 0x4000 //TX_B_POST_FILT_0 +323 0x2000 //TX_B_POST_FILT_1 +324 0x5000 //TX_B_POST_FILT_2 +325 0x4000 //TX_B_POST_FILT_3 +326 0x4000 //TX_B_POST_FILT_4 +327 0x4000 //TX_B_POST_FILT_5 +328 0x4000 //TX_B_POST_FILT_6 +329 0x2000 //TX_B_POST_FILT_7 +330 0x7FFF //TX_B_LESSCUT_RTO_S_0 +331 0x1000 //TX_B_LESSCUT_RTO_S_1 +332 0x1000 //TX_B_LESSCUT_RTO_S_2 +333 0x1000 //TX_B_LESSCUT_RTO_S_3 +334 0x1000 //TX_B_LESSCUT_RTO_S_4 +335 0x1000 //TX_B_LESSCUT_RTO_S_5 +336 0x1000 //TX_B_LESSCUT_RTO_S_6 +337 0x1000 //TX_B_LESSCUT_RTO_S_7 +338 0x7E14 //TX_LAMBDA_PFILT +339 0x7C29 //TX_LAMBDA_PFILT_S_0 +340 0x7200 //TX_LAMBDA_PFILT_S_1 +341 0x7800 //TX_LAMBDA_PFILT_S_2 +342 0x7400 //TX_LAMBDA_PFILT_S_3 +343 0x7200 //TX_LAMBDA_PFILT_S_4 +344 0x7C29 //TX_LAMBDA_PFILT_S_5 +345 0x7C29 //TX_LAMBDA_PFILT_S_6 +346 0x7C29 //TX_LAMBDA_PFILT_S_7 +347 0x0200 //TX_K_PEPPER +348 0x0800 //TX_A_PEPPER +349 0x0C80 //TX_K_PEPPER_HF +350 0x0400 //TX_A_PEPPER_HF +351 0x0001 //TX_HMNC_BST_FLG +352 0x4000 //TX_HMNC_BST_THR +353 0x0800 //TX_DT_BINVAD_TH_0 +354 0x0800 //TX_DT_BINVAD_TH_1 +355 0x0800 //TX_DT_BINVAD_TH_2 +356 0x0800 //TX_DT_BINVAD_TH_3 +357 0x0000 //TX_DT_BINVAD_ENDF +358 0x1000 //TX_C_POST_FLT_DT +359 0x7FFF //TX_NS_B_POST_FLT_LESSCUT +360 0x0100 //TX_DT_BOOST +361 0x0000 //TX_BF_SGRAD_FLG +362 0x0005 //TX_BF_DVG_TH +363 0x001E //TX_SN_C_F +364 0x0000 //TX_K_APT +365 0x0001 //TX_NOISEDET +366 0x0190 //TX_NDETCT +367 0x0004 //TX_NOISE_TH_0 +368 0x1B58 //TX_NOISE_TH_0_2 +369 0x2134 //TX_NOISE_TH_0_3 +370 0x0320 //TX_NOISE_TH_1 +371 0x022C //TX_NOISE_TH_2 +372 0x2260 //TX_NOISE_TH_3 +373 0x6B6C //TX_NOISE_TH_4 +374 0x7FFF //TX_NOISE_TH_5 +375 0x7FFF //TX_NOISE_TH_5_2 +376 0x0000 //TX_NOISE_TH_5_3 +377 0x0000 //TX_NOISE_TH_5_4 +378 0x07D0 //TX_NOISE_TH_6 +379 0x0004 //TX_MINENOISE_TH +380 0xD508 //TX_MORENS_TFMASK_TH +381 0x0001 //TX_DRC_QUIET_FLOOR +382 0x6D60 //TX_RATIODTL_CUT_TH +383 0x0DAC //TX_DT_CUT_K1 +384 0x00A5 //TX_OUT_ENER_S_TH_CLEAN +385 0x00A5 //TX_OUT_ENER_S_TH_LESSCLEAN +386 0x00A5 //TX_OUT_ENER_S_TH_NOISY +387 0x0029 //TX_OUT_ENER_TH_NOISE +388 0x00CE //TX_OUT_ENER_TH_SPEECH +389 0x2000 //TX_SN_NPB_GAIN +390 0x0000 //TX_NN_NPB_GAIN +391 0x3000 //TX_POST_MASK_SUP_HSNE +392 0x07D0 //TX_TAIL_DET_TH +393 0x4000 //TX_B_LESSCUT_RTO_WTA +394 0x0000 //TX_MEL_G_R +395 0x0080 //TX_SUPHIGH_TH +396 0x0000 //TX_MASK_G_R +397 0x0002 //TX_EXTRA_NS_L +398 0x1800 //TX_C_POST_FLT_MASK +399 0x7FFF //TX_A_POST_FLT_WNS +400 0x0148 //TX_MIN_G_LOW300HZ +401 0x0001 //TX_MAXLEVEL_CNG +402 0x00B4 //TX_STN_NOISE_TH +403 0x4000 //TX_POST_MASK_SUP +404 0x7FFF //TX_POST_MASK_ADJUST +405 0x000A //TX_NS_ENOISE_MIC0_TH +406 0x0004 //TX_MINENOISE_MIC0_TH +407 0x0014 //TX_MINENOISE_MIC0_S_TH +408 0x4900 //TX_MIN_G_CTRL_SSNS +409 0x0400 //TX_METAL_RTO_THR +410 0x0FA0 //TX_NS_FP_K_METAL +411 0x3A98 //TX_NOISEDET_BOOST_TH +412 0x0FA0 //TX_NSMOOTH_TH +413 0x0000 //TX_NS_RESRV_8 +414 0x1800 //TX_RHO_UPB +415 0x2328 //TX_N_HOLD_HS +416 0x006E //TX_N_RHO_BFR0 +417 0x7FFF //TX_LAMBDA_ARSP_EST +418 0x0100 //TX_EXTRA_GAIN_MICBLOCK +419 0x0333 //TX_THR_STD_NSR +420 0x019A //TX_THR_STD_PLH +421 0x03E8 //TX_N_HOLD_STD +422 0x0066 //TX_THR_STD_RHO +423 0x4000 //TX_BF_RESET_THR_HS +424 0x0CCD //TX_SB_RTO_MEAN_TH +425 0x0280 //TX_SB_RHO_MEAN_TH_NTALK +426 0x3800 //TX_SB_RTO_MEAN_TH_ABN +427 0x2EE0 //TX_SB_RTO_MEAN_TH_RUB +428 0x0100 //TX_WTA_EN_RTO_TH +429 0x1400 //TX_TOP_ENER_TH_F +430 0x0100 //TX_DESIRED_TALK_HOLDT +431 0x0800 //TX_MIC_BLOCK_FACTOR +432 0x0000 //TX_NSEST_BFRLRNRDC +433 0x0000 //TX_THR_POST_FLT_HS +434 0x0010 //TX_HS_VAD_BIN +435 0x2666 //TX_THR_VAD_HS +436 0x2CCD //TX_MEAN_RTO_MIN_TH2 +437 0x0032 //TX_SILENCE_T +438 0x0000 //TX_A_POST_FLT_WTA +439 0x799A //TX_LAMBDA_PFLT_WTA +440 0x099A //TX_SB_RHO_MEAN2_TH +441 0x0666 //TX_SB_RHO_MEAN3_TH +442 0x0000 //TX_HS_RESRV_4 +443 0x0000 //TX_HS_RESRV_5 +444 0x003C //TX_DOA_VAD_THR_1 +445 0x003C //TX_DOA_VAD_THR_2 +446 0x0028 //TX_DOA_VAD_THR1_0 +447 0x0028 //TX_DOA_VAD_THR1_1 +448 0x0000 //TX_SRC_DOA_RNG_LOW_0A +449 0x00B4 //TX_SRC_DOA_RNG_HIGH_0A +450 0x005A //TX_DFLT_SRC_DOA_0A +451 0x0000 //TX_SRC_DOA_RNG_LOW_0B +452 0x0000 //TX_SRC_DOA_RNG_HIGH_0B +453 0x0000 //TX_DFLT_SRC_DOA_0B +454 0x0000 //TX_SRC_DOA_RNG_LOW_0C +455 0x0000 //TX_SRC_DOA_RNG_HIGH_0C +456 0x0000 //TX_DFLT_SRC_DOA_0C +457 0x0000 //TX_SRC_DOA_RNG_LOW_0D +458 0x0000 //TX_SRC_DOA_RNG_HIGH_0D +459 0x0000 //TX_DFLT_SRC_DOA_0D +460 0x0000 //TX_SRC_DOA_RNG_LOW_1A +461 0x00B4 //TX_SRC_DOA_RNG_HIGH_1A +462 0x005A //TX_DFLT_SRC_DOA_1A +463 0x0000 //TX_SRC_DOA_RNG_LOW_1B +464 0x00B4 //TX_SRC_DOA_RNG_HIGH_1B +465 0x005A //TX_DFLT_SRC_DOA_1B +466 0x0000 //TX_SRC_DOA_RNG_LOW_1C +467 0x00B4 //TX_SRC_DOA_RNG_HIGH_1C +468 0x005A //TX_DFLT_SRC_DOA_1C +469 0x0000 //TX_SRC_DOA_RNG_LOW_1D +470 0x00B4 //TX_SRC_DOA_RNG_HIGH_1D +471 0x005A //TX_DFLT_SRC_DOA_1D +472 0x0100 //TX_BF_HOLDOFF_T +473 0x7FFF //TX_DOA_COST_FACTOR +474 0x0D9A //TX_MAINTOREFR_TH0 +475 0x071C //TX_DOA_TRK_THR +476 0x012C //TX_DOA_TRACK_HT +477 0x0200 //TX_N1_HOLD_HF +478 0x0100 //TX_N2_HOLD_HF +479 0x2A3D //TX_BF_RESET_THR_HF +480 0x7333 //TX_DOA_SMOOTH +481 0x0800 //TX_MU_BF +482 0x0800 //TX_BF_MU_LF_B2 +483 0x0040 //TX_BF_FC_END_BIN_B2 +484 0x0020 //TX_BF_FC_END_BIN +485 0x0000 //TX_HF_RESRV_25 +486 0x0000 //TX_HF_RESRV_26 +487 0x0007 //TX_N_DOA_SEED +488 0x0001 //TX_FINE_DOA_SEARCH_FLG +489 0x0000 //TX_HF_RESRV_27 +490 0x038E //TX_DLT_SRC_DOA_RNG +491 0x0200 //TX_BF_MU_LF +492 0x0000 //TX_DFLT_SRC_LOC_0 +493 0x7FFF //TX_DFLT_SRC_LOC_1 +494 0x0000 //TX_DFLT_SRC_LOC_2 +495 0x038E //TX_DOA_TRACK_VADTH +496 0x0000 //TX_DOA_TRACK_NEW +497 0x01E0 //TX_NOR_OFF_THR +498 0x7C00 //TX_MORE_ON_700HZ_THR +499 0x2000 //TX_MU_BF_ADPT_NS +500 0x0000 //TX_ADAPT_LEN +501 0x6666 //TX_MORE_SNS +502 0x0000 //TX_NOR_OFF_TH1 +503 0x0000 //TX_WIDE_MASK_TH +504 0xD333 //TX_SUBSNRATIOHIGH4MEANBCK_THR +505 0x6000 //TX_C_POST_FLT_CUT +506 0x2000 //TX_RADIODTLV +507 0x0320 //TX_POWER_LINEIN_TH +508 0x0014 //TX_FE_VADCOUNT_TH_FC +509 0x000A //TX_ECHO_SUPP_FC +510 0x0C80 //TX_ECHO_TH +511 0x6666 //TX_MIC_TO_BFGAIN +512 0x0000 //TX_MICTOBFGAIN0 +513 0x0000 //TX_FASTMUE_TH +514 0x3000 //TX_DEREVERB_LF_MU +515 0x34CD //TX_DEREVERB_HF_MU +516 0x0007 //TX_DEREVERB_DELAY +517 0x0004 //TX_DEREVERB_COEF_LEN +518 0x0003 //TX_DEREVERB_DNR +519 0x0000 //TX_DEREVERB_ALPHA +520 0x0000 //TX_DEREVERB_BETA +521 0x3A98 //TX_GSC_RTOL_TH +522 0x3A98 //TX_GSC_RTOH_TH +523 0x6000 //TX_WIDE2_MEANHTH +524 0x0000 //TX_DR_RESRV_5 +525 0x0000 //TX_DR_RESRV_6 +526 0x0000 //TX_DR_RESRV_7 +527 0x0000 //TX_DR_RESRV_8 +528 0x1333 //TX_WIND_MARK_TH +529 0x399A //TX_CORR_THR +530 0x0004 //TX_SNR_THR +531 0x0010 //TX_ENGY_THR +532 0x1770 //TX_CORR_HIGH_TH +533 0x6000 //TX_ENGY_THR_2 +534 0x3400 //TX_MEAN_RTO_THR +535 0x0028 //TX_WNS_ENOISE_MIC0_TH +536 0x3000 //TX_RATIOMICL_TH +537 0x7FFF //TX_CALIG_HS +538 0x0000 //TX_LVL_CTRL +539 0x0014 //TX_WIND_SUPRTO +540 0x001A //TX_WNS_MIN_G +541 0x0600 //TX_WNS_B_POST_FLT +542 0x2800 //TX_RATIOMICH_TH +543 0xD120 //TX_WIND_INBEAM_L_TH +544 0x0FA0 //TX_WIND_INBEAM_H_TH +545 0x2000 //TX_WNS_RESRV_0 +546 0x59D8 //TX_WNS_RESRV_1 +547 0x0080 //TX_WNS_RESRV_2 +548 0x0000 //TX_WNS_RESRV_3 +549 0x0000 //TX_WNS_RESRV_4 +550 0x0000 //TX_WNS_RESRV_5 +551 0x0000 //TX_WNS_RESRV_6 +552 0x0000 //TX_BVE_NOISE_FLOOR_0 +553 0x0070 //TX_BVE_NOISE_FLOOR_1 +554 0x0070 //TX_BVE_NOISE_FLOOR_2 +555 0x0010 //TX_BVE_NOISE_FLOOR_3 +556 0x0070 //TX_BVE_NOISE_FLOOR_4 +557 0x00B0 //TX_BVE_NOISE_FLOOR_5 +558 0x0E66 //TX_BVE_NOISE_FLOOR_6 +559 0x0050 //TX_BVE_NOISE_FLOOR_7 +560 0x770A //TX_BVE_NOISE_FLOOR_8 +561 0x0000 //TX_BVE_NOISE_FLOOR_9 +562 0x0000 //TX_BVE_IN_N +563 0x0000 //TX_BVE_OUT_N +564 0x0000 //TX_BVE_MICALPHA_DOWN +565 0x0000 //TX_PB_RESRV_1 +566 0x0018 //TX_FDEQ_SUBNUM +567 0x6C60 //TX_FDEQ_GAIN_0 +568 0x584F //TX_FDEQ_GAIN_1 +569 0x4F4E //TX_FDEQ_GAIN_2 +570 0x474A //TX_FDEQ_GAIN_3 +571 0x4744 //TX_FDEQ_GAIN_4 +572 0x4242 //TX_FDEQ_GAIN_5 +573 0x4242 //TX_FDEQ_GAIN_6 +574 0x3A34 //TX_FDEQ_GAIN_7 +575 0x2B26 //TX_FDEQ_GAIN_8 +576 0x383C //TX_FDEQ_GAIN_9 +577 0x4848 //TX_FDEQ_GAIN_10 +578 0x4848 //TX_FDEQ_GAIN_11 +579 0x4848 //TX_FDEQ_GAIN_12 +580 0x4848 //TX_FDEQ_GAIN_13 +581 0x4848 //TX_FDEQ_GAIN_14 +582 0x4848 //TX_FDEQ_GAIN_15 +583 0x4848 //TX_FDEQ_GAIN_16 +584 0x4848 //TX_FDEQ_GAIN_17 +585 0x4848 //TX_FDEQ_GAIN_18 +586 0x4848 //TX_FDEQ_GAIN_19 +587 0x4848 //TX_FDEQ_GAIN_20 +588 0x4848 //TX_FDEQ_GAIN_21 +589 0x4848 //TX_FDEQ_GAIN_22 +590 0x4848 //TX_FDEQ_GAIN_23 +591 0x0202 //TX_FDEQ_BIN_0 +592 0x0104 //TX_FDEQ_BIN_1 +593 0x0502 //TX_FDEQ_BIN_2 +594 0x0202 //TX_FDEQ_BIN_3 +595 0x0504 //TX_FDEQ_BIN_4 +596 0x0708 //TX_FDEQ_BIN_5 +597 0x0808 //TX_FDEQ_BIN_6 +598 0x050E //TX_FDEQ_BIN_7 +599 0x0B0C //TX_FDEQ_BIN_8 +600 0x0F09 //TX_FDEQ_BIN_9 +601 0x0000 //TX_FDEQ_BIN_10 +602 0x0000 //TX_FDEQ_BIN_11 +603 0x0000 //TX_FDEQ_BIN_12 +604 0x0000 //TX_FDEQ_BIN_13 +605 0x0000 //TX_FDEQ_BIN_14 +606 0x0000 //TX_FDEQ_BIN_15 +607 0x0000 //TX_FDEQ_BIN_16 +608 0x0000 //TX_FDEQ_BIN_17 +609 0x0000 //TX_FDEQ_BIN_18 +610 0x0000 //TX_FDEQ_BIN_19 +611 0x0000 //TX_FDEQ_BIN_20 +612 0x0000 //TX_FDEQ_BIN_21 +613 0x0000 //TX_FDEQ_BIN_22 +614 0x0000 //TX_FDEQ_BIN_23 +615 0x0000 //TX_FDEQ_PADDING +616 0x0030 //TX_PREEQ_SUBNUM_MIC0 +617 0x4848 //TX_PREEQ_GAIN_MIC0_0 +618 0x4848 //TX_PREEQ_GAIN_MIC0_1 +619 0x4848 //TX_PREEQ_GAIN_MIC0_2 +620 0x4848 //TX_PREEQ_GAIN_MIC0_3 +621 0x4848 //TX_PREEQ_GAIN_MIC0_4 +622 0x4848 //TX_PREEQ_GAIN_MIC0_5 +623 0x4848 //TX_PREEQ_GAIN_MIC0_6 +624 0x4848 //TX_PREEQ_GAIN_MIC0_7 +625 0x4848 //TX_PREEQ_GAIN_MIC0_8 +626 0x4848 //TX_PREEQ_GAIN_MIC0_9 +627 0x4848 //TX_PREEQ_GAIN_MIC0_10 +628 0x4848 //TX_PREEQ_GAIN_MIC0_11 +629 0x4848 //TX_PREEQ_GAIN_MIC0_12 +630 0x4848 //TX_PREEQ_GAIN_MIC0_13 +631 0x4848 //TX_PREEQ_GAIN_MIC0_14 +632 0x4848 //TX_PREEQ_GAIN_MIC0_15 +633 0x4848 //TX_PREEQ_GAIN_MIC0_16 +634 0x4848 //TX_PREEQ_GAIN_MIC0_17 +635 0x4848 //TX_PREEQ_GAIN_MIC0_18 +636 0x4848 //TX_PREEQ_GAIN_MIC0_19 +637 0x4848 //TX_PREEQ_GAIN_MIC0_20 +638 0x4848 //TX_PREEQ_GAIN_MIC0_21 +639 0x4848 //TX_PREEQ_GAIN_MIC0_22 +640 0x4848 //TX_PREEQ_GAIN_MIC0_23 +641 0x251A //TX_PREEQ_BIN_MIC0_0 +642 0x0F0F //TX_PREEQ_BIN_MIC0_1 +643 0x0C08 //TX_PREEQ_BIN_MIC0_2 +644 0x0700 //TX_PREEQ_BIN_MIC0_3 +645 0x0000 //TX_PREEQ_BIN_MIC0_4 +646 0x0000 //TX_PREEQ_BIN_MIC0_5 +647 0x0000 //TX_PREEQ_BIN_MIC0_6 +648 0x0000 //TX_PREEQ_BIN_MIC0_7 +649 0x0000 //TX_PREEQ_BIN_MIC0_8 +650 0x0000 //TX_PREEQ_BIN_MIC0_9 +651 0x0000 //TX_PREEQ_BIN_MIC0_10 +652 0x0000 //TX_PREEQ_BIN_MIC0_11 +653 0x0000 //TX_PREEQ_BIN_MIC0_12 +654 0x0000 //TX_PREEQ_BIN_MIC0_13 +655 0x0000 //TX_PREEQ_BIN_MIC0_14 +656 0x0000 //TX_PREEQ_BIN_MIC0_15 +657 0x0000 //TX_PREEQ_BIN_MIC0_16 +658 0x0000 //TX_PREEQ_BIN_MIC0_17 +659 0x0000 //TX_PREEQ_BIN_MIC0_18 +660 0x0000 //TX_PREEQ_BIN_MIC0_19 +661 0x0000 //TX_PREEQ_BIN_MIC0_20 +662 0x0000 //TX_PREEQ_BIN_MIC0_21 +663 0x0000 //TX_PREEQ_BIN_MIC0_22 +664 0x0000 //TX_PREEQ_BIN_MIC0_23 +665 0x0030 //TX_PREEQ_SUBNUM_MIC1 +666 0x4848 //TX_PREEQ_GAIN_MIC1_0 +667 0x4848 //TX_PREEQ_GAIN_MIC1_1 +668 0x4848 //TX_PREEQ_GAIN_MIC1_2 +669 0x4848 //TX_PREEQ_GAIN_MIC1_3 +670 0x4848 //TX_PREEQ_GAIN_MIC1_4 +671 0x4848 //TX_PREEQ_GAIN_MIC1_5 +672 0x494A //TX_PREEQ_GAIN_MIC1_6 +673 0x4B4E //TX_PREEQ_GAIN_MIC1_7 +674 0x4F50 //TX_PREEQ_GAIN_MIC1_8 +675 0x5255 //TX_PREEQ_GAIN_MIC1_9 +676 0x4848 //TX_PREEQ_GAIN_MIC1_10 +677 0x4848 //TX_PREEQ_GAIN_MIC1_11 +678 0x4848 //TX_PREEQ_GAIN_MIC1_12 +679 0x4848 //TX_PREEQ_GAIN_MIC1_13 +680 0x4848 //TX_PREEQ_GAIN_MIC1_14 +681 0x4848 //TX_PREEQ_GAIN_MIC1_15 +682 0x4848 //TX_PREEQ_GAIN_MIC1_16 +683 0x4848 //TX_PREEQ_GAIN_MIC1_17 +684 0x4848 //TX_PREEQ_GAIN_MIC1_18 +685 0x4848 //TX_PREEQ_GAIN_MIC1_19 +686 0x4848 //TX_PREEQ_GAIN_MIC1_20 +687 0x4848 //TX_PREEQ_GAIN_MIC1_21 +688 0x4848 //TX_PREEQ_GAIN_MIC1_22 +689 0x4848 //TX_PREEQ_GAIN_MIC1_23 +690 0x0202 //TX_PREEQ_BIN_MIC1_0 +691 0x0203 //TX_PREEQ_BIN_MIC1_1 +692 0x0303 //TX_PREEQ_BIN_MIC1_2 +693 0x0304 //TX_PREEQ_BIN_MIC1_3 +694 0x0405 //TX_PREEQ_BIN_MIC1_4 +695 0x0506 //TX_PREEQ_BIN_MIC1_5 +696 0x0708 //TX_PREEQ_BIN_MIC1_6 +697 0x090A //TX_PREEQ_BIN_MIC1_7 +698 0x0B0C //TX_PREEQ_BIN_MIC1_8 +699 0x0D0E //TX_PREEQ_BIN_MIC1_9 +700 0x0000 //TX_PREEQ_BIN_MIC1_10 +701 0x0000 //TX_PREEQ_BIN_MIC1_11 +702 0x0000 //TX_PREEQ_BIN_MIC1_12 +703 0x0000 //TX_PREEQ_BIN_MIC1_13 +704 0x0000 //TX_PREEQ_BIN_MIC1_14 +705 0x0000 //TX_PREEQ_BIN_MIC1_15 +706 0x0000 //TX_PREEQ_BIN_MIC1_16 +707 0x0000 //TX_PREEQ_BIN_MIC1_17 +708 0x0000 //TX_PREEQ_BIN_MIC1_18 +709 0x0000 //TX_PREEQ_BIN_MIC1_19 +710 0x0000 //TX_PREEQ_BIN_MIC1_20 +711 0x0000 //TX_PREEQ_BIN_MIC1_21 +712 0x0000 //TX_PREEQ_BIN_MIC1_22 +713 0x0000 //TX_PREEQ_BIN_MIC1_23 +714 0x0030 //TX_PREEQ_SUBNUM_MIC2 +715 0x4848 //TX_PREEQ_GAIN_MIC2_0 +716 0x4848 //TX_PREEQ_GAIN_MIC2_1 +717 0x4848 //TX_PREEQ_GAIN_MIC2_2 +718 0x4848 //TX_PREEQ_GAIN_MIC2_3 +719 0x4848 //TX_PREEQ_GAIN_MIC2_4 +720 0x4848 //TX_PREEQ_GAIN_MIC2_5 +721 0x4848 //TX_PREEQ_GAIN_MIC2_6 +722 0x4848 //TX_PREEQ_GAIN_MIC2_7 +723 0x4848 //TX_PREEQ_GAIN_MIC2_8 +724 0x4848 //TX_PREEQ_GAIN_MIC2_9 +725 0x4848 //TX_PREEQ_GAIN_MIC2_10 +726 0x4848 //TX_PREEQ_GAIN_MIC2_11 +727 0x4848 //TX_PREEQ_GAIN_MIC2_12 +728 0x4848 //TX_PREEQ_GAIN_MIC2_13 +729 0x4848 //TX_PREEQ_GAIN_MIC2_14 +730 0x4848 //TX_PREEQ_GAIN_MIC2_15 +731 0x4848 //TX_PREEQ_GAIN_MIC2_16 +732 0x4848 //TX_PREEQ_GAIN_MIC2_17 +733 0x4848 //TX_PREEQ_GAIN_MIC2_18 +734 0x4848 //TX_PREEQ_GAIN_MIC2_19 +735 0x4848 //TX_PREEQ_GAIN_MIC2_20 +736 0x4848 //TX_PREEQ_GAIN_MIC2_21 +737 0x4848 //TX_PREEQ_GAIN_MIC2_22 +738 0x4848 //TX_PREEQ_GAIN_MIC2_23 +739 0x0608 //TX_PREEQ_BIN_MIC2_0 +740 0x0808 //TX_PREEQ_BIN_MIC2_1 +741 0x0808 //TX_PREEQ_BIN_MIC2_2 +742 0x0808 //TX_PREEQ_BIN_MIC2_3 +743 0x0808 //TX_PREEQ_BIN_MIC2_4 +744 0x0808 //TX_PREEQ_BIN_MIC2_5 +745 0x0808 //TX_PREEQ_BIN_MIC2_6 +746 0x0808 //TX_PREEQ_BIN_MIC2_7 +747 0x0808 //TX_PREEQ_BIN_MIC2_8 +748 0x0808 //TX_PREEQ_BIN_MIC2_9 +749 0x0808 //TX_PREEQ_BIN_MIC2_10 +750 0x0808 //TX_PREEQ_BIN_MIC2_11 +751 0x0808 //TX_PREEQ_BIN_MIC2_12 +752 0x0808 //TX_PREEQ_BIN_MIC2_13 +753 0x0808 //TX_PREEQ_BIN_MIC2_14 +754 0x0200 //TX_PREEQ_BIN_MIC2_15 +755 0x0000 //TX_PREEQ_BIN_MIC2_16 +756 0x0000 //TX_PREEQ_BIN_MIC2_17 +757 0x0000 //TX_PREEQ_BIN_MIC2_18 +758 0x0000 //TX_PREEQ_BIN_MIC2_19 +759 0x0000 //TX_PREEQ_BIN_MIC2_20 +760 0x0000 //TX_PREEQ_BIN_MIC2_21 +761 0x0000 //TX_PREEQ_BIN_MIC2_22 +762 0x0000 //TX_PREEQ_BIN_MIC2_23 +763 0x0006 //TX_MASKING_ABILITY +764 0x0800 //TX_NND_WEIGHT +765 0x0065 //TX_MIC_CALIBRATION_0 +766 0x0065 //TX_MIC_CALIBRATION_1 +767 0x0065 //TX_MIC_CALIBRATION_2 +768 0x0065 //TX_MIC_CALIBRATION_3 +769 0x0044 //TX_MIC_PWR_BIAS_0 +770 0x0044 //TX_MIC_PWR_BIAS_1 +771 0x0044 //TX_MIC_PWR_BIAS_2 +772 0x0044 //TX_MIC_PWR_BIAS_3 +773 0x0000 //TX_GAIN_LIMIT_0 +774 0x0000 //TX_GAIN_LIMIT_1 +775 0x0007 //TX_GAIN_LIMIT_2 +776 0x0007 //TX_GAIN_LIMIT_3 +777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN +778 0x7FDE //TX_BVE_VAD0_ALPHAUP +779 0x7F3A //TX_BVE_VAD0_ALPHADOWN +780 0x2000 //TX_BVE_GAINWEIGHT_NOFEVADLI +781 0x7F5B //TX_BVE_FEVADLI_ALPHA +782 0x7F19 //TX_BVE_NOVAD0_ALPHAUP +783 0x1000 //TX_TDDRC_ALPHA_UP_01 +784 0x1000 //TX_TDDRC_ALPHA_UP_02 +785 0x1000 //TX_TDDRC_ALPHA_UP_03 +786 0x1000 //TX_TDDRC_ALPHA_UP_04 +787 0x7EB8 //TX_TDDRC_ALPHA_DWN_01 +788 0x7EB8 //TX_TDDRC_ALPHA_DWN_02 +789 0x7EB8 //TX_TDDRC_ALPHA_DWN_03 +790 0x7EB8 //TX_TDDRC_ALPHA_DWN_04 +791 0x7FFF //TX_TDDRC_TD_DRC_LIMIT +792 0x0800 //TX_TDDRC_POST_LIMIT_GAIN +793 0x0000 //TX_TDDRC_RESRV_0 +794 0x0000 //TX_TDDRC_RESRV_1 +795 0x0018 //TX_FDDRC_BAND_MARGIN_0 +796 0x0030 //TX_FDDRC_BAND_MARGIN_1 +797 0x0050 //TX_FDDRC_BAND_MARGIN_2 +798 0x0080 //TX_FDDRC_BAND_MARGIN_3 +799 0x0007 //TX_FDDRC_BLOCK_EXP +800 0x5000 //TX_FDDRC_THRD_2_0 +801 0x5000 //TX_FDDRC_THRD_2_1 +802 0x5000 //TX_FDDRC_THRD_2_2 +803 0x5000 //TX_FDDRC_THRD_2_3 +804 0x6400 //TX_FDDRC_THRD_3_0 +805 0x6400 //TX_FDDRC_THRD_3_1 +806 0x6400 //TX_FDDRC_THRD_3_2 +807 0x6400 //TX_FDDRC_THRD_3_3 +808 0x2000 //TX_FDDRC_SLANT_0_0 +809 0x2000 //TX_FDDRC_SLANT_0_1 +810 0x2000 //TX_FDDRC_SLANT_0_2 +811 0x2000 //TX_FDDRC_SLANT_0_3 +812 0x5333 //TX_FDDRC_SLANT_1_0 +813 0x5333 //TX_FDDRC_SLANT_1_1 +814 0x5333 //TX_FDDRC_SLANT_1_2 +815 0x5333 //TX_FDDRC_SLANT_1_3 +816 0x0010 //TX_DEADMIC_SILENCE_TH +817 0x0600 //TX_MIC_DEGRADE_TH +818 0x0078 //TX_DEADMIC_CNT +819 0x0078 //TX_MIC_DEGRADE_CNT +820 0x0000 //TX_FDDRC_RESRV_4 +821 0x0000 //TX_FDDRC_RESRV_5 +822 0x0000 //TX_FDDRC_RESRV_6 +823 0x7FFF //TX_KS_NOISEPASTE_FACTOR +824 0x0001 //TX_KS_CONFIG +825 0x7FFF //TX_KS_GAIN_MIN +826 0x0000 //TX_KS_RESRV_0 +827 0x0000 //TX_KS_RESRV_1 +828 0x0000 //TX_KS_RESRV_2 +829 0x7C00 //TX_LAMBDA_PKA_FP +830 0x2000 //TX_TPKA_FP +831 0x0080 //TX_MIN_G_FP +832 0x2000 //TX_MAX_G_FP +833 0x0FA0 //TX_FFP_FP_K_METAL +834 0x4000 //TX_A_POST_FLT_FP +835 0x0F5C //TX_RTO_OUTBEAM_TH +836 0x4CCD //TX_TPKA_FP_THD +837 0x0000 //TX_MAX_G_FP_BLK +838 0x0000 //TX_FFP_FADEIN +839 0x0000 //TX_FFP_FADEOUT +840 0x0000 //TX_WHISPERCTH +841 0x0000 //TX_WHISPERHOLDT +842 0x0000 //TX_WHISP_ENTHH +843 0x0000 //TX_WHISP_ENTHL +844 0x0000 //TX_WHISP_RTOTH +845 0x0000 //TX_WHISP_RTOTH2 +846 0x0096 //TX_MUTE_PERIOD +847 0x0000 //TX_FADE_IN_PERIOD +848 0x0100 //TX_FFP_RESRV_2 +849 0x0020 //TX_FFP_RESRV_3 +850 0x0000 //TX_FFP_RESRV_4 +851 0x0000 //TX_FFP_RESRV_5 +852 0x0000 //TX_FFP_RESRV_6 +853 0x0002 //TX_FILTINDX +854 0x0000 //TX_TDDRC_THRD_0 +855 0x0010 //TX_TDDRC_THRD_1 +856 0x1500 //TX_TDDRC_THRD_2 +857 0x1500 //TX_TDDRC_THRD_3 +858 0x3000 //TX_TDDRC_SLANT_0 +859 0x6E00 //TX_TDDRC_SLANT_1 +860 0x1000 //TX_TDDRC_ALPHA_UP_00 +861 0x7EB8 //TX_TDDRC_ALPHA_DWN_00 +862 0x0000 //TX_TDDRC_HMNC_FLAG +863 0x199A //TX_TDDRC_HMNC_GAIN +864 0x0000 //TX_TDDRC_SMT_FLAG +865 0x0CCD //TX_TDDRC_SMT_W +866 0x0689 //TX_TDDRC_DRC_GAIN +867 0x7FFF //TX_TDDRC_LMT_THRD +868 0x0000 //TX_TDDRC_LMT_ALPHA +869 0x0000 //TX_TFMASKLTH +870 0x0000 //TX_TFMASKLTHL +871 0x0CCD //TX_TFMASKHTH +872 0x0CCD //TX_TFMASKLTH_BINVAD +873 0xF333 //TX_TFMASKLTH_NS_EST +874 0xF800 //TX_TFMASKLTH_DOA +875 0x0CCD //TX_TFMASKTH_BLESSCUT +876 0x1000 //TX_B_LESSCUT_RTO_MASK +877 0x3800 //TX_SB_RHO_MEAN_TH_ABN +878 0x2000 //TX_B_POST_FLT_MASK +879 0x0000 //TX_B_POST_FLT_MASK1 +880 0x6333 //TX_GAIN_WIND_MASK +881 0x7FFF //TX_TFMASK_BFSTRICT_MUSIC +882 0x0000 //TX_TFMASK_BFSTRICT_NOMUSIC +883 0x7333 //TX_FASTNS_OUTIN_TH +884 0x0CCD //TX_FASTNS_TFMASK_TH +885 0x0CCD //TX_FASTNS_TFMASKBIN_TH1 +886 0x0CCD //TX_FASTNS_TFMASKBIN_TH2 +887 0x0CCD //TX_FASTNS_TFMASKBIN_TH3 +888 0x0028 //TX_FASTNS_ARSPC_TH +889 0xC000 //TX_FASTNS_MASK5_TH +890 0x0810 //TX_POSTSSA_MIN_G_VR_MASK +891 0x1000 //TX_A_LESSCUT_RTO_MASK +892 0x1770 //TX_FASTNS_NOISETH +893 0xC000 //TX_FASTNS_SSA_THLFL +894 0xC000 //TX_FASTNS_SSA_THHFL +895 0xCCCC //TX_FASTNS_SSA_THLFH +896 0xD999 //TX_FASTNS_SSA_THHFH +897 0x2329 //TX_SENDFUNC_REG_MICMUTE +898 0x0010 //TX_SENDFUNC_REG_MICMUTE1 +899 0x0320 //TX_MICMUTE_RATIO_THR +900 0x00A0 //TX_MICMUTE_AMP_THR +901 0x0004 //TX_MICMUTE_HPF_IND +902 0x00C0 //TX_MICMUTE_LOG_EYR_TH +903 0x0012 //TX_MICMUTE_CVG_TIME +904 0x0008 //TX_MICMUTE_RELEASE_TIME +905 0x0E00 //TX_MIC_VOLUME_MIC0MUTE +906 0x0000 //TX_MICMUTE_EPD_OFFSET_0 +907 0x0028 //TX_MICMUTE_FRQ_AEC_L +908 0x7999 //TX_MICMUTE_EAD_THR +909 0x7FFF //TX_MICMUTE_LAMBDA_CB_NLE +910 0x3000 //TX_MICMUTE_LAMBDA_RE_EST +911 0x7F00 //TX_DTD_THR1_MICMUTE_0 +912 0x7900 //TX_DTD_THR1_MICMUTE_1 +913 0x7FFF //TX_DTD_THR1_MICMUTE_2 +914 0x7FFF //TX_DTD_THR1_MICMUTE_3 +915 0x2000 //TX_DTD_THR2_MICMUTE_0 +916 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_0 +917 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_1 +918 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_2 +919 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_3 +920 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_4 +921 0x7FFF //TX_MICMUTE_C_POST_FLT +922 0x03E8 //TX_MICMUTE_DT_CUT_K +923 0x0001 //TX_MICMUTE_DT_CUT_THR +924 0x03E8 //TX_MICMUTE_DT_CUT_K2 +925 0x0001 //TX_MICMUTE_DT_CUT_THR2 +926 0x0064 //TX_MICMUTE_DT2_HOLD_N +927 0x1000 //TX_MICMUTE_RATIODTH_THCUT +928 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOL +929 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOH +930 0x0400 //TX_MICMUTE_C_POST_FLT_MASK +931 0x7999 //TX_MICMUTE_RATIODTL_CUT_TH +932 0x3E80 //TX_MICMUTE_DT_CUT_K1 +933 0x0800 //TX_MICMUTE_N2_SN_EST +934 0xFC00 //TX_MICMUTE_THR_SN_EST_0 +935 0x001C //TX_MICMUTE_MIN_G_CTRL_0 +936 0x6000 //TX_MICMUTE_A_POST_FILT_S_0 +937 0x7000 //TX_MICMUTE_B_POST_FILT_0 +938 0x2710 //TX_MIC1RUB_AMP_THR +939 0x7FFF //TX_MIC1MUTE_RATIO_THR +940 0x0001 //TX_MIC1MUTE_AMP_THR +941 0x0008 //TX_MIC1MUTE_CVG_TIME +942 0x0008 //TX_MIC1MUTE_RELEASE_TIME +943 0x05A0 //TX_AMS_RESRV_01 +944 0x3FFF //TX_AMS_RESRV_02 +945 0x7FFF //TX_AMS_RESRV_03 +946 0x0000 //TX_AMS_RESRV_04 +947 0x0000 //TX_AMS_RESRV_05 +948 0x0000 //TX_AMS_RESRV_06 +949 0x0000 //TX_AMS_RESRV_07 +950 0x0000 //TX_AMS_RESRV_08 +951 0x0000 //TX_AMS_RESRV_09 +952 0x0000 //TX_AMS_RESRV_10 +953 0x0000 //TX_AMS_RESRV_11 +954 0x0000 //TX_AMS_RESRV_12 +955 0x0000 //TX_AMS_RESRV_13 +956 0x0000 //TX_AMS_RESRV_14 +957 0x0000 //TX_AMS_RESRV_15 +958 0x0000 //TX_AMS_RESRV_16 +959 0x0000 //TX_AMS_RESRV_17 +960 0x0000 //TX_AMS_RESRV_18 +961 0x0000 //TX_AMS_RESRV_19 +#RX +0 0x243C //RX_RECVFUNC_MODE_0 +1 0x0000 //RX_RECVFUNC_MODE_1 +2 0x0000 //RX_SAMPLINGFREQ_SIG +3 0x0000 //RX_SAMPLINGFREQ_PROC +4 0x000A //RX_FRAME_SZ +5 0x0000 //RX_DELAY_OPT +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +10 0x0600 //RX_PGA +11 0x7FFF //RX_A_HP +12 0x4000 //RX_B_PE +13 0x7800 //RX_THR_PITCH_DET_0 +14 0x7000 //RX_THR_PITCH_DET_1 +15 0x6000 //RX_THR_PITCH_DET_2 +16 0x0008 //RX_PITCH_BFR_LEN +17 0x0003 //RX_SBD_PITCH_DET +18 0x0100 //RX_PP_RESRV_0 +19 0x0020 //RX_PP_RESRV_1 +20 0x0400 //RX_N_SN_EST +21 0x000C //RX_N2_SN_EST +22 0x0006 //RX_NS_LVL_CTRL +23 0xF800 //RX_THR_SN_EST +24 0x7CCD //RX_LAMBDA_PFILT +25 0x000A //RX_FENS_RESRV_0 +26 0x0190 //RX_FENS_RESRV_1 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +30 0x0002 //RX_EXTRA_NS_L +31 0x0800 //RX_EXTRA_NS_A +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +35 0x199A //RX_A_POST_FLT +36 0x0000 //RX_LMT_THRD +37 0x4000 //RX_LMT_ALPHA +38 0x0014 //RX_FDEQ_SUBNUM +39 0x4840 //RX_FDEQ_GAIN_0 +40 0x3E40 //RX_FDEQ_GAIN_1 +41 0x515E //RX_FDEQ_GAIN_2 +42 0x6470 //RX_FDEQ_GAIN_3 +43 0x7A84 //RX_FDEQ_GAIN_4 +44 0x7C7A //RX_FDEQ_GAIN_5 +45 0x7C7C //RX_FDEQ_GAIN_6 +46 0x7D7C //RX_FDEQ_GAIN_7 +47 0x7E82 //RX_FDEQ_GAIN_8 +48 0x7C80 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0204 //RX_FDEQ_BIN_1 +65 0x0203 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D08 //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +111 0x0002 //RX_FILTINDX +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x055F //RX_TDDRC_DRC_GAIN +125 0x7C00 //RX_LAMBDA_PKA_FP +126 0x1450 //RX_TPKA_FP +127 0x0400 //RX_MIN_G_FP +128 0x0700 //RX_MAX_G_FP +129 0x000A //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +131 0x0000 //RX_MAXLEVEL_CNG +132 0x3000 //RX_BWE_UV_TH +133 0x3000 //RX_BWE_UV_TH2 +134 0x1800 //RX_BWE_UV_TH3 +135 0x1000 //RX_BWE_V_TH +136 0x04CD //RX_BWE_GAIN1_V_TH1 +137 0x0F33 //RX_BWE_GAIN1_V_TH2 +138 0x7333 //RX_BWE_UV_EQ +139 0x199A //RX_BWE_V_EQ +140 0x7333 //RX_BWE_TONE_TH +141 0x0004 //RX_BWE_UV_HOLD_T +142 0x6CCD //RX_BWE_GAIN2_ALPHA +143 0x799A //RX_BWE_GAIN3_ALPHA +144 0x001E //RX_BWE_CUTOFF +145 0x3000 //RX_BWE_GAINFILL +146 0x3200 //RX_BWE_MAXTH_TONE +147 0x2000 //RX_BWE_EQ_0 +148 0x2000 //RX_BWE_EQ_1 +149 0x2000 //RX_BWE_EQ_2 +150 0x2000 //RX_BWE_EQ_3 +151 0x2000 //RX_BWE_EQ_4 +152 0x2000 //RX_BWE_EQ_5 +153 0x2000 //RX_BWE_EQ_6 +154 0x0000 //RX_BWE_RESRV_0 +155 0x0000 //RX_BWE_RESRV_1 +156 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0284 //RX_TDDRC_DRC_GAIN +38 0x0014 //RX_FDEQ_SUBNUM +39 0x4840 //RX_FDEQ_GAIN_0 +40 0x4040 //RX_FDEQ_GAIN_1 +41 0x4D58 //RX_FDEQ_GAIN_2 +42 0x607A //RX_FDEQ_GAIN_3 +43 0x8A98 //RX_FDEQ_GAIN_4 +44 0x8C82 //RX_FDEQ_GAIN_5 +45 0x7874 //RX_FDEQ_GAIN_6 +46 0x7578 //RX_FDEQ_GAIN_7 +47 0x7A7E //RX_FDEQ_GAIN_8 +48 0x8880 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0204 //RX_FDEQ_BIN_1 +65 0x0203 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D08 //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x000D //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0293 //RX_TDDRC_DRC_GAIN +38 0x0014 //RX_FDEQ_SUBNUM +39 0x4840 //RX_FDEQ_GAIN_0 +40 0x4040 //RX_FDEQ_GAIN_1 +41 0x4D58 //RX_FDEQ_GAIN_2 +42 0x607A //RX_FDEQ_GAIN_3 +43 0x8A98 //RX_FDEQ_GAIN_4 +44 0x8C82 //RX_FDEQ_GAIN_5 +45 0x7874 //RX_FDEQ_GAIN_6 +46 0x7578 //RX_FDEQ_GAIN_7 +47 0x7A7E //RX_FDEQ_GAIN_8 +48 0x8880 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0204 //RX_FDEQ_BIN_1 +65 0x0203 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D08 //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0015 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0293 //RX_TDDRC_DRC_GAIN +38 0x0014 //RX_FDEQ_SUBNUM +39 0x4840 //RX_FDEQ_GAIN_0 +40 0x4040 //RX_FDEQ_GAIN_1 +41 0x4D58 //RX_FDEQ_GAIN_2 +42 0x607A //RX_FDEQ_GAIN_3 +43 0x8A98 //RX_FDEQ_GAIN_4 +44 0x8C82 //RX_FDEQ_GAIN_5 +45 0x7874 //RX_FDEQ_GAIN_6 +46 0x7578 //RX_FDEQ_GAIN_7 +47 0x7A7E //RX_FDEQ_GAIN_8 +48 0x8880 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0204 //RX_FDEQ_BIN_1 +65 0x0203 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D08 //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0023 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0293 //RX_TDDRC_DRC_GAIN +38 0x0014 //RX_FDEQ_SUBNUM +39 0x4840 //RX_FDEQ_GAIN_0 +40 0x4040 //RX_FDEQ_GAIN_1 +41 0x4D58 //RX_FDEQ_GAIN_2 +42 0x607A //RX_FDEQ_GAIN_3 +43 0x8A98 //RX_FDEQ_GAIN_4 +44 0x8C82 //RX_FDEQ_GAIN_5 +45 0x7874 //RX_FDEQ_GAIN_6 +46 0x7578 //RX_FDEQ_GAIN_7 +47 0x7A7E //RX_FDEQ_GAIN_8 +48 0x8880 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0204 //RX_FDEQ_BIN_1 +65 0x0203 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D08 //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x003A //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0293 //RX_TDDRC_DRC_GAIN +38 0x0014 //RX_FDEQ_SUBNUM +39 0x4840 //RX_FDEQ_GAIN_0 +40 0x4040 //RX_FDEQ_GAIN_1 +41 0x4D58 //RX_FDEQ_GAIN_2 +42 0x607A //RX_FDEQ_GAIN_3 +43 0x8A98 //RX_FDEQ_GAIN_4 +44 0x8C82 //RX_FDEQ_GAIN_5 +45 0x7874 //RX_FDEQ_GAIN_6 +46 0x7578 //RX_FDEQ_GAIN_7 +47 0x7A7E //RX_FDEQ_GAIN_8 +48 0x8880 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0204 //RX_FDEQ_BIN_1 +65 0x0203 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D08 //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x005F //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0293 //RX_TDDRC_DRC_GAIN +38 0x0014 //RX_FDEQ_SUBNUM +39 0x4840 //RX_FDEQ_GAIN_0 +40 0x4040 //RX_FDEQ_GAIN_1 +41 0x4D58 //RX_FDEQ_GAIN_2 +42 0x607A //RX_FDEQ_GAIN_3 +43 0x8A98 //RX_FDEQ_GAIN_4 +44 0x8C82 //RX_FDEQ_GAIN_5 +45 0x7874 //RX_FDEQ_GAIN_6 +46 0x7578 //RX_FDEQ_GAIN_7 +47 0x7A7E //RX_FDEQ_GAIN_8 +48 0x8880 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0204 //RX_FDEQ_BIN_1 +65 0x0203 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D08 //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0098 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0293 //RX_TDDRC_DRC_GAIN +38 0x0014 //RX_FDEQ_SUBNUM +39 0x4840 //RX_FDEQ_GAIN_0 +40 0x4040 //RX_FDEQ_GAIN_1 +41 0x4D58 //RX_FDEQ_GAIN_2 +42 0x607A //RX_FDEQ_GAIN_3 +43 0x8A98 //RX_FDEQ_GAIN_4 +44 0x8C82 //RX_FDEQ_GAIN_5 +45 0x7874 //RX_FDEQ_GAIN_6 +46 0x7578 //RX_FDEQ_GAIN_7 +47 0x7A7E //RX_FDEQ_GAIN_8 +48 0x8880 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0204 //RX_FDEQ_BIN_1 +65 0x0203 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D08 //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#RX 2 +157 0x003C //RX_RECVFUNC_MODE_0 +158 0x0000 //RX_RECVFUNC_MODE_1 +159 0x0000 //RX_SAMPLINGFREQ_SIG +160 0x0000 //RX_SAMPLINGFREQ_PROC +161 0x000A //RX_FRAME_SZ +162 0x0000 //RX_DELAY_OPT +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +167 0x0600 //RX_PGA +168 0x7FFF //RX_A_HP +169 0x4000 //RX_B_PE +170 0x7800 //RX_THR_PITCH_DET_0 +171 0x7000 //RX_THR_PITCH_DET_1 +172 0x6000 //RX_THR_PITCH_DET_2 +173 0x0008 //RX_PITCH_BFR_LEN +174 0x0003 //RX_SBD_PITCH_DET +175 0x0100 //RX_PP_RESRV_0 +176 0x0020 //RX_PP_RESRV_1 +177 0x0400 //RX_N_SN_EST +178 0x000C //RX_N2_SN_EST +179 0x0014 //RX_NS_LVL_CTRL +180 0xF800 //RX_THR_SN_EST +181 0x7E00 //RX_LAMBDA_PFILT +182 0x000A //RX_FENS_RESRV_0 +183 0x0190 //RX_FENS_RESRV_1 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +187 0x0002 //RX_EXTRA_NS_L +188 0x0800 //RX_EXTRA_NS_A +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +192 0x199A //RX_A_POST_FLT +193 0x0000 //RX_LMT_THRD +194 0x4000 //RX_LMT_ALPHA +195 0x0014 //RX_FDEQ_SUBNUM +196 0x4840 //RX_FDEQ_GAIN_0 +197 0x3E40 //RX_FDEQ_GAIN_1 +198 0x515E //RX_FDEQ_GAIN_2 +199 0x6470 //RX_FDEQ_GAIN_3 +200 0x7A84 //RX_FDEQ_GAIN_4 +201 0x7C7A //RX_FDEQ_GAIN_5 +202 0x7C7C //RX_FDEQ_GAIN_6 +203 0x7D7C //RX_FDEQ_GAIN_7 +204 0x7E82 //RX_FDEQ_GAIN_8 +205 0x7C80 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0204 //RX_FDEQ_BIN_1 +222 0x0203 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D08 //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +268 0x0002 //RX_FILTINDX +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x055F //RX_TDDRC_DRC_GAIN +282 0x7C00 //RX_LAMBDA_PKA_FP +283 0x13E0 //RX_TPKA_FP +284 0x0080 //RX_MIN_G_FP +285 0x2000 //RX_MAX_G_FP +286 0x000A //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +288 0x0000 //RX_MAXLEVEL_CNG +289 0x3000 //RX_BWE_UV_TH +290 0x3000 //RX_BWE_UV_TH2 +291 0x1800 //RX_BWE_UV_TH3 +292 0x1000 //RX_BWE_V_TH +293 0x04CD //RX_BWE_GAIN1_V_TH1 +294 0x0F33 //RX_BWE_GAIN1_V_TH2 +295 0x7333 //RX_BWE_UV_EQ +296 0x199A //RX_BWE_V_EQ +297 0x7333 //RX_BWE_TONE_TH +298 0x0004 //RX_BWE_UV_HOLD_T +299 0x6CCD //RX_BWE_GAIN2_ALPHA +300 0x799A //RX_BWE_GAIN3_ALPHA +301 0x001E //RX_BWE_CUTOFF +302 0x3000 //RX_BWE_GAINFILL +303 0x3200 //RX_BWE_MAXTH_TONE +304 0x2000 //RX_BWE_EQ_0 +305 0x2000 //RX_BWE_EQ_1 +306 0x2000 //RX_BWE_EQ_2 +307 0x2000 //RX_BWE_EQ_3 +308 0x2000 //RX_BWE_EQ_4 +309 0x2000 //RX_BWE_EQ_5 +310 0x2000 //RX_BWE_EQ_6 +311 0x0000 //RX_BWE_RESRV_0 +312 0x0000 //RX_BWE_RESRV_1 +313 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x055F //RX_TDDRC_DRC_GAIN +195 0x0014 //RX_FDEQ_SUBNUM +196 0x4840 //RX_FDEQ_GAIN_0 +197 0x3E40 //RX_FDEQ_GAIN_1 +198 0x515E //RX_FDEQ_GAIN_2 +199 0x6470 //RX_FDEQ_GAIN_3 +200 0x7A84 //RX_FDEQ_GAIN_4 +201 0x7C7A //RX_FDEQ_GAIN_5 +202 0x7C7C //RX_FDEQ_GAIN_6 +203 0x7D7C //RX_FDEQ_GAIN_7 +204 0x7E82 //RX_FDEQ_GAIN_8 +205 0x7C80 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0204 //RX_FDEQ_BIN_1 +222 0x0203 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D08 //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x000A //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x055F //RX_TDDRC_DRC_GAIN +195 0x0014 //RX_FDEQ_SUBNUM +196 0x4840 //RX_FDEQ_GAIN_0 +197 0x3E40 //RX_FDEQ_GAIN_1 +198 0x515E //RX_FDEQ_GAIN_2 +199 0x6470 //RX_FDEQ_GAIN_3 +200 0x7A84 //RX_FDEQ_GAIN_4 +201 0x7C7A //RX_FDEQ_GAIN_5 +202 0x7C7C //RX_FDEQ_GAIN_6 +203 0x7D7C //RX_FDEQ_GAIN_7 +204 0x7E82 //RX_FDEQ_GAIN_8 +205 0x7C80 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0204 //RX_FDEQ_BIN_1 +222 0x0203 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D08 //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0010 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x055F //RX_TDDRC_DRC_GAIN +195 0x0014 //RX_FDEQ_SUBNUM +196 0x4840 //RX_FDEQ_GAIN_0 +197 0x3E40 //RX_FDEQ_GAIN_1 +198 0x515E //RX_FDEQ_GAIN_2 +199 0x6470 //RX_FDEQ_GAIN_3 +200 0x7A84 //RX_FDEQ_GAIN_4 +201 0x7C7A //RX_FDEQ_GAIN_5 +202 0x7C7C //RX_FDEQ_GAIN_6 +203 0x7D7C //RX_FDEQ_GAIN_7 +204 0x7E82 //RX_FDEQ_GAIN_8 +205 0x7C80 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0204 //RX_FDEQ_BIN_1 +222 0x0203 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D08 //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x001A //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x055F //RX_TDDRC_DRC_GAIN +195 0x0014 //RX_FDEQ_SUBNUM +196 0x4840 //RX_FDEQ_GAIN_0 +197 0x3E40 //RX_FDEQ_GAIN_1 +198 0x515E //RX_FDEQ_GAIN_2 +199 0x6470 //RX_FDEQ_GAIN_3 +200 0x7A84 //RX_FDEQ_GAIN_4 +201 0x7C7A //RX_FDEQ_GAIN_5 +202 0x7C7C //RX_FDEQ_GAIN_6 +203 0x7D7C //RX_FDEQ_GAIN_7 +204 0x7E82 //RX_FDEQ_GAIN_8 +205 0x7C80 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0204 //RX_FDEQ_BIN_1 +222 0x0203 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D08 //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0034 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x055F //RX_TDDRC_DRC_GAIN +195 0x0014 //RX_FDEQ_SUBNUM +196 0x4840 //RX_FDEQ_GAIN_0 +197 0x3E40 //RX_FDEQ_GAIN_1 +198 0x515E //RX_FDEQ_GAIN_2 +199 0x6470 //RX_FDEQ_GAIN_3 +200 0x7A84 //RX_FDEQ_GAIN_4 +201 0x7C7A //RX_FDEQ_GAIN_5 +202 0x7C7C //RX_FDEQ_GAIN_6 +203 0x7D7C //RX_FDEQ_GAIN_7 +204 0x7E82 //RX_FDEQ_GAIN_8 +205 0x7C80 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0204 //RX_FDEQ_BIN_1 +222 0x0203 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D08 //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0045 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x055F //RX_TDDRC_DRC_GAIN +195 0x0014 //RX_FDEQ_SUBNUM +196 0x4840 //RX_FDEQ_GAIN_0 +197 0x3E40 //RX_FDEQ_GAIN_1 +198 0x515E //RX_FDEQ_GAIN_2 +199 0x6470 //RX_FDEQ_GAIN_3 +200 0x7A84 //RX_FDEQ_GAIN_4 +201 0x7C7A //RX_FDEQ_GAIN_5 +202 0x7C7C //RX_FDEQ_GAIN_6 +203 0x7D7C //RX_FDEQ_GAIN_7 +204 0x7E82 //RX_FDEQ_GAIN_8 +205 0x7C80 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0204 //RX_FDEQ_BIN_1 +222 0x0203 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D08 //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0074 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x055F //RX_TDDRC_DRC_GAIN +195 0x0014 //RX_FDEQ_SUBNUM +196 0x4840 //RX_FDEQ_GAIN_0 +197 0x3E40 //RX_FDEQ_GAIN_1 +198 0x515E //RX_FDEQ_GAIN_2 +199 0x6470 //RX_FDEQ_GAIN_3 +200 0x7A84 //RX_FDEQ_GAIN_4 +201 0x7C7A //RX_FDEQ_GAIN_5 +202 0x7C7C //RX_FDEQ_GAIN_6 +203 0x7D7C //RX_FDEQ_GAIN_7 +204 0x7E82 //RX_FDEQ_GAIN_8 +205 0x7C80 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0204 //RX_FDEQ_BIN_1 +222 0x0203 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D08 //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 + +#CASE_NAME HANDSET-HANDSET-TMOBILE_US-WB +#PARAM_MODE FULL +#PARAM_TYPE TX+2RX +#TOTAL_CUSTOM_STEP 7+7 +#TX +0 0x0000 //TX_OPERATION_MODE_0 +1 0x0000 //TX_OPERATION_MODE_1 +2 0x0036 //TX_PATCH_REG +3 0x2F7F //TX_SENDFUNC_MODE_0 +4 0x0000 //TX_SENDFUNC_MODE_1 +5 0x0002 //TX_NUM_MIC +6 0x0001 //TX_SAMPLINGFREQ_SIG +7 0x0001 //TX_SAMPLINGFREQ_PROC +8 0x000A //TX_FRAME_SZ_SIG +9 0x000A //TX_FRAME_SZ +10 0x0000 //TX_DELAY_OPT +11 0x0028 //TX_MAX_TAIL_LENGTH +12 0x0001 //TX_NUM_LOUTCHN +13 0x0001 //TX_MAXNUM_AECREF +14 0x0000 //TX_DBG_FUNC_REG +15 0x0000 //TX_DBG_FUNC_REG1 +16 0x0000 //TX_SYS_RESRV_0 +17 0x0000 //TX_SYS_RESRV_1 +18 0x0000 //TX_SYS_RESRV_2 +19 0x0000 //TX_SYS_RESRV_3 +20 0x0000 //TX_DIST2REF0 +21 0x00A3 //TX_DIST2REF1 +22 0x0000 //TX_DIST2REF_02 +23 0x0000 //TX_DIST2REF_03 +24 0x0000 //TX_DIST2REF_04 +25 0x0000 //TX_DIST2REF_05 +26 0x0000 //TX_MMIC +27 0x1000 //TX_PGA_0 +28 0x1000 //TX_PGA_1 +29 0x1000 //TX_PGA_2 +30 0x0000 //TX_PGA_3 +31 0x0000 //TX_PGA_4 +32 0x0000 //TX_PGA_5 +33 0x0000 //TX_MIC_PAIRS +34 0x0000 //TX_MIC_PAIRS_HS +35 0x0002 //TX_MICS_FOR_BF +36 0x0000 //TX_MIC_PAIRS_FORL1 +37 0x0002 //TX_MICS_OF_PAIR0 +38 0x0002 //TX_MICS_OF_PAIR1 +39 0x0002 //TX_MICS_OF_PAIR2 +40 0x0002 //TX_MICS_OF_PAIR3 +41 0x0000 //TX_MIC_DATA_SRC0 +42 0x0002 //TX_MIC_DATA_SRC1 +43 0x0001 //TX_MIC_DATA_SRC2 +44 0x0000 //TX_MIC_DATA_SRC3 +45 0x0000 //TX_MIC_PAIR_CH_04 +46 0x0000 //TX_MIC_PAIR_CH_05 +47 0x0000 //TX_MIC_PAIR_CH_10 +48 0x0000 //TX_MIC_PAIR_CH_11 +49 0x0000 //TX_MIC_PAIR_CH_12 +50 0x0000 //TX_MIC_PAIR_CH_13 +51 0x0000 //TX_MIC_PAIR_CH_14 +52 0x05DC //TX_HD_BIN_MASK +53 0x0010 //TX_HD_SUBAND_MASK +54 0x19A1 //TX_HD_FRAME_AVG_MASK +55 0x0320 //TX_HD_MIN_FRQ +56 0x1000 //TX_HD_ALPHA_PSD +57 0x1100 //TX_T_PHPR1 +58 0x0000 //TX_T_PHPR2 +59 0x0000 //TX_T_PTPR +60 0x0000 //TX_T_PNPR +61 0x0000 //TX_T_PAPR1 +62 0xEE6C //TX_T_PSDVAT +63 0x0800 //TX_CNT +64 0x4000 //TX_ANTI_HOWL_GAIN +65 0x0001 //TX_MICFORBFMARK_0 +66 0x0001 //TX_MICFORBFMARK_1 +67 0x0001 //TX_MICFORBFMARK_2 +68 0x0001 //TX_MICFORBFMARK_3 +69 0x0001 //TX_MICFORBFMARK_4 +70 0x0001 //TX_MICFORBFMARK_5 +71 0x0000 //TX_DIST2REF_10 +72 0x3A66 //TX_DIST2REF_11 +73 0x0000 //TX_DIST2REF2 +74 0x0000 //TX_DIST2REF_13 +75 0x0000 //TX_DIST2REF_14 +76 0x0000 //TX_DIST2REF_15 +77 0x0000 //TX_DIST2REF_20 +78 0x0000 //TX_DIST2REF_21 +79 0x0000 //TX_DIST2REF_22 +80 0x0000 //TX_DIST2REF_23 +81 0x0000 //TX_DIST2REF_24 +82 0x0000 //TX_DIST2REF_25 +83 0x0000 //TX_DIST2REF_30 +84 0x0000 //TX_DIST2REF_31 +85 0x0000 //TX_DIST2REF_32 +86 0x0000 //TX_DIST2REF_33 +87 0x0000 //TX_DIST2REF_34 +88 0x0000 //TX_DIST2REF_35 +89 0x0000 //TX_MIC_LOC_00 +90 0x0000 //TX_MIC_LOC_01 +91 0x0000 //TX_MIC_LOC_02 +92 0x0000 //TX_MIC_LOC_03 +93 0x0000 //TX_MIC_LOC_04 +94 0x0000 //TX_MIC_LOC_05 +95 0x0000 //TX_MIC_LOC_10 +96 0x0000 //TX_MIC_LOC_11 +97 0x0000 //TX_MIC_LOC_12 +98 0x0000 //TX_MIC_LOC_13 +99 0x0000 //TX_MIC_LOC_14 +100 0x0000 //TX_MIC_LOC_15 +101 0x0000 //TX_MIC_LOC_20 +102 0x0000 //TX_MIC_LOC_21 +103 0x0000 //TX_MIC_LOC_22 +104 0x0000 //TX_MIC_LOC_23 +105 0x0000 //TX_MIC_LOC_24 +106 0x0000 //TX_MIC_LOC_25 +107 0x0800 //TX_MIC_REFBLK_VOLUME +108 0x0AAC //TX_MIC_BLOCK_VOLUME +109 0x0000 //TX_INVERSE_MASK +110 0x0000 //TX_ADCS_MASK +111 0x04D0 //TX_ADCS_GAIN +112 0x4000 //TX_NFC_GAINFAC +113 0x0000 //TX_MAINMIC_BLKFACTOR +114 0x0000 //TX_REFMIC_BLKFACTOR +115 0x0000 //TX_BLMIC_BLKFACTOR +116 0x0000 //TX_BRMIC_BLKFACTOR +117 0x0031 //TX_MICBLK_START_BIN +118 0x0060 //TX_MICBLK_END_BIN +119 0x0015 //TX_MICBLK_FE_HOLD +120 0xFFF2 //TX_MICBLK_MR_EXP_TH +121 0xFFF2 //TX_MICBLK_LR_EXP_TH +122 0x0000 //TX_FENE_HOLD +123 0x4000 //TX_FE_ENER_TH_MTS +124 0x0004 //TX_FE_ENER_TH_EXP +125 0x6000 //TX_C_POST_FLT_MIC_MAINBLK +126 0x6000 //TX_C_POST_FLT_MIC_REFBLK +127 0x0010 //TX_MIC_BLOCK_N +128 0x7B02 //TX_A_HP +129 0x4000 //TX_B_PE +130 0x1800 //TX_THR_PITCH_DET_0 +131 0x1000 //TX_THR_PITCH_DET_1 +132 0x0800 //TX_THR_PITCH_DET_2 +133 0x0008 //TX_PITCH_BFR_LEN +134 0x0003 //TX_SBD_PITCH_DET +135 0x0050 //TX_TD_AEC_L +136 0x4000 //TX_MU0_UNP_TD_AEC +137 0x1000 //TX_MU0_PTD_TD_AEC +138 0x0000 //TX_PP_RESRV_0 +139 0x2A94 //TX_PP_RESRV_1 +140 0x55F0 //TX_PP_RESRV_2 +141 0x0000 //TX_PP_RESRV_3 +142 0x0000 //TX_PP_RESRV_4 +143 0x0000 //TX_PP_RESRV_5 +144 0x0000 //TX_PP_RESRV_6 +145 0x0000 //TX_PP_RESRV_7 +146 0x0028 //TX_TAIL_LENGTH +147 0x0800 //TX_AEC_REF_GAIN_0 +148 0x0800 //TX_AEC_REF_GAIN_1 +149 0x0800 //TX_AEC_REF_GAIN_2 +150 0x6000 //TX_EAD_THR +151 0x2000 //TX_THR_RE_EST +152 0x0100 //TX_MIN_EQ_RE_EST_0 +153 0x0100 //TX_MIN_EQ_RE_EST_1 +154 0x0100 //TX_MIN_EQ_RE_EST_2 +155 0x0200 //TX_MIN_EQ_RE_EST_3 +156 0x0200 //TX_MIN_EQ_RE_EST_4 +157 0x0200 //TX_MIN_EQ_RE_EST_5 +158 0x0200 //TX_MIN_EQ_RE_EST_6 +159 0x0200 //TX_MIN_EQ_RE_EST_7 +160 0x1000 //TX_MIN_EQ_RE_EST_8 +161 0x1000 //TX_MIN_EQ_RE_EST_9 +162 0x1000 //TX_MIN_EQ_RE_EST_10 +163 0x0400 //TX_MIN_EQ_RE_EST_11 +164 0x1000 //TX_MIN_EQ_RE_EST_12 +165 0x3000 //TX_LAMBDA_RE_EST +166 0x1000 //TX_LAMBDA_CB_NLE +167 0x0400 //TX_C_POST_FLT +168 0x4000 //TX_GAIN_NP +169 0x003C //TX_SE_HOLD_N +170 0x0046 //TX_DT_HOLD_N +171 0x03E8 //TX_DT2_HOLD_N +172 0x6666 //TX_AEC_RESRV_0 +173 0x0000 //TX_AEC_RESRV_1 +174 0x0014 //TX_AEC_RESRV_2 +175 0x0000 //TX_MIC_DELAY_LENGTH +176 0x0000 //TX_REF_DELAY_LENGTH +177 0x0000 //TX_ADD_LINEIN_GAINL +178 0x0000 //TX_ADD_LINEIN_GAINH +179 0x0000 //TX_MIN_EQ_RE_EST_14 +180 0x0000 //TX_DTD_THR1_8 +181 0x7FFF //TX_DTD_THR2_8 +182 0x0000 //TX_DTD_MIC_BLK2 +183 0x0008 //TX_FRQ_LIN_LEN +184 0x7FFF //TX_FRQ_AEC_LEN_RHO +185 0x6000 //TX_MU0_UNP_FRQ_AEC +186 0x4000 //TX_MU0_PTD_FRQ_AEC +187 0x000A //TX_MINENOISETH +188 0x0800 //TX_MU0_RE_EST +189 0x0001 //TX_AEC_NUM_CH +190 0x0000 //TX_BIGECHOATTENUATION_MAX +191 0x2000 //TX_A_POST_FLT_MICBLK +192 0x0000 //TX_BLKENERTH +193 0x0000 //TX_BLKENERHIGHTH +194 0x0000 //TX_NORMENERTH +195 0x0000 //TX_NORMENERHIGHTH +196 0x0000 //TX_NORMENERHIGHTHL +197 0x7000 //TX_DTD_THR1_0 +198 0x7000 //TX_DTD_THR1_1 +199 0x7000 //TX_DTD_THR1_2 +200 0x7F00 //TX_DTD_THR1_3 +201 0x7F00 //TX_DTD_THR1_4 +202 0x7F00 //TX_DTD_THR1_5 +203 0x7F00 //TX_DTD_THR1_6 +204 0x2000 //TX_DTD_THR2_0 +205 0x2000 //TX_DTD_THR2_1 +206 0x2000 //TX_DTD_THR2_2 +207 0x1000 //TX_DTD_THR2_3 +208 0x1000 //TX_DTD_THR2_4 +209 0x1000 //TX_DTD_THR2_5 +210 0x1000 //TX_DTD_THR2_6 +211 0x7FFF //TX_DTD_THR3 +212 0x0000 //TX_SPK_CUT_K +213 0x1B58 //TX_DT_CUT_K +214 0x0100 //TX_DT_CUT_THR +215 0x04EB //TX_COMFORT_G +216 0x01F4 //TX_POWER_YOUT_TH +217 0x4000 //TX_FDPFGAINECHO +218 0x0000 //TX_DTD_HD_THR +219 0x0000 //TX_SPK_CUT_K_S +220 0x0000 //TX_DTD_MIC_BLK +221 0x0400 //TX_ADPT_STRICT_L +222 0x0200 //TX_ADPT_STRICT_H +223 0x0000 //TX_RATIO_DT_L_TH_LOW +224 0x0000 //TX_RATIO_DT_H_TH_LOW +225 0x0000 //TX_RATIO_DT_L_TH_HIGH +226 0x0000 //TX_RATIO_DT_H_TH_HIGH +227 0x0000 //TX_RATIO_DT_L0_TH +228 0x0200 //TX_B_POST_FILT_ECHO_L +229 0x2000 //TX_B_POST_FILT_ECHO_H +230 0x0200 //TX_MIN_G_CTRL_ECHO +231 0x7FFF //TX_B_LESSCUT_RTO_ECHO +232 0x0000 //TX_EPD_OFFSET_00 +233 0x0000 //TX_EPD_OFFST_01 +234 0x0000 //TX_RATIO_DT_L0_TH_HIGH +235 0x3A98 //TX_RATIO_DT_H_TH_CUT +236 0x7FFF //TX_MIN_EQ_RE_EST_13 +237 0x0000 //TX_DTD_THR1_7 +238 0x0000 //TX_DTD_THR2_7 +239 0x0800 //TX_DT_RESRV_7 +240 0x0800 //TX_DT_RESRV_8 +241 0x0000 //TX_DT_RESRV_9 +242 0xF600 //TX_THR_SN_EST_0 +243 0xFA00 //TX_THR_SN_EST_1 +244 0xFB00 //TX_THR_SN_EST_2 +245 0xF800 //TX_THR_SN_EST_3 +246 0xFA00 //TX_THR_SN_EST_4 +247 0xF800 //TX_THR_SN_EST_5 +248 0xF800 //TX_THR_SN_EST_6 +249 0xF700 //TX_THR_SN_EST_7 +250 0x0000 //TX_DELTA_THR_SN_EST_0 +251 0x01A0 //TX_DELTA_THR_SN_EST_1 +252 0x0200 //TX_DELTA_THR_SN_EST_2 +253 0x0200 //TX_DELTA_THR_SN_EST_3 +254 0x0100 //TX_DELTA_THR_SN_EST_4 +255 0x0200 //TX_DELTA_THR_SN_EST_5 +256 0x0100 //TX_DELTA_THR_SN_EST_6 +257 0x0200 //TX_DELTA_THR_SN_EST_7 +258 0x4000 //TX_LAMBDA_NN_EST_0 +259 0x5000 //TX_LAMBDA_NN_EST_1 +260 0x4000 //TX_LAMBDA_NN_EST_2 +261 0x4000 //TX_LAMBDA_NN_EST_3 +262 0x4000 //TX_LAMBDA_NN_EST_4 +263 0x4000 //TX_LAMBDA_NN_EST_5 +264 0x4000 //TX_LAMBDA_NN_EST_6 +265 0x4000 //TX_LAMBDA_NN_EST_7 +266 0x0400 //TX_N_SN_EST +267 0x001E //TX_INBEAM_T +268 0x0041 //TX_INBEAMHOLDT +269 0x2000 //TX_G_STRICT +270 0x0000 //TX_EQ_THR_BF +271 0x799A //TX_LAMBDA_EQ_BF +272 0x1000 //TX_NE_RTO_TH +273 0x1000 //TX_NE_RTO_TH_L +274 0x2000 //TX_MAINREFRTOH_TH_H +275 0x1400 //TX_MAINREFRTOH_TH_L +276 0x2000 //TX_MAINREFRTO_TH_H +277 0x1400 //TX_MAINREFRTO_TH_L +278 0x0000 //TX_MAINREFRTO_TH_EQ +279 0x1000 //TX_B_POST_FLT_0 +280 0x4000 //TX_B_POST_FLT_1 +281 0x0018 //TX_NS_LVL_CTRL_0 +282 0x0019 //TX_NS_LVL_CTRL_1 +283 0x0018 //TX_NS_LVL_CTRL_2 +284 0x0019 //TX_NS_LVL_CTRL_3 +285 0x001A //TX_NS_LVL_CTRL_4 +286 0x001E //TX_NS_LVL_CTRL_5 +287 0x001C //TX_NS_LVL_CTRL_6 +288 0x001C //TX_NS_LVL_CTRL_7 +289 0x000E //TX_MIN_GAIN_S_0 +290 0x0012 //TX_MIN_GAIN_S_1 +291 0x0012 //TX_MIN_GAIN_S_2 +292 0x0012 //TX_MIN_GAIN_S_3 +293 0x0018 //TX_MIN_GAIN_S_4 +294 0x0018 //TX_MIN_GAIN_S_5 +295 0x0018 //TX_MIN_GAIN_S_6 +296 0x0018 //TX_MIN_GAIN_S_7 +297 0x5000 //TX_NMOS_SUP +298 0x0000 //TX_NS_MAX_PRI_SNR_TH +299 0x0000 //TX_NMOS_SUP_MENSA +300 0x7FFF //TX_SNRI_SUP_0 +301 0x5000 //TX_SNRI_SUP_1 +302 0x4000 //TX_SNRI_SUP_2 +303 0x4000 //TX_SNRI_SUP_3 +304 0x4000 //TX_SNRI_SUP_4 +305 0x4000 //TX_SNRI_SUP_5 +306 0x4000 //TX_SNRI_SUP_6 +307 0x4000 //TX_SNRI_SUP_7 +308 0x4000 //TX_THR_LFNS +309 0x0018 //TX_G_LFNS +310 0x09C4 //TX_GAIN0_NTH +311 0x000A //TX_MUSIC_MORENS +312 0x7FFF //TX_A_POST_FILT_0 +313 0x2000 //TX_A_POST_FILT_1 +314 0x7000 //TX_A_POST_FILT_S_0 +315 0x3000 //TX_A_POST_FILT_S_1 +316 0x3000 //TX_A_POST_FILT_S_2 +317 0x2000 //TX_A_POST_FILT_S_3 +318 0x7000 //TX_A_POST_FILT_S_4 +319 0x7000 //TX_A_POST_FILT_S_5 +320 0x7000 //TX_A_POST_FILT_S_6 +321 0x7000 //TX_A_POST_FILT_S_7 +322 0x1000 //TX_B_POST_FILT_0 +323 0x4000 //TX_B_POST_FILT_1 +324 0x4000 //TX_B_POST_FILT_2 +325 0x4000 //TX_B_POST_FILT_3 +326 0x4000 //TX_B_POST_FILT_4 +327 0x4000 //TX_B_POST_FILT_5 +328 0x5000 //TX_B_POST_FILT_6 +329 0x4000 //TX_B_POST_FILT_7 +330 0x4000 //TX_B_LESSCUT_RTO_S_0 +331 0x6000 //TX_B_LESSCUT_RTO_S_1 +332 0x6000 //TX_B_LESSCUT_RTO_S_2 +333 0x6000 //TX_B_LESSCUT_RTO_S_3 +334 0x7FFF //TX_B_LESSCUT_RTO_S_4 +335 0x6000 //TX_B_LESSCUT_RTO_S_5 +336 0x6000 //TX_B_LESSCUT_RTO_S_6 +337 0x7FFF //TX_B_LESSCUT_RTO_S_7 +338 0x7C29 //TX_LAMBDA_PFILT +339 0x7C29 //TX_LAMBDA_PFILT_S_0 +340 0x7C29 //TX_LAMBDA_PFILT_S_1 +341 0x7C29 //TX_LAMBDA_PFILT_S_2 +342 0x7C29 //TX_LAMBDA_PFILT_S_3 +343 0x7C29 //TX_LAMBDA_PFILT_S_4 +344 0x7C29 //TX_LAMBDA_PFILT_S_5 +345 0x7C29 //TX_LAMBDA_PFILT_S_6 +346 0x7C29 //TX_LAMBDA_PFILT_S_7 +347 0x0200 //TX_K_PEPPER +348 0x0600 //TX_A_PEPPER +349 0x1D4C //TX_K_PEPPER_HF +350 0x0400 //TX_A_PEPPER_HF +351 0x0001 //TX_HMNC_BST_FLG +352 0x4000 //TX_HMNC_BST_THR +353 0x0800 //TX_DT_BINVAD_TH_0 +354 0x0800 //TX_DT_BINVAD_TH_1 +355 0x0800 //TX_DT_BINVAD_TH_2 +356 0x0800 //TX_DT_BINVAD_TH_3 +357 0x0000 //TX_DT_BINVAD_ENDF +358 0x1000 //TX_C_POST_FLT_DT +359 0x7FFF //TX_NS_B_POST_FLT_LESSCUT +360 0x0100 //TX_DT_BOOST +361 0x0000 //TX_BF_SGRAD_FLG +362 0x0005 //TX_BF_DVG_TH +363 0x001E //TX_SN_C_F +364 0x0000 //TX_K_APT +365 0x0001 //TX_NOISEDET +366 0x0190 //TX_NDETCT +367 0x000A //TX_NOISE_TH_0 +368 0x7FFF //TX_NOISE_TH_0_2 +369 0x7FFF //TX_NOISE_TH_0_3 +370 0x0139 //TX_NOISE_TH_1 +371 0x0479 //TX_NOISE_TH_2 +372 0x2328 //TX_NOISE_TH_3 +373 0x4422 //TX_NOISE_TH_4 +374 0x5586 //TX_NOISE_TH_5 +375 0x4425 //TX_NOISE_TH_5_2 +376 0x0032 //TX_NOISE_TH_5_3 +377 0x4E20 //TX_NOISE_TH_5_4 +378 0x21E8 //TX_NOISE_TH_6 +379 0x0014 //TX_MINENOISE_TH +380 0xD508 //TX_MORENS_TFMASK_TH +381 0x0001 //TX_DRC_QUIET_FLOOR +382 0x6D60 //TX_RATIODTL_CUT_TH +383 0x0DAC //TX_DT_CUT_K1 +384 0x00A5 //TX_OUT_ENER_S_TH_CLEAN +385 0x00A5 //TX_OUT_ENER_S_TH_LESSCLEAN +386 0x00A5 //TX_OUT_ENER_S_TH_NOISY +387 0x0029 //TX_OUT_ENER_TH_NOISE +388 0x00CE //TX_OUT_ENER_TH_SPEECH +389 0x2000 //TX_SN_NPB_GAIN +390 0x0000 //TX_NN_NPB_GAIN +391 0x3000 //TX_POST_MASK_SUP_HSNE +392 0x07D0 //TX_TAIL_DET_TH +393 0x4000 //TX_B_LESSCUT_RTO_WTA +394 0x0000 //TX_MEL_G_R +395 0x0080 //TX_SUPHIGH_TH +396 0x0500 //TX_MASK_G_R +397 0x0002 //TX_EXTRA_NS_L +398 0x1800 //TX_C_POST_FLT_MASK +399 0x7FFF //TX_A_POST_FLT_WNS +400 0x0148 //TX_MIN_G_LOW300HZ +401 0x0004 //TX_MAXLEVEL_CNG +402 0x00B4 //TX_STN_NOISE_TH +403 0x4000 //TX_POST_MASK_SUP +404 0x7FFF //TX_POST_MASK_ADJUST +405 0x00C8 //TX_NS_ENOISE_MIC0_TH +406 0x0014 //TX_MINENOISE_MIC0_TH +407 0x012C //TX_MINENOISE_MIC0_S_TH +408 0x4900 //TX_MIN_G_CTRL_SSNS +409 0x1000 //TX_METAL_RTO_THR +410 0x0FA0 //TX_NS_FP_K_METAL +411 0x3A98 //TX_NOISEDET_BOOST_TH +412 0x0FA0 //TX_NSMOOTH_TH +413 0x0000 //TX_NS_RESRV_8 +414 0x1800 //TX_RHO_UPB +415 0x2328 //TX_N_HOLD_HS +416 0x006E //TX_N_RHO_BFR0 +417 0x7FFF //TX_LAMBDA_ARSP_EST +418 0x0100 //TX_EXTRA_GAIN_MICBLOCK +419 0x0333 //TX_THR_STD_NSR +420 0x019A //TX_THR_STD_PLH +421 0x03E8 //TX_N_HOLD_STD +422 0x0066 //TX_THR_STD_RHO +423 0x2800 //TX_BF_RESET_THR_HS +424 0x0CCD //TX_SB_RTO_MEAN_TH +425 0x0300 //TX_SB_RHO_MEAN_TH_NTALK +426 0x1C00 //TX_SB_RTO_MEAN_TH_ABN +427 0x2EE0 //TX_SB_RTO_MEAN_TH_RUB +428 0x0000 //TX_WTA_EN_RTO_TH +429 0x1400 //TX_TOP_ENER_TH_F +430 0x0100 //TX_DESIRED_TALK_HOLDT +431 0x0800 //TX_MIC_BLOCK_FACTOR +432 0x0000 //TX_NSEST_BFRLRNRDC +433 0x0000 //TX_THR_POST_FLT_HS +434 0x0010 //TX_HS_VAD_BIN +435 0x2666 //TX_THR_VAD_HS +436 0x2CCD //TX_MEAN_RTO_MIN_TH2 +437 0x0032 //TX_SILENCE_T +438 0x0000 //TX_A_POST_FLT_WTA +439 0x799A //TX_LAMBDA_PFLT_WTA +440 0x05A8 //TX_SB_RHO_MEAN2_TH +441 0x0384 //TX_SB_RHO_MEAN3_TH +442 0x0000 //TX_HS_RESRV_4 +443 0x0000 //TX_HS_RESRV_5 +444 0x0001 //TX_DOA_VAD_THR_1 +445 0x003C //TX_DOA_VAD_THR_2 +446 0x0028 //TX_DOA_VAD_THR1_0 +447 0x0028 //TX_DOA_VAD_THR1_1 +448 0x0000 //TX_SRC_DOA_RNG_LOW_0A +449 0x001E //TX_SRC_DOA_RNG_HIGH_0A +450 0x005A //TX_DFLT_SRC_DOA_0A +451 0x0000 //TX_SRC_DOA_RNG_LOW_0B +452 0x0000 //TX_SRC_DOA_RNG_HIGH_0B +453 0x0000 //TX_DFLT_SRC_DOA_0B +454 0x0000 //TX_SRC_DOA_RNG_LOW_0C +455 0x0000 //TX_SRC_DOA_RNG_HIGH_0C +456 0x0000 //TX_DFLT_SRC_DOA_0C +457 0x0000 //TX_SRC_DOA_RNG_LOW_0D +458 0x0000 //TX_SRC_DOA_RNG_HIGH_0D +459 0x0000 //TX_DFLT_SRC_DOA_0D +460 0x0000 //TX_SRC_DOA_RNG_LOW_1A +461 0x00B4 //TX_SRC_DOA_RNG_HIGH_1A +462 0x005A //TX_DFLT_SRC_DOA_1A +463 0x0000 //TX_SRC_DOA_RNG_LOW_1B +464 0x00B4 //TX_SRC_DOA_RNG_HIGH_1B +465 0x005A //TX_DFLT_SRC_DOA_1B +466 0x0000 //TX_SRC_DOA_RNG_LOW_1C +467 0x00B4 //TX_SRC_DOA_RNG_HIGH_1C +468 0x005A //TX_DFLT_SRC_DOA_1C +469 0x0000 //TX_SRC_DOA_RNG_LOW_1D +470 0x00B4 //TX_SRC_DOA_RNG_HIGH_1D +471 0x005A //TX_DFLT_SRC_DOA_1D +472 0x0100 //TX_BF_HOLDOFF_T +473 0x7FFF //TX_DOA_COST_FACTOR +474 0x0D9A //TX_MAINTOREFR_TH0 +475 0x071C //TX_DOA_TRK_THR +476 0x012C //TX_DOA_TRACK_HT +477 0x0200 //TX_N1_HOLD_HF +478 0x0100 //TX_N2_HOLD_HF +479 0x2A3D //TX_BF_RESET_THR_HF +480 0x7333 //TX_DOA_SMOOTH +481 0x0800 //TX_MU_BF +482 0x0800 //TX_BF_MU_LF_B2 +483 0x0040 //TX_BF_FC_END_BIN_B2 +484 0x0020 //TX_BF_FC_END_BIN +485 0x0000 //TX_HF_RESRV_25 +486 0x0000 //TX_HF_RESRV_26 +487 0x0007 //TX_N_DOA_SEED +488 0x0001 //TX_FINE_DOA_SEARCH_FLG +489 0x0000 //TX_HF_RESRV_27 +490 0x038E //TX_DLT_SRC_DOA_RNG +491 0x0200 //TX_BF_MU_LF +492 0x0000 //TX_DFLT_SRC_LOC_0 +493 0x7FFF //TX_DFLT_SRC_LOC_1 +494 0x0000 //TX_DFLT_SRC_LOC_2 +495 0x038E //TX_DOA_TRACK_VADTH +496 0x0000 //TX_DOA_TRACK_NEW +497 0x0280 //TX_NOR_OFF_THR +498 0x7C00 //TX_MORE_ON_700HZ_THR +499 0x0200 //TX_MU_BF_ADPT_NS +500 0x0000 //TX_ADAPT_LEN +501 0x6666 //TX_MORE_SNS +502 0x0000 //TX_NOR_OFF_TH1 +503 0x0000 //TX_WIDE_MASK_TH +504 0xD333 //TX_SUBSNRATIOHIGH4MEANBCK_THR +505 0x6000 //TX_C_POST_FLT_CUT +506 0x2000 //TX_RADIODTLV +507 0x0320 //TX_POWER_LINEIN_TH +508 0x0014 //TX_FE_VADCOUNT_TH_FC +509 0x000A //TX_ECHO_SUPP_FC +510 0x0C80 //TX_ECHO_TH +511 0x6666 //TX_MIC_TO_BFGAIN +512 0x0000 //TX_MICTOBFGAIN0 +513 0x0000 //TX_FASTMUE_TH +514 0x3000 //TX_DEREVERB_LF_MU +515 0x34CD //TX_DEREVERB_HF_MU +516 0x0007 //TX_DEREVERB_DELAY +517 0x0004 //TX_DEREVERB_COEF_LEN +518 0x0003 //TX_DEREVERB_DNR +519 0x0000 //TX_DEREVERB_ALPHA +520 0x0000 //TX_DEREVERB_BETA +521 0x0000 //TX_GSC_RTOL_TH +522 0x0000 //TX_GSC_RTOH_TH +523 0x7E2C //TX_WIDE2_MEANHTH +524 0x0000 //TX_DR_RESRV_5 +525 0x0000 //TX_DR_RESRV_6 +526 0x0000 //TX_DR_RESRV_7 +527 0x0000 //TX_DR_RESRV_8 +528 0x1333 //TX_WIND_MARK_TH +529 0x399A //TX_CORR_THR +530 0x0004 //TX_SNR_THR +531 0x0010 //TX_ENGY_THR +532 0x1770 //TX_CORR_HIGH_TH +533 0x6000 //TX_ENGY_THR_2 +534 0x3400 //TX_MEAN_RTO_THR +535 0x0028 //TX_WNS_ENOISE_MIC0_TH +536 0x3000 //TX_RATIOMICL_TH +537 0x7FFF //TX_CALIG_HS +538 0x0000 //TX_LVL_CTRL +539 0x0010 //TX_WIND_SUPRTO +540 0x0014 //TX_WNS_MIN_G +541 0x0600 //TX_WNS_B_POST_FLT +542 0x3000 //TX_RATIOMICH_TH +543 0xD120 //TX_WIND_INBEAM_L_TH +544 0x0FA0 //TX_WIND_INBEAM_H_TH +545 0x2000 //TX_WNS_RESRV_0 +546 0x59D8 //TX_WNS_RESRV_1 +547 0x0200 //TX_WNS_RESRV_2 +548 0x0000 //TX_WNS_RESRV_3 +549 0x0000 //TX_WNS_RESRV_4 +550 0x0000 //TX_WNS_RESRV_5 +551 0x0000 //TX_WNS_RESRV_6 +552 0x0000 //TX_BVE_NOISE_FLOOR_0 +553 0x0070 //TX_BVE_NOISE_FLOOR_1 +554 0x0070 //TX_BVE_NOISE_FLOOR_2 +555 0x0010 //TX_BVE_NOISE_FLOOR_3 +556 0x0070 //TX_BVE_NOISE_FLOOR_4 +557 0x00B0 //TX_BVE_NOISE_FLOOR_5 +558 0x0E66 //TX_BVE_NOISE_FLOOR_6 +559 0x0050 //TX_BVE_NOISE_FLOOR_7 +560 0x770A //TX_BVE_NOISE_FLOOR_8 +561 0x0000 //TX_BVE_NOISE_FLOOR_9 +562 0x0000 //TX_BVE_IN_N +563 0x0000 //TX_BVE_OUT_N +564 0x0000 //TX_BVE_MICALPHA_DOWN +565 0x0000 //TX_PB_RESRV_1 +566 0x0030 //TX_FDEQ_SUBNUM +567 0x5C54 //TX_FDEQ_GAIN_0 +568 0x5048 //TX_FDEQ_GAIN_1 +569 0x4C4C //TX_FDEQ_GAIN_2 +570 0x474A //TX_FDEQ_GAIN_3 +571 0x4D43 //TX_FDEQ_GAIN_4 +572 0x4245 //TX_FDEQ_GAIN_5 +573 0x4B48 //TX_FDEQ_GAIN_6 +574 0x4D4A //TX_FDEQ_GAIN_7 +575 0x3D3E //TX_FDEQ_GAIN_8 +576 0x4344 //TX_FDEQ_GAIN_9 +577 0x443C //TX_FDEQ_GAIN_10 +578 0x3E3E //TX_FDEQ_GAIN_11 +579 0x3D42 //TX_FDEQ_GAIN_12 +580 0x4548 //TX_FDEQ_GAIN_13 +581 0x4848 //TX_FDEQ_GAIN_14 +582 0x4848 //TX_FDEQ_GAIN_15 +583 0x4848 //TX_FDEQ_GAIN_16 +584 0x4848 //TX_FDEQ_GAIN_17 +585 0x4848 //TX_FDEQ_GAIN_18 +586 0x4848 //TX_FDEQ_GAIN_19 +587 0x4848 //TX_FDEQ_GAIN_20 +588 0x4848 //TX_FDEQ_GAIN_21 +589 0x4848 //TX_FDEQ_GAIN_22 +590 0x4848 //TX_FDEQ_GAIN_23 +591 0x0202 //TX_FDEQ_BIN_0 +592 0x0104 //TX_FDEQ_BIN_1 +593 0x0502 //TX_FDEQ_BIN_2 +594 0x0202 //TX_FDEQ_BIN_3 +595 0x0504 //TX_FDEQ_BIN_4 +596 0x0708 //TX_FDEQ_BIN_5 +597 0x0808 //TX_FDEQ_BIN_6 +598 0x050E //TX_FDEQ_BIN_7 +599 0x0B0C //TX_FDEQ_BIN_8 +600 0x0F0F //TX_FDEQ_BIN_9 +601 0x0F0F //TX_FDEQ_BIN_10 +602 0x0F28 //TX_FDEQ_BIN_11 +603 0x0611 //TX_FDEQ_BIN_12 +604 0x0000 //TX_FDEQ_BIN_13 +605 0x0000 //TX_FDEQ_BIN_14 +606 0x0000 //TX_FDEQ_BIN_15 +607 0x0000 //TX_FDEQ_BIN_16 +608 0x0000 //TX_FDEQ_BIN_17 +609 0x0000 //TX_FDEQ_BIN_18 +610 0x0000 //TX_FDEQ_BIN_19 +611 0x0000 //TX_FDEQ_BIN_20 +612 0x0000 //TX_FDEQ_BIN_21 +613 0x0000 //TX_FDEQ_BIN_22 +614 0x0000 //TX_FDEQ_BIN_23 +615 0x0000 //TX_FDEQ_PADDING +616 0x0030 //TX_PREEQ_SUBNUM_MIC0 +617 0x4848 //TX_PREEQ_GAIN_MIC0_0 +618 0x4848 //TX_PREEQ_GAIN_MIC0_1 +619 0x4848 //TX_PREEQ_GAIN_MIC0_2 +620 0x4848 //TX_PREEQ_GAIN_MIC0_3 +621 0x4848 //TX_PREEQ_GAIN_MIC0_4 +622 0x4848 //TX_PREEQ_GAIN_MIC0_5 +623 0x4848 //TX_PREEQ_GAIN_MIC0_6 +624 0x4848 //TX_PREEQ_GAIN_MIC0_7 +625 0x4848 //TX_PREEQ_GAIN_MIC0_8 +626 0x4848 //TX_PREEQ_GAIN_MIC0_9 +627 0x4848 //TX_PREEQ_GAIN_MIC0_10 +628 0x4848 //TX_PREEQ_GAIN_MIC0_11 +629 0x4848 //TX_PREEQ_GAIN_MIC0_12 +630 0x4848 //TX_PREEQ_GAIN_MIC0_13 +631 0x4848 //TX_PREEQ_GAIN_MIC0_14 +632 0x4848 //TX_PREEQ_GAIN_MIC0_15 +633 0x4848 //TX_PREEQ_GAIN_MIC0_16 +634 0x4848 //TX_PREEQ_GAIN_MIC0_17 +635 0x4848 //TX_PREEQ_GAIN_MIC0_18 +636 0x4848 //TX_PREEQ_GAIN_MIC0_19 +637 0x4848 //TX_PREEQ_GAIN_MIC0_20 +638 0x4848 //TX_PREEQ_GAIN_MIC0_21 +639 0x4848 //TX_PREEQ_GAIN_MIC0_22 +640 0x4848 //TX_PREEQ_GAIN_MIC0_23 +641 0x251A //TX_PREEQ_BIN_MIC0_0 +642 0x0F0F //TX_PREEQ_BIN_MIC0_1 +643 0x0C0C //TX_PREEQ_BIN_MIC0_2 +644 0x0C0F //TX_PREEQ_BIN_MIC0_3 +645 0x0F0F //TX_PREEQ_BIN_MIC0_4 +646 0x0F09 //TX_PREEQ_BIN_MIC0_5 +647 0x0909 //TX_PREEQ_BIN_MIC0_6 +648 0x0908 //TX_PREEQ_BIN_MIC0_7 +649 0x0700 //TX_PREEQ_BIN_MIC0_8 +650 0x0000 //TX_PREEQ_BIN_MIC0_9 +651 0x0000 //TX_PREEQ_BIN_MIC0_10 +652 0x0000 //TX_PREEQ_BIN_MIC0_11 +653 0x0000 //TX_PREEQ_BIN_MIC0_12 +654 0x0000 //TX_PREEQ_BIN_MIC0_13 +655 0x0000 //TX_PREEQ_BIN_MIC0_14 +656 0x0000 //TX_PREEQ_BIN_MIC0_15 +657 0x0000 //TX_PREEQ_BIN_MIC0_16 +658 0x0000 //TX_PREEQ_BIN_MIC0_17 +659 0x0000 //TX_PREEQ_BIN_MIC0_18 +660 0x0000 //TX_PREEQ_BIN_MIC0_19 +661 0x0000 //TX_PREEQ_BIN_MIC0_20 +662 0x0000 //TX_PREEQ_BIN_MIC0_21 +663 0x0000 //TX_PREEQ_BIN_MIC0_22 +664 0x0000 //TX_PREEQ_BIN_MIC0_23 +665 0x0030 //TX_PREEQ_SUBNUM_MIC1 +666 0x4848 //TX_PREEQ_GAIN_MIC1_0 +667 0x4848 //TX_PREEQ_GAIN_MIC1_1 +668 0x4848 //TX_PREEQ_GAIN_MIC1_2 +669 0x4848 //TX_PREEQ_GAIN_MIC1_3 +670 0x4848 //TX_PREEQ_GAIN_MIC1_4 +671 0x4848 //TX_PREEQ_GAIN_MIC1_5 +672 0x494A //TX_PREEQ_GAIN_MIC1_6 +673 0x4B4E //TX_PREEQ_GAIN_MIC1_7 +674 0x4F50 //TX_PREEQ_GAIN_MIC1_8 +675 0x5254 //TX_PREEQ_GAIN_MIC1_9 +676 0x5659 //TX_PREEQ_GAIN_MIC1_10 +677 0x5C5E //TX_PREEQ_GAIN_MIC1_11 +678 0x6265 //TX_PREEQ_GAIN_MIC1_12 +679 0x6970 //TX_PREEQ_GAIN_MIC1_13 +680 0x4848 //TX_PREEQ_GAIN_MIC1_14 +681 0x4848 //TX_PREEQ_GAIN_MIC1_15 +682 0x4848 //TX_PREEQ_GAIN_MIC1_16 +683 0x4848 //TX_PREEQ_GAIN_MIC1_17 +684 0x4848 //TX_PREEQ_GAIN_MIC1_18 +685 0x4848 //TX_PREEQ_GAIN_MIC1_19 +686 0x4848 //TX_PREEQ_GAIN_MIC1_20 +687 0x4848 //TX_PREEQ_GAIN_MIC1_21 +688 0x4848 //TX_PREEQ_GAIN_MIC1_22 +689 0x4848 //TX_PREEQ_GAIN_MIC1_23 +690 0x0202 //TX_PREEQ_BIN_MIC1_0 +691 0x0203 //TX_PREEQ_BIN_MIC1_1 +692 0x0303 //TX_PREEQ_BIN_MIC1_2 +693 0x0304 //TX_PREEQ_BIN_MIC1_3 +694 0x0405 //TX_PREEQ_BIN_MIC1_4 +695 0x0506 //TX_PREEQ_BIN_MIC1_5 +696 0x0708 //TX_PREEQ_BIN_MIC1_6 +697 0x090A //TX_PREEQ_BIN_MIC1_7 +698 0x0B0C //TX_PREEQ_BIN_MIC1_8 +699 0x0D0E //TX_PREEQ_BIN_MIC1_9 +700 0x0F10 //TX_PREEQ_BIN_MIC1_10 +701 0x1011 //TX_PREEQ_BIN_MIC1_11 +702 0x1104 //TX_PREEQ_BIN_MIC1_12 +703 0x101B //TX_PREEQ_BIN_MIC1_13 +704 0x0000 //TX_PREEQ_BIN_MIC1_14 +705 0x0000 //TX_PREEQ_BIN_MIC1_15 +706 0x0000 //TX_PREEQ_BIN_MIC1_16 +707 0x0000 //TX_PREEQ_BIN_MIC1_17 +708 0x0000 //TX_PREEQ_BIN_MIC1_18 +709 0x0000 //TX_PREEQ_BIN_MIC1_19 +710 0x0000 //TX_PREEQ_BIN_MIC1_20 +711 0x0000 //TX_PREEQ_BIN_MIC1_21 +712 0x0000 //TX_PREEQ_BIN_MIC1_22 +713 0x0000 //TX_PREEQ_BIN_MIC1_23 +714 0x0030 //TX_PREEQ_SUBNUM_MIC2 +715 0x4848 //TX_PREEQ_GAIN_MIC2_0 +716 0x4848 //TX_PREEQ_GAIN_MIC2_1 +717 0x4848 //TX_PREEQ_GAIN_MIC2_2 +718 0x4848 //TX_PREEQ_GAIN_MIC2_3 +719 0x4848 //TX_PREEQ_GAIN_MIC2_4 +720 0x4848 //TX_PREEQ_GAIN_MIC2_5 +721 0x4848 //TX_PREEQ_GAIN_MIC2_6 +722 0x4848 //TX_PREEQ_GAIN_MIC2_7 +723 0x4848 //TX_PREEQ_GAIN_MIC2_8 +724 0x4848 //TX_PREEQ_GAIN_MIC2_9 +725 0x4848 //TX_PREEQ_GAIN_MIC2_10 +726 0x4848 //TX_PREEQ_GAIN_MIC2_11 +727 0x4848 //TX_PREEQ_GAIN_MIC2_12 +728 0x4848 //TX_PREEQ_GAIN_MIC2_13 +729 0x4848 //TX_PREEQ_GAIN_MIC2_14 +730 0x4848 //TX_PREEQ_GAIN_MIC2_15 +731 0x4848 //TX_PREEQ_GAIN_MIC2_16 +732 0x4848 //TX_PREEQ_GAIN_MIC2_17 +733 0x4848 //TX_PREEQ_GAIN_MIC2_18 +734 0x4848 //TX_PREEQ_GAIN_MIC2_19 +735 0x4848 //TX_PREEQ_GAIN_MIC2_20 +736 0x4848 //TX_PREEQ_GAIN_MIC2_21 +737 0x4848 //TX_PREEQ_GAIN_MIC2_22 +738 0x4848 //TX_PREEQ_GAIN_MIC2_23 +739 0x0608 //TX_PREEQ_BIN_MIC2_0 +740 0x0808 //TX_PREEQ_BIN_MIC2_1 +741 0x0808 //TX_PREEQ_BIN_MIC2_2 +742 0x0808 //TX_PREEQ_BIN_MIC2_3 +743 0x0808 //TX_PREEQ_BIN_MIC2_4 +744 0x0808 //TX_PREEQ_BIN_MIC2_5 +745 0x0808 //TX_PREEQ_BIN_MIC2_6 +746 0x0808 //TX_PREEQ_BIN_MIC2_7 +747 0x0808 //TX_PREEQ_BIN_MIC2_8 +748 0x0808 //TX_PREEQ_BIN_MIC2_9 +749 0x0808 //TX_PREEQ_BIN_MIC2_10 +750 0x0808 //TX_PREEQ_BIN_MIC2_11 +751 0x0808 //TX_PREEQ_BIN_MIC2_12 +752 0x0808 //TX_PREEQ_BIN_MIC2_13 +753 0x0808 //TX_PREEQ_BIN_MIC2_14 +754 0x0200 //TX_PREEQ_BIN_MIC2_15 +755 0x0000 //TX_PREEQ_BIN_MIC2_16 +756 0x0000 //TX_PREEQ_BIN_MIC2_17 +757 0x0000 //TX_PREEQ_BIN_MIC2_18 +758 0x0000 //TX_PREEQ_BIN_MIC2_19 +759 0x0000 //TX_PREEQ_BIN_MIC2_20 +760 0x0000 //TX_PREEQ_BIN_MIC2_21 +761 0x0000 //TX_PREEQ_BIN_MIC2_22 +762 0x0000 //TX_PREEQ_BIN_MIC2_23 +763 0x0006 //TX_MASKING_ABILITY +764 0x0800 //TX_NND_WEIGHT +765 0x0062 //TX_MIC_CALIBRATION_0 +766 0x0062 //TX_MIC_CALIBRATION_1 +767 0x0062 //TX_MIC_CALIBRATION_2 +768 0x0062 //TX_MIC_CALIBRATION_3 +769 0x0046 //TX_MIC_PWR_BIAS_0 +770 0x0046 //TX_MIC_PWR_BIAS_1 +771 0x0046 //TX_MIC_PWR_BIAS_2 +772 0x0046 //TX_MIC_PWR_BIAS_3 +773 0x0000 //TX_GAIN_LIMIT_0 +774 0x0000 //TX_GAIN_LIMIT_1 +775 0x0006 //TX_GAIN_LIMIT_2 +776 0x0007 //TX_GAIN_LIMIT_3 +777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN +778 0x7FDE //TX_BVE_VAD0_ALPHAUP +779 0x7F3A //TX_BVE_VAD0_ALPHADOWN +780 0x2000 //TX_BVE_GAINWEIGHT_NOFEVADLI +781 0x7F5B //TX_BVE_FEVADLI_ALPHA +782 0x7F19 //TX_BVE_NOVAD0_ALPHAUP +783 0x1000 //TX_TDDRC_ALPHA_UP_01 +784 0x1000 //TX_TDDRC_ALPHA_UP_02 +785 0x1000 //TX_TDDRC_ALPHA_UP_03 +786 0x1000 //TX_TDDRC_ALPHA_UP_04 +787 0x7EB8 //TX_TDDRC_ALPHA_DWN_01 +788 0x7EB8 //TX_TDDRC_ALPHA_DWN_02 +789 0x7EB8 //TX_TDDRC_ALPHA_DWN_03 +790 0x7EB8 //TX_TDDRC_ALPHA_DWN_04 +791 0x7FFF //TX_TDDRC_TD_DRC_LIMIT +792 0x0800 //TX_TDDRC_POST_LIMIT_GAIN +793 0x0000 //TX_TDDRC_RESRV_0 +794 0x0000 //TX_TDDRC_RESRV_1 +795 0x0018 //TX_FDDRC_BAND_MARGIN_0 +796 0x0030 //TX_FDDRC_BAND_MARGIN_1 +797 0x0050 //TX_FDDRC_BAND_MARGIN_2 +798 0x0080 //TX_FDDRC_BAND_MARGIN_3 +799 0x0007 //TX_FDDRC_BLOCK_EXP +800 0x5000 //TX_FDDRC_THRD_2_0 +801 0x5000 //TX_FDDRC_THRD_2_1 +802 0x5000 //TX_FDDRC_THRD_2_2 +803 0x5000 //TX_FDDRC_THRD_2_3 +804 0x6400 //TX_FDDRC_THRD_3_0 +805 0x6400 //TX_FDDRC_THRD_3_1 +806 0x6400 //TX_FDDRC_THRD_3_2 +807 0x6400 //TX_FDDRC_THRD_3_3 +808 0x2000 //TX_FDDRC_SLANT_0_0 +809 0x2000 //TX_FDDRC_SLANT_0_1 +810 0x2000 //TX_FDDRC_SLANT_0_2 +811 0x2000 //TX_FDDRC_SLANT_0_3 +812 0x5333 //TX_FDDRC_SLANT_1_0 +813 0x5333 //TX_FDDRC_SLANT_1_1 +814 0x5333 //TX_FDDRC_SLANT_1_2 +815 0x5333 //TX_FDDRC_SLANT_1_3 +816 0x0010 //TX_DEADMIC_SILENCE_TH +817 0x0600 //TX_MIC_DEGRADE_TH +818 0x0078 //TX_DEADMIC_CNT +819 0x0078 //TX_MIC_DEGRADE_CNT +820 0x0000 //TX_FDDRC_RESRV_4 +821 0x0000 //TX_FDDRC_RESRV_5 +822 0x0000 //TX_FDDRC_RESRV_6 +823 0x7FFF //TX_KS_NOISEPASTE_FACTOR +824 0x0001 //TX_KS_CONFIG +825 0x7FFF //TX_KS_GAIN_MIN +826 0x0000 //TX_KS_RESRV_0 +827 0x0000 //TX_KS_RESRV_1 +828 0x0000 //TX_KS_RESRV_2 +829 0x7C00 //TX_LAMBDA_PKA_FP +830 0x2000 //TX_TPKA_FP +831 0x0080 //TX_MIN_G_FP +832 0x2000 //TX_MAX_G_FP +833 0x0FA0 //TX_FFP_FP_K_METAL +834 0x4000 //TX_A_POST_FLT_FP +835 0x0F5C //TX_RTO_OUTBEAM_TH +836 0x4CCD //TX_TPKA_FP_THD +837 0x0000 //TX_MAX_G_FP_BLK +838 0x0000 //TX_FFP_FADEIN +839 0x0000 //TX_FFP_FADEOUT +840 0x0000 //TX_WHISPERCTH +841 0x0000 //TX_WHISPERHOLDT +842 0x0000 //TX_WHISP_ENTHH +843 0x0000 //TX_WHISP_ENTHL +844 0x0000 //TX_WHISP_RTOTH +845 0x0000 //TX_WHISP_RTOTH2 +846 0x0096 //TX_MUTE_PERIOD +847 0x0000 //TX_FADE_IN_PERIOD +848 0x0100 //TX_FFP_RESRV_2 +849 0x0020 //TX_FFP_RESRV_3 +850 0x0000 //TX_FFP_RESRV_4 +851 0x0000 //TX_FFP_RESRV_5 +852 0x0000 //TX_FFP_RESRV_6 +853 0x0002 //TX_FILTINDX +854 0x0002 //TX_TDDRC_THRD_0 +855 0x0003 //TX_TDDRC_THRD_1 +856 0x1500 //TX_TDDRC_THRD_2 +857 0x1500 //TX_TDDRC_THRD_3 +858 0x3000 //TX_TDDRC_SLANT_0 +859 0x6E00 //TX_TDDRC_SLANT_1 +860 0x1000 //TX_TDDRC_ALPHA_UP_00 +861 0x7EB8 //TX_TDDRC_ALPHA_DWN_00 +862 0x0000 //TX_TDDRC_HMNC_FLAG +863 0x199A //TX_TDDRC_HMNC_GAIN +864 0x0000 //TX_TDDRC_SMT_FLAG +865 0x0CCD //TX_TDDRC_SMT_W +866 0x0715 //TX_TDDRC_DRC_GAIN +867 0x7FFF //TX_TDDRC_LMT_THRD +868 0x0000 //TX_TDDRC_LMT_ALPHA +869 0x0000 //TX_TFMASKLTH +870 0x0000 //TX_TFMASKLTHL +871 0x0CCD //TX_TFMASKHTH +872 0x199A //TX_TFMASKLTH_BINVAD +873 0xFCCD //TX_TFMASKLTH_NS_EST +874 0xF800 //TX_TFMASKLTH_DOA +875 0x0CCD //TX_TFMASKTH_BLESSCUT +876 0x2000 //TX_B_LESSCUT_RTO_MASK +877 0x1C00 //TX_SB_RHO_MEAN_TH_ABN +878 0x2000 //TX_B_POST_FLT_MASK +879 0x0000 //TX_B_POST_FLT_MASK1 +880 0x6333 //TX_GAIN_WIND_MASK +881 0x0000 //TX_TFMASK_BFSTRICT_MUSIC +882 0x0000 //TX_TFMASK_BFSTRICT_NOMUSIC +883 0x7333 //TX_FASTNS_OUTIN_TH +884 0x0CCD //TX_FASTNS_TFMASK_TH +885 0x0CCD //TX_FASTNS_TFMASKBIN_TH1 +886 0x0CCD //TX_FASTNS_TFMASKBIN_TH2 +887 0x0CCD //TX_FASTNS_TFMASKBIN_TH3 +888 0x00C8 //TX_FASTNS_ARSPC_TH +889 0xC000 //TX_FASTNS_MASK5_TH +890 0x0810 //TX_POSTSSA_MIN_G_VR_MASK +891 0x1000 //TX_A_LESSCUT_RTO_MASK +892 0x1770 //TX_FASTNS_NOISETH +893 0xC000 //TX_FASTNS_SSA_THLFL +894 0xC000 //TX_FASTNS_SSA_THHFL +895 0xCCCC //TX_FASTNS_SSA_THLFH +896 0xD999 //TX_FASTNS_SSA_THHFH +897 0x2329 //TX_SENDFUNC_REG_MICMUTE +898 0x0010 //TX_SENDFUNC_REG_MICMUTE1 +899 0x0320 //TX_MICMUTE_RATIO_THR +900 0x0140 //TX_MICMUTE_AMP_THR +901 0x0004 //TX_MICMUTE_HPF_IND +902 0x00C0 //TX_MICMUTE_LOG_EYR_TH +903 0x000A //TX_MICMUTE_CVG_TIME +904 0x0008 //TX_MICMUTE_RELEASE_TIME +905 0x0CD0 //TX_MIC_VOLUME_MIC0MUTE +906 0x0000 //TX_MICMUTE_EPD_OFFSET_0 +907 0x0028 //TX_MICMUTE_FRQ_AEC_L +908 0x7999 //TX_MICMUTE_EAD_THR +909 0x7FFF //TX_MICMUTE_LAMBDA_CB_NLE +910 0x3000 //TX_MICMUTE_LAMBDA_RE_EST +911 0x7C00 //TX_DTD_THR1_MICMUTE_0 +912 0x5DC0 //TX_DTD_THR1_MICMUTE_1 +913 0x7FFF //TX_DTD_THR1_MICMUTE_2 +914 0x7FFF //TX_DTD_THR1_MICMUTE_3 +915 0x2000 //TX_DTD_THR2_MICMUTE_0 +916 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_0 +917 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_1 +918 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_2 +919 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_3 +920 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_4 +921 0x7FFF //TX_MICMUTE_C_POST_FLT +922 0x03E8 //TX_MICMUTE_DT_CUT_K +923 0x0001 //TX_MICMUTE_DT_CUT_THR +924 0x03E8 //TX_MICMUTE_DT_CUT_K2 +925 0x0001 //TX_MICMUTE_DT_CUT_THR2 +926 0x0064 //TX_MICMUTE_DT2_HOLD_N +927 0x1000 //TX_MICMUTE_RATIODTH_THCUT +928 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOL +929 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOH +930 0x0400 //TX_MICMUTE_C_POST_FLT_MASK +931 0x7999 //TX_MICMUTE_RATIODTL_CUT_TH +932 0x3E80 //TX_MICMUTE_DT_CUT_K1 +933 0x0800 //TX_MICMUTE_N2_SN_EST +934 0xFC00 //TX_MICMUTE_THR_SN_EST_0 +935 0x001C //TX_MICMUTE_MIN_G_CTRL_0 +936 0x6000 //TX_MICMUTE_A_POST_FILT_S_0 +937 0x7000 //TX_MICMUTE_B_POST_FILT_0 +938 0x2710 //TX_MIC1RUB_AMP_THR +939 0x7FFF //TX_MIC1MUTE_RATIO_THR +940 0x0001 //TX_MIC1MUTE_AMP_THR +941 0x0008 //TX_MIC1MUTE_CVG_TIME +942 0x0008 //TX_MIC1MUTE_RELEASE_TIME +943 0x05A0 //TX_AMS_RESRV_01 +944 0x3FFF //TX_AMS_RESRV_02 +945 0x7FFF //TX_AMS_RESRV_03 +946 0x0000 //TX_AMS_RESRV_04 +947 0x0000 //TX_AMS_RESRV_05 +948 0x0000 //TX_AMS_RESRV_06 +949 0x0000 //TX_AMS_RESRV_07 +950 0x0000 //TX_AMS_RESRV_08 +951 0x0000 //TX_AMS_RESRV_09 +952 0x0000 //TX_AMS_RESRV_10 +953 0x0000 //TX_AMS_RESRV_11 +954 0x0000 //TX_AMS_RESRV_12 +955 0x0000 //TX_AMS_RESRV_13 +956 0x0000 //TX_AMS_RESRV_14 +957 0x0000 //TX_AMS_RESRV_15 +958 0x0000 //TX_AMS_RESRV_16 +959 0x0000 //TX_AMS_RESRV_17 +960 0x0000 //TX_AMS_RESRV_18 +961 0x0000 //TX_AMS_RESRV_19 +#RX +0 0x243C //RX_RECVFUNC_MODE_0 +1 0x0000 //RX_RECVFUNC_MODE_1 +2 0x0001 //RX_SAMPLINGFREQ_SIG +3 0x0001 //RX_SAMPLINGFREQ_PROC +4 0x000A //RX_FRAME_SZ +5 0x0000 //RX_DELAY_OPT +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +10 0x0600 //RX_PGA +11 0x7FFF //RX_A_HP +12 0x4000 //RX_B_PE +13 0x7800 //RX_THR_PITCH_DET_0 +14 0x7000 //RX_THR_PITCH_DET_1 +15 0x6000 //RX_THR_PITCH_DET_2 +16 0x0008 //RX_PITCH_BFR_LEN +17 0x0003 //RX_SBD_PITCH_DET +18 0x0100 //RX_PP_RESRV_0 +19 0x0020 //RX_PP_RESRV_1 +20 0x0400 //RX_N_SN_EST +21 0x000C //RX_N2_SN_EST +22 0x0006 //RX_NS_LVL_CTRL +23 0xF800 //RX_THR_SN_EST +24 0x7CCD //RX_LAMBDA_PFILT +25 0x000A //RX_FENS_RESRV_0 +26 0x0190 //RX_FENS_RESRV_1 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +30 0x0002 //RX_EXTRA_NS_L +31 0x0800 //RX_EXTRA_NS_A +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +35 0x199A //RX_A_POST_FLT +36 0x1000 //RX_LMT_THRD +37 0x7FDF //RX_LMT_ALPHA +38 0x001C //RX_FDEQ_SUBNUM +39 0x4840 //RX_FDEQ_GAIN_0 +40 0x4040 //RX_FDEQ_GAIN_1 +41 0x4659 //RX_FDEQ_GAIN_2 +42 0x6474 //RX_FDEQ_GAIN_3 +43 0x7A82 //RX_FDEQ_GAIN_4 +44 0x8180 //RX_FDEQ_GAIN_5 +45 0x8084 //RX_FDEQ_GAIN_6 +46 0x8A88 //RX_FDEQ_GAIN_7 +47 0x8C8C //RX_FDEQ_GAIN_8 +48 0x8A95 //RX_FDEQ_GAIN_9 +49 0x978E //RX_FDEQ_GAIN_10 +50 0x8C8C //RX_FDEQ_GAIN_11 +51 0x7068 //RX_FDEQ_GAIN_12 +52 0x6050 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F0E //RX_FDEQ_BIN_11 +75 0x100D //RX_FDEQ_BIN_12 +76 0x110A //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +111 0x0002 //RX_FILTINDX +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x04E6 //RX_TDDRC_DRC_GAIN +125 0x7C00 //RX_LAMBDA_PKA_FP +126 0x1450 //RX_TPKA_FP +127 0x0400 //RX_MIN_G_FP +128 0x0700 //RX_MAX_G_FP +129 0x000B //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +131 0x0000 //RX_MAXLEVEL_CNG +132 0x3000 //RX_BWE_UV_TH +133 0x3000 //RX_BWE_UV_TH2 +134 0x1800 //RX_BWE_UV_TH3 +135 0x1000 //RX_BWE_V_TH +136 0x04CD //RX_BWE_GAIN1_V_TH1 +137 0x0F33 //RX_BWE_GAIN1_V_TH2 +138 0x7333 //RX_BWE_UV_EQ +139 0x199A //RX_BWE_V_EQ +140 0x7333 //RX_BWE_TONE_TH +141 0x0004 //RX_BWE_UV_HOLD_T +142 0x6CCD //RX_BWE_GAIN2_ALPHA +143 0x799A //RX_BWE_GAIN3_ALPHA +144 0x001E //RX_BWE_CUTOFF +145 0x3000 //RX_BWE_GAINFILL +146 0x3200 //RX_BWE_MAXTH_TONE +147 0x2000 //RX_BWE_EQ_0 +148 0x2000 //RX_BWE_EQ_1 +149 0x2000 //RX_BWE_EQ_2 +150 0x2000 //RX_BWE_EQ_3 +151 0x2000 //RX_BWE_EQ_4 +152 0x2000 //RX_BWE_EQ_5 +153 0x2000 //RX_BWE_EQ_6 +154 0x0000 //RX_BWE_RESRV_0 +155 0x0000 //RX_BWE_RESRV_1 +156 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0306 //RX_TDDRC_DRC_GAIN +38 0x001C //RX_FDEQ_SUBNUM +39 0x4840 //RX_FDEQ_GAIN_0 +40 0x4040 //RX_FDEQ_GAIN_1 +41 0x4655 //RX_FDEQ_GAIN_2 +42 0x6474 //RX_FDEQ_GAIN_3 +43 0x7E8E //RX_FDEQ_GAIN_4 +44 0x968E //RX_FDEQ_GAIN_5 +45 0x8D8D //RX_FDEQ_GAIN_6 +46 0x9386 //RX_FDEQ_GAIN_7 +47 0x8C8C //RX_FDEQ_GAIN_8 +48 0x8A98 //RX_FDEQ_GAIN_9 +49 0xA290 //RX_FDEQ_GAIN_10 +50 0x8E96 //RX_FDEQ_GAIN_11 +51 0x7C74 //RX_FDEQ_GAIN_12 +52 0x6850 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0815 //RX_FDEQ_BIN_11 +75 0x100D //RX_FDEQ_BIN_12 +76 0x110A //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x000B //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0293 //RX_TDDRC_DRC_GAIN +38 0x001C //RX_FDEQ_SUBNUM +39 0x4840 //RX_FDEQ_GAIN_0 +40 0x4040 //RX_FDEQ_GAIN_1 +41 0x4655 //RX_FDEQ_GAIN_2 +42 0x6474 //RX_FDEQ_GAIN_3 +43 0x7E8E //RX_FDEQ_GAIN_4 +44 0x968E //RX_FDEQ_GAIN_5 +45 0x8D8D //RX_FDEQ_GAIN_6 +46 0x9386 //RX_FDEQ_GAIN_7 +47 0x8C8C //RX_FDEQ_GAIN_8 +48 0x8A98 //RX_FDEQ_GAIN_9 +49 0xA290 //RX_FDEQ_GAIN_10 +50 0x8E96 //RX_FDEQ_GAIN_11 +51 0x7C74 //RX_FDEQ_GAIN_12 +52 0x6850 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0815 //RX_FDEQ_BIN_11 +75 0x100D //RX_FDEQ_BIN_12 +76 0x110A //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0016 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0293 //RX_TDDRC_DRC_GAIN +38 0x001C //RX_FDEQ_SUBNUM +39 0x4840 //RX_FDEQ_GAIN_0 +40 0x4040 //RX_FDEQ_GAIN_1 +41 0x4655 //RX_FDEQ_GAIN_2 +42 0x6474 //RX_FDEQ_GAIN_3 +43 0x7E8E //RX_FDEQ_GAIN_4 +44 0x968E //RX_FDEQ_GAIN_5 +45 0x8D8D //RX_FDEQ_GAIN_6 +46 0x9386 //RX_FDEQ_GAIN_7 +47 0x8C8C //RX_FDEQ_GAIN_8 +48 0x8A98 //RX_FDEQ_GAIN_9 +49 0xA290 //RX_FDEQ_GAIN_10 +50 0x8E96 //RX_FDEQ_GAIN_11 +51 0x7C74 //RX_FDEQ_GAIN_12 +52 0x6850 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0815 //RX_FDEQ_BIN_11 +75 0x100D //RX_FDEQ_BIN_12 +76 0x110A //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0025 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0293 //RX_TDDRC_DRC_GAIN +38 0x001C //RX_FDEQ_SUBNUM +39 0x4840 //RX_FDEQ_GAIN_0 +40 0x4040 //RX_FDEQ_GAIN_1 +41 0x4655 //RX_FDEQ_GAIN_2 +42 0x6474 //RX_FDEQ_GAIN_3 +43 0x7E8E //RX_FDEQ_GAIN_4 +44 0x968E //RX_FDEQ_GAIN_5 +45 0x8D8D //RX_FDEQ_GAIN_6 +46 0x9386 //RX_FDEQ_GAIN_7 +47 0x8C8C //RX_FDEQ_GAIN_8 +48 0x8A98 //RX_FDEQ_GAIN_9 +49 0xA290 //RX_FDEQ_GAIN_10 +50 0x8E96 //RX_FDEQ_GAIN_11 +51 0x7C74 //RX_FDEQ_GAIN_12 +52 0x6850 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0815 //RX_FDEQ_BIN_11 +75 0x100D //RX_FDEQ_BIN_12 +76 0x110A //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x003C //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0293 //RX_TDDRC_DRC_GAIN +38 0x001C //RX_FDEQ_SUBNUM +39 0x4840 //RX_FDEQ_GAIN_0 +40 0x4040 //RX_FDEQ_GAIN_1 +41 0x4655 //RX_FDEQ_GAIN_2 +42 0x6474 //RX_FDEQ_GAIN_3 +43 0x7E8E //RX_FDEQ_GAIN_4 +44 0x968E //RX_FDEQ_GAIN_5 +45 0x8D8D //RX_FDEQ_GAIN_6 +46 0x9386 //RX_FDEQ_GAIN_7 +47 0x8C8C //RX_FDEQ_GAIN_8 +48 0x8A98 //RX_FDEQ_GAIN_9 +49 0xA290 //RX_FDEQ_GAIN_10 +50 0x8E96 //RX_FDEQ_GAIN_11 +51 0x7C74 //RX_FDEQ_GAIN_12 +52 0x6850 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0815 //RX_FDEQ_BIN_11 +75 0x100D //RX_FDEQ_BIN_12 +76 0x110A //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0061 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0293 //RX_TDDRC_DRC_GAIN +38 0x001C //RX_FDEQ_SUBNUM +39 0x4840 //RX_FDEQ_GAIN_0 +40 0x4040 //RX_FDEQ_GAIN_1 +41 0x4655 //RX_FDEQ_GAIN_2 +42 0x6474 //RX_FDEQ_GAIN_3 +43 0x7E8E //RX_FDEQ_GAIN_4 +44 0x968E //RX_FDEQ_GAIN_5 +45 0x8D8D //RX_FDEQ_GAIN_6 +46 0x9386 //RX_FDEQ_GAIN_7 +47 0x8C8C //RX_FDEQ_GAIN_8 +48 0x8A98 //RX_FDEQ_GAIN_9 +49 0xA290 //RX_FDEQ_GAIN_10 +50 0x8E96 //RX_FDEQ_GAIN_11 +51 0x7C74 //RX_FDEQ_GAIN_12 +52 0x6850 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0815 //RX_FDEQ_BIN_11 +75 0x100D //RX_FDEQ_BIN_12 +76 0x110A //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x009A //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0293 //RX_TDDRC_DRC_GAIN +38 0x001C //RX_FDEQ_SUBNUM +39 0x4840 //RX_FDEQ_GAIN_0 +40 0x4040 //RX_FDEQ_GAIN_1 +41 0x4655 //RX_FDEQ_GAIN_2 +42 0x6474 //RX_FDEQ_GAIN_3 +43 0x7E8E //RX_FDEQ_GAIN_4 +44 0x968E //RX_FDEQ_GAIN_5 +45 0x8D8D //RX_FDEQ_GAIN_6 +46 0x9386 //RX_FDEQ_GAIN_7 +47 0x8C8C //RX_FDEQ_GAIN_8 +48 0x8A98 //RX_FDEQ_GAIN_9 +49 0xA290 //RX_FDEQ_GAIN_10 +50 0x8E96 //RX_FDEQ_GAIN_11 +51 0x7C74 //RX_FDEQ_GAIN_12 +52 0x6850 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0815 //RX_FDEQ_BIN_11 +75 0x100D //RX_FDEQ_BIN_12 +76 0x110A //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#RX 2 +157 0x003C //RX_RECVFUNC_MODE_0 +158 0x0000 //RX_RECVFUNC_MODE_1 +159 0x0001 //RX_SAMPLINGFREQ_SIG +160 0x0001 //RX_SAMPLINGFREQ_PROC +161 0x000A //RX_FRAME_SZ +162 0x0000 //RX_DELAY_OPT +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +167 0x0600 //RX_PGA +168 0x7FFF //RX_A_HP +169 0x4000 //RX_B_PE +170 0x7800 //RX_THR_PITCH_DET_0 +171 0x7000 //RX_THR_PITCH_DET_1 +172 0x6000 //RX_THR_PITCH_DET_2 +173 0x0008 //RX_PITCH_BFR_LEN +174 0x0003 //RX_SBD_PITCH_DET +175 0x0100 //RX_PP_RESRV_0 +176 0x0020 //RX_PP_RESRV_1 +177 0x0400 //RX_N_SN_EST +178 0x000C //RX_N2_SN_EST +179 0x0014 //RX_NS_LVL_CTRL +180 0xF800 //RX_THR_SN_EST +181 0x7E00 //RX_LAMBDA_PFILT +182 0x000A //RX_FENS_RESRV_0 +183 0x0190 //RX_FENS_RESRV_1 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +187 0x0002 //RX_EXTRA_NS_L +188 0x0800 //RX_EXTRA_NS_A +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +192 0x199A //RX_A_POST_FLT +193 0x1000 //RX_LMT_THRD +194 0x7FDF //RX_LMT_ALPHA +195 0x001C //RX_FDEQ_SUBNUM +196 0x4840 //RX_FDEQ_GAIN_0 +197 0x4040 //RX_FDEQ_GAIN_1 +198 0x4659 //RX_FDEQ_GAIN_2 +199 0x6474 //RX_FDEQ_GAIN_3 +200 0x7A82 //RX_FDEQ_GAIN_4 +201 0x8180 //RX_FDEQ_GAIN_5 +202 0x8084 //RX_FDEQ_GAIN_6 +203 0x8A88 //RX_FDEQ_GAIN_7 +204 0x8C8C //RX_FDEQ_GAIN_8 +205 0x8A95 //RX_FDEQ_GAIN_9 +206 0x978E //RX_FDEQ_GAIN_10 +207 0x8C8C //RX_FDEQ_GAIN_11 +208 0x7068 //RX_FDEQ_GAIN_12 +209 0x6050 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F0E //RX_FDEQ_BIN_11 +232 0x100D //RX_FDEQ_BIN_12 +233 0x110A //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +268 0x0002 //RX_FILTINDX +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x04E6 //RX_TDDRC_DRC_GAIN +282 0x7C00 //RX_LAMBDA_PKA_FP +283 0x13E0 //RX_TPKA_FP +284 0x0080 //RX_MIN_G_FP +285 0x2000 //RX_MAX_G_FP +286 0x000B //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +288 0x0000 //RX_MAXLEVEL_CNG +289 0x3000 //RX_BWE_UV_TH +290 0x3000 //RX_BWE_UV_TH2 +291 0x1800 //RX_BWE_UV_TH3 +292 0x1000 //RX_BWE_V_TH +293 0x04CD //RX_BWE_GAIN1_V_TH1 +294 0x0F33 //RX_BWE_GAIN1_V_TH2 +295 0x7333 //RX_BWE_UV_EQ +296 0x199A //RX_BWE_V_EQ +297 0x7333 //RX_BWE_TONE_TH +298 0x0004 //RX_BWE_UV_HOLD_T +299 0x6CCD //RX_BWE_GAIN2_ALPHA +300 0x799A //RX_BWE_GAIN3_ALPHA +301 0x001E //RX_BWE_CUTOFF +302 0x3000 //RX_BWE_GAINFILL +303 0x3200 //RX_BWE_MAXTH_TONE +304 0x2000 //RX_BWE_EQ_0 +305 0x2000 //RX_BWE_EQ_1 +306 0x2000 //RX_BWE_EQ_2 +307 0x2000 //RX_BWE_EQ_3 +308 0x2000 //RX_BWE_EQ_4 +309 0x2000 //RX_BWE_EQ_5 +310 0x2000 //RX_BWE_EQ_6 +311 0x0000 //RX_BWE_RESRV_0 +312 0x0000 //RX_BWE_RESRV_1 +313 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x04E6 //RX_TDDRC_DRC_GAIN +195 0x001C //RX_FDEQ_SUBNUM +196 0x4840 //RX_FDEQ_GAIN_0 +197 0x4040 //RX_FDEQ_GAIN_1 +198 0x4659 //RX_FDEQ_GAIN_2 +199 0x6474 //RX_FDEQ_GAIN_3 +200 0x7A82 //RX_FDEQ_GAIN_4 +201 0x8180 //RX_FDEQ_GAIN_5 +202 0x8084 //RX_FDEQ_GAIN_6 +203 0x8A88 //RX_FDEQ_GAIN_7 +204 0x8C8C //RX_FDEQ_GAIN_8 +205 0x8A95 //RX_FDEQ_GAIN_9 +206 0x978E //RX_FDEQ_GAIN_10 +207 0x8C8C //RX_FDEQ_GAIN_11 +208 0x7068 //RX_FDEQ_GAIN_12 +209 0x6050 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F0E //RX_FDEQ_BIN_11 +232 0x100D //RX_FDEQ_BIN_12 +233 0x110A //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x000B //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x04E6 //RX_TDDRC_DRC_GAIN +195 0x001C //RX_FDEQ_SUBNUM +196 0x4840 //RX_FDEQ_GAIN_0 +197 0x4040 //RX_FDEQ_GAIN_1 +198 0x4659 //RX_FDEQ_GAIN_2 +199 0x6474 //RX_FDEQ_GAIN_3 +200 0x7A82 //RX_FDEQ_GAIN_4 +201 0x8180 //RX_FDEQ_GAIN_5 +202 0x8084 //RX_FDEQ_GAIN_6 +203 0x8A88 //RX_FDEQ_GAIN_7 +204 0x8C8C //RX_FDEQ_GAIN_8 +205 0x8A95 //RX_FDEQ_GAIN_9 +206 0x978E //RX_FDEQ_GAIN_10 +207 0x8C8C //RX_FDEQ_GAIN_11 +208 0x7068 //RX_FDEQ_GAIN_12 +209 0x6050 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F0E //RX_FDEQ_BIN_11 +232 0x100D //RX_FDEQ_BIN_12 +233 0x110A //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0012 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x04E6 //RX_TDDRC_DRC_GAIN +195 0x001C //RX_FDEQ_SUBNUM +196 0x4840 //RX_FDEQ_GAIN_0 +197 0x4040 //RX_FDEQ_GAIN_1 +198 0x4659 //RX_FDEQ_GAIN_2 +199 0x6474 //RX_FDEQ_GAIN_3 +200 0x7A82 //RX_FDEQ_GAIN_4 +201 0x8180 //RX_FDEQ_GAIN_5 +202 0x8084 //RX_FDEQ_GAIN_6 +203 0x8A88 //RX_FDEQ_GAIN_7 +204 0x8C8C //RX_FDEQ_GAIN_8 +205 0x8A95 //RX_FDEQ_GAIN_9 +206 0x978E //RX_FDEQ_GAIN_10 +207 0x8C8C //RX_FDEQ_GAIN_11 +208 0x7068 //RX_FDEQ_GAIN_12 +209 0x6050 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F0E //RX_FDEQ_BIN_11 +232 0x100D //RX_FDEQ_BIN_12 +233 0x110A //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x001E //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x04E6 //RX_TDDRC_DRC_GAIN +195 0x001C //RX_FDEQ_SUBNUM +196 0x4840 //RX_FDEQ_GAIN_0 +197 0x4040 //RX_FDEQ_GAIN_1 +198 0x4659 //RX_FDEQ_GAIN_2 +199 0x6474 //RX_FDEQ_GAIN_3 +200 0x7A82 //RX_FDEQ_GAIN_4 +201 0x8180 //RX_FDEQ_GAIN_5 +202 0x8084 //RX_FDEQ_GAIN_6 +203 0x8A88 //RX_FDEQ_GAIN_7 +204 0x8C8C //RX_FDEQ_GAIN_8 +205 0x8A95 //RX_FDEQ_GAIN_9 +206 0x978E //RX_FDEQ_GAIN_10 +207 0x8C8C //RX_FDEQ_GAIN_11 +208 0x7068 //RX_FDEQ_GAIN_12 +209 0x6050 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F0E //RX_FDEQ_BIN_11 +232 0x100D //RX_FDEQ_BIN_12 +233 0x110A //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0031 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x04E6 //RX_TDDRC_DRC_GAIN +195 0x001C //RX_FDEQ_SUBNUM +196 0x4840 //RX_FDEQ_GAIN_0 +197 0x4040 //RX_FDEQ_GAIN_1 +198 0x4659 //RX_FDEQ_GAIN_2 +199 0x6474 //RX_FDEQ_GAIN_3 +200 0x7A82 //RX_FDEQ_GAIN_4 +201 0x8180 //RX_FDEQ_GAIN_5 +202 0x8084 //RX_FDEQ_GAIN_6 +203 0x8A88 //RX_FDEQ_GAIN_7 +204 0x8C8C //RX_FDEQ_GAIN_8 +205 0x8A95 //RX_FDEQ_GAIN_9 +206 0x978E //RX_FDEQ_GAIN_10 +207 0x8C8C //RX_FDEQ_GAIN_11 +208 0x7068 //RX_FDEQ_GAIN_12 +209 0x6050 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F0E //RX_FDEQ_BIN_11 +232 0x100D //RX_FDEQ_BIN_12 +233 0x110A //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0050 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x04E6 //RX_TDDRC_DRC_GAIN +195 0x001C //RX_FDEQ_SUBNUM +196 0x4840 //RX_FDEQ_GAIN_0 +197 0x4040 //RX_FDEQ_GAIN_1 +198 0x4659 //RX_FDEQ_GAIN_2 +199 0x6474 //RX_FDEQ_GAIN_3 +200 0x7A82 //RX_FDEQ_GAIN_4 +201 0x8180 //RX_FDEQ_GAIN_5 +202 0x8084 //RX_FDEQ_GAIN_6 +203 0x8A88 //RX_FDEQ_GAIN_7 +204 0x8C8C //RX_FDEQ_GAIN_8 +205 0x8A95 //RX_FDEQ_GAIN_9 +206 0x978E //RX_FDEQ_GAIN_10 +207 0x8C8C //RX_FDEQ_GAIN_11 +208 0x7068 //RX_FDEQ_GAIN_12 +209 0x6050 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F0E //RX_FDEQ_BIN_11 +232 0x100D //RX_FDEQ_BIN_12 +233 0x110A //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0086 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x04E6 //RX_TDDRC_DRC_GAIN +195 0x001C //RX_FDEQ_SUBNUM +196 0x4840 //RX_FDEQ_GAIN_0 +197 0x4040 //RX_FDEQ_GAIN_1 +198 0x4659 //RX_FDEQ_GAIN_2 +199 0x6474 //RX_FDEQ_GAIN_3 +200 0x7A82 //RX_FDEQ_GAIN_4 +201 0x8180 //RX_FDEQ_GAIN_5 +202 0x8084 //RX_FDEQ_GAIN_6 +203 0x8A88 //RX_FDEQ_GAIN_7 +204 0x8C8C //RX_FDEQ_GAIN_8 +205 0x8A95 //RX_FDEQ_GAIN_9 +206 0x978E //RX_FDEQ_GAIN_10 +207 0x8C8C //RX_FDEQ_GAIN_11 +208 0x7068 //RX_FDEQ_GAIN_12 +209 0x6050 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F0E //RX_FDEQ_BIN_11 +232 0x100D //RX_FDEQ_BIN_12 +233 0x110A //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 + +#CASE_NAME HANDSET-HANDSET-TMOBILE_US-SWB +#PARAM_MODE FULL +#PARAM_TYPE TX+2RX +#TOTAL_CUSTOM_STEP 7+7 +#TX +0 0x0000 //TX_OPERATION_MODE_0 +1 0x0000 //TX_OPERATION_MODE_1 +2 0x0076 //TX_PATCH_REG +3 0x6F7F //TX_SENDFUNC_MODE_0 +4 0x0000 //TX_SENDFUNC_MODE_1 +5 0x0002 //TX_NUM_MIC +6 0x0003 //TX_SAMPLINGFREQ_SIG +7 0x0003 //TX_SAMPLINGFREQ_PROC +8 0x000A //TX_FRAME_SZ_SIG +9 0x000A //TX_FRAME_SZ +10 0x0000 //TX_DELAY_OPT +11 0x0028 //TX_MAX_TAIL_LENGTH +12 0x0001 //TX_NUM_LOUTCHN +13 0x0001 //TX_MAXNUM_AECREF +14 0x0000 //TX_DBG_FUNC_REG +15 0x0000 //TX_DBG_FUNC_REG1 +16 0x0000 //TX_SYS_RESRV_0 +17 0x0000 //TX_SYS_RESRV_1 +18 0x0000 //TX_SYS_RESRV_2 +19 0x0000 //TX_SYS_RESRV_3 +20 0x0000 //TX_DIST2REF0 +21 0x00A3 //TX_DIST2REF1 +22 0x0000 //TX_DIST2REF_02 +23 0x0000 //TX_DIST2REF_03 +24 0x0000 //TX_DIST2REF_04 +25 0x0000 //TX_DIST2REF_05 +26 0x0000 //TX_MMIC +27 0x1000 //TX_PGA_0 +28 0x1000 //TX_PGA_1 +29 0x1000 //TX_PGA_2 +30 0x0000 //TX_PGA_3 +31 0x0000 //TX_PGA_4 +32 0x0000 //TX_PGA_5 +33 0x0000 //TX_MIC_PAIRS +34 0x0000 //TX_MIC_PAIRS_HS +35 0x0002 //TX_MICS_FOR_BF +36 0x0000 //TX_MIC_PAIRS_FORL1 +37 0x0002 //TX_MICS_OF_PAIR0 +38 0x0002 //TX_MICS_OF_PAIR1 +39 0x0002 //TX_MICS_OF_PAIR2 +40 0x0002 //TX_MICS_OF_PAIR3 +41 0x0000 //TX_MIC_DATA_SRC0 +42 0x0002 //TX_MIC_DATA_SRC1 +43 0x0001 //TX_MIC_DATA_SRC2 +44 0x0000 //TX_MIC_DATA_SRC3 +45 0x0000 //TX_MIC_PAIR_CH_04 +46 0x0000 //TX_MIC_PAIR_CH_05 +47 0x0000 //TX_MIC_PAIR_CH_10 +48 0x0000 //TX_MIC_PAIR_CH_11 +49 0x0000 //TX_MIC_PAIR_CH_12 +50 0x0000 //TX_MIC_PAIR_CH_13 +51 0x0000 //TX_MIC_PAIR_CH_14 +52 0x05DC //TX_HD_BIN_MASK +53 0x0010 //TX_HD_SUBAND_MASK +54 0x19A1 //TX_HD_FRAME_AVG_MASK +55 0x0320 //TX_HD_MIN_FRQ +56 0x1000 //TX_HD_ALPHA_PSD +57 0x1100 //TX_T_PHPR1 +58 0x0000 //TX_T_PHPR2 +59 0x0000 //TX_T_PTPR +60 0x0000 //TX_T_PNPR +61 0x0000 //TX_T_PAPR1 +62 0xEE6C //TX_T_PSDVAT +63 0x0800 //TX_CNT +64 0x4000 //TX_ANTI_HOWL_GAIN +65 0x0001 //TX_MICFORBFMARK_0 +66 0x0001 //TX_MICFORBFMARK_1 +67 0x0001 //TX_MICFORBFMARK_2 +68 0x0001 //TX_MICFORBFMARK_3 +69 0x0001 //TX_MICFORBFMARK_4 +70 0x0001 //TX_MICFORBFMARK_5 +71 0x0000 //TX_DIST2REF_10 +72 0x3A66 //TX_DIST2REF_11 +73 0x0000 //TX_DIST2REF2 +74 0x0000 //TX_DIST2REF_13 +75 0x0000 //TX_DIST2REF_14 +76 0x0000 //TX_DIST2REF_15 +77 0x0000 //TX_DIST2REF_20 +78 0x0000 //TX_DIST2REF_21 +79 0x0000 //TX_DIST2REF_22 +80 0x0000 //TX_DIST2REF_23 +81 0x0000 //TX_DIST2REF_24 +82 0x0000 //TX_DIST2REF_25 +83 0x0000 //TX_DIST2REF_30 +84 0x0000 //TX_DIST2REF_31 +85 0x0000 //TX_DIST2REF_32 +86 0x0000 //TX_DIST2REF_33 +87 0x0000 //TX_DIST2REF_34 +88 0x0000 //TX_DIST2REF_35 +89 0x0000 //TX_MIC_LOC_00 +90 0x0000 //TX_MIC_LOC_01 +91 0x0000 //TX_MIC_LOC_02 +92 0x0000 //TX_MIC_LOC_03 +93 0x0000 //TX_MIC_LOC_04 +94 0x0000 //TX_MIC_LOC_05 +95 0x0000 //TX_MIC_LOC_10 +96 0x0000 //TX_MIC_LOC_11 +97 0x0000 //TX_MIC_LOC_12 +98 0x0000 //TX_MIC_LOC_13 +99 0x0000 //TX_MIC_LOC_14 +100 0x0000 //TX_MIC_LOC_15 +101 0x0000 //TX_MIC_LOC_20 +102 0x0000 //TX_MIC_LOC_21 +103 0x0000 //TX_MIC_LOC_22 +104 0x0000 //TX_MIC_LOC_23 +105 0x0000 //TX_MIC_LOC_24 +106 0x0000 //TX_MIC_LOC_25 +107 0x0200 //TX_MIC_REFBLK_VOLUME +108 0x0AAC //TX_MIC_BLOCK_VOLUME +109 0x0000 //TX_INVERSE_MASK +110 0x0000 //TX_ADCS_MASK +111 0x04D0 //TX_ADCS_GAIN +112 0x4000 //TX_NFC_GAINFAC +113 0x0000 //TX_MAINMIC_BLKFACTOR +114 0x0000 //TX_REFMIC_BLKFACTOR +115 0x0000 //TX_BLMIC_BLKFACTOR +116 0x0000 //TX_BRMIC_BLKFACTOR +117 0x0031 //TX_MICBLK_START_BIN +118 0x0060 //TX_MICBLK_END_BIN +119 0x0015 //TX_MICBLK_FE_HOLD +120 0xFFF2 //TX_MICBLK_MR_EXP_TH +121 0xFFF2 //TX_MICBLK_LR_EXP_TH +122 0x0000 //TX_FENE_HOLD +123 0x4000 //TX_FE_ENER_TH_MTS +124 0x0004 //TX_FE_ENER_TH_EXP +125 0x6000 //TX_C_POST_FLT_MIC_MAINBLK +126 0x6000 //TX_C_POST_FLT_MIC_REFBLK +127 0x0010 //TX_MIC_BLOCK_N +128 0x7E56 //TX_A_HP +129 0x4000 //TX_B_PE +130 0x1800 //TX_THR_PITCH_DET_0 +131 0x1000 //TX_THR_PITCH_DET_1 +132 0x0800 //TX_THR_PITCH_DET_2 +133 0x0008 //TX_PITCH_BFR_LEN +134 0x0003 //TX_SBD_PITCH_DET +135 0x0050 //TX_TD_AEC_L +136 0x4000 //TX_MU0_UNP_TD_AEC +137 0x1000 //TX_MU0_PTD_TD_AEC +138 0x0000 //TX_PP_RESRV_0 +139 0x2A94 //TX_PP_RESRV_1 +140 0x55F0 //TX_PP_RESRV_2 +141 0x0000 //TX_PP_RESRV_3 +142 0x0000 //TX_PP_RESRV_4 +143 0x0000 //TX_PP_RESRV_5 +144 0x0000 //TX_PP_RESRV_6 +145 0x0000 //TX_PP_RESRV_7 +146 0x0028 //TX_TAIL_LENGTH +147 0x0080 //TX_AEC_REF_GAIN_0 +148 0x0800 //TX_AEC_REF_GAIN_1 +149 0x0800 //TX_AEC_REF_GAIN_2 +150 0x7900 //TX_EAD_THR +151 0x2000 //TX_THR_RE_EST +152 0x0400 //TX_MIN_EQ_RE_EST_0 +153 0x0400 //TX_MIN_EQ_RE_EST_1 +154 0x0800 //TX_MIN_EQ_RE_EST_2 +155 0x0800 //TX_MIN_EQ_RE_EST_3 +156 0x1000 //TX_MIN_EQ_RE_EST_4 +157 0x1000 //TX_MIN_EQ_RE_EST_5 +158 0x1000 //TX_MIN_EQ_RE_EST_6 +159 0x1000 //TX_MIN_EQ_RE_EST_7 +160 0x1000 //TX_MIN_EQ_RE_EST_8 +161 0x1000 //TX_MIN_EQ_RE_EST_9 +162 0x1000 //TX_MIN_EQ_RE_EST_10 +163 0x1000 //TX_MIN_EQ_RE_EST_11 +164 0x1000 //TX_MIN_EQ_RE_EST_12 +165 0x3000 //TX_LAMBDA_RE_EST +166 0x1000 //TX_LAMBDA_CB_NLE +167 0x1800 //TX_C_POST_FLT +168 0x4000 //TX_GAIN_NP +169 0x003C //TX_SE_HOLD_N +170 0x0046 //TX_DT_HOLD_N +171 0x03E8 //TX_DT2_HOLD_N +172 0x6666 //TX_AEC_RESRV_0 +173 0x0000 //TX_AEC_RESRV_1 +174 0x0014 //TX_AEC_RESRV_2 +175 0x0000 //TX_MIC_DELAY_LENGTH +176 0x0000 //TX_REF_DELAY_LENGTH +177 0x0000 //TX_ADD_LINEIN_GAINL +178 0x0000 //TX_ADD_LINEIN_GAINH +179 0x0000 //TX_MIN_EQ_RE_EST_14 +180 0x0000 //TX_DTD_THR1_8 +181 0x7FFF //TX_DTD_THR2_8 +182 0x0000 //TX_DTD_MIC_BLK2 +183 0x0008 //TX_FRQ_LIN_LEN +184 0x7FFF //TX_FRQ_AEC_LEN_RHO +185 0x6000 //TX_MU0_UNP_FRQ_AEC +186 0x4000 //TX_MU0_PTD_FRQ_AEC +187 0x000A //TX_MINENOISETH +188 0x0800 //TX_MU0_RE_EST +189 0x0001 //TX_AEC_NUM_CH +190 0x0000 //TX_BIGECHOATTENUATION_MAX +191 0x2000 //TX_A_POST_FLT_MICBLK +192 0x0000 //TX_BLKENERTH +193 0x0000 //TX_BLKENERHIGHTH +194 0x0000 //TX_NORMENERTH +195 0x0000 //TX_NORMENERHIGHTH +196 0x0000 //TX_NORMENERHIGHTHL +197 0x7000 //TX_DTD_THR1_0 +198 0x7000 //TX_DTD_THR1_1 +199 0x7000 //TX_DTD_THR1_2 +200 0x7F00 //TX_DTD_THR1_3 +201 0x7F00 //TX_DTD_THR1_4 +202 0x7F00 //TX_DTD_THR1_5 +203 0x7F00 //TX_DTD_THR1_6 +204 0x2000 //TX_DTD_THR2_0 +205 0x2000 //TX_DTD_THR2_1 +206 0x2000 //TX_DTD_THR2_2 +207 0x1000 //TX_DTD_THR2_3 +208 0x1000 //TX_DTD_THR2_4 +209 0x1000 //TX_DTD_THR2_5 +210 0x1000 //TX_DTD_THR2_6 +211 0x6000 //TX_DTD_THR3 +212 0x0177 //TX_SPK_CUT_K +213 0x1B58 //TX_DT_CUT_K +214 0x0100 //TX_DT_CUT_THR +215 0x04EB //TX_COMFORT_G +216 0x01F4 //TX_POWER_YOUT_TH +217 0x4000 //TX_FDPFGAINECHO +218 0x0000 //TX_DTD_HD_THR +219 0x0000 //TX_SPK_CUT_K_S +220 0x0000 //TX_DTD_MIC_BLK +221 0x0400 //TX_ADPT_STRICT_L +222 0x0200 //TX_ADPT_STRICT_H +223 0x0C00 //TX_RATIO_DT_L_TH_LOW +224 0x2000 //TX_RATIO_DT_H_TH_LOW +225 0x1800 //TX_RATIO_DT_L_TH_HIGH +226 0x3000 //TX_RATIO_DT_H_TH_HIGH +227 0x0A00 //TX_RATIO_DT_L0_TH +228 0x1000 //TX_B_POST_FILT_ECHO_L +229 0x7FFF //TX_B_POST_FILT_ECHO_H +230 0x0200 //TX_MIN_G_CTRL_ECHO +231 0x7FFF //TX_B_LESSCUT_RTO_ECHO +232 0x0000 //TX_EPD_OFFSET_00 +233 0x0000 //TX_EPD_OFFST_01 +234 0x1388 //TX_RATIO_DT_L0_TH_HIGH +235 0x3A98 //TX_RATIO_DT_H_TH_CUT +236 0x7FFF //TX_MIN_EQ_RE_EST_13 +237 0x0000 //TX_DTD_THR1_7 +238 0x0000 //TX_DTD_THR2_7 +239 0x0800 //TX_DT_RESRV_7 +240 0x0800 //TX_DT_RESRV_8 +241 0x0000 //TX_DT_RESRV_9 +242 0xF600 //TX_THR_SN_EST_0 +243 0xFA00 //TX_THR_SN_EST_1 +244 0xFA00 //TX_THR_SN_EST_2 +245 0xF800 //TX_THR_SN_EST_3 +246 0xF800 //TX_THR_SN_EST_4 +247 0xF800 //TX_THR_SN_EST_5 +248 0xF800 //TX_THR_SN_EST_6 +249 0xF700 //TX_THR_SN_EST_7 +250 0x0000 //TX_DELTA_THR_SN_EST_0 +251 0x0200 //TX_DELTA_THR_SN_EST_1 +252 0x0200 //TX_DELTA_THR_SN_EST_2 +253 0x0200 //TX_DELTA_THR_SN_EST_3 +254 0x0100 //TX_DELTA_THR_SN_EST_4 +255 0x0200 //TX_DELTA_THR_SN_EST_5 +256 0x0100 //TX_DELTA_THR_SN_EST_6 +257 0x0200 //TX_DELTA_THR_SN_EST_7 +258 0x4000 //TX_LAMBDA_NN_EST_0 +259 0x4000 //TX_LAMBDA_NN_EST_1 +260 0x4000 //TX_LAMBDA_NN_EST_2 +261 0x4000 //TX_LAMBDA_NN_EST_3 +262 0x4000 //TX_LAMBDA_NN_EST_4 +263 0x4000 //TX_LAMBDA_NN_EST_5 +264 0x4000 //TX_LAMBDA_NN_EST_6 +265 0x4000 //TX_LAMBDA_NN_EST_7 +266 0x0400 //TX_N_SN_EST +267 0x001E //TX_INBEAM_T +268 0x0041 //TX_INBEAMHOLDT +269 0x2000 //TX_G_STRICT +270 0x2000 //TX_EQ_THR_BF +271 0x799A //TX_LAMBDA_EQ_BF +272 0x1000 //TX_NE_RTO_TH +273 0x1000 //TX_NE_RTO_TH_L +274 0x1000 //TX_MAINREFRTOH_TH_H +275 0x0600 //TX_MAINREFRTOH_TH_L +276 0x2000 //TX_MAINREFRTO_TH_H +277 0x1400 //TX_MAINREFRTO_TH_L +278 0x0000 //TX_MAINREFRTO_TH_EQ +279 0x1000 //TX_B_POST_FLT_0 +280 0x1000 //TX_B_POST_FLT_1 +281 0x0014 //TX_NS_LVL_CTRL_0 +282 0x002C //TX_NS_LVL_CTRL_1 +283 0x0016 //TX_NS_LVL_CTRL_2 +284 0x0018 //TX_NS_LVL_CTRL_3 +285 0x0016 //TX_NS_LVL_CTRL_4 +286 0x0012 //TX_NS_LVL_CTRL_5 +287 0x0016 //TX_NS_LVL_CTRL_6 +288 0x0017 //TX_NS_LVL_CTRL_7 +289 0x000E //TX_MIN_GAIN_S_0 +290 0x000D //TX_MIN_GAIN_S_1 +291 0x0012 //TX_MIN_GAIN_S_2 +292 0x0010 //TX_MIN_GAIN_S_3 +293 0x0012 //TX_MIN_GAIN_S_4 +294 0x0012 //TX_MIN_GAIN_S_5 +295 0x0012 //TX_MIN_GAIN_S_6 +296 0x0012 //TX_MIN_GAIN_S_7 +297 0x6000 //TX_NMOS_SUP +298 0x0000 //TX_NS_MAX_PRI_SNR_TH +299 0x0000 //TX_NMOS_SUP_MENSA +300 0x7FFF //TX_SNRI_SUP_0 +301 0x2000 //TX_SNRI_SUP_1 +302 0x2000 //TX_SNRI_SUP_2 +303 0x6000 //TX_SNRI_SUP_3 +304 0x6000 //TX_SNRI_SUP_4 +305 0x6000 //TX_SNRI_SUP_5 +306 0x3000 //TX_SNRI_SUP_6 +307 0x6000 //TX_SNRI_SUP_7 +308 0x6000 //TX_THR_LFNS +309 0x0017 //TX_G_LFNS +310 0x09C4 //TX_GAIN0_NTH +311 0x000A //TX_MUSIC_MORENS +312 0x7FFF //TX_A_POST_FILT_0 +313 0x2000 //TX_A_POST_FILT_1 +314 0x4000 //TX_A_POST_FILT_S_0 +315 0x4000 //TX_A_POST_FILT_S_1 +316 0x4000 //TX_A_POST_FILT_S_2 +317 0x4000 //TX_A_POST_FILT_S_3 +318 0x4000 //TX_A_POST_FILT_S_4 +319 0x4000 //TX_A_POST_FILT_S_5 +320 0x5000 //TX_A_POST_FILT_S_6 +321 0x7000 //TX_A_POST_FILT_S_7 +322 0x1000 //TX_B_POST_FILT_0 +323 0x5000 //TX_B_POST_FILT_1 +324 0x6000 //TX_B_POST_FILT_2 +325 0x6000 //TX_B_POST_FILT_3 +326 0x2000 //TX_B_POST_FILT_4 +327 0x1000 //TX_B_POST_FILT_5 +328 0x3000 //TX_B_POST_FILT_6 +329 0x3000 //TX_B_POST_FILT_7 +330 0x1000 //TX_B_LESSCUT_RTO_S_0 +331 0x1000 //TX_B_LESSCUT_RTO_S_1 +332 0x1000 //TX_B_LESSCUT_RTO_S_2 +333 0x1000 //TX_B_LESSCUT_RTO_S_3 +334 0x1000 //TX_B_LESSCUT_RTO_S_4 +335 0x1000 //TX_B_LESSCUT_RTO_S_5 +336 0x1000 //TX_B_LESSCUT_RTO_S_6 +337 0x1000 //TX_B_LESSCUT_RTO_S_7 +338 0x7E14 //TX_LAMBDA_PFILT +339 0x7C29 //TX_LAMBDA_PFILT_S_0 +340 0x7C29 //TX_LAMBDA_PFILT_S_1 +341 0x7C29 //TX_LAMBDA_PFILT_S_2 +342 0x7C29 //TX_LAMBDA_PFILT_S_3 +343 0x7C29 //TX_LAMBDA_PFILT_S_4 +344 0x7C29 //TX_LAMBDA_PFILT_S_5 +345 0x7C29 //TX_LAMBDA_PFILT_S_6 +346 0x7C29 //TX_LAMBDA_PFILT_S_7 +347 0x07D0 //TX_K_PEPPER +348 0x0800 //TX_A_PEPPER +349 0x1D4C //TX_K_PEPPER_HF +350 0x0400 //TX_A_PEPPER_HF +351 0x0001 //TX_HMNC_BST_FLG +352 0x4000 //TX_HMNC_BST_THR +353 0x0800 //TX_DT_BINVAD_TH_0 +354 0x0800 //TX_DT_BINVAD_TH_1 +355 0x0800 //TX_DT_BINVAD_TH_2 +356 0x0800 //TX_DT_BINVAD_TH_3 +357 0x0000 //TX_DT_BINVAD_ENDF +358 0x1000 //TX_C_POST_FLT_DT +359 0x7FFF //TX_NS_B_POST_FLT_LESSCUT +360 0x0100 //TX_DT_BOOST +361 0x0000 //TX_BF_SGRAD_FLG +362 0x0005 //TX_BF_DVG_TH +363 0x001E //TX_SN_C_F +364 0x0000 //TX_K_APT +365 0x0001 //TX_NOISEDET +366 0x0190 //TX_NDETCT +367 0x000A //TX_NOISE_TH_0 +368 0x7FFF //TX_NOISE_TH_0_2 +369 0x7FFF //TX_NOISE_TH_0_3 +370 0x01F4 //TX_NOISE_TH_1 +371 0x0DAC //TX_NOISE_TH_2 +372 0x2134 //TX_NOISE_TH_3 +373 0x6978 //TX_NOISE_TH_4 +374 0x57E4 //TX_NOISE_TH_5 +375 0x4BD6 //TX_NOISE_TH_5_2 +376 0x0001 //TX_NOISE_TH_5_3 +377 0x4E20 //TX_NOISE_TH_5_4 +378 0x1194 //TX_NOISE_TH_6 +379 0x0014 //TX_MINENOISE_TH +380 0xD508 //TX_MORENS_TFMASK_TH +381 0x0001 //TX_DRC_QUIET_FLOOR +382 0x6D60 //TX_RATIODTL_CUT_TH +383 0x0DAC //TX_DT_CUT_K1 +384 0x00A5 //TX_OUT_ENER_S_TH_CLEAN +385 0x00A5 //TX_OUT_ENER_S_TH_LESSCLEAN +386 0x00A5 //TX_OUT_ENER_S_TH_NOISY +387 0x0029 //TX_OUT_ENER_TH_NOISE +388 0x0200 //TX_OUT_ENER_TH_SPEECH +389 0x2000 //TX_SN_NPB_GAIN +390 0x0000 //TX_NN_NPB_GAIN +391 0x3000 //TX_POST_MASK_SUP_HSNE +392 0x07D0 //TX_TAIL_DET_TH +393 0x7FFF //TX_B_LESSCUT_RTO_WTA +394 0x0000 //TX_MEL_G_R +395 0x0080 //TX_SUPHIGH_TH +396 0x0000 //TX_MASK_G_R +397 0x0002 //TX_EXTRA_NS_L +398 0x1800 //TX_C_POST_FLT_MASK +399 0x7FFF //TX_A_POST_FLT_WNS +400 0x0148 //TX_MIN_G_LOW300HZ +401 0x0004 //TX_MAXLEVEL_CNG +402 0x00B4 //TX_STN_NOISE_TH +403 0x4000 //TX_POST_MASK_SUP +404 0x7FFF //TX_POST_MASK_ADJUST +405 0x00C8 //TX_NS_ENOISE_MIC0_TH +406 0x0014 //TX_MINENOISE_MIC0_TH +407 0x012C //TX_MINENOISE_MIC0_S_TH +408 0x2900 //TX_MIN_G_CTRL_SSNS +409 0x0800 //TX_METAL_RTO_THR +410 0x07D0 //TX_NS_FP_K_METAL +411 0x3A98 //TX_NOISEDET_BOOST_TH +412 0x0FA0 //TX_NSMOOTH_TH +413 0x0000 //TX_NS_RESRV_8 +414 0x1800 //TX_RHO_UPB +415 0x2328 //TX_N_HOLD_HS +416 0x006E //TX_N_RHO_BFR0 +417 0x7FFF //TX_LAMBDA_ARSP_EST +418 0x0100 //TX_EXTRA_GAIN_MICBLOCK +419 0x0333 //TX_THR_STD_NSR +420 0x019A //TX_THR_STD_PLH +421 0x03E8 //TX_N_HOLD_STD +422 0x0066 //TX_THR_STD_RHO +423 0x2800 //TX_BF_RESET_THR_HS +424 0x0CCD //TX_SB_RTO_MEAN_TH +425 0x0300 //TX_SB_RHO_MEAN_TH_NTALK +426 0x2000 //TX_SB_RTO_MEAN_TH_ABN +427 0x2EE0 //TX_SB_RTO_MEAN_TH_RUB +428 0x0990 //TX_WTA_EN_RTO_TH +429 0x1400 //TX_TOP_ENER_TH_F +430 0x0100 //TX_DESIRED_TALK_HOLDT +431 0x0800 //TX_MIC_BLOCK_FACTOR +432 0x0000 //TX_NSEST_BFRLRNRDC +433 0x0000 //TX_THR_POST_FLT_HS +434 0x0010 //TX_HS_VAD_BIN +435 0x2666 //TX_THR_VAD_HS +436 0x2CCD //TX_MEAN_RTO_MIN_TH2 +437 0x0032 //TX_SILENCE_T +438 0x0000 //TX_A_POST_FLT_WTA +439 0x799A //TX_LAMBDA_PFLT_WTA +440 0x03E8 //TX_SB_RHO_MEAN2_TH +441 0x03E8 //TX_SB_RHO_MEAN3_TH +442 0x0000 //TX_HS_RESRV_4 +443 0x0000 //TX_HS_RESRV_5 +444 0x0001 //TX_DOA_VAD_THR_1 +445 0x003C //TX_DOA_VAD_THR_2 +446 0x0028 //TX_DOA_VAD_THR1_0 +447 0x0028 //TX_DOA_VAD_THR1_1 +448 0x0000 //TX_SRC_DOA_RNG_LOW_0A +449 0x001E //TX_SRC_DOA_RNG_HIGH_0A +450 0x005A //TX_DFLT_SRC_DOA_0A +451 0x0000 //TX_SRC_DOA_RNG_LOW_0B +452 0x0000 //TX_SRC_DOA_RNG_HIGH_0B +453 0x0000 //TX_DFLT_SRC_DOA_0B +454 0x0000 //TX_SRC_DOA_RNG_LOW_0C +455 0x0000 //TX_SRC_DOA_RNG_HIGH_0C +456 0x0000 //TX_DFLT_SRC_DOA_0C +457 0x0000 //TX_SRC_DOA_RNG_LOW_0D +458 0x0000 //TX_SRC_DOA_RNG_HIGH_0D +459 0x0000 //TX_DFLT_SRC_DOA_0D +460 0x0000 //TX_SRC_DOA_RNG_LOW_1A +461 0x00B4 //TX_SRC_DOA_RNG_HIGH_1A +462 0x005A //TX_DFLT_SRC_DOA_1A +463 0x0000 //TX_SRC_DOA_RNG_LOW_1B +464 0x00B4 //TX_SRC_DOA_RNG_HIGH_1B +465 0x005A //TX_DFLT_SRC_DOA_1B +466 0x0000 //TX_SRC_DOA_RNG_LOW_1C +467 0x00B4 //TX_SRC_DOA_RNG_HIGH_1C +468 0x005A //TX_DFLT_SRC_DOA_1C +469 0x0000 //TX_SRC_DOA_RNG_LOW_1D +470 0x00B4 //TX_SRC_DOA_RNG_HIGH_1D +471 0x005A //TX_DFLT_SRC_DOA_1D +472 0x0100 //TX_BF_HOLDOFF_T +473 0x7FFF //TX_DOA_COST_FACTOR +474 0x0D9A //TX_MAINTOREFR_TH0 +475 0x071C //TX_DOA_TRK_THR +476 0x012C //TX_DOA_TRACK_HT +477 0x0200 //TX_N1_HOLD_HF +478 0x0100 //TX_N2_HOLD_HF +479 0x2A3D //TX_BF_RESET_THR_HF +480 0x7333 //TX_DOA_SMOOTH +481 0x0800 //TX_MU_BF +482 0x0800 //TX_BF_MU_LF_B2 +483 0x0040 //TX_BF_FC_END_BIN_B2 +484 0x0020 //TX_BF_FC_END_BIN +485 0x0000 //TX_HF_RESRV_25 +486 0x0000 //TX_HF_RESRV_26 +487 0x0007 //TX_N_DOA_SEED +488 0x0001 //TX_FINE_DOA_SEARCH_FLG +489 0x0000 //TX_HF_RESRV_27 +490 0x038E //TX_DLT_SRC_DOA_RNG +491 0x0200 //TX_BF_MU_LF +492 0x0000 //TX_DFLT_SRC_LOC_0 +493 0x7FFF //TX_DFLT_SRC_LOC_1 +494 0x0000 //TX_DFLT_SRC_LOC_2 +495 0x038E //TX_DOA_TRACK_VADTH +496 0x0000 //TX_DOA_TRACK_NEW +497 0x0300 //TX_NOR_OFF_THR +498 0x7C00 //TX_MORE_ON_700HZ_THR +499 0x2000 //TX_MU_BF_ADPT_NS +500 0x0000 //TX_ADAPT_LEN +501 0x6666 //TX_MORE_SNS +502 0x0000 //TX_NOR_OFF_TH1 +503 0x0000 //TX_WIDE_MASK_TH +504 0xD333 //TX_SUBSNRATIOHIGH4MEANBCK_THR +505 0x6000 //TX_C_POST_FLT_CUT +506 0x2000 //TX_RADIODTLV +507 0x0320 //TX_POWER_LINEIN_TH +508 0x0014 //TX_FE_VADCOUNT_TH_FC +509 0x000A //TX_ECHO_SUPP_FC +510 0x0C80 //TX_ECHO_TH +511 0x6666 //TX_MIC_TO_BFGAIN +512 0x0000 //TX_MICTOBFGAIN0 +513 0x0000 //TX_FASTMUE_TH +514 0x2CCC //TX_DEREVERB_LF_MU +515 0x3200 //TX_DEREVERB_HF_MU +516 0x0007 //TX_DEREVERB_DELAY +517 0x0004 //TX_DEREVERB_COEF_LEN +518 0x0003 //TX_DEREVERB_DNR +519 0x0000 //TX_DEREVERB_ALPHA +520 0x0000 //TX_DEREVERB_BETA +521 0x3A98 //TX_GSC_RTOL_TH +522 0x3A98 //TX_GSC_RTOH_TH +523 0x7E2C //TX_WIDE2_MEANHTH +524 0x0000 //TX_DR_RESRV_5 +525 0x0000 //TX_DR_RESRV_6 +526 0x0000 //TX_DR_RESRV_7 +527 0x0000 //TX_DR_RESRV_8 +528 0x1333 //TX_WIND_MARK_TH +529 0x399A //TX_CORR_THR +530 0x0004 //TX_SNR_THR +531 0x0010 //TX_ENGY_THR +532 0x1770 //TX_CORR_HIGH_TH +533 0x6000 //TX_ENGY_THR_2 +534 0x3400 //TX_MEAN_RTO_THR +535 0x0028 //TX_WNS_ENOISE_MIC0_TH +536 0x3000 //TX_RATIOMICL_TH +537 0x7FFF //TX_CALIG_HS +538 0x0000 //TX_LVL_CTRL +539 0x0010 //TX_WIND_SUPRTO +540 0x0014 //TX_WNS_MIN_G +541 0x0600 //TX_WNS_B_POST_FLT +542 0x3000 //TX_RATIOMICH_TH +543 0xD120 //TX_WIND_INBEAM_L_TH +544 0x0FA0 //TX_WIND_INBEAM_H_TH +545 0x2000 //TX_WNS_RESRV_0 +546 0x59D8 //TX_WNS_RESRV_1 +547 0x0200 //TX_WNS_RESRV_2 +548 0x0000 //TX_WNS_RESRV_3 +549 0x0000 //TX_WNS_RESRV_4 +550 0x0000 //TX_WNS_RESRV_5 +551 0x0000 //TX_WNS_RESRV_6 +552 0x0000 //TX_BVE_NOISE_FLOOR_0 +553 0x0070 //TX_BVE_NOISE_FLOOR_1 +554 0x0070 //TX_BVE_NOISE_FLOOR_2 +555 0x0010 //TX_BVE_NOISE_FLOOR_3 +556 0x0070 //TX_BVE_NOISE_FLOOR_4 +557 0x00B0 //TX_BVE_NOISE_FLOOR_5 +558 0x0E66 //TX_BVE_NOISE_FLOOR_6 +559 0x0050 //TX_BVE_NOISE_FLOOR_7 +560 0x770A //TX_BVE_NOISE_FLOOR_8 +561 0x0000 //TX_BVE_NOISE_FLOOR_9 +562 0x0000 //TX_BVE_IN_N +563 0x0000 //TX_BVE_OUT_N +564 0x0000 //TX_BVE_MICALPHA_DOWN +565 0x0000 //TX_PB_RESRV_1 +566 0x0030 //TX_FDEQ_SUBNUM +567 0x5C58 //TX_FDEQ_GAIN_0 +568 0x504A //TX_FDEQ_GAIN_1 +569 0x4E50 //TX_FDEQ_GAIN_2 +570 0x4E51 //TX_FDEQ_GAIN_3 +571 0x4A48 //TX_FDEQ_GAIN_4 +572 0x4A4A //TX_FDEQ_GAIN_5 +573 0x4E4C //TX_FDEQ_GAIN_6 +574 0x524C //TX_FDEQ_GAIN_7 +575 0x4750 //TX_FDEQ_GAIN_8 +576 0x4C50 //TX_FDEQ_GAIN_9 +577 0x5249 //TX_FDEQ_GAIN_10 +578 0x5048 //TX_FDEQ_GAIN_11 +579 0x4843 //TX_FDEQ_GAIN_12 +580 0x4A48 //TX_FDEQ_GAIN_13 +581 0x3E47 //TX_FDEQ_GAIN_14 +582 0x6480 //TX_FDEQ_GAIN_15 +583 0x684C //TX_FDEQ_GAIN_16 +584 0x4C48 //TX_FDEQ_GAIN_17 +585 0x4848 //TX_FDEQ_GAIN_18 +586 0x4848 //TX_FDEQ_GAIN_19 +587 0x4848 //TX_FDEQ_GAIN_20 +588 0x4848 //TX_FDEQ_GAIN_21 +589 0x4848 //TX_FDEQ_GAIN_22 +590 0x4848 //TX_FDEQ_GAIN_23 +591 0x0202 //TX_FDEQ_BIN_0 +592 0x0104 //TX_FDEQ_BIN_1 +593 0x0502 //TX_FDEQ_BIN_2 +594 0x0202 //TX_FDEQ_BIN_3 +595 0x0504 //TX_FDEQ_BIN_4 +596 0x0708 //TX_FDEQ_BIN_5 +597 0x0808 //TX_FDEQ_BIN_6 +598 0x050E //TX_FDEQ_BIN_7 +599 0x0B0C //TX_FDEQ_BIN_8 +600 0x0F0F //TX_FDEQ_BIN_9 +601 0x0E0D //TX_FDEQ_BIN_10 +602 0x0F28 //TX_FDEQ_BIN_11 +603 0x110F //TX_FDEQ_BIN_12 +604 0x350F //TX_FDEQ_BIN_13 +605 0x1924 //TX_FDEQ_BIN_14 +606 0x1810 //TX_FDEQ_BIN_15 +607 0x1021 //TX_FDEQ_BIN_16 +608 0x1000 //TX_FDEQ_BIN_17 +609 0x0000 //TX_FDEQ_BIN_18 +610 0x0000 //TX_FDEQ_BIN_19 +611 0x0000 //TX_FDEQ_BIN_20 +612 0x0000 //TX_FDEQ_BIN_21 +613 0x0000 //TX_FDEQ_BIN_22 +614 0x0000 //TX_FDEQ_BIN_23 +615 0x0000 //TX_FDEQ_PADDING +616 0x0030 //TX_PREEQ_SUBNUM_MIC0 +617 0x4848 //TX_PREEQ_GAIN_MIC0_0 +618 0x4848 //TX_PREEQ_GAIN_MIC0_1 +619 0x4848 //TX_PREEQ_GAIN_MIC0_2 +620 0x4848 //TX_PREEQ_GAIN_MIC0_3 +621 0x4848 //TX_PREEQ_GAIN_MIC0_4 +622 0x4848 //TX_PREEQ_GAIN_MIC0_5 +623 0x4848 //TX_PREEQ_GAIN_MIC0_6 +624 0x4848 //TX_PREEQ_GAIN_MIC0_7 +625 0x4848 //TX_PREEQ_GAIN_MIC0_8 +626 0x4848 //TX_PREEQ_GAIN_MIC0_9 +627 0x4848 //TX_PREEQ_GAIN_MIC0_10 +628 0x4848 //TX_PREEQ_GAIN_MIC0_11 +629 0x4848 //TX_PREEQ_GAIN_MIC0_12 +630 0x4848 //TX_PREEQ_GAIN_MIC0_13 +631 0x4848 //TX_PREEQ_GAIN_MIC0_14 +632 0x4848 //TX_PREEQ_GAIN_MIC0_15 +633 0x4848 //TX_PREEQ_GAIN_MIC0_16 +634 0x4848 //TX_PREEQ_GAIN_MIC0_17 +635 0x4848 //TX_PREEQ_GAIN_MIC0_18 +636 0x4848 //TX_PREEQ_GAIN_MIC0_19 +637 0x4848 //TX_PREEQ_GAIN_MIC0_20 +638 0x4848 //TX_PREEQ_GAIN_MIC0_21 +639 0x4848 //TX_PREEQ_GAIN_MIC0_22 +640 0x4848 //TX_PREEQ_GAIN_MIC0_23 +641 0x251A //TX_PREEQ_BIN_MIC0_0 +642 0x0F0F //TX_PREEQ_BIN_MIC0_1 +643 0x0C0C //TX_PREEQ_BIN_MIC0_2 +644 0x0C0F //TX_PREEQ_BIN_MIC0_3 +645 0x0F0F //TX_PREEQ_BIN_MIC0_4 +646 0x0F09 //TX_PREEQ_BIN_MIC0_5 +647 0x0909 //TX_PREEQ_BIN_MIC0_6 +648 0x0908 //TX_PREEQ_BIN_MIC0_7 +649 0x070F //TX_PREEQ_BIN_MIC0_8 +650 0x1F08 //TX_PREEQ_BIN_MIC0_9 +651 0x0808 //TX_PREEQ_BIN_MIC0_10 +652 0x0920 //TX_PREEQ_BIN_MIC0_11 +653 0x2020 //TX_PREEQ_BIN_MIC0_12 +654 0x2021 //TX_PREEQ_BIN_MIC0_13 +655 0x0000 //TX_PREEQ_BIN_MIC0_14 +656 0x0000 //TX_PREEQ_BIN_MIC0_15 +657 0x0000 //TX_PREEQ_BIN_MIC0_16 +658 0x0000 //TX_PREEQ_BIN_MIC0_17 +659 0x0000 //TX_PREEQ_BIN_MIC0_18 +660 0x0000 //TX_PREEQ_BIN_MIC0_19 +661 0x0000 //TX_PREEQ_BIN_MIC0_20 +662 0x0000 //TX_PREEQ_BIN_MIC0_21 +663 0x0000 //TX_PREEQ_BIN_MIC0_22 +664 0x0000 //TX_PREEQ_BIN_MIC0_23 +665 0x0030 //TX_PREEQ_SUBNUM_MIC1 +666 0x4848 //TX_PREEQ_GAIN_MIC1_0 +667 0x4848 //TX_PREEQ_GAIN_MIC1_1 +668 0x4848 //TX_PREEQ_GAIN_MIC1_2 +669 0x4848 //TX_PREEQ_GAIN_MIC1_3 +670 0x4848 //TX_PREEQ_GAIN_MIC1_4 +671 0x4848 //TX_PREEQ_GAIN_MIC1_5 +672 0x494A //TX_PREEQ_GAIN_MIC1_6 +673 0x494A //TX_PREEQ_GAIN_MIC1_7 +674 0x4B4C //TX_PREEQ_GAIN_MIC1_8 +675 0x4D4E //TX_PREEQ_GAIN_MIC1_9 +676 0x4F52 //TX_PREEQ_GAIN_MIC1_10 +677 0x5458 //TX_PREEQ_GAIN_MIC1_11 +678 0x5B62 //TX_PREEQ_GAIN_MIC1_12 +679 0x6A66 //TX_PREEQ_GAIN_MIC1_13 +680 0x543E //TX_PREEQ_GAIN_MIC1_14 +681 0x3B38 //TX_PREEQ_GAIN_MIC1_15 +682 0x4848 //TX_PREEQ_GAIN_MIC1_16 +683 0x4848 //TX_PREEQ_GAIN_MIC1_17 +684 0x4848 //TX_PREEQ_GAIN_MIC1_18 +685 0x4848 //TX_PREEQ_GAIN_MIC1_19 +686 0x4848 //TX_PREEQ_GAIN_MIC1_20 +687 0x4848 //TX_PREEQ_GAIN_MIC1_21 +688 0x4848 //TX_PREEQ_GAIN_MIC1_22 +689 0x4848 //TX_PREEQ_GAIN_MIC1_23 +690 0x0202 //TX_PREEQ_BIN_MIC1_0 +691 0x0203 //TX_PREEQ_BIN_MIC1_1 +692 0x0303 //TX_PREEQ_BIN_MIC1_2 +693 0x0304 //TX_PREEQ_BIN_MIC1_3 +694 0x0405 //TX_PREEQ_BIN_MIC1_4 +695 0x0506 //TX_PREEQ_BIN_MIC1_5 +696 0x0708 //TX_PREEQ_BIN_MIC1_6 +697 0x090A //TX_PREEQ_BIN_MIC1_7 +698 0x0B0C //TX_PREEQ_BIN_MIC1_8 +699 0x0D0E //TX_PREEQ_BIN_MIC1_9 +700 0x1013 //TX_PREEQ_BIN_MIC1_10 +701 0x1719 //TX_PREEQ_BIN_MIC1_11 +702 0x1B1E //TX_PREEQ_BIN_MIC1_12 +703 0x1E1E //TX_PREEQ_BIN_MIC1_13 +704 0x1E28 //TX_PREEQ_BIN_MIC1_14 +705 0x3042 //TX_PREEQ_BIN_MIC1_15 +706 0x0000 //TX_PREEQ_BIN_MIC1_16 +707 0x0000 //TX_PREEQ_BIN_MIC1_17 +708 0x0000 //TX_PREEQ_BIN_MIC1_18 +709 0x0000 //TX_PREEQ_BIN_MIC1_19 +710 0x0000 //TX_PREEQ_BIN_MIC1_20 +711 0x0000 //TX_PREEQ_BIN_MIC1_21 +712 0x0000 //TX_PREEQ_BIN_MIC1_22 +713 0x0000 //TX_PREEQ_BIN_MIC1_23 +714 0x0030 //TX_PREEQ_SUBNUM_MIC2 +715 0x4848 //TX_PREEQ_GAIN_MIC2_0 +716 0x4848 //TX_PREEQ_GAIN_MIC2_1 +717 0x4848 //TX_PREEQ_GAIN_MIC2_2 +718 0x4848 //TX_PREEQ_GAIN_MIC2_3 +719 0x4848 //TX_PREEQ_GAIN_MIC2_4 +720 0x4848 //TX_PREEQ_GAIN_MIC2_5 +721 0x4848 //TX_PREEQ_GAIN_MIC2_6 +722 0x4848 //TX_PREEQ_GAIN_MIC2_7 +723 0x4848 //TX_PREEQ_GAIN_MIC2_8 +724 0x4848 //TX_PREEQ_GAIN_MIC2_9 +725 0x4848 //TX_PREEQ_GAIN_MIC2_10 +726 0x4848 //TX_PREEQ_GAIN_MIC2_11 +727 0x4848 //TX_PREEQ_GAIN_MIC2_12 +728 0x4848 //TX_PREEQ_GAIN_MIC2_13 +729 0x4848 //TX_PREEQ_GAIN_MIC2_14 +730 0x4848 //TX_PREEQ_GAIN_MIC2_15 +731 0x4848 //TX_PREEQ_GAIN_MIC2_16 +732 0x4848 //TX_PREEQ_GAIN_MIC2_17 +733 0x4848 //TX_PREEQ_GAIN_MIC2_18 +734 0x4848 //TX_PREEQ_GAIN_MIC2_19 +735 0x4848 //TX_PREEQ_GAIN_MIC2_20 +736 0x4848 //TX_PREEQ_GAIN_MIC2_21 +737 0x4848 //TX_PREEQ_GAIN_MIC2_22 +738 0x4848 //TX_PREEQ_GAIN_MIC2_23 +739 0x0608 //TX_PREEQ_BIN_MIC2_0 +740 0x0808 //TX_PREEQ_BIN_MIC2_1 +741 0x0808 //TX_PREEQ_BIN_MIC2_2 +742 0x0808 //TX_PREEQ_BIN_MIC2_3 +743 0x0808 //TX_PREEQ_BIN_MIC2_4 +744 0x0808 //TX_PREEQ_BIN_MIC2_5 +745 0x0808 //TX_PREEQ_BIN_MIC2_6 +746 0x0808 //TX_PREEQ_BIN_MIC2_7 +747 0x0808 //TX_PREEQ_BIN_MIC2_8 +748 0x0808 //TX_PREEQ_BIN_MIC2_9 +749 0x0808 //TX_PREEQ_BIN_MIC2_10 +750 0x0808 //TX_PREEQ_BIN_MIC2_11 +751 0x0808 //TX_PREEQ_BIN_MIC2_12 +752 0x0808 //TX_PREEQ_BIN_MIC2_13 +753 0x0808 //TX_PREEQ_BIN_MIC2_14 +754 0x0200 //TX_PREEQ_BIN_MIC2_15 +755 0x0000 //TX_PREEQ_BIN_MIC2_16 +756 0x0000 //TX_PREEQ_BIN_MIC2_17 +757 0x0000 //TX_PREEQ_BIN_MIC2_18 +758 0x0000 //TX_PREEQ_BIN_MIC2_19 +759 0x0000 //TX_PREEQ_BIN_MIC2_20 +760 0x0000 //TX_PREEQ_BIN_MIC2_21 +761 0x0000 //TX_PREEQ_BIN_MIC2_22 +762 0x0000 //TX_PREEQ_BIN_MIC2_23 +763 0x0006 //TX_MASKING_ABILITY +764 0x0800 //TX_NND_WEIGHT +765 0x0050 //TX_MIC_CALIBRATION_0 +766 0x0056 //TX_MIC_CALIBRATION_1 +767 0x0050 //TX_MIC_CALIBRATION_2 +768 0x0050 //TX_MIC_CALIBRATION_3 +769 0x0046 //TX_MIC_PWR_BIAS_0 +770 0x0042 //TX_MIC_PWR_BIAS_1 +771 0x0046 //TX_MIC_PWR_BIAS_2 +772 0x0046 //TX_MIC_PWR_BIAS_3 +773 0x0000 //TX_GAIN_LIMIT_0 +774 0x0006 //TX_GAIN_LIMIT_1 +775 0x0000 //TX_GAIN_LIMIT_2 +776 0x0000 //TX_GAIN_LIMIT_3 +777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN +778 0x7FDE //TX_BVE_VAD0_ALPHAUP +779 0x7F3A //TX_BVE_VAD0_ALPHADOWN +780 0x2000 //TX_BVE_GAINWEIGHT_NOFEVADLI +781 0x7F5B //TX_BVE_FEVADLI_ALPHA +782 0x7F19 //TX_BVE_NOVAD0_ALPHAUP +783 0x1000 //TX_TDDRC_ALPHA_UP_01 +784 0x1000 //TX_TDDRC_ALPHA_UP_02 +785 0x1000 //TX_TDDRC_ALPHA_UP_03 +786 0x1000 //TX_TDDRC_ALPHA_UP_04 +787 0x7EB8 //TX_TDDRC_ALPHA_DWN_01 +788 0x7EB8 //TX_TDDRC_ALPHA_DWN_02 +789 0x7EB8 //TX_TDDRC_ALPHA_DWN_03 +790 0x7EB8 //TX_TDDRC_ALPHA_DWN_04 +791 0x7FFF //TX_TDDRC_TD_DRC_LIMIT +792 0x0800 //TX_TDDRC_POST_LIMIT_GAIN +793 0x0000 //TX_TDDRC_RESRV_0 +794 0x0000 //TX_TDDRC_RESRV_1 +795 0x0018 //TX_FDDRC_BAND_MARGIN_0 +796 0x0030 //TX_FDDRC_BAND_MARGIN_1 +797 0x0050 //TX_FDDRC_BAND_MARGIN_2 +798 0x0080 //TX_FDDRC_BAND_MARGIN_3 +799 0x0007 //TX_FDDRC_BLOCK_EXP +800 0x5000 //TX_FDDRC_THRD_2_0 +801 0x5000 //TX_FDDRC_THRD_2_1 +802 0x5000 //TX_FDDRC_THRD_2_2 +803 0x5000 //TX_FDDRC_THRD_2_3 +804 0x6400 //TX_FDDRC_THRD_3_0 +805 0x6400 //TX_FDDRC_THRD_3_1 +806 0x6400 //TX_FDDRC_THRD_3_2 +807 0x6400 //TX_FDDRC_THRD_3_3 +808 0x2000 //TX_FDDRC_SLANT_0_0 +809 0x2000 //TX_FDDRC_SLANT_0_1 +810 0x2000 //TX_FDDRC_SLANT_0_2 +811 0x2000 //TX_FDDRC_SLANT_0_3 +812 0x5333 //TX_FDDRC_SLANT_1_0 +813 0x5333 //TX_FDDRC_SLANT_1_1 +814 0x5333 //TX_FDDRC_SLANT_1_2 +815 0x5333 //TX_FDDRC_SLANT_1_3 +816 0x0010 //TX_DEADMIC_SILENCE_TH +817 0x0600 //TX_MIC_DEGRADE_TH +818 0x0078 //TX_DEADMIC_CNT +819 0x0078 //TX_MIC_DEGRADE_CNT +820 0x0000 //TX_FDDRC_RESRV_4 +821 0x0000 //TX_FDDRC_RESRV_5 +822 0x0000 //TX_FDDRC_RESRV_6 +823 0x7FFF //TX_KS_NOISEPASTE_FACTOR +824 0x0001 //TX_KS_CONFIG +825 0x7FFF //TX_KS_GAIN_MIN +826 0x0000 //TX_KS_RESRV_0 +827 0x0000 //TX_KS_RESRV_1 +828 0x0000 //TX_KS_RESRV_2 +829 0x7C00 //TX_LAMBDA_PKA_FP +830 0x2000 //TX_TPKA_FP +831 0x0080 //TX_MIN_G_FP +832 0x2000 //TX_MAX_G_FP +833 0x0FA0 //TX_FFP_FP_K_METAL +834 0x4000 //TX_A_POST_FLT_FP +835 0x0F5C //TX_RTO_OUTBEAM_TH +836 0x4CCD //TX_TPKA_FP_THD +837 0x0000 //TX_MAX_G_FP_BLK +838 0x0000 //TX_FFP_FADEIN +839 0x0000 //TX_FFP_FADEOUT +840 0x0000 //TX_WHISPERCTH +841 0x0000 //TX_WHISPERHOLDT +842 0x0000 //TX_WHISP_ENTHH +843 0x0000 //TX_WHISP_ENTHL +844 0x0000 //TX_WHISP_RTOTH +845 0x0000 //TX_WHISP_RTOTH2 +846 0x0096 //TX_MUTE_PERIOD +847 0x0000 //TX_FADE_IN_PERIOD +848 0x0100 //TX_FFP_RESRV_2 +849 0x0020 //TX_FFP_RESRV_3 +850 0x0000 //TX_FFP_RESRV_4 +851 0x0000 //TX_FFP_RESRV_5 +852 0x0000 //TX_FFP_RESRV_6 +853 0x0002 //TX_FILTINDX +854 0x0002 //TX_TDDRC_THRD_0 +855 0x0003 //TX_TDDRC_THRD_1 +856 0x1500 //TX_TDDRC_THRD_2 +857 0x1500 //TX_TDDRC_THRD_3 +858 0x3000 //TX_TDDRC_SLANT_0 +859 0x6E00 //TX_TDDRC_SLANT_1 +860 0x1000 //TX_TDDRC_ALPHA_UP_00 +861 0x7EB8 //TX_TDDRC_ALPHA_DWN_00 +862 0x0000 //TX_TDDRC_HMNC_FLAG +863 0x199A //TX_TDDRC_HMNC_GAIN +864 0x0000 //TX_TDDRC_SMT_FLAG +865 0x0CCD //TX_TDDRC_SMT_W +866 0x0780 //TX_TDDRC_DRC_GAIN +867 0x7FFF //TX_TDDRC_LMT_THRD +868 0x0000 //TX_TDDRC_LMT_ALPHA +869 0x0000 //TX_TFMASKLTH +870 0x0000 //TX_TFMASKLTHL +871 0x0CCD //TX_TFMASKHTH +872 0xECCD //TX_TFMASKLTH_BINVAD +873 0xFCCD //TX_TFMASKLTH_NS_EST +874 0xF800 //TX_TFMASKLTH_DOA +875 0x0CCD //TX_TFMASKTH_BLESSCUT +876 0x1000 //TX_B_LESSCUT_RTO_MASK +877 0x2000 //TX_SB_RHO_MEAN_TH_ABN +878 0x2000 //TX_B_POST_FLT_MASK +879 0x0000 //TX_B_POST_FLT_MASK1 +880 0x6333 //TX_GAIN_WIND_MASK +881 0x0000 //TX_TFMASK_BFSTRICT_MUSIC +882 0x0000 //TX_TFMASK_BFSTRICT_NOMUSIC +883 0x7333 //TX_FASTNS_OUTIN_TH +884 0x0CCD //TX_FASTNS_TFMASK_TH +885 0x0CCD //TX_FASTNS_TFMASKBIN_TH1 +886 0x0CCD //TX_FASTNS_TFMASKBIN_TH2 +887 0x0CCD //TX_FASTNS_TFMASKBIN_TH3 +888 0x0028 //TX_FASTNS_ARSPC_TH +889 0xC000 //TX_FASTNS_MASK5_TH +890 0x0810 //TX_POSTSSA_MIN_G_VR_MASK +891 0x1000 //TX_A_LESSCUT_RTO_MASK +892 0x1770 //TX_FASTNS_NOISETH +893 0xC000 //TX_FASTNS_SSA_THLFL +894 0xC000 //TX_FASTNS_SSA_THHFL +895 0xCCCC //TX_FASTNS_SSA_THLFH +896 0xD999 //TX_FASTNS_SSA_THHFH +897 0x2329 //TX_SENDFUNC_REG_MICMUTE +898 0x0010 //TX_SENDFUNC_REG_MICMUTE1 +899 0x03E8 //TX_MICMUTE_RATIO_THR +900 0x01A4 //TX_MICMUTE_AMP_THR +901 0x0004 //TX_MICMUTE_HPF_IND +902 0x00C0 //TX_MICMUTE_LOG_EYR_TH +903 0x0008 //TX_MICMUTE_CVG_TIME +904 0x0008 //TX_MICMUTE_RELEASE_TIME +905 0x0CD0 //TX_MIC_VOLUME_MIC0MUTE +906 0x0000 //TX_MICMUTE_EPD_OFFSET_0 +907 0x0028 //TX_MICMUTE_FRQ_AEC_L +908 0x7999 //TX_MICMUTE_EAD_THR +909 0x7FFF //TX_MICMUTE_LAMBDA_CB_NLE +910 0x3000 //TX_MICMUTE_LAMBDA_RE_EST +911 0x7F00 //TX_DTD_THR1_MICMUTE_0 +912 0x7000 //TX_DTD_THR1_MICMUTE_1 +913 0x7FFF //TX_DTD_THR1_MICMUTE_2 +914 0x7FFF //TX_DTD_THR1_MICMUTE_3 +915 0x2000 //TX_DTD_THR2_MICMUTE_0 +916 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_0 +917 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_1 +918 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_2 +919 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_3 +920 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_4 +921 0x7FFF //TX_MICMUTE_C_POST_FLT +922 0x03E8 //TX_MICMUTE_DT_CUT_K +923 0x0001 //TX_MICMUTE_DT_CUT_THR +924 0x03E8 //TX_MICMUTE_DT_CUT_K2 +925 0x0001 //TX_MICMUTE_DT_CUT_THR2 +926 0x0064 //TX_MICMUTE_DT2_HOLD_N +927 0x1000 //TX_MICMUTE_RATIODTH_THCUT +928 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOL +929 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOH +930 0x0400 //TX_MICMUTE_C_POST_FLT_MASK +931 0x7999 //TX_MICMUTE_RATIODTL_CUT_TH +932 0x3E80 //TX_MICMUTE_DT_CUT_K1 +933 0x0800 //TX_MICMUTE_N2_SN_EST +934 0xFC00 //TX_MICMUTE_THR_SN_EST_0 +935 0x001C //TX_MICMUTE_MIN_G_CTRL_0 +936 0x6000 //TX_MICMUTE_A_POST_FILT_S_0 +937 0x7000 //TX_MICMUTE_B_POST_FILT_0 +938 0x2710 //TX_MIC1RUB_AMP_THR +939 0x7FFF //TX_MIC1MUTE_RATIO_THR +940 0x0001 //TX_MIC1MUTE_AMP_THR +941 0x0008 //TX_MIC1MUTE_CVG_TIME +942 0x0008 //TX_MIC1MUTE_RELEASE_TIME +943 0x05A0 //TX_AMS_RESRV_01 +944 0x3FFF //TX_AMS_RESRV_02 +945 0x7FFF //TX_AMS_RESRV_03 +946 0x0000 //TX_AMS_RESRV_04 +947 0x0000 //TX_AMS_RESRV_05 +948 0x0000 //TX_AMS_RESRV_06 +949 0x0000 //TX_AMS_RESRV_07 +950 0x0000 //TX_AMS_RESRV_08 +951 0x0000 //TX_AMS_RESRV_09 +952 0x0000 //TX_AMS_RESRV_10 +953 0x0000 //TX_AMS_RESRV_11 +954 0x0000 //TX_AMS_RESRV_12 +955 0x0000 //TX_AMS_RESRV_13 +956 0x0000 //TX_AMS_RESRV_14 +957 0x0000 //TX_AMS_RESRV_15 +958 0x0000 //TX_AMS_RESRV_16 +959 0x0000 //TX_AMS_RESRV_17 +960 0x0000 //TX_AMS_RESRV_18 +961 0x0000 //TX_AMS_RESRV_19 +#RX +0 0x243C //RX_RECVFUNC_MODE_0 +1 0x0000 //RX_RECVFUNC_MODE_1 +2 0x0003 //RX_SAMPLINGFREQ_SIG +3 0x0003 //RX_SAMPLINGFREQ_PROC +4 0x000A //RX_FRAME_SZ +5 0x0000 //RX_DELAY_OPT +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +10 0x05AA //RX_PGA +11 0x7FFF //RX_A_HP +12 0x4000 //RX_B_PE +13 0x5800 //RX_THR_PITCH_DET_0 +14 0x5000 //RX_THR_PITCH_DET_1 +15 0x4000 //RX_THR_PITCH_DET_2 +16 0x0008 //RX_PITCH_BFR_LEN +17 0x0003 //RX_SBD_PITCH_DET +18 0x0100 //RX_PP_RESRV_0 +19 0x0020 //RX_PP_RESRV_1 +20 0x0600 //RX_N_SN_EST +21 0x000C //RX_N2_SN_EST +22 0x000F //RX_NS_LVL_CTRL +23 0xF800 //RX_THR_SN_EST +24 0x7E00 //RX_LAMBDA_PFILT +25 0x000A //RX_FENS_RESRV_0 +26 0x0190 //RX_FENS_RESRV_1 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +30 0x0002 //RX_EXTRA_NS_L +31 0x0800 //RX_EXTRA_NS_A +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +35 0x199A //RX_A_POST_FLT +36 0x0000 //RX_LMT_THRD +37 0x4000 //RX_LMT_ALPHA +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4C //RX_FDEQ_GAIN_2 +42 0x5064 //RX_FDEQ_GAIN_3 +43 0x7076 //RX_FDEQ_GAIN_4 +44 0x897A //RX_FDEQ_GAIN_5 +45 0x7C80 //RX_FDEQ_GAIN_6 +46 0x8888 //RX_FDEQ_GAIN_7 +47 0x949C //RX_FDEQ_GAIN_8 +48 0x96A4 //RX_FDEQ_GAIN_9 +49 0xA9A0 //RX_FDEQ_GAIN_10 +50 0x9487 //RX_FDEQ_GAIN_11 +51 0x6F64 //RX_FDEQ_GAIN_12 +52 0x625A //RX_FDEQ_GAIN_13 +53 0x5D80 //RX_FDEQ_GAIN_14 +54 0x8890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0404 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x141E //RX_FDEQ_BIN_13 +77 0x3728 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +111 0x0002 //RX_FILTINDX +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0551 //RX_TDDRC_DRC_GAIN +125 0x7C00 //RX_LAMBDA_PKA_FP +126 0x1450 //RX_TPKA_FP +127 0x0400 //RX_MIN_G_FP +128 0x0700 //RX_MAX_G_FP +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +131 0x0000 //RX_MAXLEVEL_CNG +132 0x3000 //RX_BWE_UV_TH +133 0x3000 //RX_BWE_UV_TH2 +134 0x1800 //RX_BWE_UV_TH3 +135 0x1000 //RX_BWE_V_TH +136 0x04CD //RX_BWE_GAIN1_V_TH1 +137 0x0F33 //RX_BWE_GAIN1_V_TH2 +138 0x7333 //RX_BWE_UV_EQ +139 0x199A //RX_BWE_V_EQ +140 0x7333 //RX_BWE_TONE_TH +141 0x0004 //RX_BWE_UV_HOLD_T +142 0x6CCD //RX_BWE_GAIN2_ALPHA +143 0x799A //RX_BWE_GAIN3_ALPHA +144 0x001E //RX_BWE_CUTOFF +145 0x3000 //RX_BWE_GAINFILL +146 0x3200 //RX_BWE_MAXTH_TONE +147 0x2000 //RX_BWE_EQ_0 +148 0x2000 //RX_BWE_EQ_1 +149 0x2000 //RX_BWE_EQ_2 +150 0x2000 //RX_BWE_EQ_3 +151 0x2000 //RX_BWE_EQ_4 +152 0x2000 //RX_BWE_EQ_5 +153 0x2000 //RX_BWE_EQ_6 +154 0x0000 //RX_BWE_RESRV_0 +155 0x0000 //RX_BWE_RESRV_1 +156 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x026E //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4E //RX_FDEQ_GAIN_2 +42 0x586A //RX_FDEQ_GAIN_3 +43 0x8082 //RX_FDEQ_GAIN_4 +44 0x8982 //RX_FDEQ_GAIN_5 +45 0x7C80 //RX_FDEQ_GAIN_6 +46 0x8888 //RX_FDEQ_GAIN_7 +47 0x9498 //RX_FDEQ_GAIN_8 +48 0x9AAC //RX_FDEQ_GAIN_9 +49 0xB4A8 //RX_FDEQ_GAIN_10 +50 0xA076 //RX_FDEQ_GAIN_11 +51 0x6F64 //RX_FDEQ_GAIN_12 +52 0x6048 //RX_FDEQ_GAIN_13 +53 0x445C //RX_FDEQ_GAIN_14 +54 0x5050 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0503 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x141E //RX_FDEQ_BIN_13 +77 0x3728 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x000D //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02AA //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4E //RX_FDEQ_GAIN_2 +42 0x586A //RX_FDEQ_GAIN_3 +43 0x8082 //RX_FDEQ_GAIN_4 +44 0x8982 //RX_FDEQ_GAIN_5 +45 0x7C80 //RX_FDEQ_GAIN_6 +46 0x8888 //RX_FDEQ_GAIN_7 +47 0x9498 //RX_FDEQ_GAIN_8 +48 0x9AAC //RX_FDEQ_GAIN_9 +49 0xB4A8 //RX_FDEQ_GAIN_10 +50 0xA076 //RX_FDEQ_GAIN_11 +51 0x6F64 //RX_FDEQ_GAIN_12 +52 0x6048 //RX_FDEQ_GAIN_13 +53 0x445C //RX_FDEQ_GAIN_14 +54 0x5050 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0503 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x141E //RX_FDEQ_BIN_13 +77 0x3728 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0014 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02AA //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4E //RX_FDEQ_GAIN_2 +42 0x586A //RX_FDEQ_GAIN_3 +43 0x8082 //RX_FDEQ_GAIN_4 +44 0x8982 //RX_FDEQ_GAIN_5 +45 0x7C80 //RX_FDEQ_GAIN_6 +46 0x8888 //RX_FDEQ_GAIN_7 +47 0x9498 //RX_FDEQ_GAIN_8 +48 0x9AAC //RX_FDEQ_GAIN_9 +49 0xB4A8 //RX_FDEQ_GAIN_10 +50 0xA076 //RX_FDEQ_GAIN_11 +51 0x6F64 //RX_FDEQ_GAIN_12 +52 0x6048 //RX_FDEQ_GAIN_13 +53 0x445C //RX_FDEQ_GAIN_14 +54 0x5050 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0503 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x141E //RX_FDEQ_BIN_13 +77 0x3728 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0022 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02AA //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4E //RX_FDEQ_GAIN_2 +42 0x586A //RX_FDEQ_GAIN_3 +43 0x8082 //RX_FDEQ_GAIN_4 +44 0x8982 //RX_FDEQ_GAIN_5 +45 0x7C80 //RX_FDEQ_GAIN_6 +46 0x8888 //RX_FDEQ_GAIN_7 +47 0x9498 //RX_FDEQ_GAIN_8 +48 0x9AAC //RX_FDEQ_GAIN_9 +49 0xB4A8 //RX_FDEQ_GAIN_10 +50 0xA076 //RX_FDEQ_GAIN_11 +51 0x6F64 //RX_FDEQ_GAIN_12 +52 0x6048 //RX_FDEQ_GAIN_13 +53 0x445C //RX_FDEQ_GAIN_14 +54 0x5050 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0503 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x141E //RX_FDEQ_BIN_13 +77 0x3728 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0038 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02AA //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4E //RX_FDEQ_GAIN_2 +42 0x6072 //RX_FDEQ_GAIN_3 +43 0x888A //RX_FDEQ_GAIN_4 +44 0x8F88 //RX_FDEQ_GAIN_5 +45 0x8286 //RX_FDEQ_GAIN_6 +46 0x8E84 //RX_FDEQ_GAIN_7 +47 0x9094 //RX_FDEQ_GAIN_8 +48 0x96A8 //RX_FDEQ_GAIN_9 +49 0xB0A4 //RX_FDEQ_GAIN_10 +50 0xA087 //RX_FDEQ_GAIN_11 +51 0x6F68 //RX_FDEQ_GAIN_12 +52 0x664C //RX_FDEQ_GAIN_13 +53 0x445C //RX_FDEQ_GAIN_14 +54 0x5050 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0503 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x141E //RX_FDEQ_BIN_13 +77 0x3728 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0061 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02AA //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4E //RX_FDEQ_GAIN_2 +42 0x6072 //RX_FDEQ_GAIN_3 +43 0x888A //RX_FDEQ_GAIN_4 +44 0x8F88 //RX_FDEQ_GAIN_5 +45 0x8286 //RX_FDEQ_GAIN_6 +46 0x8E84 //RX_FDEQ_GAIN_7 +47 0x9094 //RX_FDEQ_GAIN_8 +48 0x96A8 //RX_FDEQ_GAIN_9 +49 0xB0A4 //RX_FDEQ_GAIN_10 +50 0xA087 //RX_FDEQ_GAIN_11 +51 0x6F68 //RX_FDEQ_GAIN_12 +52 0x664C //RX_FDEQ_GAIN_13 +53 0x445C //RX_FDEQ_GAIN_14 +54 0x5050 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0503 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x141E //RX_FDEQ_BIN_13 +77 0x3728 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x009A //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02AA //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4E //RX_FDEQ_GAIN_2 +42 0x6072 //RX_FDEQ_GAIN_3 +43 0x888A //RX_FDEQ_GAIN_4 +44 0x8F88 //RX_FDEQ_GAIN_5 +45 0x8286 //RX_FDEQ_GAIN_6 +46 0x8E84 //RX_FDEQ_GAIN_7 +47 0x9094 //RX_FDEQ_GAIN_8 +48 0x96A8 //RX_FDEQ_GAIN_9 +49 0xB0A4 //RX_FDEQ_GAIN_10 +50 0xA087 //RX_FDEQ_GAIN_11 +51 0x6F68 //RX_FDEQ_GAIN_12 +52 0x664C //RX_FDEQ_GAIN_13 +53 0x445C //RX_FDEQ_GAIN_14 +54 0x5050 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0503 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x141E //RX_FDEQ_BIN_13 +77 0x3728 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x00FB //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#RX 2 +157 0x003C //RX_RECVFUNC_MODE_0 +158 0x0000 //RX_RECVFUNC_MODE_1 +159 0x0003 //RX_SAMPLINGFREQ_SIG +160 0x0003 //RX_SAMPLINGFREQ_PROC +161 0x000A //RX_FRAME_SZ +162 0x0000 //RX_DELAY_OPT +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +167 0x05AA //RX_PGA +168 0x7FFF //RX_A_HP +169 0x4000 //RX_B_PE +170 0x5800 //RX_THR_PITCH_DET_0 +171 0x5000 //RX_THR_PITCH_DET_1 +172 0x4000 //RX_THR_PITCH_DET_2 +173 0x0008 //RX_PITCH_BFR_LEN +174 0x0003 //RX_SBD_PITCH_DET +175 0x0100 //RX_PP_RESRV_0 +176 0x0020 //RX_PP_RESRV_1 +177 0x0600 //RX_N_SN_EST +178 0x000C //RX_N2_SN_EST +179 0x000F //RX_NS_LVL_CTRL +180 0xF800 //RX_THR_SN_EST +181 0x7E00 //RX_LAMBDA_PFILT +182 0x000A //RX_FENS_RESRV_0 +183 0x0190 //RX_FENS_RESRV_1 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +187 0x0002 //RX_EXTRA_NS_L +188 0x0800 //RX_EXTRA_NS_A +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +192 0x199A //RX_A_POST_FLT +193 0x0000 //RX_LMT_THRD +194 0x4000 //RX_LMT_ALPHA +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +268 0x0002 //RX_FILTINDX +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +282 0x7C00 //RX_LAMBDA_PKA_FP +283 0x13E0 //RX_TPKA_FP +284 0x0080 //RX_MIN_G_FP +285 0x2000 //RX_MAX_G_FP +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +288 0x0000 //RX_MAXLEVEL_CNG +289 0x3000 //RX_BWE_UV_TH +290 0x3000 //RX_BWE_UV_TH2 +291 0x1800 //RX_BWE_UV_TH3 +292 0x1000 //RX_BWE_V_TH +293 0x04CD //RX_BWE_GAIN1_V_TH1 +294 0x0F33 //RX_BWE_GAIN1_V_TH2 +295 0x7333 //RX_BWE_UV_EQ +296 0x199A //RX_BWE_V_EQ +297 0x7333 //RX_BWE_TONE_TH +298 0x0004 //RX_BWE_UV_HOLD_T +299 0x6CCD //RX_BWE_GAIN2_ALPHA +300 0x799A //RX_BWE_GAIN3_ALPHA +301 0x001E //RX_BWE_CUTOFF +302 0x3000 //RX_BWE_GAINFILL +303 0x3200 //RX_BWE_MAXTH_TONE +304 0x2000 //RX_BWE_EQ_0 +305 0x2000 //RX_BWE_EQ_1 +306 0x2000 //RX_BWE_EQ_2 +307 0x2000 //RX_BWE_EQ_3 +308 0x2000 //RX_BWE_EQ_4 +309 0x2000 //RX_BWE_EQ_5 +310 0x2000 //RX_BWE_EQ_6 +311 0x0000 //RX_BWE_RESRV_0 +312 0x0000 //RX_BWE_RESRV_1 +313 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x000A //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0010 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x001B //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0032 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0047 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0076 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 + +#CASE_NAME HANDSET-HANDSET-TMOBILE_US-FB +#PARAM_MODE FULL +#PARAM_TYPE TX+2RX +#TOTAL_CUSTOM_STEP 7+7 +#TX +0 0x0000 //TX_OPERATION_MODE_0 +1 0x0000 //TX_OPERATION_MODE_1 +2 0x0026 //TX_PATCH_REG +3 0x6B7E //TX_SENDFUNC_MODE_0 +4 0x0001 //TX_SENDFUNC_MODE_1 +5 0x0002 //TX_NUM_MIC +6 0x0004 //TX_SAMPLINGFREQ_SIG +7 0x0004 //TX_SAMPLINGFREQ_PROC +8 0x000A //TX_FRAME_SZ_SIG +9 0x000A //TX_FRAME_SZ +10 0x0000 //TX_DELAY_OPT +11 0x0028 //TX_MAX_TAIL_LENGTH +12 0x0001 //TX_NUM_LOUTCHN +13 0x0001 //TX_MAXNUM_AECREF +14 0x0000 //TX_DBG_FUNC_REG +15 0x0000 //TX_DBG_FUNC_REG1 +16 0x0000 //TX_SYS_RESRV_0 +17 0x0000 //TX_SYS_RESRV_1 +18 0x0000 //TX_SYS_RESRV_2 +19 0x0000 //TX_SYS_RESRV_3 +20 0x0000 //TX_DIST2REF0 +21 0x00A3 //TX_DIST2REF1 +22 0x0000 //TX_DIST2REF_02 +23 0x0000 //TX_DIST2REF_03 +24 0x0000 //TX_DIST2REF_04 +25 0x0000 //TX_DIST2REF_05 +26 0x0000 //TX_MMIC +27 0x1000 //TX_PGA_0 +28 0x1000 //TX_PGA_1 +29 0x1000 //TX_PGA_2 +30 0x0000 //TX_PGA_3 +31 0x0000 //TX_PGA_4 +32 0x0000 //TX_PGA_5 +33 0x0000 //TX_MIC_PAIRS +34 0x0000 //TX_MIC_PAIRS_HS +35 0x0002 //TX_MICS_FOR_BF +36 0x0000 //TX_MIC_PAIRS_FORL1 +37 0x0002 //TX_MICS_OF_PAIR0 +38 0x0002 //TX_MICS_OF_PAIR1 +39 0x0002 //TX_MICS_OF_PAIR2 +40 0x0002 //TX_MICS_OF_PAIR3 +41 0x0000 //TX_MIC_DATA_SRC0 +42 0x0002 //TX_MIC_DATA_SRC1 +43 0x0001 //TX_MIC_DATA_SRC2 +44 0x0000 //TX_MIC_DATA_SRC3 +45 0x0000 //TX_MIC_PAIR_CH_04 +46 0x0000 //TX_MIC_PAIR_CH_05 +47 0x0000 //TX_MIC_PAIR_CH_10 +48 0x0000 //TX_MIC_PAIR_CH_11 +49 0x0000 //TX_MIC_PAIR_CH_12 +50 0x0000 //TX_MIC_PAIR_CH_13 +51 0x0000 //TX_MIC_PAIR_CH_14 +52 0x05DC //TX_HD_BIN_MASK +53 0x0010 //TX_HD_SUBAND_MASK +54 0x19A1 //TX_HD_FRAME_AVG_MASK +55 0x0320 //TX_HD_MIN_FRQ +56 0x1000 //TX_HD_ALPHA_PSD +57 0x1100 //TX_T_PHPR1 +58 0x0000 //TX_T_PHPR2 +59 0x0000 //TX_T_PTPR +60 0x0000 //TX_T_PNPR +61 0x0000 //TX_T_PAPR1 +62 0xEE6C //TX_T_PSDVAT +63 0x0800 //TX_CNT +64 0x4000 //TX_ANTI_HOWL_GAIN +65 0x0001 //TX_MICFORBFMARK_0 +66 0x0001 //TX_MICFORBFMARK_1 +67 0x0001 //TX_MICFORBFMARK_2 +68 0x0001 //TX_MICFORBFMARK_3 +69 0x0001 //TX_MICFORBFMARK_4 +70 0x0001 //TX_MICFORBFMARK_5 +71 0x0000 //TX_DIST2REF_10 +72 0x3A66 //TX_DIST2REF_11 +73 0x0000 //TX_DIST2REF2 +74 0x0000 //TX_DIST2REF_13 +75 0x0000 //TX_DIST2REF_14 +76 0x0000 //TX_DIST2REF_15 +77 0x0000 //TX_DIST2REF_20 +78 0x0000 //TX_DIST2REF_21 +79 0x0000 //TX_DIST2REF_22 +80 0x0000 //TX_DIST2REF_23 +81 0x0000 //TX_DIST2REF_24 +82 0x0000 //TX_DIST2REF_25 +83 0x0000 //TX_DIST2REF_30 +84 0x0000 //TX_DIST2REF_31 +85 0x0000 //TX_DIST2REF_32 +86 0x0000 //TX_DIST2REF_33 +87 0x0000 //TX_DIST2REF_34 +88 0x0000 //TX_DIST2REF_35 +89 0x0000 //TX_MIC_LOC_00 +90 0x0000 //TX_MIC_LOC_01 +91 0x0000 //TX_MIC_LOC_02 +92 0x0000 //TX_MIC_LOC_03 +93 0x0000 //TX_MIC_LOC_04 +94 0x0000 //TX_MIC_LOC_05 +95 0x0000 //TX_MIC_LOC_10 +96 0x0000 //TX_MIC_LOC_11 +97 0x0000 //TX_MIC_LOC_12 +98 0x0000 //TX_MIC_LOC_13 +99 0x0000 //TX_MIC_LOC_14 +100 0x0000 //TX_MIC_LOC_15 +101 0x0000 //TX_MIC_LOC_20 +102 0x0000 //TX_MIC_LOC_21 +103 0x0000 //TX_MIC_LOC_22 +104 0x0000 //TX_MIC_LOC_23 +105 0x0000 //TX_MIC_LOC_24 +106 0x0000 //TX_MIC_LOC_25 +107 0x0200 //TX_MIC_REFBLK_VOLUME +108 0x0AAC //TX_MIC_BLOCK_VOLUME +109 0x0000 //TX_INVERSE_MASK +110 0x0000 //TX_ADCS_MASK +111 0x04D0 //TX_ADCS_GAIN +112 0x4000 //TX_NFC_GAINFAC +113 0x0000 //TX_MAINMIC_BLKFACTOR +114 0x0000 //TX_REFMIC_BLKFACTOR +115 0x0000 //TX_BLMIC_BLKFACTOR +116 0x0000 //TX_BRMIC_BLKFACTOR +117 0x0031 //TX_MICBLK_START_BIN +118 0x0060 //TX_MICBLK_END_BIN +119 0x0015 //TX_MICBLK_FE_HOLD +120 0xFFF2 //TX_MICBLK_MR_EXP_TH +121 0xFFF2 //TX_MICBLK_LR_EXP_TH +122 0x0000 //TX_FENE_HOLD +123 0x4000 //TX_FE_ENER_TH_MTS +124 0x0004 //TX_FE_ENER_TH_EXP +125 0x6000 //TX_C_POST_FLT_MIC_MAINBLK +126 0x6000 //TX_C_POST_FLT_MIC_REFBLK +127 0x0010 //TX_MIC_BLOCK_N +128 0x7E56 //TX_A_HP +129 0x4000 //TX_B_PE +130 0x1800 //TX_THR_PITCH_DET_0 +131 0x1000 //TX_THR_PITCH_DET_1 +132 0x0800 //TX_THR_PITCH_DET_2 +133 0x0008 //TX_PITCH_BFR_LEN +134 0x0003 //TX_SBD_PITCH_DET +135 0x0050 //TX_TD_AEC_L +136 0x4000 //TX_MU0_UNP_TD_AEC +137 0x1000 //TX_MU0_PTD_TD_AEC +138 0x0000 //TX_PP_RESRV_0 +139 0x2A94 //TX_PP_RESRV_1 +140 0x55F0 //TX_PP_RESRV_2 +141 0x0000 //TX_PP_RESRV_3 +142 0x0000 //TX_PP_RESRV_4 +143 0x0000 //TX_PP_RESRV_5 +144 0x0000 //TX_PP_RESRV_6 +145 0x0000 //TX_PP_RESRV_7 +146 0x0028 //TX_TAIL_LENGTH +147 0x0080 //TX_AEC_REF_GAIN_0 +148 0x0800 //TX_AEC_REF_GAIN_1 +149 0x0800 //TX_AEC_REF_GAIN_2 +150 0x7900 //TX_EAD_THR +151 0x2000 //TX_THR_RE_EST +152 0x0400 //TX_MIN_EQ_RE_EST_0 +153 0x0400 //TX_MIN_EQ_RE_EST_1 +154 0x0800 //TX_MIN_EQ_RE_EST_2 +155 0x0800 //TX_MIN_EQ_RE_EST_3 +156 0x1000 //TX_MIN_EQ_RE_EST_4 +157 0x1000 //TX_MIN_EQ_RE_EST_5 +158 0x1000 //TX_MIN_EQ_RE_EST_6 +159 0x1000 //TX_MIN_EQ_RE_EST_7 +160 0x1000 //TX_MIN_EQ_RE_EST_8 +161 0x1000 //TX_MIN_EQ_RE_EST_9 +162 0x1000 //TX_MIN_EQ_RE_EST_10 +163 0x1000 //TX_MIN_EQ_RE_EST_11 +164 0x1000 //TX_MIN_EQ_RE_EST_12 +165 0x3000 //TX_LAMBDA_RE_EST +166 0x1000 //TX_LAMBDA_CB_NLE +167 0x1800 //TX_C_POST_FLT +168 0x4000 //TX_GAIN_NP +169 0x003C //TX_SE_HOLD_N +170 0x0046 //TX_DT_HOLD_N +171 0x03E8 //TX_DT2_HOLD_N +172 0x6666 //TX_AEC_RESRV_0 +173 0x0000 //TX_AEC_RESRV_1 +174 0x0014 //TX_AEC_RESRV_2 +175 0x0000 //TX_MIC_DELAY_LENGTH +176 0x0000 //TX_REF_DELAY_LENGTH +177 0x0000 //TX_ADD_LINEIN_GAINL +178 0x0000 //TX_ADD_LINEIN_GAINH +179 0x0000 //TX_MIN_EQ_RE_EST_14 +180 0x0000 //TX_DTD_THR1_8 +181 0x7FFF //TX_DTD_THR2_8 +182 0x0000 //TX_DTD_MIC_BLK2 +183 0x0008 //TX_FRQ_LIN_LEN +184 0x7FFF //TX_FRQ_AEC_LEN_RHO +185 0x6000 //TX_MU0_UNP_FRQ_AEC +186 0x4000 //TX_MU0_PTD_FRQ_AEC +187 0x000A //TX_MINENOISETH +188 0x0800 //TX_MU0_RE_EST +189 0x0001 //TX_AEC_NUM_CH +190 0x0000 //TX_BIGECHOATTENUATION_MAX +191 0x2000 //TX_A_POST_FLT_MICBLK +192 0x0000 //TX_BLKENERTH +193 0x0000 //TX_BLKENERHIGHTH +194 0x0000 //TX_NORMENERTH +195 0x0000 //TX_NORMENERHIGHTH +196 0x0000 //TX_NORMENERHIGHTHL +197 0x7000 //TX_DTD_THR1_0 +198 0x7000 //TX_DTD_THR1_1 +199 0x7000 //TX_DTD_THR1_2 +200 0x7F00 //TX_DTD_THR1_3 +201 0x7F00 //TX_DTD_THR1_4 +202 0x7F00 //TX_DTD_THR1_5 +203 0x7F00 //TX_DTD_THR1_6 +204 0x2000 //TX_DTD_THR2_0 +205 0x2000 //TX_DTD_THR2_1 +206 0x2000 //TX_DTD_THR2_2 +207 0x1000 //TX_DTD_THR2_3 +208 0x1000 //TX_DTD_THR2_4 +209 0x1000 //TX_DTD_THR2_5 +210 0x1000 //TX_DTD_THR2_6 +211 0x6000 //TX_DTD_THR3 +212 0x0177 //TX_SPK_CUT_K +213 0x1B58 //TX_DT_CUT_K +214 0x0100 //TX_DT_CUT_THR +215 0x04EB //TX_COMFORT_G +216 0x01F4 //TX_POWER_YOUT_TH +217 0x4000 //TX_FDPFGAINECHO +218 0x0000 //TX_DTD_HD_THR +219 0x0000 //TX_SPK_CUT_K_S +220 0x0000 //TX_DTD_MIC_BLK +221 0x0400 //TX_ADPT_STRICT_L +222 0x0200 //TX_ADPT_STRICT_H +223 0x0C00 //TX_RATIO_DT_L_TH_LOW +224 0x2000 //TX_RATIO_DT_H_TH_LOW +225 0x1800 //TX_RATIO_DT_L_TH_HIGH +226 0x3000 //TX_RATIO_DT_H_TH_HIGH +227 0x0A00 //TX_RATIO_DT_L0_TH +228 0x7000 //TX_B_POST_FILT_ECHO_L +229 0x7FFF //TX_B_POST_FILT_ECHO_H +230 0x0200 //TX_MIN_G_CTRL_ECHO +231 0x7FFF //TX_B_LESSCUT_RTO_ECHO +232 0x0000 //TX_EPD_OFFSET_00 +233 0x0000 //TX_EPD_OFFST_01 +234 0x1388 //TX_RATIO_DT_L0_TH_HIGH +235 0x3A98 //TX_RATIO_DT_H_TH_CUT +236 0x7FFF //TX_MIN_EQ_RE_EST_13 +237 0x0000 //TX_DTD_THR1_7 +238 0x0000 //TX_DTD_THR2_7 +239 0x0800 //TX_DT_RESRV_7 +240 0x0800 //TX_DT_RESRV_8 +241 0x0000 //TX_DT_RESRV_9 +242 0xF600 //TX_THR_SN_EST_0 +243 0xFA00 //TX_THR_SN_EST_1 +244 0xFA00 //TX_THR_SN_EST_2 +245 0xF800 //TX_THR_SN_EST_3 +246 0xF800 //TX_THR_SN_EST_4 +247 0xF800 //TX_THR_SN_EST_5 +248 0xF800 //TX_THR_SN_EST_6 +249 0xF700 //TX_THR_SN_EST_7 +250 0x0000 //TX_DELTA_THR_SN_EST_0 +251 0x0200 //TX_DELTA_THR_SN_EST_1 +252 0x0200 //TX_DELTA_THR_SN_EST_2 +253 0x0200 //TX_DELTA_THR_SN_EST_3 +254 0x0100 //TX_DELTA_THR_SN_EST_4 +255 0x0200 //TX_DELTA_THR_SN_EST_5 +256 0x0100 //TX_DELTA_THR_SN_EST_6 +257 0x0200 //TX_DELTA_THR_SN_EST_7 +258 0x4000 //TX_LAMBDA_NN_EST_0 +259 0x4000 //TX_LAMBDA_NN_EST_1 +260 0x4000 //TX_LAMBDA_NN_EST_2 +261 0x4000 //TX_LAMBDA_NN_EST_3 +262 0x4000 //TX_LAMBDA_NN_EST_4 +263 0x4000 //TX_LAMBDA_NN_EST_5 +264 0x4000 //TX_LAMBDA_NN_EST_6 +265 0x4000 //TX_LAMBDA_NN_EST_7 +266 0x0400 //TX_N_SN_EST +267 0x001E //TX_INBEAM_T +268 0x0041 //TX_INBEAMHOLDT +269 0x2000 //TX_G_STRICT +270 0x2000 //TX_EQ_THR_BF +271 0x799A //TX_LAMBDA_EQ_BF +272 0x1000 //TX_NE_RTO_TH +273 0x1000 //TX_NE_RTO_TH_L +274 0x1000 //TX_MAINREFRTOH_TH_H +275 0x0600 //TX_MAINREFRTOH_TH_L +276 0x2000 //TX_MAINREFRTO_TH_H +277 0x1400 //TX_MAINREFRTO_TH_L +278 0x0000 //TX_MAINREFRTO_TH_EQ +279 0x1000 //TX_B_POST_FLT_0 +280 0x2000 //TX_B_POST_FLT_1 +281 0x0014 //TX_NS_LVL_CTRL_0 +282 0x0016 //TX_NS_LVL_CTRL_1 +283 0x0016 //TX_NS_LVL_CTRL_2 +284 0x0018 //TX_NS_LVL_CTRL_3 +285 0x0016 //TX_NS_LVL_CTRL_4 +286 0x0012 //TX_NS_LVL_CTRL_5 +287 0x0016 //TX_NS_LVL_CTRL_6 +288 0x0017 //TX_NS_LVL_CTRL_7 +289 0x000E //TX_MIN_GAIN_S_0 +290 0x0007 //TX_MIN_GAIN_S_1 +291 0x0012 //TX_MIN_GAIN_S_2 +292 0x0010 //TX_MIN_GAIN_S_3 +293 0x0012 //TX_MIN_GAIN_S_4 +294 0x0012 //TX_MIN_GAIN_S_5 +295 0x0012 //TX_MIN_GAIN_S_6 +296 0x0012 //TX_MIN_GAIN_S_7 +297 0x6000 //TX_NMOS_SUP +298 0x0000 //TX_NS_MAX_PRI_SNR_TH +299 0x0000 //TX_NMOS_SUP_MENSA +300 0x7FFF //TX_SNRI_SUP_0 +301 0x6000 //TX_SNRI_SUP_1 +302 0x6000 //TX_SNRI_SUP_2 +303 0x6000 //TX_SNRI_SUP_3 +304 0x6000 //TX_SNRI_SUP_4 +305 0x6000 //TX_SNRI_SUP_5 +306 0x6000 //TX_SNRI_SUP_6 +307 0x6000 //TX_SNRI_SUP_7 +308 0x6000 //TX_THR_LFNS +309 0x0017 //TX_G_LFNS +310 0x09C4 //TX_GAIN0_NTH +311 0x000A //TX_MUSIC_MORENS +312 0x7FFF //TX_A_POST_FILT_0 +313 0x2000 //TX_A_POST_FILT_1 +314 0x4000 //TX_A_POST_FILT_S_0 +315 0x4000 //TX_A_POST_FILT_S_1 +316 0x4000 //TX_A_POST_FILT_S_2 +317 0x4000 //TX_A_POST_FILT_S_3 +318 0x4000 //TX_A_POST_FILT_S_4 +319 0x4000 //TX_A_POST_FILT_S_5 +320 0x5000 //TX_A_POST_FILT_S_6 +321 0x7000 //TX_A_POST_FILT_S_7 +322 0x1000 //TX_B_POST_FILT_0 +323 0x2000 //TX_B_POST_FILT_1 +324 0x2000 //TX_B_POST_FILT_2 +325 0x2000 //TX_B_POST_FILT_3 +326 0x2000 //TX_B_POST_FILT_4 +327 0x2000 //TX_B_POST_FILT_5 +328 0x3000 //TX_B_POST_FILT_6 +329 0x3000 //TX_B_POST_FILT_7 +330 0x1000 //TX_B_LESSCUT_RTO_S_0 +331 0x1000 //TX_B_LESSCUT_RTO_S_1 +332 0x1000 //TX_B_LESSCUT_RTO_S_2 +333 0x1000 //TX_B_LESSCUT_RTO_S_3 +334 0x1000 //TX_B_LESSCUT_RTO_S_4 +335 0x1000 //TX_B_LESSCUT_RTO_S_5 +336 0x1000 //TX_B_LESSCUT_RTO_S_6 +337 0x1000 //TX_B_LESSCUT_RTO_S_7 +338 0x7E14 //TX_LAMBDA_PFILT +339 0x7C29 //TX_LAMBDA_PFILT_S_0 +340 0x7C29 //TX_LAMBDA_PFILT_S_1 +341 0x7C29 //TX_LAMBDA_PFILT_S_2 +342 0x7C29 //TX_LAMBDA_PFILT_S_3 +343 0x7C29 //TX_LAMBDA_PFILT_S_4 +344 0x7C29 //TX_LAMBDA_PFILT_S_5 +345 0x7C29 //TX_LAMBDA_PFILT_S_6 +346 0x7C29 //TX_LAMBDA_PFILT_S_7 +347 0x07D0 //TX_K_PEPPER +348 0x0800 //TX_A_PEPPER +349 0x1D4C //TX_K_PEPPER_HF +350 0x0400 //TX_A_PEPPER_HF +351 0x0001 //TX_HMNC_BST_FLG +352 0x4000 //TX_HMNC_BST_THR +353 0x0800 //TX_DT_BINVAD_TH_0 +354 0x0800 //TX_DT_BINVAD_TH_1 +355 0x0800 //TX_DT_BINVAD_TH_2 +356 0x0800 //TX_DT_BINVAD_TH_3 +357 0x0000 //TX_DT_BINVAD_ENDF +358 0x1000 //TX_C_POST_FLT_DT +359 0x7FFF //TX_NS_B_POST_FLT_LESSCUT +360 0x0100 //TX_DT_BOOST +361 0x0000 //TX_BF_SGRAD_FLG +362 0x0005 //TX_BF_DVG_TH +363 0x001E //TX_SN_C_F +364 0x0000 //TX_K_APT +365 0x0001 //TX_NOISEDET +366 0x0190 //TX_NDETCT +367 0x000A //TX_NOISE_TH_0 +368 0x1B58 //TX_NOISE_TH_0_2 +369 0x2134 //TX_NOISE_TH_0_3 +370 0x00C6 //TX_NOISE_TH_1 +371 0x0DAC //TX_NOISE_TH_2 +372 0x2EE0 //TX_NOISE_TH_3 +373 0x47E0 //TX_NOISE_TH_4 +374 0x57E4 //TX_NOISE_TH_5 +375 0x4BD6 //TX_NOISE_TH_5_2 +376 0x0001 //TX_NOISE_TH_5_3 +377 0x4E20 //TX_NOISE_TH_5_4 +378 0x39DF //TX_NOISE_TH_6 +379 0x0014 //TX_MINENOISE_TH +380 0xD508 //TX_MORENS_TFMASK_TH +381 0x0001 //TX_DRC_QUIET_FLOOR +382 0x6D60 //TX_RATIODTL_CUT_TH +383 0x1482 //TX_DT_CUT_K1 +384 0x00A5 //TX_OUT_ENER_S_TH_CLEAN +385 0x00A5 //TX_OUT_ENER_S_TH_LESSCLEAN +386 0x00A5 //TX_OUT_ENER_S_TH_NOISY +387 0x0029 //TX_OUT_ENER_TH_NOISE +388 0x0200 //TX_OUT_ENER_TH_SPEECH +389 0x2000 //TX_SN_NPB_GAIN +390 0x0000 //TX_NN_NPB_GAIN +391 0x3000 //TX_POST_MASK_SUP_HSNE +392 0x07D0 //TX_TAIL_DET_TH +393 0x4000 //TX_B_LESSCUT_RTO_WTA +394 0x0000 //TX_MEL_G_R +395 0x0080 //TX_SUPHIGH_TH +396 0x0000 //TX_MASK_G_R +397 0x0002 //TX_EXTRA_NS_L +398 0x1800 //TX_C_POST_FLT_MASK +399 0x7FFF //TX_A_POST_FLT_WNS +400 0x0148 //TX_MIN_G_LOW300HZ +401 0x0004 //TX_MAXLEVEL_CNG +402 0x00B4 //TX_STN_NOISE_TH +403 0x4000 //TX_POST_MASK_SUP +404 0x7FFF //TX_POST_MASK_ADJUST +405 0x00C8 //TX_NS_ENOISE_MIC0_TH +406 0x0014 //TX_MINENOISE_MIC0_TH +407 0x012C //TX_MINENOISE_MIC0_S_TH +408 0x2900 //TX_MIN_G_CTRL_SSNS +409 0x0800 //TX_METAL_RTO_THR +410 0x0FA0 //TX_NS_FP_K_METAL +411 0x3A98 //TX_NOISEDET_BOOST_TH +412 0x0FA0 //TX_NSMOOTH_TH +413 0x0000 //TX_NS_RESRV_8 +414 0x1800 //TX_RHO_UPB +415 0x2328 //TX_N_HOLD_HS +416 0x006E //TX_N_RHO_BFR0 +417 0x7FFF //TX_LAMBDA_ARSP_EST +418 0x0100 //TX_EXTRA_GAIN_MICBLOCK +419 0x0333 //TX_THR_STD_NSR +420 0x019A //TX_THR_STD_PLH +421 0x03E8 //TX_N_HOLD_STD +422 0x0066 //TX_THR_STD_RHO +423 0x2800 //TX_BF_RESET_THR_HS +424 0x0CCD //TX_SB_RTO_MEAN_TH +425 0x0300 //TX_SB_RHO_MEAN_TH_NTALK +426 0x2000 //TX_SB_RTO_MEAN_TH_ABN +427 0x2EE0 //TX_SB_RTO_MEAN_TH_RUB +428 0x0990 //TX_WTA_EN_RTO_TH +429 0x1400 //TX_TOP_ENER_TH_F +430 0x0100 //TX_DESIRED_TALK_HOLDT +431 0x0800 //TX_MIC_BLOCK_FACTOR +432 0x0000 //TX_NSEST_BFRLRNRDC +433 0x0000 //TX_THR_POST_FLT_HS +434 0x0010 //TX_HS_VAD_BIN +435 0x2666 //TX_THR_VAD_HS +436 0x2CCD //TX_MEAN_RTO_MIN_TH2 +437 0x0032 //TX_SILENCE_T +438 0x0000 //TX_A_POST_FLT_WTA +439 0x799A //TX_LAMBDA_PFLT_WTA +440 0x051E //TX_SB_RHO_MEAN2_TH +441 0x051E //TX_SB_RHO_MEAN3_TH +442 0x0000 //TX_HS_RESRV_4 +443 0x0000 //TX_HS_RESRV_5 +444 0x0001 //TX_DOA_VAD_THR_1 +445 0x003C //TX_DOA_VAD_THR_2 +446 0x0028 //TX_DOA_VAD_THR1_0 +447 0x0028 //TX_DOA_VAD_THR1_1 +448 0x0000 //TX_SRC_DOA_RNG_LOW_0A +449 0x001E //TX_SRC_DOA_RNG_HIGH_0A +450 0x005A //TX_DFLT_SRC_DOA_0A +451 0x0000 //TX_SRC_DOA_RNG_LOW_0B +452 0x0000 //TX_SRC_DOA_RNG_HIGH_0B +453 0x0000 //TX_DFLT_SRC_DOA_0B +454 0x0000 //TX_SRC_DOA_RNG_LOW_0C +455 0x0000 //TX_SRC_DOA_RNG_HIGH_0C +456 0x0000 //TX_DFLT_SRC_DOA_0C +457 0x0000 //TX_SRC_DOA_RNG_LOW_0D +458 0x0000 //TX_SRC_DOA_RNG_HIGH_0D +459 0x0000 //TX_DFLT_SRC_DOA_0D +460 0x0000 //TX_SRC_DOA_RNG_LOW_1A +461 0x00B4 //TX_SRC_DOA_RNG_HIGH_1A +462 0x005A //TX_DFLT_SRC_DOA_1A +463 0x0000 //TX_SRC_DOA_RNG_LOW_1B +464 0x00B4 //TX_SRC_DOA_RNG_HIGH_1B +465 0x005A //TX_DFLT_SRC_DOA_1B +466 0x0000 //TX_SRC_DOA_RNG_LOW_1C +467 0x00B4 //TX_SRC_DOA_RNG_HIGH_1C +468 0x005A //TX_DFLT_SRC_DOA_1C +469 0x0000 //TX_SRC_DOA_RNG_LOW_1D +470 0x00B4 //TX_SRC_DOA_RNG_HIGH_1D +471 0x005A //TX_DFLT_SRC_DOA_1D +472 0x0100 //TX_BF_HOLDOFF_T +473 0x7FFF //TX_DOA_COST_FACTOR +474 0x0D9A //TX_MAINTOREFR_TH0 +475 0x071C //TX_DOA_TRK_THR +476 0x012C //TX_DOA_TRACK_HT +477 0x0200 //TX_N1_HOLD_HF +478 0x0100 //TX_N2_HOLD_HF +479 0x2A3D //TX_BF_RESET_THR_HF +480 0x7333 //TX_DOA_SMOOTH +481 0x0800 //TX_MU_BF +482 0x0800 //TX_BF_MU_LF_B2 +483 0x0040 //TX_BF_FC_END_BIN_B2 +484 0x0020 //TX_BF_FC_END_BIN +485 0x0000 //TX_HF_RESRV_25 +486 0x0000 //TX_HF_RESRV_26 +487 0x0007 //TX_N_DOA_SEED +488 0x0001 //TX_FINE_DOA_SEARCH_FLG +489 0x0000 //TX_HF_RESRV_27 +490 0x038E //TX_DLT_SRC_DOA_RNG +491 0x0200 //TX_BF_MU_LF +492 0x0000 //TX_DFLT_SRC_LOC_0 +493 0x7FFF //TX_DFLT_SRC_LOC_1 +494 0x0000 //TX_DFLT_SRC_LOC_2 +495 0x038E //TX_DOA_TRACK_VADTH +496 0x0000 //TX_DOA_TRACK_NEW +497 0x0300 //TX_NOR_OFF_THR +498 0x7C00 //TX_MORE_ON_700HZ_THR +499 0x2000 //TX_MU_BF_ADPT_NS +500 0x0000 //TX_ADAPT_LEN +501 0x6666 //TX_MORE_SNS +502 0x0000 //TX_NOR_OFF_TH1 +503 0x0000 //TX_WIDE_MASK_TH +504 0xD333 //TX_SUBSNRATIOHIGH4MEANBCK_THR +505 0x6000 //TX_C_POST_FLT_CUT +506 0x2000 //TX_RADIODTLV +507 0x0320 //TX_POWER_LINEIN_TH +508 0x0014 //TX_FE_VADCOUNT_TH_FC +509 0x0000 //TX_ECHO_SUPP_FC +510 0x0C80 //TX_ECHO_TH +511 0x6666 //TX_MIC_TO_BFGAIN +512 0x0000 //TX_MICTOBFGAIN0 +513 0x0000 //TX_FASTMUE_TH +514 0x2CCC //TX_DEREVERB_LF_MU +515 0x3200 //TX_DEREVERB_HF_MU +516 0x0007 //TX_DEREVERB_DELAY +517 0x0004 //TX_DEREVERB_COEF_LEN +518 0x0003 //TX_DEREVERB_DNR +519 0x0000 //TX_DEREVERB_ALPHA +520 0x0000 //TX_DEREVERB_BETA +521 0x7FFF //TX_GSC_RTOL_TH +522 0x7FFF //TX_GSC_RTOH_TH +523 0x7E2C //TX_WIDE2_MEANHTH +524 0x0000 //TX_DR_RESRV_5 +525 0x0000 //TX_DR_RESRV_6 +526 0x0000 //TX_DR_RESRV_7 +527 0x0000 //TX_DR_RESRV_8 +528 0x1333 //TX_WIND_MARK_TH +529 0x399A //TX_CORR_THR +530 0x0004 //TX_SNR_THR +531 0x0010 //TX_ENGY_THR +532 0x1770 //TX_CORR_HIGH_TH +533 0x6000 //TX_ENGY_THR_2 +534 0x3400 //TX_MEAN_RTO_THR +535 0x0028 //TX_WNS_ENOISE_MIC0_TH +536 0x3000 //TX_RATIOMICL_TH +537 0x7FFF //TX_CALIG_HS +538 0x0000 //TX_LVL_CTRL +539 0x0010 //TX_WIND_SUPRTO +540 0x0014 //TX_WNS_MIN_G +541 0x0600 //TX_WNS_B_POST_FLT +542 0x3000 //TX_RATIOMICH_TH +543 0xD120 //TX_WIND_INBEAM_L_TH +544 0x0FA0 //TX_WIND_INBEAM_H_TH +545 0x2000 //TX_WNS_RESRV_0 +546 0x59D8 //TX_WNS_RESRV_1 +547 0x0200 //TX_WNS_RESRV_2 +548 0x0000 //TX_WNS_RESRV_3 +549 0x0000 //TX_WNS_RESRV_4 +550 0x0000 //TX_WNS_RESRV_5 +551 0x0000 //TX_WNS_RESRV_6 +552 0x0000 //TX_BVE_NOISE_FLOOR_0 +553 0x0070 //TX_BVE_NOISE_FLOOR_1 +554 0x0070 //TX_BVE_NOISE_FLOOR_2 +555 0x0010 //TX_BVE_NOISE_FLOOR_3 +556 0x0070 //TX_BVE_NOISE_FLOOR_4 +557 0x00B0 //TX_BVE_NOISE_FLOOR_5 +558 0x0E66 //TX_BVE_NOISE_FLOOR_6 +559 0x0050 //TX_BVE_NOISE_FLOOR_7 +560 0x770A //TX_BVE_NOISE_FLOOR_8 +561 0x0000 //TX_BVE_NOISE_FLOOR_9 +562 0x0000 //TX_BVE_IN_N +563 0x0000 //TX_BVE_OUT_N +564 0x0000 //TX_BVE_MICALPHA_DOWN +565 0x0000 //TX_PB_RESRV_1 +566 0x0030 //TX_FDEQ_SUBNUM +567 0x4C4A //TX_FDEQ_GAIN_0 +568 0x4B4F //TX_FDEQ_GAIN_1 +569 0x504B //TX_FDEQ_GAIN_2 +570 0x4A4C //TX_FDEQ_GAIN_3 +571 0x4A49 //TX_FDEQ_GAIN_4 +572 0x4F48 //TX_FDEQ_GAIN_5 +573 0x4A4E //TX_FDEQ_GAIN_6 +574 0x534E //TX_FDEQ_GAIN_7 +575 0x494F //TX_FDEQ_GAIN_8 +576 0x5E6E //TX_FDEQ_GAIN_9 +577 0x787A //TX_FDEQ_GAIN_10 +578 0x6A58 //TX_FDEQ_GAIN_11 +579 0x5051 //TX_FDEQ_GAIN_12 +580 0x5156 //TX_FDEQ_GAIN_13 +581 0x6168 //TX_FDEQ_GAIN_14 +582 0x7678 //TX_FDEQ_GAIN_15 +583 0x7A87 //TX_FDEQ_GAIN_16 +584 0x9898 //TX_FDEQ_GAIN_17 +585 0x9898 //TX_FDEQ_GAIN_18 +586 0x9848 //TX_FDEQ_GAIN_19 +587 0x4848 //TX_FDEQ_GAIN_20 +588 0x4848 //TX_FDEQ_GAIN_21 +589 0x4848 //TX_FDEQ_GAIN_22 +590 0x4848 //TX_FDEQ_GAIN_23 +591 0x0F03 //TX_FDEQ_BIN_0 +592 0x0909 //TX_FDEQ_BIN_1 +593 0x080F //TX_FDEQ_BIN_2 +594 0x0609 //TX_FDEQ_BIN_3 +595 0x0F03 //TX_FDEQ_BIN_4 +596 0x1402 //TX_FDEQ_BIN_5 +597 0x0E13 //TX_FDEQ_BIN_6 +598 0x110F //TX_FDEQ_BIN_7 +599 0x0E0F //TX_FDEQ_BIN_8 +600 0x0E0F //TX_FDEQ_BIN_9 +601 0x080D //TX_FDEQ_BIN_10 +602 0x0F0F //TX_FDEQ_BIN_11 +603 0x0F0F //TX_FDEQ_BIN_12 +604 0x0A0F //TX_FDEQ_BIN_13 +605 0x0809 //TX_FDEQ_BIN_14 +606 0x0A0B //TX_FDEQ_BIN_15 +607 0x0C0D //TX_FDEQ_BIN_16 +608 0x0E0F //TX_FDEQ_BIN_17 +609 0x1013 //TX_FDEQ_BIN_18 +610 0x0A00 //TX_FDEQ_BIN_19 +611 0x0000 //TX_FDEQ_BIN_20 +612 0x0000 //TX_FDEQ_BIN_21 +613 0x0000 //TX_FDEQ_BIN_22 +614 0x0000 //TX_FDEQ_BIN_23 +615 0x0000 //TX_FDEQ_PADDING +616 0x0030 //TX_PREEQ_SUBNUM_MIC0 +617 0x4848 //TX_PREEQ_GAIN_MIC0_0 +618 0x4848 //TX_PREEQ_GAIN_MIC0_1 +619 0x4848 //TX_PREEQ_GAIN_MIC0_2 +620 0x4848 //TX_PREEQ_GAIN_MIC0_3 +621 0x4848 //TX_PREEQ_GAIN_MIC0_4 +622 0x4848 //TX_PREEQ_GAIN_MIC0_5 +623 0x4848 //TX_PREEQ_GAIN_MIC0_6 +624 0x4848 //TX_PREEQ_GAIN_MIC0_7 +625 0x4848 //TX_PREEQ_GAIN_MIC0_8 +626 0x4848 //TX_PREEQ_GAIN_MIC0_9 +627 0x4848 //TX_PREEQ_GAIN_MIC0_10 +628 0x4848 //TX_PREEQ_GAIN_MIC0_11 +629 0x4848 //TX_PREEQ_GAIN_MIC0_12 +630 0x4848 //TX_PREEQ_GAIN_MIC0_13 +631 0x4848 //TX_PREEQ_GAIN_MIC0_14 +632 0x4848 //TX_PREEQ_GAIN_MIC0_15 +633 0x4848 //TX_PREEQ_GAIN_MIC0_16 +634 0x4848 //TX_PREEQ_GAIN_MIC0_17 +635 0x4848 //TX_PREEQ_GAIN_MIC0_18 +636 0x4848 //TX_PREEQ_GAIN_MIC0_19 +637 0x4848 //TX_PREEQ_GAIN_MIC0_20 +638 0x4848 //TX_PREEQ_GAIN_MIC0_21 +639 0x4848 //TX_PREEQ_GAIN_MIC0_22 +640 0x4848 //TX_PREEQ_GAIN_MIC0_23 +641 0x1812 //TX_PREEQ_BIN_MIC0_0 +642 0x0A0A //TX_PREEQ_BIN_MIC0_1 +643 0x0808 //TX_PREEQ_BIN_MIC0_2 +644 0x080A //TX_PREEQ_BIN_MIC0_3 +645 0x0B09 //TX_PREEQ_BIN_MIC0_4 +646 0x0A06 //TX_PREEQ_BIN_MIC0_5 +647 0x0606 //TX_PREEQ_BIN_MIC0_6 +648 0x0605 //TX_PREEQ_BIN_MIC0_7 +649 0x050A //TX_PREEQ_BIN_MIC0_8 +650 0x1505 //TX_PREEQ_BIN_MIC0_9 +651 0x0506 //TX_PREEQ_BIN_MIC0_10 +652 0x0615 //TX_PREEQ_BIN_MIC0_11 +653 0x1516 //TX_PREEQ_BIN_MIC0_12 +654 0x2021 //TX_PREEQ_BIN_MIC0_13 +655 0x2021 //TX_PREEQ_BIN_MIC0_14 +656 0x2021 //TX_PREEQ_BIN_MIC0_15 +657 0x0800 //TX_PREEQ_BIN_MIC0_16 +658 0x0000 //TX_PREEQ_BIN_MIC0_17 +659 0x0000 //TX_PREEQ_BIN_MIC0_18 +660 0x0000 //TX_PREEQ_BIN_MIC0_19 +661 0x0000 //TX_PREEQ_BIN_MIC0_20 +662 0x0000 //TX_PREEQ_BIN_MIC0_21 +663 0x0000 //TX_PREEQ_BIN_MIC0_22 +664 0x0000 //TX_PREEQ_BIN_MIC0_23 +665 0x0030 //TX_PREEQ_SUBNUM_MIC1 +666 0x4848 //TX_PREEQ_GAIN_MIC1_0 +667 0x4848 //TX_PREEQ_GAIN_MIC1_1 +668 0x4848 //TX_PREEQ_GAIN_MIC1_2 +669 0x4848 //TX_PREEQ_GAIN_MIC1_3 +670 0x4848 //TX_PREEQ_GAIN_MIC1_4 +671 0x4848 //TX_PREEQ_GAIN_MIC1_5 +672 0x4A4C //TX_PREEQ_GAIN_MIC1_6 +673 0x4E50 //TX_PREEQ_GAIN_MIC1_7 +674 0x5456 //TX_PREEQ_GAIN_MIC1_8 +675 0x585C //TX_PREEQ_GAIN_MIC1_9 +676 0x5C64 //TX_PREEQ_GAIN_MIC1_10 +677 0x7478 //TX_PREEQ_GAIN_MIC1_11 +678 0x705C //TX_PREEQ_GAIN_MIC1_12 +679 0x4838 //TX_PREEQ_GAIN_MIC1_13 +680 0x3C70 //TX_PREEQ_GAIN_MIC1_14 +681 0x4848 //TX_PREEQ_GAIN_MIC1_15 +682 0x4848 //TX_PREEQ_GAIN_MIC1_16 +683 0x4848 //TX_PREEQ_GAIN_MIC1_17 +684 0x4848 //TX_PREEQ_GAIN_MIC1_18 +685 0x4848 //TX_PREEQ_GAIN_MIC1_19 +686 0x4848 //TX_PREEQ_GAIN_MIC1_20 +687 0x4848 //TX_PREEQ_GAIN_MIC1_21 +688 0x4848 //TX_PREEQ_GAIN_MIC1_22 +689 0x4848 //TX_PREEQ_GAIN_MIC1_23 +690 0x0202 //TX_PREEQ_BIN_MIC1_0 +691 0x0203 //TX_PREEQ_BIN_MIC1_1 +692 0x0303 //TX_PREEQ_BIN_MIC1_2 +693 0x0304 //TX_PREEQ_BIN_MIC1_3 +694 0x0405 //TX_PREEQ_BIN_MIC1_4 +695 0x0506 //TX_PREEQ_BIN_MIC1_5 +696 0x0708 //TX_PREEQ_BIN_MIC1_6 +697 0x0909 //TX_PREEQ_BIN_MIC1_7 +698 0x090B //TX_PREEQ_BIN_MIC1_8 +699 0x0C10 //TX_PREEQ_BIN_MIC1_9 +700 0x1013 //TX_PREEQ_BIN_MIC1_10 +701 0x1414 //TX_PREEQ_BIN_MIC1_11 +702 0x1414 //TX_PREEQ_BIN_MIC1_12 +703 0x1C1E //TX_PREEQ_BIN_MIC1_13 +704 0x1E28 //TX_PREEQ_BIN_MIC1_14 +705 0x462C //TX_PREEQ_BIN_MIC1_15 +706 0x0000 //TX_PREEQ_BIN_MIC1_16 +707 0x0000 //TX_PREEQ_BIN_MIC1_17 +708 0x0000 //TX_PREEQ_BIN_MIC1_18 +709 0x0000 //TX_PREEQ_BIN_MIC1_19 +710 0x0000 //TX_PREEQ_BIN_MIC1_20 +711 0x0000 //TX_PREEQ_BIN_MIC1_21 +712 0x0000 //TX_PREEQ_BIN_MIC1_22 +713 0x0000 //TX_PREEQ_BIN_MIC1_23 +714 0x0030 //TX_PREEQ_SUBNUM_MIC2 +715 0x4848 //TX_PREEQ_GAIN_MIC2_0 +716 0x4848 //TX_PREEQ_GAIN_MIC2_1 +717 0x4848 //TX_PREEQ_GAIN_MIC2_2 +718 0x4848 //TX_PREEQ_GAIN_MIC2_3 +719 0x4848 //TX_PREEQ_GAIN_MIC2_4 +720 0x4848 //TX_PREEQ_GAIN_MIC2_5 +721 0x4848 //TX_PREEQ_GAIN_MIC2_6 +722 0x4848 //TX_PREEQ_GAIN_MIC2_7 +723 0x4848 //TX_PREEQ_GAIN_MIC2_8 +724 0x4848 //TX_PREEQ_GAIN_MIC2_9 +725 0x4848 //TX_PREEQ_GAIN_MIC2_10 +726 0x4848 //TX_PREEQ_GAIN_MIC2_11 +727 0x4848 //TX_PREEQ_GAIN_MIC2_12 +728 0x4848 //TX_PREEQ_GAIN_MIC2_13 +729 0x4848 //TX_PREEQ_GAIN_MIC2_14 +730 0x4848 //TX_PREEQ_GAIN_MIC2_15 +731 0x4848 //TX_PREEQ_GAIN_MIC2_16 +732 0x4848 //TX_PREEQ_GAIN_MIC2_17 +733 0x4848 //TX_PREEQ_GAIN_MIC2_18 +734 0x4848 //TX_PREEQ_GAIN_MIC2_19 +735 0x4848 //TX_PREEQ_GAIN_MIC2_20 +736 0x4848 //TX_PREEQ_GAIN_MIC2_21 +737 0x4848 //TX_PREEQ_GAIN_MIC2_22 +738 0x4848 //TX_PREEQ_GAIN_MIC2_23 +739 0x0E10 //TX_PREEQ_BIN_MIC2_0 +740 0x1010 //TX_PREEQ_BIN_MIC2_1 +741 0x1010 //TX_PREEQ_BIN_MIC2_2 +742 0x1010 //TX_PREEQ_BIN_MIC2_3 +743 0x1010 //TX_PREEQ_BIN_MIC2_4 +744 0x1010 //TX_PREEQ_BIN_MIC2_5 +745 0x1010 //TX_PREEQ_BIN_MIC2_6 +746 0x1010 //TX_PREEQ_BIN_MIC2_7 +747 0x1010 //TX_PREEQ_BIN_MIC2_8 +748 0x1010 //TX_PREEQ_BIN_MIC2_9 +749 0x1010 //TX_PREEQ_BIN_MIC2_10 +750 0x1010 //TX_PREEQ_BIN_MIC2_11 +751 0x1010 //TX_PREEQ_BIN_MIC2_12 +752 0x1010 //TX_PREEQ_BIN_MIC2_13 +753 0x1010 //TX_PREEQ_BIN_MIC2_14 +754 0x0200 //TX_PREEQ_BIN_MIC2_15 +755 0x0000 //TX_PREEQ_BIN_MIC2_16 +756 0x0000 //TX_PREEQ_BIN_MIC2_17 +757 0x0000 //TX_PREEQ_BIN_MIC2_18 +758 0x0000 //TX_PREEQ_BIN_MIC2_19 +759 0x0000 //TX_PREEQ_BIN_MIC2_20 +760 0x0000 //TX_PREEQ_BIN_MIC2_21 +761 0x0000 //TX_PREEQ_BIN_MIC2_22 +762 0x0000 //TX_PREEQ_BIN_MIC2_23 +763 0x0006 //TX_MASKING_ABILITY +764 0x2000 //TX_NND_WEIGHT +765 0x0060 //TX_MIC_CALIBRATION_0 +766 0x0060 //TX_MIC_CALIBRATION_1 +767 0x0070 //TX_MIC_CALIBRATION_2 +768 0x0070 //TX_MIC_CALIBRATION_3 +769 0x0050 //TX_MIC_PWR_BIAS_0 +770 0x0040 //TX_MIC_PWR_BIAS_1 +771 0x0040 //TX_MIC_PWR_BIAS_2 +772 0x0040 //TX_MIC_PWR_BIAS_3 +773 0x0009 //TX_GAIN_LIMIT_0 +774 0x000F //TX_GAIN_LIMIT_1 +775 0x000F //TX_GAIN_LIMIT_2 +776 0x000F //TX_GAIN_LIMIT_3 +777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN +778 0x7FDE //TX_BVE_VAD0_ALPHAUP +779 0x7F3A //TX_BVE_VAD0_ALPHADOWN +780 0x2000 //TX_BVE_GAINWEIGHT_NOFEVADLI +781 0x7F5B //TX_BVE_FEVADLI_ALPHA +782 0x7F19 //TX_BVE_NOVAD0_ALPHAUP +783 0x1000 //TX_TDDRC_ALPHA_UP_01 +784 0x1000 //TX_TDDRC_ALPHA_UP_02 +785 0x1000 //TX_TDDRC_ALPHA_UP_03 +786 0x1000 //TX_TDDRC_ALPHA_UP_04 +787 0x7EB8 //TX_TDDRC_ALPHA_DWN_01 +788 0x7EB8 //TX_TDDRC_ALPHA_DWN_02 +789 0x7EB8 //TX_TDDRC_ALPHA_DWN_03 +790 0x7EB8 //TX_TDDRC_ALPHA_DWN_04 +791 0x7FFF //TX_TDDRC_TD_DRC_LIMIT +792 0x0800 //TX_TDDRC_POST_LIMIT_GAIN +793 0x0000 //TX_TDDRC_RESRV_0 +794 0x0000 //TX_TDDRC_RESRV_1 +795 0x0018 //TX_FDDRC_BAND_MARGIN_0 +796 0x0030 //TX_FDDRC_BAND_MARGIN_1 +797 0x0050 //TX_FDDRC_BAND_MARGIN_2 +798 0x0080 //TX_FDDRC_BAND_MARGIN_3 +799 0x0007 //TX_FDDRC_BLOCK_EXP +800 0x5000 //TX_FDDRC_THRD_2_0 +801 0x5000 //TX_FDDRC_THRD_2_1 +802 0x5000 //TX_FDDRC_THRD_2_2 +803 0x5000 //TX_FDDRC_THRD_2_3 +804 0x6400 //TX_FDDRC_THRD_3_0 +805 0x6400 //TX_FDDRC_THRD_3_1 +806 0x6400 //TX_FDDRC_THRD_3_2 +807 0x6400 //TX_FDDRC_THRD_3_3 +808 0x2000 //TX_FDDRC_SLANT_0_0 +809 0x2000 //TX_FDDRC_SLANT_0_1 +810 0x2000 //TX_FDDRC_SLANT_0_2 +811 0x2000 //TX_FDDRC_SLANT_0_3 +812 0x5333 //TX_FDDRC_SLANT_1_0 +813 0x5333 //TX_FDDRC_SLANT_1_1 +814 0x5333 //TX_FDDRC_SLANT_1_2 +815 0x5333 //TX_FDDRC_SLANT_1_3 +816 0x0010 //TX_DEADMIC_SILENCE_TH +817 0x0600 //TX_MIC_DEGRADE_TH +818 0x0078 //TX_DEADMIC_CNT +819 0x0078 //TX_MIC_DEGRADE_CNT +820 0x0000 //TX_FDDRC_RESRV_4 +821 0x0000 //TX_FDDRC_RESRV_5 +822 0x0000 //TX_FDDRC_RESRV_6 +823 0x7FFF //TX_KS_NOISEPASTE_FACTOR +824 0x0001 //TX_KS_CONFIG +825 0x7FFF //TX_KS_GAIN_MIN +826 0x0000 //TX_KS_RESRV_0 +827 0x0000 //TX_KS_RESRV_1 +828 0x0000 //TX_KS_RESRV_2 +829 0x7C00 //TX_LAMBDA_PKA_FP +830 0x2000 //TX_TPKA_FP +831 0x0080 //TX_MIN_G_FP +832 0x2000 //TX_MAX_G_FP +833 0x0FA0 //TX_FFP_FP_K_METAL +834 0x4000 //TX_A_POST_FLT_FP +835 0x0F5C //TX_RTO_OUTBEAM_TH +836 0x4CCD //TX_TPKA_FP_THD +837 0x0000 //TX_MAX_G_FP_BLK +838 0x0000 //TX_FFP_FADEIN +839 0x0000 //TX_FFP_FADEOUT +840 0x0000 //TX_WHISPERCTH +841 0x0000 //TX_WHISPERHOLDT +842 0x0000 //TX_WHISP_ENTHH +843 0x0000 //TX_WHISP_ENTHL +844 0x0000 //TX_WHISP_RTOTH +845 0x0000 //TX_WHISP_RTOTH2 +846 0x0096 //TX_MUTE_PERIOD +847 0x0000 //TX_FADE_IN_PERIOD +848 0x0100 //TX_FFP_RESRV_2 +849 0x0020 //TX_FFP_RESRV_3 +850 0x0000 //TX_FFP_RESRV_4 +851 0x0000 //TX_FFP_RESRV_5 +852 0x0000 //TX_FFP_RESRV_6 +853 0x0002 //TX_FILTINDX +854 0x0000 //TX_TDDRC_THRD_0 +855 0x0000 //TX_TDDRC_THRD_1 +856 0x1800 //TX_TDDRC_THRD_2 +857 0x1800 //TX_TDDRC_THRD_3 +858 0x3000 //TX_TDDRC_SLANT_0 +859 0x7E00 //TX_TDDRC_SLANT_1 +860 0x1000 //TX_TDDRC_ALPHA_UP_00 +861 0x7EB8 //TX_TDDRC_ALPHA_DWN_00 +862 0x0000 //TX_TDDRC_HMNC_FLAG +863 0x199A //TX_TDDRC_HMNC_GAIN +864 0x0000 //TX_TDDRC_SMT_FLAG +865 0x0CCD //TX_TDDRC_SMT_W +866 0x0504 //TX_TDDRC_DRC_GAIN +867 0x7FFF //TX_TDDRC_LMT_THRD +868 0x0000 //TX_TDDRC_LMT_ALPHA +869 0x0000 //TX_TFMASKLTH +870 0x0000 //TX_TFMASKLTHL +871 0x0CCD //TX_TFMASKHTH +872 0xECCD //TX_TFMASKLTH_BINVAD +873 0xFCCD //TX_TFMASKLTH_NS_EST +874 0xF800 //TX_TFMASKLTH_DOA +875 0x0CCD //TX_TFMASKTH_BLESSCUT +876 0x1000 //TX_B_LESSCUT_RTO_MASK +877 0x2000 //TX_SB_RHO_MEAN_TH_ABN +878 0x2000 //TX_B_POST_FLT_MASK +879 0x0000 //TX_B_POST_FLT_MASK1 +880 0x6333 //TX_GAIN_WIND_MASK +881 0x0000 //TX_TFMASK_BFSTRICT_MUSIC +882 0x0000 //TX_TFMASK_BFSTRICT_NOMUSIC +883 0x7333 //TX_FASTNS_OUTIN_TH +884 0x0CCD //TX_FASTNS_TFMASK_TH +885 0x0CCD //TX_FASTNS_TFMASKBIN_TH1 +886 0x0CCD //TX_FASTNS_TFMASKBIN_TH2 +887 0x0CCD //TX_FASTNS_TFMASKBIN_TH3 +888 0x0028 //TX_FASTNS_ARSPC_TH +889 0xC000 //TX_FASTNS_MASK5_TH +890 0x0810 //TX_POSTSSA_MIN_G_VR_MASK +891 0x1000 //TX_A_LESSCUT_RTO_MASK +892 0x1770 //TX_FASTNS_NOISETH +893 0xC000 //TX_FASTNS_SSA_THLFL +894 0xC000 //TX_FASTNS_SSA_THHFL +895 0xCCCC //TX_FASTNS_SSA_THLFH +896 0xD999 //TX_FASTNS_SSA_THHFH +897 0x2339 //TX_SENDFUNC_REG_MICMUTE +898 0x0021 //TX_SENDFUNC_REG_MICMUTE1 +899 0x02BC //TX_MICMUTE_RATIO_THR +900 0x0140 //TX_MICMUTE_AMP_THR +901 0x0004 //TX_MICMUTE_HPF_IND +902 0x00C0 //TX_MICMUTE_LOG_EYR_TH +903 0x0008 //TX_MICMUTE_CVG_TIME +904 0x0008 //TX_MICMUTE_RELEASE_TIME +905 0x01FE //TX_MIC_VOLUME_MIC0MUTE +906 0x0020 //TX_MICMUTE_EPD_OFFSET_0 +907 0x001E //TX_MICMUTE_FRQ_AEC_L +908 0x7999 //TX_MICMUTE_EAD_THR +909 0x7FFF //TX_MICMUTE_LAMBDA_CB_NLE +910 0x7FFF //TX_MICMUTE_LAMBDA_RE_EST +911 0x4000 //TX_DTD_THR1_MICMUTE_0 +912 0x7000 //TX_DTD_THR1_MICMUTE_1 +913 0x7FFF //TX_DTD_THR1_MICMUTE_2 +914 0x7FFF //TX_DTD_THR1_MICMUTE_3 +915 0x6CCC //TX_DTD_THR2_MICMUTE_0 +916 0x0400 //TX_MICMUTE_MIN_EQ_RE_EST_0 +917 0x0400 //TX_MICMUTE_MIN_EQ_RE_EST_1 +918 0x1000 //TX_MICMUTE_MIN_EQ_RE_EST_2 +919 0x7FFF //TX_MICMUTE_MIN_EQ_RE_EST_3 +920 0x7FFF //TX_MICMUTE_MIN_EQ_RE_EST_4 +921 0x4000 //TX_MICMUTE_C_POST_FLT +922 0x03E8 //TX_MICMUTE_DT_CUT_K +923 0x0001 //TX_MICMUTE_DT_CUT_THR +924 0x03E8 //TX_MICMUTE_DT_CUT_K2 +925 0x0001 //TX_MICMUTE_DT_CUT_THR2 +926 0x0064 //TX_MICMUTE_DT2_HOLD_N +927 0x1000 //TX_MICMUTE_RATIODTH_THCUT +928 0x1000 //TX_MICMUTE_B_POST_FLT_ECHOL +929 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOH +930 0x0400 //TX_MICMUTE_C_POST_FLT_MASK +931 0x7999 //TX_MICMUTE_RATIODTL_CUT_TH +932 0x0258 //TX_MICMUTE_DT_CUT_K1 +933 0x0800 //TX_MICMUTE_N2_SN_EST +934 0xFC00 //TX_MICMUTE_THR_SN_EST_0 +935 0x001C //TX_MICMUTE_MIN_G_CTRL_0 +936 0x6000 //TX_MICMUTE_A_POST_FILT_S_0 +937 0x7000 //TX_MICMUTE_B_POST_FILT_0 +938 0x2710 //TX_MIC1RUB_AMP_THR +939 0x0010 //TX_MIC1MUTE_RATIO_THR +940 0x0450 //TX_MIC1MUTE_AMP_THR +941 0x0008 //TX_MIC1MUTE_CVG_TIME +942 0x0008 //TX_MIC1MUTE_RELEASE_TIME +943 0x0000 //TX_AMS_RESRV_01 +944 0x0000 //TX_AMS_RESRV_02 +945 0x0000 //TX_AMS_RESRV_03 +946 0x0000 //TX_AMS_RESRV_04 +947 0x0000 //TX_AMS_RESRV_05 +948 0x0000 //TX_AMS_RESRV_06 +949 0x0000 //TX_AMS_RESRV_07 +950 0x0000 //TX_AMS_RESRV_08 +951 0x0000 //TX_AMS_RESRV_09 +952 0x0000 //TX_AMS_RESRV_10 +953 0x0000 //TX_AMS_RESRV_11 +954 0x0000 //TX_AMS_RESRV_12 +955 0x0000 //TX_AMS_RESRV_13 +956 0x0000 //TX_AMS_RESRV_14 +957 0x0000 //TX_AMS_RESRV_15 +958 0x0000 //TX_AMS_RESRV_16 +959 0x0000 //TX_AMS_RESRV_17 +960 0x0000 //TX_AMS_RESRV_18 +961 0x0000 //TX_AMS_RESRV_19 +#RX +0 0x202C //RX_RECVFUNC_MODE_0 +1 0x0000 //RX_RECVFUNC_MODE_1 +2 0x0004 //RX_SAMPLINGFREQ_SIG +3 0x0004 //RX_SAMPLINGFREQ_PROC +4 0x000A //RX_FRAME_SZ +5 0x0000 //RX_DELAY_OPT +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +10 0x0722 //RX_PGA +11 0x7FFF //RX_A_HP +12 0x4000 //RX_B_PE +13 0x5800 //RX_THR_PITCH_DET_0 +14 0x5000 //RX_THR_PITCH_DET_1 +15 0x4000 //RX_THR_PITCH_DET_2 +16 0x0008 //RX_PITCH_BFR_LEN +17 0x0003 //RX_SBD_PITCH_DET +18 0x0100 //RX_PP_RESRV_0 +19 0x0020 //RX_PP_RESRV_1 +20 0x0600 //RX_N_SN_EST +21 0x000C //RX_N2_SN_EST +22 0x000F //RX_NS_LVL_CTRL +23 0xF800 //RX_THR_SN_EST +24 0x7E00 //RX_LAMBDA_PFILT +25 0x000A //RX_FENS_RESRV_0 +26 0x0190 //RX_FENS_RESRV_1 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +30 0x0002 //RX_EXTRA_NS_L +31 0x0800 //RX_EXTRA_NS_A +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +35 0x199A //RX_A_POST_FLT +36 0x0000 //RX_LMT_THRD +37 0x4000 //RX_LMT_ALPHA +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +111 0x0002 //RX_FILTINDX +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +125 0x7C00 //RX_LAMBDA_PKA_FP +126 0x1964 //RX_TPKA_FP +127 0x0080 //RX_MIN_G_FP +128 0x2000 //RX_MAX_G_FP +129 0x000D //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +131 0x0000 //RX_MAXLEVEL_CNG +132 0x3000 //RX_BWE_UV_TH +133 0x3000 //RX_BWE_UV_TH2 +134 0x1800 //RX_BWE_UV_TH3 +135 0x1000 //RX_BWE_V_TH +136 0x04CD //RX_BWE_GAIN1_V_TH1 +137 0x0F33 //RX_BWE_GAIN1_V_TH2 +138 0x7333 //RX_BWE_UV_EQ +139 0x199A //RX_BWE_V_EQ +140 0x7333 //RX_BWE_TONE_TH +141 0x0004 //RX_BWE_UV_HOLD_T +142 0x6CCD //RX_BWE_GAIN2_ALPHA +143 0x799A //RX_BWE_GAIN3_ALPHA +144 0x001E //RX_BWE_CUTOFF +145 0x3000 //RX_BWE_GAINFILL +146 0x3200 //RX_BWE_MAXTH_TONE +147 0x2000 //RX_BWE_EQ_0 +148 0x2000 //RX_BWE_EQ_1 +149 0x2000 //RX_BWE_EQ_2 +150 0x2000 //RX_BWE_EQ_3 +151 0x2000 //RX_BWE_EQ_4 +152 0x2000 //RX_BWE_EQ_5 +153 0x2000 //RX_BWE_EQ_6 +154 0x0000 //RX_BWE_RESRV_0 +155 0x0000 //RX_BWE_RESRV_1 +156 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x000D //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0016 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0024 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x003A //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0059 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0090 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#RX 2 +157 0x002C //RX_RECVFUNC_MODE_0 +158 0x0000 //RX_RECVFUNC_MODE_1 +159 0x0004 //RX_SAMPLINGFREQ_SIG +160 0x0004 //RX_SAMPLINGFREQ_PROC +161 0x000A //RX_FRAME_SZ +162 0x0000 //RX_DELAY_OPT +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +167 0x0722 //RX_PGA +168 0x7FFF //RX_A_HP +169 0x4000 //RX_B_PE +170 0x5800 //RX_THR_PITCH_DET_0 +171 0x5000 //RX_THR_PITCH_DET_1 +172 0x4000 //RX_THR_PITCH_DET_2 +173 0x0008 //RX_PITCH_BFR_LEN +174 0x0003 //RX_SBD_PITCH_DET +175 0x0100 //RX_PP_RESRV_0 +176 0x0020 //RX_PP_RESRV_1 +177 0x0600 //RX_N_SN_EST +178 0x000C //RX_N2_SN_EST +179 0x000F //RX_NS_LVL_CTRL +180 0xF800 //RX_THR_SN_EST +181 0x7E00 //RX_LAMBDA_PFILT +182 0x000A //RX_FENS_RESRV_0 +183 0x0190 //RX_FENS_RESRV_1 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +187 0x0002 //RX_EXTRA_NS_L +188 0x0800 //RX_EXTRA_NS_A +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +192 0x199A //RX_A_POST_FLT +193 0x0000 //RX_LMT_THRD +194 0x4000 //RX_LMT_ALPHA +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +268 0x0002 //RX_FILTINDX +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +282 0x7C00 //RX_LAMBDA_PKA_FP +283 0x1964 //RX_TPKA_FP +284 0x0080 //RX_MIN_G_FP +285 0x2000 //RX_MAX_G_FP +286 0x000D //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +288 0x0000 //RX_MAXLEVEL_CNG +289 0x3000 //RX_BWE_UV_TH +290 0x3000 //RX_BWE_UV_TH2 +291 0x1800 //RX_BWE_UV_TH3 +292 0x1000 //RX_BWE_V_TH +293 0x04CD //RX_BWE_GAIN1_V_TH1 +294 0x0F33 //RX_BWE_GAIN1_V_TH2 +295 0x7333 //RX_BWE_UV_EQ +296 0x199A //RX_BWE_V_EQ +297 0x7333 //RX_BWE_TONE_TH +298 0x0004 //RX_BWE_UV_HOLD_T +299 0x6CCD //RX_BWE_GAIN2_ALPHA +300 0x799A //RX_BWE_GAIN3_ALPHA +301 0x001E //RX_BWE_CUTOFF +302 0x3000 //RX_BWE_GAINFILL +303 0x3200 //RX_BWE_MAXTH_TONE +304 0x2000 //RX_BWE_EQ_0 +305 0x2000 //RX_BWE_EQ_1 +306 0x2000 //RX_BWE_EQ_2 +307 0x2000 //RX_BWE_EQ_3 +308 0x2000 //RX_BWE_EQ_4 +309 0x2000 //RX_BWE_EQ_5 +310 0x2000 //RX_BWE_EQ_6 +311 0x0000 //RX_BWE_RESRV_0 +312 0x0000 //RX_BWE_RESRV_1 +313 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x000D //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0016 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0024 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x003A //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0059 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0090 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 + +#CASE_NAME HANDSET-HANDSET_HAC-TMOBILE_US-NB +#PARAM_MODE FULL +#PARAM_TYPE TX+2RX +#TOTAL_CUSTOM_STEP 7+7 +#TX +0 0x0000 //TX_OPERATION_MODE_0 +1 0x0000 //TX_OPERATION_MODE_1 +2 0x0076 //TX_PATCH_REG +3 0x6F7F //TX_SENDFUNC_MODE_0 +4 0x0000 //TX_SENDFUNC_MODE_1 +5 0x0002 //TX_NUM_MIC +6 0x0000 //TX_SAMPLINGFREQ_SIG +7 0x0000 //TX_SAMPLINGFREQ_PROC +8 0x000A //TX_FRAME_SZ_SIG +9 0x000A //TX_FRAME_SZ +10 0x0000 //TX_DELAY_OPT +11 0x0028 //TX_MAX_TAIL_LENGTH +12 0x0001 //TX_NUM_LOUTCHN +13 0x0001 //TX_MAXNUM_AECREF +14 0x0000 //TX_DBG_FUNC_REG +15 0x0000 //TX_DBG_FUNC_REG1 +16 0x0000 //TX_SYS_RESRV_0 +17 0x0000 //TX_SYS_RESRV_1 +18 0x0000 //TX_SYS_RESRV_2 +19 0x0000 //TX_SYS_RESRV_3 +20 0x0000 //TX_DIST2REF0 +21 0x00A3 //TX_DIST2REF1 +22 0x0000 //TX_DIST2REF_02 +23 0x0000 //TX_DIST2REF_03 +24 0x0000 //TX_DIST2REF_04 +25 0x0000 //TX_DIST2REF_05 +26 0x0000 //TX_MMIC +27 0x1000 //TX_PGA_0 +28 0x1000 //TX_PGA_1 +29 0x1000 //TX_PGA_2 +30 0x0000 //TX_PGA_3 +31 0x0000 //TX_PGA_4 +32 0x0000 //TX_PGA_5 +33 0x0000 //TX_MIC_PAIRS +34 0x0000 //TX_MIC_PAIRS_HS +35 0x0002 //TX_MICS_FOR_BF +36 0x0000 //TX_MIC_PAIRS_FORL1 +37 0x0002 //TX_MICS_OF_PAIR0 +38 0x0002 //TX_MICS_OF_PAIR1 +39 0x0002 //TX_MICS_OF_PAIR2 +40 0x0002 //TX_MICS_OF_PAIR3 +41 0x0000 //TX_MIC_DATA_SRC0 +42 0x0002 //TX_MIC_DATA_SRC1 +43 0x0001 //TX_MIC_DATA_SRC2 +44 0x0000 //TX_MIC_DATA_SRC3 +45 0x0000 //TX_MIC_PAIR_CH_04 +46 0x0000 //TX_MIC_PAIR_CH_05 +47 0x0000 //TX_MIC_PAIR_CH_10 +48 0x0000 //TX_MIC_PAIR_CH_11 +49 0x0000 //TX_MIC_PAIR_CH_12 +50 0x0000 //TX_MIC_PAIR_CH_13 +51 0x0000 //TX_MIC_PAIR_CH_14 +52 0x05DC //TX_HD_BIN_MASK +53 0x0010 //TX_HD_SUBAND_MASK +54 0x19A1 //TX_HD_FRAME_AVG_MASK +55 0x0320 //TX_HD_MIN_FRQ +56 0x1000 //TX_HD_ALPHA_PSD +57 0x1100 //TX_T_PHPR1 +58 0x0000 //TX_T_PHPR2 +59 0x0000 //TX_T_PTPR +60 0x0000 //TX_T_PNPR +61 0x0000 //TX_T_PAPR1 +62 0xEE6C //TX_T_PSDVAT +63 0x0800 //TX_CNT +64 0x4000 //TX_ANTI_HOWL_GAIN +65 0x0001 //TX_MICFORBFMARK_0 +66 0x0001 //TX_MICFORBFMARK_1 +67 0x0001 //TX_MICFORBFMARK_2 +68 0x0001 //TX_MICFORBFMARK_3 +69 0x0001 //TX_MICFORBFMARK_4 +70 0x0001 //TX_MICFORBFMARK_5 +71 0x0000 //TX_DIST2REF_10 +72 0x3A66 //TX_DIST2REF_11 +73 0x0000 //TX_DIST2REF2 +74 0x0000 //TX_DIST2REF_13 +75 0x0000 //TX_DIST2REF_14 +76 0x0000 //TX_DIST2REF_15 +77 0x0000 //TX_DIST2REF_20 +78 0x0000 //TX_DIST2REF_21 +79 0x0000 //TX_DIST2REF_22 +80 0x0000 //TX_DIST2REF_23 +81 0x0000 //TX_DIST2REF_24 +82 0x0000 //TX_DIST2REF_25 +83 0x0000 //TX_DIST2REF_30 +84 0x0000 //TX_DIST2REF_31 +85 0x0000 //TX_DIST2REF_32 +86 0x0000 //TX_DIST2REF_33 +87 0x0000 //TX_DIST2REF_34 +88 0x0000 //TX_DIST2REF_35 +89 0x0000 //TX_MIC_LOC_00 +90 0x0000 //TX_MIC_LOC_01 +91 0x0000 //TX_MIC_LOC_02 +92 0x0000 //TX_MIC_LOC_03 +93 0x0000 //TX_MIC_LOC_04 +94 0x0000 //TX_MIC_LOC_05 +95 0x0000 //TX_MIC_LOC_10 +96 0x0000 //TX_MIC_LOC_11 +97 0x0000 //TX_MIC_LOC_12 +98 0x0000 //TX_MIC_LOC_13 +99 0x0000 //TX_MIC_LOC_14 +100 0x0000 //TX_MIC_LOC_15 +101 0x0000 //TX_MIC_LOC_20 +102 0x0000 //TX_MIC_LOC_21 +103 0x0000 //TX_MIC_LOC_22 +104 0x0000 //TX_MIC_LOC_23 +105 0x0000 //TX_MIC_LOC_24 +106 0x0000 //TX_MIC_LOC_25 +107 0x0200 //TX_MIC_REFBLK_VOLUME +108 0x0AAC //TX_MIC_BLOCK_VOLUME +109 0x0000 //TX_INVERSE_MASK +110 0x0000 //TX_ADCS_MASK +111 0x04D0 //TX_ADCS_GAIN +112 0x4000 //TX_NFC_GAINFAC +113 0x0000 //TX_MAINMIC_BLKFACTOR +114 0x0000 //TX_REFMIC_BLKFACTOR +115 0x0000 //TX_BLMIC_BLKFACTOR +116 0x0000 //TX_BRMIC_BLKFACTOR +117 0x0031 //TX_MICBLK_START_BIN +118 0x0060 //TX_MICBLK_END_BIN +119 0x0015 //TX_MICBLK_FE_HOLD +120 0xFFF2 //TX_MICBLK_MR_EXP_TH +121 0xFFF2 //TX_MICBLK_LR_EXP_TH +122 0x0000 //TX_FENE_HOLD +123 0x4000 //TX_FE_ENER_TH_MTS +124 0x0004 //TX_FE_ENER_TH_EXP +125 0x6000 //TX_C_POST_FLT_MIC_MAINBLK +126 0x6000 //TX_C_POST_FLT_MIC_REFBLK +127 0x0010 //TX_MIC_BLOCK_N +128 0x7646 //TX_A_HP +129 0x4000 //TX_B_PE +130 0x1800 //TX_THR_PITCH_DET_0 +131 0x1000 //TX_THR_PITCH_DET_1 +132 0x0800 //TX_THR_PITCH_DET_2 +133 0x0008 //TX_PITCH_BFR_LEN +134 0x0003 //TX_SBD_PITCH_DET +135 0x0050 //TX_TD_AEC_L +136 0x4000 //TX_MU0_UNP_TD_AEC +137 0x1000 //TX_MU0_PTD_TD_AEC +138 0x0000 //TX_PP_RESRV_0 +139 0x2A94 //TX_PP_RESRV_1 +140 0x55F0 //TX_PP_RESRV_2 +141 0x0000 //TX_PP_RESRV_3 +142 0x0000 //TX_PP_RESRV_4 +143 0x0000 //TX_PP_RESRV_5 +144 0x0000 //TX_PP_RESRV_6 +145 0x0000 //TX_PP_RESRV_7 +146 0x0028 //TX_TAIL_LENGTH +147 0x0800 //TX_AEC_REF_GAIN_0 +148 0x0800 //TX_AEC_REF_GAIN_1 +149 0x0800 //TX_AEC_REF_GAIN_2 +150 0x6000 //TX_EAD_THR +151 0x2000 //TX_THR_RE_EST +152 0x0100 //TX_MIN_EQ_RE_EST_0 +153 0x0100 //TX_MIN_EQ_RE_EST_1 +154 0x0100 //TX_MIN_EQ_RE_EST_2 +155 0x0200 //TX_MIN_EQ_RE_EST_3 +156 0x0200 //TX_MIN_EQ_RE_EST_4 +157 0x0200 //TX_MIN_EQ_RE_EST_5 +158 0x0200 //TX_MIN_EQ_RE_EST_6 +159 0x0200 //TX_MIN_EQ_RE_EST_7 +160 0x1000 //TX_MIN_EQ_RE_EST_8 +161 0x1000 //TX_MIN_EQ_RE_EST_9 +162 0x1000 //TX_MIN_EQ_RE_EST_10 +163 0x0400 //TX_MIN_EQ_RE_EST_11 +164 0x1000 //TX_MIN_EQ_RE_EST_12 +165 0x3000 //TX_LAMBDA_RE_EST +166 0x1000 //TX_LAMBDA_CB_NLE +167 0x0400 //TX_C_POST_FLT +168 0x4000 //TX_GAIN_NP +169 0x003C //TX_SE_HOLD_N +170 0x0046 //TX_DT_HOLD_N +171 0x03E8 //TX_DT2_HOLD_N +172 0x6666 //TX_AEC_RESRV_0 +173 0x0000 //TX_AEC_RESRV_1 +174 0x0014 //TX_AEC_RESRV_2 +175 0x0000 //TX_MIC_DELAY_LENGTH +176 0x0000 //TX_REF_DELAY_LENGTH +177 0x0000 //TX_ADD_LINEIN_GAINL +178 0x0000 //TX_ADD_LINEIN_GAINH +179 0x0000 //TX_MIN_EQ_RE_EST_14 +180 0x0000 //TX_DTD_THR1_8 +181 0x7FFF //TX_DTD_THR2_8 +182 0x0000 //TX_DTD_MIC_BLK2 +183 0x0008 //TX_FRQ_LIN_LEN +184 0x7FFF //TX_FRQ_AEC_LEN_RHO +185 0x6000 //TX_MU0_UNP_FRQ_AEC +186 0x4000 //TX_MU0_PTD_FRQ_AEC +187 0x000A //TX_MINENOISETH +188 0x0800 //TX_MU0_RE_EST +189 0x0001 //TX_AEC_NUM_CH +190 0x0000 //TX_BIGECHOATTENUATION_MAX +191 0x2000 //TX_A_POST_FLT_MICBLK +192 0x0000 //TX_BLKENERTH +193 0x0000 //TX_BLKENERHIGHTH +194 0x0000 //TX_NORMENERTH +195 0x0000 //TX_NORMENERHIGHTH +196 0x0000 //TX_NORMENERHIGHTHL +197 0x7B00 //TX_DTD_THR1_0 +198 0x7B00 //TX_DTD_THR1_1 +199 0x7B00 //TX_DTD_THR1_2 +200 0x7B00 //TX_DTD_THR1_3 +201 0x7B00 //TX_DTD_THR1_4 +202 0x7B00 //TX_DTD_THR1_5 +203 0x7B00 //TX_DTD_THR1_6 +204 0x1000 //TX_DTD_THR2_0 +205 0x1000 //TX_DTD_THR2_1 +206 0x1000 //TX_DTD_THR2_2 +207 0x1000 //TX_DTD_THR2_3 +208 0x1000 //TX_DTD_THR2_4 +209 0x1000 //TX_DTD_THR2_5 +210 0x1000 //TX_DTD_THR2_6 +211 0x7FFF //TX_DTD_THR3 +212 0x0000 //TX_SPK_CUT_K +213 0x0FA0 //TX_DT_CUT_K +214 0x0100 //TX_DT_CUT_THR +215 0x04EB //TX_COMFORT_G +216 0x01F4 //TX_POWER_YOUT_TH +217 0x4000 //TX_FDPFGAINECHO +218 0x0000 //TX_DTD_HD_THR +219 0x0000 //TX_SPK_CUT_K_S +220 0x0000 //TX_DTD_MIC_BLK +221 0x0400 //TX_ADPT_STRICT_L +222 0x0200 //TX_ADPT_STRICT_H +223 0x0000 //TX_RATIO_DT_L_TH_LOW +224 0x0000 //TX_RATIO_DT_H_TH_LOW +225 0x0000 //TX_RATIO_DT_L_TH_HIGH +226 0x0000 //TX_RATIO_DT_H_TH_HIGH +227 0x0000 //TX_RATIO_DT_L0_TH +228 0x2000 //TX_B_POST_FILT_ECHO_L +229 0x2000 //TX_B_POST_FILT_ECHO_H +230 0x0200 //TX_MIN_G_CTRL_ECHO +231 0x7FFF //TX_B_LESSCUT_RTO_ECHO +232 0x0000 //TX_EPD_OFFSET_00 +233 0x0000 //TX_EPD_OFFST_01 +234 0x0000 //TX_RATIO_DT_L0_TH_HIGH +235 0x3A98 //TX_RATIO_DT_H_TH_CUT +236 0x7FFF //TX_MIN_EQ_RE_EST_13 +237 0x0000 //TX_DTD_THR1_7 +238 0x0000 //TX_DTD_THR2_7 +239 0x0800 //TX_DT_RESRV_7 +240 0x0800 //TX_DT_RESRV_8 +241 0x0000 //TX_DT_RESRV_9 +242 0xF800 //TX_THR_SN_EST_0 +243 0xF800 //TX_THR_SN_EST_1 +244 0xFA00 //TX_THR_SN_EST_2 +245 0xF900 //TX_THR_SN_EST_3 +246 0xF900 //TX_THR_SN_EST_4 +247 0xFA00 //TX_THR_SN_EST_5 +248 0xF800 //TX_THR_SN_EST_6 +249 0xF700 //TX_THR_SN_EST_7 +250 0x0000 //TX_DELTA_THR_SN_EST_0 +251 0x0100 //TX_DELTA_THR_SN_EST_1 +252 0x0200 //TX_DELTA_THR_SN_EST_2 +253 0x01A0 //TX_DELTA_THR_SN_EST_3 +254 0x0100 //TX_DELTA_THR_SN_EST_4 +255 0x0000 //TX_DELTA_THR_SN_EST_5 +256 0x01A0 //TX_DELTA_THR_SN_EST_6 +257 0x0200 //TX_DELTA_THR_SN_EST_7 +258 0x4000 //TX_LAMBDA_NN_EST_0 +259 0x3000 //TX_LAMBDA_NN_EST_1 +260 0x4000 //TX_LAMBDA_NN_EST_2 +261 0x3000 //TX_LAMBDA_NN_EST_3 +262 0x3000 //TX_LAMBDA_NN_EST_4 +263 0x4000 //TX_LAMBDA_NN_EST_5 +264 0x4000 //TX_LAMBDA_NN_EST_6 +265 0x4000 //TX_LAMBDA_NN_EST_7 +266 0x0400 //TX_N_SN_EST +267 0x001E //TX_INBEAM_T +268 0x0041 //TX_INBEAMHOLDT +269 0x2000 //TX_G_STRICT +270 0x0000 //TX_EQ_THR_BF +271 0x799A //TX_LAMBDA_EQ_BF +272 0x3000 //TX_NE_RTO_TH +273 0x1000 //TX_NE_RTO_TH_L +274 0x3000 //TX_MAINREFRTOH_TH_H +275 0x1000 //TX_MAINREFRTOH_TH_L +276 0x3000 //TX_MAINREFRTO_TH_H +277 0x1000 //TX_MAINREFRTO_TH_L +278 0x0200 //TX_MAINREFRTO_TH_EQ +279 0x4000 //TX_B_POST_FLT_0 +280 0x4000 //TX_B_POST_FLT_1 +281 0x0014 //TX_NS_LVL_CTRL_0 +282 0x0019 //TX_NS_LVL_CTRL_1 +283 0x001B //TX_NS_LVL_CTRL_2 +284 0x0017 //TX_NS_LVL_CTRL_3 +285 0x0019 //TX_NS_LVL_CTRL_4 +286 0x0014 //TX_NS_LVL_CTRL_5 +287 0x001B //TX_NS_LVL_CTRL_6 +288 0x0010 //TX_NS_LVL_CTRL_7 +289 0x0010 //TX_MIN_GAIN_S_0 +290 0x000C //TX_MIN_GAIN_S_1 +291 0x0010 //TX_MIN_GAIN_S_2 +292 0x0010 //TX_MIN_GAIN_S_3 +293 0x000C //TX_MIN_GAIN_S_4 +294 0x0014 //TX_MIN_GAIN_S_5 +295 0x000C //TX_MIN_GAIN_S_6 +296 0x0014 //TX_MIN_GAIN_S_7 +297 0x5000 //TX_NMOS_SUP +298 0x0000 //TX_NS_MAX_PRI_SNR_TH +299 0x0000 //TX_NMOS_SUP_MENSA +300 0x4000 //TX_SNRI_SUP_0 +301 0x4000 //TX_SNRI_SUP_1 +302 0x4000 //TX_SNRI_SUP_2 +303 0x4000 //TX_SNRI_SUP_3 +304 0x4000 //TX_SNRI_SUP_4 +305 0x7FFF //TX_SNRI_SUP_5 +306 0x4000 //TX_SNRI_SUP_6 +307 0x3000 //TX_SNRI_SUP_7 +308 0x3000 //TX_THR_LFNS +309 0x001A //TX_G_LFNS +310 0x09C4 //TX_GAIN0_NTH +311 0x000A //TX_MUSIC_MORENS +312 0x7FFF //TX_A_POST_FILT_0 +313 0x2000 //TX_A_POST_FILT_1 +314 0x2000 //TX_A_POST_FILT_S_0 +315 0x2000 //TX_A_POST_FILT_S_1 +316 0x1000 //TX_A_POST_FILT_S_2 +317 0x2000 //TX_A_POST_FILT_S_3 +318 0x6000 //TX_A_POST_FILT_S_4 +319 0x2000 //TX_A_POST_FILT_S_5 +320 0x7000 //TX_A_POST_FILT_S_6 +321 0x7000 //TX_A_POST_FILT_S_7 +322 0x4000 //TX_B_POST_FILT_0 +323 0x2000 //TX_B_POST_FILT_1 +324 0x5000 //TX_B_POST_FILT_2 +325 0x4000 //TX_B_POST_FILT_3 +326 0x4000 //TX_B_POST_FILT_4 +327 0x4000 //TX_B_POST_FILT_5 +328 0x4000 //TX_B_POST_FILT_6 +329 0x2000 //TX_B_POST_FILT_7 +330 0x7FFF //TX_B_LESSCUT_RTO_S_0 +331 0x1000 //TX_B_LESSCUT_RTO_S_1 +332 0x1000 //TX_B_LESSCUT_RTO_S_2 +333 0x1000 //TX_B_LESSCUT_RTO_S_3 +334 0x1000 //TX_B_LESSCUT_RTO_S_4 +335 0x1000 //TX_B_LESSCUT_RTO_S_5 +336 0x1000 //TX_B_LESSCUT_RTO_S_6 +337 0x1000 //TX_B_LESSCUT_RTO_S_7 +338 0x7E14 //TX_LAMBDA_PFILT +339 0x7C29 //TX_LAMBDA_PFILT_S_0 +340 0x7200 //TX_LAMBDA_PFILT_S_1 +341 0x7800 //TX_LAMBDA_PFILT_S_2 +342 0x7400 //TX_LAMBDA_PFILT_S_3 +343 0x7200 //TX_LAMBDA_PFILT_S_4 +344 0x7C29 //TX_LAMBDA_PFILT_S_5 +345 0x7C29 //TX_LAMBDA_PFILT_S_6 +346 0x7C29 //TX_LAMBDA_PFILT_S_7 +347 0x0200 //TX_K_PEPPER +348 0x0800 //TX_A_PEPPER +349 0x0C80 //TX_K_PEPPER_HF +350 0x0400 //TX_A_PEPPER_HF +351 0x0001 //TX_HMNC_BST_FLG +352 0x4000 //TX_HMNC_BST_THR +353 0x0800 //TX_DT_BINVAD_TH_0 +354 0x0800 //TX_DT_BINVAD_TH_1 +355 0x0800 //TX_DT_BINVAD_TH_2 +356 0x0800 //TX_DT_BINVAD_TH_3 +357 0x0000 //TX_DT_BINVAD_ENDF +358 0x1000 //TX_C_POST_FLT_DT +359 0x7FFF //TX_NS_B_POST_FLT_LESSCUT +360 0x0100 //TX_DT_BOOST +361 0x0000 //TX_BF_SGRAD_FLG +362 0x0005 //TX_BF_DVG_TH +363 0x001E //TX_SN_C_F +364 0x0000 //TX_K_APT +365 0x0001 //TX_NOISEDET +366 0x0190 //TX_NDETCT +367 0x0004 //TX_NOISE_TH_0 +368 0x1B58 //TX_NOISE_TH_0_2 +369 0x2134 //TX_NOISE_TH_0_3 +370 0x0320 //TX_NOISE_TH_1 +371 0x022C //TX_NOISE_TH_2 +372 0x2260 //TX_NOISE_TH_3 +373 0x6B6C //TX_NOISE_TH_4 +374 0x7FFF //TX_NOISE_TH_5 +375 0x7FFF //TX_NOISE_TH_5_2 +376 0x0000 //TX_NOISE_TH_5_3 +377 0x0000 //TX_NOISE_TH_5_4 +378 0x07D0 //TX_NOISE_TH_6 +379 0x0004 //TX_MINENOISE_TH +380 0xD508 //TX_MORENS_TFMASK_TH +381 0x0001 //TX_DRC_QUIET_FLOOR +382 0x6D60 //TX_RATIODTL_CUT_TH +383 0x0DAC //TX_DT_CUT_K1 +384 0x00A5 //TX_OUT_ENER_S_TH_CLEAN +385 0x00A5 //TX_OUT_ENER_S_TH_LESSCLEAN +386 0x00A5 //TX_OUT_ENER_S_TH_NOISY +387 0x0029 //TX_OUT_ENER_TH_NOISE +388 0x00CE //TX_OUT_ENER_TH_SPEECH +389 0x2000 //TX_SN_NPB_GAIN +390 0x0000 //TX_NN_NPB_GAIN +391 0x3000 //TX_POST_MASK_SUP_HSNE +392 0x07D0 //TX_TAIL_DET_TH +393 0x4000 //TX_B_LESSCUT_RTO_WTA +394 0x0000 //TX_MEL_G_R +395 0x0080 //TX_SUPHIGH_TH +396 0x0000 //TX_MASK_G_R +397 0x0002 //TX_EXTRA_NS_L +398 0x1800 //TX_C_POST_FLT_MASK +399 0x7FFF //TX_A_POST_FLT_WNS +400 0x0148 //TX_MIN_G_LOW300HZ +401 0x0001 //TX_MAXLEVEL_CNG +402 0x00B4 //TX_STN_NOISE_TH +403 0x4000 //TX_POST_MASK_SUP +404 0x7FFF //TX_POST_MASK_ADJUST +405 0x000A //TX_NS_ENOISE_MIC0_TH +406 0x0004 //TX_MINENOISE_MIC0_TH +407 0x0014 //TX_MINENOISE_MIC0_S_TH +408 0x4900 //TX_MIN_G_CTRL_SSNS +409 0x0400 //TX_METAL_RTO_THR +410 0x0FA0 //TX_NS_FP_K_METAL +411 0x3A98 //TX_NOISEDET_BOOST_TH +412 0x0FA0 //TX_NSMOOTH_TH +413 0x0000 //TX_NS_RESRV_8 +414 0x1800 //TX_RHO_UPB +415 0x2328 //TX_N_HOLD_HS +416 0x006E //TX_N_RHO_BFR0 +417 0x7FFF //TX_LAMBDA_ARSP_EST +418 0x0100 //TX_EXTRA_GAIN_MICBLOCK +419 0x0333 //TX_THR_STD_NSR +420 0x019A //TX_THR_STD_PLH +421 0x03E8 //TX_N_HOLD_STD +422 0x0066 //TX_THR_STD_RHO +423 0x4000 //TX_BF_RESET_THR_HS +424 0x0CCD //TX_SB_RTO_MEAN_TH +425 0x0280 //TX_SB_RHO_MEAN_TH_NTALK +426 0x3800 //TX_SB_RTO_MEAN_TH_ABN +427 0x2EE0 //TX_SB_RTO_MEAN_TH_RUB +428 0x0100 //TX_WTA_EN_RTO_TH +429 0x1400 //TX_TOP_ENER_TH_F +430 0x0100 //TX_DESIRED_TALK_HOLDT +431 0x0800 //TX_MIC_BLOCK_FACTOR +432 0x0000 //TX_NSEST_BFRLRNRDC +433 0x0000 //TX_THR_POST_FLT_HS +434 0x0010 //TX_HS_VAD_BIN +435 0x2666 //TX_THR_VAD_HS +436 0x2CCD //TX_MEAN_RTO_MIN_TH2 +437 0x0032 //TX_SILENCE_T +438 0x0000 //TX_A_POST_FLT_WTA +439 0x799A //TX_LAMBDA_PFLT_WTA +440 0x099A //TX_SB_RHO_MEAN2_TH +441 0x0666 //TX_SB_RHO_MEAN3_TH +442 0x0000 //TX_HS_RESRV_4 +443 0x0000 //TX_HS_RESRV_5 +444 0x003C //TX_DOA_VAD_THR_1 +445 0x003C //TX_DOA_VAD_THR_2 +446 0x0028 //TX_DOA_VAD_THR1_0 +447 0x0028 //TX_DOA_VAD_THR1_1 +448 0x0000 //TX_SRC_DOA_RNG_LOW_0A +449 0x00B4 //TX_SRC_DOA_RNG_HIGH_0A +450 0x005A //TX_DFLT_SRC_DOA_0A +451 0x0000 //TX_SRC_DOA_RNG_LOW_0B +452 0x0000 //TX_SRC_DOA_RNG_HIGH_0B +453 0x0000 //TX_DFLT_SRC_DOA_0B +454 0x0000 //TX_SRC_DOA_RNG_LOW_0C +455 0x0000 //TX_SRC_DOA_RNG_HIGH_0C +456 0x0000 //TX_DFLT_SRC_DOA_0C +457 0x0000 //TX_SRC_DOA_RNG_LOW_0D +458 0x0000 //TX_SRC_DOA_RNG_HIGH_0D +459 0x0000 //TX_DFLT_SRC_DOA_0D +460 0x0000 //TX_SRC_DOA_RNG_LOW_1A +461 0x00B4 //TX_SRC_DOA_RNG_HIGH_1A +462 0x005A //TX_DFLT_SRC_DOA_1A +463 0x0000 //TX_SRC_DOA_RNG_LOW_1B +464 0x00B4 //TX_SRC_DOA_RNG_HIGH_1B +465 0x005A //TX_DFLT_SRC_DOA_1B +466 0x0000 //TX_SRC_DOA_RNG_LOW_1C +467 0x00B4 //TX_SRC_DOA_RNG_HIGH_1C +468 0x005A //TX_DFLT_SRC_DOA_1C +469 0x0000 //TX_SRC_DOA_RNG_LOW_1D +470 0x00B4 //TX_SRC_DOA_RNG_HIGH_1D +471 0x005A //TX_DFLT_SRC_DOA_1D +472 0x0100 //TX_BF_HOLDOFF_T +473 0x7FFF //TX_DOA_COST_FACTOR +474 0x0D9A //TX_MAINTOREFR_TH0 +475 0x071C //TX_DOA_TRK_THR +476 0x012C //TX_DOA_TRACK_HT +477 0x0200 //TX_N1_HOLD_HF +478 0x0100 //TX_N2_HOLD_HF +479 0x2A3D //TX_BF_RESET_THR_HF +480 0x7333 //TX_DOA_SMOOTH +481 0x0800 //TX_MU_BF +482 0x0800 //TX_BF_MU_LF_B2 +483 0x0040 //TX_BF_FC_END_BIN_B2 +484 0x0020 //TX_BF_FC_END_BIN +485 0x0000 //TX_HF_RESRV_25 +486 0x0000 //TX_HF_RESRV_26 +487 0x0007 //TX_N_DOA_SEED +488 0x0001 //TX_FINE_DOA_SEARCH_FLG +489 0x0000 //TX_HF_RESRV_27 +490 0x038E //TX_DLT_SRC_DOA_RNG +491 0x0200 //TX_BF_MU_LF +492 0x0000 //TX_DFLT_SRC_LOC_0 +493 0x7FFF //TX_DFLT_SRC_LOC_1 +494 0x0000 //TX_DFLT_SRC_LOC_2 +495 0x038E //TX_DOA_TRACK_VADTH +496 0x0000 //TX_DOA_TRACK_NEW +497 0x01E0 //TX_NOR_OFF_THR +498 0x7C00 //TX_MORE_ON_700HZ_THR +499 0x2000 //TX_MU_BF_ADPT_NS +500 0x0000 //TX_ADAPT_LEN +501 0x6666 //TX_MORE_SNS +502 0x0000 //TX_NOR_OFF_TH1 +503 0x0000 //TX_WIDE_MASK_TH +504 0xD333 //TX_SUBSNRATIOHIGH4MEANBCK_THR +505 0x6000 //TX_C_POST_FLT_CUT +506 0x2000 //TX_RADIODTLV +507 0x0320 //TX_POWER_LINEIN_TH +508 0x0014 //TX_FE_VADCOUNT_TH_FC +509 0x000A //TX_ECHO_SUPP_FC +510 0x0C80 //TX_ECHO_TH +511 0x6666 //TX_MIC_TO_BFGAIN +512 0x0000 //TX_MICTOBFGAIN0 +513 0x0000 //TX_FASTMUE_TH +514 0x3000 //TX_DEREVERB_LF_MU +515 0x34CD //TX_DEREVERB_HF_MU +516 0x0007 //TX_DEREVERB_DELAY +517 0x0004 //TX_DEREVERB_COEF_LEN +518 0x0003 //TX_DEREVERB_DNR +519 0x0000 //TX_DEREVERB_ALPHA +520 0x0000 //TX_DEREVERB_BETA +521 0x3A98 //TX_GSC_RTOL_TH +522 0x3A98 //TX_GSC_RTOH_TH +523 0x6000 //TX_WIDE2_MEANHTH +524 0x0000 //TX_DR_RESRV_5 +525 0x0000 //TX_DR_RESRV_6 +526 0x0000 //TX_DR_RESRV_7 +527 0x0000 //TX_DR_RESRV_8 +528 0x1333 //TX_WIND_MARK_TH +529 0x399A //TX_CORR_THR +530 0x0004 //TX_SNR_THR +531 0x0010 //TX_ENGY_THR +532 0x1770 //TX_CORR_HIGH_TH +533 0x6000 //TX_ENGY_THR_2 +534 0x3400 //TX_MEAN_RTO_THR +535 0x0028 //TX_WNS_ENOISE_MIC0_TH +536 0x3000 //TX_RATIOMICL_TH +537 0x7FFF //TX_CALIG_HS +538 0x0000 //TX_LVL_CTRL +539 0x0014 //TX_WIND_SUPRTO +540 0x001A //TX_WNS_MIN_G +541 0x0600 //TX_WNS_B_POST_FLT +542 0x2800 //TX_RATIOMICH_TH +543 0xD120 //TX_WIND_INBEAM_L_TH +544 0x0FA0 //TX_WIND_INBEAM_H_TH +545 0x2000 //TX_WNS_RESRV_0 +546 0x59D8 //TX_WNS_RESRV_1 +547 0x0080 //TX_WNS_RESRV_2 +548 0x0000 //TX_WNS_RESRV_3 +549 0x0000 //TX_WNS_RESRV_4 +550 0x0000 //TX_WNS_RESRV_5 +551 0x0000 //TX_WNS_RESRV_6 +552 0x0000 //TX_BVE_NOISE_FLOOR_0 +553 0x0070 //TX_BVE_NOISE_FLOOR_1 +554 0x0070 //TX_BVE_NOISE_FLOOR_2 +555 0x0010 //TX_BVE_NOISE_FLOOR_3 +556 0x0070 //TX_BVE_NOISE_FLOOR_4 +557 0x00B0 //TX_BVE_NOISE_FLOOR_5 +558 0x0E66 //TX_BVE_NOISE_FLOOR_6 +559 0x0050 //TX_BVE_NOISE_FLOOR_7 +560 0x770A //TX_BVE_NOISE_FLOOR_8 +561 0x0000 //TX_BVE_NOISE_FLOOR_9 +562 0x0000 //TX_BVE_IN_N +563 0x0000 //TX_BVE_OUT_N +564 0x0000 //TX_BVE_MICALPHA_DOWN +565 0x0000 //TX_PB_RESRV_1 +566 0x0018 //TX_FDEQ_SUBNUM +567 0x6C60 //TX_FDEQ_GAIN_0 +568 0x584F //TX_FDEQ_GAIN_1 +569 0x4F4E //TX_FDEQ_GAIN_2 +570 0x474A //TX_FDEQ_GAIN_3 +571 0x4744 //TX_FDEQ_GAIN_4 +572 0x4242 //TX_FDEQ_GAIN_5 +573 0x4242 //TX_FDEQ_GAIN_6 +574 0x3A34 //TX_FDEQ_GAIN_7 +575 0x2B26 //TX_FDEQ_GAIN_8 +576 0x383C //TX_FDEQ_GAIN_9 +577 0x4848 //TX_FDEQ_GAIN_10 +578 0x4848 //TX_FDEQ_GAIN_11 +579 0x4848 //TX_FDEQ_GAIN_12 +580 0x4848 //TX_FDEQ_GAIN_13 +581 0x4848 //TX_FDEQ_GAIN_14 +582 0x4848 //TX_FDEQ_GAIN_15 +583 0x4848 //TX_FDEQ_GAIN_16 +584 0x4848 //TX_FDEQ_GAIN_17 +585 0x4848 //TX_FDEQ_GAIN_18 +586 0x4848 //TX_FDEQ_GAIN_19 +587 0x4848 //TX_FDEQ_GAIN_20 +588 0x4848 //TX_FDEQ_GAIN_21 +589 0x4848 //TX_FDEQ_GAIN_22 +590 0x4848 //TX_FDEQ_GAIN_23 +591 0x0202 //TX_FDEQ_BIN_0 +592 0x0104 //TX_FDEQ_BIN_1 +593 0x0502 //TX_FDEQ_BIN_2 +594 0x0202 //TX_FDEQ_BIN_3 +595 0x0504 //TX_FDEQ_BIN_4 +596 0x0708 //TX_FDEQ_BIN_5 +597 0x0808 //TX_FDEQ_BIN_6 +598 0x050E //TX_FDEQ_BIN_7 +599 0x0B0C //TX_FDEQ_BIN_8 +600 0x0F09 //TX_FDEQ_BIN_9 +601 0x0000 //TX_FDEQ_BIN_10 +602 0x0000 //TX_FDEQ_BIN_11 +603 0x0000 //TX_FDEQ_BIN_12 +604 0x0000 //TX_FDEQ_BIN_13 +605 0x0000 //TX_FDEQ_BIN_14 +606 0x0000 //TX_FDEQ_BIN_15 +607 0x0000 //TX_FDEQ_BIN_16 +608 0x0000 //TX_FDEQ_BIN_17 +609 0x0000 //TX_FDEQ_BIN_18 +610 0x0000 //TX_FDEQ_BIN_19 +611 0x0000 //TX_FDEQ_BIN_20 +612 0x0000 //TX_FDEQ_BIN_21 +613 0x0000 //TX_FDEQ_BIN_22 +614 0x0000 //TX_FDEQ_BIN_23 +615 0x0000 //TX_FDEQ_PADDING +616 0x0030 //TX_PREEQ_SUBNUM_MIC0 +617 0x4848 //TX_PREEQ_GAIN_MIC0_0 +618 0x4848 //TX_PREEQ_GAIN_MIC0_1 +619 0x4848 //TX_PREEQ_GAIN_MIC0_2 +620 0x4848 //TX_PREEQ_GAIN_MIC0_3 +621 0x4848 //TX_PREEQ_GAIN_MIC0_4 +622 0x4848 //TX_PREEQ_GAIN_MIC0_5 +623 0x4848 //TX_PREEQ_GAIN_MIC0_6 +624 0x4848 //TX_PREEQ_GAIN_MIC0_7 +625 0x4848 //TX_PREEQ_GAIN_MIC0_8 +626 0x4848 //TX_PREEQ_GAIN_MIC0_9 +627 0x4848 //TX_PREEQ_GAIN_MIC0_10 +628 0x4848 //TX_PREEQ_GAIN_MIC0_11 +629 0x4848 //TX_PREEQ_GAIN_MIC0_12 +630 0x4848 //TX_PREEQ_GAIN_MIC0_13 +631 0x4848 //TX_PREEQ_GAIN_MIC0_14 +632 0x4848 //TX_PREEQ_GAIN_MIC0_15 +633 0x4848 //TX_PREEQ_GAIN_MIC0_16 +634 0x4848 //TX_PREEQ_GAIN_MIC0_17 +635 0x4848 //TX_PREEQ_GAIN_MIC0_18 +636 0x4848 //TX_PREEQ_GAIN_MIC0_19 +637 0x4848 //TX_PREEQ_GAIN_MIC0_20 +638 0x4848 //TX_PREEQ_GAIN_MIC0_21 +639 0x4848 //TX_PREEQ_GAIN_MIC0_22 +640 0x4848 //TX_PREEQ_GAIN_MIC0_23 +641 0x251A //TX_PREEQ_BIN_MIC0_0 +642 0x0F0F //TX_PREEQ_BIN_MIC0_1 +643 0x0C08 //TX_PREEQ_BIN_MIC0_2 +644 0x0700 //TX_PREEQ_BIN_MIC0_3 +645 0x0000 //TX_PREEQ_BIN_MIC0_4 +646 0x0000 //TX_PREEQ_BIN_MIC0_5 +647 0x0000 //TX_PREEQ_BIN_MIC0_6 +648 0x0000 //TX_PREEQ_BIN_MIC0_7 +649 0x0000 //TX_PREEQ_BIN_MIC0_8 +650 0x0000 //TX_PREEQ_BIN_MIC0_9 +651 0x0000 //TX_PREEQ_BIN_MIC0_10 +652 0x0000 //TX_PREEQ_BIN_MIC0_11 +653 0x0000 //TX_PREEQ_BIN_MIC0_12 +654 0x0000 //TX_PREEQ_BIN_MIC0_13 +655 0x0000 //TX_PREEQ_BIN_MIC0_14 +656 0x0000 //TX_PREEQ_BIN_MIC0_15 +657 0x0000 //TX_PREEQ_BIN_MIC0_16 +658 0x0000 //TX_PREEQ_BIN_MIC0_17 +659 0x0000 //TX_PREEQ_BIN_MIC0_18 +660 0x0000 //TX_PREEQ_BIN_MIC0_19 +661 0x0000 //TX_PREEQ_BIN_MIC0_20 +662 0x0000 //TX_PREEQ_BIN_MIC0_21 +663 0x0000 //TX_PREEQ_BIN_MIC0_22 +664 0x0000 //TX_PREEQ_BIN_MIC0_23 +665 0x0030 //TX_PREEQ_SUBNUM_MIC1 +666 0x4848 //TX_PREEQ_GAIN_MIC1_0 +667 0x4848 //TX_PREEQ_GAIN_MIC1_1 +668 0x4848 //TX_PREEQ_GAIN_MIC1_2 +669 0x4848 //TX_PREEQ_GAIN_MIC1_3 +670 0x4848 //TX_PREEQ_GAIN_MIC1_4 +671 0x4848 //TX_PREEQ_GAIN_MIC1_5 +672 0x494A //TX_PREEQ_GAIN_MIC1_6 +673 0x4B4E //TX_PREEQ_GAIN_MIC1_7 +674 0x4F50 //TX_PREEQ_GAIN_MIC1_8 +675 0x5255 //TX_PREEQ_GAIN_MIC1_9 +676 0x4848 //TX_PREEQ_GAIN_MIC1_10 +677 0x4848 //TX_PREEQ_GAIN_MIC1_11 +678 0x4848 //TX_PREEQ_GAIN_MIC1_12 +679 0x4848 //TX_PREEQ_GAIN_MIC1_13 +680 0x4848 //TX_PREEQ_GAIN_MIC1_14 +681 0x4848 //TX_PREEQ_GAIN_MIC1_15 +682 0x4848 //TX_PREEQ_GAIN_MIC1_16 +683 0x4848 //TX_PREEQ_GAIN_MIC1_17 +684 0x4848 //TX_PREEQ_GAIN_MIC1_18 +685 0x4848 //TX_PREEQ_GAIN_MIC1_19 +686 0x4848 //TX_PREEQ_GAIN_MIC1_20 +687 0x4848 //TX_PREEQ_GAIN_MIC1_21 +688 0x4848 //TX_PREEQ_GAIN_MIC1_22 +689 0x4848 //TX_PREEQ_GAIN_MIC1_23 +690 0x0202 //TX_PREEQ_BIN_MIC1_0 +691 0x0203 //TX_PREEQ_BIN_MIC1_1 +692 0x0303 //TX_PREEQ_BIN_MIC1_2 +693 0x0304 //TX_PREEQ_BIN_MIC1_3 +694 0x0405 //TX_PREEQ_BIN_MIC1_4 +695 0x0506 //TX_PREEQ_BIN_MIC1_5 +696 0x0708 //TX_PREEQ_BIN_MIC1_6 +697 0x090A //TX_PREEQ_BIN_MIC1_7 +698 0x0B0C //TX_PREEQ_BIN_MIC1_8 +699 0x0D0E //TX_PREEQ_BIN_MIC1_9 +700 0x0000 //TX_PREEQ_BIN_MIC1_10 +701 0x0000 //TX_PREEQ_BIN_MIC1_11 +702 0x0000 //TX_PREEQ_BIN_MIC1_12 +703 0x0000 //TX_PREEQ_BIN_MIC1_13 +704 0x0000 //TX_PREEQ_BIN_MIC1_14 +705 0x0000 //TX_PREEQ_BIN_MIC1_15 +706 0x0000 //TX_PREEQ_BIN_MIC1_16 +707 0x0000 //TX_PREEQ_BIN_MIC1_17 +708 0x0000 //TX_PREEQ_BIN_MIC1_18 +709 0x0000 //TX_PREEQ_BIN_MIC1_19 +710 0x0000 //TX_PREEQ_BIN_MIC1_20 +711 0x0000 //TX_PREEQ_BIN_MIC1_21 +712 0x0000 //TX_PREEQ_BIN_MIC1_22 +713 0x0000 //TX_PREEQ_BIN_MIC1_23 +714 0x0030 //TX_PREEQ_SUBNUM_MIC2 +715 0x4848 //TX_PREEQ_GAIN_MIC2_0 +716 0x4848 //TX_PREEQ_GAIN_MIC2_1 +717 0x4848 //TX_PREEQ_GAIN_MIC2_2 +718 0x4848 //TX_PREEQ_GAIN_MIC2_3 +719 0x4848 //TX_PREEQ_GAIN_MIC2_4 +720 0x4848 //TX_PREEQ_GAIN_MIC2_5 +721 0x4848 //TX_PREEQ_GAIN_MIC2_6 +722 0x4848 //TX_PREEQ_GAIN_MIC2_7 +723 0x4848 //TX_PREEQ_GAIN_MIC2_8 +724 0x4848 //TX_PREEQ_GAIN_MIC2_9 +725 0x4848 //TX_PREEQ_GAIN_MIC2_10 +726 0x4848 //TX_PREEQ_GAIN_MIC2_11 +727 0x4848 //TX_PREEQ_GAIN_MIC2_12 +728 0x4848 //TX_PREEQ_GAIN_MIC2_13 +729 0x4848 //TX_PREEQ_GAIN_MIC2_14 +730 0x4848 //TX_PREEQ_GAIN_MIC2_15 +731 0x4848 //TX_PREEQ_GAIN_MIC2_16 +732 0x4848 //TX_PREEQ_GAIN_MIC2_17 +733 0x4848 //TX_PREEQ_GAIN_MIC2_18 +734 0x4848 //TX_PREEQ_GAIN_MIC2_19 +735 0x4848 //TX_PREEQ_GAIN_MIC2_20 +736 0x4848 //TX_PREEQ_GAIN_MIC2_21 +737 0x4848 //TX_PREEQ_GAIN_MIC2_22 +738 0x4848 //TX_PREEQ_GAIN_MIC2_23 +739 0x0608 //TX_PREEQ_BIN_MIC2_0 +740 0x0808 //TX_PREEQ_BIN_MIC2_1 +741 0x0808 //TX_PREEQ_BIN_MIC2_2 +742 0x0808 //TX_PREEQ_BIN_MIC2_3 +743 0x0808 //TX_PREEQ_BIN_MIC2_4 +744 0x0808 //TX_PREEQ_BIN_MIC2_5 +745 0x0808 //TX_PREEQ_BIN_MIC2_6 +746 0x0808 //TX_PREEQ_BIN_MIC2_7 +747 0x0808 //TX_PREEQ_BIN_MIC2_8 +748 0x0808 //TX_PREEQ_BIN_MIC2_9 +749 0x0808 //TX_PREEQ_BIN_MIC2_10 +750 0x0808 //TX_PREEQ_BIN_MIC2_11 +751 0x0808 //TX_PREEQ_BIN_MIC2_12 +752 0x0808 //TX_PREEQ_BIN_MIC2_13 +753 0x0808 //TX_PREEQ_BIN_MIC2_14 +754 0x0200 //TX_PREEQ_BIN_MIC2_15 +755 0x0000 //TX_PREEQ_BIN_MIC2_16 +756 0x0000 //TX_PREEQ_BIN_MIC2_17 +757 0x0000 //TX_PREEQ_BIN_MIC2_18 +758 0x0000 //TX_PREEQ_BIN_MIC2_19 +759 0x0000 //TX_PREEQ_BIN_MIC2_20 +760 0x0000 //TX_PREEQ_BIN_MIC2_21 +761 0x0000 //TX_PREEQ_BIN_MIC2_22 +762 0x0000 //TX_PREEQ_BIN_MIC2_23 +763 0x0006 //TX_MASKING_ABILITY +764 0x0800 //TX_NND_WEIGHT +765 0x0065 //TX_MIC_CALIBRATION_0 +766 0x0065 //TX_MIC_CALIBRATION_1 +767 0x0065 //TX_MIC_CALIBRATION_2 +768 0x0065 //TX_MIC_CALIBRATION_3 +769 0x0044 //TX_MIC_PWR_BIAS_0 +770 0x0044 //TX_MIC_PWR_BIAS_1 +771 0x0044 //TX_MIC_PWR_BIAS_2 +772 0x0044 //TX_MIC_PWR_BIAS_3 +773 0x0000 //TX_GAIN_LIMIT_0 +774 0x0000 //TX_GAIN_LIMIT_1 +775 0x0007 //TX_GAIN_LIMIT_2 +776 0x0007 //TX_GAIN_LIMIT_3 +777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN +778 0x7FDE //TX_BVE_VAD0_ALPHAUP +779 0x7F3A //TX_BVE_VAD0_ALPHADOWN +780 0x2000 //TX_BVE_GAINWEIGHT_NOFEVADLI +781 0x7F5B //TX_BVE_FEVADLI_ALPHA +782 0x7F19 //TX_BVE_NOVAD0_ALPHAUP +783 0x1000 //TX_TDDRC_ALPHA_UP_01 +784 0x1000 //TX_TDDRC_ALPHA_UP_02 +785 0x1000 //TX_TDDRC_ALPHA_UP_03 +786 0x1000 //TX_TDDRC_ALPHA_UP_04 +787 0x7EB8 //TX_TDDRC_ALPHA_DWN_01 +788 0x7EB8 //TX_TDDRC_ALPHA_DWN_02 +789 0x7EB8 //TX_TDDRC_ALPHA_DWN_03 +790 0x7EB8 //TX_TDDRC_ALPHA_DWN_04 +791 0x7FFF //TX_TDDRC_TD_DRC_LIMIT +792 0x0800 //TX_TDDRC_POST_LIMIT_GAIN +793 0x0000 //TX_TDDRC_RESRV_0 +794 0x0000 //TX_TDDRC_RESRV_1 +795 0x0018 //TX_FDDRC_BAND_MARGIN_0 +796 0x0030 //TX_FDDRC_BAND_MARGIN_1 +797 0x0050 //TX_FDDRC_BAND_MARGIN_2 +798 0x0080 //TX_FDDRC_BAND_MARGIN_3 +799 0x0007 //TX_FDDRC_BLOCK_EXP +800 0x5000 //TX_FDDRC_THRD_2_0 +801 0x5000 //TX_FDDRC_THRD_2_1 +802 0x5000 //TX_FDDRC_THRD_2_2 +803 0x5000 //TX_FDDRC_THRD_2_3 +804 0x6400 //TX_FDDRC_THRD_3_0 +805 0x6400 //TX_FDDRC_THRD_3_1 +806 0x6400 //TX_FDDRC_THRD_3_2 +807 0x6400 //TX_FDDRC_THRD_3_3 +808 0x2000 //TX_FDDRC_SLANT_0_0 +809 0x2000 //TX_FDDRC_SLANT_0_1 +810 0x2000 //TX_FDDRC_SLANT_0_2 +811 0x2000 //TX_FDDRC_SLANT_0_3 +812 0x5333 //TX_FDDRC_SLANT_1_0 +813 0x5333 //TX_FDDRC_SLANT_1_1 +814 0x5333 //TX_FDDRC_SLANT_1_2 +815 0x5333 //TX_FDDRC_SLANT_1_3 +816 0x0010 //TX_DEADMIC_SILENCE_TH +817 0x0600 //TX_MIC_DEGRADE_TH +818 0x0078 //TX_DEADMIC_CNT +819 0x0078 //TX_MIC_DEGRADE_CNT +820 0x0000 //TX_FDDRC_RESRV_4 +821 0x0000 //TX_FDDRC_RESRV_5 +822 0x0000 //TX_FDDRC_RESRV_6 +823 0x7FFF //TX_KS_NOISEPASTE_FACTOR +824 0x0001 //TX_KS_CONFIG +825 0x7FFF //TX_KS_GAIN_MIN +826 0x0000 //TX_KS_RESRV_0 +827 0x0000 //TX_KS_RESRV_1 +828 0x0000 //TX_KS_RESRV_2 +829 0x7C00 //TX_LAMBDA_PKA_FP +830 0x2000 //TX_TPKA_FP +831 0x0080 //TX_MIN_G_FP +832 0x2000 //TX_MAX_G_FP +833 0x0FA0 //TX_FFP_FP_K_METAL +834 0x4000 //TX_A_POST_FLT_FP +835 0x0F5C //TX_RTO_OUTBEAM_TH +836 0x4CCD //TX_TPKA_FP_THD +837 0x0000 //TX_MAX_G_FP_BLK +838 0x0000 //TX_FFP_FADEIN +839 0x0000 //TX_FFP_FADEOUT +840 0x0000 //TX_WHISPERCTH +841 0x0000 //TX_WHISPERHOLDT +842 0x0000 //TX_WHISP_ENTHH +843 0x0000 //TX_WHISP_ENTHL +844 0x0000 //TX_WHISP_RTOTH +845 0x0000 //TX_WHISP_RTOTH2 +846 0x0096 //TX_MUTE_PERIOD +847 0x0000 //TX_FADE_IN_PERIOD +848 0x0100 //TX_FFP_RESRV_2 +849 0x0020 //TX_FFP_RESRV_3 +850 0x0000 //TX_FFP_RESRV_4 +851 0x0000 //TX_FFP_RESRV_5 +852 0x0000 //TX_FFP_RESRV_6 +853 0x0002 //TX_FILTINDX +854 0x0000 //TX_TDDRC_THRD_0 +855 0x0010 //TX_TDDRC_THRD_1 +856 0x1500 //TX_TDDRC_THRD_2 +857 0x1500 //TX_TDDRC_THRD_3 +858 0x3000 //TX_TDDRC_SLANT_0 +859 0x6E00 //TX_TDDRC_SLANT_1 +860 0x1000 //TX_TDDRC_ALPHA_UP_00 +861 0x7EB8 //TX_TDDRC_ALPHA_DWN_00 +862 0x0000 //TX_TDDRC_HMNC_FLAG +863 0x199A //TX_TDDRC_HMNC_GAIN +864 0x0000 //TX_TDDRC_SMT_FLAG +865 0x0CCD //TX_TDDRC_SMT_W +866 0x0689 //TX_TDDRC_DRC_GAIN +867 0x7FFF //TX_TDDRC_LMT_THRD +868 0x0000 //TX_TDDRC_LMT_ALPHA +869 0x0000 //TX_TFMASKLTH +870 0x0000 //TX_TFMASKLTHL +871 0x0CCD //TX_TFMASKHTH +872 0x0CCD //TX_TFMASKLTH_BINVAD +873 0xF333 //TX_TFMASKLTH_NS_EST +874 0xF800 //TX_TFMASKLTH_DOA +875 0x0CCD //TX_TFMASKTH_BLESSCUT +876 0x1000 //TX_B_LESSCUT_RTO_MASK +877 0x3800 //TX_SB_RHO_MEAN_TH_ABN +878 0x2000 //TX_B_POST_FLT_MASK +879 0x0000 //TX_B_POST_FLT_MASK1 +880 0x6333 //TX_GAIN_WIND_MASK +881 0x7FFF //TX_TFMASK_BFSTRICT_MUSIC +882 0x0000 //TX_TFMASK_BFSTRICT_NOMUSIC +883 0x7333 //TX_FASTNS_OUTIN_TH +884 0x0CCD //TX_FASTNS_TFMASK_TH +885 0x0CCD //TX_FASTNS_TFMASKBIN_TH1 +886 0x0CCD //TX_FASTNS_TFMASKBIN_TH2 +887 0x0CCD //TX_FASTNS_TFMASKBIN_TH3 +888 0x0028 //TX_FASTNS_ARSPC_TH +889 0xC000 //TX_FASTNS_MASK5_TH +890 0x0810 //TX_POSTSSA_MIN_G_VR_MASK +891 0x1000 //TX_A_LESSCUT_RTO_MASK +892 0x1770 //TX_FASTNS_NOISETH +893 0xC000 //TX_FASTNS_SSA_THLFL +894 0xC000 //TX_FASTNS_SSA_THHFL +895 0xCCCC //TX_FASTNS_SSA_THLFH +896 0xD999 //TX_FASTNS_SSA_THHFH +897 0x2329 //TX_SENDFUNC_REG_MICMUTE +898 0x0010 //TX_SENDFUNC_REG_MICMUTE1 +899 0x0320 //TX_MICMUTE_RATIO_THR +900 0x00A0 //TX_MICMUTE_AMP_THR +901 0x0004 //TX_MICMUTE_HPF_IND +902 0x00C0 //TX_MICMUTE_LOG_EYR_TH +903 0x0012 //TX_MICMUTE_CVG_TIME +904 0x0008 //TX_MICMUTE_RELEASE_TIME +905 0x0E00 //TX_MIC_VOLUME_MIC0MUTE +906 0x0000 //TX_MICMUTE_EPD_OFFSET_0 +907 0x0028 //TX_MICMUTE_FRQ_AEC_L +908 0x7999 //TX_MICMUTE_EAD_THR +909 0x7FFF //TX_MICMUTE_LAMBDA_CB_NLE +910 0x3000 //TX_MICMUTE_LAMBDA_RE_EST +911 0x7F00 //TX_DTD_THR1_MICMUTE_0 +912 0x7900 //TX_DTD_THR1_MICMUTE_1 +913 0x7FFF //TX_DTD_THR1_MICMUTE_2 +914 0x7FFF //TX_DTD_THR1_MICMUTE_3 +915 0x2000 //TX_DTD_THR2_MICMUTE_0 +916 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_0 +917 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_1 +918 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_2 +919 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_3 +920 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_4 +921 0x7FFF //TX_MICMUTE_C_POST_FLT +922 0x03E8 //TX_MICMUTE_DT_CUT_K +923 0x0001 //TX_MICMUTE_DT_CUT_THR +924 0x03E8 //TX_MICMUTE_DT_CUT_K2 +925 0x0001 //TX_MICMUTE_DT_CUT_THR2 +926 0x0064 //TX_MICMUTE_DT2_HOLD_N +927 0x1000 //TX_MICMUTE_RATIODTH_THCUT +928 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOL +929 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOH +930 0x0400 //TX_MICMUTE_C_POST_FLT_MASK +931 0x7999 //TX_MICMUTE_RATIODTL_CUT_TH +932 0x3E80 //TX_MICMUTE_DT_CUT_K1 +933 0x0800 //TX_MICMUTE_N2_SN_EST +934 0xFC00 //TX_MICMUTE_THR_SN_EST_0 +935 0x001C //TX_MICMUTE_MIN_G_CTRL_0 +936 0x6000 //TX_MICMUTE_A_POST_FILT_S_0 +937 0x7000 //TX_MICMUTE_B_POST_FILT_0 +938 0x2710 //TX_MIC1RUB_AMP_THR +939 0x7FFF //TX_MIC1MUTE_RATIO_THR +940 0x0001 //TX_MIC1MUTE_AMP_THR +941 0x0008 //TX_MIC1MUTE_CVG_TIME +942 0x0008 //TX_MIC1MUTE_RELEASE_TIME +943 0x05A0 //TX_AMS_RESRV_01 +944 0x3FFF //TX_AMS_RESRV_02 +945 0x7FFF //TX_AMS_RESRV_03 +946 0x0000 //TX_AMS_RESRV_04 +947 0x0000 //TX_AMS_RESRV_05 +948 0x0000 //TX_AMS_RESRV_06 +949 0x0000 //TX_AMS_RESRV_07 +950 0x0000 //TX_AMS_RESRV_08 +951 0x0000 //TX_AMS_RESRV_09 +952 0x0000 //TX_AMS_RESRV_10 +953 0x0000 //TX_AMS_RESRV_11 +954 0x0000 //TX_AMS_RESRV_12 +955 0x0000 //TX_AMS_RESRV_13 +956 0x0000 //TX_AMS_RESRV_14 +957 0x0000 //TX_AMS_RESRV_15 +958 0x0000 //TX_AMS_RESRV_16 +959 0x0000 //TX_AMS_RESRV_17 +960 0x0000 //TX_AMS_RESRV_18 +961 0x0000 //TX_AMS_RESRV_19 +#RX +0 0x000C //RX_RECVFUNC_MODE_0 +1 0x0000 //RX_RECVFUNC_MODE_1 +2 0x0000 //RX_SAMPLINGFREQ_SIG +3 0x0000 //RX_SAMPLINGFREQ_PROC +4 0x000A //RX_FRAME_SZ +5 0x0000 //RX_DELAY_OPT +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +10 0x0800 //RX_PGA +11 0x7FFF //RX_A_HP +12 0x4000 //RX_B_PE +13 0x7800 //RX_THR_PITCH_DET_0 +14 0x7000 //RX_THR_PITCH_DET_1 +15 0x6000 //RX_THR_PITCH_DET_2 +16 0x0008 //RX_PITCH_BFR_LEN +17 0x0003 //RX_SBD_PITCH_DET +18 0x0100 //RX_PP_RESRV_0 +19 0x0020 //RX_PP_RESRV_1 +20 0x0400 //RX_N_SN_EST +21 0x000C //RX_N2_SN_EST +22 0x0014 //RX_NS_LVL_CTRL +23 0xF800 //RX_THR_SN_EST +24 0x7E00 //RX_LAMBDA_PFILT +25 0x000A //RX_FENS_RESRV_0 +26 0x0190 //RX_FENS_RESRV_1 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +30 0x0002 //RX_EXTRA_NS_L +31 0x0800 //RX_EXTRA_NS_A +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +35 0x199A //RX_A_POST_FLT +36 0x0000 //RX_LMT_THRD +37 0x4000 //RX_LMT_ALPHA +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4A4C //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5A5C //RX_FDEQ_GAIN_7 +47 0x5C5C //RX_FDEQ_GAIN_8 +48 0x5C5C //RX_FDEQ_GAIN_9 +49 0x5C5C //RX_FDEQ_GAIN_10 +50 0x5C48 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0303 //RX_FDEQ_BIN_3 +67 0x0303 //RX_FDEQ_BIN_4 +68 0x0303 //RX_FDEQ_BIN_5 +69 0x0303 //RX_FDEQ_BIN_6 +70 0x0303 //RX_FDEQ_BIN_7 +71 0x0A0A //RX_FDEQ_BIN_8 +72 0x0A0E //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +111 0x0002 //RX_FILTINDX +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0360 //RX_TDDRC_DRC_GAIN +125 0x7C00 //RX_LAMBDA_PKA_FP +126 0x2000 //RX_TPKA_FP +127 0x2000 //RX_MIN_G_FP +128 0x0080 //RX_MAX_G_FP +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +131 0x0000 //RX_MAXLEVEL_CNG +132 0x3000 //RX_BWE_UV_TH +133 0x3000 //RX_BWE_UV_TH2 +134 0x1800 //RX_BWE_UV_TH3 +135 0x1000 //RX_BWE_V_TH +136 0x04CD //RX_BWE_GAIN1_V_TH1 +137 0x0F33 //RX_BWE_GAIN1_V_TH2 +138 0x7333 //RX_BWE_UV_EQ +139 0x199A //RX_BWE_V_EQ +140 0x7333 //RX_BWE_TONE_TH +141 0x0004 //RX_BWE_UV_HOLD_T +142 0x6CCD //RX_BWE_GAIN2_ALPHA +143 0x799A //RX_BWE_GAIN3_ALPHA +144 0x001E //RX_BWE_CUTOFF +145 0x3000 //RX_BWE_GAINFILL +146 0x3200 //RX_BWE_MAXTH_TONE +147 0x2000 //RX_BWE_EQ_0 +148 0x2000 //RX_BWE_EQ_1 +149 0x2000 //RX_BWE_EQ_2 +150 0x2000 //RX_BWE_EQ_3 +151 0x2000 //RX_BWE_EQ_4 +152 0x2000 //RX_BWE_EQ_5 +153 0x2000 //RX_BWE_EQ_6 +154 0x0000 //RX_BWE_RESRV_0 +155 0x0000 //RX_BWE_RESRV_1 +156 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0360 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4A4C //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5A5C //RX_FDEQ_GAIN_7 +47 0x5C5C //RX_FDEQ_GAIN_8 +48 0x5C5C //RX_FDEQ_GAIN_9 +49 0x5C5C //RX_FDEQ_GAIN_10 +50 0x5C48 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0303 //RX_FDEQ_BIN_3 +67 0x0303 //RX_FDEQ_BIN_4 +68 0x0303 //RX_FDEQ_BIN_5 +69 0x0303 //RX_FDEQ_BIN_6 +70 0x0303 //RX_FDEQ_BIN_7 +71 0x0A0A //RX_FDEQ_BIN_8 +72 0x0A0E //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0360 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4A4C //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5A5C //RX_FDEQ_GAIN_7 +47 0x5C5C //RX_FDEQ_GAIN_8 +48 0x5C5C //RX_FDEQ_GAIN_9 +49 0x5C5C //RX_FDEQ_GAIN_10 +50 0x5C48 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0303 //RX_FDEQ_BIN_3 +67 0x0303 //RX_FDEQ_BIN_4 +68 0x0303 //RX_FDEQ_BIN_5 +69 0x0303 //RX_FDEQ_BIN_6 +70 0x0303 //RX_FDEQ_BIN_7 +71 0x0A0A //RX_FDEQ_BIN_8 +72 0x0A0E //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0360 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4A4C //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5A5C //RX_FDEQ_GAIN_7 +47 0x5C5C //RX_FDEQ_GAIN_8 +48 0x5C5C //RX_FDEQ_GAIN_9 +49 0x5C5C //RX_FDEQ_GAIN_10 +50 0x5C48 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0303 //RX_FDEQ_BIN_3 +67 0x0303 //RX_FDEQ_BIN_4 +68 0x0303 //RX_FDEQ_BIN_5 +69 0x0303 //RX_FDEQ_BIN_6 +70 0x0303 //RX_FDEQ_BIN_7 +71 0x0A0A //RX_FDEQ_BIN_8 +72 0x0A0E //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0360 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4A4C //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5A5C //RX_FDEQ_GAIN_7 +47 0x5C5C //RX_FDEQ_GAIN_8 +48 0x5C5C //RX_FDEQ_GAIN_9 +49 0x5C5C //RX_FDEQ_GAIN_10 +50 0x5C48 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0303 //RX_FDEQ_BIN_3 +67 0x0303 //RX_FDEQ_BIN_4 +68 0x0303 //RX_FDEQ_BIN_5 +69 0x0303 //RX_FDEQ_BIN_6 +70 0x0303 //RX_FDEQ_BIN_7 +71 0x0A0A //RX_FDEQ_BIN_8 +72 0x0A0E //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0360 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4A4C //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5A5C //RX_FDEQ_GAIN_7 +47 0x5C5C //RX_FDEQ_GAIN_8 +48 0x5C5C //RX_FDEQ_GAIN_9 +49 0x5C5C //RX_FDEQ_GAIN_10 +50 0x5C48 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0303 //RX_FDEQ_BIN_3 +67 0x0303 //RX_FDEQ_BIN_4 +68 0x0303 //RX_FDEQ_BIN_5 +69 0x0303 //RX_FDEQ_BIN_6 +70 0x0303 //RX_FDEQ_BIN_7 +71 0x0A0A //RX_FDEQ_BIN_8 +72 0x0A0E //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0360 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4A4C //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5A5C //RX_FDEQ_GAIN_7 +47 0x5C5C //RX_FDEQ_GAIN_8 +48 0x5C5C //RX_FDEQ_GAIN_9 +49 0x5C5C //RX_FDEQ_GAIN_10 +50 0x5C48 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0303 //RX_FDEQ_BIN_3 +67 0x0303 //RX_FDEQ_BIN_4 +68 0x0303 //RX_FDEQ_BIN_5 +69 0x0303 //RX_FDEQ_BIN_6 +70 0x0303 //RX_FDEQ_BIN_7 +71 0x0A0A //RX_FDEQ_BIN_8 +72 0x0A0E //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0360 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4A4C //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5A5C //RX_FDEQ_GAIN_7 +47 0x5C5C //RX_FDEQ_GAIN_8 +48 0x5C5C //RX_FDEQ_GAIN_9 +49 0x5C5C //RX_FDEQ_GAIN_10 +50 0x5C48 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0303 //RX_FDEQ_BIN_3 +67 0x0303 //RX_FDEQ_BIN_4 +68 0x0303 //RX_FDEQ_BIN_5 +69 0x0303 //RX_FDEQ_BIN_6 +70 0x0303 //RX_FDEQ_BIN_7 +71 0x0A0A //RX_FDEQ_BIN_8 +72 0x0A0E //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#RX 2 +157 0x000C //RX_RECVFUNC_MODE_0 +158 0x0000 //RX_RECVFUNC_MODE_1 +159 0x0000 //RX_SAMPLINGFREQ_SIG +160 0x0000 //RX_SAMPLINGFREQ_PROC +161 0x000A //RX_FRAME_SZ +162 0x0000 //RX_DELAY_OPT +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +167 0x0800 //RX_PGA +168 0x7FFF //RX_A_HP +169 0x4000 //RX_B_PE +170 0x7800 //RX_THR_PITCH_DET_0 +171 0x7000 //RX_THR_PITCH_DET_1 +172 0x6000 //RX_THR_PITCH_DET_2 +173 0x0008 //RX_PITCH_BFR_LEN +174 0x0003 //RX_SBD_PITCH_DET +175 0x0100 //RX_PP_RESRV_0 +176 0x0020 //RX_PP_RESRV_1 +177 0x0400 //RX_N_SN_EST +178 0x000C //RX_N2_SN_EST +179 0x0014 //RX_NS_LVL_CTRL +180 0xF800 //RX_THR_SN_EST +181 0x7E00 //RX_LAMBDA_PFILT +182 0x000A //RX_FENS_RESRV_0 +183 0x0190 //RX_FENS_RESRV_1 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +187 0x0002 //RX_EXTRA_NS_L +188 0x0800 //RX_EXTRA_NS_A +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +192 0x199A //RX_A_POST_FLT +193 0x0000 //RX_LMT_THRD +194 0x4000 //RX_LMT_ALPHA +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4A4C //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5A5C //RX_FDEQ_GAIN_7 +204 0x5C5C //RX_FDEQ_GAIN_8 +205 0x5C5C //RX_FDEQ_GAIN_9 +206 0x5C5C //RX_FDEQ_GAIN_10 +207 0x5C48 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0303 //RX_FDEQ_BIN_3 +224 0x0303 //RX_FDEQ_BIN_4 +225 0x0303 //RX_FDEQ_BIN_5 +226 0x0303 //RX_FDEQ_BIN_6 +227 0x0303 //RX_FDEQ_BIN_7 +228 0x0A0A //RX_FDEQ_BIN_8 +229 0x0A0E //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +268 0x0002 //RX_FILTINDX +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0360 //RX_TDDRC_DRC_GAIN +282 0x7C00 //RX_LAMBDA_PKA_FP +283 0x2000 //RX_TPKA_FP +284 0x2000 //RX_MIN_G_FP +285 0x0080 //RX_MAX_G_FP +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +288 0x0000 //RX_MAXLEVEL_CNG +289 0x3000 //RX_BWE_UV_TH +290 0x3000 //RX_BWE_UV_TH2 +291 0x1800 //RX_BWE_UV_TH3 +292 0x1000 //RX_BWE_V_TH +293 0x04CD //RX_BWE_GAIN1_V_TH1 +294 0x0F33 //RX_BWE_GAIN1_V_TH2 +295 0x7333 //RX_BWE_UV_EQ +296 0x199A //RX_BWE_V_EQ +297 0x7333 //RX_BWE_TONE_TH +298 0x0004 //RX_BWE_UV_HOLD_T +299 0x6CCD //RX_BWE_GAIN2_ALPHA +300 0x799A //RX_BWE_GAIN3_ALPHA +301 0x001E //RX_BWE_CUTOFF +302 0x3000 //RX_BWE_GAINFILL +303 0x3200 //RX_BWE_MAXTH_TONE +304 0x2000 //RX_BWE_EQ_0 +305 0x2000 //RX_BWE_EQ_1 +306 0x2000 //RX_BWE_EQ_2 +307 0x2000 //RX_BWE_EQ_3 +308 0x2000 //RX_BWE_EQ_4 +309 0x2000 //RX_BWE_EQ_5 +310 0x2000 //RX_BWE_EQ_6 +311 0x0000 //RX_BWE_RESRV_0 +312 0x0000 //RX_BWE_RESRV_1 +313 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0360 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4A4C //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5A5C //RX_FDEQ_GAIN_7 +204 0x5C5C //RX_FDEQ_GAIN_8 +205 0x5C5C //RX_FDEQ_GAIN_9 +206 0x5C5C //RX_FDEQ_GAIN_10 +207 0x5C48 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0303 //RX_FDEQ_BIN_3 +224 0x0303 //RX_FDEQ_BIN_4 +225 0x0303 //RX_FDEQ_BIN_5 +226 0x0303 //RX_FDEQ_BIN_6 +227 0x0303 //RX_FDEQ_BIN_7 +228 0x0A0A //RX_FDEQ_BIN_8 +229 0x0A0E //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0360 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4A4C //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5A5C //RX_FDEQ_GAIN_7 +204 0x5C5C //RX_FDEQ_GAIN_8 +205 0x5C5C //RX_FDEQ_GAIN_9 +206 0x5C5C //RX_FDEQ_GAIN_10 +207 0x5C48 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0303 //RX_FDEQ_BIN_3 +224 0x0303 //RX_FDEQ_BIN_4 +225 0x0303 //RX_FDEQ_BIN_5 +226 0x0303 //RX_FDEQ_BIN_6 +227 0x0303 //RX_FDEQ_BIN_7 +228 0x0A0A //RX_FDEQ_BIN_8 +229 0x0A0E //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0360 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4A4C //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5A5C //RX_FDEQ_GAIN_7 +204 0x5C5C //RX_FDEQ_GAIN_8 +205 0x5C5C //RX_FDEQ_GAIN_9 +206 0x5C5C //RX_FDEQ_GAIN_10 +207 0x5C48 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0303 //RX_FDEQ_BIN_3 +224 0x0303 //RX_FDEQ_BIN_4 +225 0x0303 //RX_FDEQ_BIN_5 +226 0x0303 //RX_FDEQ_BIN_6 +227 0x0303 //RX_FDEQ_BIN_7 +228 0x0A0A //RX_FDEQ_BIN_8 +229 0x0A0E //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0360 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4A4C //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5A5C //RX_FDEQ_GAIN_7 +204 0x5C5C //RX_FDEQ_GAIN_8 +205 0x5C5C //RX_FDEQ_GAIN_9 +206 0x5C5C //RX_FDEQ_GAIN_10 +207 0x5C48 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0303 //RX_FDEQ_BIN_3 +224 0x0303 //RX_FDEQ_BIN_4 +225 0x0303 //RX_FDEQ_BIN_5 +226 0x0303 //RX_FDEQ_BIN_6 +227 0x0303 //RX_FDEQ_BIN_7 +228 0x0A0A //RX_FDEQ_BIN_8 +229 0x0A0E //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0360 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4A4C //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5A5C //RX_FDEQ_GAIN_7 +204 0x5C5C //RX_FDEQ_GAIN_8 +205 0x5C5C //RX_FDEQ_GAIN_9 +206 0x5C5C //RX_FDEQ_GAIN_10 +207 0x5C48 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0303 //RX_FDEQ_BIN_3 +224 0x0303 //RX_FDEQ_BIN_4 +225 0x0303 //RX_FDEQ_BIN_5 +226 0x0303 //RX_FDEQ_BIN_6 +227 0x0303 //RX_FDEQ_BIN_7 +228 0x0A0A //RX_FDEQ_BIN_8 +229 0x0A0E //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0360 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4A4C //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5A5C //RX_FDEQ_GAIN_7 +204 0x5C5C //RX_FDEQ_GAIN_8 +205 0x5C5C //RX_FDEQ_GAIN_9 +206 0x5C5C //RX_FDEQ_GAIN_10 +207 0x5C48 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0303 //RX_FDEQ_BIN_3 +224 0x0303 //RX_FDEQ_BIN_4 +225 0x0303 //RX_FDEQ_BIN_5 +226 0x0303 //RX_FDEQ_BIN_6 +227 0x0303 //RX_FDEQ_BIN_7 +228 0x0A0A //RX_FDEQ_BIN_8 +229 0x0A0E //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0360 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4A4C //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5A5C //RX_FDEQ_GAIN_7 +204 0x5C5C //RX_FDEQ_GAIN_8 +205 0x5C5C //RX_FDEQ_GAIN_9 +206 0x5C5C //RX_FDEQ_GAIN_10 +207 0x5C48 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0303 //RX_FDEQ_BIN_3 +224 0x0303 //RX_FDEQ_BIN_4 +225 0x0303 //RX_FDEQ_BIN_5 +226 0x0303 //RX_FDEQ_BIN_6 +227 0x0303 //RX_FDEQ_BIN_7 +228 0x0A0A //RX_FDEQ_BIN_8 +229 0x0A0E //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 + +#CASE_NAME HANDSET-HANDSET_HAC-TMOBILE_US-WB +#PARAM_MODE FULL +#PARAM_TYPE TX+2RX +#TOTAL_CUSTOM_STEP 7+7 +#TX +0 0x0000 //TX_OPERATION_MODE_0 +1 0x0000 //TX_OPERATION_MODE_1 +2 0x0036 //TX_PATCH_REG +3 0x2F7F //TX_SENDFUNC_MODE_0 +4 0x0000 //TX_SENDFUNC_MODE_1 +5 0x0002 //TX_NUM_MIC +6 0x0001 //TX_SAMPLINGFREQ_SIG +7 0x0001 //TX_SAMPLINGFREQ_PROC +8 0x000A //TX_FRAME_SZ_SIG +9 0x000A //TX_FRAME_SZ +10 0x0000 //TX_DELAY_OPT +11 0x0028 //TX_MAX_TAIL_LENGTH +12 0x0001 //TX_NUM_LOUTCHN +13 0x0001 //TX_MAXNUM_AECREF +14 0x0000 //TX_DBG_FUNC_REG +15 0x0000 //TX_DBG_FUNC_REG1 +16 0x0000 //TX_SYS_RESRV_0 +17 0x0000 //TX_SYS_RESRV_1 +18 0x0000 //TX_SYS_RESRV_2 +19 0x0000 //TX_SYS_RESRV_3 +20 0x0000 //TX_DIST2REF0 +21 0x00A3 //TX_DIST2REF1 +22 0x0000 //TX_DIST2REF_02 +23 0x0000 //TX_DIST2REF_03 +24 0x0000 //TX_DIST2REF_04 +25 0x0000 //TX_DIST2REF_05 +26 0x0000 //TX_MMIC +27 0x1000 //TX_PGA_0 +28 0x1000 //TX_PGA_1 +29 0x1000 //TX_PGA_2 +30 0x0000 //TX_PGA_3 +31 0x0000 //TX_PGA_4 +32 0x0000 //TX_PGA_5 +33 0x0000 //TX_MIC_PAIRS +34 0x0000 //TX_MIC_PAIRS_HS +35 0x0002 //TX_MICS_FOR_BF +36 0x0000 //TX_MIC_PAIRS_FORL1 +37 0x0002 //TX_MICS_OF_PAIR0 +38 0x0002 //TX_MICS_OF_PAIR1 +39 0x0002 //TX_MICS_OF_PAIR2 +40 0x0002 //TX_MICS_OF_PAIR3 +41 0x0000 //TX_MIC_DATA_SRC0 +42 0x0002 //TX_MIC_DATA_SRC1 +43 0x0001 //TX_MIC_DATA_SRC2 +44 0x0000 //TX_MIC_DATA_SRC3 +45 0x0000 //TX_MIC_PAIR_CH_04 +46 0x0000 //TX_MIC_PAIR_CH_05 +47 0x0000 //TX_MIC_PAIR_CH_10 +48 0x0000 //TX_MIC_PAIR_CH_11 +49 0x0000 //TX_MIC_PAIR_CH_12 +50 0x0000 //TX_MIC_PAIR_CH_13 +51 0x0000 //TX_MIC_PAIR_CH_14 +52 0x05DC //TX_HD_BIN_MASK +53 0x0010 //TX_HD_SUBAND_MASK +54 0x19A1 //TX_HD_FRAME_AVG_MASK +55 0x0320 //TX_HD_MIN_FRQ +56 0x1000 //TX_HD_ALPHA_PSD +57 0x1100 //TX_T_PHPR1 +58 0x0000 //TX_T_PHPR2 +59 0x0000 //TX_T_PTPR +60 0x0000 //TX_T_PNPR +61 0x0000 //TX_T_PAPR1 +62 0xEE6C //TX_T_PSDVAT +63 0x0800 //TX_CNT +64 0x4000 //TX_ANTI_HOWL_GAIN +65 0x0001 //TX_MICFORBFMARK_0 +66 0x0001 //TX_MICFORBFMARK_1 +67 0x0001 //TX_MICFORBFMARK_2 +68 0x0001 //TX_MICFORBFMARK_3 +69 0x0001 //TX_MICFORBFMARK_4 +70 0x0001 //TX_MICFORBFMARK_5 +71 0x0000 //TX_DIST2REF_10 +72 0x3A66 //TX_DIST2REF_11 +73 0x0000 //TX_DIST2REF2 +74 0x0000 //TX_DIST2REF_13 +75 0x0000 //TX_DIST2REF_14 +76 0x0000 //TX_DIST2REF_15 +77 0x0000 //TX_DIST2REF_20 +78 0x0000 //TX_DIST2REF_21 +79 0x0000 //TX_DIST2REF_22 +80 0x0000 //TX_DIST2REF_23 +81 0x0000 //TX_DIST2REF_24 +82 0x0000 //TX_DIST2REF_25 +83 0x0000 //TX_DIST2REF_30 +84 0x0000 //TX_DIST2REF_31 +85 0x0000 //TX_DIST2REF_32 +86 0x0000 //TX_DIST2REF_33 +87 0x0000 //TX_DIST2REF_34 +88 0x0000 //TX_DIST2REF_35 +89 0x0000 //TX_MIC_LOC_00 +90 0x0000 //TX_MIC_LOC_01 +91 0x0000 //TX_MIC_LOC_02 +92 0x0000 //TX_MIC_LOC_03 +93 0x0000 //TX_MIC_LOC_04 +94 0x0000 //TX_MIC_LOC_05 +95 0x0000 //TX_MIC_LOC_10 +96 0x0000 //TX_MIC_LOC_11 +97 0x0000 //TX_MIC_LOC_12 +98 0x0000 //TX_MIC_LOC_13 +99 0x0000 //TX_MIC_LOC_14 +100 0x0000 //TX_MIC_LOC_15 +101 0x0000 //TX_MIC_LOC_20 +102 0x0000 //TX_MIC_LOC_21 +103 0x0000 //TX_MIC_LOC_22 +104 0x0000 //TX_MIC_LOC_23 +105 0x0000 //TX_MIC_LOC_24 +106 0x0000 //TX_MIC_LOC_25 +107 0x0800 //TX_MIC_REFBLK_VOLUME +108 0x0AAC //TX_MIC_BLOCK_VOLUME +109 0x0000 //TX_INVERSE_MASK +110 0x0000 //TX_ADCS_MASK +111 0x04D0 //TX_ADCS_GAIN +112 0x4000 //TX_NFC_GAINFAC +113 0x0000 //TX_MAINMIC_BLKFACTOR +114 0x0000 //TX_REFMIC_BLKFACTOR +115 0x0000 //TX_BLMIC_BLKFACTOR +116 0x0000 //TX_BRMIC_BLKFACTOR +117 0x0031 //TX_MICBLK_START_BIN +118 0x0060 //TX_MICBLK_END_BIN +119 0x0015 //TX_MICBLK_FE_HOLD +120 0xFFF2 //TX_MICBLK_MR_EXP_TH +121 0xFFF2 //TX_MICBLK_LR_EXP_TH +122 0x0000 //TX_FENE_HOLD +123 0x4000 //TX_FE_ENER_TH_MTS +124 0x0004 //TX_FE_ENER_TH_EXP +125 0x6000 //TX_C_POST_FLT_MIC_MAINBLK +126 0x6000 //TX_C_POST_FLT_MIC_REFBLK +127 0x0010 //TX_MIC_BLOCK_N +128 0x7B02 //TX_A_HP +129 0x4000 //TX_B_PE +130 0x1800 //TX_THR_PITCH_DET_0 +131 0x1000 //TX_THR_PITCH_DET_1 +132 0x0800 //TX_THR_PITCH_DET_2 +133 0x0008 //TX_PITCH_BFR_LEN +134 0x0003 //TX_SBD_PITCH_DET +135 0x0050 //TX_TD_AEC_L +136 0x4000 //TX_MU0_UNP_TD_AEC +137 0x1000 //TX_MU0_PTD_TD_AEC +138 0x0000 //TX_PP_RESRV_0 +139 0x2A94 //TX_PP_RESRV_1 +140 0x55F0 //TX_PP_RESRV_2 +141 0x0000 //TX_PP_RESRV_3 +142 0x0000 //TX_PP_RESRV_4 +143 0x0000 //TX_PP_RESRV_5 +144 0x0000 //TX_PP_RESRV_6 +145 0x0000 //TX_PP_RESRV_7 +146 0x0028 //TX_TAIL_LENGTH +147 0x0800 //TX_AEC_REF_GAIN_0 +148 0x0800 //TX_AEC_REF_GAIN_1 +149 0x0800 //TX_AEC_REF_GAIN_2 +150 0x6000 //TX_EAD_THR +151 0x2000 //TX_THR_RE_EST +152 0x0100 //TX_MIN_EQ_RE_EST_0 +153 0x0100 //TX_MIN_EQ_RE_EST_1 +154 0x0100 //TX_MIN_EQ_RE_EST_2 +155 0x0200 //TX_MIN_EQ_RE_EST_3 +156 0x0200 //TX_MIN_EQ_RE_EST_4 +157 0x0200 //TX_MIN_EQ_RE_EST_5 +158 0x0200 //TX_MIN_EQ_RE_EST_6 +159 0x0200 //TX_MIN_EQ_RE_EST_7 +160 0x1000 //TX_MIN_EQ_RE_EST_8 +161 0x1000 //TX_MIN_EQ_RE_EST_9 +162 0x1000 //TX_MIN_EQ_RE_EST_10 +163 0x0400 //TX_MIN_EQ_RE_EST_11 +164 0x1000 //TX_MIN_EQ_RE_EST_12 +165 0x3000 //TX_LAMBDA_RE_EST +166 0x1000 //TX_LAMBDA_CB_NLE +167 0x0400 //TX_C_POST_FLT +168 0x4000 //TX_GAIN_NP +169 0x003C //TX_SE_HOLD_N +170 0x0046 //TX_DT_HOLD_N +171 0x03E8 //TX_DT2_HOLD_N +172 0x6666 //TX_AEC_RESRV_0 +173 0x0000 //TX_AEC_RESRV_1 +174 0x0014 //TX_AEC_RESRV_2 +175 0x0000 //TX_MIC_DELAY_LENGTH +176 0x0000 //TX_REF_DELAY_LENGTH +177 0x0000 //TX_ADD_LINEIN_GAINL +178 0x0000 //TX_ADD_LINEIN_GAINH +179 0x0000 //TX_MIN_EQ_RE_EST_14 +180 0x0000 //TX_DTD_THR1_8 +181 0x7FFF //TX_DTD_THR2_8 +182 0x0000 //TX_DTD_MIC_BLK2 +183 0x0008 //TX_FRQ_LIN_LEN +184 0x7FFF //TX_FRQ_AEC_LEN_RHO +185 0x6000 //TX_MU0_UNP_FRQ_AEC +186 0x4000 //TX_MU0_PTD_FRQ_AEC +187 0x000A //TX_MINENOISETH +188 0x0800 //TX_MU0_RE_EST +189 0x0001 //TX_AEC_NUM_CH +190 0x0000 //TX_BIGECHOATTENUATION_MAX +191 0x2000 //TX_A_POST_FLT_MICBLK +192 0x0000 //TX_BLKENERTH +193 0x0000 //TX_BLKENERHIGHTH +194 0x0000 //TX_NORMENERTH +195 0x0000 //TX_NORMENERHIGHTH +196 0x0000 //TX_NORMENERHIGHTHL +197 0x7000 //TX_DTD_THR1_0 +198 0x7000 //TX_DTD_THR1_1 +199 0x7000 //TX_DTD_THR1_2 +200 0x7F00 //TX_DTD_THR1_3 +201 0x7F00 //TX_DTD_THR1_4 +202 0x7F00 //TX_DTD_THR1_5 +203 0x7F00 //TX_DTD_THR1_6 +204 0x2000 //TX_DTD_THR2_0 +205 0x2000 //TX_DTD_THR2_1 +206 0x2000 //TX_DTD_THR2_2 +207 0x1000 //TX_DTD_THR2_3 +208 0x1000 //TX_DTD_THR2_4 +209 0x1000 //TX_DTD_THR2_5 +210 0x1000 //TX_DTD_THR2_6 +211 0x7FFF //TX_DTD_THR3 +212 0x0000 //TX_SPK_CUT_K +213 0x1B58 //TX_DT_CUT_K +214 0x0100 //TX_DT_CUT_THR +215 0x04EB //TX_COMFORT_G +216 0x01F4 //TX_POWER_YOUT_TH +217 0x4000 //TX_FDPFGAINECHO +218 0x0000 //TX_DTD_HD_THR +219 0x0000 //TX_SPK_CUT_K_S +220 0x0000 //TX_DTD_MIC_BLK +221 0x0400 //TX_ADPT_STRICT_L +222 0x0200 //TX_ADPT_STRICT_H +223 0x0000 //TX_RATIO_DT_L_TH_LOW +224 0x0000 //TX_RATIO_DT_H_TH_LOW +225 0x0000 //TX_RATIO_DT_L_TH_HIGH +226 0x0000 //TX_RATIO_DT_H_TH_HIGH +227 0x0000 //TX_RATIO_DT_L0_TH +228 0x0200 //TX_B_POST_FILT_ECHO_L +229 0x2000 //TX_B_POST_FILT_ECHO_H +230 0x0200 //TX_MIN_G_CTRL_ECHO +231 0x7FFF //TX_B_LESSCUT_RTO_ECHO +232 0x0000 //TX_EPD_OFFSET_00 +233 0x0000 //TX_EPD_OFFST_01 +234 0x0000 //TX_RATIO_DT_L0_TH_HIGH +235 0x3A98 //TX_RATIO_DT_H_TH_CUT +236 0x7FFF //TX_MIN_EQ_RE_EST_13 +237 0x0000 //TX_DTD_THR1_7 +238 0x0000 //TX_DTD_THR2_7 +239 0x0800 //TX_DT_RESRV_7 +240 0x0800 //TX_DT_RESRV_8 +241 0x0000 //TX_DT_RESRV_9 +242 0xF600 //TX_THR_SN_EST_0 +243 0xFA00 //TX_THR_SN_EST_1 +244 0xFB00 //TX_THR_SN_EST_2 +245 0xF800 //TX_THR_SN_EST_3 +246 0xFA00 //TX_THR_SN_EST_4 +247 0xF800 //TX_THR_SN_EST_5 +248 0xF800 //TX_THR_SN_EST_6 +249 0xF700 //TX_THR_SN_EST_7 +250 0x0000 //TX_DELTA_THR_SN_EST_0 +251 0x01A0 //TX_DELTA_THR_SN_EST_1 +252 0x0200 //TX_DELTA_THR_SN_EST_2 +253 0x0200 //TX_DELTA_THR_SN_EST_3 +254 0x0100 //TX_DELTA_THR_SN_EST_4 +255 0x0200 //TX_DELTA_THR_SN_EST_5 +256 0x0100 //TX_DELTA_THR_SN_EST_6 +257 0x0200 //TX_DELTA_THR_SN_EST_7 +258 0x4000 //TX_LAMBDA_NN_EST_0 +259 0x5000 //TX_LAMBDA_NN_EST_1 +260 0x4000 //TX_LAMBDA_NN_EST_2 +261 0x4000 //TX_LAMBDA_NN_EST_3 +262 0x4000 //TX_LAMBDA_NN_EST_4 +263 0x4000 //TX_LAMBDA_NN_EST_5 +264 0x4000 //TX_LAMBDA_NN_EST_6 +265 0x4000 //TX_LAMBDA_NN_EST_7 +266 0x0400 //TX_N_SN_EST +267 0x001E //TX_INBEAM_T +268 0x0041 //TX_INBEAMHOLDT +269 0x2000 //TX_G_STRICT +270 0x0000 //TX_EQ_THR_BF +271 0x799A //TX_LAMBDA_EQ_BF +272 0x1000 //TX_NE_RTO_TH +273 0x1000 //TX_NE_RTO_TH_L +274 0x2000 //TX_MAINREFRTOH_TH_H +275 0x1400 //TX_MAINREFRTOH_TH_L +276 0x2000 //TX_MAINREFRTO_TH_H +277 0x1400 //TX_MAINREFRTO_TH_L +278 0x0000 //TX_MAINREFRTO_TH_EQ +279 0x1000 //TX_B_POST_FLT_0 +280 0x4000 //TX_B_POST_FLT_1 +281 0x0018 //TX_NS_LVL_CTRL_0 +282 0x0019 //TX_NS_LVL_CTRL_1 +283 0x0018 //TX_NS_LVL_CTRL_2 +284 0x0019 //TX_NS_LVL_CTRL_3 +285 0x001A //TX_NS_LVL_CTRL_4 +286 0x001E //TX_NS_LVL_CTRL_5 +287 0x001C //TX_NS_LVL_CTRL_6 +288 0x001C //TX_NS_LVL_CTRL_7 +289 0x000E //TX_MIN_GAIN_S_0 +290 0x0012 //TX_MIN_GAIN_S_1 +291 0x0012 //TX_MIN_GAIN_S_2 +292 0x0012 //TX_MIN_GAIN_S_3 +293 0x0018 //TX_MIN_GAIN_S_4 +294 0x0018 //TX_MIN_GAIN_S_5 +295 0x0018 //TX_MIN_GAIN_S_6 +296 0x0018 //TX_MIN_GAIN_S_7 +297 0x5000 //TX_NMOS_SUP +298 0x0000 //TX_NS_MAX_PRI_SNR_TH +299 0x0000 //TX_NMOS_SUP_MENSA +300 0x7FFF //TX_SNRI_SUP_0 +301 0x5000 //TX_SNRI_SUP_1 +302 0x4000 //TX_SNRI_SUP_2 +303 0x4000 //TX_SNRI_SUP_3 +304 0x4000 //TX_SNRI_SUP_4 +305 0x4000 //TX_SNRI_SUP_5 +306 0x4000 //TX_SNRI_SUP_6 +307 0x4000 //TX_SNRI_SUP_7 +308 0x4000 //TX_THR_LFNS +309 0x0018 //TX_G_LFNS +310 0x09C4 //TX_GAIN0_NTH +311 0x000A //TX_MUSIC_MORENS +312 0x7FFF //TX_A_POST_FILT_0 +313 0x2000 //TX_A_POST_FILT_1 +314 0x7000 //TX_A_POST_FILT_S_0 +315 0x3000 //TX_A_POST_FILT_S_1 +316 0x3000 //TX_A_POST_FILT_S_2 +317 0x2000 //TX_A_POST_FILT_S_3 +318 0x7000 //TX_A_POST_FILT_S_4 +319 0x7000 //TX_A_POST_FILT_S_5 +320 0x7000 //TX_A_POST_FILT_S_6 +321 0x7000 //TX_A_POST_FILT_S_7 +322 0x1000 //TX_B_POST_FILT_0 +323 0x4000 //TX_B_POST_FILT_1 +324 0x4000 //TX_B_POST_FILT_2 +325 0x4000 //TX_B_POST_FILT_3 +326 0x4000 //TX_B_POST_FILT_4 +327 0x4000 //TX_B_POST_FILT_5 +328 0x5000 //TX_B_POST_FILT_6 +329 0x4000 //TX_B_POST_FILT_7 +330 0x4000 //TX_B_LESSCUT_RTO_S_0 +331 0x6000 //TX_B_LESSCUT_RTO_S_1 +332 0x6000 //TX_B_LESSCUT_RTO_S_2 +333 0x6000 //TX_B_LESSCUT_RTO_S_3 +334 0x7FFF //TX_B_LESSCUT_RTO_S_4 +335 0x6000 //TX_B_LESSCUT_RTO_S_5 +336 0x6000 //TX_B_LESSCUT_RTO_S_6 +337 0x7FFF //TX_B_LESSCUT_RTO_S_7 +338 0x7C29 //TX_LAMBDA_PFILT +339 0x7C29 //TX_LAMBDA_PFILT_S_0 +340 0x7C29 //TX_LAMBDA_PFILT_S_1 +341 0x7C29 //TX_LAMBDA_PFILT_S_2 +342 0x7C29 //TX_LAMBDA_PFILT_S_3 +343 0x7C29 //TX_LAMBDA_PFILT_S_4 +344 0x7C29 //TX_LAMBDA_PFILT_S_5 +345 0x7C29 //TX_LAMBDA_PFILT_S_6 +346 0x7C29 //TX_LAMBDA_PFILT_S_7 +347 0x0200 //TX_K_PEPPER +348 0x0600 //TX_A_PEPPER +349 0x1D4C //TX_K_PEPPER_HF +350 0x0400 //TX_A_PEPPER_HF +351 0x0001 //TX_HMNC_BST_FLG +352 0x4000 //TX_HMNC_BST_THR +353 0x0800 //TX_DT_BINVAD_TH_0 +354 0x0800 //TX_DT_BINVAD_TH_1 +355 0x0800 //TX_DT_BINVAD_TH_2 +356 0x0800 //TX_DT_BINVAD_TH_3 +357 0x0000 //TX_DT_BINVAD_ENDF +358 0x1000 //TX_C_POST_FLT_DT +359 0x7FFF //TX_NS_B_POST_FLT_LESSCUT +360 0x0100 //TX_DT_BOOST +361 0x0000 //TX_BF_SGRAD_FLG +362 0x0005 //TX_BF_DVG_TH +363 0x001E //TX_SN_C_F +364 0x0000 //TX_K_APT +365 0x0001 //TX_NOISEDET +366 0x0190 //TX_NDETCT +367 0x000A //TX_NOISE_TH_0 +368 0x7FFF //TX_NOISE_TH_0_2 +369 0x7FFF //TX_NOISE_TH_0_3 +370 0x0139 //TX_NOISE_TH_1 +371 0x0479 //TX_NOISE_TH_2 +372 0x2328 //TX_NOISE_TH_3 +373 0x4422 //TX_NOISE_TH_4 +374 0x5586 //TX_NOISE_TH_5 +375 0x4425 //TX_NOISE_TH_5_2 +376 0x0032 //TX_NOISE_TH_5_3 +377 0x4E20 //TX_NOISE_TH_5_4 +378 0x21E8 //TX_NOISE_TH_6 +379 0x0014 //TX_MINENOISE_TH +380 0xD508 //TX_MORENS_TFMASK_TH +381 0x0001 //TX_DRC_QUIET_FLOOR +382 0x6D60 //TX_RATIODTL_CUT_TH +383 0x0DAC //TX_DT_CUT_K1 +384 0x00A5 //TX_OUT_ENER_S_TH_CLEAN +385 0x00A5 //TX_OUT_ENER_S_TH_LESSCLEAN +386 0x00A5 //TX_OUT_ENER_S_TH_NOISY +387 0x0029 //TX_OUT_ENER_TH_NOISE +388 0x00CE //TX_OUT_ENER_TH_SPEECH +389 0x2000 //TX_SN_NPB_GAIN +390 0x0000 //TX_NN_NPB_GAIN +391 0x3000 //TX_POST_MASK_SUP_HSNE +392 0x07D0 //TX_TAIL_DET_TH +393 0x4000 //TX_B_LESSCUT_RTO_WTA +394 0x0000 //TX_MEL_G_R +395 0x0080 //TX_SUPHIGH_TH +396 0x0500 //TX_MASK_G_R +397 0x0002 //TX_EXTRA_NS_L +398 0x1800 //TX_C_POST_FLT_MASK +399 0x7FFF //TX_A_POST_FLT_WNS +400 0x0148 //TX_MIN_G_LOW300HZ +401 0x0004 //TX_MAXLEVEL_CNG +402 0x00B4 //TX_STN_NOISE_TH +403 0x4000 //TX_POST_MASK_SUP +404 0x7FFF //TX_POST_MASK_ADJUST +405 0x00C8 //TX_NS_ENOISE_MIC0_TH +406 0x0014 //TX_MINENOISE_MIC0_TH +407 0x012C //TX_MINENOISE_MIC0_S_TH +408 0x4900 //TX_MIN_G_CTRL_SSNS +409 0x1000 //TX_METAL_RTO_THR +410 0x0FA0 //TX_NS_FP_K_METAL +411 0x3A98 //TX_NOISEDET_BOOST_TH +412 0x0FA0 //TX_NSMOOTH_TH +413 0x0000 //TX_NS_RESRV_8 +414 0x1800 //TX_RHO_UPB +415 0x2328 //TX_N_HOLD_HS +416 0x006E //TX_N_RHO_BFR0 +417 0x7FFF //TX_LAMBDA_ARSP_EST +418 0x0100 //TX_EXTRA_GAIN_MICBLOCK +419 0x0333 //TX_THR_STD_NSR +420 0x019A //TX_THR_STD_PLH +421 0x03E8 //TX_N_HOLD_STD +422 0x0066 //TX_THR_STD_RHO +423 0x2800 //TX_BF_RESET_THR_HS +424 0x0CCD //TX_SB_RTO_MEAN_TH +425 0x0300 //TX_SB_RHO_MEAN_TH_NTALK +426 0x1C00 //TX_SB_RTO_MEAN_TH_ABN +427 0x2EE0 //TX_SB_RTO_MEAN_TH_RUB +428 0x0000 //TX_WTA_EN_RTO_TH +429 0x1400 //TX_TOP_ENER_TH_F +430 0x0100 //TX_DESIRED_TALK_HOLDT +431 0x0800 //TX_MIC_BLOCK_FACTOR +432 0x0000 //TX_NSEST_BFRLRNRDC +433 0x0000 //TX_THR_POST_FLT_HS +434 0x0010 //TX_HS_VAD_BIN +435 0x2666 //TX_THR_VAD_HS +436 0x2CCD //TX_MEAN_RTO_MIN_TH2 +437 0x0032 //TX_SILENCE_T +438 0x0000 //TX_A_POST_FLT_WTA +439 0x799A //TX_LAMBDA_PFLT_WTA +440 0x05A8 //TX_SB_RHO_MEAN2_TH +441 0x0384 //TX_SB_RHO_MEAN3_TH +442 0x0000 //TX_HS_RESRV_4 +443 0x0000 //TX_HS_RESRV_5 +444 0x0001 //TX_DOA_VAD_THR_1 +445 0x003C //TX_DOA_VAD_THR_2 +446 0x0028 //TX_DOA_VAD_THR1_0 +447 0x0028 //TX_DOA_VAD_THR1_1 +448 0x0000 //TX_SRC_DOA_RNG_LOW_0A +449 0x001E //TX_SRC_DOA_RNG_HIGH_0A +450 0x005A //TX_DFLT_SRC_DOA_0A +451 0x0000 //TX_SRC_DOA_RNG_LOW_0B +452 0x0000 //TX_SRC_DOA_RNG_HIGH_0B +453 0x0000 //TX_DFLT_SRC_DOA_0B +454 0x0000 //TX_SRC_DOA_RNG_LOW_0C +455 0x0000 //TX_SRC_DOA_RNG_HIGH_0C +456 0x0000 //TX_DFLT_SRC_DOA_0C +457 0x0000 //TX_SRC_DOA_RNG_LOW_0D +458 0x0000 //TX_SRC_DOA_RNG_HIGH_0D +459 0x0000 //TX_DFLT_SRC_DOA_0D +460 0x0000 //TX_SRC_DOA_RNG_LOW_1A +461 0x00B4 //TX_SRC_DOA_RNG_HIGH_1A +462 0x005A //TX_DFLT_SRC_DOA_1A +463 0x0000 //TX_SRC_DOA_RNG_LOW_1B +464 0x00B4 //TX_SRC_DOA_RNG_HIGH_1B +465 0x005A //TX_DFLT_SRC_DOA_1B +466 0x0000 //TX_SRC_DOA_RNG_LOW_1C +467 0x00B4 //TX_SRC_DOA_RNG_HIGH_1C +468 0x005A //TX_DFLT_SRC_DOA_1C +469 0x0000 //TX_SRC_DOA_RNG_LOW_1D +470 0x00B4 //TX_SRC_DOA_RNG_HIGH_1D +471 0x005A //TX_DFLT_SRC_DOA_1D +472 0x0100 //TX_BF_HOLDOFF_T +473 0x7FFF //TX_DOA_COST_FACTOR +474 0x0D9A //TX_MAINTOREFR_TH0 +475 0x071C //TX_DOA_TRK_THR +476 0x012C //TX_DOA_TRACK_HT +477 0x0200 //TX_N1_HOLD_HF +478 0x0100 //TX_N2_HOLD_HF +479 0x2A3D //TX_BF_RESET_THR_HF +480 0x7333 //TX_DOA_SMOOTH +481 0x0800 //TX_MU_BF +482 0x0800 //TX_BF_MU_LF_B2 +483 0x0040 //TX_BF_FC_END_BIN_B2 +484 0x0020 //TX_BF_FC_END_BIN +485 0x0000 //TX_HF_RESRV_25 +486 0x0000 //TX_HF_RESRV_26 +487 0x0007 //TX_N_DOA_SEED +488 0x0001 //TX_FINE_DOA_SEARCH_FLG +489 0x0000 //TX_HF_RESRV_27 +490 0x038E //TX_DLT_SRC_DOA_RNG +491 0x0200 //TX_BF_MU_LF +492 0x0000 //TX_DFLT_SRC_LOC_0 +493 0x7FFF //TX_DFLT_SRC_LOC_1 +494 0x0000 //TX_DFLT_SRC_LOC_2 +495 0x038E //TX_DOA_TRACK_VADTH +496 0x0000 //TX_DOA_TRACK_NEW +497 0x0280 //TX_NOR_OFF_THR +498 0x7C00 //TX_MORE_ON_700HZ_THR +499 0x0200 //TX_MU_BF_ADPT_NS +500 0x0000 //TX_ADAPT_LEN +501 0x6666 //TX_MORE_SNS +502 0x0000 //TX_NOR_OFF_TH1 +503 0x0000 //TX_WIDE_MASK_TH +504 0xD333 //TX_SUBSNRATIOHIGH4MEANBCK_THR +505 0x6000 //TX_C_POST_FLT_CUT +506 0x2000 //TX_RADIODTLV +507 0x0320 //TX_POWER_LINEIN_TH +508 0x0014 //TX_FE_VADCOUNT_TH_FC +509 0x000A //TX_ECHO_SUPP_FC +510 0x0C80 //TX_ECHO_TH +511 0x6666 //TX_MIC_TO_BFGAIN +512 0x0000 //TX_MICTOBFGAIN0 +513 0x0000 //TX_FASTMUE_TH +514 0x3000 //TX_DEREVERB_LF_MU +515 0x34CD //TX_DEREVERB_HF_MU +516 0x0007 //TX_DEREVERB_DELAY +517 0x0004 //TX_DEREVERB_COEF_LEN +518 0x0003 //TX_DEREVERB_DNR +519 0x0000 //TX_DEREVERB_ALPHA +520 0x0000 //TX_DEREVERB_BETA +521 0x0000 //TX_GSC_RTOL_TH +522 0x0000 //TX_GSC_RTOH_TH +523 0x7E2C //TX_WIDE2_MEANHTH +524 0x0000 //TX_DR_RESRV_5 +525 0x0000 //TX_DR_RESRV_6 +526 0x0000 //TX_DR_RESRV_7 +527 0x0000 //TX_DR_RESRV_8 +528 0x1333 //TX_WIND_MARK_TH +529 0x399A //TX_CORR_THR +530 0x0004 //TX_SNR_THR +531 0x0010 //TX_ENGY_THR +532 0x1770 //TX_CORR_HIGH_TH +533 0x6000 //TX_ENGY_THR_2 +534 0x3400 //TX_MEAN_RTO_THR +535 0x0028 //TX_WNS_ENOISE_MIC0_TH +536 0x3000 //TX_RATIOMICL_TH +537 0x7FFF //TX_CALIG_HS +538 0x0000 //TX_LVL_CTRL +539 0x0010 //TX_WIND_SUPRTO +540 0x0014 //TX_WNS_MIN_G +541 0x0600 //TX_WNS_B_POST_FLT +542 0x3000 //TX_RATIOMICH_TH +543 0xD120 //TX_WIND_INBEAM_L_TH +544 0x0FA0 //TX_WIND_INBEAM_H_TH +545 0x2000 //TX_WNS_RESRV_0 +546 0x59D8 //TX_WNS_RESRV_1 +547 0x0200 //TX_WNS_RESRV_2 +548 0x0000 //TX_WNS_RESRV_3 +549 0x0000 //TX_WNS_RESRV_4 +550 0x0000 //TX_WNS_RESRV_5 +551 0x0000 //TX_WNS_RESRV_6 +552 0x0000 //TX_BVE_NOISE_FLOOR_0 +553 0x0070 //TX_BVE_NOISE_FLOOR_1 +554 0x0070 //TX_BVE_NOISE_FLOOR_2 +555 0x0010 //TX_BVE_NOISE_FLOOR_3 +556 0x0070 //TX_BVE_NOISE_FLOOR_4 +557 0x00B0 //TX_BVE_NOISE_FLOOR_5 +558 0x0E66 //TX_BVE_NOISE_FLOOR_6 +559 0x0050 //TX_BVE_NOISE_FLOOR_7 +560 0x770A //TX_BVE_NOISE_FLOOR_8 +561 0x0000 //TX_BVE_NOISE_FLOOR_9 +562 0x0000 //TX_BVE_IN_N +563 0x0000 //TX_BVE_OUT_N +564 0x0000 //TX_BVE_MICALPHA_DOWN +565 0x0000 //TX_PB_RESRV_1 +566 0x0030 //TX_FDEQ_SUBNUM +567 0x5C54 //TX_FDEQ_GAIN_0 +568 0x5048 //TX_FDEQ_GAIN_1 +569 0x4C4C //TX_FDEQ_GAIN_2 +570 0x474A //TX_FDEQ_GAIN_3 +571 0x4D43 //TX_FDEQ_GAIN_4 +572 0x4245 //TX_FDEQ_GAIN_5 +573 0x4B48 //TX_FDEQ_GAIN_6 +574 0x4D4A //TX_FDEQ_GAIN_7 +575 0x3D3E //TX_FDEQ_GAIN_8 +576 0x4344 //TX_FDEQ_GAIN_9 +577 0x443C //TX_FDEQ_GAIN_10 +578 0x3E3E //TX_FDEQ_GAIN_11 +579 0x3D42 //TX_FDEQ_GAIN_12 +580 0x4548 //TX_FDEQ_GAIN_13 +581 0x4848 //TX_FDEQ_GAIN_14 +582 0x4848 //TX_FDEQ_GAIN_15 +583 0x4848 //TX_FDEQ_GAIN_16 +584 0x4848 //TX_FDEQ_GAIN_17 +585 0x4848 //TX_FDEQ_GAIN_18 +586 0x4848 //TX_FDEQ_GAIN_19 +587 0x4848 //TX_FDEQ_GAIN_20 +588 0x4848 //TX_FDEQ_GAIN_21 +589 0x4848 //TX_FDEQ_GAIN_22 +590 0x4848 //TX_FDEQ_GAIN_23 +591 0x0202 //TX_FDEQ_BIN_0 +592 0x0104 //TX_FDEQ_BIN_1 +593 0x0502 //TX_FDEQ_BIN_2 +594 0x0202 //TX_FDEQ_BIN_3 +595 0x0504 //TX_FDEQ_BIN_4 +596 0x0708 //TX_FDEQ_BIN_5 +597 0x0808 //TX_FDEQ_BIN_6 +598 0x050E //TX_FDEQ_BIN_7 +599 0x0B0C //TX_FDEQ_BIN_8 +600 0x0F0F //TX_FDEQ_BIN_9 +601 0x0F0F //TX_FDEQ_BIN_10 +602 0x0F28 //TX_FDEQ_BIN_11 +603 0x0611 //TX_FDEQ_BIN_12 +604 0x0000 //TX_FDEQ_BIN_13 +605 0x0000 //TX_FDEQ_BIN_14 +606 0x0000 //TX_FDEQ_BIN_15 +607 0x0000 //TX_FDEQ_BIN_16 +608 0x0000 //TX_FDEQ_BIN_17 +609 0x0000 //TX_FDEQ_BIN_18 +610 0x0000 //TX_FDEQ_BIN_19 +611 0x0000 //TX_FDEQ_BIN_20 +612 0x0000 //TX_FDEQ_BIN_21 +613 0x0000 //TX_FDEQ_BIN_22 +614 0x0000 //TX_FDEQ_BIN_23 +615 0x0000 //TX_FDEQ_PADDING +616 0x0030 //TX_PREEQ_SUBNUM_MIC0 +617 0x4848 //TX_PREEQ_GAIN_MIC0_0 +618 0x4848 //TX_PREEQ_GAIN_MIC0_1 +619 0x4848 //TX_PREEQ_GAIN_MIC0_2 +620 0x4848 //TX_PREEQ_GAIN_MIC0_3 +621 0x4848 //TX_PREEQ_GAIN_MIC0_4 +622 0x4848 //TX_PREEQ_GAIN_MIC0_5 +623 0x4848 //TX_PREEQ_GAIN_MIC0_6 +624 0x4848 //TX_PREEQ_GAIN_MIC0_7 +625 0x4848 //TX_PREEQ_GAIN_MIC0_8 +626 0x4848 //TX_PREEQ_GAIN_MIC0_9 +627 0x4848 //TX_PREEQ_GAIN_MIC0_10 +628 0x4848 //TX_PREEQ_GAIN_MIC0_11 +629 0x4848 //TX_PREEQ_GAIN_MIC0_12 +630 0x4848 //TX_PREEQ_GAIN_MIC0_13 +631 0x4848 //TX_PREEQ_GAIN_MIC0_14 +632 0x4848 //TX_PREEQ_GAIN_MIC0_15 +633 0x4848 //TX_PREEQ_GAIN_MIC0_16 +634 0x4848 //TX_PREEQ_GAIN_MIC0_17 +635 0x4848 //TX_PREEQ_GAIN_MIC0_18 +636 0x4848 //TX_PREEQ_GAIN_MIC0_19 +637 0x4848 //TX_PREEQ_GAIN_MIC0_20 +638 0x4848 //TX_PREEQ_GAIN_MIC0_21 +639 0x4848 //TX_PREEQ_GAIN_MIC0_22 +640 0x4848 //TX_PREEQ_GAIN_MIC0_23 +641 0x251A //TX_PREEQ_BIN_MIC0_0 +642 0x0F0F //TX_PREEQ_BIN_MIC0_1 +643 0x0C0C //TX_PREEQ_BIN_MIC0_2 +644 0x0C0F //TX_PREEQ_BIN_MIC0_3 +645 0x0F0F //TX_PREEQ_BIN_MIC0_4 +646 0x0F09 //TX_PREEQ_BIN_MIC0_5 +647 0x0909 //TX_PREEQ_BIN_MIC0_6 +648 0x0908 //TX_PREEQ_BIN_MIC0_7 +649 0x0700 //TX_PREEQ_BIN_MIC0_8 +650 0x0000 //TX_PREEQ_BIN_MIC0_9 +651 0x0000 //TX_PREEQ_BIN_MIC0_10 +652 0x0000 //TX_PREEQ_BIN_MIC0_11 +653 0x0000 //TX_PREEQ_BIN_MIC0_12 +654 0x0000 //TX_PREEQ_BIN_MIC0_13 +655 0x0000 //TX_PREEQ_BIN_MIC0_14 +656 0x0000 //TX_PREEQ_BIN_MIC0_15 +657 0x0000 //TX_PREEQ_BIN_MIC0_16 +658 0x0000 //TX_PREEQ_BIN_MIC0_17 +659 0x0000 //TX_PREEQ_BIN_MIC0_18 +660 0x0000 //TX_PREEQ_BIN_MIC0_19 +661 0x0000 //TX_PREEQ_BIN_MIC0_20 +662 0x0000 //TX_PREEQ_BIN_MIC0_21 +663 0x0000 //TX_PREEQ_BIN_MIC0_22 +664 0x0000 //TX_PREEQ_BIN_MIC0_23 +665 0x0030 //TX_PREEQ_SUBNUM_MIC1 +666 0x4848 //TX_PREEQ_GAIN_MIC1_0 +667 0x4848 //TX_PREEQ_GAIN_MIC1_1 +668 0x4848 //TX_PREEQ_GAIN_MIC1_2 +669 0x4848 //TX_PREEQ_GAIN_MIC1_3 +670 0x4848 //TX_PREEQ_GAIN_MIC1_4 +671 0x4848 //TX_PREEQ_GAIN_MIC1_5 +672 0x494A //TX_PREEQ_GAIN_MIC1_6 +673 0x4B4E //TX_PREEQ_GAIN_MIC1_7 +674 0x4F50 //TX_PREEQ_GAIN_MIC1_8 +675 0x5254 //TX_PREEQ_GAIN_MIC1_9 +676 0x5659 //TX_PREEQ_GAIN_MIC1_10 +677 0x5C5E //TX_PREEQ_GAIN_MIC1_11 +678 0x6265 //TX_PREEQ_GAIN_MIC1_12 +679 0x6970 //TX_PREEQ_GAIN_MIC1_13 +680 0x4848 //TX_PREEQ_GAIN_MIC1_14 +681 0x4848 //TX_PREEQ_GAIN_MIC1_15 +682 0x4848 //TX_PREEQ_GAIN_MIC1_16 +683 0x4848 //TX_PREEQ_GAIN_MIC1_17 +684 0x4848 //TX_PREEQ_GAIN_MIC1_18 +685 0x4848 //TX_PREEQ_GAIN_MIC1_19 +686 0x4848 //TX_PREEQ_GAIN_MIC1_20 +687 0x4848 //TX_PREEQ_GAIN_MIC1_21 +688 0x4848 //TX_PREEQ_GAIN_MIC1_22 +689 0x4848 //TX_PREEQ_GAIN_MIC1_23 +690 0x0202 //TX_PREEQ_BIN_MIC1_0 +691 0x0203 //TX_PREEQ_BIN_MIC1_1 +692 0x0303 //TX_PREEQ_BIN_MIC1_2 +693 0x0304 //TX_PREEQ_BIN_MIC1_3 +694 0x0405 //TX_PREEQ_BIN_MIC1_4 +695 0x0506 //TX_PREEQ_BIN_MIC1_5 +696 0x0708 //TX_PREEQ_BIN_MIC1_6 +697 0x090A //TX_PREEQ_BIN_MIC1_7 +698 0x0B0C //TX_PREEQ_BIN_MIC1_8 +699 0x0D0E //TX_PREEQ_BIN_MIC1_9 +700 0x0F10 //TX_PREEQ_BIN_MIC1_10 +701 0x1011 //TX_PREEQ_BIN_MIC1_11 +702 0x1104 //TX_PREEQ_BIN_MIC1_12 +703 0x101B //TX_PREEQ_BIN_MIC1_13 +704 0x0000 //TX_PREEQ_BIN_MIC1_14 +705 0x0000 //TX_PREEQ_BIN_MIC1_15 +706 0x0000 //TX_PREEQ_BIN_MIC1_16 +707 0x0000 //TX_PREEQ_BIN_MIC1_17 +708 0x0000 //TX_PREEQ_BIN_MIC1_18 +709 0x0000 //TX_PREEQ_BIN_MIC1_19 +710 0x0000 //TX_PREEQ_BIN_MIC1_20 +711 0x0000 //TX_PREEQ_BIN_MIC1_21 +712 0x0000 //TX_PREEQ_BIN_MIC1_22 +713 0x0000 //TX_PREEQ_BIN_MIC1_23 +714 0x0030 //TX_PREEQ_SUBNUM_MIC2 +715 0x4848 //TX_PREEQ_GAIN_MIC2_0 +716 0x4848 //TX_PREEQ_GAIN_MIC2_1 +717 0x4848 //TX_PREEQ_GAIN_MIC2_2 +718 0x4848 //TX_PREEQ_GAIN_MIC2_3 +719 0x4848 //TX_PREEQ_GAIN_MIC2_4 +720 0x4848 //TX_PREEQ_GAIN_MIC2_5 +721 0x4848 //TX_PREEQ_GAIN_MIC2_6 +722 0x4848 //TX_PREEQ_GAIN_MIC2_7 +723 0x4848 //TX_PREEQ_GAIN_MIC2_8 +724 0x4848 //TX_PREEQ_GAIN_MIC2_9 +725 0x4848 //TX_PREEQ_GAIN_MIC2_10 +726 0x4848 //TX_PREEQ_GAIN_MIC2_11 +727 0x4848 //TX_PREEQ_GAIN_MIC2_12 +728 0x4848 //TX_PREEQ_GAIN_MIC2_13 +729 0x4848 //TX_PREEQ_GAIN_MIC2_14 +730 0x4848 //TX_PREEQ_GAIN_MIC2_15 +731 0x4848 //TX_PREEQ_GAIN_MIC2_16 +732 0x4848 //TX_PREEQ_GAIN_MIC2_17 +733 0x4848 //TX_PREEQ_GAIN_MIC2_18 +734 0x4848 //TX_PREEQ_GAIN_MIC2_19 +735 0x4848 //TX_PREEQ_GAIN_MIC2_20 +736 0x4848 //TX_PREEQ_GAIN_MIC2_21 +737 0x4848 //TX_PREEQ_GAIN_MIC2_22 +738 0x4848 //TX_PREEQ_GAIN_MIC2_23 +739 0x0608 //TX_PREEQ_BIN_MIC2_0 +740 0x0808 //TX_PREEQ_BIN_MIC2_1 +741 0x0808 //TX_PREEQ_BIN_MIC2_2 +742 0x0808 //TX_PREEQ_BIN_MIC2_3 +743 0x0808 //TX_PREEQ_BIN_MIC2_4 +744 0x0808 //TX_PREEQ_BIN_MIC2_5 +745 0x0808 //TX_PREEQ_BIN_MIC2_6 +746 0x0808 //TX_PREEQ_BIN_MIC2_7 +747 0x0808 //TX_PREEQ_BIN_MIC2_8 +748 0x0808 //TX_PREEQ_BIN_MIC2_9 +749 0x0808 //TX_PREEQ_BIN_MIC2_10 +750 0x0808 //TX_PREEQ_BIN_MIC2_11 +751 0x0808 //TX_PREEQ_BIN_MIC2_12 +752 0x0808 //TX_PREEQ_BIN_MIC2_13 +753 0x0808 //TX_PREEQ_BIN_MIC2_14 +754 0x0200 //TX_PREEQ_BIN_MIC2_15 +755 0x0000 //TX_PREEQ_BIN_MIC2_16 +756 0x0000 //TX_PREEQ_BIN_MIC2_17 +757 0x0000 //TX_PREEQ_BIN_MIC2_18 +758 0x0000 //TX_PREEQ_BIN_MIC2_19 +759 0x0000 //TX_PREEQ_BIN_MIC2_20 +760 0x0000 //TX_PREEQ_BIN_MIC2_21 +761 0x0000 //TX_PREEQ_BIN_MIC2_22 +762 0x0000 //TX_PREEQ_BIN_MIC2_23 +763 0x0006 //TX_MASKING_ABILITY +764 0x0800 //TX_NND_WEIGHT +765 0x0062 //TX_MIC_CALIBRATION_0 +766 0x0062 //TX_MIC_CALIBRATION_1 +767 0x0062 //TX_MIC_CALIBRATION_2 +768 0x0062 //TX_MIC_CALIBRATION_3 +769 0x0046 //TX_MIC_PWR_BIAS_0 +770 0x0046 //TX_MIC_PWR_BIAS_1 +771 0x0046 //TX_MIC_PWR_BIAS_2 +772 0x0046 //TX_MIC_PWR_BIAS_3 +773 0x0000 //TX_GAIN_LIMIT_0 +774 0x0000 //TX_GAIN_LIMIT_1 +775 0x0006 //TX_GAIN_LIMIT_2 +776 0x0007 //TX_GAIN_LIMIT_3 +777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN +778 0x7FDE //TX_BVE_VAD0_ALPHAUP +779 0x7F3A //TX_BVE_VAD0_ALPHADOWN +780 0x2000 //TX_BVE_GAINWEIGHT_NOFEVADLI +781 0x7F5B //TX_BVE_FEVADLI_ALPHA +782 0x7F19 //TX_BVE_NOVAD0_ALPHAUP +783 0x1000 //TX_TDDRC_ALPHA_UP_01 +784 0x1000 //TX_TDDRC_ALPHA_UP_02 +785 0x1000 //TX_TDDRC_ALPHA_UP_03 +786 0x1000 //TX_TDDRC_ALPHA_UP_04 +787 0x7EB8 //TX_TDDRC_ALPHA_DWN_01 +788 0x7EB8 //TX_TDDRC_ALPHA_DWN_02 +789 0x7EB8 //TX_TDDRC_ALPHA_DWN_03 +790 0x7EB8 //TX_TDDRC_ALPHA_DWN_04 +791 0x7FFF //TX_TDDRC_TD_DRC_LIMIT +792 0x0800 //TX_TDDRC_POST_LIMIT_GAIN +793 0x0000 //TX_TDDRC_RESRV_0 +794 0x0000 //TX_TDDRC_RESRV_1 +795 0x0018 //TX_FDDRC_BAND_MARGIN_0 +796 0x0030 //TX_FDDRC_BAND_MARGIN_1 +797 0x0050 //TX_FDDRC_BAND_MARGIN_2 +798 0x0080 //TX_FDDRC_BAND_MARGIN_3 +799 0x0007 //TX_FDDRC_BLOCK_EXP +800 0x5000 //TX_FDDRC_THRD_2_0 +801 0x5000 //TX_FDDRC_THRD_2_1 +802 0x5000 //TX_FDDRC_THRD_2_2 +803 0x5000 //TX_FDDRC_THRD_2_3 +804 0x6400 //TX_FDDRC_THRD_3_0 +805 0x6400 //TX_FDDRC_THRD_3_1 +806 0x6400 //TX_FDDRC_THRD_3_2 +807 0x6400 //TX_FDDRC_THRD_3_3 +808 0x2000 //TX_FDDRC_SLANT_0_0 +809 0x2000 //TX_FDDRC_SLANT_0_1 +810 0x2000 //TX_FDDRC_SLANT_0_2 +811 0x2000 //TX_FDDRC_SLANT_0_3 +812 0x5333 //TX_FDDRC_SLANT_1_0 +813 0x5333 //TX_FDDRC_SLANT_1_1 +814 0x5333 //TX_FDDRC_SLANT_1_2 +815 0x5333 //TX_FDDRC_SLANT_1_3 +816 0x0010 //TX_DEADMIC_SILENCE_TH +817 0x0600 //TX_MIC_DEGRADE_TH +818 0x0078 //TX_DEADMIC_CNT +819 0x0078 //TX_MIC_DEGRADE_CNT +820 0x0000 //TX_FDDRC_RESRV_4 +821 0x0000 //TX_FDDRC_RESRV_5 +822 0x0000 //TX_FDDRC_RESRV_6 +823 0x7FFF //TX_KS_NOISEPASTE_FACTOR +824 0x0001 //TX_KS_CONFIG +825 0x7FFF //TX_KS_GAIN_MIN +826 0x0000 //TX_KS_RESRV_0 +827 0x0000 //TX_KS_RESRV_1 +828 0x0000 //TX_KS_RESRV_2 +829 0x7C00 //TX_LAMBDA_PKA_FP +830 0x2000 //TX_TPKA_FP +831 0x0080 //TX_MIN_G_FP +832 0x2000 //TX_MAX_G_FP +833 0x0FA0 //TX_FFP_FP_K_METAL +834 0x4000 //TX_A_POST_FLT_FP +835 0x0F5C //TX_RTO_OUTBEAM_TH +836 0x4CCD //TX_TPKA_FP_THD +837 0x0000 //TX_MAX_G_FP_BLK +838 0x0000 //TX_FFP_FADEIN +839 0x0000 //TX_FFP_FADEOUT +840 0x0000 //TX_WHISPERCTH +841 0x0000 //TX_WHISPERHOLDT +842 0x0000 //TX_WHISP_ENTHH +843 0x0000 //TX_WHISP_ENTHL +844 0x0000 //TX_WHISP_RTOTH +845 0x0000 //TX_WHISP_RTOTH2 +846 0x0096 //TX_MUTE_PERIOD +847 0x0000 //TX_FADE_IN_PERIOD +848 0x0100 //TX_FFP_RESRV_2 +849 0x0020 //TX_FFP_RESRV_3 +850 0x0000 //TX_FFP_RESRV_4 +851 0x0000 //TX_FFP_RESRV_5 +852 0x0000 //TX_FFP_RESRV_6 +853 0x0002 //TX_FILTINDX +854 0x0002 //TX_TDDRC_THRD_0 +855 0x0003 //TX_TDDRC_THRD_1 +856 0x1500 //TX_TDDRC_THRD_2 +857 0x1500 //TX_TDDRC_THRD_3 +858 0x3000 //TX_TDDRC_SLANT_0 +859 0x6E00 //TX_TDDRC_SLANT_1 +860 0x1000 //TX_TDDRC_ALPHA_UP_00 +861 0x7EB8 //TX_TDDRC_ALPHA_DWN_00 +862 0x0000 //TX_TDDRC_HMNC_FLAG +863 0x199A //TX_TDDRC_HMNC_GAIN +864 0x0000 //TX_TDDRC_SMT_FLAG +865 0x0CCD //TX_TDDRC_SMT_W +866 0x0715 //TX_TDDRC_DRC_GAIN +867 0x7FFF //TX_TDDRC_LMT_THRD +868 0x0000 //TX_TDDRC_LMT_ALPHA +869 0x0000 //TX_TFMASKLTH +870 0x0000 //TX_TFMASKLTHL +871 0x0CCD //TX_TFMASKHTH +872 0x199A //TX_TFMASKLTH_BINVAD +873 0xFCCD //TX_TFMASKLTH_NS_EST +874 0xF800 //TX_TFMASKLTH_DOA +875 0x0CCD //TX_TFMASKTH_BLESSCUT +876 0x2000 //TX_B_LESSCUT_RTO_MASK +877 0x1C00 //TX_SB_RHO_MEAN_TH_ABN +878 0x2000 //TX_B_POST_FLT_MASK +879 0x0000 //TX_B_POST_FLT_MASK1 +880 0x6333 //TX_GAIN_WIND_MASK +881 0x0000 //TX_TFMASK_BFSTRICT_MUSIC +882 0x0000 //TX_TFMASK_BFSTRICT_NOMUSIC +883 0x7333 //TX_FASTNS_OUTIN_TH +884 0x0CCD //TX_FASTNS_TFMASK_TH +885 0x0CCD //TX_FASTNS_TFMASKBIN_TH1 +886 0x0CCD //TX_FASTNS_TFMASKBIN_TH2 +887 0x0CCD //TX_FASTNS_TFMASKBIN_TH3 +888 0x00C8 //TX_FASTNS_ARSPC_TH +889 0xC000 //TX_FASTNS_MASK5_TH +890 0x0810 //TX_POSTSSA_MIN_G_VR_MASK +891 0x1000 //TX_A_LESSCUT_RTO_MASK +892 0x1770 //TX_FASTNS_NOISETH +893 0xC000 //TX_FASTNS_SSA_THLFL +894 0xC000 //TX_FASTNS_SSA_THHFL +895 0xCCCC //TX_FASTNS_SSA_THLFH +896 0xD999 //TX_FASTNS_SSA_THHFH +897 0x2329 //TX_SENDFUNC_REG_MICMUTE +898 0x0010 //TX_SENDFUNC_REG_MICMUTE1 +899 0x0320 //TX_MICMUTE_RATIO_THR +900 0x0140 //TX_MICMUTE_AMP_THR +901 0x0004 //TX_MICMUTE_HPF_IND +902 0x00C0 //TX_MICMUTE_LOG_EYR_TH +903 0x000A //TX_MICMUTE_CVG_TIME +904 0x0008 //TX_MICMUTE_RELEASE_TIME +905 0x0CD0 //TX_MIC_VOLUME_MIC0MUTE +906 0x0000 //TX_MICMUTE_EPD_OFFSET_0 +907 0x0028 //TX_MICMUTE_FRQ_AEC_L +908 0x7999 //TX_MICMUTE_EAD_THR +909 0x7FFF //TX_MICMUTE_LAMBDA_CB_NLE +910 0x3000 //TX_MICMUTE_LAMBDA_RE_EST +911 0x7C00 //TX_DTD_THR1_MICMUTE_0 +912 0x5DC0 //TX_DTD_THR1_MICMUTE_1 +913 0x7FFF //TX_DTD_THR1_MICMUTE_2 +914 0x7FFF //TX_DTD_THR1_MICMUTE_3 +915 0x2000 //TX_DTD_THR2_MICMUTE_0 +916 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_0 +917 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_1 +918 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_2 +919 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_3 +920 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_4 +921 0x7FFF //TX_MICMUTE_C_POST_FLT +922 0x03E8 //TX_MICMUTE_DT_CUT_K +923 0x0001 //TX_MICMUTE_DT_CUT_THR +924 0x03E8 //TX_MICMUTE_DT_CUT_K2 +925 0x0001 //TX_MICMUTE_DT_CUT_THR2 +926 0x0064 //TX_MICMUTE_DT2_HOLD_N +927 0x1000 //TX_MICMUTE_RATIODTH_THCUT +928 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOL +929 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOH +930 0x0400 //TX_MICMUTE_C_POST_FLT_MASK +931 0x7999 //TX_MICMUTE_RATIODTL_CUT_TH +932 0x3E80 //TX_MICMUTE_DT_CUT_K1 +933 0x0800 //TX_MICMUTE_N2_SN_EST +934 0xFC00 //TX_MICMUTE_THR_SN_EST_0 +935 0x001C //TX_MICMUTE_MIN_G_CTRL_0 +936 0x6000 //TX_MICMUTE_A_POST_FILT_S_0 +937 0x7000 //TX_MICMUTE_B_POST_FILT_0 +938 0x2710 //TX_MIC1RUB_AMP_THR +939 0x7FFF //TX_MIC1MUTE_RATIO_THR +940 0x0001 //TX_MIC1MUTE_AMP_THR +941 0x0008 //TX_MIC1MUTE_CVG_TIME +942 0x0008 //TX_MIC1MUTE_RELEASE_TIME +943 0x05A0 //TX_AMS_RESRV_01 +944 0x3FFF //TX_AMS_RESRV_02 +945 0x7FFF //TX_AMS_RESRV_03 +946 0x0000 //TX_AMS_RESRV_04 +947 0x0000 //TX_AMS_RESRV_05 +948 0x0000 //TX_AMS_RESRV_06 +949 0x0000 //TX_AMS_RESRV_07 +950 0x0000 //TX_AMS_RESRV_08 +951 0x0000 //TX_AMS_RESRV_09 +952 0x0000 //TX_AMS_RESRV_10 +953 0x0000 //TX_AMS_RESRV_11 +954 0x0000 //TX_AMS_RESRV_12 +955 0x0000 //TX_AMS_RESRV_13 +956 0x0000 //TX_AMS_RESRV_14 +957 0x0000 //TX_AMS_RESRV_15 +958 0x0000 //TX_AMS_RESRV_16 +959 0x0000 //TX_AMS_RESRV_17 +960 0x0000 //TX_AMS_RESRV_18 +961 0x0000 //TX_AMS_RESRV_19 +#RX +0 0x000C //RX_RECVFUNC_MODE_0 +1 0x0000 //RX_RECVFUNC_MODE_1 +2 0x0001 //RX_SAMPLINGFREQ_SIG +3 0x0001 //RX_SAMPLINGFREQ_PROC +4 0x000A //RX_FRAME_SZ +5 0x0000 //RX_DELAY_OPT +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +10 0x0800 //RX_PGA +11 0x7FFF //RX_A_HP +12 0x4000 //RX_B_PE +13 0x7800 //RX_THR_PITCH_DET_0 +14 0x7000 //RX_THR_PITCH_DET_1 +15 0x6000 //RX_THR_PITCH_DET_2 +16 0x0008 //RX_PITCH_BFR_LEN +17 0x0003 //RX_SBD_PITCH_DET +18 0x0100 //RX_PP_RESRV_0 +19 0x0020 //RX_PP_RESRV_1 +20 0x0400 //RX_N_SN_EST +21 0x000C //RX_N2_SN_EST +22 0x0014 //RX_NS_LVL_CTRL +23 0xF800 //RX_THR_SN_EST +24 0x7E00 //RX_LAMBDA_PFILT +25 0x000A //RX_FENS_RESRV_0 +26 0x0190 //RX_FENS_RESRV_1 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +30 0x0002 //RX_EXTRA_NS_L +31 0x0800 //RX_EXTRA_NS_A +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +35 0x199A //RX_A_POST_FLT +36 0x0000 //RX_LMT_THRD +37 0x4000 //RX_LMT_ALPHA +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4A4C //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5A5C //RX_FDEQ_GAIN_7 +47 0x5C5C //RX_FDEQ_GAIN_8 +48 0x5C5C //RX_FDEQ_GAIN_9 +49 0x5C5C //RX_FDEQ_GAIN_10 +50 0x5C5C //RX_FDEQ_GAIN_11 +51 0x5C5C //RX_FDEQ_GAIN_12 +52 0x5C5C //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0505 //RX_FDEQ_BIN_3 +67 0x0505 //RX_FDEQ_BIN_4 +68 0x0505 //RX_FDEQ_BIN_5 +69 0x0505 //RX_FDEQ_BIN_6 +70 0x0505 //RX_FDEQ_BIN_7 +71 0x160C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F10 //RX_FDEQ_BIN_11 +75 0x1011 //RX_FDEQ_BIN_12 +76 0x1104 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +111 0x0002 //RX_FILTINDX +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0400 //RX_TDDRC_DRC_GAIN +125 0x7C00 //RX_LAMBDA_PKA_FP +126 0x2000 //RX_TPKA_FP +127 0x2000 //RX_MIN_G_FP +128 0x0080 //RX_MAX_G_FP +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +131 0x0000 //RX_MAXLEVEL_CNG +132 0x3000 //RX_BWE_UV_TH +133 0x3000 //RX_BWE_UV_TH2 +134 0x1800 //RX_BWE_UV_TH3 +135 0x1000 //RX_BWE_V_TH +136 0x04CD //RX_BWE_GAIN1_V_TH1 +137 0x0F33 //RX_BWE_GAIN1_V_TH2 +138 0x7333 //RX_BWE_UV_EQ +139 0x199A //RX_BWE_V_EQ +140 0x7333 //RX_BWE_TONE_TH +141 0x0004 //RX_BWE_UV_HOLD_T +142 0x6CCD //RX_BWE_GAIN2_ALPHA +143 0x799A //RX_BWE_GAIN3_ALPHA +144 0x001E //RX_BWE_CUTOFF +145 0x3000 //RX_BWE_GAINFILL +146 0x3200 //RX_BWE_MAXTH_TONE +147 0x2000 //RX_BWE_EQ_0 +148 0x2000 //RX_BWE_EQ_1 +149 0x2000 //RX_BWE_EQ_2 +150 0x2000 //RX_BWE_EQ_3 +151 0x2000 //RX_BWE_EQ_4 +152 0x2000 //RX_BWE_EQ_5 +153 0x2000 //RX_BWE_EQ_6 +154 0x0000 //RX_BWE_RESRV_0 +155 0x0000 //RX_BWE_RESRV_1 +156 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0400 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4A4C //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5A5C //RX_FDEQ_GAIN_7 +47 0x5C5C //RX_FDEQ_GAIN_8 +48 0x5C5C //RX_FDEQ_GAIN_9 +49 0x5C5C //RX_FDEQ_GAIN_10 +50 0x5C5C //RX_FDEQ_GAIN_11 +51 0x5C5C //RX_FDEQ_GAIN_12 +52 0x5C5C //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0505 //RX_FDEQ_BIN_3 +67 0x0505 //RX_FDEQ_BIN_4 +68 0x0505 //RX_FDEQ_BIN_5 +69 0x0505 //RX_FDEQ_BIN_6 +70 0x0505 //RX_FDEQ_BIN_7 +71 0x160C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F10 //RX_FDEQ_BIN_11 +75 0x1011 //RX_FDEQ_BIN_12 +76 0x1104 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0400 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4A4C //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5A5C //RX_FDEQ_GAIN_7 +47 0x5C5C //RX_FDEQ_GAIN_8 +48 0x5C5C //RX_FDEQ_GAIN_9 +49 0x5C5C //RX_FDEQ_GAIN_10 +50 0x5C5C //RX_FDEQ_GAIN_11 +51 0x5C5C //RX_FDEQ_GAIN_12 +52 0x5C5C //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0505 //RX_FDEQ_BIN_3 +67 0x0505 //RX_FDEQ_BIN_4 +68 0x0505 //RX_FDEQ_BIN_5 +69 0x0505 //RX_FDEQ_BIN_6 +70 0x0505 //RX_FDEQ_BIN_7 +71 0x160C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F10 //RX_FDEQ_BIN_11 +75 0x1011 //RX_FDEQ_BIN_12 +76 0x1104 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0400 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4A4C //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5A5C //RX_FDEQ_GAIN_7 +47 0x5C5C //RX_FDEQ_GAIN_8 +48 0x5C5C //RX_FDEQ_GAIN_9 +49 0x5C5C //RX_FDEQ_GAIN_10 +50 0x5C5C //RX_FDEQ_GAIN_11 +51 0x5C5C //RX_FDEQ_GAIN_12 +52 0x5C5C //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0505 //RX_FDEQ_BIN_3 +67 0x0505 //RX_FDEQ_BIN_4 +68 0x0505 //RX_FDEQ_BIN_5 +69 0x0505 //RX_FDEQ_BIN_6 +70 0x0505 //RX_FDEQ_BIN_7 +71 0x160C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F10 //RX_FDEQ_BIN_11 +75 0x1011 //RX_FDEQ_BIN_12 +76 0x1104 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0400 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4A4C //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5A5C //RX_FDEQ_GAIN_7 +47 0x5C5C //RX_FDEQ_GAIN_8 +48 0x5C5C //RX_FDEQ_GAIN_9 +49 0x5C5C //RX_FDEQ_GAIN_10 +50 0x5C5C //RX_FDEQ_GAIN_11 +51 0x5C5C //RX_FDEQ_GAIN_12 +52 0x5C5C //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0505 //RX_FDEQ_BIN_3 +67 0x0505 //RX_FDEQ_BIN_4 +68 0x0505 //RX_FDEQ_BIN_5 +69 0x0505 //RX_FDEQ_BIN_6 +70 0x0505 //RX_FDEQ_BIN_7 +71 0x160C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F10 //RX_FDEQ_BIN_11 +75 0x1011 //RX_FDEQ_BIN_12 +76 0x1104 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0400 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4A4C //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5A5C //RX_FDEQ_GAIN_7 +47 0x5C5C //RX_FDEQ_GAIN_8 +48 0x5C5C //RX_FDEQ_GAIN_9 +49 0x5C5C //RX_FDEQ_GAIN_10 +50 0x5C5C //RX_FDEQ_GAIN_11 +51 0x5C5C //RX_FDEQ_GAIN_12 +52 0x5C5C //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0505 //RX_FDEQ_BIN_3 +67 0x0505 //RX_FDEQ_BIN_4 +68 0x0505 //RX_FDEQ_BIN_5 +69 0x0505 //RX_FDEQ_BIN_6 +70 0x0505 //RX_FDEQ_BIN_7 +71 0x160C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F10 //RX_FDEQ_BIN_11 +75 0x1011 //RX_FDEQ_BIN_12 +76 0x1104 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0400 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4A4C //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5A5C //RX_FDEQ_GAIN_7 +47 0x5C5C //RX_FDEQ_GAIN_8 +48 0x5C5C //RX_FDEQ_GAIN_9 +49 0x5C5C //RX_FDEQ_GAIN_10 +50 0x5C5C //RX_FDEQ_GAIN_11 +51 0x5C5C //RX_FDEQ_GAIN_12 +52 0x5C5C //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0505 //RX_FDEQ_BIN_3 +67 0x0505 //RX_FDEQ_BIN_4 +68 0x0505 //RX_FDEQ_BIN_5 +69 0x0505 //RX_FDEQ_BIN_6 +70 0x0505 //RX_FDEQ_BIN_7 +71 0x160C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F10 //RX_FDEQ_BIN_11 +75 0x1011 //RX_FDEQ_BIN_12 +76 0x1104 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0400 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4A4C //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5A5C //RX_FDEQ_GAIN_7 +47 0x5C5C //RX_FDEQ_GAIN_8 +48 0x5C5C //RX_FDEQ_GAIN_9 +49 0x5C5C //RX_FDEQ_GAIN_10 +50 0x5C5C //RX_FDEQ_GAIN_11 +51 0x5C5C //RX_FDEQ_GAIN_12 +52 0x5C5C //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0505 //RX_FDEQ_BIN_3 +67 0x0505 //RX_FDEQ_BIN_4 +68 0x0505 //RX_FDEQ_BIN_5 +69 0x0505 //RX_FDEQ_BIN_6 +70 0x0505 //RX_FDEQ_BIN_7 +71 0x160C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F10 //RX_FDEQ_BIN_11 +75 0x1011 //RX_FDEQ_BIN_12 +76 0x1104 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#RX 2 +157 0x000C //RX_RECVFUNC_MODE_0 +158 0x0000 //RX_RECVFUNC_MODE_1 +159 0x0001 //RX_SAMPLINGFREQ_SIG +160 0x0001 //RX_SAMPLINGFREQ_PROC +161 0x000A //RX_FRAME_SZ +162 0x0000 //RX_DELAY_OPT +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +167 0x0800 //RX_PGA +168 0x7FFF //RX_A_HP +169 0x4000 //RX_B_PE +170 0x7800 //RX_THR_PITCH_DET_0 +171 0x7000 //RX_THR_PITCH_DET_1 +172 0x6000 //RX_THR_PITCH_DET_2 +173 0x0008 //RX_PITCH_BFR_LEN +174 0x0003 //RX_SBD_PITCH_DET +175 0x0100 //RX_PP_RESRV_0 +176 0x0020 //RX_PP_RESRV_1 +177 0x0400 //RX_N_SN_EST +178 0x000C //RX_N2_SN_EST +179 0x0014 //RX_NS_LVL_CTRL +180 0xF800 //RX_THR_SN_EST +181 0x7E00 //RX_LAMBDA_PFILT +182 0x000A //RX_FENS_RESRV_0 +183 0x0190 //RX_FENS_RESRV_1 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +187 0x0002 //RX_EXTRA_NS_L +188 0x0800 //RX_EXTRA_NS_A +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +192 0x199A //RX_A_POST_FLT +193 0x0000 //RX_LMT_THRD +194 0x4000 //RX_LMT_ALPHA +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4A4C //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5A5C //RX_FDEQ_GAIN_7 +204 0x5C5C //RX_FDEQ_GAIN_8 +205 0x5C5C //RX_FDEQ_GAIN_9 +206 0x5C5C //RX_FDEQ_GAIN_10 +207 0x5C5C //RX_FDEQ_GAIN_11 +208 0x5C5C //RX_FDEQ_GAIN_12 +209 0x5C5C //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0505 //RX_FDEQ_BIN_3 +224 0x0505 //RX_FDEQ_BIN_4 +225 0x0505 //RX_FDEQ_BIN_5 +226 0x0505 //RX_FDEQ_BIN_6 +227 0x0505 //RX_FDEQ_BIN_7 +228 0x160C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F10 //RX_FDEQ_BIN_11 +232 0x1011 //RX_FDEQ_BIN_12 +233 0x1104 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +268 0x0002 //RX_FILTINDX +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0400 //RX_TDDRC_DRC_GAIN +282 0x7C00 //RX_LAMBDA_PKA_FP +283 0x2000 //RX_TPKA_FP +284 0x2000 //RX_MIN_G_FP +285 0x0080 //RX_MAX_G_FP +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +288 0x0000 //RX_MAXLEVEL_CNG +289 0x3000 //RX_BWE_UV_TH +290 0x3000 //RX_BWE_UV_TH2 +291 0x1800 //RX_BWE_UV_TH3 +292 0x1000 //RX_BWE_V_TH +293 0x04CD //RX_BWE_GAIN1_V_TH1 +294 0x0F33 //RX_BWE_GAIN1_V_TH2 +295 0x7333 //RX_BWE_UV_EQ +296 0x199A //RX_BWE_V_EQ +297 0x7333 //RX_BWE_TONE_TH +298 0x0004 //RX_BWE_UV_HOLD_T +299 0x6CCD //RX_BWE_GAIN2_ALPHA +300 0x799A //RX_BWE_GAIN3_ALPHA +301 0x001E //RX_BWE_CUTOFF +302 0x3000 //RX_BWE_GAINFILL +303 0x3200 //RX_BWE_MAXTH_TONE +304 0x2000 //RX_BWE_EQ_0 +305 0x2000 //RX_BWE_EQ_1 +306 0x2000 //RX_BWE_EQ_2 +307 0x2000 //RX_BWE_EQ_3 +308 0x2000 //RX_BWE_EQ_4 +309 0x2000 //RX_BWE_EQ_5 +310 0x2000 //RX_BWE_EQ_6 +311 0x0000 //RX_BWE_RESRV_0 +312 0x0000 //RX_BWE_RESRV_1 +313 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0400 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4A4C //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5A5C //RX_FDEQ_GAIN_7 +204 0x5C5C //RX_FDEQ_GAIN_8 +205 0x5C5C //RX_FDEQ_GAIN_9 +206 0x5C5C //RX_FDEQ_GAIN_10 +207 0x5C5C //RX_FDEQ_GAIN_11 +208 0x5C5C //RX_FDEQ_GAIN_12 +209 0x5C5C //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0505 //RX_FDEQ_BIN_3 +224 0x0505 //RX_FDEQ_BIN_4 +225 0x0505 //RX_FDEQ_BIN_5 +226 0x0505 //RX_FDEQ_BIN_6 +227 0x0505 //RX_FDEQ_BIN_7 +228 0x160C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F10 //RX_FDEQ_BIN_11 +232 0x1011 //RX_FDEQ_BIN_12 +233 0x1104 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0400 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4A4C //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5A5C //RX_FDEQ_GAIN_7 +204 0x5C5C //RX_FDEQ_GAIN_8 +205 0x5C5C //RX_FDEQ_GAIN_9 +206 0x5C5C //RX_FDEQ_GAIN_10 +207 0x5C5C //RX_FDEQ_GAIN_11 +208 0x5C5C //RX_FDEQ_GAIN_12 +209 0x5C5C //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0505 //RX_FDEQ_BIN_3 +224 0x0505 //RX_FDEQ_BIN_4 +225 0x0505 //RX_FDEQ_BIN_5 +226 0x0505 //RX_FDEQ_BIN_6 +227 0x0505 //RX_FDEQ_BIN_7 +228 0x160C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F10 //RX_FDEQ_BIN_11 +232 0x1011 //RX_FDEQ_BIN_12 +233 0x1104 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0400 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4A4C //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5A5C //RX_FDEQ_GAIN_7 +204 0x5C5C //RX_FDEQ_GAIN_8 +205 0x5C5C //RX_FDEQ_GAIN_9 +206 0x5C5C //RX_FDEQ_GAIN_10 +207 0x5C5C //RX_FDEQ_GAIN_11 +208 0x5C5C //RX_FDEQ_GAIN_12 +209 0x5C5C //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0505 //RX_FDEQ_BIN_3 +224 0x0505 //RX_FDEQ_BIN_4 +225 0x0505 //RX_FDEQ_BIN_5 +226 0x0505 //RX_FDEQ_BIN_6 +227 0x0505 //RX_FDEQ_BIN_7 +228 0x160C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F10 //RX_FDEQ_BIN_11 +232 0x1011 //RX_FDEQ_BIN_12 +233 0x1104 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0400 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4A4C //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5A5C //RX_FDEQ_GAIN_7 +204 0x5C5C //RX_FDEQ_GAIN_8 +205 0x5C5C //RX_FDEQ_GAIN_9 +206 0x5C5C //RX_FDEQ_GAIN_10 +207 0x5C5C //RX_FDEQ_GAIN_11 +208 0x5C5C //RX_FDEQ_GAIN_12 +209 0x5C5C //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0505 //RX_FDEQ_BIN_3 +224 0x0505 //RX_FDEQ_BIN_4 +225 0x0505 //RX_FDEQ_BIN_5 +226 0x0505 //RX_FDEQ_BIN_6 +227 0x0505 //RX_FDEQ_BIN_7 +228 0x160C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F10 //RX_FDEQ_BIN_11 +232 0x1011 //RX_FDEQ_BIN_12 +233 0x1104 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0400 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4A4C //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5A5C //RX_FDEQ_GAIN_7 +204 0x5C5C //RX_FDEQ_GAIN_8 +205 0x5C5C //RX_FDEQ_GAIN_9 +206 0x5C5C //RX_FDEQ_GAIN_10 +207 0x5C5C //RX_FDEQ_GAIN_11 +208 0x5C5C //RX_FDEQ_GAIN_12 +209 0x5C5C //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0505 //RX_FDEQ_BIN_3 +224 0x0505 //RX_FDEQ_BIN_4 +225 0x0505 //RX_FDEQ_BIN_5 +226 0x0505 //RX_FDEQ_BIN_6 +227 0x0505 //RX_FDEQ_BIN_7 +228 0x160C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F10 //RX_FDEQ_BIN_11 +232 0x1011 //RX_FDEQ_BIN_12 +233 0x1104 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0400 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4A4C //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5A5C //RX_FDEQ_GAIN_7 +204 0x5C5C //RX_FDEQ_GAIN_8 +205 0x5C5C //RX_FDEQ_GAIN_9 +206 0x5C5C //RX_FDEQ_GAIN_10 +207 0x5C5C //RX_FDEQ_GAIN_11 +208 0x5C5C //RX_FDEQ_GAIN_12 +209 0x5C5C //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0505 //RX_FDEQ_BIN_3 +224 0x0505 //RX_FDEQ_BIN_4 +225 0x0505 //RX_FDEQ_BIN_5 +226 0x0505 //RX_FDEQ_BIN_6 +227 0x0505 //RX_FDEQ_BIN_7 +228 0x160C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F10 //RX_FDEQ_BIN_11 +232 0x1011 //RX_FDEQ_BIN_12 +233 0x1104 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0400 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4A4C //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5A5C //RX_FDEQ_GAIN_7 +204 0x5C5C //RX_FDEQ_GAIN_8 +205 0x5C5C //RX_FDEQ_GAIN_9 +206 0x5C5C //RX_FDEQ_GAIN_10 +207 0x5C5C //RX_FDEQ_GAIN_11 +208 0x5C5C //RX_FDEQ_GAIN_12 +209 0x5C5C //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0505 //RX_FDEQ_BIN_3 +224 0x0505 //RX_FDEQ_BIN_4 +225 0x0505 //RX_FDEQ_BIN_5 +226 0x0505 //RX_FDEQ_BIN_6 +227 0x0505 //RX_FDEQ_BIN_7 +228 0x160C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F10 //RX_FDEQ_BIN_11 +232 0x1011 //RX_FDEQ_BIN_12 +233 0x1104 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 + +#CASE_NAME HANDSET-HANDSET_HAC-TMOBILE_US-SWB +#PARAM_MODE FULL +#PARAM_TYPE TX+2RX +#TOTAL_CUSTOM_STEP 7+7 +#TX +0 0x0000 //TX_OPERATION_MODE_0 +1 0x0000 //TX_OPERATION_MODE_1 +2 0x0076 //TX_PATCH_REG +3 0x6F7F //TX_SENDFUNC_MODE_0 +4 0x0000 //TX_SENDFUNC_MODE_1 +5 0x0002 //TX_NUM_MIC +6 0x0003 //TX_SAMPLINGFREQ_SIG +7 0x0003 //TX_SAMPLINGFREQ_PROC +8 0x000A //TX_FRAME_SZ_SIG +9 0x000A //TX_FRAME_SZ +10 0x0000 //TX_DELAY_OPT +11 0x0028 //TX_MAX_TAIL_LENGTH +12 0x0001 //TX_NUM_LOUTCHN +13 0x0001 //TX_MAXNUM_AECREF +14 0x0000 //TX_DBG_FUNC_REG +15 0x0000 //TX_DBG_FUNC_REG1 +16 0x0000 //TX_SYS_RESRV_0 +17 0x0000 //TX_SYS_RESRV_1 +18 0x0000 //TX_SYS_RESRV_2 +19 0x0000 //TX_SYS_RESRV_3 +20 0x0000 //TX_DIST2REF0 +21 0x00A3 //TX_DIST2REF1 +22 0x0000 //TX_DIST2REF_02 +23 0x0000 //TX_DIST2REF_03 +24 0x0000 //TX_DIST2REF_04 +25 0x0000 //TX_DIST2REF_05 +26 0x0000 //TX_MMIC +27 0x1000 //TX_PGA_0 +28 0x1000 //TX_PGA_1 +29 0x1000 //TX_PGA_2 +30 0x0000 //TX_PGA_3 +31 0x0000 //TX_PGA_4 +32 0x0000 //TX_PGA_5 +33 0x0000 //TX_MIC_PAIRS +34 0x0000 //TX_MIC_PAIRS_HS +35 0x0002 //TX_MICS_FOR_BF +36 0x0000 //TX_MIC_PAIRS_FORL1 +37 0x0002 //TX_MICS_OF_PAIR0 +38 0x0002 //TX_MICS_OF_PAIR1 +39 0x0002 //TX_MICS_OF_PAIR2 +40 0x0002 //TX_MICS_OF_PAIR3 +41 0x0000 //TX_MIC_DATA_SRC0 +42 0x0002 //TX_MIC_DATA_SRC1 +43 0x0001 //TX_MIC_DATA_SRC2 +44 0x0000 //TX_MIC_DATA_SRC3 +45 0x0000 //TX_MIC_PAIR_CH_04 +46 0x0000 //TX_MIC_PAIR_CH_05 +47 0x0000 //TX_MIC_PAIR_CH_10 +48 0x0000 //TX_MIC_PAIR_CH_11 +49 0x0000 //TX_MIC_PAIR_CH_12 +50 0x0000 //TX_MIC_PAIR_CH_13 +51 0x0000 //TX_MIC_PAIR_CH_14 +52 0x05DC //TX_HD_BIN_MASK +53 0x0010 //TX_HD_SUBAND_MASK +54 0x19A1 //TX_HD_FRAME_AVG_MASK +55 0x0320 //TX_HD_MIN_FRQ +56 0x1000 //TX_HD_ALPHA_PSD +57 0x1100 //TX_T_PHPR1 +58 0x0000 //TX_T_PHPR2 +59 0x0000 //TX_T_PTPR +60 0x0000 //TX_T_PNPR +61 0x0000 //TX_T_PAPR1 +62 0xEE6C //TX_T_PSDVAT +63 0x0800 //TX_CNT +64 0x4000 //TX_ANTI_HOWL_GAIN +65 0x0001 //TX_MICFORBFMARK_0 +66 0x0001 //TX_MICFORBFMARK_1 +67 0x0001 //TX_MICFORBFMARK_2 +68 0x0001 //TX_MICFORBFMARK_3 +69 0x0001 //TX_MICFORBFMARK_4 +70 0x0001 //TX_MICFORBFMARK_5 +71 0x0000 //TX_DIST2REF_10 +72 0x3A66 //TX_DIST2REF_11 +73 0x0000 //TX_DIST2REF2 +74 0x0000 //TX_DIST2REF_13 +75 0x0000 //TX_DIST2REF_14 +76 0x0000 //TX_DIST2REF_15 +77 0x0000 //TX_DIST2REF_20 +78 0x0000 //TX_DIST2REF_21 +79 0x0000 //TX_DIST2REF_22 +80 0x0000 //TX_DIST2REF_23 +81 0x0000 //TX_DIST2REF_24 +82 0x0000 //TX_DIST2REF_25 +83 0x0000 //TX_DIST2REF_30 +84 0x0000 //TX_DIST2REF_31 +85 0x0000 //TX_DIST2REF_32 +86 0x0000 //TX_DIST2REF_33 +87 0x0000 //TX_DIST2REF_34 +88 0x0000 //TX_DIST2REF_35 +89 0x0000 //TX_MIC_LOC_00 +90 0x0000 //TX_MIC_LOC_01 +91 0x0000 //TX_MIC_LOC_02 +92 0x0000 //TX_MIC_LOC_03 +93 0x0000 //TX_MIC_LOC_04 +94 0x0000 //TX_MIC_LOC_05 +95 0x0000 //TX_MIC_LOC_10 +96 0x0000 //TX_MIC_LOC_11 +97 0x0000 //TX_MIC_LOC_12 +98 0x0000 //TX_MIC_LOC_13 +99 0x0000 //TX_MIC_LOC_14 +100 0x0000 //TX_MIC_LOC_15 +101 0x0000 //TX_MIC_LOC_20 +102 0x0000 //TX_MIC_LOC_21 +103 0x0000 //TX_MIC_LOC_22 +104 0x0000 //TX_MIC_LOC_23 +105 0x0000 //TX_MIC_LOC_24 +106 0x0000 //TX_MIC_LOC_25 +107 0x0200 //TX_MIC_REFBLK_VOLUME +108 0x0AAC //TX_MIC_BLOCK_VOLUME +109 0x0000 //TX_INVERSE_MASK +110 0x0000 //TX_ADCS_MASK +111 0x04D0 //TX_ADCS_GAIN +112 0x4000 //TX_NFC_GAINFAC +113 0x0000 //TX_MAINMIC_BLKFACTOR +114 0x0000 //TX_REFMIC_BLKFACTOR +115 0x0000 //TX_BLMIC_BLKFACTOR +116 0x0000 //TX_BRMIC_BLKFACTOR +117 0x0031 //TX_MICBLK_START_BIN +118 0x0060 //TX_MICBLK_END_BIN +119 0x0015 //TX_MICBLK_FE_HOLD +120 0xFFF2 //TX_MICBLK_MR_EXP_TH +121 0xFFF2 //TX_MICBLK_LR_EXP_TH +122 0x0000 //TX_FENE_HOLD +123 0x4000 //TX_FE_ENER_TH_MTS +124 0x0004 //TX_FE_ENER_TH_EXP +125 0x6000 //TX_C_POST_FLT_MIC_MAINBLK +126 0x6000 //TX_C_POST_FLT_MIC_REFBLK +127 0x0010 //TX_MIC_BLOCK_N +128 0x7E56 //TX_A_HP +129 0x4000 //TX_B_PE +130 0x1800 //TX_THR_PITCH_DET_0 +131 0x1000 //TX_THR_PITCH_DET_1 +132 0x0800 //TX_THR_PITCH_DET_2 +133 0x0008 //TX_PITCH_BFR_LEN +134 0x0003 //TX_SBD_PITCH_DET +135 0x0050 //TX_TD_AEC_L +136 0x4000 //TX_MU0_UNP_TD_AEC +137 0x1000 //TX_MU0_PTD_TD_AEC +138 0x0000 //TX_PP_RESRV_0 +139 0x2A94 //TX_PP_RESRV_1 +140 0x55F0 //TX_PP_RESRV_2 +141 0x0000 //TX_PP_RESRV_3 +142 0x0000 //TX_PP_RESRV_4 +143 0x0000 //TX_PP_RESRV_5 +144 0x0000 //TX_PP_RESRV_6 +145 0x0000 //TX_PP_RESRV_7 +146 0x0028 //TX_TAIL_LENGTH +147 0x0080 //TX_AEC_REF_GAIN_0 +148 0x0800 //TX_AEC_REF_GAIN_1 +149 0x0800 //TX_AEC_REF_GAIN_2 +150 0x7900 //TX_EAD_THR +151 0x2000 //TX_THR_RE_EST +152 0x0400 //TX_MIN_EQ_RE_EST_0 +153 0x0400 //TX_MIN_EQ_RE_EST_1 +154 0x0800 //TX_MIN_EQ_RE_EST_2 +155 0x0800 //TX_MIN_EQ_RE_EST_3 +156 0x1000 //TX_MIN_EQ_RE_EST_4 +157 0x1000 //TX_MIN_EQ_RE_EST_5 +158 0x1000 //TX_MIN_EQ_RE_EST_6 +159 0x1000 //TX_MIN_EQ_RE_EST_7 +160 0x1000 //TX_MIN_EQ_RE_EST_8 +161 0x1000 //TX_MIN_EQ_RE_EST_9 +162 0x1000 //TX_MIN_EQ_RE_EST_10 +163 0x1000 //TX_MIN_EQ_RE_EST_11 +164 0x1000 //TX_MIN_EQ_RE_EST_12 +165 0x3000 //TX_LAMBDA_RE_EST +166 0x1000 //TX_LAMBDA_CB_NLE +167 0x1800 //TX_C_POST_FLT +168 0x4000 //TX_GAIN_NP +169 0x003C //TX_SE_HOLD_N +170 0x0046 //TX_DT_HOLD_N +171 0x03E8 //TX_DT2_HOLD_N +172 0x6666 //TX_AEC_RESRV_0 +173 0x0000 //TX_AEC_RESRV_1 +174 0x0014 //TX_AEC_RESRV_2 +175 0x0000 //TX_MIC_DELAY_LENGTH +176 0x0000 //TX_REF_DELAY_LENGTH +177 0x0000 //TX_ADD_LINEIN_GAINL +178 0x0000 //TX_ADD_LINEIN_GAINH +179 0x0000 //TX_MIN_EQ_RE_EST_14 +180 0x0000 //TX_DTD_THR1_8 +181 0x7FFF //TX_DTD_THR2_8 +182 0x0000 //TX_DTD_MIC_BLK2 +183 0x0008 //TX_FRQ_LIN_LEN +184 0x7FFF //TX_FRQ_AEC_LEN_RHO +185 0x6000 //TX_MU0_UNP_FRQ_AEC +186 0x4000 //TX_MU0_PTD_FRQ_AEC +187 0x000A //TX_MINENOISETH +188 0x0800 //TX_MU0_RE_EST +189 0x0001 //TX_AEC_NUM_CH +190 0x0000 //TX_BIGECHOATTENUATION_MAX +191 0x2000 //TX_A_POST_FLT_MICBLK +192 0x0000 //TX_BLKENERTH +193 0x0000 //TX_BLKENERHIGHTH +194 0x0000 //TX_NORMENERTH +195 0x0000 //TX_NORMENERHIGHTH +196 0x0000 //TX_NORMENERHIGHTHL +197 0x7000 //TX_DTD_THR1_0 +198 0x7000 //TX_DTD_THR1_1 +199 0x7000 //TX_DTD_THR1_2 +200 0x7F00 //TX_DTD_THR1_3 +201 0x7F00 //TX_DTD_THR1_4 +202 0x7F00 //TX_DTD_THR1_5 +203 0x7F00 //TX_DTD_THR1_6 +204 0x2000 //TX_DTD_THR2_0 +205 0x2000 //TX_DTD_THR2_1 +206 0x2000 //TX_DTD_THR2_2 +207 0x1000 //TX_DTD_THR2_3 +208 0x1000 //TX_DTD_THR2_4 +209 0x1000 //TX_DTD_THR2_5 +210 0x1000 //TX_DTD_THR2_6 +211 0x6000 //TX_DTD_THR3 +212 0x0177 //TX_SPK_CUT_K +213 0x1B58 //TX_DT_CUT_K +214 0x0100 //TX_DT_CUT_THR +215 0x04EB //TX_COMFORT_G +216 0x01F4 //TX_POWER_YOUT_TH +217 0x4000 //TX_FDPFGAINECHO +218 0x0000 //TX_DTD_HD_THR +219 0x0000 //TX_SPK_CUT_K_S +220 0x0000 //TX_DTD_MIC_BLK +221 0x0400 //TX_ADPT_STRICT_L +222 0x0200 //TX_ADPT_STRICT_H +223 0x0C00 //TX_RATIO_DT_L_TH_LOW +224 0x2000 //TX_RATIO_DT_H_TH_LOW +225 0x1800 //TX_RATIO_DT_L_TH_HIGH +226 0x3000 //TX_RATIO_DT_H_TH_HIGH +227 0x0A00 //TX_RATIO_DT_L0_TH +228 0x1000 //TX_B_POST_FILT_ECHO_L +229 0x7FFF //TX_B_POST_FILT_ECHO_H +230 0x0200 //TX_MIN_G_CTRL_ECHO +231 0x7FFF //TX_B_LESSCUT_RTO_ECHO +232 0x0000 //TX_EPD_OFFSET_00 +233 0x0000 //TX_EPD_OFFST_01 +234 0x1388 //TX_RATIO_DT_L0_TH_HIGH +235 0x3A98 //TX_RATIO_DT_H_TH_CUT +236 0x7FFF //TX_MIN_EQ_RE_EST_13 +237 0x0000 //TX_DTD_THR1_7 +238 0x0000 //TX_DTD_THR2_7 +239 0x0800 //TX_DT_RESRV_7 +240 0x0800 //TX_DT_RESRV_8 +241 0x0000 //TX_DT_RESRV_9 +242 0xF600 //TX_THR_SN_EST_0 +243 0xFA00 //TX_THR_SN_EST_1 +244 0xFA00 //TX_THR_SN_EST_2 +245 0xF800 //TX_THR_SN_EST_3 +246 0xF800 //TX_THR_SN_EST_4 +247 0xF800 //TX_THR_SN_EST_5 +248 0xF800 //TX_THR_SN_EST_6 +249 0xF700 //TX_THR_SN_EST_7 +250 0x0000 //TX_DELTA_THR_SN_EST_0 +251 0x0200 //TX_DELTA_THR_SN_EST_1 +252 0x0200 //TX_DELTA_THR_SN_EST_2 +253 0x0200 //TX_DELTA_THR_SN_EST_3 +254 0x0100 //TX_DELTA_THR_SN_EST_4 +255 0x0200 //TX_DELTA_THR_SN_EST_5 +256 0x0100 //TX_DELTA_THR_SN_EST_6 +257 0x0200 //TX_DELTA_THR_SN_EST_7 +258 0x4000 //TX_LAMBDA_NN_EST_0 +259 0x4000 //TX_LAMBDA_NN_EST_1 +260 0x4000 //TX_LAMBDA_NN_EST_2 +261 0x4000 //TX_LAMBDA_NN_EST_3 +262 0x4000 //TX_LAMBDA_NN_EST_4 +263 0x4000 //TX_LAMBDA_NN_EST_5 +264 0x4000 //TX_LAMBDA_NN_EST_6 +265 0x4000 //TX_LAMBDA_NN_EST_7 +266 0x0400 //TX_N_SN_EST +267 0x001E //TX_INBEAM_T +268 0x0041 //TX_INBEAMHOLDT +269 0x2000 //TX_G_STRICT +270 0x2000 //TX_EQ_THR_BF +271 0x799A //TX_LAMBDA_EQ_BF +272 0x1000 //TX_NE_RTO_TH +273 0x1000 //TX_NE_RTO_TH_L +274 0x1000 //TX_MAINREFRTOH_TH_H +275 0x0600 //TX_MAINREFRTOH_TH_L +276 0x2000 //TX_MAINREFRTO_TH_H +277 0x1400 //TX_MAINREFRTO_TH_L +278 0x0000 //TX_MAINREFRTO_TH_EQ +279 0x1000 //TX_B_POST_FLT_0 +280 0x1000 //TX_B_POST_FLT_1 +281 0x0014 //TX_NS_LVL_CTRL_0 +282 0x002C //TX_NS_LVL_CTRL_1 +283 0x0016 //TX_NS_LVL_CTRL_2 +284 0x0018 //TX_NS_LVL_CTRL_3 +285 0x0016 //TX_NS_LVL_CTRL_4 +286 0x0012 //TX_NS_LVL_CTRL_5 +287 0x0016 //TX_NS_LVL_CTRL_6 +288 0x0017 //TX_NS_LVL_CTRL_7 +289 0x000E //TX_MIN_GAIN_S_0 +290 0x000D //TX_MIN_GAIN_S_1 +291 0x0012 //TX_MIN_GAIN_S_2 +292 0x0010 //TX_MIN_GAIN_S_3 +293 0x0012 //TX_MIN_GAIN_S_4 +294 0x0012 //TX_MIN_GAIN_S_5 +295 0x0012 //TX_MIN_GAIN_S_6 +296 0x0012 //TX_MIN_GAIN_S_7 +297 0x6000 //TX_NMOS_SUP +298 0x0000 //TX_NS_MAX_PRI_SNR_TH +299 0x0000 //TX_NMOS_SUP_MENSA +300 0x7FFF //TX_SNRI_SUP_0 +301 0x2000 //TX_SNRI_SUP_1 +302 0x2000 //TX_SNRI_SUP_2 +303 0x6000 //TX_SNRI_SUP_3 +304 0x6000 //TX_SNRI_SUP_4 +305 0x6000 //TX_SNRI_SUP_5 +306 0x3000 //TX_SNRI_SUP_6 +307 0x6000 //TX_SNRI_SUP_7 +308 0x6000 //TX_THR_LFNS +309 0x0017 //TX_G_LFNS +310 0x09C4 //TX_GAIN0_NTH +311 0x000A //TX_MUSIC_MORENS +312 0x7FFF //TX_A_POST_FILT_0 +313 0x2000 //TX_A_POST_FILT_1 +314 0x4000 //TX_A_POST_FILT_S_0 +315 0x4000 //TX_A_POST_FILT_S_1 +316 0x4000 //TX_A_POST_FILT_S_2 +317 0x4000 //TX_A_POST_FILT_S_3 +318 0x4000 //TX_A_POST_FILT_S_4 +319 0x4000 //TX_A_POST_FILT_S_5 +320 0x5000 //TX_A_POST_FILT_S_6 +321 0x7000 //TX_A_POST_FILT_S_7 +322 0x1000 //TX_B_POST_FILT_0 +323 0x5000 //TX_B_POST_FILT_1 +324 0x6000 //TX_B_POST_FILT_2 +325 0x6000 //TX_B_POST_FILT_3 +326 0x2000 //TX_B_POST_FILT_4 +327 0x1000 //TX_B_POST_FILT_5 +328 0x3000 //TX_B_POST_FILT_6 +329 0x3000 //TX_B_POST_FILT_7 +330 0x1000 //TX_B_LESSCUT_RTO_S_0 +331 0x1000 //TX_B_LESSCUT_RTO_S_1 +332 0x1000 //TX_B_LESSCUT_RTO_S_2 +333 0x1000 //TX_B_LESSCUT_RTO_S_3 +334 0x1000 //TX_B_LESSCUT_RTO_S_4 +335 0x1000 //TX_B_LESSCUT_RTO_S_5 +336 0x1000 //TX_B_LESSCUT_RTO_S_6 +337 0x1000 //TX_B_LESSCUT_RTO_S_7 +338 0x7E14 //TX_LAMBDA_PFILT +339 0x7C29 //TX_LAMBDA_PFILT_S_0 +340 0x7C29 //TX_LAMBDA_PFILT_S_1 +341 0x7C29 //TX_LAMBDA_PFILT_S_2 +342 0x7C29 //TX_LAMBDA_PFILT_S_3 +343 0x7C29 //TX_LAMBDA_PFILT_S_4 +344 0x7C29 //TX_LAMBDA_PFILT_S_5 +345 0x7C29 //TX_LAMBDA_PFILT_S_6 +346 0x7C29 //TX_LAMBDA_PFILT_S_7 +347 0x07D0 //TX_K_PEPPER +348 0x0800 //TX_A_PEPPER +349 0x1D4C //TX_K_PEPPER_HF +350 0x0400 //TX_A_PEPPER_HF +351 0x0001 //TX_HMNC_BST_FLG +352 0x4000 //TX_HMNC_BST_THR +353 0x0800 //TX_DT_BINVAD_TH_0 +354 0x0800 //TX_DT_BINVAD_TH_1 +355 0x0800 //TX_DT_BINVAD_TH_2 +356 0x0800 //TX_DT_BINVAD_TH_3 +357 0x0000 //TX_DT_BINVAD_ENDF +358 0x1000 //TX_C_POST_FLT_DT +359 0x7FFF //TX_NS_B_POST_FLT_LESSCUT +360 0x0100 //TX_DT_BOOST +361 0x0000 //TX_BF_SGRAD_FLG +362 0x0005 //TX_BF_DVG_TH +363 0x001E //TX_SN_C_F +364 0x0000 //TX_K_APT +365 0x0001 //TX_NOISEDET +366 0x0190 //TX_NDETCT +367 0x000A //TX_NOISE_TH_0 +368 0x7FFF //TX_NOISE_TH_0_2 +369 0x7FFF //TX_NOISE_TH_0_3 +370 0x01F4 //TX_NOISE_TH_1 +371 0x0DAC //TX_NOISE_TH_2 +372 0x2134 //TX_NOISE_TH_3 +373 0x6978 //TX_NOISE_TH_4 +374 0x57E4 //TX_NOISE_TH_5 +375 0x4BD6 //TX_NOISE_TH_5_2 +376 0x0001 //TX_NOISE_TH_5_3 +377 0x4E20 //TX_NOISE_TH_5_4 +378 0x1194 //TX_NOISE_TH_6 +379 0x0014 //TX_MINENOISE_TH +380 0xD508 //TX_MORENS_TFMASK_TH +381 0x0001 //TX_DRC_QUIET_FLOOR +382 0x6D60 //TX_RATIODTL_CUT_TH +383 0x0DAC //TX_DT_CUT_K1 +384 0x00A5 //TX_OUT_ENER_S_TH_CLEAN +385 0x00A5 //TX_OUT_ENER_S_TH_LESSCLEAN +386 0x00A5 //TX_OUT_ENER_S_TH_NOISY +387 0x0029 //TX_OUT_ENER_TH_NOISE +388 0x0200 //TX_OUT_ENER_TH_SPEECH +389 0x2000 //TX_SN_NPB_GAIN +390 0x0000 //TX_NN_NPB_GAIN +391 0x3000 //TX_POST_MASK_SUP_HSNE +392 0x07D0 //TX_TAIL_DET_TH +393 0x7FFF //TX_B_LESSCUT_RTO_WTA +394 0x0000 //TX_MEL_G_R +395 0x0080 //TX_SUPHIGH_TH +396 0x0000 //TX_MASK_G_R +397 0x0002 //TX_EXTRA_NS_L +398 0x1800 //TX_C_POST_FLT_MASK +399 0x7FFF //TX_A_POST_FLT_WNS +400 0x0148 //TX_MIN_G_LOW300HZ +401 0x0004 //TX_MAXLEVEL_CNG +402 0x00B4 //TX_STN_NOISE_TH +403 0x4000 //TX_POST_MASK_SUP +404 0x7FFF //TX_POST_MASK_ADJUST +405 0x00C8 //TX_NS_ENOISE_MIC0_TH +406 0x0014 //TX_MINENOISE_MIC0_TH +407 0x012C //TX_MINENOISE_MIC0_S_TH +408 0x2900 //TX_MIN_G_CTRL_SSNS +409 0x0800 //TX_METAL_RTO_THR +410 0x07D0 //TX_NS_FP_K_METAL +411 0x3A98 //TX_NOISEDET_BOOST_TH +412 0x0FA0 //TX_NSMOOTH_TH +413 0x0000 //TX_NS_RESRV_8 +414 0x1800 //TX_RHO_UPB +415 0x2328 //TX_N_HOLD_HS +416 0x006E //TX_N_RHO_BFR0 +417 0x7FFF //TX_LAMBDA_ARSP_EST +418 0x0100 //TX_EXTRA_GAIN_MICBLOCK +419 0x0333 //TX_THR_STD_NSR +420 0x019A //TX_THR_STD_PLH +421 0x03E8 //TX_N_HOLD_STD +422 0x0066 //TX_THR_STD_RHO +423 0x2800 //TX_BF_RESET_THR_HS +424 0x0CCD //TX_SB_RTO_MEAN_TH +425 0x0300 //TX_SB_RHO_MEAN_TH_NTALK +426 0x2000 //TX_SB_RTO_MEAN_TH_ABN +427 0x2EE0 //TX_SB_RTO_MEAN_TH_RUB +428 0x0990 //TX_WTA_EN_RTO_TH +429 0x1400 //TX_TOP_ENER_TH_F +430 0x0100 //TX_DESIRED_TALK_HOLDT +431 0x0800 //TX_MIC_BLOCK_FACTOR +432 0x0000 //TX_NSEST_BFRLRNRDC +433 0x0000 //TX_THR_POST_FLT_HS +434 0x0010 //TX_HS_VAD_BIN +435 0x2666 //TX_THR_VAD_HS +436 0x2CCD //TX_MEAN_RTO_MIN_TH2 +437 0x0032 //TX_SILENCE_T +438 0x0000 //TX_A_POST_FLT_WTA +439 0x799A //TX_LAMBDA_PFLT_WTA +440 0x03E8 //TX_SB_RHO_MEAN2_TH +441 0x03E8 //TX_SB_RHO_MEAN3_TH +442 0x0000 //TX_HS_RESRV_4 +443 0x0000 //TX_HS_RESRV_5 +444 0x0001 //TX_DOA_VAD_THR_1 +445 0x003C //TX_DOA_VAD_THR_2 +446 0x0028 //TX_DOA_VAD_THR1_0 +447 0x0028 //TX_DOA_VAD_THR1_1 +448 0x0000 //TX_SRC_DOA_RNG_LOW_0A +449 0x001E //TX_SRC_DOA_RNG_HIGH_0A +450 0x005A //TX_DFLT_SRC_DOA_0A +451 0x0000 //TX_SRC_DOA_RNG_LOW_0B +452 0x0000 //TX_SRC_DOA_RNG_HIGH_0B +453 0x0000 //TX_DFLT_SRC_DOA_0B +454 0x0000 //TX_SRC_DOA_RNG_LOW_0C +455 0x0000 //TX_SRC_DOA_RNG_HIGH_0C +456 0x0000 //TX_DFLT_SRC_DOA_0C +457 0x0000 //TX_SRC_DOA_RNG_LOW_0D +458 0x0000 //TX_SRC_DOA_RNG_HIGH_0D +459 0x0000 //TX_DFLT_SRC_DOA_0D +460 0x0000 //TX_SRC_DOA_RNG_LOW_1A +461 0x00B4 //TX_SRC_DOA_RNG_HIGH_1A +462 0x005A //TX_DFLT_SRC_DOA_1A +463 0x0000 //TX_SRC_DOA_RNG_LOW_1B +464 0x00B4 //TX_SRC_DOA_RNG_HIGH_1B +465 0x005A //TX_DFLT_SRC_DOA_1B +466 0x0000 //TX_SRC_DOA_RNG_LOW_1C +467 0x00B4 //TX_SRC_DOA_RNG_HIGH_1C +468 0x005A //TX_DFLT_SRC_DOA_1C +469 0x0000 //TX_SRC_DOA_RNG_LOW_1D +470 0x00B4 //TX_SRC_DOA_RNG_HIGH_1D +471 0x005A //TX_DFLT_SRC_DOA_1D +472 0x0100 //TX_BF_HOLDOFF_T +473 0x7FFF //TX_DOA_COST_FACTOR +474 0x0D9A //TX_MAINTOREFR_TH0 +475 0x071C //TX_DOA_TRK_THR +476 0x012C //TX_DOA_TRACK_HT +477 0x0200 //TX_N1_HOLD_HF +478 0x0100 //TX_N2_HOLD_HF +479 0x2A3D //TX_BF_RESET_THR_HF +480 0x7333 //TX_DOA_SMOOTH +481 0x0800 //TX_MU_BF +482 0x0800 //TX_BF_MU_LF_B2 +483 0x0040 //TX_BF_FC_END_BIN_B2 +484 0x0020 //TX_BF_FC_END_BIN +485 0x0000 //TX_HF_RESRV_25 +486 0x0000 //TX_HF_RESRV_26 +487 0x0007 //TX_N_DOA_SEED +488 0x0001 //TX_FINE_DOA_SEARCH_FLG +489 0x0000 //TX_HF_RESRV_27 +490 0x038E //TX_DLT_SRC_DOA_RNG +491 0x0200 //TX_BF_MU_LF +492 0x0000 //TX_DFLT_SRC_LOC_0 +493 0x7FFF //TX_DFLT_SRC_LOC_1 +494 0x0000 //TX_DFLT_SRC_LOC_2 +495 0x038E //TX_DOA_TRACK_VADTH +496 0x0000 //TX_DOA_TRACK_NEW +497 0x0300 //TX_NOR_OFF_THR +498 0x7C00 //TX_MORE_ON_700HZ_THR +499 0x2000 //TX_MU_BF_ADPT_NS +500 0x0000 //TX_ADAPT_LEN +501 0x6666 //TX_MORE_SNS +502 0x0000 //TX_NOR_OFF_TH1 +503 0x0000 //TX_WIDE_MASK_TH +504 0xD333 //TX_SUBSNRATIOHIGH4MEANBCK_THR +505 0x6000 //TX_C_POST_FLT_CUT +506 0x2000 //TX_RADIODTLV +507 0x0320 //TX_POWER_LINEIN_TH +508 0x0014 //TX_FE_VADCOUNT_TH_FC +509 0x000A //TX_ECHO_SUPP_FC +510 0x0C80 //TX_ECHO_TH +511 0x6666 //TX_MIC_TO_BFGAIN +512 0x0000 //TX_MICTOBFGAIN0 +513 0x0000 //TX_FASTMUE_TH +514 0x2CCC //TX_DEREVERB_LF_MU +515 0x3200 //TX_DEREVERB_HF_MU +516 0x0007 //TX_DEREVERB_DELAY +517 0x0004 //TX_DEREVERB_COEF_LEN +518 0x0003 //TX_DEREVERB_DNR +519 0x0000 //TX_DEREVERB_ALPHA +520 0x0000 //TX_DEREVERB_BETA +521 0x3A98 //TX_GSC_RTOL_TH +522 0x3A98 //TX_GSC_RTOH_TH +523 0x7E2C //TX_WIDE2_MEANHTH +524 0x0000 //TX_DR_RESRV_5 +525 0x0000 //TX_DR_RESRV_6 +526 0x0000 //TX_DR_RESRV_7 +527 0x0000 //TX_DR_RESRV_8 +528 0x1333 //TX_WIND_MARK_TH +529 0x399A //TX_CORR_THR +530 0x0004 //TX_SNR_THR +531 0x0010 //TX_ENGY_THR +532 0x1770 //TX_CORR_HIGH_TH +533 0x6000 //TX_ENGY_THR_2 +534 0x3400 //TX_MEAN_RTO_THR +535 0x0028 //TX_WNS_ENOISE_MIC0_TH +536 0x3000 //TX_RATIOMICL_TH +537 0x7FFF //TX_CALIG_HS +538 0x0000 //TX_LVL_CTRL +539 0x0010 //TX_WIND_SUPRTO +540 0x0014 //TX_WNS_MIN_G +541 0x0600 //TX_WNS_B_POST_FLT +542 0x3000 //TX_RATIOMICH_TH +543 0xD120 //TX_WIND_INBEAM_L_TH +544 0x0FA0 //TX_WIND_INBEAM_H_TH +545 0x2000 //TX_WNS_RESRV_0 +546 0x59D8 //TX_WNS_RESRV_1 +547 0x0200 //TX_WNS_RESRV_2 +548 0x0000 //TX_WNS_RESRV_3 +549 0x0000 //TX_WNS_RESRV_4 +550 0x0000 //TX_WNS_RESRV_5 +551 0x0000 //TX_WNS_RESRV_6 +552 0x0000 //TX_BVE_NOISE_FLOOR_0 +553 0x0070 //TX_BVE_NOISE_FLOOR_1 +554 0x0070 //TX_BVE_NOISE_FLOOR_2 +555 0x0010 //TX_BVE_NOISE_FLOOR_3 +556 0x0070 //TX_BVE_NOISE_FLOOR_4 +557 0x00B0 //TX_BVE_NOISE_FLOOR_5 +558 0x0E66 //TX_BVE_NOISE_FLOOR_6 +559 0x0050 //TX_BVE_NOISE_FLOOR_7 +560 0x770A //TX_BVE_NOISE_FLOOR_8 +561 0x0000 //TX_BVE_NOISE_FLOOR_9 +562 0x0000 //TX_BVE_IN_N +563 0x0000 //TX_BVE_OUT_N +564 0x0000 //TX_BVE_MICALPHA_DOWN +565 0x0000 //TX_PB_RESRV_1 +566 0x0030 //TX_FDEQ_SUBNUM +567 0x5C58 //TX_FDEQ_GAIN_0 +568 0x504A //TX_FDEQ_GAIN_1 +569 0x4E50 //TX_FDEQ_GAIN_2 +570 0x4E51 //TX_FDEQ_GAIN_3 +571 0x4A48 //TX_FDEQ_GAIN_4 +572 0x4A4A //TX_FDEQ_GAIN_5 +573 0x4E4C //TX_FDEQ_GAIN_6 +574 0x524C //TX_FDEQ_GAIN_7 +575 0x4750 //TX_FDEQ_GAIN_8 +576 0x4C50 //TX_FDEQ_GAIN_9 +577 0x5249 //TX_FDEQ_GAIN_10 +578 0x5048 //TX_FDEQ_GAIN_11 +579 0x4843 //TX_FDEQ_GAIN_12 +580 0x4A48 //TX_FDEQ_GAIN_13 +581 0x3E47 //TX_FDEQ_GAIN_14 +582 0x6480 //TX_FDEQ_GAIN_15 +583 0x684C //TX_FDEQ_GAIN_16 +584 0x4C48 //TX_FDEQ_GAIN_17 +585 0x4848 //TX_FDEQ_GAIN_18 +586 0x4848 //TX_FDEQ_GAIN_19 +587 0x4848 //TX_FDEQ_GAIN_20 +588 0x4848 //TX_FDEQ_GAIN_21 +589 0x4848 //TX_FDEQ_GAIN_22 +590 0x4848 //TX_FDEQ_GAIN_23 +591 0x0202 //TX_FDEQ_BIN_0 +592 0x0104 //TX_FDEQ_BIN_1 +593 0x0502 //TX_FDEQ_BIN_2 +594 0x0202 //TX_FDEQ_BIN_3 +595 0x0504 //TX_FDEQ_BIN_4 +596 0x0708 //TX_FDEQ_BIN_5 +597 0x0808 //TX_FDEQ_BIN_6 +598 0x050E //TX_FDEQ_BIN_7 +599 0x0B0C //TX_FDEQ_BIN_8 +600 0x0F0F //TX_FDEQ_BIN_9 +601 0x0E0D //TX_FDEQ_BIN_10 +602 0x0F28 //TX_FDEQ_BIN_11 +603 0x110F //TX_FDEQ_BIN_12 +604 0x350F //TX_FDEQ_BIN_13 +605 0x1924 //TX_FDEQ_BIN_14 +606 0x1810 //TX_FDEQ_BIN_15 +607 0x1021 //TX_FDEQ_BIN_16 +608 0x1000 //TX_FDEQ_BIN_17 +609 0x0000 //TX_FDEQ_BIN_18 +610 0x0000 //TX_FDEQ_BIN_19 +611 0x0000 //TX_FDEQ_BIN_20 +612 0x0000 //TX_FDEQ_BIN_21 +613 0x0000 //TX_FDEQ_BIN_22 +614 0x0000 //TX_FDEQ_BIN_23 +615 0x0000 //TX_FDEQ_PADDING +616 0x0030 //TX_PREEQ_SUBNUM_MIC0 +617 0x4848 //TX_PREEQ_GAIN_MIC0_0 +618 0x4848 //TX_PREEQ_GAIN_MIC0_1 +619 0x4848 //TX_PREEQ_GAIN_MIC0_2 +620 0x4848 //TX_PREEQ_GAIN_MIC0_3 +621 0x4848 //TX_PREEQ_GAIN_MIC0_4 +622 0x4848 //TX_PREEQ_GAIN_MIC0_5 +623 0x4848 //TX_PREEQ_GAIN_MIC0_6 +624 0x4848 //TX_PREEQ_GAIN_MIC0_7 +625 0x4848 //TX_PREEQ_GAIN_MIC0_8 +626 0x4848 //TX_PREEQ_GAIN_MIC0_9 +627 0x4848 //TX_PREEQ_GAIN_MIC0_10 +628 0x4848 //TX_PREEQ_GAIN_MIC0_11 +629 0x4848 //TX_PREEQ_GAIN_MIC0_12 +630 0x4848 //TX_PREEQ_GAIN_MIC0_13 +631 0x4848 //TX_PREEQ_GAIN_MIC0_14 +632 0x4848 //TX_PREEQ_GAIN_MIC0_15 +633 0x4848 //TX_PREEQ_GAIN_MIC0_16 +634 0x4848 //TX_PREEQ_GAIN_MIC0_17 +635 0x4848 //TX_PREEQ_GAIN_MIC0_18 +636 0x4848 //TX_PREEQ_GAIN_MIC0_19 +637 0x4848 //TX_PREEQ_GAIN_MIC0_20 +638 0x4848 //TX_PREEQ_GAIN_MIC0_21 +639 0x4848 //TX_PREEQ_GAIN_MIC0_22 +640 0x4848 //TX_PREEQ_GAIN_MIC0_23 +641 0x251A //TX_PREEQ_BIN_MIC0_0 +642 0x0F0F //TX_PREEQ_BIN_MIC0_1 +643 0x0C0C //TX_PREEQ_BIN_MIC0_2 +644 0x0C0F //TX_PREEQ_BIN_MIC0_3 +645 0x0F0F //TX_PREEQ_BIN_MIC0_4 +646 0x0F09 //TX_PREEQ_BIN_MIC0_5 +647 0x0909 //TX_PREEQ_BIN_MIC0_6 +648 0x0908 //TX_PREEQ_BIN_MIC0_7 +649 0x070F //TX_PREEQ_BIN_MIC0_8 +650 0x1F08 //TX_PREEQ_BIN_MIC0_9 +651 0x0808 //TX_PREEQ_BIN_MIC0_10 +652 0x0920 //TX_PREEQ_BIN_MIC0_11 +653 0x2020 //TX_PREEQ_BIN_MIC0_12 +654 0x2021 //TX_PREEQ_BIN_MIC0_13 +655 0x0000 //TX_PREEQ_BIN_MIC0_14 +656 0x0000 //TX_PREEQ_BIN_MIC0_15 +657 0x0000 //TX_PREEQ_BIN_MIC0_16 +658 0x0000 //TX_PREEQ_BIN_MIC0_17 +659 0x0000 //TX_PREEQ_BIN_MIC0_18 +660 0x0000 //TX_PREEQ_BIN_MIC0_19 +661 0x0000 //TX_PREEQ_BIN_MIC0_20 +662 0x0000 //TX_PREEQ_BIN_MIC0_21 +663 0x0000 //TX_PREEQ_BIN_MIC0_22 +664 0x0000 //TX_PREEQ_BIN_MIC0_23 +665 0x0030 //TX_PREEQ_SUBNUM_MIC1 +666 0x4848 //TX_PREEQ_GAIN_MIC1_0 +667 0x4848 //TX_PREEQ_GAIN_MIC1_1 +668 0x4848 //TX_PREEQ_GAIN_MIC1_2 +669 0x4848 //TX_PREEQ_GAIN_MIC1_3 +670 0x4848 //TX_PREEQ_GAIN_MIC1_4 +671 0x4848 //TX_PREEQ_GAIN_MIC1_5 +672 0x494A //TX_PREEQ_GAIN_MIC1_6 +673 0x494A //TX_PREEQ_GAIN_MIC1_7 +674 0x4B4C //TX_PREEQ_GAIN_MIC1_8 +675 0x4D4E //TX_PREEQ_GAIN_MIC1_9 +676 0x4F52 //TX_PREEQ_GAIN_MIC1_10 +677 0x5458 //TX_PREEQ_GAIN_MIC1_11 +678 0x5B62 //TX_PREEQ_GAIN_MIC1_12 +679 0x6A66 //TX_PREEQ_GAIN_MIC1_13 +680 0x543E //TX_PREEQ_GAIN_MIC1_14 +681 0x3B38 //TX_PREEQ_GAIN_MIC1_15 +682 0x4848 //TX_PREEQ_GAIN_MIC1_16 +683 0x4848 //TX_PREEQ_GAIN_MIC1_17 +684 0x4848 //TX_PREEQ_GAIN_MIC1_18 +685 0x4848 //TX_PREEQ_GAIN_MIC1_19 +686 0x4848 //TX_PREEQ_GAIN_MIC1_20 +687 0x4848 //TX_PREEQ_GAIN_MIC1_21 +688 0x4848 //TX_PREEQ_GAIN_MIC1_22 +689 0x4848 //TX_PREEQ_GAIN_MIC1_23 +690 0x0202 //TX_PREEQ_BIN_MIC1_0 +691 0x0203 //TX_PREEQ_BIN_MIC1_1 +692 0x0303 //TX_PREEQ_BIN_MIC1_2 +693 0x0304 //TX_PREEQ_BIN_MIC1_3 +694 0x0405 //TX_PREEQ_BIN_MIC1_4 +695 0x0506 //TX_PREEQ_BIN_MIC1_5 +696 0x0708 //TX_PREEQ_BIN_MIC1_6 +697 0x090A //TX_PREEQ_BIN_MIC1_7 +698 0x0B0C //TX_PREEQ_BIN_MIC1_8 +699 0x0D0E //TX_PREEQ_BIN_MIC1_9 +700 0x1013 //TX_PREEQ_BIN_MIC1_10 +701 0x1719 //TX_PREEQ_BIN_MIC1_11 +702 0x1B1E //TX_PREEQ_BIN_MIC1_12 +703 0x1E1E //TX_PREEQ_BIN_MIC1_13 +704 0x1E28 //TX_PREEQ_BIN_MIC1_14 +705 0x3042 //TX_PREEQ_BIN_MIC1_15 +706 0x0000 //TX_PREEQ_BIN_MIC1_16 +707 0x0000 //TX_PREEQ_BIN_MIC1_17 +708 0x0000 //TX_PREEQ_BIN_MIC1_18 +709 0x0000 //TX_PREEQ_BIN_MIC1_19 +710 0x0000 //TX_PREEQ_BIN_MIC1_20 +711 0x0000 //TX_PREEQ_BIN_MIC1_21 +712 0x0000 //TX_PREEQ_BIN_MIC1_22 +713 0x0000 //TX_PREEQ_BIN_MIC1_23 +714 0x0030 //TX_PREEQ_SUBNUM_MIC2 +715 0x4848 //TX_PREEQ_GAIN_MIC2_0 +716 0x4848 //TX_PREEQ_GAIN_MIC2_1 +717 0x4848 //TX_PREEQ_GAIN_MIC2_2 +718 0x4848 //TX_PREEQ_GAIN_MIC2_3 +719 0x4848 //TX_PREEQ_GAIN_MIC2_4 +720 0x4848 //TX_PREEQ_GAIN_MIC2_5 +721 0x4848 //TX_PREEQ_GAIN_MIC2_6 +722 0x4848 //TX_PREEQ_GAIN_MIC2_7 +723 0x4848 //TX_PREEQ_GAIN_MIC2_8 +724 0x4848 //TX_PREEQ_GAIN_MIC2_9 +725 0x4848 //TX_PREEQ_GAIN_MIC2_10 +726 0x4848 //TX_PREEQ_GAIN_MIC2_11 +727 0x4848 //TX_PREEQ_GAIN_MIC2_12 +728 0x4848 //TX_PREEQ_GAIN_MIC2_13 +729 0x4848 //TX_PREEQ_GAIN_MIC2_14 +730 0x4848 //TX_PREEQ_GAIN_MIC2_15 +731 0x4848 //TX_PREEQ_GAIN_MIC2_16 +732 0x4848 //TX_PREEQ_GAIN_MIC2_17 +733 0x4848 //TX_PREEQ_GAIN_MIC2_18 +734 0x4848 //TX_PREEQ_GAIN_MIC2_19 +735 0x4848 //TX_PREEQ_GAIN_MIC2_20 +736 0x4848 //TX_PREEQ_GAIN_MIC2_21 +737 0x4848 //TX_PREEQ_GAIN_MIC2_22 +738 0x4848 //TX_PREEQ_GAIN_MIC2_23 +739 0x0608 //TX_PREEQ_BIN_MIC2_0 +740 0x0808 //TX_PREEQ_BIN_MIC2_1 +741 0x0808 //TX_PREEQ_BIN_MIC2_2 +742 0x0808 //TX_PREEQ_BIN_MIC2_3 +743 0x0808 //TX_PREEQ_BIN_MIC2_4 +744 0x0808 //TX_PREEQ_BIN_MIC2_5 +745 0x0808 //TX_PREEQ_BIN_MIC2_6 +746 0x0808 //TX_PREEQ_BIN_MIC2_7 +747 0x0808 //TX_PREEQ_BIN_MIC2_8 +748 0x0808 //TX_PREEQ_BIN_MIC2_9 +749 0x0808 //TX_PREEQ_BIN_MIC2_10 +750 0x0808 //TX_PREEQ_BIN_MIC2_11 +751 0x0808 //TX_PREEQ_BIN_MIC2_12 +752 0x0808 //TX_PREEQ_BIN_MIC2_13 +753 0x0808 //TX_PREEQ_BIN_MIC2_14 +754 0x0200 //TX_PREEQ_BIN_MIC2_15 +755 0x0000 //TX_PREEQ_BIN_MIC2_16 +756 0x0000 //TX_PREEQ_BIN_MIC2_17 +757 0x0000 //TX_PREEQ_BIN_MIC2_18 +758 0x0000 //TX_PREEQ_BIN_MIC2_19 +759 0x0000 //TX_PREEQ_BIN_MIC2_20 +760 0x0000 //TX_PREEQ_BIN_MIC2_21 +761 0x0000 //TX_PREEQ_BIN_MIC2_22 +762 0x0000 //TX_PREEQ_BIN_MIC2_23 +763 0x0006 //TX_MASKING_ABILITY +764 0x0800 //TX_NND_WEIGHT +765 0x0050 //TX_MIC_CALIBRATION_0 +766 0x0056 //TX_MIC_CALIBRATION_1 +767 0x0050 //TX_MIC_CALIBRATION_2 +768 0x0050 //TX_MIC_CALIBRATION_3 +769 0x0046 //TX_MIC_PWR_BIAS_0 +770 0x0042 //TX_MIC_PWR_BIAS_1 +771 0x0046 //TX_MIC_PWR_BIAS_2 +772 0x0046 //TX_MIC_PWR_BIAS_3 +773 0x0000 //TX_GAIN_LIMIT_0 +774 0x0006 //TX_GAIN_LIMIT_1 +775 0x0000 //TX_GAIN_LIMIT_2 +776 0x0000 //TX_GAIN_LIMIT_3 +777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN +778 0x7FDE //TX_BVE_VAD0_ALPHAUP +779 0x7F3A //TX_BVE_VAD0_ALPHADOWN +780 0x2000 //TX_BVE_GAINWEIGHT_NOFEVADLI +781 0x7F5B //TX_BVE_FEVADLI_ALPHA +782 0x7F19 //TX_BVE_NOVAD0_ALPHAUP +783 0x1000 //TX_TDDRC_ALPHA_UP_01 +784 0x1000 //TX_TDDRC_ALPHA_UP_02 +785 0x1000 //TX_TDDRC_ALPHA_UP_03 +786 0x1000 //TX_TDDRC_ALPHA_UP_04 +787 0x7EB8 //TX_TDDRC_ALPHA_DWN_01 +788 0x7EB8 //TX_TDDRC_ALPHA_DWN_02 +789 0x7EB8 //TX_TDDRC_ALPHA_DWN_03 +790 0x7EB8 //TX_TDDRC_ALPHA_DWN_04 +791 0x7FFF //TX_TDDRC_TD_DRC_LIMIT +792 0x0800 //TX_TDDRC_POST_LIMIT_GAIN +793 0x0000 //TX_TDDRC_RESRV_0 +794 0x0000 //TX_TDDRC_RESRV_1 +795 0x0018 //TX_FDDRC_BAND_MARGIN_0 +796 0x0030 //TX_FDDRC_BAND_MARGIN_1 +797 0x0050 //TX_FDDRC_BAND_MARGIN_2 +798 0x0080 //TX_FDDRC_BAND_MARGIN_3 +799 0x0007 //TX_FDDRC_BLOCK_EXP +800 0x5000 //TX_FDDRC_THRD_2_0 +801 0x5000 //TX_FDDRC_THRD_2_1 +802 0x5000 //TX_FDDRC_THRD_2_2 +803 0x5000 //TX_FDDRC_THRD_2_3 +804 0x6400 //TX_FDDRC_THRD_3_0 +805 0x6400 //TX_FDDRC_THRD_3_1 +806 0x6400 //TX_FDDRC_THRD_3_2 +807 0x6400 //TX_FDDRC_THRD_3_3 +808 0x2000 //TX_FDDRC_SLANT_0_0 +809 0x2000 //TX_FDDRC_SLANT_0_1 +810 0x2000 //TX_FDDRC_SLANT_0_2 +811 0x2000 //TX_FDDRC_SLANT_0_3 +812 0x5333 //TX_FDDRC_SLANT_1_0 +813 0x5333 //TX_FDDRC_SLANT_1_1 +814 0x5333 //TX_FDDRC_SLANT_1_2 +815 0x5333 //TX_FDDRC_SLANT_1_3 +816 0x0010 //TX_DEADMIC_SILENCE_TH +817 0x0600 //TX_MIC_DEGRADE_TH +818 0x0078 //TX_DEADMIC_CNT +819 0x0078 //TX_MIC_DEGRADE_CNT +820 0x0000 //TX_FDDRC_RESRV_4 +821 0x0000 //TX_FDDRC_RESRV_5 +822 0x0000 //TX_FDDRC_RESRV_6 +823 0x7FFF //TX_KS_NOISEPASTE_FACTOR +824 0x0001 //TX_KS_CONFIG +825 0x7FFF //TX_KS_GAIN_MIN +826 0x0000 //TX_KS_RESRV_0 +827 0x0000 //TX_KS_RESRV_1 +828 0x0000 //TX_KS_RESRV_2 +829 0x7C00 //TX_LAMBDA_PKA_FP +830 0x2000 //TX_TPKA_FP +831 0x0080 //TX_MIN_G_FP +832 0x2000 //TX_MAX_G_FP +833 0x0FA0 //TX_FFP_FP_K_METAL +834 0x4000 //TX_A_POST_FLT_FP +835 0x0F5C //TX_RTO_OUTBEAM_TH +836 0x4CCD //TX_TPKA_FP_THD +837 0x0000 //TX_MAX_G_FP_BLK +838 0x0000 //TX_FFP_FADEIN +839 0x0000 //TX_FFP_FADEOUT +840 0x0000 //TX_WHISPERCTH +841 0x0000 //TX_WHISPERHOLDT +842 0x0000 //TX_WHISP_ENTHH +843 0x0000 //TX_WHISP_ENTHL +844 0x0000 //TX_WHISP_RTOTH +845 0x0000 //TX_WHISP_RTOTH2 +846 0x0096 //TX_MUTE_PERIOD +847 0x0000 //TX_FADE_IN_PERIOD +848 0x0100 //TX_FFP_RESRV_2 +849 0x0020 //TX_FFP_RESRV_3 +850 0x0000 //TX_FFP_RESRV_4 +851 0x0000 //TX_FFP_RESRV_5 +852 0x0000 //TX_FFP_RESRV_6 +853 0x0002 //TX_FILTINDX +854 0x0002 //TX_TDDRC_THRD_0 +855 0x0003 //TX_TDDRC_THRD_1 +856 0x1500 //TX_TDDRC_THRD_2 +857 0x1500 //TX_TDDRC_THRD_3 +858 0x3000 //TX_TDDRC_SLANT_0 +859 0x6E00 //TX_TDDRC_SLANT_1 +860 0x1000 //TX_TDDRC_ALPHA_UP_00 +861 0x7EB8 //TX_TDDRC_ALPHA_DWN_00 +862 0x0000 //TX_TDDRC_HMNC_FLAG +863 0x199A //TX_TDDRC_HMNC_GAIN +864 0x0000 //TX_TDDRC_SMT_FLAG +865 0x0CCD //TX_TDDRC_SMT_W +866 0x0780 //TX_TDDRC_DRC_GAIN +867 0x7FFF //TX_TDDRC_LMT_THRD +868 0x0000 //TX_TDDRC_LMT_ALPHA +869 0x0000 //TX_TFMASKLTH +870 0x0000 //TX_TFMASKLTHL +871 0x0CCD //TX_TFMASKHTH +872 0xECCD //TX_TFMASKLTH_BINVAD +873 0xFCCD //TX_TFMASKLTH_NS_EST +874 0xF800 //TX_TFMASKLTH_DOA +875 0x0CCD //TX_TFMASKTH_BLESSCUT +876 0x1000 //TX_B_LESSCUT_RTO_MASK +877 0x2000 //TX_SB_RHO_MEAN_TH_ABN +878 0x2000 //TX_B_POST_FLT_MASK +879 0x0000 //TX_B_POST_FLT_MASK1 +880 0x6333 //TX_GAIN_WIND_MASK +881 0x0000 //TX_TFMASK_BFSTRICT_MUSIC +882 0x0000 //TX_TFMASK_BFSTRICT_NOMUSIC +883 0x7333 //TX_FASTNS_OUTIN_TH +884 0x0CCD //TX_FASTNS_TFMASK_TH +885 0x0CCD //TX_FASTNS_TFMASKBIN_TH1 +886 0x0CCD //TX_FASTNS_TFMASKBIN_TH2 +887 0x0CCD //TX_FASTNS_TFMASKBIN_TH3 +888 0x0028 //TX_FASTNS_ARSPC_TH +889 0xC000 //TX_FASTNS_MASK5_TH +890 0x0810 //TX_POSTSSA_MIN_G_VR_MASK +891 0x1000 //TX_A_LESSCUT_RTO_MASK +892 0x1770 //TX_FASTNS_NOISETH +893 0xC000 //TX_FASTNS_SSA_THLFL +894 0xC000 //TX_FASTNS_SSA_THHFL +895 0xCCCC //TX_FASTNS_SSA_THLFH +896 0xD999 //TX_FASTNS_SSA_THHFH +897 0x2329 //TX_SENDFUNC_REG_MICMUTE +898 0x0010 //TX_SENDFUNC_REG_MICMUTE1 +899 0x03E8 //TX_MICMUTE_RATIO_THR +900 0x01A4 //TX_MICMUTE_AMP_THR +901 0x0004 //TX_MICMUTE_HPF_IND +902 0x00C0 //TX_MICMUTE_LOG_EYR_TH +903 0x0008 //TX_MICMUTE_CVG_TIME +904 0x0008 //TX_MICMUTE_RELEASE_TIME +905 0x0CD0 //TX_MIC_VOLUME_MIC0MUTE +906 0x0000 //TX_MICMUTE_EPD_OFFSET_0 +907 0x0028 //TX_MICMUTE_FRQ_AEC_L +908 0x7999 //TX_MICMUTE_EAD_THR +909 0x7FFF //TX_MICMUTE_LAMBDA_CB_NLE +910 0x3000 //TX_MICMUTE_LAMBDA_RE_EST +911 0x7F00 //TX_DTD_THR1_MICMUTE_0 +912 0x7000 //TX_DTD_THR1_MICMUTE_1 +913 0x7FFF //TX_DTD_THR1_MICMUTE_2 +914 0x7FFF //TX_DTD_THR1_MICMUTE_3 +915 0x2000 //TX_DTD_THR2_MICMUTE_0 +916 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_0 +917 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_1 +918 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_2 +919 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_3 +920 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_4 +921 0x7FFF //TX_MICMUTE_C_POST_FLT +922 0x03E8 //TX_MICMUTE_DT_CUT_K +923 0x0001 //TX_MICMUTE_DT_CUT_THR +924 0x03E8 //TX_MICMUTE_DT_CUT_K2 +925 0x0001 //TX_MICMUTE_DT_CUT_THR2 +926 0x0064 //TX_MICMUTE_DT2_HOLD_N +927 0x1000 //TX_MICMUTE_RATIODTH_THCUT +928 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOL +929 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOH +930 0x0400 //TX_MICMUTE_C_POST_FLT_MASK +931 0x7999 //TX_MICMUTE_RATIODTL_CUT_TH +932 0x3E80 //TX_MICMUTE_DT_CUT_K1 +933 0x0800 //TX_MICMUTE_N2_SN_EST +934 0xFC00 //TX_MICMUTE_THR_SN_EST_0 +935 0x001C //TX_MICMUTE_MIN_G_CTRL_0 +936 0x6000 //TX_MICMUTE_A_POST_FILT_S_0 +937 0x7000 //TX_MICMUTE_B_POST_FILT_0 +938 0x2710 //TX_MIC1RUB_AMP_THR +939 0x7FFF //TX_MIC1MUTE_RATIO_THR +940 0x0001 //TX_MIC1MUTE_AMP_THR +941 0x0008 //TX_MIC1MUTE_CVG_TIME +942 0x0008 //TX_MIC1MUTE_RELEASE_TIME +943 0x05A0 //TX_AMS_RESRV_01 +944 0x3FFF //TX_AMS_RESRV_02 +945 0x7FFF //TX_AMS_RESRV_03 +946 0x0000 //TX_AMS_RESRV_04 +947 0x0000 //TX_AMS_RESRV_05 +948 0x0000 //TX_AMS_RESRV_06 +949 0x0000 //TX_AMS_RESRV_07 +950 0x0000 //TX_AMS_RESRV_08 +951 0x0000 //TX_AMS_RESRV_09 +952 0x0000 //TX_AMS_RESRV_10 +953 0x0000 //TX_AMS_RESRV_11 +954 0x0000 //TX_AMS_RESRV_12 +955 0x0000 //TX_AMS_RESRV_13 +956 0x0000 //TX_AMS_RESRV_14 +957 0x0000 //TX_AMS_RESRV_15 +958 0x0000 //TX_AMS_RESRV_16 +959 0x0000 //TX_AMS_RESRV_17 +960 0x0000 //TX_AMS_RESRV_18 +961 0x0000 //TX_AMS_RESRV_19 +#RX +0 0x000C //RX_RECVFUNC_MODE_0 +1 0x0000 //RX_RECVFUNC_MODE_1 +2 0x0003 //RX_SAMPLINGFREQ_SIG +3 0x0003 //RX_SAMPLINGFREQ_PROC +4 0x000A //RX_FRAME_SZ +5 0x0000 //RX_DELAY_OPT +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +10 0x0800 //RX_PGA +11 0x7FFF //RX_A_HP +12 0x4000 //RX_B_PE +13 0x5800 //RX_THR_PITCH_DET_0 +14 0x5000 //RX_THR_PITCH_DET_1 +15 0x4000 //RX_THR_PITCH_DET_2 +16 0x0008 //RX_PITCH_BFR_LEN +17 0x0003 //RX_SBD_PITCH_DET +18 0x0100 //RX_PP_RESRV_0 +19 0x0020 //RX_PP_RESRV_1 +20 0x0600 //RX_N_SN_EST +21 0x000C //RX_N2_SN_EST +22 0x000F //RX_NS_LVL_CTRL +23 0xF800 //RX_THR_SN_EST +24 0x7E00 //RX_LAMBDA_PFILT +25 0x000A //RX_FENS_RESRV_0 +26 0x0190 //RX_FENS_RESRV_1 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +30 0x0002 //RX_EXTRA_NS_L +31 0x0800 //RX_EXTRA_NS_A +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +35 0x199A //RX_A_POST_FLT +36 0x0000 //RX_LMT_THRD +37 0x4000 //RX_LMT_ALPHA +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +111 0x0002 //RX_FILTINDX +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +125 0x7C00 //RX_LAMBDA_PKA_FP +126 0x2000 //RX_TPKA_FP +127 0x2000 //RX_MIN_G_FP +128 0x0080 //RX_MAX_G_FP +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +131 0x0000 //RX_MAXLEVEL_CNG +132 0x3000 //RX_BWE_UV_TH +133 0x3000 //RX_BWE_UV_TH2 +134 0x1800 //RX_BWE_UV_TH3 +135 0x1000 //RX_BWE_V_TH +136 0x04CD //RX_BWE_GAIN1_V_TH1 +137 0x0F33 //RX_BWE_GAIN1_V_TH2 +138 0x7333 //RX_BWE_UV_EQ +139 0x199A //RX_BWE_V_EQ +140 0x7333 //RX_BWE_TONE_TH +141 0x0004 //RX_BWE_UV_HOLD_T +142 0x6CCD //RX_BWE_GAIN2_ALPHA +143 0x799A //RX_BWE_GAIN3_ALPHA +144 0x001E //RX_BWE_CUTOFF +145 0x3000 //RX_BWE_GAINFILL +146 0x3200 //RX_BWE_MAXTH_TONE +147 0x2000 //RX_BWE_EQ_0 +148 0x2000 //RX_BWE_EQ_1 +149 0x2000 //RX_BWE_EQ_2 +150 0x2000 //RX_BWE_EQ_3 +151 0x2000 //RX_BWE_EQ_4 +152 0x2000 //RX_BWE_EQ_5 +153 0x2000 //RX_BWE_EQ_6 +154 0x0000 //RX_BWE_RESRV_0 +155 0x0000 //RX_BWE_RESRV_1 +156 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#RX 2 +157 0x000C //RX_RECVFUNC_MODE_0 +158 0x0000 //RX_RECVFUNC_MODE_1 +159 0x0003 //RX_SAMPLINGFREQ_SIG +160 0x0003 //RX_SAMPLINGFREQ_PROC +161 0x000A //RX_FRAME_SZ +162 0x0000 //RX_DELAY_OPT +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +167 0x0800 //RX_PGA +168 0x7FFF //RX_A_HP +169 0x4000 //RX_B_PE +170 0x5800 //RX_THR_PITCH_DET_0 +171 0x5000 //RX_THR_PITCH_DET_1 +172 0x4000 //RX_THR_PITCH_DET_2 +173 0x0008 //RX_PITCH_BFR_LEN +174 0x0003 //RX_SBD_PITCH_DET +175 0x0100 //RX_PP_RESRV_0 +176 0x0020 //RX_PP_RESRV_1 +177 0x0600 //RX_N_SN_EST +178 0x000C //RX_N2_SN_EST +179 0x000F //RX_NS_LVL_CTRL +180 0xF800 //RX_THR_SN_EST +181 0x7E00 //RX_LAMBDA_PFILT +182 0x000A //RX_FENS_RESRV_0 +183 0x0190 //RX_FENS_RESRV_1 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +187 0x0002 //RX_EXTRA_NS_L +188 0x0800 //RX_EXTRA_NS_A +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +192 0x199A //RX_A_POST_FLT +193 0x0000 //RX_LMT_THRD +194 0x4000 //RX_LMT_ALPHA +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +268 0x0002 //RX_FILTINDX +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +282 0x7C00 //RX_LAMBDA_PKA_FP +283 0x2000 //RX_TPKA_FP +284 0x2000 //RX_MIN_G_FP +285 0x0080 //RX_MAX_G_FP +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +288 0x0000 //RX_MAXLEVEL_CNG +289 0x3000 //RX_BWE_UV_TH +290 0x3000 //RX_BWE_UV_TH2 +291 0x1800 //RX_BWE_UV_TH3 +292 0x1000 //RX_BWE_V_TH +293 0x04CD //RX_BWE_GAIN1_V_TH1 +294 0x0F33 //RX_BWE_GAIN1_V_TH2 +295 0x7333 //RX_BWE_UV_EQ +296 0x199A //RX_BWE_V_EQ +297 0x7333 //RX_BWE_TONE_TH +298 0x0004 //RX_BWE_UV_HOLD_T +299 0x6CCD //RX_BWE_GAIN2_ALPHA +300 0x799A //RX_BWE_GAIN3_ALPHA +301 0x001E //RX_BWE_CUTOFF +302 0x3000 //RX_BWE_GAINFILL +303 0x3200 //RX_BWE_MAXTH_TONE +304 0x2000 //RX_BWE_EQ_0 +305 0x2000 //RX_BWE_EQ_1 +306 0x2000 //RX_BWE_EQ_2 +307 0x2000 //RX_BWE_EQ_3 +308 0x2000 //RX_BWE_EQ_4 +309 0x2000 //RX_BWE_EQ_5 +310 0x2000 //RX_BWE_EQ_6 +311 0x0000 //RX_BWE_RESRV_0 +312 0x0000 //RX_BWE_RESRV_1 +313 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 + +#CASE_NAME HANDSET-HANDSET_HAC-TMOBILE_US-FB +#PARAM_MODE FULL +#PARAM_TYPE TX+2RX +#TOTAL_CUSTOM_STEP 7+7 +#TX +0 0x0000 //TX_OPERATION_MODE_0 +1 0x0000 //TX_OPERATION_MODE_1 +2 0x0026 //TX_PATCH_REG +3 0x6B7E //TX_SENDFUNC_MODE_0 +4 0x0001 //TX_SENDFUNC_MODE_1 +5 0x0002 //TX_NUM_MIC +6 0x0004 //TX_SAMPLINGFREQ_SIG +7 0x0004 //TX_SAMPLINGFREQ_PROC +8 0x000A //TX_FRAME_SZ_SIG +9 0x000A //TX_FRAME_SZ +10 0x0000 //TX_DELAY_OPT +11 0x0028 //TX_MAX_TAIL_LENGTH +12 0x0001 //TX_NUM_LOUTCHN +13 0x0001 //TX_MAXNUM_AECREF +14 0x0000 //TX_DBG_FUNC_REG +15 0x0000 //TX_DBG_FUNC_REG1 +16 0x0000 //TX_SYS_RESRV_0 +17 0x0000 //TX_SYS_RESRV_1 +18 0x0000 //TX_SYS_RESRV_2 +19 0x0000 //TX_SYS_RESRV_3 +20 0x0000 //TX_DIST2REF0 +21 0x00A3 //TX_DIST2REF1 +22 0x0000 //TX_DIST2REF_02 +23 0x0000 //TX_DIST2REF_03 +24 0x0000 //TX_DIST2REF_04 +25 0x0000 //TX_DIST2REF_05 +26 0x0000 //TX_MMIC +27 0x1000 //TX_PGA_0 +28 0x1000 //TX_PGA_1 +29 0x1000 //TX_PGA_2 +30 0x0000 //TX_PGA_3 +31 0x0000 //TX_PGA_4 +32 0x0000 //TX_PGA_5 +33 0x0000 //TX_MIC_PAIRS +34 0x0000 //TX_MIC_PAIRS_HS +35 0x0002 //TX_MICS_FOR_BF +36 0x0000 //TX_MIC_PAIRS_FORL1 +37 0x0002 //TX_MICS_OF_PAIR0 +38 0x0002 //TX_MICS_OF_PAIR1 +39 0x0002 //TX_MICS_OF_PAIR2 +40 0x0002 //TX_MICS_OF_PAIR3 +41 0x0000 //TX_MIC_DATA_SRC0 +42 0x0002 //TX_MIC_DATA_SRC1 +43 0x0001 //TX_MIC_DATA_SRC2 +44 0x0000 //TX_MIC_DATA_SRC3 +45 0x0000 //TX_MIC_PAIR_CH_04 +46 0x0000 //TX_MIC_PAIR_CH_05 +47 0x0000 //TX_MIC_PAIR_CH_10 +48 0x0000 //TX_MIC_PAIR_CH_11 +49 0x0000 //TX_MIC_PAIR_CH_12 +50 0x0000 //TX_MIC_PAIR_CH_13 +51 0x0000 //TX_MIC_PAIR_CH_14 +52 0x05DC //TX_HD_BIN_MASK +53 0x0010 //TX_HD_SUBAND_MASK +54 0x19A1 //TX_HD_FRAME_AVG_MASK +55 0x0320 //TX_HD_MIN_FRQ +56 0x1000 //TX_HD_ALPHA_PSD +57 0x1100 //TX_T_PHPR1 +58 0x0000 //TX_T_PHPR2 +59 0x0000 //TX_T_PTPR +60 0x0000 //TX_T_PNPR +61 0x0000 //TX_T_PAPR1 +62 0xEE6C //TX_T_PSDVAT +63 0x0800 //TX_CNT +64 0x4000 //TX_ANTI_HOWL_GAIN +65 0x0001 //TX_MICFORBFMARK_0 +66 0x0001 //TX_MICFORBFMARK_1 +67 0x0001 //TX_MICFORBFMARK_2 +68 0x0001 //TX_MICFORBFMARK_3 +69 0x0001 //TX_MICFORBFMARK_4 +70 0x0001 //TX_MICFORBFMARK_5 +71 0x0000 //TX_DIST2REF_10 +72 0x3A66 //TX_DIST2REF_11 +73 0x0000 //TX_DIST2REF2 +74 0x0000 //TX_DIST2REF_13 +75 0x0000 //TX_DIST2REF_14 +76 0x0000 //TX_DIST2REF_15 +77 0x0000 //TX_DIST2REF_20 +78 0x0000 //TX_DIST2REF_21 +79 0x0000 //TX_DIST2REF_22 +80 0x0000 //TX_DIST2REF_23 +81 0x0000 //TX_DIST2REF_24 +82 0x0000 //TX_DIST2REF_25 +83 0x0000 //TX_DIST2REF_30 +84 0x0000 //TX_DIST2REF_31 +85 0x0000 //TX_DIST2REF_32 +86 0x0000 //TX_DIST2REF_33 +87 0x0000 //TX_DIST2REF_34 +88 0x0000 //TX_DIST2REF_35 +89 0x0000 //TX_MIC_LOC_00 +90 0x0000 //TX_MIC_LOC_01 +91 0x0000 //TX_MIC_LOC_02 +92 0x0000 //TX_MIC_LOC_03 +93 0x0000 //TX_MIC_LOC_04 +94 0x0000 //TX_MIC_LOC_05 +95 0x0000 //TX_MIC_LOC_10 +96 0x0000 //TX_MIC_LOC_11 +97 0x0000 //TX_MIC_LOC_12 +98 0x0000 //TX_MIC_LOC_13 +99 0x0000 //TX_MIC_LOC_14 +100 0x0000 //TX_MIC_LOC_15 +101 0x0000 //TX_MIC_LOC_20 +102 0x0000 //TX_MIC_LOC_21 +103 0x0000 //TX_MIC_LOC_22 +104 0x0000 //TX_MIC_LOC_23 +105 0x0000 //TX_MIC_LOC_24 +106 0x0000 //TX_MIC_LOC_25 +107 0x0200 //TX_MIC_REFBLK_VOLUME +108 0x0AAC //TX_MIC_BLOCK_VOLUME +109 0x0000 //TX_INVERSE_MASK +110 0x0000 //TX_ADCS_MASK +111 0x04D0 //TX_ADCS_GAIN +112 0x4000 //TX_NFC_GAINFAC +113 0x0000 //TX_MAINMIC_BLKFACTOR +114 0x0000 //TX_REFMIC_BLKFACTOR +115 0x0000 //TX_BLMIC_BLKFACTOR +116 0x0000 //TX_BRMIC_BLKFACTOR +117 0x0031 //TX_MICBLK_START_BIN +118 0x0060 //TX_MICBLK_END_BIN +119 0x0015 //TX_MICBLK_FE_HOLD +120 0xFFF2 //TX_MICBLK_MR_EXP_TH +121 0xFFF2 //TX_MICBLK_LR_EXP_TH +122 0x0000 //TX_FENE_HOLD +123 0x4000 //TX_FE_ENER_TH_MTS +124 0x0004 //TX_FE_ENER_TH_EXP +125 0x6000 //TX_C_POST_FLT_MIC_MAINBLK +126 0x6000 //TX_C_POST_FLT_MIC_REFBLK +127 0x0010 //TX_MIC_BLOCK_N +128 0x7E56 //TX_A_HP +129 0x4000 //TX_B_PE +130 0x1800 //TX_THR_PITCH_DET_0 +131 0x1000 //TX_THR_PITCH_DET_1 +132 0x0800 //TX_THR_PITCH_DET_2 +133 0x0008 //TX_PITCH_BFR_LEN +134 0x0003 //TX_SBD_PITCH_DET +135 0x0050 //TX_TD_AEC_L +136 0x4000 //TX_MU0_UNP_TD_AEC +137 0x1000 //TX_MU0_PTD_TD_AEC +138 0x0000 //TX_PP_RESRV_0 +139 0x2A94 //TX_PP_RESRV_1 +140 0x55F0 //TX_PP_RESRV_2 +141 0x0000 //TX_PP_RESRV_3 +142 0x0000 //TX_PP_RESRV_4 +143 0x0000 //TX_PP_RESRV_5 +144 0x0000 //TX_PP_RESRV_6 +145 0x0000 //TX_PP_RESRV_7 +146 0x0028 //TX_TAIL_LENGTH +147 0x0080 //TX_AEC_REF_GAIN_0 +148 0x0800 //TX_AEC_REF_GAIN_1 +149 0x0800 //TX_AEC_REF_GAIN_2 +150 0x7900 //TX_EAD_THR +151 0x2000 //TX_THR_RE_EST +152 0x0400 //TX_MIN_EQ_RE_EST_0 +153 0x0400 //TX_MIN_EQ_RE_EST_1 +154 0x0800 //TX_MIN_EQ_RE_EST_2 +155 0x0800 //TX_MIN_EQ_RE_EST_3 +156 0x1000 //TX_MIN_EQ_RE_EST_4 +157 0x1000 //TX_MIN_EQ_RE_EST_5 +158 0x1000 //TX_MIN_EQ_RE_EST_6 +159 0x1000 //TX_MIN_EQ_RE_EST_7 +160 0x1000 //TX_MIN_EQ_RE_EST_8 +161 0x1000 //TX_MIN_EQ_RE_EST_9 +162 0x1000 //TX_MIN_EQ_RE_EST_10 +163 0x1000 //TX_MIN_EQ_RE_EST_11 +164 0x1000 //TX_MIN_EQ_RE_EST_12 +165 0x3000 //TX_LAMBDA_RE_EST +166 0x1000 //TX_LAMBDA_CB_NLE +167 0x1800 //TX_C_POST_FLT +168 0x4000 //TX_GAIN_NP +169 0x003C //TX_SE_HOLD_N +170 0x0046 //TX_DT_HOLD_N +171 0x03E8 //TX_DT2_HOLD_N +172 0x6666 //TX_AEC_RESRV_0 +173 0x0000 //TX_AEC_RESRV_1 +174 0x0014 //TX_AEC_RESRV_2 +175 0x0000 //TX_MIC_DELAY_LENGTH +176 0x0000 //TX_REF_DELAY_LENGTH +177 0x0000 //TX_ADD_LINEIN_GAINL +178 0x0000 //TX_ADD_LINEIN_GAINH +179 0x0000 //TX_MIN_EQ_RE_EST_14 +180 0x0000 //TX_DTD_THR1_8 +181 0x7FFF //TX_DTD_THR2_8 +182 0x0000 //TX_DTD_MIC_BLK2 +183 0x0008 //TX_FRQ_LIN_LEN +184 0x7FFF //TX_FRQ_AEC_LEN_RHO +185 0x6000 //TX_MU0_UNP_FRQ_AEC +186 0x4000 //TX_MU0_PTD_FRQ_AEC +187 0x000A //TX_MINENOISETH +188 0x0800 //TX_MU0_RE_EST +189 0x0001 //TX_AEC_NUM_CH +190 0x0000 //TX_BIGECHOATTENUATION_MAX +191 0x2000 //TX_A_POST_FLT_MICBLK +192 0x0000 //TX_BLKENERTH +193 0x0000 //TX_BLKENERHIGHTH +194 0x0000 //TX_NORMENERTH +195 0x0000 //TX_NORMENERHIGHTH +196 0x0000 //TX_NORMENERHIGHTHL +197 0x7000 //TX_DTD_THR1_0 +198 0x7000 //TX_DTD_THR1_1 +199 0x7000 //TX_DTD_THR1_2 +200 0x7F00 //TX_DTD_THR1_3 +201 0x7F00 //TX_DTD_THR1_4 +202 0x7F00 //TX_DTD_THR1_5 +203 0x7F00 //TX_DTD_THR1_6 +204 0x2000 //TX_DTD_THR2_0 +205 0x2000 //TX_DTD_THR2_1 +206 0x2000 //TX_DTD_THR2_2 +207 0x1000 //TX_DTD_THR2_3 +208 0x1000 //TX_DTD_THR2_4 +209 0x1000 //TX_DTD_THR2_5 +210 0x1000 //TX_DTD_THR2_6 +211 0x6000 //TX_DTD_THR3 +212 0x0177 //TX_SPK_CUT_K +213 0x1B58 //TX_DT_CUT_K +214 0x0100 //TX_DT_CUT_THR +215 0x04EB //TX_COMFORT_G +216 0x01F4 //TX_POWER_YOUT_TH +217 0x4000 //TX_FDPFGAINECHO +218 0x0000 //TX_DTD_HD_THR +219 0x0000 //TX_SPK_CUT_K_S +220 0x0000 //TX_DTD_MIC_BLK +221 0x0400 //TX_ADPT_STRICT_L +222 0x0200 //TX_ADPT_STRICT_H +223 0x0C00 //TX_RATIO_DT_L_TH_LOW +224 0x2000 //TX_RATIO_DT_H_TH_LOW +225 0x1800 //TX_RATIO_DT_L_TH_HIGH +226 0x3000 //TX_RATIO_DT_H_TH_HIGH +227 0x0A00 //TX_RATIO_DT_L0_TH +228 0x7000 //TX_B_POST_FILT_ECHO_L +229 0x7FFF //TX_B_POST_FILT_ECHO_H +230 0x0200 //TX_MIN_G_CTRL_ECHO +231 0x7FFF //TX_B_LESSCUT_RTO_ECHO +232 0x0000 //TX_EPD_OFFSET_00 +233 0x0000 //TX_EPD_OFFST_01 +234 0x1388 //TX_RATIO_DT_L0_TH_HIGH +235 0x3A98 //TX_RATIO_DT_H_TH_CUT +236 0x7FFF //TX_MIN_EQ_RE_EST_13 +237 0x0000 //TX_DTD_THR1_7 +238 0x0000 //TX_DTD_THR2_7 +239 0x0800 //TX_DT_RESRV_7 +240 0x0800 //TX_DT_RESRV_8 +241 0x0000 //TX_DT_RESRV_9 +242 0xF600 //TX_THR_SN_EST_0 +243 0xFA00 //TX_THR_SN_EST_1 +244 0xFA00 //TX_THR_SN_EST_2 +245 0xF800 //TX_THR_SN_EST_3 +246 0xF800 //TX_THR_SN_EST_4 +247 0xF800 //TX_THR_SN_EST_5 +248 0xF800 //TX_THR_SN_EST_6 +249 0xF700 //TX_THR_SN_EST_7 +250 0x0000 //TX_DELTA_THR_SN_EST_0 +251 0x0200 //TX_DELTA_THR_SN_EST_1 +252 0x0200 //TX_DELTA_THR_SN_EST_2 +253 0x0200 //TX_DELTA_THR_SN_EST_3 +254 0x0100 //TX_DELTA_THR_SN_EST_4 +255 0x0200 //TX_DELTA_THR_SN_EST_5 +256 0x0100 //TX_DELTA_THR_SN_EST_6 +257 0x0200 //TX_DELTA_THR_SN_EST_7 +258 0x4000 //TX_LAMBDA_NN_EST_0 +259 0x4000 //TX_LAMBDA_NN_EST_1 +260 0x4000 //TX_LAMBDA_NN_EST_2 +261 0x4000 //TX_LAMBDA_NN_EST_3 +262 0x4000 //TX_LAMBDA_NN_EST_4 +263 0x4000 //TX_LAMBDA_NN_EST_5 +264 0x4000 //TX_LAMBDA_NN_EST_6 +265 0x4000 //TX_LAMBDA_NN_EST_7 +266 0x0400 //TX_N_SN_EST +267 0x001E //TX_INBEAM_T +268 0x0041 //TX_INBEAMHOLDT +269 0x2000 //TX_G_STRICT +270 0x2000 //TX_EQ_THR_BF +271 0x799A //TX_LAMBDA_EQ_BF +272 0x1000 //TX_NE_RTO_TH +273 0x1000 //TX_NE_RTO_TH_L +274 0x1000 //TX_MAINREFRTOH_TH_H +275 0x0600 //TX_MAINREFRTOH_TH_L +276 0x2000 //TX_MAINREFRTO_TH_H +277 0x1400 //TX_MAINREFRTO_TH_L +278 0x0000 //TX_MAINREFRTO_TH_EQ +279 0x1000 //TX_B_POST_FLT_0 +280 0x2000 //TX_B_POST_FLT_1 +281 0x0014 //TX_NS_LVL_CTRL_0 +282 0x0016 //TX_NS_LVL_CTRL_1 +283 0x0016 //TX_NS_LVL_CTRL_2 +284 0x0018 //TX_NS_LVL_CTRL_3 +285 0x0016 //TX_NS_LVL_CTRL_4 +286 0x0012 //TX_NS_LVL_CTRL_5 +287 0x0016 //TX_NS_LVL_CTRL_6 +288 0x0017 //TX_NS_LVL_CTRL_7 +289 0x000E //TX_MIN_GAIN_S_0 +290 0x0007 //TX_MIN_GAIN_S_1 +291 0x0012 //TX_MIN_GAIN_S_2 +292 0x0010 //TX_MIN_GAIN_S_3 +293 0x0012 //TX_MIN_GAIN_S_4 +294 0x0012 //TX_MIN_GAIN_S_5 +295 0x0012 //TX_MIN_GAIN_S_6 +296 0x0012 //TX_MIN_GAIN_S_7 +297 0x6000 //TX_NMOS_SUP +298 0x0000 //TX_NS_MAX_PRI_SNR_TH +299 0x0000 //TX_NMOS_SUP_MENSA +300 0x7FFF //TX_SNRI_SUP_0 +301 0x6000 //TX_SNRI_SUP_1 +302 0x6000 //TX_SNRI_SUP_2 +303 0x6000 //TX_SNRI_SUP_3 +304 0x6000 //TX_SNRI_SUP_4 +305 0x6000 //TX_SNRI_SUP_5 +306 0x6000 //TX_SNRI_SUP_6 +307 0x6000 //TX_SNRI_SUP_7 +308 0x6000 //TX_THR_LFNS +309 0x0017 //TX_G_LFNS +310 0x09C4 //TX_GAIN0_NTH +311 0x000A //TX_MUSIC_MORENS +312 0x7FFF //TX_A_POST_FILT_0 +313 0x2000 //TX_A_POST_FILT_1 +314 0x4000 //TX_A_POST_FILT_S_0 +315 0x4000 //TX_A_POST_FILT_S_1 +316 0x4000 //TX_A_POST_FILT_S_2 +317 0x4000 //TX_A_POST_FILT_S_3 +318 0x4000 //TX_A_POST_FILT_S_4 +319 0x4000 //TX_A_POST_FILT_S_5 +320 0x5000 //TX_A_POST_FILT_S_6 +321 0x7000 //TX_A_POST_FILT_S_7 +322 0x1000 //TX_B_POST_FILT_0 +323 0x2000 //TX_B_POST_FILT_1 +324 0x2000 //TX_B_POST_FILT_2 +325 0x2000 //TX_B_POST_FILT_3 +326 0x2000 //TX_B_POST_FILT_4 +327 0x2000 //TX_B_POST_FILT_5 +328 0x3000 //TX_B_POST_FILT_6 +329 0x3000 //TX_B_POST_FILT_7 +330 0x1000 //TX_B_LESSCUT_RTO_S_0 +331 0x1000 //TX_B_LESSCUT_RTO_S_1 +332 0x1000 //TX_B_LESSCUT_RTO_S_2 +333 0x1000 //TX_B_LESSCUT_RTO_S_3 +334 0x1000 //TX_B_LESSCUT_RTO_S_4 +335 0x1000 //TX_B_LESSCUT_RTO_S_5 +336 0x1000 //TX_B_LESSCUT_RTO_S_6 +337 0x1000 //TX_B_LESSCUT_RTO_S_7 +338 0x7E14 //TX_LAMBDA_PFILT +339 0x7C29 //TX_LAMBDA_PFILT_S_0 +340 0x7C29 //TX_LAMBDA_PFILT_S_1 +341 0x7C29 //TX_LAMBDA_PFILT_S_2 +342 0x7C29 //TX_LAMBDA_PFILT_S_3 +343 0x7C29 //TX_LAMBDA_PFILT_S_4 +344 0x7C29 //TX_LAMBDA_PFILT_S_5 +345 0x7C29 //TX_LAMBDA_PFILT_S_6 +346 0x7C29 //TX_LAMBDA_PFILT_S_7 +347 0x07D0 //TX_K_PEPPER +348 0x0800 //TX_A_PEPPER +349 0x1D4C //TX_K_PEPPER_HF +350 0x0400 //TX_A_PEPPER_HF +351 0x0001 //TX_HMNC_BST_FLG +352 0x4000 //TX_HMNC_BST_THR +353 0x0800 //TX_DT_BINVAD_TH_0 +354 0x0800 //TX_DT_BINVAD_TH_1 +355 0x0800 //TX_DT_BINVAD_TH_2 +356 0x0800 //TX_DT_BINVAD_TH_3 +357 0x0000 //TX_DT_BINVAD_ENDF +358 0x1000 //TX_C_POST_FLT_DT +359 0x7FFF //TX_NS_B_POST_FLT_LESSCUT +360 0x0100 //TX_DT_BOOST +361 0x0000 //TX_BF_SGRAD_FLG +362 0x0005 //TX_BF_DVG_TH +363 0x001E //TX_SN_C_F +364 0x0000 //TX_K_APT +365 0x0001 //TX_NOISEDET +366 0x0190 //TX_NDETCT +367 0x000A //TX_NOISE_TH_0 +368 0x1B58 //TX_NOISE_TH_0_2 +369 0x2134 //TX_NOISE_TH_0_3 +370 0x00C6 //TX_NOISE_TH_1 +371 0x0DAC //TX_NOISE_TH_2 +372 0x2EE0 //TX_NOISE_TH_3 +373 0x47E0 //TX_NOISE_TH_4 +374 0x57E4 //TX_NOISE_TH_5 +375 0x4BD6 //TX_NOISE_TH_5_2 +376 0x0001 //TX_NOISE_TH_5_3 +377 0x4E20 //TX_NOISE_TH_5_4 +378 0x39DF //TX_NOISE_TH_6 +379 0x0014 //TX_MINENOISE_TH +380 0xD508 //TX_MORENS_TFMASK_TH +381 0x0001 //TX_DRC_QUIET_FLOOR +382 0x6D60 //TX_RATIODTL_CUT_TH +383 0x1482 //TX_DT_CUT_K1 +384 0x00A5 //TX_OUT_ENER_S_TH_CLEAN +385 0x00A5 //TX_OUT_ENER_S_TH_LESSCLEAN +386 0x00A5 //TX_OUT_ENER_S_TH_NOISY +387 0x0029 //TX_OUT_ENER_TH_NOISE +388 0x0200 //TX_OUT_ENER_TH_SPEECH +389 0x2000 //TX_SN_NPB_GAIN +390 0x0000 //TX_NN_NPB_GAIN +391 0x3000 //TX_POST_MASK_SUP_HSNE +392 0x07D0 //TX_TAIL_DET_TH +393 0x4000 //TX_B_LESSCUT_RTO_WTA +394 0x0000 //TX_MEL_G_R +395 0x0080 //TX_SUPHIGH_TH +396 0x0000 //TX_MASK_G_R +397 0x0002 //TX_EXTRA_NS_L +398 0x1800 //TX_C_POST_FLT_MASK +399 0x7FFF //TX_A_POST_FLT_WNS +400 0x0148 //TX_MIN_G_LOW300HZ +401 0x0004 //TX_MAXLEVEL_CNG +402 0x00B4 //TX_STN_NOISE_TH +403 0x4000 //TX_POST_MASK_SUP +404 0x7FFF //TX_POST_MASK_ADJUST +405 0x00C8 //TX_NS_ENOISE_MIC0_TH +406 0x0014 //TX_MINENOISE_MIC0_TH +407 0x012C //TX_MINENOISE_MIC0_S_TH +408 0x2900 //TX_MIN_G_CTRL_SSNS +409 0x0800 //TX_METAL_RTO_THR +410 0x0FA0 //TX_NS_FP_K_METAL +411 0x3A98 //TX_NOISEDET_BOOST_TH +412 0x0FA0 //TX_NSMOOTH_TH +413 0x0000 //TX_NS_RESRV_8 +414 0x1800 //TX_RHO_UPB +415 0x2328 //TX_N_HOLD_HS +416 0x006E //TX_N_RHO_BFR0 +417 0x7FFF //TX_LAMBDA_ARSP_EST +418 0x0100 //TX_EXTRA_GAIN_MICBLOCK +419 0x0333 //TX_THR_STD_NSR +420 0x019A //TX_THR_STD_PLH +421 0x03E8 //TX_N_HOLD_STD +422 0x0066 //TX_THR_STD_RHO +423 0x2800 //TX_BF_RESET_THR_HS +424 0x0CCD //TX_SB_RTO_MEAN_TH +425 0x0300 //TX_SB_RHO_MEAN_TH_NTALK +426 0x2000 //TX_SB_RTO_MEAN_TH_ABN +427 0x2EE0 //TX_SB_RTO_MEAN_TH_RUB +428 0x0990 //TX_WTA_EN_RTO_TH +429 0x1400 //TX_TOP_ENER_TH_F +430 0x0100 //TX_DESIRED_TALK_HOLDT +431 0x0800 //TX_MIC_BLOCK_FACTOR +432 0x0000 //TX_NSEST_BFRLRNRDC +433 0x0000 //TX_THR_POST_FLT_HS +434 0x0010 //TX_HS_VAD_BIN +435 0x2666 //TX_THR_VAD_HS +436 0x2CCD //TX_MEAN_RTO_MIN_TH2 +437 0x0032 //TX_SILENCE_T +438 0x0000 //TX_A_POST_FLT_WTA +439 0x799A //TX_LAMBDA_PFLT_WTA +440 0x051E //TX_SB_RHO_MEAN2_TH +441 0x051E //TX_SB_RHO_MEAN3_TH +442 0x0000 //TX_HS_RESRV_4 +443 0x0000 //TX_HS_RESRV_5 +444 0x0001 //TX_DOA_VAD_THR_1 +445 0x003C //TX_DOA_VAD_THR_2 +446 0x0028 //TX_DOA_VAD_THR1_0 +447 0x0028 //TX_DOA_VAD_THR1_1 +448 0x0000 //TX_SRC_DOA_RNG_LOW_0A +449 0x001E //TX_SRC_DOA_RNG_HIGH_0A +450 0x005A //TX_DFLT_SRC_DOA_0A +451 0x0000 //TX_SRC_DOA_RNG_LOW_0B +452 0x0000 //TX_SRC_DOA_RNG_HIGH_0B +453 0x0000 //TX_DFLT_SRC_DOA_0B +454 0x0000 //TX_SRC_DOA_RNG_LOW_0C +455 0x0000 //TX_SRC_DOA_RNG_HIGH_0C +456 0x0000 //TX_DFLT_SRC_DOA_0C +457 0x0000 //TX_SRC_DOA_RNG_LOW_0D +458 0x0000 //TX_SRC_DOA_RNG_HIGH_0D +459 0x0000 //TX_DFLT_SRC_DOA_0D +460 0x0000 //TX_SRC_DOA_RNG_LOW_1A +461 0x00B4 //TX_SRC_DOA_RNG_HIGH_1A +462 0x005A //TX_DFLT_SRC_DOA_1A +463 0x0000 //TX_SRC_DOA_RNG_LOW_1B +464 0x00B4 //TX_SRC_DOA_RNG_HIGH_1B +465 0x005A //TX_DFLT_SRC_DOA_1B +466 0x0000 //TX_SRC_DOA_RNG_LOW_1C +467 0x00B4 //TX_SRC_DOA_RNG_HIGH_1C +468 0x005A //TX_DFLT_SRC_DOA_1C +469 0x0000 //TX_SRC_DOA_RNG_LOW_1D +470 0x00B4 //TX_SRC_DOA_RNG_HIGH_1D +471 0x005A //TX_DFLT_SRC_DOA_1D +472 0x0100 //TX_BF_HOLDOFF_T +473 0x7FFF //TX_DOA_COST_FACTOR +474 0x0D9A //TX_MAINTOREFR_TH0 +475 0x071C //TX_DOA_TRK_THR +476 0x012C //TX_DOA_TRACK_HT +477 0x0200 //TX_N1_HOLD_HF +478 0x0100 //TX_N2_HOLD_HF +479 0x2A3D //TX_BF_RESET_THR_HF +480 0x7333 //TX_DOA_SMOOTH +481 0x0800 //TX_MU_BF +482 0x0800 //TX_BF_MU_LF_B2 +483 0x0040 //TX_BF_FC_END_BIN_B2 +484 0x0020 //TX_BF_FC_END_BIN +485 0x0000 //TX_HF_RESRV_25 +486 0x0000 //TX_HF_RESRV_26 +487 0x0007 //TX_N_DOA_SEED +488 0x0001 //TX_FINE_DOA_SEARCH_FLG +489 0x0000 //TX_HF_RESRV_27 +490 0x038E //TX_DLT_SRC_DOA_RNG +491 0x0200 //TX_BF_MU_LF +492 0x0000 //TX_DFLT_SRC_LOC_0 +493 0x7FFF //TX_DFLT_SRC_LOC_1 +494 0x0000 //TX_DFLT_SRC_LOC_2 +495 0x038E //TX_DOA_TRACK_VADTH +496 0x0000 //TX_DOA_TRACK_NEW +497 0x0300 //TX_NOR_OFF_THR +498 0x7C00 //TX_MORE_ON_700HZ_THR +499 0x2000 //TX_MU_BF_ADPT_NS +500 0x0000 //TX_ADAPT_LEN +501 0x6666 //TX_MORE_SNS +502 0x0000 //TX_NOR_OFF_TH1 +503 0x0000 //TX_WIDE_MASK_TH +504 0xD333 //TX_SUBSNRATIOHIGH4MEANBCK_THR +505 0x6000 //TX_C_POST_FLT_CUT +506 0x2000 //TX_RADIODTLV +507 0x0320 //TX_POWER_LINEIN_TH +508 0x0014 //TX_FE_VADCOUNT_TH_FC +509 0x0000 //TX_ECHO_SUPP_FC +510 0x0C80 //TX_ECHO_TH +511 0x6666 //TX_MIC_TO_BFGAIN +512 0x0000 //TX_MICTOBFGAIN0 +513 0x0000 //TX_FASTMUE_TH +514 0x2CCC //TX_DEREVERB_LF_MU +515 0x3200 //TX_DEREVERB_HF_MU +516 0x0007 //TX_DEREVERB_DELAY +517 0x0004 //TX_DEREVERB_COEF_LEN +518 0x0003 //TX_DEREVERB_DNR +519 0x0000 //TX_DEREVERB_ALPHA +520 0x0000 //TX_DEREVERB_BETA +521 0x7FFF //TX_GSC_RTOL_TH +522 0x7FFF //TX_GSC_RTOH_TH +523 0x7E2C //TX_WIDE2_MEANHTH +524 0x0000 //TX_DR_RESRV_5 +525 0x0000 //TX_DR_RESRV_6 +526 0x0000 //TX_DR_RESRV_7 +527 0x0000 //TX_DR_RESRV_8 +528 0x1333 //TX_WIND_MARK_TH +529 0x399A //TX_CORR_THR +530 0x0004 //TX_SNR_THR +531 0x0010 //TX_ENGY_THR +532 0x1770 //TX_CORR_HIGH_TH +533 0x6000 //TX_ENGY_THR_2 +534 0x3400 //TX_MEAN_RTO_THR +535 0x0028 //TX_WNS_ENOISE_MIC0_TH +536 0x3000 //TX_RATIOMICL_TH +537 0x7FFF //TX_CALIG_HS +538 0x0000 //TX_LVL_CTRL +539 0x0010 //TX_WIND_SUPRTO +540 0x0014 //TX_WNS_MIN_G +541 0x0600 //TX_WNS_B_POST_FLT +542 0x3000 //TX_RATIOMICH_TH +543 0xD120 //TX_WIND_INBEAM_L_TH +544 0x0FA0 //TX_WIND_INBEAM_H_TH +545 0x2000 //TX_WNS_RESRV_0 +546 0x59D8 //TX_WNS_RESRV_1 +547 0x0200 //TX_WNS_RESRV_2 +548 0x0000 //TX_WNS_RESRV_3 +549 0x0000 //TX_WNS_RESRV_4 +550 0x0000 //TX_WNS_RESRV_5 +551 0x0000 //TX_WNS_RESRV_6 +552 0x0000 //TX_BVE_NOISE_FLOOR_0 +553 0x0070 //TX_BVE_NOISE_FLOOR_1 +554 0x0070 //TX_BVE_NOISE_FLOOR_2 +555 0x0010 //TX_BVE_NOISE_FLOOR_3 +556 0x0070 //TX_BVE_NOISE_FLOOR_4 +557 0x00B0 //TX_BVE_NOISE_FLOOR_5 +558 0x0E66 //TX_BVE_NOISE_FLOOR_6 +559 0x0050 //TX_BVE_NOISE_FLOOR_7 +560 0x770A //TX_BVE_NOISE_FLOOR_8 +561 0x0000 //TX_BVE_NOISE_FLOOR_9 +562 0x0000 //TX_BVE_IN_N +563 0x0000 //TX_BVE_OUT_N +564 0x0000 //TX_BVE_MICALPHA_DOWN +565 0x0000 //TX_PB_RESRV_1 +566 0x0030 //TX_FDEQ_SUBNUM +567 0x4C4A //TX_FDEQ_GAIN_0 +568 0x4B4F //TX_FDEQ_GAIN_1 +569 0x504B //TX_FDEQ_GAIN_2 +570 0x4A4C //TX_FDEQ_GAIN_3 +571 0x4A49 //TX_FDEQ_GAIN_4 +572 0x4F48 //TX_FDEQ_GAIN_5 +573 0x4A4E //TX_FDEQ_GAIN_6 +574 0x534E //TX_FDEQ_GAIN_7 +575 0x494F //TX_FDEQ_GAIN_8 +576 0x5E6E //TX_FDEQ_GAIN_9 +577 0x787A //TX_FDEQ_GAIN_10 +578 0x6A58 //TX_FDEQ_GAIN_11 +579 0x5051 //TX_FDEQ_GAIN_12 +580 0x5156 //TX_FDEQ_GAIN_13 +581 0x6168 //TX_FDEQ_GAIN_14 +582 0x7678 //TX_FDEQ_GAIN_15 +583 0x7A87 //TX_FDEQ_GAIN_16 +584 0x9898 //TX_FDEQ_GAIN_17 +585 0x9898 //TX_FDEQ_GAIN_18 +586 0x9848 //TX_FDEQ_GAIN_19 +587 0x4848 //TX_FDEQ_GAIN_20 +588 0x4848 //TX_FDEQ_GAIN_21 +589 0x4848 //TX_FDEQ_GAIN_22 +590 0x4848 //TX_FDEQ_GAIN_23 +591 0x0F03 //TX_FDEQ_BIN_0 +592 0x0909 //TX_FDEQ_BIN_1 +593 0x080F //TX_FDEQ_BIN_2 +594 0x0609 //TX_FDEQ_BIN_3 +595 0x0F03 //TX_FDEQ_BIN_4 +596 0x1402 //TX_FDEQ_BIN_5 +597 0x0E13 //TX_FDEQ_BIN_6 +598 0x110F //TX_FDEQ_BIN_7 +599 0x0E0F //TX_FDEQ_BIN_8 +600 0x0E0F //TX_FDEQ_BIN_9 +601 0x080D //TX_FDEQ_BIN_10 +602 0x0F0F //TX_FDEQ_BIN_11 +603 0x0F0F //TX_FDEQ_BIN_12 +604 0x0A0F //TX_FDEQ_BIN_13 +605 0x0809 //TX_FDEQ_BIN_14 +606 0x0A0B //TX_FDEQ_BIN_15 +607 0x0C0D //TX_FDEQ_BIN_16 +608 0x0E0F //TX_FDEQ_BIN_17 +609 0x1013 //TX_FDEQ_BIN_18 +610 0x0A00 //TX_FDEQ_BIN_19 +611 0x0000 //TX_FDEQ_BIN_20 +612 0x0000 //TX_FDEQ_BIN_21 +613 0x0000 //TX_FDEQ_BIN_22 +614 0x0000 //TX_FDEQ_BIN_23 +615 0x0000 //TX_FDEQ_PADDING +616 0x0030 //TX_PREEQ_SUBNUM_MIC0 +617 0x4848 //TX_PREEQ_GAIN_MIC0_0 +618 0x4848 //TX_PREEQ_GAIN_MIC0_1 +619 0x4848 //TX_PREEQ_GAIN_MIC0_2 +620 0x4848 //TX_PREEQ_GAIN_MIC0_3 +621 0x4848 //TX_PREEQ_GAIN_MIC0_4 +622 0x4848 //TX_PREEQ_GAIN_MIC0_5 +623 0x4848 //TX_PREEQ_GAIN_MIC0_6 +624 0x4848 //TX_PREEQ_GAIN_MIC0_7 +625 0x4848 //TX_PREEQ_GAIN_MIC0_8 +626 0x4848 //TX_PREEQ_GAIN_MIC0_9 +627 0x4848 //TX_PREEQ_GAIN_MIC0_10 +628 0x4848 //TX_PREEQ_GAIN_MIC0_11 +629 0x4848 //TX_PREEQ_GAIN_MIC0_12 +630 0x4848 //TX_PREEQ_GAIN_MIC0_13 +631 0x4848 //TX_PREEQ_GAIN_MIC0_14 +632 0x4848 //TX_PREEQ_GAIN_MIC0_15 +633 0x4848 //TX_PREEQ_GAIN_MIC0_16 +634 0x4848 //TX_PREEQ_GAIN_MIC0_17 +635 0x4848 //TX_PREEQ_GAIN_MIC0_18 +636 0x4848 //TX_PREEQ_GAIN_MIC0_19 +637 0x4848 //TX_PREEQ_GAIN_MIC0_20 +638 0x4848 //TX_PREEQ_GAIN_MIC0_21 +639 0x4848 //TX_PREEQ_GAIN_MIC0_22 +640 0x4848 //TX_PREEQ_GAIN_MIC0_23 +641 0x1812 //TX_PREEQ_BIN_MIC0_0 +642 0x0A0A //TX_PREEQ_BIN_MIC0_1 +643 0x0808 //TX_PREEQ_BIN_MIC0_2 +644 0x080A //TX_PREEQ_BIN_MIC0_3 +645 0x0B09 //TX_PREEQ_BIN_MIC0_4 +646 0x0A06 //TX_PREEQ_BIN_MIC0_5 +647 0x0606 //TX_PREEQ_BIN_MIC0_6 +648 0x0605 //TX_PREEQ_BIN_MIC0_7 +649 0x050A //TX_PREEQ_BIN_MIC0_8 +650 0x1505 //TX_PREEQ_BIN_MIC0_9 +651 0x0506 //TX_PREEQ_BIN_MIC0_10 +652 0x0615 //TX_PREEQ_BIN_MIC0_11 +653 0x1516 //TX_PREEQ_BIN_MIC0_12 +654 0x2021 //TX_PREEQ_BIN_MIC0_13 +655 0x2021 //TX_PREEQ_BIN_MIC0_14 +656 0x2021 //TX_PREEQ_BIN_MIC0_15 +657 0x0800 //TX_PREEQ_BIN_MIC0_16 +658 0x0000 //TX_PREEQ_BIN_MIC0_17 +659 0x0000 //TX_PREEQ_BIN_MIC0_18 +660 0x0000 //TX_PREEQ_BIN_MIC0_19 +661 0x0000 //TX_PREEQ_BIN_MIC0_20 +662 0x0000 //TX_PREEQ_BIN_MIC0_21 +663 0x0000 //TX_PREEQ_BIN_MIC0_22 +664 0x0000 //TX_PREEQ_BIN_MIC0_23 +665 0x0030 //TX_PREEQ_SUBNUM_MIC1 +666 0x4848 //TX_PREEQ_GAIN_MIC1_0 +667 0x4848 //TX_PREEQ_GAIN_MIC1_1 +668 0x4848 //TX_PREEQ_GAIN_MIC1_2 +669 0x4848 //TX_PREEQ_GAIN_MIC1_3 +670 0x4848 //TX_PREEQ_GAIN_MIC1_4 +671 0x4848 //TX_PREEQ_GAIN_MIC1_5 +672 0x4A4C //TX_PREEQ_GAIN_MIC1_6 +673 0x4E50 //TX_PREEQ_GAIN_MIC1_7 +674 0x5456 //TX_PREEQ_GAIN_MIC1_8 +675 0x585C //TX_PREEQ_GAIN_MIC1_9 +676 0x5C64 //TX_PREEQ_GAIN_MIC1_10 +677 0x7478 //TX_PREEQ_GAIN_MIC1_11 +678 0x705C //TX_PREEQ_GAIN_MIC1_12 +679 0x4838 //TX_PREEQ_GAIN_MIC1_13 +680 0x3C70 //TX_PREEQ_GAIN_MIC1_14 +681 0x4848 //TX_PREEQ_GAIN_MIC1_15 +682 0x4848 //TX_PREEQ_GAIN_MIC1_16 +683 0x4848 //TX_PREEQ_GAIN_MIC1_17 +684 0x4848 //TX_PREEQ_GAIN_MIC1_18 +685 0x4848 //TX_PREEQ_GAIN_MIC1_19 +686 0x4848 //TX_PREEQ_GAIN_MIC1_20 +687 0x4848 //TX_PREEQ_GAIN_MIC1_21 +688 0x4848 //TX_PREEQ_GAIN_MIC1_22 +689 0x4848 //TX_PREEQ_GAIN_MIC1_23 +690 0x0202 //TX_PREEQ_BIN_MIC1_0 +691 0x0203 //TX_PREEQ_BIN_MIC1_1 +692 0x0303 //TX_PREEQ_BIN_MIC1_2 +693 0x0304 //TX_PREEQ_BIN_MIC1_3 +694 0x0405 //TX_PREEQ_BIN_MIC1_4 +695 0x0506 //TX_PREEQ_BIN_MIC1_5 +696 0x0708 //TX_PREEQ_BIN_MIC1_6 +697 0x0909 //TX_PREEQ_BIN_MIC1_7 +698 0x090B //TX_PREEQ_BIN_MIC1_8 +699 0x0C10 //TX_PREEQ_BIN_MIC1_9 +700 0x1013 //TX_PREEQ_BIN_MIC1_10 +701 0x1414 //TX_PREEQ_BIN_MIC1_11 +702 0x1414 //TX_PREEQ_BIN_MIC1_12 +703 0x1C1E //TX_PREEQ_BIN_MIC1_13 +704 0x1E28 //TX_PREEQ_BIN_MIC1_14 +705 0x462C //TX_PREEQ_BIN_MIC1_15 +706 0x0000 //TX_PREEQ_BIN_MIC1_16 +707 0x0000 //TX_PREEQ_BIN_MIC1_17 +708 0x0000 //TX_PREEQ_BIN_MIC1_18 +709 0x0000 //TX_PREEQ_BIN_MIC1_19 +710 0x0000 //TX_PREEQ_BIN_MIC1_20 +711 0x0000 //TX_PREEQ_BIN_MIC1_21 +712 0x0000 //TX_PREEQ_BIN_MIC1_22 +713 0x0000 //TX_PREEQ_BIN_MIC1_23 +714 0x0030 //TX_PREEQ_SUBNUM_MIC2 +715 0x4848 //TX_PREEQ_GAIN_MIC2_0 +716 0x4848 //TX_PREEQ_GAIN_MIC2_1 +717 0x4848 //TX_PREEQ_GAIN_MIC2_2 +718 0x4848 //TX_PREEQ_GAIN_MIC2_3 +719 0x4848 //TX_PREEQ_GAIN_MIC2_4 +720 0x4848 //TX_PREEQ_GAIN_MIC2_5 +721 0x4848 //TX_PREEQ_GAIN_MIC2_6 +722 0x4848 //TX_PREEQ_GAIN_MIC2_7 +723 0x4848 //TX_PREEQ_GAIN_MIC2_8 +724 0x4848 //TX_PREEQ_GAIN_MIC2_9 +725 0x4848 //TX_PREEQ_GAIN_MIC2_10 +726 0x4848 //TX_PREEQ_GAIN_MIC2_11 +727 0x4848 //TX_PREEQ_GAIN_MIC2_12 +728 0x4848 //TX_PREEQ_GAIN_MIC2_13 +729 0x4848 //TX_PREEQ_GAIN_MIC2_14 +730 0x4848 //TX_PREEQ_GAIN_MIC2_15 +731 0x4848 //TX_PREEQ_GAIN_MIC2_16 +732 0x4848 //TX_PREEQ_GAIN_MIC2_17 +733 0x4848 //TX_PREEQ_GAIN_MIC2_18 +734 0x4848 //TX_PREEQ_GAIN_MIC2_19 +735 0x4848 //TX_PREEQ_GAIN_MIC2_20 +736 0x4848 //TX_PREEQ_GAIN_MIC2_21 +737 0x4848 //TX_PREEQ_GAIN_MIC2_22 +738 0x4848 //TX_PREEQ_GAIN_MIC2_23 +739 0x0E10 //TX_PREEQ_BIN_MIC2_0 +740 0x1010 //TX_PREEQ_BIN_MIC2_1 +741 0x1010 //TX_PREEQ_BIN_MIC2_2 +742 0x1010 //TX_PREEQ_BIN_MIC2_3 +743 0x1010 //TX_PREEQ_BIN_MIC2_4 +744 0x1010 //TX_PREEQ_BIN_MIC2_5 +745 0x1010 //TX_PREEQ_BIN_MIC2_6 +746 0x1010 //TX_PREEQ_BIN_MIC2_7 +747 0x1010 //TX_PREEQ_BIN_MIC2_8 +748 0x1010 //TX_PREEQ_BIN_MIC2_9 +749 0x1010 //TX_PREEQ_BIN_MIC2_10 +750 0x1010 //TX_PREEQ_BIN_MIC2_11 +751 0x1010 //TX_PREEQ_BIN_MIC2_12 +752 0x1010 //TX_PREEQ_BIN_MIC2_13 +753 0x1010 //TX_PREEQ_BIN_MIC2_14 +754 0x0200 //TX_PREEQ_BIN_MIC2_15 +755 0x0000 //TX_PREEQ_BIN_MIC2_16 +756 0x0000 //TX_PREEQ_BIN_MIC2_17 +757 0x0000 //TX_PREEQ_BIN_MIC2_18 +758 0x0000 //TX_PREEQ_BIN_MIC2_19 +759 0x0000 //TX_PREEQ_BIN_MIC2_20 +760 0x0000 //TX_PREEQ_BIN_MIC2_21 +761 0x0000 //TX_PREEQ_BIN_MIC2_22 +762 0x0000 //TX_PREEQ_BIN_MIC2_23 +763 0x0006 //TX_MASKING_ABILITY +764 0x2000 //TX_NND_WEIGHT +765 0x0060 //TX_MIC_CALIBRATION_0 +766 0x0060 //TX_MIC_CALIBRATION_1 +767 0x0070 //TX_MIC_CALIBRATION_2 +768 0x0070 //TX_MIC_CALIBRATION_3 +769 0x0050 //TX_MIC_PWR_BIAS_0 +770 0x0040 //TX_MIC_PWR_BIAS_1 +771 0x0040 //TX_MIC_PWR_BIAS_2 +772 0x0040 //TX_MIC_PWR_BIAS_3 +773 0x0009 //TX_GAIN_LIMIT_0 +774 0x000F //TX_GAIN_LIMIT_1 +775 0x000F //TX_GAIN_LIMIT_2 +776 0x000F //TX_GAIN_LIMIT_3 +777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN +778 0x7FDE //TX_BVE_VAD0_ALPHAUP +779 0x7F3A //TX_BVE_VAD0_ALPHADOWN +780 0x2000 //TX_BVE_GAINWEIGHT_NOFEVADLI +781 0x7F5B //TX_BVE_FEVADLI_ALPHA +782 0x7F19 //TX_BVE_NOVAD0_ALPHAUP +783 0x1000 //TX_TDDRC_ALPHA_UP_01 +784 0x1000 //TX_TDDRC_ALPHA_UP_02 +785 0x1000 //TX_TDDRC_ALPHA_UP_03 +786 0x1000 //TX_TDDRC_ALPHA_UP_04 +787 0x7EB8 //TX_TDDRC_ALPHA_DWN_01 +788 0x7EB8 //TX_TDDRC_ALPHA_DWN_02 +789 0x7EB8 //TX_TDDRC_ALPHA_DWN_03 +790 0x7EB8 //TX_TDDRC_ALPHA_DWN_04 +791 0x7FFF //TX_TDDRC_TD_DRC_LIMIT +792 0x0800 //TX_TDDRC_POST_LIMIT_GAIN +793 0x0000 //TX_TDDRC_RESRV_0 +794 0x0000 //TX_TDDRC_RESRV_1 +795 0x0018 //TX_FDDRC_BAND_MARGIN_0 +796 0x0030 //TX_FDDRC_BAND_MARGIN_1 +797 0x0050 //TX_FDDRC_BAND_MARGIN_2 +798 0x0080 //TX_FDDRC_BAND_MARGIN_3 +799 0x0007 //TX_FDDRC_BLOCK_EXP +800 0x5000 //TX_FDDRC_THRD_2_0 +801 0x5000 //TX_FDDRC_THRD_2_1 +802 0x5000 //TX_FDDRC_THRD_2_2 +803 0x5000 //TX_FDDRC_THRD_2_3 +804 0x6400 //TX_FDDRC_THRD_3_0 +805 0x6400 //TX_FDDRC_THRD_3_1 +806 0x6400 //TX_FDDRC_THRD_3_2 +807 0x6400 //TX_FDDRC_THRD_3_3 +808 0x2000 //TX_FDDRC_SLANT_0_0 +809 0x2000 //TX_FDDRC_SLANT_0_1 +810 0x2000 //TX_FDDRC_SLANT_0_2 +811 0x2000 //TX_FDDRC_SLANT_0_3 +812 0x5333 //TX_FDDRC_SLANT_1_0 +813 0x5333 //TX_FDDRC_SLANT_1_1 +814 0x5333 //TX_FDDRC_SLANT_1_2 +815 0x5333 //TX_FDDRC_SLANT_1_3 +816 0x0010 //TX_DEADMIC_SILENCE_TH +817 0x0600 //TX_MIC_DEGRADE_TH +818 0x0078 //TX_DEADMIC_CNT +819 0x0078 //TX_MIC_DEGRADE_CNT +820 0x0000 //TX_FDDRC_RESRV_4 +821 0x0000 //TX_FDDRC_RESRV_5 +822 0x0000 //TX_FDDRC_RESRV_6 +823 0x7FFF //TX_KS_NOISEPASTE_FACTOR +824 0x0001 //TX_KS_CONFIG +825 0x7FFF //TX_KS_GAIN_MIN +826 0x0000 //TX_KS_RESRV_0 +827 0x0000 //TX_KS_RESRV_1 +828 0x0000 //TX_KS_RESRV_2 +829 0x7C00 //TX_LAMBDA_PKA_FP +830 0x2000 //TX_TPKA_FP +831 0x0080 //TX_MIN_G_FP +832 0x2000 //TX_MAX_G_FP +833 0x0FA0 //TX_FFP_FP_K_METAL +834 0x4000 //TX_A_POST_FLT_FP +835 0x0F5C //TX_RTO_OUTBEAM_TH +836 0x4CCD //TX_TPKA_FP_THD +837 0x0000 //TX_MAX_G_FP_BLK +838 0x0000 //TX_FFP_FADEIN +839 0x0000 //TX_FFP_FADEOUT +840 0x0000 //TX_WHISPERCTH +841 0x0000 //TX_WHISPERHOLDT +842 0x0000 //TX_WHISP_ENTHH +843 0x0000 //TX_WHISP_ENTHL +844 0x0000 //TX_WHISP_RTOTH +845 0x0000 //TX_WHISP_RTOTH2 +846 0x0096 //TX_MUTE_PERIOD +847 0x0000 //TX_FADE_IN_PERIOD +848 0x0100 //TX_FFP_RESRV_2 +849 0x0020 //TX_FFP_RESRV_3 +850 0x0000 //TX_FFP_RESRV_4 +851 0x0000 //TX_FFP_RESRV_5 +852 0x0000 //TX_FFP_RESRV_6 +853 0x0002 //TX_FILTINDX +854 0x0000 //TX_TDDRC_THRD_0 +855 0x0000 //TX_TDDRC_THRD_1 +856 0x1800 //TX_TDDRC_THRD_2 +857 0x1800 //TX_TDDRC_THRD_3 +858 0x3000 //TX_TDDRC_SLANT_0 +859 0x7E00 //TX_TDDRC_SLANT_1 +860 0x1000 //TX_TDDRC_ALPHA_UP_00 +861 0x7EB8 //TX_TDDRC_ALPHA_DWN_00 +862 0x0000 //TX_TDDRC_HMNC_FLAG +863 0x199A //TX_TDDRC_HMNC_GAIN +864 0x0000 //TX_TDDRC_SMT_FLAG +865 0x0CCD //TX_TDDRC_SMT_W +866 0x0504 //TX_TDDRC_DRC_GAIN +867 0x7FFF //TX_TDDRC_LMT_THRD +868 0x0000 //TX_TDDRC_LMT_ALPHA +869 0x0000 //TX_TFMASKLTH +870 0x0000 //TX_TFMASKLTHL +871 0x0CCD //TX_TFMASKHTH +872 0xECCD //TX_TFMASKLTH_BINVAD +873 0xFCCD //TX_TFMASKLTH_NS_EST +874 0xF800 //TX_TFMASKLTH_DOA +875 0x0CCD //TX_TFMASKTH_BLESSCUT +876 0x1000 //TX_B_LESSCUT_RTO_MASK +877 0x2000 //TX_SB_RHO_MEAN_TH_ABN +878 0x2000 //TX_B_POST_FLT_MASK +879 0x0000 //TX_B_POST_FLT_MASK1 +880 0x6333 //TX_GAIN_WIND_MASK +881 0x0000 //TX_TFMASK_BFSTRICT_MUSIC +882 0x0000 //TX_TFMASK_BFSTRICT_NOMUSIC +883 0x7333 //TX_FASTNS_OUTIN_TH +884 0x0CCD //TX_FASTNS_TFMASK_TH +885 0x0CCD //TX_FASTNS_TFMASKBIN_TH1 +886 0x0CCD //TX_FASTNS_TFMASKBIN_TH2 +887 0x0CCD //TX_FASTNS_TFMASKBIN_TH3 +888 0x0028 //TX_FASTNS_ARSPC_TH +889 0xC000 //TX_FASTNS_MASK5_TH +890 0x0810 //TX_POSTSSA_MIN_G_VR_MASK +891 0x1000 //TX_A_LESSCUT_RTO_MASK +892 0x1770 //TX_FASTNS_NOISETH +893 0xC000 //TX_FASTNS_SSA_THLFL +894 0xC000 //TX_FASTNS_SSA_THHFL +895 0xCCCC //TX_FASTNS_SSA_THLFH +896 0xD999 //TX_FASTNS_SSA_THHFH +897 0x2339 //TX_SENDFUNC_REG_MICMUTE +898 0x0021 //TX_SENDFUNC_REG_MICMUTE1 +899 0x02BC //TX_MICMUTE_RATIO_THR +900 0x0140 //TX_MICMUTE_AMP_THR +901 0x0004 //TX_MICMUTE_HPF_IND +902 0x00C0 //TX_MICMUTE_LOG_EYR_TH +903 0x0008 //TX_MICMUTE_CVG_TIME +904 0x0008 //TX_MICMUTE_RELEASE_TIME +905 0x01FE //TX_MIC_VOLUME_MIC0MUTE +906 0x0020 //TX_MICMUTE_EPD_OFFSET_0 +907 0x001E //TX_MICMUTE_FRQ_AEC_L +908 0x7999 //TX_MICMUTE_EAD_THR +909 0x7FFF //TX_MICMUTE_LAMBDA_CB_NLE +910 0x7FFF //TX_MICMUTE_LAMBDA_RE_EST +911 0x4000 //TX_DTD_THR1_MICMUTE_0 +912 0x7000 //TX_DTD_THR1_MICMUTE_1 +913 0x7FFF //TX_DTD_THR1_MICMUTE_2 +914 0x7FFF //TX_DTD_THR1_MICMUTE_3 +915 0x6CCC //TX_DTD_THR2_MICMUTE_0 +916 0x0400 //TX_MICMUTE_MIN_EQ_RE_EST_0 +917 0x0400 //TX_MICMUTE_MIN_EQ_RE_EST_1 +918 0x1000 //TX_MICMUTE_MIN_EQ_RE_EST_2 +919 0x7FFF //TX_MICMUTE_MIN_EQ_RE_EST_3 +920 0x7FFF //TX_MICMUTE_MIN_EQ_RE_EST_4 +921 0x4000 //TX_MICMUTE_C_POST_FLT +922 0x03E8 //TX_MICMUTE_DT_CUT_K +923 0x0001 //TX_MICMUTE_DT_CUT_THR +924 0x03E8 //TX_MICMUTE_DT_CUT_K2 +925 0x0001 //TX_MICMUTE_DT_CUT_THR2 +926 0x0064 //TX_MICMUTE_DT2_HOLD_N +927 0x1000 //TX_MICMUTE_RATIODTH_THCUT +928 0x1000 //TX_MICMUTE_B_POST_FLT_ECHOL +929 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOH +930 0x0400 //TX_MICMUTE_C_POST_FLT_MASK +931 0x7999 //TX_MICMUTE_RATIODTL_CUT_TH +932 0x0258 //TX_MICMUTE_DT_CUT_K1 +933 0x0800 //TX_MICMUTE_N2_SN_EST +934 0xFC00 //TX_MICMUTE_THR_SN_EST_0 +935 0x001C //TX_MICMUTE_MIN_G_CTRL_0 +936 0x6000 //TX_MICMUTE_A_POST_FILT_S_0 +937 0x7000 //TX_MICMUTE_B_POST_FILT_0 +938 0x2710 //TX_MIC1RUB_AMP_THR +939 0x0010 //TX_MIC1MUTE_RATIO_THR +940 0x0450 //TX_MIC1MUTE_AMP_THR +941 0x0008 //TX_MIC1MUTE_CVG_TIME +942 0x0008 //TX_MIC1MUTE_RELEASE_TIME +943 0x0000 //TX_AMS_RESRV_01 +944 0x0000 //TX_AMS_RESRV_02 +945 0x0000 //TX_AMS_RESRV_03 +946 0x0000 //TX_AMS_RESRV_04 +947 0x0000 //TX_AMS_RESRV_05 +948 0x0000 //TX_AMS_RESRV_06 +949 0x0000 //TX_AMS_RESRV_07 +950 0x0000 //TX_AMS_RESRV_08 +951 0x0000 //TX_AMS_RESRV_09 +952 0x0000 //TX_AMS_RESRV_10 +953 0x0000 //TX_AMS_RESRV_11 +954 0x0000 //TX_AMS_RESRV_12 +955 0x0000 //TX_AMS_RESRV_13 +956 0x0000 //TX_AMS_RESRV_14 +957 0x0000 //TX_AMS_RESRV_15 +958 0x0000 //TX_AMS_RESRV_16 +959 0x0000 //TX_AMS_RESRV_17 +960 0x0000 //TX_AMS_RESRV_18 +961 0x0000 //TX_AMS_RESRV_19 +#RX +0 0x000C //RX_RECVFUNC_MODE_0 +1 0x0000 //RX_RECVFUNC_MODE_1 +2 0x0004 //RX_SAMPLINGFREQ_SIG +3 0x0004 //RX_SAMPLINGFREQ_PROC +4 0x000A //RX_FRAME_SZ +5 0x0000 //RX_DELAY_OPT +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +10 0x0800 //RX_PGA +11 0x7FFF //RX_A_HP +12 0x4000 //RX_B_PE +13 0x5800 //RX_THR_PITCH_DET_0 +14 0x5000 //RX_THR_PITCH_DET_1 +15 0x4000 //RX_THR_PITCH_DET_2 +16 0x0008 //RX_PITCH_BFR_LEN +17 0x0003 //RX_SBD_PITCH_DET +18 0x0100 //RX_PP_RESRV_0 +19 0x0020 //RX_PP_RESRV_1 +20 0x0600 //RX_N_SN_EST +21 0x000C //RX_N2_SN_EST +22 0x000F //RX_NS_LVL_CTRL +23 0xF800 //RX_THR_SN_EST +24 0x7E00 //RX_LAMBDA_PFILT +25 0x000A //RX_FENS_RESRV_0 +26 0x0190 //RX_FENS_RESRV_1 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +30 0x0002 //RX_EXTRA_NS_L +31 0x0800 //RX_EXTRA_NS_A +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +35 0x199A //RX_A_POST_FLT +36 0x0000 //RX_LMT_THRD +37 0x4000 //RX_LMT_ALPHA +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +111 0x0002 //RX_FILTINDX +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +125 0x7C00 //RX_LAMBDA_PKA_FP +126 0x2000 //RX_TPKA_FP +127 0x2000 //RX_MIN_G_FP +128 0x0080 //RX_MAX_G_FP +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +131 0x0000 //RX_MAXLEVEL_CNG +132 0x3000 //RX_BWE_UV_TH +133 0x3000 //RX_BWE_UV_TH2 +134 0x1800 //RX_BWE_UV_TH3 +135 0x1000 //RX_BWE_V_TH +136 0x04CD //RX_BWE_GAIN1_V_TH1 +137 0x0F33 //RX_BWE_GAIN1_V_TH2 +138 0x7333 //RX_BWE_UV_EQ +139 0x199A //RX_BWE_V_EQ +140 0x7333 //RX_BWE_TONE_TH +141 0x0004 //RX_BWE_UV_HOLD_T +142 0x6CCD //RX_BWE_GAIN2_ALPHA +143 0x799A //RX_BWE_GAIN3_ALPHA +144 0x001E //RX_BWE_CUTOFF +145 0x3000 //RX_BWE_GAINFILL +146 0x3200 //RX_BWE_MAXTH_TONE +147 0x2000 //RX_BWE_EQ_0 +148 0x2000 //RX_BWE_EQ_1 +149 0x2000 //RX_BWE_EQ_2 +150 0x2000 //RX_BWE_EQ_3 +151 0x2000 //RX_BWE_EQ_4 +152 0x2000 //RX_BWE_EQ_5 +153 0x2000 //RX_BWE_EQ_6 +154 0x0000 //RX_BWE_RESRV_0 +155 0x0000 //RX_BWE_RESRV_1 +156 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#RX 2 +157 0x000C //RX_RECVFUNC_MODE_0 +158 0x0000 //RX_RECVFUNC_MODE_1 +159 0x0004 //RX_SAMPLINGFREQ_SIG +160 0x0004 //RX_SAMPLINGFREQ_PROC +161 0x000A //RX_FRAME_SZ +162 0x0000 //RX_DELAY_OPT +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +167 0x0800 //RX_PGA +168 0x7FFF //RX_A_HP +169 0x4000 //RX_B_PE +170 0x5800 //RX_THR_PITCH_DET_0 +171 0x5000 //RX_THR_PITCH_DET_1 +172 0x4000 //RX_THR_PITCH_DET_2 +173 0x0008 //RX_PITCH_BFR_LEN +174 0x0003 //RX_SBD_PITCH_DET +175 0x0100 //RX_PP_RESRV_0 +176 0x0020 //RX_PP_RESRV_1 +177 0x0600 //RX_N_SN_EST +178 0x000C //RX_N2_SN_EST +179 0x000F //RX_NS_LVL_CTRL +180 0xF800 //RX_THR_SN_EST +181 0x7E00 //RX_LAMBDA_PFILT +182 0x000A //RX_FENS_RESRV_0 +183 0x0190 //RX_FENS_RESRV_1 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +187 0x0002 //RX_EXTRA_NS_L +188 0x0800 //RX_EXTRA_NS_A +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +192 0x199A //RX_A_POST_FLT +193 0x0000 //RX_LMT_THRD +194 0x4000 //RX_LMT_ALPHA +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +268 0x0002 //RX_FILTINDX +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +282 0x7C00 //RX_LAMBDA_PKA_FP +283 0x2000 //RX_TPKA_FP +284 0x2000 //RX_MIN_G_FP +285 0x0080 //RX_MAX_G_FP +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +288 0x0000 //RX_MAXLEVEL_CNG +289 0x3000 //RX_BWE_UV_TH +290 0x3000 //RX_BWE_UV_TH2 +291 0x1800 //RX_BWE_UV_TH3 +292 0x1000 //RX_BWE_V_TH +293 0x04CD //RX_BWE_GAIN1_V_TH1 +294 0x0F33 //RX_BWE_GAIN1_V_TH2 +295 0x7333 //RX_BWE_UV_EQ +296 0x199A //RX_BWE_V_EQ +297 0x7333 //RX_BWE_TONE_TH +298 0x0004 //RX_BWE_UV_HOLD_T +299 0x6CCD //RX_BWE_GAIN2_ALPHA +300 0x799A //RX_BWE_GAIN3_ALPHA +301 0x001E //RX_BWE_CUTOFF +302 0x3000 //RX_BWE_GAINFILL +303 0x3200 //RX_BWE_MAXTH_TONE +304 0x2000 //RX_BWE_EQ_0 +305 0x2000 //RX_BWE_EQ_1 +306 0x2000 //RX_BWE_EQ_2 +307 0x2000 //RX_BWE_EQ_3 +308 0x2000 //RX_BWE_EQ_4 +309 0x2000 //RX_BWE_EQ_5 +310 0x2000 //RX_BWE_EQ_6 +311 0x0000 //RX_BWE_RESRV_0 +312 0x0000 //RX_BWE_RESRV_1 +313 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 + +#CASE_NAME HANDSET-HANDSET-RESERVE2-SWB +#PARAM_MODE FULL +#PARAM_TYPE TX+2RX +#TOTAL_CUSTOM_STEP 7+7 +#TX +0 0x0000 //TX_OPERATION_MODE_0 +1 0x0000 //TX_OPERATION_MODE_1 +2 0x0076 //TX_PATCH_REG +3 0x6F7F //TX_SENDFUNC_MODE_0 +4 0x0000 //TX_SENDFUNC_MODE_1 +5 0x0002 //TX_NUM_MIC +6 0x0003 //TX_SAMPLINGFREQ_SIG +7 0x0003 //TX_SAMPLINGFREQ_PROC +8 0x000A //TX_FRAME_SZ_SIG +9 0x000A //TX_FRAME_SZ +10 0x0000 //TX_DELAY_OPT +11 0x0028 //TX_MAX_TAIL_LENGTH +12 0x0001 //TX_NUM_LOUTCHN +13 0x0001 //TX_MAXNUM_AECREF +14 0x0000 //TX_DBG_FUNC_REG +15 0x0000 //TX_DBG_FUNC_REG1 +16 0x0000 //TX_SYS_RESRV_0 +17 0x0000 //TX_SYS_RESRV_1 +18 0x0000 //TX_SYS_RESRV_2 +19 0x0000 //TX_SYS_RESRV_3 +20 0x0000 //TX_DIST2REF0 +21 0x00A3 //TX_DIST2REF1 +22 0x0000 //TX_DIST2REF_02 +23 0x0000 //TX_DIST2REF_03 +24 0x0000 //TX_DIST2REF_04 +25 0x0000 //TX_DIST2REF_05 +26 0x0000 //TX_MMIC +27 0x1000 //TX_PGA_0 +28 0x1000 //TX_PGA_1 +29 0x1000 //TX_PGA_2 +30 0x0000 //TX_PGA_3 +31 0x0000 //TX_PGA_4 +32 0x0000 //TX_PGA_5 +33 0x0000 //TX_MIC_PAIRS +34 0x0000 //TX_MIC_PAIRS_HS +35 0x0002 //TX_MICS_FOR_BF +36 0x0000 //TX_MIC_PAIRS_FORL1 +37 0x0002 //TX_MICS_OF_PAIR0 +38 0x0002 //TX_MICS_OF_PAIR1 +39 0x0002 //TX_MICS_OF_PAIR2 +40 0x0002 //TX_MICS_OF_PAIR3 +41 0x0000 //TX_MIC_DATA_SRC0 +42 0x0002 //TX_MIC_DATA_SRC1 +43 0x0001 //TX_MIC_DATA_SRC2 +44 0x0000 //TX_MIC_DATA_SRC3 +45 0x0000 //TX_MIC_PAIR_CH_04 +46 0x0000 //TX_MIC_PAIR_CH_05 +47 0x0000 //TX_MIC_PAIR_CH_10 +48 0x0000 //TX_MIC_PAIR_CH_11 +49 0x0000 //TX_MIC_PAIR_CH_12 +50 0x0000 //TX_MIC_PAIR_CH_13 +51 0x0000 //TX_MIC_PAIR_CH_14 +52 0x05DC //TX_HD_BIN_MASK +53 0x0010 //TX_HD_SUBAND_MASK +54 0x19A1 //TX_HD_FRAME_AVG_MASK +55 0x0320 //TX_HD_MIN_FRQ +56 0x1000 //TX_HD_ALPHA_PSD +57 0x1100 //TX_T_PHPR1 +58 0x0000 //TX_T_PHPR2 +59 0x0000 //TX_T_PTPR +60 0x0000 //TX_T_PNPR +61 0x0000 //TX_T_PAPR1 +62 0xEE6C //TX_T_PSDVAT +63 0x0800 //TX_CNT +64 0x4000 //TX_ANTI_HOWL_GAIN +65 0x0001 //TX_MICFORBFMARK_0 +66 0x0001 //TX_MICFORBFMARK_1 +67 0x0001 //TX_MICFORBFMARK_2 +68 0x0001 //TX_MICFORBFMARK_3 +69 0x0001 //TX_MICFORBFMARK_4 +70 0x0001 //TX_MICFORBFMARK_5 +71 0x0000 //TX_DIST2REF_10 +72 0x3A66 //TX_DIST2REF_11 +73 0x0000 //TX_DIST2REF2 +74 0x0000 //TX_DIST2REF_13 +75 0x0000 //TX_DIST2REF_14 +76 0x0000 //TX_DIST2REF_15 +77 0x0000 //TX_DIST2REF_20 +78 0x0000 //TX_DIST2REF_21 +79 0x0000 //TX_DIST2REF_22 +80 0x0000 //TX_DIST2REF_23 +81 0x0000 //TX_DIST2REF_24 +82 0x0000 //TX_DIST2REF_25 +83 0x0000 //TX_DIST2REF_30 +84 0x0000 //TX_DIST2REF_31 +85 0x0000 //TX_DIST2REF_32 +86 0x0000 //TX_DIST2REF_33 +87 0x0000 //TX_DIST2REF_34 +88 0x0000 //TX_DIST2REF_35 +89 0x0000 //TX_MIC_LOC_00 +90 0x0000 //TX_MIC_LOC_01 +91 0x0000 //TX_MIC_LOC_02 +92 0x0000 //TX_MIC_LOC_03 +93 0x0000 //TX_MIC_LOC_04 +94 0x0000 //TX_MIC_LOC_05 +95 0x0000 //TX_MIC_LOC_10 +96 0x0000 //TX_MIC_LOC_11 +97 0x0000 //TX_MIC_LOC_12 +98 0x0000 //TX_MIC_LOC_13 +99 0x0000 //TX_MIC_LOC_14 +100 0x0000 //TX_MIC_LOC_15 +101 0x0000 //TX_MIC_LOC_20 +102 0x0000 //TX_MIC_LOC_21 +103 0x0000 //TX_MIC_LOC_22 +104 0x0000 //TX_MIC_LOC_23 +105 0x0000 //TX_MIC_LOC_24 +106 0x0000 //TX_MIC_LOC_25 +107 0x0200 //TX_MIC_REFBLK_VOLUME +108 0x0AAC //TX_MIC_BLOCK_VOLUME +109 0x0000 //TX_INVERSE_MASK +110 0x0000 //TX_ADCS_MASK +111 0x04D0 //TX_ADCS_GAIN +112 0x4000 //TX_NFC_GAINFAC +113 0x0000 //TX_MAINMIC_BLKFACTOR +114 0x0000 //TX_REFMIC_BLKFACTOR +115 0x0000 //TX_BLMIC_BLKFACTOR +116 0x0000 //TX_BRMIC_BLKFACTOR +117 0x0031 //TX_MICBLK_START_BIN +118 0x0060 //TX_MICBLK_END_BIN +119 0x0015 //TX_MICBLK_FE_HOLD +120 0xFFF2 //TX_MICBLK_MR_EXP_TH +121 0xFFF2 //TX_MICBLK_LR_EXP_TH +122 0x0000 //TX_FENE_HOLD +123 0x4000 //TX_FE_ENER_TH_MTS +124 0x0004 //TX_FE_ENER_TH_EXP +125 0x6000 //TX_C_POST_FLT_MIC_MAINBLK +126 0x6000 //TX_C_POST_FLT_MIC_REFBLK +127 0x0010 //TX_MIC_BLOCK_N +128 0x7E56 //TX_A_HP +129 0x4000 //TX_B_PE +130 0x1800 //TX_THR_PITCH_DET_0 +131 0x1000 //TX_THR_PITCH_DET_1 +132 0x0800 //TX_THR_PITCH_DET_2 +133 0x0008 //TX_PITCH_BFR_LEN +134 0x0003 //TX_SBD_PITCH_DET +135 0x0050 //TX_TD_AEC_L +136 0x4000 //TX_MU0_UNP_TD_AEC +137 0x1000 //TX_MU0_PTD_TD_AEC +138 0x0000 //TX_PP_RESRV_0 +139 0x2A94 //TX_PP_RESRV_1 +140 0x55F0 //TX_PP_RESRV_2 +141 0x0000 //TX_PP_RESRV_3 +142 0x0000 //TX_PP_RESRV_4 +143 0x0000 //TX_PP_RESRV_5 +144 0x0000 //TX_PP_RESRV_6 +145 0x0000 //TX_PP_RESRV_7 +146 0x0028 //TX_TAIL_LENGTH +147 0x0080 //TX_AEC_REF_GAIN_0 +148 0x0800 //TX_AEC_REF_GAIN_1 +149 0x0800 //TX_AEC_REF_GAIN_2 +150 0x7900 //TX_EAD_THR +151 0x2000 //TX_THR_RE_EST +152 0x0400 //TX_MIN_EQ_RE_EST_0 +153 0x0400 //TX_MIN_EQ_RE_EST_1 +154 0x0800 //TX_MIN_EQ_RE_EST_2 +155 0x0800 //TX_MIN_EQ_RE_EST_3 +156 0x1000 //TX_MIN_EQ_RE_EST_4 +157 0x1000 //TX_MIN_EQ_RE_EST_5 +158 0x1000 //TX_MIN_EQ_RE_EST_6 +159 0x1000 //TX_MIN_EQ_RE_EST_7 +160 0x1000 //TX_MIN_EQ_RE_EST_8 +161 0x1000 //TX_MIN_EQ_RE_EST_9 +162 0x1000 //TX_MIN_EQ_RE_EST_10 +163 0x1000 //TX_MIN_EQ_RE_EST_11 +164 0x1000 //TX_MIN_EQ_RE_EST_12 +165 0x3000 //TX_LAMBDA_RE_EST +166 0x1000 //TX_LAMBDA_CB_NLE +167 0x1800 //TX_C_POST_FLT +168 0x4000 //TX_GAIN_NP +169 0x003C //TX_SE_HOLD_N +170 0x0046 //TX_DT_HOLD_N +171 0x03E8 //TX_DT2_HOLD_N +172 0x6666 //TX_AEC_RESRV_0 +173 0x0000 //TX_AEC_RESRV_1 +174 0x0014 //TX_AEC_RESRV_2 +175 0x0000 //TX_MIC_DELAY_LENGTH +176 0x0000 //TX_REF_DELAY_LENGTH +177 0x0000 //TX_ADD_LINEIN_GAINL +178 0x0000 //TX_ADD_LINEIN_GAINH +179 0x0000 //TX_MIN_EQ_RE_EST_14 +180 0x0000 //TX_DTD_THR1_8 +181 0x7FFF //TX_DTD_THR2_8 +182 0x0000 //TX_DTD_MIC_BLK2 +183 0x0008 //TX_FRQ_LIN_LEN +184 0x7FFF //TX_FRQ_AEC_LEN_RHO +185 0x6000 //TX_MU0_UNP_FRQ_AEC +186 0x4000 //TX_MU0_PTD_FRQ_AEC +187 0x000A //TX_MINENOISETH +188 0x0800 //TX_MU0_RE_EST +189 0x0001 //TX_AEC_NUM_CH +190 0x0000 //TX_BIGECHOATTENUATION_MAX +191 0x2000 //TX_A_POST_FLT_MICBLK +192 0x0000 //TX_BLKENERTH +193 0x0000 //TX_BLKENERHIGHTH +194 0x0000 //TX_NORMENERTH +195 0x0000 //TX_NORMENERHIGHTH +196 0x0000 //TX_NORMENERHIGHTHL +197 0x7000 //TX_DTD_THR1_0 +198 0x7000 //TX_DTD_THR1_1 +199 0x7000 //TX_DTD_THR1_2 +200 0x7F00 //TX_DTD_THR1_3 +201 0x7F00 //TX_DTD_THR1_4 +202 0x7F00 //TX_DTD_THR1_5 +203 0x7F00 //TX_DTD_THR1_6 +204 0x2000 //TX_DTD_THR2_0 +205 0x2000 //TX_DTD_THR2_1 +206 0x2000 //TX_DTD_THR2_2 +207 0x1000 //TX_DTD_THR2_3 +208 0x1000 //TX_DTD_THR2_4 +209 0x1000 //TX_DTD_THR2_5 +210 0x1000 //TX_DTD_THR2_6 +211 0x6000 //TX_DTD_THR3 +212 0x0177 //TX_SPK_CUT_K +213 0x1B58 //TX_DT_CUT_K +214 0x0100 //TX_DT_CUT_THR +215 0x04EB //TX_COMFORT_G +216 0x01F4 //TX_POWER_YOUT_TH +217 0x4000 //TX_FDPFGAINECHO +218 0x0000 //TX_DTD_HD_THR +219 0x0000 //TX_SPK_CUT_K_S +220 0x0000 //TX_DTD_MIC_BLK +221 0x0400 //TX_ADPT_STRICT_L +222 0x0200 //TX_ADPT_STRICT_H +223 0x0C00 //TX_RATIO_DT_L_TH_LOW +224 0x2000 //TX_RATIO_DT_H_TH_LOW +225 0x1800 //TX_RATIO_DT_L_TH_HIGH +226 0x3000 //TX_RATIO_DT_H_TH_HIGH +227 0x0A00 //TX_RATIO_DT_L0_TH +228 0x7000 //TX_B_POST_FILT_ECHO_L +229 0x7FFF //TX_B_POST_FILT_ECHO_H +230 0x0200 //TX_MIN_G_CTRL_ECHO +231 0x7FFF //TX_B_LESSCUT_RTO_ECHO +232 0x0000 //TX_EPD_OFFSET_00 +233 0x0000 //TX_EPD_OFFST_01 +234 0x1388 //TX_RATIO_DT_L0_TH_HIGH +235 0x3A98 //TX_RATIO_DT_H_TH_CUT +236 0x7FFF //TX_MIN_EQ_RE_EST_13 +237 0x0000 //TX_DTD_THR1_7 +238 0x0000 //TX_DTD_THR2_7 +239 0x0800 //TX_DT_RESRV_7 +240 0x0800 //TX_DT_RESRV_8 +241 0x0000 //TX_DT_RESRV_9 +242 0xF600 //TX_THR_SN_EST_0 +243 0xFA00 //TX_THR_SN_EST_1 +244 0xFA00 //TX_THR_SN_EST_2 +245 0xF800 //TX_THR_SN_EST_3 +246 0xF800 //TX_THR_SN_EST_4 +247 0xF800 //TX_THR_SN_EST_5 +248 0xF800 //TX_THR_SN_EST_6 +249 0xF700 //TX_THR_SN_EST_7 +250 0x0000 //TX_DELTA_THR_SN_EST_0 +251 0x0200 //TX_DELTA_THR_SN_EST_1 +252 0x0200 //TX_DELTA_THR_SN_EST_2 +253 0x0200 //TX_DELTA_THR_SN_EST_3 +254 0x0100 //TX_DELTA_THR_SN_EST_4 +255 0x0200 //TX_DELTA_THR_SN_EST_5 +256 0x0100 //TX_DELTA_THR_SN_EST_6 +257 0x0200 //TX_DELTA_THR_SN_EST_7 +258 0x4000 //TX_LAMBDA_NN_EST_0 +259 0x4000 //TX_LAMBDA_NN_EST_1 +260 0x4000 //TX_LAMBDA_NN_EST_2 +261 0x4000 //TX_LAMBDA_NN_EST_3 +262 0x4000 //TX_LAMBDA_NN_EST_4 +263 0x4000 //TX_LAMBDA_NN_EST_5 +264 0x4000 //TX_LAMBDA_NN_EST_6 +265 0x4000 //TX_LAMBDA_NN_EST_7 +266 0x0400 //TX_N_SN_EST +267 0x001E //TX_INBEAM_T +268 0x0041 //TX_INBEAMHOLDT +269 0x2000 //TX_G_STRICT +270 0x2000 //TX_EQ_THR_BF +271 0x799A //TX_LAMBDA_EQ_BF +272 0x1000 //TX_NE_RTO_TH +273 0x1000 //TX_NE_RTO_TH_L +274 0x1000 //TX_MAINREFRTOH_TH_H +275 0x0600 //TX_MAINREFRTOH_TH_L +276 0x2000 //TX_MAINREFRTO_TH_H +277 0x1400 //TX_MAINREFRTO_TH_L +278 0x0000 //TX_MAINREFRTO_TH_EQ +279 0x1000 //TX_B_POST_FLT_0 +280 0x1000 //TX_B_POST_FLT_1 +281 0x0014 //TX_NS_LVL_CTRL_0 +282 0x002C //TX_NS_LVL_CTRL_1 +283 0x0016 //TX_NS_LVL_CTRL_2 +284 0x0018 //TX_NS_LVL_CTRL_3 +285 0x0016 //TX_NS_LVL_CTRL_4 +286 0x0012 //TX_NS_LVL_CTRL_5 +287 0x0016 //TX_NS_LVL_CTRL_6 +288 0x0017 //TX_NS_LVL_CTRL_7 +289 0x000E //TX_MIN_GAIN_S_0 +290 0x000D //TX_MIN_GAIN_S_1 +291 0x0012 //TX_MIN_GAIN_S_2 +292 0x0010 //TX_MIN_GAIN_S_3 +293 0x0012 //TX_MIN_GAIN_S_4 +294 0x0012 //TX_MIN_GAIN_S_5 +295 0x0012 //TX_MIN_GAIN_S_6 +296 0x0012 //TX_MIN_GAIN_S_7 +297 0x6000 //TX_NMOS_SUP +298 0x0000 //TX_NS_MAX_PRI_SNR_TH +299 0x0000 //TX_NMOS_SUP_MENSA +300 0x7FFF //TX_SNRI_SUP_0 +301 0x2000 //TX_SNRI_SUP_1 +302 0x2000 //TX_SNRI_SUP_2 +303 0x6000 //TX_SNRI_SUP_3 +304 0x6000 //TX_SNRI_SUP_4 +305 0x6000 //TX_SNRI_SUP_5 +306 0x3000 //TX_SNRI_SUP_6 +307 0x6000 //TX_SNRI_SUP_7 +308 0x6000 //TX_THR_LFNS +309 0x0017 //TX_G_LFNS +310 0x09C4 //TX_GAIN0_NTH +311 0x000A //TX_MUSIC_MORENS +312 0x7FFF //TX_A_POST_FILT_0 +313 0x2000 //TX_A_POST_FILT_1 +314 0x4000 //TX_A_POST_FILT_S_0 +315 0x4000 //TX_A_POST_FILT_S_1 +316 0x4000 //TX_A_POST_FILT_S_2 +317 0x4000 //TX_A_POST_FILT_S_3 +318 0x4000 //TX_A_POST_FILT_S_4 +319 0x4000 //TX_A_POST_FILT_S_5 +320 0x5000 //TX_A_POST_FILT_S_6 +321 0x7000 //TX_A_POST_FILT_S_7 +322 0x1000 //TX_B_POST_FILT_0 +323 0x5000 //TX_B_POST_FILT_1 +324 0x6000 //TX_B_POST_FILT_2 +325 0x6000 //TX_B_POST_FILT_3 +326 0x2000 //TX_B_POST_FILT_4 +327 0x1000 //TX_B_POST_FILT_5 +328 0x3000 //TX_B_POST_FILT_6 +329 0x3000 //TX_B_POST_FILT_7 +330 0x1000 //TX_B_LESSCUT_RTO_S_0 +331 0x1000 //TX_B_LESSCUT_RTO_S_1 +332 0x1000 //TX_B_LESSCUT_RTO_S_2 +333 0x1000 //TX_B_LESSCUT_RTO_S_3 +334 0x1000 //TX_B_LESSCUT_RTO_S_4 +335 0x1000 //TX_B_LESSCUT_RTO_S_5 +336 0x1000 //TX_B_LESSCUT_RTO_S_6 +337 0x1000 //TX_B_LESSCUT_RTO_S_7 +338 0x7E14 //TX_LAMBDA_PFILT +339 0x7C29 //TX_LAMBDA_PFILT_S_0 +340 0x7C29 //TX_LAMBDA_PFILT_S_1 +341 0x7C29 //TX_LAMBDA_PFILT_S_2 +342 0x7C29 //TX_LAMBDA_PFILT_S_3 +343 0x7C29 //TX_LAMBDA_PFILT_S_4 +344 0x7C29 //TX_LAMBDA_PFILT_S_5 +345 0x7C29 //TX_LAMBDA_PFILT_S_6 +346 0x7C29 //TX_LAMBDA_PFILT_S_7 +347 0x07D0 //TX_K_PEPPER +348 0x0800 //TX_A_PEPPER +349 0x1D4C //TX_K_PEPPER_HF +350 0x0400 //TX_A_PEPPER_HF +351 0x0001 //TX_HMNC_BST_FLG +352 0x4000 //TX_HMNC_BST_THR +353 0x0800 //TX_DT_BINVAD_TH_0 +354 0x0800 //TX_DT_BINVAD_TH_1 +355 0x0800 //TX_DT_BINVAD_TH_2 +356 0x0800 //TX_DT_BINVAD_TH_3 +357 0x0000 //TX_DT_BINVAD_ENDF +358 0x1000 //TX_C_POST_FLT_DT +359 0x7FFF //TX_NS_B_POST_FLT_LESSCUT +360 0x0100 //TX_DT_BOOST +361 0x0000 //TX_BF_SGRAD_FLG +362 0x0005 //TX_BF_DVG_TH +363 0x001E //TX_SN_C_F +364 0x0000 //TX_K_APT +365 0x0001 //TX_NOISEDET +366 0x0190 //TX_NDETCT +367 0x000A //TX_NOISE_TH_0 +368 0x7FFF //TX_NOISE_TH_0_2 +369 0x7FFF //TX_NOISE_TH_0_3 +370 0x01F4 //TX_NOISE_TH_1 +371 0x0DAC //TX_NOISE_TH_2 +372 0x2134 //TX_NOISE_TH_3 +373 0x6978 //TX_NOISE_TH_4 +374 0x57E4 //TX_NOISE_TH_5 +375 0x4BD6 //TX_NOISE_TH_5_2 +376 0x0001 //TX_NOISE_TH_5_3 +377 0x4E20 //TX_NOISE_TH_5_4 +378 0x1194 //TX_NOISE_TH_6 +379 0x0014 //TX_MINENOISE_TH +380 0xD508 //TX_MORENS_TFMASK_TH +381 0x0001 //TX_DRC_QUIET_FLOOR +382 0x6D60 //TX_RATIODTL_CUT_TH +383 0x0DAC //TX_DT_CUT_K1 +384 0x00A5 //TX_OUT_ENER_S_TH_CLEAN +385 0x00A5 //TX_OUT_ENER_S_TH_LESSCLEAN +386 0x00A5 //TX_OUT_ENER_S_TH_NOISY +387 0x0029 //TX_OUT_ENER_TH_NOISE +388 0x0200 //TX_OUT_ENER_TH_SPEECH +389 0x2000 //TX_SN_NPB_GAIN +390 0x0000 //TX_NN_NPB_GAIN +391 0x3000 //TX_POST_MASK_SUP_HSNE +392 0x07D0 //TX_TAIL_DET_TH +393 0x7FFF //TX_B_LESSCUT_RTO_WTA +394 0x0000 //TX_MEL_G_R +395 0x0080 //TX_SUPHIGH_TH +396 0x0000 //TX_MASK_G_R +397 0x0002 //TX_EXTRA_NS_L +398 0x1800 //TX_C_POST_FLT_MASK +399 0x7FFF //TX_A_POST_FLT_WNS +400 0x0148 //TX_MIN_G_LOW300HZ +401 0x0004 //TX_MAXLEVEL_CNG +402 0x00B4 //TX_STN_NOISE_TH +403 0x4000 //TX_POST_MASK_SUP +404 0x7FFF //TX_POST_MASK_ADJUST +405 0x00C8 //TX_NS_ENOISE_MIC0_TH +406 0x0014 //TX_MINENOISE_MIC0_TH +407 0x012C //TX_MINENOISE_MIC0_S_TH +408 0x2900 //TX_MIN_G_CTRL_SSNS +409 0x0800 //TX_METAL_RTO_THR +410 0x07D0 //TX_NS_FP_K_METAL +411 0x3A98 //TX_NOISEDET_BOOST_TH +412 0x0FA0 //TX_NSMOOTH_TH +413 0x0000 //TX_NS_RESRV_8 +414 0x1800 //TX_RHO_UPB +415 0x2328 //TX_N_HOLD_HS +416 0x006E //TX_N_RHO_BFR0 +417 0x7FFF //TX_LAMBDA_ARSP_EST +418 0x0100 //TX_EXTRA_GAIN_MICBLOCK +419 0x0333 //TX_THR_STD_NSR +420 0x019A //TX_THR_STD_PLH +421 0x03E8 //TX_N_HOLD_STD +422 0x0066 //TX_THR_STD_RHO +423 0x2800 //TX_BF_RESET_THR_HS +424 0x0CCD //TX_SB_RTO_MEAN_TH +425 0x0300 //TX_SB_RHO_MEAN_TH_NTALK +426 0x2000 //TX_SB_RTO_MEAN_TH_ABN +427 0x2EE0 //TX_SB_RTO_MEAN_TH_RUB +428 0x0990 //TX_WTA_EN_RTO_TH +429 0x1400 //TX_TOP_ENER_TH_F +430 0x0100 //TX_DESIRED_TALK_HOLDT +431 0x0800 //TX_MIC_BLOCK_FACTOR +432 0x0000 //TX_NSEST_BFRLRNRDC +433 0x0000 //TX_THR_POST_FLT_HS +434 0x0010 //TX_HS_VAD_BIN +435 0x2666 //TX_THR_VAD_HS +436 0x2CCD //TX_MEAN_RTO_MIN_TH2 +437 0x0032 //TX_SILENCE_T +438 0x0000 //TX_A_POST_FLT_WTA +439 0x799A //TX_LAMBDA_PFLT_WTA +440 0x03E8 //TX_SB_RHO_MEAN2_TH +441 0x03E8 //TX_SB_RHO_MEAN3_TH +442 0x0000 //TX_HS_RESRV_4 +443 0x0000 //TX_HS_RESRV_5 +444 0x0001 //TX_DOA_VAD_THR_1 +445 0x003C //TX_DOA_VAD_THR_2 +446 0x0028 //TX_DOA_VAD_THR1_0 +447 0x0028 //TX_DOA_VAD_THR1_1 +448 0x0000 //TX_SRC_DOA_RNG_LOW_0A +449 0x001E //TX_SRC_DOA_RNG_HIGH_0A +450 0x005A //TX_DFLT_SRC_DOA_0A +451 0x0000 //TX_SRC_DOA_RNG_LOW_0B +452 0x0000 //TX_SRC_DOA_RNG_HIGH_0B +453 0x0000 //TX_DFLT_SRC_DOA_0B +454 0x0000 //TX_SRC_DOA_RNG_LOW_0C +455 0x0000 //TX_SRC_DOA_RNG_HIGH_0C +456 0x0000 //TX_DFLT_SRC_DOA_0C +457 0x0000 //TX_SRC_DOA_RNG_LOW_0D +458 0x0000 //TX_SRC_DOA_RNG_HIGH_0D +459 0x0000 //TX_DFLT_SRC_DOA_0D +460 0x0000 //TX_SRC_DOA_RNG_LOW_1A +461 0x00B4 //TX_SRC_DOA_RNG_HIGH_1A +462 0x005A //TX_DFLT_SRC_DOA_1A +463 0x0000 //TX_SRC_DOA_RNG_LOW_1B +464 0x00B4 //TX_SRC_DOA_RNG_HIGH_1B +465 0x005A //TX_DFLT_SRC_DOA_1B +466 0x0000 //TX_SRC_DOA_RNG_LOW_1C +467 0x00B4 //TX_SRC_DOA_RNG_HIGH_1C +468 0x005A //TX_DFLT_SRC_DOA_1C +469 0x0000 //TX_SRC_DOA_RNG_LOW_1D +470 0x00B4 //TX_SRC_DOA_RNG_HIGH_1D +471 0x005A //TX_DFLT_SRC_DOA_1D +472 0x0100 //TX_BF_HOLDOFF_T +473 0x7FFF //TX_DOA_COST_FACTOR +474 0x0D9A //TX_MAINTOREFR_TH0 +475 0x071C //TX_DOA_TRK_THR +476 0x012C //TX_DOA_TRACK_HT +477 0x0200 //TX_N1_HOLD_HF +478 0x0100 //TX_N2_HOLD_HF +479 0x2A3D //TX_BF_RESET_THR_HF +480 0x7333 //TX_DOA_SMOOTH +481 0x0800 //TX_MU_BF +482 0x0800 //TX_BF_MU_LF_B2 +483 0x0040 //TX_BF_FC_END_BIN_B2 +484 0x0020 //TX_BF_FC_END_BIN +485 0x0000 //TX_HF_RESRV_25 +486 0x0000 //TX_HF_RESRV_26 +487 0x0007 //TX_N_DOA_SEED +488 0x0001 //TX_FINE_DOA_SEARCH_FLG +489 0x0000 //TX_HF_RESRV_27 +490 0x038E //TX_DLT_SRC_DOA_RNG +491 0x0200 //TX_BF_MU_LF +492 0x0000 //TX_DFLT_SRC_LOC_0 +493 0x7FFF //TX_DFLT_SRC_LOC_1 +494 0x0000 //TX_DFLT_SRC_LOC_2 +495 0x038E //TX_DOA_TRACK_VADTH +496 0x0000 //TX_DOA_TRACK_NEW +497 0x0300 //TX_NOR_OFF_THR +498 0x7C00 //TX_MORE_ON_700HZ_THR +499 0x2000 //TX_MU_BF_ADPT_NS +500 0x0000 //TX_ADAPT_LEN +501 0x6666 //TX_MORE_SNS +502 0x0000 //TX_NOR_OFF_TH1 +503 0x0000 //TX_WIDE_MASK_TH +504 0xD333 //TX_SUBSNRATIOHIGH4MEANBCK_THR +505 0x6000 //TX_C_POST_FLT_CUT +506 0x2000 //TX_RADIODTLV +507 0x0320 //TX_POWER_LINEIN_TH +508 0x0014 //TX_FE_VADCOUNT_TH_FC +509 0x000A //TX_ECHO_SUPP_FC +510 0x0C80 //TX_ECHO_TH +511 0x6666 //TX_MIC_TO_BFGAIN +512 0x0000 //TX_MICTOBFGAIN0 +513 0x0000 //TX_FASTMUE_TH +514 0x2CCC //TX_DEREVERB_LF_MU +515 0x3200 //TX_DEREVERB_HF_MU +516 0x0007 //TX_DEREVERB_DELAY +517 0x0004 //TX_DEREVERB_COEF_LEN +518 0x0003 //TX_DEREVERB_DNR +519 0x0000 //TX_DEREVERB_ALPHA +520 0x0000 //TX_DEREVERB_BETA +521 0x3A98 //TX_GSC_RTOL_TH +522 0x3A98 //TX_GSC_RTOH_TH +523 0x7E2C //TX_WIDE2_MEANHTH +524 0x0000 //TX_DR_RESRV_5 +525 0x0000 //TX_DR_RESRV_6 +526 0x0000 //TX_DR_RESRV_7 +527 0x0000 //TX_DR_RESRV_8 +528 0x1333 //TX_WIND_MARK_TH +529 0x399A //TX_CORR_THR +530 0x0004 //TX_SNR_THR +531 0x0010 //TX_ENGY_THR +532 0x1770 //TX_CORR_HIGH_TH +533 0x6000 //TX_ENGY_THR_2 +534 0x3400 //TX_MEAN_RTO_THR +535 0x0028 //TX_WNS_ENOISE_MIC0_TH +536 0x3000 //TX_RATIOMICL_TH +537 0x7FFF //TX_CALIG_HS +538 0x0000 //TX_LVL_CTRL +539 0x0010 //TX_WIND_SUPRTO +540 0x0014 //TX_WNS_MIN_G +541 0x0600 //TX_WNS_B_POST_FLT +542 0x3000 //TX_RATIOMICH_TH +543 0xD120 //TX_WIND_INBEAM_L_TH +544 0x0FA0 //TX_WIND_INBEAM_H_TH +545 0x2000 //TX_WNS_RESRV_0 +546 0x59D8 //TX_WNS_RESRV_1 +547 0x0200 //TX_WNS_RESRV_2 +548 0x0000 //TX_WNS_RESRV_3 +549 0x0000 //TX_WNS_RESRV_4 +550 0x0000 //TX_WNS_RESRV_5 +551 0x0000 //TX_WNS_RESRV_6 +552 0x0000 //TX_BVE_NOISE_FLOOR_0 +553 0x0070 //TX_BVE_NOISE_FLOOR_1 +554 0x0070 //TX_BVE_NOISE_FLOOR_2 +555 0x0010 //TX_BVE_NOISE_FLOOR_3 +556 0x0070 //TX_BVE_NOISE_FLOOR_4 +557 0x00B0 //TX_BVE_NOISE_FLOOR_5 +558 0x0E66 //TX_BVE_NOISE_FLOOR_6 +559 0x0050 //TX_BVE_NOISE_FLOOR_7 +560 0x770A //TX_BVE_NOISE_FLOOR_8 +561 0x0000 //TX_BVE_NOISE_FLOOR_9 +562 0x0000 //TX_BVE_IN_N +563 0x0000 //TX_BVE_OUT_N +564 0x0000 //TX_BVE_MICALPHA_DOWN +565 0x0000 //TX_PB_RESRV_1 +566 0x0030 //TX_FDEQ_SUBNUM +567 0x5C58 //TX_FDEQ_GAIN_0 +568 0x5048 //TX_FDEQ_GAIN_1 +569 0x4C4C //TX_FDEQ_GAIN_2 +570 0x494D //TX_FDEQ_GAIN_3 +571 0x4442 //TX_FDEQ_GAIN_4 +572 0x4450 //TX_FDEQ_GAIN_5 +573 0x5457 //TX_FDEQ_GAIN_6 +574 0x664C //TX_FDEQ_GAIN_7 +575 0x474E //TX_FDEQ_GAIN_8 +576 0x4A4E //TX_FDEQ_GAIN_9 +577 0x504F //TX_FDEQ_GAIN_10 +578 0x5652 //TX_FDEQ_GAIN_11 +579 0x504A //TX_FDEQ_GAIN_12 +580 0x4E48 //TX_FDEQ_GAIN_13 +581 0x484E //TX_FDEQ_GAIN_14 +582 0x7088 //TX_FDEQ_GAIN_15 +583 0x684C //TX_FDEQ_GAIN_16 +584 0x4C48 //TX_FDEQ_GAIN_17 +585 0x4848 //TX_FDEQ_GAIN_18 +586 0x4848 //TX_FDEQ_GAIN_19 +587 0x4848 //TX_FDEQ_GAIN_20 +588 0x4848 //TX_FDEQ_GAIN_21 +589 0x4848 //TX_FDEQ_GAIN_22 +590 0x4848 //TX_FDEQ_GAIN_23 +591 0x0202 //TX_FDEQ_BIN_0 +592 0x0104 //TX_FDEQ_BIN_1 +593 0x0502 //TX_FDEQ_BIN_2 +594 0x0202 //TX_FDEQ_BIN_3 +595 0x0504 //TX_FDEQ_BIN_4 +596 0x0708 //TX_FDEQ_BIN_5 +597 0x0808 //TX_FDEQ_BIN_6 +598 0x050E //TX_FDEQ_BIN_7 +599 0x0B0C //TX_FDEQ_BIN_8 +600 0x0F0F //TX_FDEQ_BIN_9 +601 0x0E0D //TX_FDEQ_BIN_10 +602 0x0F28 //TX_FDEQ_BIN_11 +603 0x110F //TX_FDEQ_BIN_12 +604 0x350F //TX_FDEQ_BIN_13 +605 0x1924 //TX_FDEQ_BIN_14 +606 0x1810 //TX_FDEQ_BIN_15 +607 0x1021 //TX_FDEQ_BIN_16 +608 0x1000 //TX_FDEQ_BIN_17 +609 0x0000 //TX_FDEQ_BIN_18 +610 0x0000 //TX_FDEQ_BIN_19 +611 0x0000 //TX_FDEQ_BIN_20 +612 0x0000 //TX_FDEQ_BIN_21 +613 0x0000 //TX_FDEQ_BIN_22 +614 0x0000 //TX_FDEQ_BIN_23 +615 0x0000 //TX_FDEQ_PADDING +616 0x0030 //TX_PREEQ_SUBNUM_MIC0 +617 0x4848 //TX_PREEQ_GAIN_MIC0_0 +618 0x4848 //TX_PREEQ_GAIN_MIC0_1 +619 0x4848 //TX_PREEQ_GAIN_MIC0_2 +620 0x4848 //TX_PREEQ_GAIN_MIC0_3 +621 0x4848 //TX_PREEQ_GAIN_MIC0_4 +622 0x4848 //TX_PREEQ_GAIN_MIC0_5 +623 0x4848 //TX_PREEQ_GAIN_MIC0_6 +624 0x4848 //TX_PREEQ_GAIN_MIC0_7 +625 0x4848 //TX_PREEQ_GAIN_MIC0_8 +626 0x4848 //TX_PREEQ_GAIN_MIC0_9 +627 0x4848 //TX_PREEQ_GAIN_MIC0_10 +628 0x4848 //TX_PREEQ_GAIN_MIC0_11 +629 0x4848 //TX_PREEQ_GAIN_MIC0_12 +630 0x4848 //TX_PREEQ_GAIN_MIC0_13 +631 0x4848 //TX_PREEQ_GAIN_MIC0_14 +632 0x4848 //TX_PREEQ_GAIN_MIC0_15 +633 0x4848 //TX_PREEQ_GAIN_MIC0_16 +634 0x4848 //TX_PREEQ_GAIN_MIC0_17 +635 0x4848 //TX_PREEQ_GAIN_MIC0_18 +636 0x4848 //TX_PREEQ_GAIN_MIC0_19 +637 0x4848 //TX_PREEQ_GAIN_MIC0_20 +638 0x4848 //TX_PREEQ_GAIN_MIC0_21 +639 0x4848 //TX_PREEQ_GAIN_MIC0_22 +640 0x4848 //TX_PREEQ_GAIN_MIC0_23 +641 0x251A //TX_PREEQ_BIN_MIC0_0 +642 0x0F0F //TX_PREEQ_BIN_MIC0_1 +643 0x0C0C //TX_PREEQ_BIN_MIC0_2 +644 0x0C0F //TX_PREEQ_BIN_MIC0_3 +645 0x0F0F //TX_PREEQ_BIN_MIC0_4 +646 0x0F09 //TX_PREEQ_BIN_MIC0_5 +647 0x0909 //TX_PREEQ_BIN_MIC0_6 +648 0x0908 //TX_PREEQ_BIN_MIC0_7 +649 0x070F //TX_PREEQ_BIN_MIC0_8 +650 0x1F08 //TX_PREEQ_BIN_MIC0_9 +651 0x0808 //TX_PREEQ_BIN_MIC0_10 +652 0x0920 //TX_PREEQ_BIN_MIC0_11 +653 0x2020 //TX_PREEQ_BIN_MIC0_12 +654 0x2021 //TX_PREEQ_BIN_MIC0_13 +655 0x0000 //TX_PREEQ_BIN_MIC0_14 +656 0x0000 //TX_PREEQ_BIN_MIC0_15 +657 0x0000 //TX_PREEQ_BIN_MIC0_16 +658 0x0000 //TX_PREEQ_BIN_MIC0_17 +659 0x0000 //TX_PREEQ_BIN_MIC0_18 +660 0x0000 //TX_PREEQ_BIN_MIC0_19 +661 0x0000 //TX_PREEQ_BIN_MIC0_20 +662 0x0000 //TX_PREEQ_BIN_MIC0_21 +663 0x0000 //TX_PREEQ_BIN_MIC0_22 +664 0x0000 //TX_PREEQ_BIN_MIC0_23 +665 0x0030 //TX_PREEQ_SUBNUM_MIC1 +666 0x4848 //TX_PREEQ_GAIN_MIC1_0 +667 0x4848 //TX_PREEQ_GAIN_MIC1_1 +668 0x4848 //TX_PREEQ_GAIN_MIC1_2 +669 0x4848 //TX_PREEQ_GAIN_MIC1_3 +670 0x4848 //TX_PREEQ_GAIN_MIC1_4 +671 0x4848 //TX_PREEQ_GAIN_MIC1_5 +672 0x494A //TX_PREEQ_GAIN_MIC1_6 +673 0x494A //TX_PREEQ_GAIN_MIC1_7 +674 0x4B4C //TX_PREEQ_GAIN_MIC1_8 +675 0x4D4E //TX_PREEQ_GAIN_MIC1_9 +676 0x4F52 //TX_PREEQ_GAIN_MIC1_10 +677 0x5458 //TX_PREEQ_GAIN_MIC1_11 +678 0x5B62 //TX_PREEQ_GAIN_MIC1_12 +679 0x6A66 //TX_PREEQ_GAIN_MIC1_13 +680 0x543E //TX_PREEQ_GAIN_MIC1_14 +681 0x3B38 //TX_PREEQ_GAIN_MIC1_15 +682 0x4848 //TX_PREEQ_GAIN_MIC1_16 +683 0x4848 //TX_PREEQ_GAIN_MIC1_17 +684 0x4848 //TX_PREEQ_GAIN_MIC1_18 +685 0x4848 //TX_PREEQ_GAIN_MIC1_19 +686 0x4848 //TX_PREEQ_GAIN_MIC1_20 +687 0x4848 //TX_PREEQ_GAIN_MIC1_21 +688 0x4848 //TX_PREEQ_GAIN_MIC1_22 +689 0x4848 //TX_PREEQ_GAIN_MIC1_23 +690 0x0202 //TX_PREEQ_BIN_MIC1_0 +691 0x0203 //TX_PREEQ_BIN_MIC1_1 +692 0x0303 //TX_PREEQ_BIN_MIC1_2 +693 0x0304 //TX_PREEQ_BIN_MIC1_3 +694 0x0405 //TX_PREEQ_BIN_MIC1_4 +695 0x0506 //TX_PREEQ_BIN_MIC1_5 +696 0x0708 //TX_PREEQ_BIN_MIC1_6 +697 0x090A //TX_PREEQ_BIN_MIC1_7 +698 0x0B0C //TX_PREEQ_BIN_MIC1_8 +699 0x0D0E //TX_PREEQ_BIN_MIC1_9 +700 0x1013 //TX_PREEQ_BIN_MIC1_10 +701 0x1719 //TX_PREEQ_BIN_MIC1_11 +702 0x1B1E //TX_PREEQ_BIN_MIC1_12 +703 0x1E1E //TX_PREEQ_BIN_MIC1_13 +704 0x1E28 //TX_PREEQ_BIN_MIC1_14 +705 0x3042 //TX_PREEQ_BIN_MIC1_15 +706 0x0000 //TX_PREEQ_BIN_MIC1_16 +707 0x0000 //TX_PREEQ_BIN_MIC1_17 +708 0x0000 //TX_PREEQ_BIN_MIC1_18 +709 0x0000 //TX_PREEQ_BIN_MIC1_19 +710 0x0000 //TX_PREEQ_BIN_MIC1_20 +711 0x0000 //TX_PREEQ_BIN_MIC1_21 +712 0x0000 //TX_PREEQ_BIN_MIC1_22 +713 0x0000 //TX_PREEQ_BIN_MIC1_23 +714 0x0030 //TX_PREEQ_SUBNUM_MIC2 +715 0x4848 //TX_PREEQ_GAIN_MIC2_0 +716 0x4848 //TX_PREEQ_GAIN_MIC2_1 +717 0x4848 //TX_PREEQ_GAIN_MIC2_2 +718 0x4848 //TX_PREEQ_GAIN_MIC2_3 +719 0x4848 //TX_PREEQ_GAIN_MIC2_4 +720 0x4848 //TX_PREEQ_GAIN_MIC2_5 +721 0x4848 //TX_PREEQ_GAIN_MIC2_6 +722 0x4848 //TX_PREEQ_GAIN_MIC2_7 +723 0x4848 //TX_PREEQ_GAIN_MIC2_8 +724 0x4848 //TX_PREEQ_GAIN_MIC2_9 +725 0x4848 //TX_PREEQ_GAIN_MIC2_10 +726 0x4848 //TX_PREEQ_GAIN_MIC2_11 +727 0x4848 //TX_PREEQ_GAIN_MIC2_12 +728 0x4848 //TX_PREEQ_GAIN_MIC2_13 +729 0x4848 //TX_PREEQ_GAIN_MIC2_14 +730 0x4848 //TX_PREEQ_GAIN_MIC2_15 +731 0x4848 //TX_PREEQ_GAIN_MIC2_16 +732 0x4848 //TX_PREEQ_GAIN_MIC2_17 +733 0x4848 //TX_PREEQ_GAIN_MIC2_18 +734 0x4848 //TX_PREEQ_GAIN_MIC2_19 +735 0x4848 //TX_PREEQ_GAIN_MIC2_20 +736 0x4848 //TX_PREEQ_GAIN_MIC2_21 +737 0x4848 //TX_PREEQ_GAIN_MIC2_22 +738 0x4848 //TX_PREEQ_GAIN_MIC2_23 +739 0x0608 //TX_PREEQ_BIN_MIC2_0 +740 0x0808 //TX_PREEQ_BIN_MIC2_1 +741 0x0808 //TX_PREEQ_BIN_MIC2_2 +742 0x0808 //TX_PREEQ_BIN_MIC2_3 +743 0x0808 //TX_PREEQ_BIN_MIC2_4 +744 0x0808 //TX_PREEQ_BIN_MIC2_5 +745 0x0808 //TX_PREEQ_BIN_MIC2_6 +746 0x0808 //TX_PREEQ_BIN_MIC2_7 +747 0x0808 //TX_PREEQ_BIN_MIC2_8 +748 0x0808 //TX_PREEQ_BIN_MIC2_9 +749 0x0808 //TX_PREEQ_BIN_MIC2_10 +750 0x0808 //TX_PREEQ_BIN_MIC2_11 +751 0x0808 //TX_PREEQ_BIN_MIC2_12 +752 0x0808 //TX_PREEQ_BIN_MIC2_13 +753 0x0808 //TX_PREEQ_BIN_MIC2_14 +754 0x0200 //TX_PREEQ_BIN_MIC2_15 +755 0x0000 //TX_PREEQ_BIN_MIC2_16 +756 0x0000 //TX_PREEQ_BIN_MIC2_17 +757 0x0000 //TX_PREEQ_BIN_MIC2_18 +758 0x0000 //TX_PREEQ_BIN_MIC2_19 +759 0x0000 //TX_PREEQ_BIN_MIC2_20 +760 0x0000 //TX_PREEQ_BIN_MIC2_21 +761 0x0000 //TX_PREEQ_BIN_MIC2_22 +762 0x0000 //TX_PREEQ_BIN_MIC2_23 +763 0x0006 //TX_MASKING_ABILITY +764 0x0800 //TX_NND_WEIGHT +765 0x0050 //TX_MIC_CALIBRATION_0 +766 0x0056 //TX_MIC_CALIBRATION_1 +767 0x0050 //TX_MIC_CALIBRATION_2 +768 0x0050 //TX_MIC_CALIBRATION_3 +769 0x0046 //TX_MIC_PWR_BIAS_0 +770 0x0042 //TX_MIC_PWR_BIAS_1 +771 0x0046 //TX_MIC_PWR_BIAS_2 +772 0x0046 //TX_MIC_PWR_BIAS_3 +773 0x0000 //TX_GAIN_LIMIT_0 +774 0x0006 //TX_GAIN_LIMIT_1 +775 0x0000 //TX_GAIN_LIMIT_2 +776 0x0000 //TX_GAIN_LIMIT_3 +777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN +778 0x7FDE //TX_BVE_VAD0_ALPHAUP +779 0x7F3A //TX_BVE_VAD0_ALPHADOWN +780 0x2000 //TX_BVE_GAINWEIGHT_NOFEVADLI +781 0x7F5B //TX_BVE_FEVADLI_ALPHA +782 0x7F19 //TX_BVE_NOVAD0_ALPHAUP +783 0x1000 //TX_TDDRC_ALPHA_UP_01 +784 0x1000 //TX_TDDRC_ALPHA_UP_02 +785 0x1000 //TX_TDDRC_ALPHA_UP_03 +786 0x1000 //TX_TDDRC_ALPHA_UP_04 +787 0x7EB8 //TX_TDDRC_ALPHA_DWN_01 +788 0x7EB8 //TX_TDDRC_ALPHA_DWN_02 +789 0x7EB8 //TX_TDDRC_ALPHA_DWN_03 +790 0x7EB8 //TX_TDDRC_ALPHA_DWN_04 +791 0x7FFF //TX_TDDRC_TD_DRC_LIMIT +792 0x0800 //TX_TDDRC_POST_LIMIT_GAIN +793 0x0000 //TX_TDDRC_RESRV_0 +794 0x0000 //TX_TDDRC_RESRV_1 +795 0x0018 //TX_FDDRC_BAND_MARGIN_0 +796 0x0030 //TX_FDDRC_BAND_MARGIN_1 +797 0x0050 //TX_FDDRC_BAND_MARGIN_2 +798 0x0080 //TX_FDDRC_BAND_MARGIN_3 +799 0x0007 //TX_FDDRC_BLOCK_EXP +800 0x5000 //TX_FDDRC_THRD_2_0 +801 0x5000 //TX_FDDRC_THRD_2_1 +802 0x5000 //TX_FDDRC_THRD_2_2 +803 0x5000 //TX_FDDRC_THRD_2_3 +804 0x6400 //TX_FDDRC_THRD_3_0 +805 0x6400 //TX_FDDRC_THRD_3_1 +806 0x6400 //TX_FDDRC_THRD_3_2 +807 0x6400 //TX_FDDRC_THRD_3_3 +808 0x2000 //TX_FDDRC_SLANT_0_0 +809 0x2000 //TX_FDDRC_SLANT_0_1 +810 0x2000 //TX_FDDRC_SLANT_0_2 +811 0x2000 //TX_FDDRC_SLANT_0_3 +812 0x5333 //TX_FDDRC_SLANT_1_0 +813 0x5333 //TX_FDDRC_SLANT_1_1 +814 0x5333 //TX_FDDRC_SLANT_1_2 +815 0x5333 //TX_FDDRC_SLANT_1_3 +816 0x0010 //TX_DEADMIC_SILENCE_TH +817 0x0600 //TX_MIC_DEGRADE_TH +818 0x0078 //TX_DEADMIC_CNT +819 0x0078 //TX_MIC_DEGRADE_CNT +820 0x0000 //TX_FDDRC_RESRV_4 +821 0x0000 //TX_FDDRC_RESRV_5 +822 0x0000 //TX_FDDRC_RESRV_6 +823 0x7FFF //TX_KS_NOISEPASTE_FACTOR +824 0x0001 //TX_KS_CONFIG +825 0x7FFF //TX_KS_GAIN_MIN +826 0x0000 //TX_KS_RESRV_0 +827 0x0000 //TX_KS_RESRV_1 +828 0x0000 //TX_KS_RESRV_2 +829 0x7C00 //TX_LAMBDA_PKA_FP +830 0x2000 //TX_TPKA_FP +831 0x0080 //TX_MIN_G_FP +832 0x2000 //TX_MAX_G_FP +833 0x0FA0 //TX_FFP_FP_K_METAL +834 0x4000 //TX_A_POST_FLT_FP +835 0x0F5C //TX_RTO_OUTBEAM_TH +836 0x4CCD //TX_TPKA_FP_THD +837 0x0000 //TX_MAX_G_FP_BLK +838 0x0000 //TX_FFP_FADEIN +839 0x0000 //TX_FFP_FADEOUT +840 0x0000 //TX_WHISPERCTH +841 0x0000 //TX_WHISPERHOLDT +842 0x0000 //TX_WHISP_ENTHH +843 0x0000 //TX_WHISP_ENTHL +844 0x0000 //TX_WHISP_RTOTH +845 0x0000 //TX_WHISP_RTOTH2 +846 0x0096 //TX_MUTE_PERIOD +847 0x0000 //TX_FADE_IN_PERIOD +848 0x0100 //TX_FFP_RESRV_2 +849 0x0020 //TX_FFP_RESRV_3 +850 0x0000 //TX_FFP_RESRV_4 +851 0x0000 //TX_FFP_RESRV_5 +852 0x0000 //TX_FFP_RESRV_6 +853 0x0002 //TX_FILTINDX +854 0x0002 //TX_TDDRC_THRD_0 +855 0x0003 //TX_TDDRC_THRD_1 +856 0x1500 //TX_TDDRC_THRD_2 +857 0x1500 //TX_TDDRC_THRD_3 +858 0x3000 //TX_TDDRC_SLANT_0 +859 0x6E00 //TX_TDDRC_SLANT_1 +860 0x1000 //TX_TDDRC_ALPHA_UP_00 +861 0x7EB8 //TX_TDDRC_ALPHA_DWN_00 +862 0x0000 //TX_TDDRC_HMNC_FLAG +863 0x199A //TX_TDDRC_HMNC_GAIN +864 0x0000 //TX_TDDRC_SMT_FLAG +865 0x0CCD //TX_TDDRC_SMT_W +866 0x062B //TX_TDDRC_DRC_GAIN +867 0x7FFF //TX_TDDRC_LMT_THRD +868 0x0000 //TX_TDDRC_LMT_ALPHA +869 0x0000 //TX_TFMASKLTH +870 0x0000 //TX_TFMASKLTHL +871 0x0CCD //TX_TFMASKHTH +872 0xECCD //TX_TFMASKLTH_BINVAD +873 0xFCCD //TX_TFMASKLTH_NS_EST +874 0xF800 //TX_TFMASKLTH_DOA +875 0x0CCD //TX_TFMASKTH_BLESSCUT +876 0x1000 //TX_B_LESSCUT_RTO_MASK +877 0x2000 //TX_SB_RHO_MEAN_TH_ABN +878 0x2000 //TX_B_POST_FLT_MASK +879 0x0000 //TX_B_POST_FLT_MASK1 +880 0x6333 //TX_GAIN_WIND_MASK +881 0x0000 //TX_TFMASK_BFSTRICT_MUSIC +882 0x0000 //TX_TFMASK_BFSTRICT_NOMUSIC +883 0x7333 //TX_FASTNS_OUTIN_TH +884 0x0CCD //TX_FASTNS_TFMASK_TH +885 0x0CCD //TX_FASTNS_TFMASKBIN_TH1 +886 0x0CCD //TX_FASTNS_TFMASKBIN_TH2 +887 0x0CCD //TX_FASTNS_TFMASKBIN_TH3 +888 0x0028 //TX_FASTNS_ARSPC_TH +889 0xC000 //TX_FASTNS_MASK5_TH +890 0x0810 //TX_POSTSSA_MIN_G_VR_MASK +891 0x1000 //TX_A_LESSCUT_RTO_MASK +892 0x1770 //TX_FASTNS_NOISETH +893 0xC000 //TX_FASTNS_SSA_THLFL +894 0xC000 //TX_FASTNS_SSA_THHFL +895 0xCCCC //TX_FASTNS_SSA_THLFH +896 0xD999 //TX_FASTNS_SSA_THHFH +897 0x2329 //TX_SENDFUNC_REG_MICMUTE +898 0x0010 //TX_SENDFUNC_REG_MICMUTE1 +899 0x03E8 //TX_MICMUTE_RATIO_THR +900 0x01A4 //TX_MICMUTE_AMP_THR +901 0x0004 //TX_MICMUTE_HPF_IND +902 0x00C0 //TX_MICMUTE_LOG_EYR_TH +903 0x0008 //TX_MICMUTE_CVG_TIME +904 0x0008 //TX_MICMUTE_RELEASE_TIME +905 0x0CD0 //TX_MIC_VOLUME_MIC0MUTE +906 0x0000 //TX_MICMUTE_EPD_OFFSET_0 +907 0x0028 //TX_MICMUTE_FRQ_AEC_L +908 0x7999 //TX_MICMUTE_EAD_THR +909 0x7FFF //TX_MICMUTE_LAMBDA_CB_NLE +910 0x3000 //TX_MICMUTE_LAMBDA_RE_EST +911 0x7F00 //TX_DTD_THR1_MICMUTE_0 +912 0x7000 //TX_DTD_THR1_MICMUTE_1 +913 0x7FFF //TX_DTD_THR1_MICMUTE_2 +914 0x7FFF //TX_DTD_THR1_MICMUTE_3 +915 0x2000 //TX_DTD_THR2_MICMUTE_0 +916 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_0 +917 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_1 +918 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_2 +919 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_3 +920 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_4 +921 0x7FFF //TX_MICMUTE_C_POST_FLT +922 0x03E8 //TX_MICMUTE_DT_CUT_K +923 0x0001 //TX_MICMUTE_DT_CUT_THR +924 0x03E8 //TX_MICMUTE_DT_CUT_K2 +925 0x0001 //TX_MICMUTE_DT_CUT_THR2 +926 0x0064 //TX_MICMUTE_DT2_HOLD_N +927 0x1000 //TX_MICMUTE_RATIODTH_THCUT +928 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOL +929 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOH +930 0x0400 //TX_MICMUTE_C_POST_FLT_MASK +931 0x7999 //TX_MICMUTE_RATIODTL_CUT_TH +932 0x3E80 //TX_MICMUTE_DT_CUT_K1 +933 0x0800 //TX_MICMUTE_N2_SN_EST +934 0xFC00 //TX_MICMUTE_THR_SN_EST_0 +935 0x001C //TX_MICMUTE_MIN_G_CTRL_0 +936 0x6000 //TX_MICMUTE_A_POST_FILT_S_0 +937 0x7000 //TX_MICMUTE_B_POST_FILT_0 +938 0x2710 //TX_MIC1RUB_AMP_THR +939 0x7FFF //TX_MIC1MUTE_RATIO_THR +940 0x0001 //TX_MIC1MUTE_AMP_THR +941 0x0008 //TX_MIC1MUTE_CVG_TIME +942 0x0008 //TX_MIC1MUTE_RELEASE_TIME +943 0x05A0 //TX_AMS_RESRV_01 +944 0x3FFF //TX_AMS_RESRV_02 +945 0x7FFF //TX_AMS_RESRV_03 +946 0x0000 //TX_AMS_RESRV_04 +947 0x0000 //TX_AMS_RESRV_05 +948 0x0000 //TX_AMS_RESRV_06 +949 0x0000 //TX_AMS_RESRV_07 +950 0x0000 //TX_AMS_RESRV_08 +951 0x0000 //TX_AMS_RESRV_09 +952 0x0000 //TX_AMS_RESRV_10 +953 0x0000 //TX_AMS_RESRV_11 +954 0x0000 //TX_AMS_RESRV_12 +955 0x0000 //TX_AMS_RESRV_13 +956 0x0000 //TX_AMS_RESRV_14 +957 0x0000 //TX_AMS_RESRV_15 +958 0x0000 //TX_AMS_RESRV_16 +959 0x0000 //TX_AMS_RESRV_17 +960 0x0000 //TX_AMS_RESRV_18 +961 0x0000 //TX_AMS_RESRV_19 +#RX +0 0x243C //RX_RECVFUNC_MODE_0 +1 0x0000 //RX_RECVFUNC_MODE_1 +2 0x0003 //RX_SAMPLINGFREQ_SIG +3 0x0003 //RX_SAMPLINGFREQ_PROC +4 0x000A //RX_FRAME_SZ +5 0x0000 //RX_DELAY_OPT +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +10 0x05AA //RX_PGA +11 0x7FFF //RX_A_HP +12 0x4000 //RX_B_PE +13 0x5800 //RX_THR_PITCH_DET_0 +14 0x5000 //RX_THR_PITCH_DET_1 +15 0x4000 //RX_THR_PITCH_DET_2 +16 0x0008 //RX_PITCH_BFR_LEN +17 0x0003 //RX_SBD_PITCH_DET +18 0x0100 //RX_PP_RESRV_0 +19 0x0020 //RX_PP_RESRV_1 +20 0x0600 //RX_N_SN_EST +21 0x000C //RX_N2_SN_EST +22 0x000F //RX_NS_LVL_CTRL +23 0xF800 //RX_THR_SN_EST +24 0x7E00 //RX_LAMBDA_PFILT +25 0x000A //RX_FENS_RESRV_0 +26 0x0190 //RX_FENS_RESRV_1 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +30 0x0002 //RX_EXTRA_NS_L +31 0x0800 //RX_EXTRA_NS_A +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +35 0x199A //RX_A_POST_FLT +36 0x0000 //RX_LMT_THRD +37 0x4000 //RX_LMT_ALPHA +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4C //RX_FDEQ_GAIN_2 +42 0x5064 //RX_FDEQ_GAIN_3 +43 0x7076 //RX_FDEQ_GAIN_4 +44 0x897A //RX_FDEQ_GAIN_5 +45 0x7C80 //RX_FDEQ_GAIN_6 +46 0x8888 //RX_FDEQ_GAIN_7 +47 0x949C //RX_FDEQ_GAIN_8 +48 0x96A4 //RX_FDEQ_GAIN_9 +49 0xA9A0 //RX_FDEQ_GAIN_10 +50 0x9487 //RX_FDEQ_GAIN_11 +51 0x6F64 //RX_FDEQ_GAIN_12 +52 0x625A //RX_FDEQ_GAIN_13 +53 0x5D80 //RX_FDEQ_GAIN_14 +54 0x8890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0404 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x141E //RX_FDEQ_BIN_13 +77 0x3728 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +111 0x0002 //RX_FILTINDX +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0551 //RX_TDDRC_DRC_GAIN +125 0x7C00 //RX_LAMBDA_PKA_FP +126 0x1450 //RX_TPKA_FP +127 0x0400 //RX_MIN_G_FP +128 0x0700 //RX_MAX_G_FP +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +131 0x0000 //RX_MAXLEVEL_CNG +132 0x3000 //RX_BWE_UV_TH +133 0x3000 //RX_BWE_UV_TH2 +134 0x1800 //RX_BWE_UV_TH3 +135 0x1000 //RX_BWE_V_TH +136 0x04CD //RX_BWE_GAIN1_V_TH1 +137 0x0F33 //RX_BWE_GAIN1_V_TH2 +138 0x7333 //RX_BWE_UV_EQ +139 0x199A //RX_BWE_V_EQ +140 0x7333 //RX_BWE_TONE_TH +141 0x0004 //RX_BWE_UV_HOLD_T +142 0x6CCD //RX_BWE_GAIN2_ALPHA +143 0x799A //RX_BWE_GAIN3_ALPHA +144 0x001E //RX_BWE_CUTOFF +145 0x3000 //RX_BWE_GAINFILL +146 0x3200 //RX_BWE_MAXTH_TONE +147 0x2000 //RX_BWE_EQ_0 +148 0x2000 //RX_BWE_EQ_1 +149 0x2000 //RX_BWE_EQ_2 +150 0x2000 //RX_BWE_EQ_3 +151 0x2000 //RX_BWE_EQ_4 +152 0x2000 //RX_BWE_EQ_5 +153 0x2000 //RX_BWE_EQ_6 +154 0x0000 //RX_BWE_RESRV_0 +155 0x0000 //RX_BWE_RESRV_1 +156 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x038D //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4E //RX_FDEQ_GAIN_2 +42 0x5C6E //RX_FDEQ_GAIN_3 +43 0x8488 //RX_FDEQ_GAIN_4 +44 0x8986 //RX_FDEQ_GAIN_5 +45 0x8080 //RX_FDEQ_GAIN_6 +46 0x8888 //RX_FDEQ_GAIN_7 +47 0x9498 //RX_FDEQ_GAIN_8 +48 0x96A8 //RX_FDEQ_GAIN_9 +49 0xB0A4 //RX_FDEQ_GAIN_10 +50 0x9C83 //RX_FDEQ_GAIN_11 +51 0x6B60 //RX_FDEQ_GAIN_12 +52 0x5448 //RX_FDEQ_GAIN_13 +53 0x4889 //RX_FDEQ_GAIN_14 +54 0x8890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0503 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x370A //RX_FDEQ_BIN_13 +77 0x1E05 //RX_FDEQ_BIN_14 +78 0x552C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x000C //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x038D //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4E //RX_FDEQ_GAIN_2 +42 0x5C6E //RX_FDEQ_GAIN_3 +43 0x8488 //RX_FDEQ_GAIN_4 +44 0x8986 //RX_FDEQ_GAIN_5 +45 0x8080 //RX_FDEQ_GAIN_6 +46 0x8888 //RX_FDEQ_GAIN_7 +47 0x9498 //RX_FDEQ_GAIN_8 +48 0x96A8 //RX_FDEQ_GAIN_9 +49 0xB0A4 //RX_FDEQ_GAIN_10 +50 0x9C83 //RX_FDEQ_GAIN_11 +51 0x6B60 //RX_FDEQ_GAIN_12 +52 0x5448 //RX_FDEQ_GAIN_13 +53 0x4889 //RX_FDEQ_GAIN_14 +54 0x8890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0503 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x370A //RX_FDEQ_BIN_13 +77 0x1E05 //RX_FDEQ_BIN_14 +78 0x552C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0016 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x038D //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4E //RX_FDEQ_GAIN_2 +42 0x5C6E //RX_FDEQ_GAIN_3 +43 0x8488 //RX_FDEQ_GAIN_4 +44 0x8986 //RX_FDEQ_GAIN_5 +45 0x8080 //RX_FDEQ_GAIN_6 +46 0x8888 //RX_FDEQ_GAIN_7 +47 0x9498 //RX_FDEQ_GAIN_8 +48 0x96A8 //RX_FDEQ_GAIN_9 +49 0xB0A4 //RX_FDEQ_GAIN_10 +50 0x9C83 //RX_FDEQ_GAIN_11 +51 0x6B60 //RX_FDEQ_GAIN_12 +52 0x5448 //RX_FDEQ_GAIN_13 +53 0x4889 //RX_FDEQ_GAIN_14 +54 0x8890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0503 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x370A //RX_FDEQ_BIN_13 +77 0x1E05 //RX_FDEQ_BIN_14 +78 0x552C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0025 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x038D //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4E //RX_FDEQ_GAIN_2 +42 0x5C6E //RX_FDEQ_GAIN_3 +43 0x8488 //RX_FDEQ_GAIN_4 +44 0x8986 //RX_FDEQ_GAIN_5 +45 0x8080 //RX_FDEQ_GAIN_6 +46 0x8888 //RX_FDEQ_GAIN_7 +47 0x9498 //RX_FDEQ_GAIN_8 +48 0x96A8 //RX_FDEQ_GAIN_9 +49 0xB0A4 //RX_FDEQ_GAIN_10 +50 0x9C83 //RX_FDEQ_GAIN_11 +51 0x6B60 //RX_FDEQ_GAIN_12 +52 0x5448 //RX_FDEQ_GAIN_13 +53 0x4889 //RX_FDEQ_GAIN_14 +54 0x8890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0503 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x370A //RX_FDEQ_BIN_13 +77 0x1E05 //RX_FDEQ_BIN_14 +78 0x552C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x003D //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x038D //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4E //RX_FDEQ_GAIN_2 +42 0x5C6A //RX_FDEQ_GAIN_3 +43 0x8084 //RX_FDEQ_GAIN_4 +44 0x8982 //RX_FDEQ_GAIN_5 +45 0x7C80 //RX_FDEQ_GAIN_6 +46 0x8888 //RX_FDEQ_GAIN_7 +47 0x9498 //RX_FDEQ_GAIN_8 +48 0x9AAC //RX_FDEQ_GAIN_9 +49 0xB4A8 //RX_FDEQ_GAIN_10 +50 0xA087 //RX_FDEQ_GAIN_11 +51 0x6F64 //RX_FDEQ_GAIN_12 +52 0x5B4B //RX_FDEQ_GAIN_13 +53 0x5389 //RX_FDEQ_GAIN_14 +54 0x8890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0503 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x370A //RX_FDEQ_BIN_13 +77 0x190A //RX_FDEQ_BIN_14 +78 0x552C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0058 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x038D //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4E //RX_FDEQ_GAIN_2 +42 0x5C6A //RX_FDEQ_GAIN_3 +43 0x8084 //RX_FDEQ_GAIN_4 +44 0x8982 //RX_FDEQ_GAIN_5 +45 0x7C80 //RX_FDEQ_GAIN_6 +46 0x8888 //RX_FDEQ_GAIN_7 +47 0x9498 //RX_FDEQ_GAIN_8 +48 0x9AAC //RX_FDEQ_GAIN_9 +49 0xB4A8 //RX_FDEQ_GAIN_10 +50 0xA087 //RX_FDEQ_GAIN_11 +51 0x6F64 //RX_FDEQ_GAIN_12 +52 0x5B4B //RX_FDEQ_GAIN_13 +53 0x5389 //RX_FDEQ_GAIN_14 +54 0x8890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0503 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x370A //RX_FDEQ_BIN_13 +77 0x190A //RX_FDEQ_BIN_14 +78 0x552C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x008C //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x038D //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4E //RX_FDEQ_GAIN_2 +42 0x5C6A //RX_FDEQ_GAIN_3 +43 0x8084 //RX_FDEQ_GAIN_4 +44 0x8982 //RX_FDEQ_GAIN_5 +45 0x7C80 //RX_FDEQ_GAIN_6 +46 0x8888 //RX_FDEQ_GAIN_7 +47 0x9498 //RX_FDEQ_GAIN_8 +48 0x9AAC //RX_FDEQ_GAIN_9 +49 0xB4A8 //RX_FDEQ_GAIN_10 +50 0xA087 //RX_FDEQ_GAIN_11 +51 0x6F64 //RX_FDEQ_GAIN_12 +52 0x5B4B //RX_FDEQ_GAIN_13 +53 0x5389 //RX_FDEQ_GAIN_14 +54 0x8890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0503 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x370A //RX_FDEQ_BIN_13 +77 0x190A //RX_FDEQ_BIN_14 +78 0x552C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#RX 2 +157 0x003C //RX_RECVFUNC_MODE_0 +158 0x0000 //RX_RECVFUNC_MODE_1 +159 0x0003 //RX_SAMPLINGFREQ_SIG +160 0x0003 //RX_SAMPLINGFREQ_PROC +161 0x000A //RX_FRAME_SZ +162 0x0000 //RX_DELAY_OPT +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +167 0x05AA //RX_PGA +168 0x7FFF //RX_A_HP +169 0x4000 //RX_B_PE +170 0x5800 //RX_THR_PITCH_DET_0 +171 0x5000 //RX_THR_PITCH_DET_1 +172 0x4000 //RX_THR_PITCH_DET_2 +173 0x0008 //RX_PITCH_BFR_LEN +174 0x0003 //RX_SBD_PITCH_DET +175 0x0100 //RX_PP_RESRV_0 +176 0x0020 //RX_PP_RESRV_1 +177 0x0600 //RX_N_SN_EST +178 0x000C //RX_N2_SN_EST +179 0x000F //RX_NS_LVL_CTRL +180 0xF800 //RX_THR_SN_EST +181 0x7E00 //RX_LAMBDA_PFILT +182 0x000A //RX_FENS_RESRV_0 +183 0x0190 //RX_FENS_RESRV_1 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +187 0x0002 //RX_EXTRA_NS_L +188 0x0800 //RX_EXTRA_NS_A +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +192 0x199A //RX_A_POST_FLT +193 0x0000 //RX_LMT_THRD +194 0x4000 //RX_LMT_ALPHA +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +268 0x0002 //RX_FILTINDX +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +282 0x7C00 //RX_LAMBDA_PKA_FP +283 0x13E0 //RX_TPKA_FP +284 0x0080 //RX_MIN_G_FP +285 0x2000 //RX_MAX_G_FP +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +288 0x0000 //RX_MAXLEVEL_CNG +289 0x3000 //RX_BWE_UV_TH +290 0x3000 //RX_BWE_UV_TH2 +291 0x1800 //RX_BWE_UV_TH3 +292 0x1000 //RX_BWE_V_TH +293 0x04CD //RX_BWE_GAIN1_V_TH1 +294 0x0F33 //RX_BWE_GAIN1_V_TH2 +295 0x7333 //RX_BWE_UV_EQ +296 0x199A //RX_BWE_V_EQ +297 0x7333 //RX_BWE_TONE_TH +298 0x0004 //RX_BWE_UV_HOLD_T +299 0x6CCD //RX_BWE_GAIN2_ALPHA +300 0x799A //RX_BWE_GAIN3_ALPHA +301 0x001E //RX_BWE_CUTOFF +302 0x3000 //RX_BWE_GAINFILL +303 0x3200 //RX_BWE_MAXTH_TONE +304 0x2000 //RX_BWE_EQ_0 +305 0x2000 //RX_BWE_EQ_1 +306 0x2000 //RX_BWE_EQ_2 +307 0x2000 //RX_BWE_EQ_3 +308 0x2000 //RX_BWE_EQ_4 +309 0x2000 //RX_BWE_EQ_5 +310 0x2000 //RX_BWE_EQ_6 +311 0x0000 //RX_BWE_RESRV_0 +312 0x0000 //RX_BWE_RESRV_1 +313 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x000A //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0010 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x001B //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0032 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0047 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0076 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 + +#CASE_NAME HANDSET-HANDSET-CUSTOM1-SWB +#PARAM_MODE FULL +#PARAM_TYPE TX+2RX +#TOTAL_CUSTOM_STEP 7+7 +#TX +0 0x0000 //TX_OPERATION_MODE_0 +1 0x0000 //TX_OPERATION_MODE_1 +2 0x0076 //TX_PATCH_REG +3 0x6F76 //TX_SENDFUNC_MODE_0 +4 0x0001 //TX_SENDFUNC_MODE_1 +5 0x0002 //TX_NUM_MIC +6 0x0003 //TX_SAMPLINGFREQ_SIG +7 0x0003 //TX_SAMPLINGFREQ_PROC +8 0x000A //TX_FRAME_SZ_SIG +9 0x000A //TX_FRAME_SZ +10 0x0000 //TX_DELAY_OPT +11 0x0028 //TX_MAX_TAIL_LENGTH +12 0x0001 //TX_NUM_LOUTCHN +13 0x0001 //TX_MAXNUM_AECREF +14 0x0000 //TX_DBG_FUNC_REG +15 0x0000 //TX_DBG_FUNC_REG1 +16 0x0000 //TX_SYS_RESRV_0 +17 0x0000 //TX_SYS_RESRV_1 +18 0x0000 //TX_SYS_RESRV_2 +19 0x0000 //TX_SYS_RESRV_3 +20 0x0000 //TX_DIST2REF0 +21 0x00A3 //TX_DIST2REF1 +22 0x0000 //TX_DIST2REF_02 +23 0x0000 //TX_DIST2REF_03 +24 0x0000 //TX_DIST2REF_04 +25 0x0000 //TX_DIST2REF_05 +26 0x0000 //TX_MMIC +27 0x1000 //TX_PGA_0 +28 0x1000 //TX_PGA_1 +29 0x1000 //TX_PGA_2 +30 0x0000 //TX_PGA_3 +31 0x0000 //TX_PGA_4 +32 0x0000 //TX_PGA_5 +33 0x0000 //TX_MIC_PAIRS +34 0x0000 //TX_MIC_PAIRS_HS +35 0x0002 //TX_MICS_FOR_BF +36 0x0000 //TX_MIC_PAIRS_FORL1 +37 0x0002 //TX_MICS_OF_PAIR0 +38 0x0002 //TX_MICS_OF_PAIR1 +39 0x0002 //TX_MICS_OF_PAIR2 +40 0x0002 //TX_MICS_OF_PAIR3 +41 0x0000 //TX_MIC_DATA_SRC0 +42 0x0002 //TX_MIC_DATA_SRC1 +43 0x0001 //TX_MIC_DATA_SRC2 +44 0x0000 //TX_MIC_DATA_SRC3 +45 0x0000 //TX_MIC_PAIR_CH_04 +46 0x0000 //TX_MIC_PAIR_CH_05 +47 0x0000 //TX_MIC_PAIR_CH_10 +48 0x0000 //TX_MIC_PAIR_CH_11 +49 0x0000 //TX_MIC_PAIR_CH_12 +50 0x0000 //TX_MIC_PAIR_CH_13 +51 0x0000 //TX_MIC_PAIR_CH_14 +52 0x05DC //TX_HD_BIN_MASK +53 0x0010 //TX_HD_SUBAND_MASK +54 0x19A1 //TX_HD_FRAME_AVG_MASK +55 0x0320 //TX_HD_MIN_FRQ +56 0x1000 //TX_HD_ALPHA_PSD +57 0x1100 //TX_T_PHPR1 +58 0x0000 //TX_T_PHPR2 +59 0x0000 //TX_T_PTPR +60 0x0000 //TX_T_PNPR +61 0x0000 //TX_T_PAPR1 +62 0xEE6C //TX_T_PSDVAT +63 0x0800 //TX_CNT +64 0x4000 //TX_ANTI_HOWL_GAIN +65 0x0001 //TX_MICFORBFMARK_0 +66 0x0001 //TX_MICFORBFMARK_1 +67 0x0001 //TX_MICFORBFMARK_2 +68 0x0001 //TX_MICFORBFMARK_3 +69 0x0001 //TX_MICFORBFMARK_4 +70 0x0001 //TX_MICFORBFMARK_5 +71 0x0000 //TX_DIST2REF_10 +72 0x3A66 //TX_DIST2REF_11 +73 0x0000 //TX_DIST2REF2 +74 0x0000 //TX_DIST2REF_13 +75 0x0000 //TX_DIST2REF_14 +76 0x0000 //TX_DIST2REF_15 +77 0x0000 //TX_DIST2REF_20 +78 0x0000 //TX_DIST2REF_21 +79 0x0000 //TX_DIST2REF_22 +80 0x0000 //TX_DIST2REF_23 +81 0x0000 //TX_DIST2REF_24 +82 0x0000 //TX_DIST2REF_25 +83 0x0000 //TX_DIST2REF_30 +84 0x0000 //TX_DIST2REF_31 +85 0x0000 //TX_DIST2REF_32 +86 0x0000 //TX_DIST2REF_33 +87 0x0000 //TX_DIST2REF_34 +88 0x0000 //TX_DIST2REF_35 +89 0x0000 //TX_MIC_LOC_00 +90 0x0000 //TX_MIC_LOC_01 +91 0x0000 //TX_MIC_LOC_02 +92 0x0000 //TX_MIC_LOC_03 +93 0x0000 //TX_MIC_LOC_04 +94 0x0000 //TX_MIC_LOC_05 +95 0x0000 //TX_MIC_LOC_10 +96 0x0000 //TX_MIC_LOC_11 +97 0x0000 //TX_MIC_LOC_12 +98 0x0000 //TX_MIC_LOC_13 +99 0x0000 //TX_MIC_LOC_14 +100 0x0000 //TX_MIC_LOC_15 +101 0x0000 //TX_MIC_LOC_20 +102 0x0000 //TX_MIC_LOC_21 +103 0x0000 //TX_MIC_LOC_22 +104 0x0000 //TX_MIC_LOC_23 +105 0x0000 //TX_MIC_LOC_24 +106 0x0000 //TX_MIC_LOC_25 +107 0x0200 //TX_MIC_REFBLK_VOLUME +108 0x0AAC //TX_MIC_BLOCK_VOLUME +109 0x0000 //TX_INVERSE_MASK +110 0x0000 //TX_ADCS_MASK +111 0x04D0 //TX_ADCS_GAIN +112 0x4000 //TX_NFC_GAINFAC +113 0x0000 //TX_MAINMIC_BLKFACTOR +114 0x0000 //TX_REFMIC_BLKFACTOR +115 0x0000 //TX_BLMIC_BLKFACTOR +116 0x0000 //TX_BRMIC_BLKFACTOR +117 0x0031 //TX_MICBLK_START_BIN +118 0x0060 //TX_MICBLK_END_BIN +119 0x0015 //TX_MICBLK_FE_HOLD +120 0xFFF2 //TX_MICBLK_MR_EXP_TH +121 0xFFF2 //TX_MICBLK_LR_EXP_TH +122 0x0000 //TX_FENE_HOLD +123 0x4000 //TX_FE_ENER_TH_MTS +124 0x0004 //TX_FE_ENER_TH_EXP +125 0x6000 //TX_C_POST_FLT_MIC_MAINBLK +126 0x6000 //TX_C_POST_FLT_MIC_REFBLK +127 0x0010 //TX_MIC_BLOCK_N +128 0x7E56 //TX_A_HP +129 0x4000 //TX_B_PE +130 0x1800 //TX_THR_PITCH_DET_0 +131 0x1000 //TX_THR_PITCH_DET_1 +132 0x0800 //TX_THR_PITCH_DET_2 +133 0x0008 //TX_PITCH_BFR_LEN +134 0x0003 //TX_SBD_PITCH_DET +135 0x0050 //TX_TD_AEC_L +136 0x4000 //TX_MU0_UNP_TD_AEC +137 0x1000 //TX_MU0_PTD_TD_AEC +138 0x0000 //TX_PP_RESRV_0 +139 0x2A94 //TX_PP_RESRV_1 +140 0x55F0 //TX_PP_RESRV_2 +141 0x0000 //TX_PP_RESRV_3 +142 0x0000 //TX_PP_RESRV_4 +143 0x0000 //TX_PP_RESRV_5 +144 0x0000 //TX_PP_RESRV_6 +145 0x0000 //TX_PP_RESRV_7 +146 0x0028 //TX_TAIL_LENGTH +147 0x0080 //TX_AEC_REF_GAIN_0 +148 0x0800 //TX_AEC_REF_GAIN_1 +149 0x0800 //TX_AEC_REF_GAIN_2 +150 0x7900 //TX_EAD_THR +151 0x2000 //TX_THR_RE_EST +152 0x0400 //TX_MIN_EQ_RE_EST_0 +153 0x0400 //TX_MIN_EQ_RE_EST_1 +154 0x0800 //TX_MIN_EQ_RE_EST_2 +155 0x0800 //TX_MIN_EQ_RE_EST_3 +156 0x1000 //TX_MIN_EQ_RE_EST_4 +157 0x1000 //TX_MIN_EQ_RE_EST_5 +158 0x1000 //TX_MIN_EQ_RE_EST_6 +159 0x1000 //TX_MIN_EQ_RE_EST_7 +160 0x1000 //TX_MIN_EQ_RE_EST_8 +161 0x1000 //TX_MIN_EQ_RE_EST_9 +162 0x1000 //TX_MIN_EQ_RE_EST_10 +163 0x1000 //TX_MIN_EQ_RE_EST_11 +164 0x1000 //TX_MIN_EQ_RE_EST_12 +165 0x3000 //TX_LAMBDA_RE_EST +166 0x1000 //TX_LAMBDA_CB_NLE +167 0x1800 //TX_C_POST_FLT +168 0x4000 //TX_GAIN_NP +169 0x003C //TX_SE_HOLD_N +170 0x0046 //TX_DT_HOLD_N +171 0x03E8 //TX_DT2_HOLD_N +172 0x6666 //TX_AEC_RESRV_0 +173 0x0000 //TX_AEC_RESRV_1 +174 0x0014 //TX_AEC_RESRV_2 +175 0x0000 //TX_MIC_DELAY_LENGTH +176 0x0000 //TX_REF_DELAY_LENGTH +177 0x0000 //TX_ADD_LINEIN_GAINL +178 0x0000 //TX_ADD_LINEIN_GAINH +179 0x0000 //TX_MIN_EQ_RE_EST_14 +180 0x0000 //TX_DTD_THR1_8 +181 0x7FFF //TX_DTD_THR2_8 +182 0x0000 //TX_DTD_MIC_BLK2 +183 0x0008 //TX_FRQ_LIN_LEN +184 0x7FFF //TX_FRQ_AEC_LEN_RHO +185 0x6000 //TX_MU0_UNP_FRQ_AEC +186 0x4000 //TX_MU0_PTD_FRQ_AEC +187 0x000A //TX_MINENOISETH +188 0x0800 //TX_MU0_RE_EST +189 0x0001 //TX_AEC_NUM_CH +190 0x0000 //TX_BIGECHOATTENUATION_MAX +191 0x2000 //TX_A_POST_FLT_MICBLK +192 0x0000 //TX_BLKENERTH +193 0x0000 //TX_BLKENERHIGHTH +194 0x0000 //TX_NORMENERTH +195 0x0000 //TX_NORMENERHIGHTH +196 0x0000 //TX_NORMENERHIGHTHL +197 0x7000 //TX_DTD_THR1_0 +198 0x7000 //TX_DTD_THR1_1 +199 0x7000 //TX_DTD_THR1_2 +200 0x7F00 //TX_DTD_THR1_3 +201 0x7F00 //TX_DTD_THR1_4 +202 0x7F00 //TX_DTD_THR1_5 +203 0x7F00 //TX_DTD_THR1_6 +204 0x2000 //TX_DTD_THR2_0 +205 0x2000 //TX_DTD_THR2_1 +206 0x2000 //TX_DTD_THR2_2 +207 0x1000 //TX_DTD_THR2_3 +208 0x1000 //TX_DTD_THR2_4 +209 0x1000 //TX_DTD_THR2_5 +210 0x1000 //TX_DTD_THR2_6 +211 0x6000 //TX_DTD_THR3 +212 0x0177 //TX_SPK_CUT_K +213 0x1B58 //TX_DT_CUT_K +214 0x0100 //TX_DT_CUT_THR +215 0x04EB //TX_COMFORT_G +216 0x01F4 //TX_POWER_YOUT_TH +217 0x4000 //TX_FDPFGAINECHO +218 0x0000 //TX_DTD_HD_THR +219 0x0000 //TX_SPK_CUT_K_S +220 0x0000 //TX_DTD_MIC_BLK +221 0x0400 //TX_ADPT_STRICT_L +222 0x0200 //TX_ADPT_STRICT_H +223 0x0C00 //TX_RATIO_DT_L_TH_LOW +224 0x2000 //TX_RATIO_DT_H_TH_LOW +225 0x1800 //TX_RATIO_DT_L_TH_HIGH +226 0x3000 //TX_RATIO_DT_H_TH_HIGH +227 0x0A00 //TX_RATIO_DT_L0_TH +228 0x7000 //TX_B_POST_FILT_ECHO_L +229 0x7FFF //TX_B_POST_FILT_ECHO_H +230 0x0200 //TX_MIN_G_CTRL_ECHO +231 0x7FFF //TX_B_LESSCUT_RTO_ECHO +232 0x0000 //TX_EPD_OFFSET_00 +233 0x0000 //TX_EPD_OFFST_01 +234 0x1388 //TX_RATIO_DT_L0_TH_HIGH +235 0x3A98 //TX_RATIO_DT_H_TH_CUT +236 0x7FFF //TX_MIN_EQ_RE_EST_13 +237 0x0000 //TX_DTD_THR1_7 +238 0x0000 //TX_DTD_THR2_7 +239 0x0800 //TX_DT_RESRV_7 +240 0x0800 //TX_DT_RESRV_8 +241 0x0000 //TX_DT_RESRV_9 +242 0xF600 //TX_THR_SN_EST_0 +243 0xFA00 //TX_THR_SN_EST_1 +244 0xFA00 //TX_THR_SN_EST_2 +245 0xF800 //TX_THR_SN_EST_3 +246 0xF800 //TX_THR_SN_EST_4 +247 0xF800 //TX_THR_SN_EST_5 +248 0xF800 //TX_THR_SN_EST_6 +249 0xF700 //TX_THR_SN_EST_7 +250 0x0000 //TX_DELTA_THR_SN_EST_0 +251 0x0200 //TX_DELTA_THR_SN_EST_1 +252 0x0200 //TX_DELTA_THR_SN_EST_2 +253 0x0200 //TX_DELTA_THR_SN_EST_3 +254 0x0100 //TX_DELTA_THR_SN_EST_4 +255 0x0200 //TX_DELTA_THR_SN_EST_5 +256 0x0100 //TX_DELTA_THR_SN_EST_6 +257 0x0200 //TX_DELTA_THR_SN_EST_7 +258 0x4000 //TX_LAMBDA_NN_EST_0 +259 0x4000 //TX_LAMBDA_NN_EST_1 +260 0x4000 //TX_LAMBDA_NN_EST_2 +261 0x4000 //TX_LAMBDA_NN_EST_3 +262 0x4000 //TX_LAMBDA_NN_EST_4 +263 0x4000 //TX_LAMBDA_NN_EST_5 +264 0x4000 //TX_LAMBDA_NN_EST_6 +265 0x4000 //TX_LAMBDA_NN_EST_7 +266 0x0400 //TX_N_SN_EST +267 0x001E //TX_INBEAM_T +268 0x0041 //TX_INBEAMHOLDT +269 0x2000 //TX_G_STRICT +270 0x2000 //TX_EQ_THR_BF +271 0x799A //TX_LAMBDA_EQ_BF +272 0x1000 //TX_NE_RTO_TH +273 0x1000 //TX_NE_RTO_TH_L +274 0x1000 //TX_MAINREFRTOH_TH_H +275 0x0600 //TX_MAINREFRTOH_TH_L +276 0x2000 //TX_MAINREFRTO_TH_H +277 0x1400 //TX_MAINREFRTO_TH_L +278 0x0000 //TX_MAINREFRTO_TH_EQ +279 0x1000 //TX_B_POST_FLT_0 +280 0x1000 //TX_B_POST_FLT_1 +281 0x0014 //TX_NS_LVL_CTRL_0 +282 0x002C //TX_NS_LVL_CTRL_1 +283 0x0016 //TX_NS_LVL_CTRL_2 +284 0x0018 //TX_NS_LVL_CTRL_3 +285 0x0016 //TX_NS_LVL_CTRL_4 +286 0x0012 //TX_NS_LVL_CTRL_5 +287 0x0016 //TX_NS_LVL_CTRL_6 +288 0x0017 //TX_NS_LVL_CTRL_7 +289 0x000E //TX_MIN_GAIN_S_0 +290 0x000D //TX_MIN_GAIN_S_1 +291 0x0012 //TX_MIN_GAIN_S_2 +292 0x0010 //TX_MIN_GAIN_S_3 +293 0x0012 //TX_MIN_GAIN_S_4 +294 0x0012 //TX_MIN_GAIN_S_5 +295 0x0012 //TX_MIN_GAIN_S_6 +296 0x0012 //TX_MIN_GAIN_S_7 +297 0x6000 //TX_NMOS_SUP +298 0x0000 //TX_NS_MAX_PRI_SNR_TH +299 0x0000 //TX_NMOS_SUP_MENSA +300 0x7FFF //TX_SNRI_SUP_0 +301 0x6000 //TX_SNRI_SUP_1 +302 0x6000 //TX_SNRI_SUP_2 +303 0x6000 //TX_SNRI_SUP_3 +304 0x6000 //TX_SNRI_SUP_4 +305 0x6000 //TX_SNRI_SUP_5 +306 0x6000 //TX_SNRI_SUP_6 +307 0x6000 //TX_SNRI_SUP_7 +308 0x6000 //TX_THR_LFNS +309 0x0017 //TX_G_LFNS +310 0x09C4 //TX_GAIN0_NTH +311 0x000A //TX_MUSIC_MORENS +312 0x7FFF //TX_A_POST_FILT_0 +313 0x2000 //TX_A_POST_FILT_1 +314 0x4000 //TX_A_POST_FILT_S_0 +315 0x4000 //TX_A_POST_FILT_S_1 +316 0x4000 //TX_A_POST_FILT_S_2 +317 0x4000 //TX_A_POST_FILT_S_3 +318 0x4000 //TX_A_POST_FILT_S_4 +319 0x4000 //TX_A_POST_FILT_S_5 +320 0x5000 //TX_A_POST_FILT_S_6 +321 0x7000 //TX_A_POST_FILT_S_7 +322 0x1000 //TX_B_POST_FILT_0 +323 0x1000 //TX_B_POST_FILT_1 +324 0x2000 //TX_B_POST_FILT_2 +325 0x2000 //TX_B_POST_FILT_3 +326 0x2000 //TX_B_POST_FILT_4 +327 0x1000 //TX_B_POST_FILT_5 +328 0x3000 //TX_B_POST_FILT_6 +329 0x3000 //TX_B_POST_FILT_7 +330 0x1000 //TX_B_LESSCUT_RTO_S_0 +331 0x1000 //TX_B_LESSCUT_RTO_S_1 +332 0x1000 //TX_B_LESSCUT_RTO_S_2 +333 0x1000 //TX_B_LESSCUT_RTO_S_3 +334 0x1000 //TX_B_LESSCUT_RTO_S_4 +335 0x1000 //TX_B_LESSCUT_RTO_S_5 +336 0x1000 //TX_B_LESSCUT_RTO_S_6 +337 0x1000 //TX_B_LESSCUT_RTO_S_7 +338 0x7E14 //TX_LAMBDA_PFILT +339 0x7C29 //TX_LAMBDA_PFILT_S_0 +340 0x7C29 //TX_LAMBDA_PFILT_S_1 +341 0x7C29 //TX_LAMBDA_PFILT_S_2 +342 0x7C29 //TX_LAMBDA_PFILT_S_3 +343 0x7C29 //TX_LAMBDA_PFILT_S_4 +344 0x7C29 //TX_LAMBDA_PFILT_S_5 +345 0x7C29 //TX_LAMBDA_PFILT_S_6 +346 0x7C29 //TX_LAMBDA_PFILT_S_7 +347 0x07D0 //TX_K_PEPPER +348 0x0800 //TX_A_PEPPER +349 0x1D4C //TX_K_PEPPER_HF +350 0x0400 //TX_A_PEPPER_HF +351 0x0001 //TX_HMNC_BST_FLG +352 0x4000 //TX_HMNC_BST_THR +353 0x0800 //TX_DT_BINVAD_TH_0 +354 0x0800 //TX_DT_BINVAD_TH_1 +355 0x0800 //TX_DT_BINVAD_TH_2 +356 0x0800 //TX_DT_BINVAD_TH_3 +357 0x0000 //TX_DT_BINVAD_ENDF +358 0x1000 //TX_C_POST_FLT_DT +359 0x7FFF //TX_NS_B_POST_FLT_LESSCUT +360 0x0100 //TX_DT_BOOST +361 0x0000 //TX_BF_SGRAD_FLG +362 0x0005 //TX_BF_DVG_TH +363 0x001E //TX_SN_C_F +364 0x0000 //TX_K_APT +365 0x0001 //TX_NOISEDET +366 0x0190 //TX_NDETCT +367 0x000A //TX_NOISE_TH_0 +368 0x7FFF //TX_NOISE_TH_0_2 +369 0x7FFF //TX_NOISE_TH_0_3 +370 0x00C6 //TX_NOISE_TH_1 +371 0x0DAC //TX_NOISE_TH_2 +372 0x2260 //TX_NOISE_TH_3 +373 0x7080 //TX_NOISE_TH_4 +374 0x57E4 //TX_NOISE_TH_5 +375 0x4BD6 //TX_NOISE_TH_5_2 +376 0x0001 //TX_NOISE_TH_5_3 +377 0x4E20 //TX_NOISE_TH_5_4 +378 0x1194 //TX_NOISE_TH_6 +379 0x0014 //TX_MINENOISE_TH +380 0xD508 //TX_MORENS_TFMASK_TH +381 0x0001 //TX_DRC_QUIET_FLOOR +382 0x6D60 //TX_RATIODTL_CUT_TH +383 0x0DAC //TX_DT_CUT_K1 +384 0x00A5 //TX_OUT_ENER_S_TH_CLEAN +385 0x00A5 //TX_OUT_ENER_S_TH_LESSCLEAN +386 0x00A5 //TX_OUT_ENER_S_TH_NOISY +387 0x0029 //TX_OUT_ENER_TH_NOISE +388 0x0200 //TX_OUT_ENER_TH_SPEECH +389 0x2000 //TX_SN_NPB_GAIN +390 0x0000 //TX_NN_NPB_GAIN +391 0x3000 //TX_POST_MASK_SUP_HSNE +392 0x07D0 //TX_TAIL_DET_TH +393 0x4000 //TX_B_LESSCUT_RTO_WTA +394 0x0000 //TX_MEL_G_R +395 0x0080 //TX_SUPHIGH_TH +396 0x0000 //TX_MASK_G_R +397 0x0002 //TX_EXTRA_NS_L +398 0x1800 //TX_C_POST_FLT_MASK +399 0x7FFF //TX_A_POST_FLT_WNS +400 0x0148 //TX_MIN_G_LOW300HZ +401 0x0004 //TX_MAXLEVEL_CNG +402 0x00B4 //TX_STN_NOISE_TH +403 0x4000 //TX_POST_MASK_SUP +404 0x7FFF //TX_POST_MASK_ADJUST +405 0x00C8 //TX_NS_ENOISE_MIC0_TH +406 0x0014 //TX_MINENOISE_MIC0_TH +407 0x012C //TX_MINENOISE_MIC0_S_TH +408 0x2900 //TX_MIN_G_CTRL_SSNS +409 0x0800 //TX_METAL_RTO_THR +410 0x0FA0 //TX_NS_FP_K_METAL +411 0x3A98 //TX_NOISEDET_BOOST_TH +412 0x0FA0 //TX_NSMOOTH_TH +413 0x0000 //TX_NS_RESRV_8 +414 0x1800 //TX_RHO_UPB +415 0x2328 //TX_N_HOLD_HS +416 0x006E //TX_N_RHO_BFR0 +417 0x7FFF //TX_LAMBDA_ARSP_EST +418 0x0100 //TX_EXTRA_GAIN_MICBLOCK +419 0x0333 //TX_THR_STD_NSR +420 0x019A //TX_THR_STD_PLH +421 0x03E8 //TX_N_HOLD_STD +422 0x0066 //TX_THR_STD_RHO +423 0x2800 //TX_BF_RESET_THR_HS +424 0x0CCD //TX_SB_RTO_MEAN_TH +425 0x0300 //TX_SB_RHO_MEAN_TH_NTALK +426 0x2000 //TX_SB_RTO_MEAN_TH_ABN +427 0x2EE0 //TX_SB_RTO_MEAN_TH_RUB +428 0x0990 //TX_WTA_EN_RTO_TH +429 0x1400 //TX_TOP_ENER_TH_F +430 0x0100 //TX_DESIRED_TALK_HOLDT +431 0x0800 //TX_MIC_BLOCK_FACTOR +432 0x0000 //TX_NSEST_BFRLRNRDC +433 0x0000 //TX_THR_POST_FLT_HS +434 0x0010 //TX_HS_VAD_BIN +435 0x2666 //TX_THR_VAD_HS +436 0x2CCD //TX_MEAN_RTO_MIN_TH2 +437 0x0032 //TX_SILENCE_T +438 0x0000 //TX_A_POST_FLT_WTA +439 0x799A //TX_LAMBDA_PFLT_WTA +440 0x051E //TX_SB_RHO_MEAN2_TH +441 0x02F0 //TX_SB_RHO_MEAN3_TH +442 0x0000 //TX_HS_RESRV_4 +443 0x0000 //TX_HS_RESRV_5 +444 0x0001 //TX_DOA_VAD_THR_1 +445 0x003C //TX_DOA_VAD_THR_2 +446 0x0028 //TX_DOA_VAD_THR1_0 +447 0x0028 //TX_DOA_VAD_THR1_1 +448 0x0000 //TX_SRC_DOA_RNG_LOW_0A +449 0x001E //TX_SRC_DOA_RNG_HIGH_0A +450 0x005A //TX_DFLT_SRC_DOA_0A +451 0x0000 //TX_SRC_DOA_RNG_LOW_0B +452 0x0000 //TX_SRC_DOA_RNG_HIGH_0B +453 0x0000 //TX_DFLT_SRC_DOA_0B +454 0x0000 //TX_SRC_DOA_RNG_LOW_0C +455 0x0000 //TX_SRC_DOA_RNG_HIGH_0C +456 0x0000 //TX_DFLT_SRC_DOA_0C +457 0x0000 //TX_SRC_DOA_RNG_LOW_0D +458 0x0000 //TX_SRC_DOA_RNG_HIGH_0D +459 0x0000 //TX_DFLT_SRC_DOA_0D +460 0x0000 //TX_SRC_DOA_RNG_LOW_1A +461 0x00B4 //TX_SRC_DOA_RNG_HIGH_1A +462 0x005A //TX_DFLT_SRC_DOA_1A +463 0x0000 //TX_SRC_DOA_RNG_LOW_1B +464 0x00B4 //TX_SRC_DOA_RNG_HIGH_1B +465 0x005A //TX_DFLT_SRC_DOA_1B +466 0x0000 //TX_SRC_DOA_RNG_LOW_1C +467 0x00B4 //TX_SRC_DOA_RNG_HIGH_1C +468 0x005A //TX_DFLT_SRC_DOA_1C +469 0x0000 //TX_SRC_DOA_RNG_LOW_1D +470 0x00B4 //TX_SRC_DOA_RNG_HIGH_1D +471 0x005A //TX_DFLT_SRC_DOA_1D +472 0x0100 //TX_BF_HOLDOFF_T +473 0x7FFF //TX_DOA_COST_FACTOR +474 0x0D9A //TX_MAINTOREFR_TH0 +475 0x071C //TX_DOA_TRK_THR +476 0x012C //TX_DOA_TRACK_HT +477 0x0200 //TX_N1_HOLD_HF +478 0x0100 //TX_N2_HOLD_HF +479 0x2A3D //TX_BF_RESET_THR_HF +480 0x7333 //TX_DOA_SMOOTH +481 0x0800 //TX_MU_BF +482 0x0800 //TX_BF_MU_LF_B2 +483 0x0040 //TX_BF_FC_END_BIN_B2 +484 0x0020 //TX_BF_FC_END_BIN +485 0x0000 //TX_HF_RESRV_25 +486 0x0000 //TX_HF_RESRV_26 +487 0x0007 //TX_N_DOA_SEED +488 0x0001 //TX_FINE_DOA_SEARCH_FLG +489 0x0000 //TX_HF_RESRV_27 +490 0x038E //TX_DLT_SRC_DOA_RNG +491 0x0200 //TX_BF_MU_LF +492 0x0000 //TX_DFLT_SRC_LOC_0 +493 0x7FFF //TX_DFLT_SRC_LOC_1 +494 0x0000 //TX_DFLT_SRC_LOC_2 +495 0x038E //TX_DOA_TRACK_VADTH +496 0x0000 //TX_DOA_TRACK_NEW +497 0x0300 //TX_NOR_OFF_THR +498 0x7C00 //TX_MORE_ON_700HZ_THR +499 0x2000 //TX_MU_BF_ADPT_NS +500 0x0000 //TX_ADAPT_LEN +501 0x6666 //TX_MORE_SNS +502 0x0000 //TX_NOR_OFF_TH1 +503 0x0000 //TX_WIDE_MASK_TH +504 0xD333 //TX_SUBSNRATIOHIGH4MEANBCK_THR +505 0x6000 //TX_C_POST_FLT_CUT +506 0x2000 //TX_RADIODTLV +507 0x0320 //TX_POWER_LINEIN_TH +508 0x0014 //TX_FE_VADCOUNT_TH_FC +509 0x0000 //TX_ECHO_SUPP_FC +510 0x0C80 //TX_ECHO_TH +511 0x6666 //TX_MIC_TO_BFGAIN +512 0x0000 //TX_MICTOBFGAIN0 +513 0x0000 //TX_FASTMUE_TH +514 0x2CCC //TX_DEREVERB_LF_MU +515 0x3200 //TX_DEREVERB_HF_MU +516 0x0007 //TX_DEREVERB_DELAY +517 0x0004 //TX_DEREVERB_COEF_LEN +518 0x0003 //TX_DEREVERB_DNR +519 0x0000 //TX_DEREVERB_ALPHA +520 0x0000 //TX_DEREVERB_BETA +521 0x3A98 //TX_GSC_RTOL_TH +522 0x3A98 //TX_GSC_RTOH_TH +523 0x7E2C //TX_WIDE2_MEANHTH +524 0x0000 //TX_DR_RESRV_5 +525 0x0000 //TX_DR_RESRV_6 +526 0x0000 //TX_DR_RESRV_7 +527 0x0000 //TX_DR_RESRV_8 +528 0x1333 //TX_WIND_MARK_TH +529 0x399A //TX_CORR_THR +530 0x0004 //TX_SNR_THR +531 0x0010 //TX_ENGY_THR +532 0x1770 //TX_CORR_HIGH_TH +533 0x6000 //TX_ENGY_THR_2 +534 0x3400 //TX_MEAN_RTO_THR +535 0x0028 //TX_WNS_ENOISE_MIC0_TH +536 0x3000 //TX_RATIOMICL_TH +537 0x7FFF //TX_CALIG_HS +538 0x0000 //TX_LVL_CTRL +539 0x0010 //TX_WIND_SUPRTO +540 0x0014 //TX_WNS_MIN_G +541 0x0600 //TX_WNS_B_POST_FLT +542 0x3000 //TX_RATIOMICH_TH +543 0xD120 //TX_WIND_INBEAM_L_TH +544 0x0FA0 //TX_WIND_INBEAM_H_TH +545 0x2000 //TX_WNS_RESRV_0 +546 0x59D8 //TX_WNS_RESRV_1 +547 0x0200 //TX_WNS_RESRV_2 +548 0x0000 //TX_WNS_RESRV_3 +549 0x0000 //TX_WNS_RESRV_4 +550 0x0000 //TX_WNS_RESRV_5 +551 0x0000 //TX_WNS_RESRV_6 +552 0x0000 //TX_BVE_NOISE_FLOOR_0 +553 0x0070 //TX_BVE_NOISE_FLOOR_1 +554 0x0070 //TX_BVE_NOISE_FLOOR_2 +555 0x0010 //TX_BVE_NOISE_FLOOR_3 +556 0x0070 //TX_BVE_NOISE_FLOOR_4 +557 0x00B0 //TX_BVE_NOISE_FLOOR_5 +558 0x0E66 //TX_BVE_NOISE_FLOOR_6 +559 0x0050 //TX_BVE_NOISE_FLOOR_7 +560 0x770A //TX_BVE_NOISE_FLOOR_8 +561 0x0000 //TX_BVE_NOISE_FLOOR_9 +562 0x0000 //TX_BVE_IN_N +563 0x0000 //TX_BVE_OUT_N +564 0x0000 //TX_BVE_MICALPHA_DOWN +565 0x0000 //TX_PB_RESRV_1 +566 0x0030 //TX_FDEQ_SUBNUM +567 0x5C54 //TX_FDEQ_GAIN_0 +568 0x5048 //TX_FDEQ_GAIN_1 +569 0x4C4C //TX_FDEQ_GAIN_2 +570 0x494D //TX_FDEQ_GAIN_3 +571 0x4442 //TX_FDEQ_GAIN_4 +572 0x4448 //TX_FDEQ_GAIN_5 +573 0x4C53 //TX_FDEQ_GAIN_6 +574 0x6244 //TX_FDEQ_GAIN_7 +575 0x4348 //TX_FDEQ_GAIN_8 +576 0x4848 //TX_FDEQ_GAIN_9 +577 0x4A49 //TX_FDEQ_GAIN_10 +578 0x4E4A //TX_FDEQ_GAIN_11 +579 0x4840 //TX_FDEQ_GAIN_12 +580 0x4040 //TX_FDEQ_GAIN_13 +581 0x4054 //TX_FDEQ_GAIN_14 +582 0x687A //TX_FDEQ_GAIN_15 +583 0x4848 //TX_FDEQ_GAIN_16 +584 0x4848 //TX_FDEQ_GAIN_17 +585 0x4848 //TX_FDEQ_GAIN_18 +586 0x4848 //TX_FDEQ_GAIN_19 +587 0x4848 //TX_FDEQ_GAIN_20 +588 0x4848 //TX_FDEQ_GAIN_21 +589 0x4848 //TX_FDEQ_GAIN_22 +590 0x4848 //TX_FDEQ_GAIN_23 +591 0x0202 //TX_FDEQ_BIN_0 +592 0x0104 //TX_FDEQ_BIN_1 +593 0x0502 //TX_FDEQ_BIN_2 +594 0x0202 //TX_FDEQ_BIN_3 +595 0x0504 //TX_FDEQ_BIN_4 +596 0x0708 //TX_FDEQ_BIN_5 +597 0x0808 //TX_FDEQ_BIN_6 +598 0x050E //TX_FDEQ_BIN_7 +599 0x0B0C //TX_FDEQ_BIN_8 +600 0x0F0F //TX_FDEQ_BIN_9 +601 0x0E0D //TX_FDEQ_BIN_10 +602 0x0F28 //TX_FDEQ_BIN_11 +603 0x111B //TX_FDEQ_BIN_12 +604 0x291E //TX_FDEQ_BIN_13 +605 0x1E10 //TX_FDEQ_BIN_14 +606 0x1810 //TX_FDEQ_BIN_15 +607 0x1021 //TX_FDEQ_BIN_16 +608 0x1000 //TX_FDEQ_BIN_17 +609 0x0000 //TX_FDEQ_BIN_18 +610 0x0000 //TX_FDEQ_BIN_19 +611 0x0000 //TX_FDEQ_BIN_20 +612 0x0000 //TX_FDEQ_BIN_21 +613 0x0000 //TX_FDEQ_BIN_22 +614 0x0000 //TX_FDEQ_BIN_23 +615 0x0000 //TX_FDEQ_PADDING +616 0x0030 //TX_PREEQ_SUBNUM_MIC0 +617 0x4848 //TX_PREEQ_GAIN_MIC0_0 +618 0x4848 //TX_PREEQ_GAIN_MIC0_1 +619 0x4848 //TX_PREEQ_GAIN_MIC0_2 +620 0x4848 //TX_PREEQ_GAIN_MIC0_3 +621 0x4848 //TX_PREEQ_GAIN_MIC0_4 +622 0x4848 //TX_PREEQ_GAIN_MIC0_5 +623 0x4848 //TX_PREEQ_GAIN_MIC0_6 +624 0x4848 //TX_PREEQ_GAIN_MIC0_7 +625 0x4848 //TX_PREEQ_GAIN_MIC0_8 +626 0x4848 //TX_PREEQ_GAIN_MIC0_9 +627 0x4848 //TX_PREEQ_GAIN_MIC0_10 +628 0x4848 //TX_PREEQ_GAIN_MIC0_11 +629 0x4848 //TX_PREEQ_GAIN_MIC0_12 +630 0x4848 //TX_PREEQ_GAIN_MIC0_13 +631 0x4848 //TX_PREEQ_GAIN_MIC0_14 +632 0x4848 //TX_PREEQ_GAIN_MIC0_15 +633 0x4848 //TX_PREEQ_GAIN_MIC0_16 +634 0x4848 //TX_PREEQ_GAIN_MIC0_17 +635 0x4848 //TX_PREEQ_GAIN_MIC0_18 +636 0x4848 //TX_PREEQ_GAIN_MIC0_19 +637 0x4848 //TX_PREEQ_GAIN_MIC0_20 +638 0x4848 //TX_PREEQ_GAIN_MIC0_21 +639 0x4848 //TX_PREEQ_GAIN_MIC0_22 +640 0x4848 //TX_PREEQ_GAIN_MIC0_23 +641 0x251A //TX_PREEQ_BIN_MIC0_0 +642 0x0F0F //TX_PREEQ_BIN_MIC0_1 +643 0x0C0C //TX_PREEQ_BIN_MIC0_2 +644 0x0C0F //TX_PREEQ_BIN_MIC0_3 +645 0x0F0F //TX_PREEQ_BIN_MIC0_4 +646 0x0F09 //TX_PREEQ_BIN_MIC0_5 +647 0x0909 //TX_PREEQ_BIN_MIC0_6 +648 0x0908 //TX_PREEQ_BIN_MIC0_7 +649 0x070F //TX_PREEQ_BIN_MIC0_8 +650 0x1F08 //TX_PREEQ_BIN_MIC0_9 +651 0x0808 //TX_PREEQ_BIN_MIC0_10 +652 0x0920 //TX_PREEQ_BIN_MIC0_11 +653 0x2020 //TX_PREEQ_BIN_MIC0_12 +654 0x2021 //TX_PREEQ_BIN_MIC0_13 +655 0x0000 //TX_PREEQ_BIN_MIC0_14 +656 0x0000 //TX_PREEQ_BIN_MIC0_15 +657 0x0000 //TX_PREEQ_BIN_MIC0_16 +658 0x0000 //TX_PREEQ_BIN_MIC0_17 +659 0x0000 //TX_PREEQ_BIN_MIC0_18 +660 0x0000 //TX_PREEQ_BIN_MIC0_19 +661 0x0000 //TX_PREEQ_BIN_MIC0_20 +662 0x0000 //TX_PREEQ_BIN_MIC0_21 +663 0x0000 //TX_PREEQ_BIN_MIC0_22 +664 0x0000 //TX_PREEQ_BIN_MIC0_23 +665 0x0030 //TX_PREEQ_SUBNUM_MIC1 +666 0x4848 //TX_PREEQ_GAIN_MIC1_0 +667 0x4848 //TX_PREEQ_GAIN_MIC1_1 +668 0x4848 //TX_PREEQ_GAIN_MIC1_2 +669 0x4848 //TX_PREEQ_GAIN_MIC1_3 +670 0x4848 //TX_PREEQ_GAIN_MIC1_4 +671 0x4848 //TX_PREEQ_GAIN_MIC1_5 +672 0x494A //TX_PREEQ_GAIN_MIC1_6 +673 0x4B4C //TX_PREEQ_GAIN_MIC1_7 +674 0x4D4E //TX_PREEQ_GAIN_MIC1_8 +675 0x4F52 //TX_PREEQ_GAIN_MIC1_9 +676 0x5355 //TX_PREEQ_GAIN_MIC1_10 +677 0x585C //TX_PREEQ_GAIN_MIC1_11 +678 0x616A //TX_PREEQ_GAIN_MIC1_12 +679 0x726E //TX_PREEQ_GAIN_MIC1_13 +680 0x5C48 //TX_PREEQ_GAIN_MIC1_14 +681 0x3B38 //TX_PREEQ_GAIN_MIC1_15 +682 0x4848 //TX_PREEQ_GAIN_MIC1_16 +683 0x4848 //TX_PREEQ_GAIN_MIC1_17 +684 0x4848 //TX_PREEQ_GAIN_MIC1_18 +685 0x4848 //TX_PREEQ_GAIN_MIC1_19 +686 0x4848 //TX_PREEQ_GAIN_MIC1_20 +687 0x4848 //TX_PREEQ_GAIN_MIC1_21 +688 0x4848 //TX_PREEQ_GAIN_MIC1_22 +689 0x4848 //TX_PREEQ_GAIN_MIC1_23 +690 0x0202 //TX_PREEQ_BIN_MIC1_0 +691 0x0203 //TX_PREEQ_BIN_MIC1_1 +692 0x0303 //TX_PREEQ_BIN_MIC1_2 +693 0x0304 //TX_PREEQ_BIN_MIC1_3 +694 0x0405 //TX_PREEQ_BIN_MIC1_4 +695 0x0506 //TX_PREEQ_BIN_MIC1_5 +696 0x0708 //TX_PREEQ_BIN_MIC1_6 +697 0x090A //TX_PREEQ_BIN_MIC1_7 +698 0x0B0C //TX_PREEQ_BIN_MIC1_8 +699 0x0D0E //TX_PREEQ_BIN_MIC1_9 +700 0x1013 //TX_PREEQ_BIN_MIC1_10 +701 0x1719 //TX_PREEQ_BIN_MIC1_11 +702 0x1B1E //TX_PREEQ_BIN_MIC1_12 +703 0x1E1E //TX_PREEQ_BIN_MIC1_13 +704 0x1E28 //TX_PREEQ_BIN_MIC1_14 +705 0x3042 //TX_PREEQ_BIN_MIC1_15 +706 0x0000 //TX_PREEQ_BIN_MIC1_16 +707 0x0000 //TX_PREEQ_BIN_MIC1_17 +708 0x0000 //TX_PREEQ_BIN_MIC1_18 +709 0x0000 //TX_PREEQ_BIN_MIC1_19 +710 0x0000 //TX_PREEQ_BIN_MIC1_20 +711 0x0000 //TX_PREEQ_BIN_MIC1_21 +712 0x0000 //TX_PREEQ_BIN_MIC1_22 +713 0x0000 //TX_PREEQ_BIN_MIC1_23 +714 0x0030 //TX_PREEQ_SUBNUM_MIC2 +715 0x4848 //TX_PREEQ_GAIN_MIC2_0 +716 0x4848 //TX_PREEQ_GAIN_MIC2_1 +717 0x4848 //TX_PREEQ_GAIN_MIC2_2 +718 0x4848 //TX_PREEQ_GAIN_MIC2_3 +719 0x4848 //TX_PREEQ_GAIN_MIC2_4 +720 0x4848 //TX_PREEQ_GAIN_MIC2_5 +721 0x4848 //TX_PREEQ_GAIN_MIC2_6 +722 0x4848 //TX_PREEQ_GAIN_MIC2_7 +723 0x4848 //TX_PREEQ_GAIN_MIC2_8 +724 0x4848 //TX_PREEQ_GAIN_MIC2_9 +725 0x4848 //TX_PREEQ_GAIN_MIC2_10 +726 0x4848 //TX_PREEQ_GAIN_MIC2_11 +727 0x4848 //TX_PREEQ_GAIN_MIC2_12 +728 0x4848 //TX_PREEQ_GAIN_MIC2_13 +729 0x4848 //TX_PREEQ_GAIN_MIC2_14 +730 0x4848 //TX_PREEQ_GAIN_MIC2_15 +731 0x4848 //TX_PREEQ_GAIN_MIC2_16 +732 0x4848 //TX_PREEQ_GAIN_MIC2_17 +733 0x4848 //TX_PREEQ_GAIN_MIC2_18 +734 0x4848 //TX_PREEQ_GAIN_MIC2_19 +735 0x4848 //TX_PREEQ_GAIN_MIC2_20 +736 0x4848 //TX_PREEQ_GAIN_MIC2_21 +737 0x4848 //TX_PREEQ_GAIN_MIC2_22 +738 0x4848 //TX_PREEQ_GAIN_MIC2_23 +739 0x0608 //TX_PREEQ_BIN_MIC2_0 +740 0x0808 //TX_PREEQ_BIN_MIC2_1 +741 0x0808 //TX_PREEQ_BIN_MIC2_2 +742 0x0808 //TX_PREEQ_BIN_MIC2_3 +743 0x0808 //TX_PREEQ_BIN_MIC2_4 +744 0x0808 //TX_PREEQ_BIN_MIC2_5 +745 0x0808 //TX_PREEQ_BIN_MIC2_6 +746 0x0808 //TX_PREEQ_BIN_MIC2_7 +747 0x0808 //TX_PREEQ_BIN_MIC2_8 +748 0x0808 //TX_PREEQ_BIN_MIC2_9 +749 0x0808 //TX_PREEQ_BIN_MIC2_10 +750 0x0808 //TX_PREEQ_BIN_MIC2_11 +751 0x0808 //TX_PREEQ_BIN_MIC2_12 +752 0x0808 //TX_PREEQ_BIN_MIC2_13 +753 0x0808 //TX_PREEQ_BIN_MIC2_14 +754 0x0200 //TX_PREEQ_BIN_MIC2_15 +755 0x0000 //TX_PREEQ_BIN_MIC2_16 +756 0x0000 //TX_PREEQ_BIN_MIC2_17 +757 0x0000 //TX_PREEQ_BIN_MIC2_18 +758 0x0000 //TX_PREEQ_BIN_MIC2_19 +759 0x0000 //TX_PREEQ_BIN_MIC2_20 +760 0x0000 //TX_PREEQ_BIN_MIC2_21 +761 0x0000 //TX_PREEQ_BIN_MIC2_22 +762 0x0000 //TX_PREEQ_BIN_MIC2_23 +763 0x0006 //TX_MASKING_ABILITY +764 0x0800 //TX_NND_WEIGHT +765 0x0050 //TX_MIC_CALIBRATION_0 +766 0x0056 //TX_MIC_CALIBRATION_1 +767 0x0050 //TX_MIC_CALIBRATION_2 +768 0x0050 //TX_MIC_CALIBRATION_3 +769 0x0046 //TX_MIC_PWR_BIAS_0 +770 0x0042 //TX_MIC_PWR_BIAS_1 +771 0x0046 //TX_MIC_PWR_BIAS_2 +772 0x0046 //TX_MIC_PWR_BIAS_3 +773 0x0000 //TX_GAIN_LIMIT_0 +774 0x0006 //TX_GAIN_LIMIT_1 +775 0x0000 //TX_GAIN_LIMIT_2 +776 0x0000 //TX_GAIN_LIMIT_3 +777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN +778 0x7FDE //TX_BVE_VAD0_ALPHAUP +779 0x7F3A //TX_BVE_VAD0_ALPHADOWN +780 0x2000 //TX_BVE_GAINWEIGHT_NOFEVADLI +781 0x7F5B //TX_BVE_FEVADLI_ALPHA +782 0x7F19 //TX_BVE_NOVAD0_ALPHAUP +783 0x1000 //TX_TDDRC_ALPHA_UP_01 +784 0x1000 //TX_TDDRC_ALPHA_UP_02 +785 0x1000 //TX_TDDRC_ALPHA_UP_03 +786 0x1000 //TX_TDDRC_ALPHA_UP_04 +787 0x7EB8 //TX_TDDRC_ALPHA_DWN_01 +788 0x7EB8 //TX_TDDRC_ALPHA_DWN_02 +789 0x7EB8 //TX_TDDRC_ALPHA_DWN_03 +790 0x7EB8 //TX_TDDRC_ALPHA_DWN_04 +791 0x7FFF //TX_TDDRC_TD_DRC_LIMIT +792 0x0800 //TX_TDDRC_POST_LIMIT_GAIN +793 0x0000 //TX_TDDRC_RESRV_0 +794 0x0000 //TX_TDDRC_RESRV_1 +795 0x0018 //TX_FDDRC_BAND_MARGIN_0 +796 0x0030 //TX_FDDRC_BAND_MARGIN_1 +797 0x0050 //TX_FDDRC_BAND_MARGIN_2 +798 0x0080 //TX_FDDRC_BAND_MARGIN_3 +799 0x0007 //TX_FDDRC_BLOCK_EXP +800 0x5000 //TX_FDDRC_THRD_2_0 +801 0x5000 //TX_FDDRC_THRD_2_1 +802 0x5000 //TX_FDDRC_THRD_2_2 +803 0x5000 //TX_FDDRC_THRD_2_3 +804 0x6400 //TX_FDDRC_THRD_3_0 +805 0x6400 //TX_FDDRC_THRD_3_1 +806 0x6400 //TX_FDDRC_THRD_3_2 +807 0x6400 //TX_FDDRC_THRD_3_3 +808 0x2000 //TX_FDDRC_SLANT_0_0 +809 0x2000 //TX_FDDRC_SLANT_0_1 +810 0x2000 //TX_FDDRC_SLANT_0_2 +811 0x2000 //TX_FDDRC_SLANT_0_3 +812 0x5333 //TX_FDDRC_SLANT_1_0 +813 0x5333 //TX_FDDRC_SLANT_1_1 +814 0x5333 //TX_FDDRC_SLANT_1_2 +815 0x5333 //TX_FDDRC_SLANT_1_3 +816 0x0010 //TX_DEADMIC_SILENCE_TH +817 0x0600 //TX_MIC_DEGRADE_TH +818 0x0078 //TX_DEADMIC_CNT +819 0x0078 //TX_MIC_DEGRADE_CNT +820 0x0000 //TX_FDDRC_RESRV_4 +821 0x0000 //TX_FDDRC_RESRV_5 +822 0x0000 //TX_FDDRC_RESRV_6 +823 0x7FFF //TX_KS_NOISEPASTE_FACTOR +824 0x0001 //TX_KS_CONFIG +825 0x7FFF //TX_KS_GAIN_MIN +826 0x0000 //TX_KS_RESRV_0 +827 0x0000 //TX_KS_RESRV_1 +828 0x0000 //TX_KS_RESRV_2 +829 0x7C00 //TX_LAMBDA_PKA_FP +830 0x2000 //TX_TPKA_FP +831 0x0080 //TX_MIN_G_FP +832 0x2000 //TX_MAX_G_FP +833 0x0FA0 //TX_FFP_FP_K_METAL +834 0x4000 //TX_A_POST_FLT_FP +835 0x0F5C //TX_RTO_OUTBEAM_TH +836 0x4CCD //TX_TPKA_FP_THD +837 0x0000 //TX_MAX_G_FP_BLK +838 0x0000 //TX_FFP_FADEIN +839 0x0000 //TX_FFP_FADEOUT +840 0x0000 //TX_WHISPERCTH +841 0x0000 //TX_WHISPERHOLDT +842 0x0000 //TX_WHISP_ENTHH +843 0x0000 //TX_WHISP_ENTHL +844 0x0000 //TX_WHISP_RTOTH +845 0x0000 //TX_WHISP_RTOTH2 +846 0x0096 //TX_MUTE_PERIOD +847 0x0000 //TX_FADE_IN_PERIOD +848 0x0100 //TX_FFP_RESRV_2 +849 0x0020 //TX_FFP_RESRV_3 +850 0x0000 //TX_FFP_RESRV_4 +851 0x0000 //TX_FFP_RESRV_5 +852 0x0000 //TX_FFP_RESRV_6 +853 0x0002 //TX_FILTINDX +854 0x0002 //TX_TDDRC_THRD_0 +855 0x0003 //TX_TDDRC_THRD_1 +856 0x1500 //TX_TDDRC_THRD_2 +857 0x1500 //TX_TDDRC_THRD_3 +858 0x3000 //TX_TDDRC_SLANT_0 +859 0x6E00 //TX_TDDRC_SLANT_1 +860 0x1000 //TX_TDDRC_ALPHA_UP_00 +861 0x7EB8 //TX_TDDRC_ALPHA_DWN_00 +862 0x0000 //TX_TDDRC_HMNC_FLAG +863 0x199A //TX_TDDRC_HMNC_GAIN +864 0x0000 //TX_TDDRC_SMT_FLAG +865 0x0CCD //TX_TDDRC_SMT_W +866 0x0650 //TX_TDDRC_DRC_GAIN +867 0x7FFF //TX_TDDRC_LMT_THRD +868 0x0000 //TX_TDDRC_LMT_ALPHA +869 0x0000 //TX_TFMASKLTH +870 0x0000 //TX_TFMASKLTHL +871 0x0CCD //TX_TFMASKHTH +872 0xECCD //TX_TFMASKLTH_BINVAD +873 0xFCCD //TX_TFMASKLTH_NS_EST +874 0xF800 //TX_TFMASKLTH_DOA +875 0x0CCD //TX_TFMASKTH_BLESSCUT +876 0x1000 //TX_B_LESSCUT_RTO_MASK +877 0x2000 //TX_SB_RHO_MEAN_TH_ABN +878 0x2000 //TX_B_POST_FLT_MASK +879 0x0000 //TX_B_POST_FLT_MASK1 +880 0x6333 //TX_GAIN_WIND_MASK +881 0x0000 //TX_TFMASK_BFSTRICT_MUSIC +882 0x0000 //TX_TFMASK_BFSTRICT_NOMUSIC +883 0x7333 //TX_FASTNS_OUTIN_TH +884 0x0CCD //TX_FASTNS_TFMASK_TH +885 0x0CCD //TX_FASTNS_TFMASKBIN_TH1 +886 0x0CCD //TX_FASTNS_TFMASKBIN_TH2 +887 0x0CCD //TX_FASTNS_TFMASKBIN_TH3 +888 0x0028 //TX_FASTNS_ARSPC_TH +889 0xC000 //TX_FASTNS_MASK5_TH +890 0x0810 //TX_POSTSSA_MIN_G_VR_MASK +891 0x1000 //TX_A_LESSCUT_RTO_MASK +892 0x1770 //TX_FASTNS_NOISETH +893 0xC000 //TX_FASTNS_SSA_THLFL +894 0xC000 //TX_FASTNS_SSA_THHFL +895 0xCCCC //TX_FASTNS_SSA_THLFH +896 0xD999 //TX_FASTNS_SSA_THHFH +897 0x2339 //TX_SENDFUNC_REG_MICMUTE +898 0x0021 //TX_SENDFUNC_REG_MICMUTE1 +899 0x02BC //TX_MICMUTE_RATIO_THR +900 0x0140 //TX_MICMUTE_AMP_THR +901 0x0004 //TX_MICMUTE_HPF_IND +902 0x00C0 //TX_MICMUTE_LOG_EYR_TH +903 0x0008 //TX_MICMUTE_CVG_TIME +904 0x0008 //TX_MICMUTE_RELEASE_TIME +905 0x01FE //TX_MIC_VOLUME_MIC0MUTE +906 0x0020 //TX_MICMUTE_EPD_OFFSET_0 +907 0x001E //TX_MICMUTE_FRQ_AEC_L +908 0x7999 //TX_MICMUTE_EAD_THR +909 0x7FFF //TX_MICMUTE_LAMBDA_CB_NLE +910 0x7FFF //TX_MICMUTE_LAMBDA_RE_EST +911 0x4000 //TX_DTD_THR1_MICMUTE_0 +912 0x7000 //TX_DTD_THR1_MICMUTE_1 +913 0x7FFF //TX_DTD_THR1_MICMUTE_2 +914 0x7FFF //TX_DTD_THR1_MICMUTE_3 +915 0x6CCC //TX_DTD_THR2_MICMUTE_0 +916 0x0400 //TX_MICMUTE_MIN_EQ_RE_EST_0 +917 0x0400 //TX_MICMUTE_MIN_EQ_RE_EST_1 +918 0x1000 //TX_MICMUTE_MIN_EQ_RE_EST_2 +919 0x7FFF //TX_MICMUTE_MIN_EQ_RE_EST_3 +920 0x7FFF //TX_MICMUTE_MIN_EQ_RE_EST_4 +921 0x4000 //TX_MICMUTE_C_POST_FLT +922 0x03E8 //TX_MICMUTE_DT_CUT_K +923 0x0001 //TX_MICMUTE_DT_CUT_THR +924 0x03E8 //TX_MICMUTE_DT_CUT_K2 +925 0x0001 //TX_MICMUTE_DT_CUT_THR2 +926 0x0064 //TX_MICMUTE_DT2_HOLD_N +927 0x1000 //TX_MICMUTE_RATIODTH_THCUT +928 0x1000 //TX_MICMUTE_B_POST_FLT_ECHOL +929 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOH +930 0x0400 //TX_MICMUTE_C_POST_FLT_MASK +931 0x7999 //TX_MICMUTE_RATIODTL_CUT_TH +932 0x0258 //TX_MICMUTE_DT_CUT_K1 +933 0x0800 //TX_MICMUTE_N2_SN_EST +934 0xFC00 //TX_MICMUTE_THR_SN_EST_0 +935 0x001C //TX_MICMUTE_MIN_G_CTRL_0 +936 0x6000 //TX_MICMUTE_A_POST_FILT_S_0 +937 0x7000 //TX_MICMUTE_B_POST_FILT_0 +938 0x2710 //TX_MIC1RUB_AMP_THR +939 0x0010 //TX_MIC1MUTE_RATIO_THR +940 0x0450 //TX_MIC1MUTE_AMP_THR +941 0x0008 //TX_MIC1MUTE_CVG_TIME +942 0x0008 //TX_MIC1MUTE_RELEASE_TIME +943 0x0000 //TX_AMS_RESRV_01 +944 0x0000 //TX_AMS_RESRV_02 +945 0x0000 //TX_AMS_RESRV_03 +946 0x0000 //TX_AMS_RESRV_04 +947 0x0000 //TX_AMS_RESRV_05 +948 0x0000 //TX_AMS_RESRV_06 +949 0x0000 //TX_AMS_RESRV_07 +950 0x0000 //TX_AMS_RESRV_08 +951 0x0000 //TX_AMS_RESRV_09 +952 0x0000 //TX_AMS_RESRV_10 +953 0x0000 //TX_AMS_RESRV_11 +954 0x0000 //TX_AMS_RESRV_12 +955 0x0000 //TX_AMS_RESRV_13 +956 0x0000 //TX_AMS_RESRV_14 +957 0x0000 //TX_AMS_RESRV_15 +958 0x0000 //TX_AMS_RESRV_16 +959 0x0000 //TX_AMS_RESRV_17 +960 0x0000 //TX_AMS_RESRV_18 +961 0x0000 //TX_AMS_RESRV_19 +#RX +0 0x203C //RX_RECVFUNC_MODE_0 +1 0x0000 //RX_RECVFUNC_MODE_1 +2 0x0003 //RX_SAMPLINGFREQ_SIG +3 0x0003 //RX_SAMPLINGFREQ_PROC +4 0x000A //RX_FRAME_SZ +5 0x0000 //RX_DELAY_OPT +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +10 0x05AA //RX_PGA +11 0x7FFF //RX_A_HP +12 0x4000 //RX_B_PE +13 0x5800 //RX_THR_PITCH_DET_0 +14 0x5000 //RX_THR_PITCH_DET_1 +15 0x4000 //RX_THR_PITCH_DET_2 +16 0x0008 //RX_PITCH_BFR_LEN +17 0x0003 //RX_SBD_PITCH_DET +18 0x0100 //RX_PP_RESRV_0 +19 0x0020 //RX_PP_RESRV_1 +20 0x0600 //RX_N_SN_EST +21 0x000C //RX_N2_SN_EST +22 0x000F //RX_NS_LVL_CTRL +23 0xF800 //RX_THR_SN_EST +24 0x7E00 //RX_LAMBDA_PFILT +25 0x000A //RX_FENS_RESRV_0 +26 0x0190 //RX_FENS_RESRV_1 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +30 0x0002 //RX_EXTRA_NS_L +31 0x0800 //RX_EXTRA_NS_A +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +35 0x199A //RX_A_POST_FLT +36 0x0000 //RX_LMT_THRD +37 0x4000 //RX_LMT_ALPHA +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4C //RX_FDEQ_GAIN_2 +42 0x5064 //RX_FDEQ_GAIN_3 +43 0x7076 //RX_FDEQ_GAIN_4 +44 0x897A //RX_FDEQ_GAIN_5 +45 0x7C80 //RX_FDEQ_GAIN_6 +46 0x8888 //RX_FDEQ_GAIN_7 +47 0x949C //RX_FDEQ_GAIN_8 +48 0x96A4 //RX_FDEQ_GAIN_9 +49 0xA9A0 //RX_FDEQ_GAIN_10 +50 0x9487 //RX_FDEQ_GAIN_11 +51 0x6F64 //RX_FDEQ_GAIN_12 +52 0x625A //RX_FDEQ_GAIN_13 +53 0x5D80 //RX_FDEQ_GAIN_14 +54 0x8890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0404 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x141E //RX_FDEQ_BIN_13 +77 0x3728 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +111 0x0002 //RX_FILTINDX +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0551 //RX_TDDRC_DRC_GAIN +125 0x7C00 //RX_LAMBDA_PKA_FP +126 0x13E0 //RX_TPKA_FP +127 0x0080 //RX_MIN_G_FP +128 0x2000 //RX_MAX_G_FP +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +131 0x0000 //RX_MAXLEVEL_CNG +132 0x3000 //RX_BWE_UV_TH +133 0x3000 //RX_BWE_UV_TH2 +134 0x1800 //RX_BWE_UV_TH3 +135 0x1000 //RX_BWE_V_TH +136 0x04CD //RX_BWE_GAIN1_V_TH1 +137 0x0F33 //RX_BWE_GAIN1_V_TH2 +138 0x7333 //RX_BWE_UV_EQ +139 0x199A //RX_BWE_V_EQ +140 0x7333 //RX_BWE_TONE_TH +141 0x0004 //RX_BWE_UV_HOLD_T +142 0x6CCD //RX_BWE_GAIN2_ALPHA +143 0x799A //RX_BWE_GAIN3_ALPHA +144 0x001E //RX_BWE_CUTOFF +145 0x3000 //RX_BWE_GAINFILL +146 0x3200 //RX_BWE_MAXTH_TONE +147 0x2000 //RX_BWE_EQ_0 +148 0x2000 //RX_BWE_EQ_1 +149 0x2000 //RX_BWE_EQ_2 +150 0x2000 //RX_BWE_EQ_3 +151 0x2000 //RX_BWE_EQ_4 +152 0x2000 //RX_BWE_EQ_5 +153 0x2000 //RX_BWE_EQ_6 +154 0x0000 //RX_BWE_RESRV_0 +155 0x0000 //RX_BWE_RESRV_1 +156 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x056F //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4C //RX_FDEQ_GAIN_2 +42 0x586E //RX_FDEQ_GAIN_3 +43 0x8496 //RX_FDEQ_GAIN_4 +44 0x968E //RX_FDEQ_GAIN_5 +45 0x8488 //RX_FDEQ_GAIN_6 +46 0x8884 //RX_FDEQ_GAIN_7 +47 0x9CA4 //RX_FDEQ_GAIN_8 +48 0x98A8 //RX_FDEQ_GAIN_9 +49 0xBEB8 //RX_FDEQ_GAIN_10 +50 0x918D //RX_FDEQ_GAIN_11 +51 0x7566 //RX_FDEQ_GAIN_12 +52 0x6460 //RX_FDEQ_GAIN_13 +53 0x6174 //RX_FDEQ_GAIN_14 +54 0x7890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0404 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D09 //RX_FDEQ_BIN_9 +73 0x0819 //RX_FDEQ_BIN_10 +74 0x1E19 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x141E //RX_FDEQ_BIN_13 +77 0x3728 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x000A //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x056F //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4C //RX_FDEQ_GAIN_2 +42 0x586E //RX_FDEQ_GAIN_3 +43 0x8496 //RX_FDEQ_GAIN_4 +44 0x968E //RX_FDEQ_GAIN_5 +45 0x8488 //RX_FDEQ_GAIN_6 +46 0x8884 //RX_FDEQ_GAIN_7 +47 0x9CA4 //RX_FDEQ_GAIN_8 +48 0x98A8 //RX_FDEQ_GAIN_9 +49 0xBEB8 //RX_FDEQ_GAIN_10 +50 0x918D //RX_FDEQ_GAIN_11 +51 0x7566 //RX_FDEQ_GAIN_12 +52 0x6460 //RX_FDEQ_GAIN_13 +53 0x6174 //RX_FDEQ_GAIN_14 +54 0x7890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0404 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D09 //RX_FDEQ_BIN_9 +73 0x0819 //RX_FDEQ_BIN_10 +74 0x1E19 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x141E //RX_FDEQ_BIN_13 +77 0x3728 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0010 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x056F //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4C //RX_FDEQ_GAIN_2 +42 0x586E //RX_FDEQ_GAIN_3 +43 0x8496 //RX_FDEQ_GAIN_4 +44 0x968E //RX_FDEQ_GAIN_5 +45 0x8488 //RX_FDEQ_GAIN_6 +46 0x8884 //RX_FDEQ_GAIN_7 +47 0x9CA4 //RX_FDEQ_GAIN_8 +48 0x98A8 //RX_FDEQ_GAIN_9 +49 0xBEB8 //RX_FDEQ_GAIN_10 +50 0x918D //RX_FDEQ_GAIN_11 +51 0x7566 //RX_FDEQ_GAIN_12 +52 0x6460 //RX_FDEQ_GAIN_13 +53 0x6174 //RX_FDEQ_GAIN_14 +54 0x7890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0404 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D09 //RX_FDEQ_BIN_9 +73 0x0819 //RX_FDEQ_BIN_10 +74 0x1E19 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x141E //RX_FDEQ_BIN_13 +77 0x3728 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x001B //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x056F //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4C //RX_FDEQ_GAIN_2 +42 0x586E //RX_FDEQ_GAIN_3 +43 0x8496 //RX_FDEQ_GAIN_4 +44 0x968E //RX_FDEQ_GAIN_5 +45 0x8488 //RX_FDEQ_GAIN_6 +46 0x8884 //RX_FDEQ_GAIN_7 +47 0x9CA4 //RX_FDEQ_GAIN_8 +48 0x98A8 //RX_FDEQ_GAIN_9 +49 0xBEB8 //RX_FDEQ_GAIN_10 +50 0x918D //RX_FDEQ_GAIN_11 +51 0x7566 //RX_FDEQ_GAIN_12 +52 0x6460 //RX_FDEQ_GAIN_13 +53 0x6174 //RX_FDEQ_GAIN_14 +54 0x7890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0404 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D09 //RX_FDEQ_BIN_9 +73 0x0819 //RX_FDEQ_BIN_10 +74 0x1E19 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x141E //RX_FDEQ_BIN_13 +77 0x3728 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0035 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x056F //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4C //RX_FDEQ_GAIN_2 +42 0x586E //RX_FDEQ_GAIN_3 +43 0x8496 //RX_FDEQ_GAIN_4 +44 0x968E //RX_FDEQ_GAIN_5 +45 0x8488 //RX_FDEQ_GAIN_6 +46 0x8884 //RX_FDEQ_GAIN_7 +47 0x9CA4 //RX_FDEQ_GAIN_8 +48 0x98A8 //RX_FDEQ_GAIN_9 +49 0xBEB8 //RX_FDEQ_GAIN_10 +50 0x918D //RX_FDEQ_GAIN_11 +51 0x7566 //RX_FDEQ_GAIN_12 +52 0x6460 //RX_FDEQ_GAIN_13 +53 0x6174 //RX_FDEQ_GAIN_14 +54 0x7890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0404 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D09 //RX_FDEQ_BIN_9 +73 0x0819 //RX_FDEQ_BIN_10 +74 0x1E19 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x141E //RX_FDEQ_BIN_13 +77 0x3728 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0047 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x056F //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4C //RX_FDEQ_GAIN_2 +42 0x586E //RX_FDEQ_GAIN_3 +43 0x8496 //RX_FDEQ_GAIN_4 +44 0x968E //RX_FDEQ_GAIN_5 +45 0x8488 //RX_FDEQ_GAIN_6 +46 0x8884 //RX_FDEQ_GAIN_7 +47 0x9CA4 //RX_FDEQ_GAIN_8 +48 0x98A8 //RX_FDEQ_GAIN_9 +49 0xBEB8 //RX_FDEQ_GAIN_10 +50 0x918D //RX_FDEQ_GAIN_11 +51 0x7566 //RX_FDEQ_GAIN_12 +52 0x6460 //RX_FDEQ_GAIN_13 +53 0x6174 //RX_FDEQ_GAIN_14 +54 0x7890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0404 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D09 //RX_FDEQ_BIN_9 +73 0x0819 //RX_FDEQ_BIN_10 +74 0x1E19 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x141E //RX_FDEQ_BIN_13 +77 0x3728 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0076 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x056F //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4C //RX_FDEQ_GAIN_2 +42 0x586E //RX_FDEQ_GAIN_3 +43 0x8496 //RX_FDEQ_GAIN_4 +44 0x968E //RX_FDEQ_GAIN_5 +45 0x8488 //RX_FDEQ_GAIN_6 +46 0x8884 //RX_FDEQ_GAIN_7 +47 0x9CA4 //RX_FDEQ_GAIN_8 +48 0x98A8 //RX_FDEQ_GAIN_9 +49 0xBEB8 //RX_FDEQ_GAIN_10 +50 0x918D //RX_FDEQ_GAIN_11 +51 0x7566 //RX_FDEQ_GAIN_12 +52 0x6460 //RX_FDEQ_GAIN_13 +53 0x6174 //RX_FDEQ_GAIN_14 +54 0x7890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0404 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D09 //RX_FDEQ_BIN_9 +73 0x0819 //RX_FDEQ_BIN_10 +74 0x1E19 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x141E //RX_FDEQ_BIN_13 +77 0x3728 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#RX 2 +157 0x003C //RX_RECVFUNC_MODE_0 +158 0x0000 //RX_RECVFUNC_MODE_1 +159 0x0003 //RX_SAMPLINGFREQ_SIG +160 0x0003 //RX_SAMPLINGFREQ_PROC +161 0x000A //RX_FRAME_SZ +162 0x0000 //RX_DELAY_OPT +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +167 0x05AA //RX_PGA +168 0x7FFF //RX_A_HP +169 0x4000 //RX_B_PE +170 0x5800 //RX_THR_PITCH_DET_0 +171 0x5000 //RX_THR_PITCH_DET_1 +172 0x4000 //RX_THR_PITCH_DET_2 +173 0x0008 //RX_PITCH_BFR_LEN +174 0x0003 //RX_SBD_PITCH_DET +175 0x0100 //RX_PP_RESRV_0 +176 0x0020 //RX_PP_RESRV_1 +177 0x0600 //RX_N_SN_EST +178 0x000C //RX_N2_SN_EST +179 0x000F //RX_NS_LVL_CTRL +180 0xF800 //RX_THR_SN_EST +181 0x7E00 //RX_LAMBDA_PFILT +182 0x000A //RX_FENS_RESRV_0 +183 0x0190 //RX_FENS_RESRV_1 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +187 0x0002 //RX_EXTRA_NS_L +188 0x0800 //RX_EXTRA_NS_A +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +192 0x199A //RX_A_POST_FLT +193 0x0000 //RX_LMT_THRD +194 0x4000 //RX_LMT_ALPHA +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +268 0x0002 //RX_FILTINDX +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +282 0x7C00 //RX_LAMBDA_PKA_FP +283 0x13E0 //RX_TPKA_FP +284 0x0080 //RX_MIN_G_FP +285 0x2000 //RX_MAX_G_FP +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +288 0x0000 //RX_MAXLEVEL_CNG +289 0x3000 //RX_BWE_UV_TH +290 0x3000 //RX_BWE_UV_TH2 +291 0x1800 //RX_BWE_UV_TH3 +292 0x1000 //RX_BWE_V_TH +293 0x04CD //RX_BWE_GAIN1_V_TH1 +294 0x0F33 //RX_BWE_GAIN1_V_TH2 +295 0x7333 //RX_BWE_UV_EQ +296 0x199A //RX_BWE_V_EQ +297 0x7333 //RX_BWE_TONE_TH +298 0x0004 //RX_BWE_UV_HOLD_T +299 0x6CCD //RX_BWE_GAIN2_ALPHA +300 0x799A //RX_BWE_GAIN3_ALPHA +301 0x001E //RX_BWE_CUTOFF +302 0x3000 //RX_BWE_GAINFILL +303 0x3200 //RX_BWE_MAXTH_TONE +304 0x2000 //RX_BWE_EQ_0 +305 0x2000 //RX_BWE_EQ_1 +306 0x2000 //RX_BWE_EQ_2 +307 0x2000 //RX_BWE_EQ_3 +308 0x2000 //RX_BWE_EQ_4 +309 0x2000 //RX_BWE_EQ_5 +310 0x2000 //RX_BWE_EQ_6 +311 0x0000 //RX_BWE_RESRV_0 +312 0x0000 //RX_BWE_RESRV_1 +313 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x000A //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0010 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x001B //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0032 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0047 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0076 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 + +#CASE_NAME HANDSET-HANDSET-CUSTOM2-SWB +#PARAM_MODE FULL +#PARAM_TYPE TX+2RX +#TOTAL_CUSTOM_STEP 7+7 +#TX +0 0x0000 //TX_OPERATION_MODE_0 +1 0x0000 //TX_OPERATION_MODE_1 +2 0x0076 //TX_PATCH_REG +3 0x6F5E //TX_SENDFUNC_MODE_0 +4 0x0001 //TX_SENDFUNC_MODE_1 +5 0x0002 //TX_NUM_MIC +6 0x0003 //TX_SAMPLINGFREQ_SIG +7 0x0003 //TX_SAMPLINGFREQ_PROC +8 0x000A //TX_FRAME_SZ_SIG +9 0x000A //TX_FRAME_SZ +10 0x0000 //TX_DELAY_OPT +11 0x0028 //TX_MAX_TAIL_LENGTH +12 0x0001 //TX_NUM_LOUTCHN +13 0x0001 //TX_MAXNUM_AECREF +14 0x0000 //TX_DBG_FUNC_REG +15 0x0000 //TX_DBG_FUNC_REG1 +16 0x0000 //TX_SYS_RESRV_0 +17 0x0000 //TX_SYS_RESRV_1 +18 0x0000 //TX_SYS_RESRV_2 +19 0x0000 //TX_SYS_RESRV_3 +20 0x0000 //TX_DIST2REF0 +21 0x00A3 //TX_DIST2REF1 +22 0x0000 //TX_DIST2REF_02 +23 0x0000 //TX_DIST2REF_03 +24 0x0000 //TX_DIST2REF_04 +25 0x0000 //TX_DIST2REF_05 +26 0x0000 //TX_MMIC +27 0x1000 //TX_PGA_0 +28 0x1000 //TX_PGA_1 +29 0x1000 //TX_PGA_2 +30 0x0000 //TX_PGA_3 +31 0x0000 //TX_PGA_4 +32 0x0000 //TX_PGA_5 +33 0x0000 //TX_MIC_PAIRS +34 0x0000 //TX_MIC_PAIRS_HS +35 0x0002 //TX_MICS_FOR_BF +36 0x0000 //TX_MIC_PAIRS_FORL1 +37 0x0002 //TX_MICS_OF_PAIR0 +38 0x0002 //TX_MICS_OF_PAIR1 +39 0x0002 //TX_MICS_OF_PAIR2 +40 0x0002 //TX_MICS_OF_PAIR3 +41 0x0000 //TX_MIC_DATA_SRC0 +42 0x0002 //TX_MIC_DATA_SRC1 +43 0x0001 //TX_MIC_DATA_SRC2 +44 0x0000 //TX_MIC_DATA_SRC3 +45 0x0000 //TX_MIC_PAIR_CH_04 +46 0x0000 //TX_MIC_PAIR_CH_05 +47 0x0000 //TX_MIC_PAIR_CH_10 +48 0x0000 //TX_MIC_PAIR_CH_11 +49 0x0000 //TX_MIC_PAIR_CH_12 +50 0x0000 //TX_MIC_PAIR_CH_13 +51 0x0000 //TX_MIC_PAIR_CH_14 +52 0x05DC //TX_HD_BIN_MASK +53 0x0010 //TX_HD_SUBAND_MASK +54 0x19A1 //TX_HD_FRAME_AVG_MASK +55 0x0320 //TX_HD_MIN_FRQ +56 0x1000 //TX_HD_ALPHA_PSD +57 0x1100 //TX_T_PHPR1 +58 0x0000 //TX_T_PHPR2 +59 0x0000 //TX_T_PTPR +60 0x0000 //TX_T_PNPR +61 0x0000 //TX_T_PAPR1 +62 0xEE6C //TX_T_PSDVAT +63 0x0800 //TX_CNT +64 0x4000 //TX_ANTI_HOWL_GAIN +65 0x0001 //TX_MICFORBFMARK_0 +66 0x0001 //TX_MICFORBFMARK_1 +67 0x0001 //TX_MICFORBFMARK_2 +68 0x0001 //TX_MICFORBFMARK_3 +69 0x0001 //TX_MICFORBFMARK_4 +70 0x0001 //TX_MICFORBFMARK_5 +71 0x0000 //TX_DIST2REF_10 +72 0x3A66 //TX_DIST2REF_11 +73 0x0000 //TX_DIST2REF2 +74 0x0000 //TX_DIST2REF_13 +75 0x0000 //TX_DIST2REF_14 +76 0x0000 //TX_DIST2REF_15 +77 0x0000 //TX_DIST2REF_20 +78 0x0000 //TX_DIST2REF_21 +79 0x0000 //TX_DIST2REF_22 +80 0x0000 //TX_DIST2REF_23 +81 0x0000 //TX_DIST2REF_24 +82 0x0000 //TX_DIST2REF_25 +83 0x0000 //TX_DIST2REF_30 +84 0x0000 //TX_DIST2REF_31 +85 0x0000 //TX_DIST2REF_32 +86 0x0000 //TX_DIST2REF_33 +87 0x0000 //TX_DIST2REF_34 +88 0x0000 //TX_DIST2REF_35 +89 0x0000 //TX_MIC_LOC_00 +90 0x0000 //TX_MIC_LOC_01 +91 0x0000 //TX_MIC_LOC_02 +92 0x0000 //TX_MIC_LOC_03 +93 0x0000 //TX_MIC_LOC_04 +94 0x0000 //TX_MIC_LOC_05 +95 0x0000 //TX_MIC_LOC_10 +96 0x0000 //TX_MIC_LOC_11 +97 0x0000 //TX_MIC_LOC_12 +98 0x0000 //TX_MIC_LOC_13 +99 0x0000 //TX_MIC_LOC_14 +100 0x0000 //TX_MIC_LOC_15 +101 0x0000 //TX_MIC_LOC_20 +102 0x0000 //TX_MIC_LOC_21 +103 0x0000 //TX_MIC_LOC_22 +104 0x0000 //TX_MIC_LOC_23 +105 0x0000 //TX_MIC_LOC_24 +106 0x0000 //TX_MIC_LOC_25 +107 0x0200 //TX_MIC_REFBLK_VOLUME +108 0x0AAC //TX_MIC_BLOCK_VOLUME +109 0x0000 //TX_INVERSE_MASK +110 0x0000 //TX_ADCS_MASK +111 0x04D0 //TX_ADCS_GAIN +112 0x4000 //TX_NFC_GAINFAC +113 0x0000 //TX_MAINMIC_BLKFACTOR +114 0x0000 //TX_REFMIC_BLKFACTOR +115 0x0000 //TX_BLMIC_BLKFACTOR +116 0x0000 //TX_BRMIC_BLKFACTOR +117 0x0031 //TX_MICBLK_START_BIN +118 0x0060 //TX_MICBLK_END_BIN +119 0x0015 //TX_MICBLK_FE_HOLD +120 0xFFF2 //TX_MICBLK_MR_EXP_TH +121 0xFFF2 //TX_MICBLK_LR_EXP_TH +122 0x0000 //TX_FENE_HOLD +123 0x4000 //TX_FE_ENER_TH_MTS +124 0x0004 //TX_FE_ENER_TH_EXP +125 0x6000 //TX_C_POST_FLT_MIC_MAINBLK +126 0x6000 //TX_C_POST_FLT_MIC_REFBLK +127 0x0010 //TX_MIC_BLOCK_N +128 0x7E56 //TX_A_HP +129 0x4000 //TX_B_PE +130 0x1800 //TX_THR_PITCH_DET_0 +131 0x1000 //TX_THR_PITCH_DET_1 +132 0x0800 //TX_THR_PITCH_DET_2 +133 0x0008 //TX_PITCH_BFR_LEN +134 0x0003 //TX_SBD_PITCH_DET +135 0x0050 //TX_TD_AEC_L +136 0x4000 //TX_MU0_UNP_TD_AEC +137 0x1000 //TX_MU0_PTD_TD_AEC +138 0x0000 //TX_PP_RESRV_0 +139 0x2A94 //TX_PP_RESRV_1 +140 0x55F0 //TX_PP_RESRV_2 +141 0x0000 //TX_PP_RESRV_3 +142 0x0000 //TX_PP_RESRV_4 +143 0x0000 //TX_PP_RESRV_5 +144 0x0000 //TX_PP_RESRV_6 +145 0x0000 //TX_PP_RESRV_7 +146 0x0028 //TX_TAIL_LENGTH +147 0x0080 //TX_AEC_REF_GAIN_0 +148 0x0800 //TX_AEC_REF_GAIN_1 +149 0x0800 //TX_AEC_REF_GAIN_2 +150 0x7900 //TX_EAD_THR +151 0x2000 //TX_THR_RE_EST +152 0x0400 //TX_MIN_EQ_RE_EST_0 +153 0x0400 //TX_MIN_EQ_RE_EST_1 +154 0x0800 //TX_MIN_EQ_RE_EST_2 +155 0x0800 //TX_MIN_EQ_RE_EST_3 +156 0x1000 //TX_MIN_EQ_RE_EST_4 +157 0x1000 //TX_MIN_EQ_RE_EST_5 +158 0x1000 //TX_MIN_EQ_RE_EST_6 +159 0x1000 //TX_MIN_EQ_RE_EST_7 +160 0x1000 //TX_MIN_EQ_RE_EST_8 +161 0x1000 //TX_MIN_EQ_RE_EST_9 +162 0x1000 //TX_MIN_EQ_RE_EST_10 +163 0x1000 //TX_MIN_EQ_RE_EST_11 +164 0x1000 //TX_MIN_EQ_RE_EST_12 +165 0x3000 //TX_LAMBDA_RE_EST +166 0x1000 //TX_LAMBDA_CB_NLE +167 0x1800 //TX_C_POST_FLT +168 0x4000 //TX_GAIN_NP +169 0x003C //TX_SE_HOLD_N +170 0x0046 //TX_DT_HOLD_N +171 0x03E8 //TX_DT2_HOLD_N +172 0x6666 //TX_AEC_RESRV_0 +173 0x0000 //TX_AEC_RESRV_1 +174 0x0014 //TX_AEC_RESRV_2 +175 0x0000 //TX_MIC_DELAY_LENGTH +176 0x0000 //TX_REF_DELAY_LENGTH +177 0x0000 //TX_ADD_LINEIN_GAINL +178 0x0000 //TX_ADD_LINEIN_GAINH +179 0x0000 //TX_MIN_EQ_RE_EST_14 +180 0x0000 //TX_DTD_THR1_8 +181 0x7FFF //TX_DTD_THR2_8 +182 0x0000 //TX_DTD_MIC_BLK2 +183 0x0008 //TX_FRQ_LIN_LEN +184 0x7FFF //TX_FRQ_AEC_LEN_RHO +185 0x6000 //TX_MU0_UNP_FRQ_AEC +186 0x4000 //TX_MU0_PTD_FRQ_AEC +187 0x000A //TX_MINENOISETH +188 0x0800 //TX_MU0_RE_EST +189 0x0001 //TX_AEC_NUM_CH +190 0x0000 //TX_BIGECHOATTENUATION_MAX +191 0x2000 //TX_A_POST_FLT_MICBLK +192 0x0000 //TX_BLKENERTH +193 0x0000 //TX_BLKENERHIGHTH +194 0x0000 //TX_NORMENERTH +195 0x0000 //TX_NORMENERHIGHTH +196 0x0000 //TX_NORMENERHIGHTHL +197 0x7000 //TX_DTD_THR1_0 +198 0x7000 //TX_DTD_THR1_1 +199 0x7000 //TX_DTD_THR1_2 +200 0x7F00 //TX_DTD_THR1_3 +201 0x7F00 //TX_DTD_THR1_4 +202 0x7F00 //TX_DTD_THR1_5 +203 0x7F00 //TX_DTD_THR1_6 +204 0x2000 //TX_DTD_THR2_0 +205 0x2000 //TX_DTD_THR2_1 +206 0x2000 //TX_DTD_THR2_2 +207 0x1000 //TX_DTD_THR2_3 +208 0x1000 //TX_DTD_THR2_4 +209 0x1000 //TX_DTD_THR2_5 +210 0x1000 //TX_DTD_THR2_6 +211 0x6000 //TX_DTD_THR3 +212 0x0177 //TX_SPK_CUT_K +213 0x1B58 //TX_DT_CUT_K +214 0x0100 //TX_DT_CUT_THR +215 0x04EB //TX_COMFORT_G +216 0x01F4 //TX_POWER_YOUT_TH +217 0x4000 //TX_FDPFGAINECHO +218 0x0000 //TX_DTD_HD_THR +219 0x0000 //TX_SPK_CUT_K_S +220 0x0000 //TX_DTD_MIC_BLK +221 0x0400 //TX_ADPT_STRICT_L +222 0x0200 //TX_ADPT_STRICT_H +223 0x0C00 //TX_RATIO_DT_L_TH_LOW +224 0x2000 //TX_RATIO_DT_H_TH_LOW +225 0x1800 //TX_RATIO_DT_L_TH_HIGH +226 0x3000 //TX_RATIO_DT_H_TH_HIGH +227 0x0A00 //TX_RATIO_DT_L0_TH +228 0x7000 //TX_B_POST_FILT_ECHO_L +229 0x7FFF //TX_B_POST_FILT_ECHO_H +230 0x0200 //TX_MIN_G_CTRL_ECHO +231 0x7FFF //TX_B_LESSCUT_RTO_ECHO +232 0x0000 //TX_EPD_OFFSET_00 +233 0x0000 //TX_EPD_OFFST_01 +234 0x1388 //TX_RATIO_DT_L0_TH_HIGH +235 0x3A98 //TX_RATIO_DT_H_TH_CUT +236 0x7FFF //TX_MIN_EQ_RE_EST_13 +237 0x0000 //TX_DTD_THR1_7 +238 0x0000 //TX_DTD_THR2_7 +239 0x0800 //TX_DT_RESRV_7 +240 0x0800 //TX_DT_RESRV_8 +241 0x0000 //TX_DT_RESRV_9 +242 0xF600 //TX_THR_SN_EST_0 +243 0xFA00 //TX_THR_SN_EST_1 +244 0xFA00 //TX_THR_SN_EST_2 +245 0xF800 //TX_THR_SN_EST_3 +246 0xF800 //TX_THR_SN_EST_4 +247 0xF800 //TX_THR_SN_EST_5 +248 0xF800 //TX_THR_SN_EST_6 +249 0xF700 //TX_THR_SN_EST_7 +250 0x0000 //TX_DELTA_THR_SN_EST_0 +251 0x0200 //TX_DELTA_THR_SN_EST_1 +252 0x0200 //TX_DELTA_THR_SN_EST_2 +253 0x0200 //TX_DELTA_THR_SN_EST_3 +254 0x0100 //TX_DELTA_THR_SN_EST_4 +255 0x0200 //TX_DELTA_THR_SN_EST_5 +256 0x0100 //TX_DELTA_THR_SN_EST_6 +257 0x0200 //TX_DELTA_THR_SN_EST_7 +258 0x4000 //TX_LAMBDA_NN_EST_0 +259 0x4000 //TX_LAMBDA_NN_EST_1 +260 0x4000 //TX_LAMBDA_NN_EST_2 +261 0x4000 //TX_LAMBDA_NN_EST_3 +262 0x4000 //TX_LAMBDA_NN_EST_4 +263 0x4000 //TX_LAMBDA_NN_EST_5 +264 0x4000 //TX_LAMBDA_NN_EST_6 +265 0x4000 //TX_LAMBDA_NN_EST_7 +266 0x0400 //TX_N_SN_EST +267 0x001E //TX_INBEAM_T +268 0x0041 //TX_INBEAMHOLDT +269 0x2000 //TX_G_STRICT +270 0x2000 //TX_EQ_THR_BF +271 0x799A //TX_LAMBDA_EQ_BF +272 0x1000 //TX_NE_RTO_TH +273 0x1000 //TX_NE_RTO_TH_L +274 0x1000 //TX_MAINREFRTOH_TH_H +275 0x0600 //TX_MAINREFRTOH_TH_L +276 0x2000 //TX_MAINREFRTO_TH_H +277 0x1400 //TX_MAINREFRTO_TH_L +278 0x0000 //TX_MAINREFRTO_TH_EQ +279 0x1000 //TX_B_POST_FLT_0 +280 0x1000 //TX_B_POST_FLT_1 +281 0x0014 //TX_NS_LVL_CTRL_0 +282 0x002C //TX_NS_LVL_CTRL_1 +283 0x0016 //TX_NS_LVL_CTRL_2 +284 0x0018 //TX_NS_LVL_CTRL_3 +285 0x0016 //TX_NS_LVL_CTRL_4 +286 0x0012 //TX_NS_LVL_CTRL_5 +287 0x0016 //TX_NS_LVL_CTRL_6 +288 0x0017 //TX_NS_LVL_CTRL_7 +289 0x000E //TX_MIN_GAIN_S_0 +290 0x000D //TX_MIN_GAIN_S_1 +291 0x0012 //TX_MIN_GAIN_S_2 +292 0x0010 //TX_MIN_GAIN_S_3 +293 0x0012 //TX_MIN_GAIN_S_4 +294 0x0012 //TX_MIN_GAIN_S_5 +295 0x0012 //TX_MIN_GAIN_S_6 +296 0x0012 //TX_MIN_GAIN_S_7 +297 0x6000 //TX_NMOS_SUP +298 0x0000 //TX_NS_MAX_PRI_SNR_TH +299 0x0000 //TX_NMOS_SUP_MENSA +300 0x7FFF //TX_SNRI_SUP_0 +301 0x6000 //TX_SNRI_SUP_1 +302 0x6000 //TX_SNRI_SUP_2 +303 0x6000 //TX_SNRI_SUP_3 +304 0x6000 //TX_SNRI_SUP_4 +305 0x6000 //TX_SNRI_SUP_5 +306 0x6000 //TX_SNRI_SUP_6 +307 0x6000 //TX_SNRI_SUP_7 +308 0x6000 //TX_THR_LFNS +309 0x0017 //TX_G_LFNS +310 0x09C4 //TX_GAIN0_NTH +311 0x000A //TX_MUSIC_MORENS +312 0x7FFF //TX_A_POST_FILT_0 +313 0x2000 //TX_A_POST_FILT_1 +314 0x4000 //TX_A_POST_FILT_S_0 +315 0x4000 //TX_A_POST_FILT_S_1 +316 0x4000 //TX_A_POST_FILT_S_2 +317 0x4000 //TX_A_POST_FILT_S_3 +318 0x4000 //TX_A_POST_FILT_S_4 +319 0x4000 //TX_A_POST_FILT_S_5 +320 0x5000 //TX_A_POST_FILT_S_6 +321 0x7000 //TX_A_POST_FILT_S_7 +322 0x1000 //TX_B_POST_FILT_0 +323 0x1000 //TX_B_POST_FILT_1 +324 0x2000 //TX_B_POST_FILT_2 +325 0x2000 //TX_B_POST_FILT_3 +326 0x2000 //TX_B_POST_FILT_4 +327 0x1000 //TX_B_POST_FILT_5 +328 0x3000 //TX_B_POST_FILT_6 +329 0x3000 //TX_B_POST_FILT_7 +330 0x1000 //TX_B_LESSCUT_RTO_S_0 +331 0x1000 //TX_B_LESSCUT_RTO_S_1 +332 0x1000 //TX_B_LESSCUT_RTO_S_2 +333 0x1000 //TX_B_LESSCUT_RTO_S_3 +334 0x1000 //TX_B_LESSCUT_RTO_S_4 +335 0x1000 //TX_B_LESSCUT_RTO_S_5 +336 0x1000 //TX_B_LESSCUT_RTO_S_6 +337 0x1000 //TX_B_LESSCUT_RTO_S_7 +338 0x7E14 //TX_LAMBDA_PFILT +339 0x7C29 //TX_LAMBDA_PFILT_S_0 +340 0x7C29 //TX_LAMBDA_PFILT_S_1 +341 0x7C29 //TX_LAMBDA_PFILT_S_2 +342 0x7C29 //TX_LAMBDA_PFILT_S_3 +343 0x7C29 //TX_LAMBDA_PFILT_S_4 +344 0x7C29 //TX_LAMBDA_PFILT_S_5 +345 0x7C29 //TX_LAMBDA_PFILT_S_6 +346 0x7C29 //TX_LAMBDA_PFILT_S_7 +347 0x07D0 //TX_K_PEPPER +348 0x0800 //TX_A_PEPPER +349 0x1D4C //TX_K_PEPPER_HF +350 0x0400 //TX_A_PEPPER_HF +351 0x0001 //TX_HMNC_BST_FLG +352 0x4000 //TX_HMNC_BST_THR +353 0x0800 //TX_DT_BINVAD_TH_0 +354 0x0800 //TX_DT_BINVAD_TH_1 +355 0x0800 //TX_DT_BINVAD_TH_2 +356 0x0800 //TX_DT_BINVAD_TH_3 +357 0x0000 //TX_DT_BINVAD_ENDF +358 0x1000 //TX_C_POST_FLT_DT +359 0x7FFF //TX_NS_B_POST_FLT_LESSCUT +360 0x0100 //TX_DT_BOOST +361 0x0000 //TX_BF_SGRAD_FLG +362 0x0005 //TX_BF_DVG_TH +363 0x001E //TX_SN_C_F +364 0x0000 //TX_K_APT +365 0x0001 //TX_NOISEDET +366 0x0190 //TX_NDETCT +367 0x000A //TX_NOISE_TH_0 +368 0x7FFF //TX_NOISE_TH_0_2 +369 0x7FFF //TX_NOISE_TH_0_3 +370 0x00C6 //TX_NOISE_TH_1 +371 0x0DAC //TX_NOISE_TH_2 +372 0x2260 //TX_NOISE_TH_3 +373 0x7080 //TX_NOISE_TH_4 +374 0x57E4 //TX_NOISE_TH_5 +375 0x4BD6 //TX_NOISE_TH_5_2 +376 0x0001 //TX_NOISE_TH_5_3 +377 0x4E20 //TX_NOISE_TH_5_4 +378 0x1194 //TX_NOISE_TH_6 +379 0x0014 //TX_MINENOISE_TH +380 0xD508 //TX_MORENS_TFMASK_TH +381 0x0001 //TX_DRC_QUIET_FLOOR +382 0x6D60 //TX_RATIODTL_CUT_TH +383 0x0DAC //TX_DT_CUT_K1 +384 0x00A5 //TX_OUT_ENER_S_TH_CLEAN +385 0x00A5 //TX_OUT_ENER_S_TH_LESSCLEAN +386 0x00A5 //TX_OUT_ENER_S_TH_NOISY +387 0x0029 //TX_OUT_ENER_TH_NOISE +388 0x0200 //TX_OUT_ENER_TH_SPEECH +389 0x2000 //TX_SN_NPB_GAIN +390 0x0000 //TX_NN_NPB_GAIN +391 0x3000 //TX_POST_MASK_SUP_HSNE +392 0x07D0 //TX_TAIL_DET_TH +393 0x4000 //TX_B_LESSCUT_RTO_WTA +394 0x0000 //TX_MEL_G_R +395 0x0080 //TX_SUPHIGH_TH +396 0x0000 //TX_MASK_G_R +397 0x0002 //TX_EXTRA_NS_L +398 0x1800 //TX_C_POST_FLT_MASK +399 0x7FFF //TX_A_POST_FLT_WNS +400 0x0148 //TX_MIN_G_LOW300HZ +401 0x0004 //TX_MAXLEVEL_CNG +402 0x00B4 //TX_STN_NOISE_TH +403 0x4000 //TX_POST_MASK_SUP +404 0x7FFF //TX_POST_MASK_ADJUST +405 0x00C8 //TX_NS_ENOISE_MIC0_TH +406 0x0014 //TX_MINENOISE_MIC0_TH +407 0x012C //TX_MINENOISE_MIC0_S_TH +408 0x2900 //TX_MIN_G_CTRL_SSNS +409 0x0800 //TX_METAL_RTO_THR +410 0x0FA0 //TX_NS_FP_K_METAL +411 0x3A98 //TX_NOISEDET_BOOST_TH +412 0x0FA0 //TX_NSMOOTH_TH +413 0x0000 //TX_NS_RESRV_8 +414 0x1800 //TX_RHO_UPB +415 0x2328 //TX_N_HOLD_HS +416 0x006E //TX_N_RHO_BFR0 +417 0x7FFF //TX_LAMBDA_ARSP_EST +418 0x0100 //TX_EXTRA_GAIN_MICBLOCK +419 0x0333 //TX_THR_STD_NSR +420 0x019A //TX_THR_STD_PLH +421 0x03E8 //TX_N_HOLD_STD +422 0x0066 //TX_THR_STD_RHO +423 0x2800 //TX_BF_RESET_THR_HS +424 0x0CCD //TX_SB_RTO_MEAN_TH +425 0x0300 //TX_SB_RHO_MEAN_TH_NTALK +426 0x2000 //TX_SB_RTO_MEAN_TH_ABN +427 0x2EE0 //TX_SB_RTO_MEAN_TH_RUB +428 0x0990 //TX_WTA_EN_RTO_TH +429 0x1400 //TX_TOP_ENER_TH_F +430 0x0100 //TX_DESIRED_TALK_HOLDT +431 0x0800 //TX_MIC_BLOCK_FACTOR +432 0x0000 //TX_NSEST_BFRLRNRDC +433 0x0000 //TX_THR_POST_FLT_HS +434 0x0010 //TX_HS_VAD_BIN +435 0x2666 //TX_THR_VAD_HS +436 0x2CCD //TX_MEAN_RTO_MIN_TH2 +437 0x0032 //TX_SILENCE_T +438 0x0000 //TX_A_POST_FLT_WTA +439 0x799A //TX_LAMBDA_PFLT_WTA +440 0x051E //TX_SB_RHO_MEAN2_TH +441 0x02F0 //TX_SB_RHO_MEAN3_TH +442 0x0000 //TX_HS_RESRV_4 +443 0x0000 //TX_HS_RESRV_5 +444 0x0001 //TX_DOA_VAD_THR_1 +445 0x003C //TX_DOA_VAD_THR_2 +446 0x0028 //TX_DOA_VAD_THR1_0 +447 0x0028 //TX_DOA_VAD_THR1_1 +448 0x0000 //TX_SRC_DOA_RNG_LOW_0A +449 0x001E //TX_SRC_DOA_RNG_HIGH_0A +450 0x005A //TX_DFLT_SRC_DOA_0A +451 0x0000 //TX_SRC_DOA_RNG_LOW_0B +452 0x0000 //TX_SRC_DOA_RNG_HIGH_0B +453 0x0000 //TX_DFLT_SRC_DOA_0B +454 0x0000 //TX_SRC_DOA_RNG_LOW_0C +455 0x0000 //TX_SRC_DOA_RNG_HIGH_0C +456 0x0000 //TX_DFLT_SRC_DOA_0C +457 0x0000 //TX_SRC_DOA_RNG_LOW_0D +458 0x0000 //TX_SRC_DOA_RNG_HIGH_0D +459 0x0000 //TX_DFLT_SRC_DOA_0D +460 0x0000 //TX_SRC_DOA_RNG_LOW_1A +461 0x00B4 //TX_SRC_DOA_RNG_HIGH_1A +462 0x005A //TX_DFLT_SRC_DOA_1A +463 0x0000 //TX_SRC_DOA_RNG_LOW_1B +464 0x00B4 //TX_SRC_DOA_RNG_HIGH_1B +465 0x005A //TX_DFLT_SRC_DOA_1B +466 0x0000 //TX_SRC_DOA_RNG_LOW_1C +467 0x00B4 //TX_SRC_DOA_RNG_HIGH_1C +468 0x005A //TX_DFLT_SRC_DOA_1C +469 0x0000 //TX_SRC_DOA_RNG_LOW_1D +470 0x00B4 //TX_SRC_DOA_RNG_HIGH_1D +471 0x005A //TX_DFLT_SRC_DOA_1D +472 0x0100 //TX_BF_HOLDOFF_T +473 0x7FFF //TX_DOA_COST_FACTOR +474 0x0D9A //TX_MAINTOREFR_TH0 +475 0x071C //TX_DOA_TRK_THR +476 0x012C //TX_DOA_TRACK_HT +477 0x0200 //TX_N1_HOLD_HF +478 0x0100 //TX_N2_HOLD_HF +479 0x2A3D //TX_BF_RESET_THR_HF +480 0x7333 //TX_DOA_SMOOTH +481 0x0800 //TX_MU_BF +482 0x0800 //TX_BF_MU_LF_B2 +483 0x0040 //TX_BF_FC_END_BIN_B2 +484 0x0020 //TX_BF_FC_END_BIN +485 0x0000 //TX_HF_RESRV_25 +486 0x0000 //TX_HF_RESRV_26 +487 0x0007 //TX_N_DOA_SEED +488 0x0001 //TX_FINE_DOA_SEARCH_FLG +489 0x0000 //TX_HF_RESRV_27 +490 0x038E //TX_DLT_SRC_DOA_RNG +491 0x0200 //TX_BF_MU_LF +492 0x0000 //TX_DFLT_SRC_LOC_0 +493 0x7FFF //TX_DFLT_SRC_LOC_1 +494 0x0000 //TX_DFLT_SRC_LOC_2 +495 0x038E //TX_DOA_TRACK_VADTH +496 0x0000 //TX_DOA_TRACK_NEW +497 0x0300 //TX_NOR_OFF_THR +498 0x7C00 //TX_MORE_ON_700HZ_THR +499 0x2000 //TX_MU_BF_ADPT_NS +500 0x0000 //TX_ADAPT_LEN +501 0x6666 //TX_MORE_SNS +502 0x0000 //TX_NOR_OFF_TH1 +503 0x0000 //TX_WIDE_MASK_TH +504 0xD333 //TX_SUBSNRATIOHIGH4MEANBCK_THR +505 0x6000 //TX_C_POST_FLT_CUT +506 0x2000 //TX_RADIODTLV +507 0x0320 //TX_POWER_LINEIN_TH +508 0x0014 //TX_FE_VADCOUNT_TH_FC +509 0x0000 //TX_ECHO_SUPP_FC +510 0x0C80 //TX_ECHO_TH +511 0x6666 //TX_MIC_TO_BFGAIN +512 0x0000 //TX_MICTOBFGAIN0 +513 0x0000 //TX_FASTMUE_TH +514 0x2CCC //TX_DEREVERB_LF_MU +515 0x3200 //TX_DEREVERB_HF_MU +516 0x0007 //TX_DEREVERB_DELAY +517 0x0004 //TX_DEREVERB_COEF_LEN +518 0x0003 //TX_DEREVERB_DNR +519 0x0000 //TX_DEREVERB_ALPHA +520 0x0000 //TX_DEREVERB_BETA +521 0x3A98 //TX_GSC_RTOL_TH +522 0x3A98 //TX_GSC_RTOH_TH +523 0x7E2C //TX_WIDE2_MEANHTH +524 0x0000 //TX_DR_RESRV_5 +525 0x0000 //TX_DR_RESRV_6 +526 0x0000 //TX_DR_RESRV_7 +527 0x0000 //TX_DR_RESRV_8 +528 0x1333 //TX_WIND_MARK_TH +529 0x399A //TX_CORR_THR +530 0x0004 //TX_SNR_THR +531 0x0010 //TX_ENGY_THR +532 0x1770 //TX_CORR_HIGH_TH +533 0x6000 //TX_ENGY_THR_2 +534 0x3400 //TX_MEAN_RTO_THR +535 0x0028 //TX_WNS_ENOISE_MIC0_TH +536 0x3000 //TX_RATIOMICL_TH +537 0x7FFF //TX_CALIG_HS +538 0x0000 //TX_LVL_CTRL +539 0x0010 //TX_WIND_SUPRTO +540 0x0014 //TX_WNS_MIN_G +541 0x0600 //TX_WNS_B_POST_FLT +542 0x3000 //TX_RATIOMICH_TH +543 0xD120 //TX_WIND_INBEAM_L_TH +544 0x0FA0 //TX_WIND_INBEAM_H_TH +545 0x2000 //TX_WNS_RESRV_0 +546 0x59D8 //TX_WNS_RESRV_1 +547 0x0200 //TX_WNS_RESRV_2 +548 0x0000 //TX_WNS_RESRV_3 +549 0x0000 //TX_WNS_RESRV_4 +550 0x0000 //TX_WNS_RESRV_5 +551 0x0000 //TX_WNS_RESRV_6 +552 0x0000 //TX_BVE_NOISE_FLOOR_0 +553 0x0070 //TX_BVE_NOISE_FLOOR_1 +554 0x0070 //TX_BVE_NOISE_FLOOR_2 +555 0x0010 //TX_BVE_NOISE_FLOOR_3 +556 0x0070 //TX_BVE_NOISE_FLOOR_4 +557 0x00B0 //TX_BVE_NOISE_FLOOR_5 +558 0x0E66 //TX_BVE_NOISE_FLOOR_6 +559 0x0050 //TX_BVE_NOISE_FLOOR_7 +560 0x770A //TX_BVE_NOISE_FLOOR_8 +561 0x0000 //TX_BVE_NOISE_FLOOR_9 +562 0x0000 //TX_BVE_IN_N +563 0x0000 //TX_BVE_OUT_N +564 0x0000 //TX_BVE_MICALPHA_DOWN +565 0x0000 //TX_PB_RESRV_1 +566 0x0030 //TX_FDEQ_SUBNUM +567 0x5C54 //TX_FDEQ_GAIN_0 +568 0x5048 //TX_FDEQ_GAIN_1 +569 0x4C4C //TX_FDEQ_GAIN_2 +570 0x494D //TX_FDEQ_GAIN_3 +571 0x4442 //TX_FDEQ_GAIN_4 +572 0x4448 //TX_FDEQ_GAIN_5 +573 0x4C53 //TX_FDEQ_GAIN_6 +574 0x6244 //TX_FDEQ_GAIN_7 +575 0x4348 //TX_FDEQ_GAIN_8 +576 0x4848 //TX_FDEQ_GAIN_9 +577 0x4A49 //TX_FDEQ_GAIN_10 +578 0x4E4A //TX_FDEQ_GAIN_11 +579 0x4840 //TX_FDEQ_GAIN_12 +580 0x4040 //TX_FDEQ_GAIN_13 +581 0x4054 //TX_FDEQ_GAIN_14 +582 0x687A //TX_FDEQ_GAIN_15 +583 0x4848 //TX_FDEQ_GAIN_16 +584 0x4848 //TX_FDEQ_GAIN_17 +585 0x4848 //TX_FDEQ_GAIN_18 +586 0x4848 //TX_FDEQ_GAIN_19 +587 0x4848 //TX_FDEQ_GAIN_20 +588 0x4848 //TX_FDEQ_GAIN_21 +589 0x4848 //TX_FDEQ_GAIN_22 +590 0x4848 //TX_FDEQ_GAIN_23 +591 0x0202 //TX_FDEQ_BIN_0 +592 0x0104 //TX_FDEQ_BIN_1 +593 0x0502 //TX_FDEQ_BIN_2 +594 0x0202 //TX_FDEQ_BIN_3 +595 0x0504 //TX_FDEQ_BIN_4 +596 0x0708 //TX_FDEQ_BIN_5 +597 0x0808 //TX_FDEQ_BIN_6 +598 0x050E //TX_FDEQ_BIN_7 +599 0x0B0C //TX_FDEQ_BIN_8 +600 0x0F0F //TX_FDEQ_BIN_9 +601 0x0E0D //TX_FDEQ_BIN_10 +602 0x0F28 //TX_FDEQ_BIN_11 +603 0x111B //TX_FDEQ_BIN_12 +604 0x291E //TX_FDEQ_BIN_13 +605 0x1E10 //TX_FDEQ_BIN_14 +606 0x1810 //TX_FDEQ_BIN_15 +607 0x1021 //TX_FDEQ_BIN_16 +608 0x1000 //TX_FDEQ_BIN_17 +609 0x0000 //TX_FDEQ_BIN_18 +610 0x0000 //TX_FDEQ_BIN_19 +611 0x0000 //TX_FDEQ_BIN_20 +612 0x0000 //TX_FDEQ_BIN_21 +613 0x0000 //TX_FDEQ_BIN_22 +614 0x0000 //TX_FDEQ_BIN_23 +615 0x0000 //TX_FDEQ_PADDING +616 0x0030 //TX_PREEQ_SUBNUM_MIC0 +617 0x4848 //TX_PREEQ_GAIN_MIC0_0 +618 0x4848 //TX_PREEQ_GAIN_MIC0_1 +619 0x4848 //TX_PREEQ_GAIN_MIC0_2 +620 0x4848 //TX_PREEQ_GAIN_MIC0_3 +621 0x4848 //TX_PREEQ_GAIN_MIC0_4 +622 0x4848 //TX_PREEQ_GAIN_MIC0_5 +623 0x4848 //TX_PREEQ_GAIN_MIC0_6 +624 0x4848 //TX_PREEQ_GAIN_MIC0_7 +625 0x4848 //TX_PREEQ_GAIN_MIC0_8 +626 0x4848 //TX_PREEQ_GAIN_MIC0_9 +627 0x4848 //TX_PREEQ_GAIN_MIC0_10 +628 0x4848 //TX_PREEQ_GAIN_MIC0_11 +629 0x4848 //TX_PREEQ_GAIN_MIC0_12 +630 0x4848 //TX_PREEQ_GAIN_MIC0_13 +631 0x4848 //TX_PREEQ_GAIN_MIC0_14 +632 0x4848 //TX_PREEQ_GAIN_MIC0_15 +633 0x4848 //TX_PREEQ_GAIN_MIC0_16 +634 0x4848 //TX_PREEQ_GAIN_MIC0_17 +635 0x4848 //TX_PREEQ_GAIN_MIC0_18 +636 0x4848 //TX_PREEQ_GAIN_MIC0_19 +637 0x4848 //TX_PREEQ_GAIN_MIC0_20 +638 0x4848 //TX_PREEQ_GAIN_MIC0_21 +639 0x4848 //TX_PREEQ_GAIN_MIC0_22 +640 0x4848 //TX_PREEQ_GAIN_MIC0_23 +641 0x251A //TX_PREEQ_BIN_MIC0_0 +642 0x0F0F //TX_PREEQ_BIN_MIC0_1 +643 0x0C0C //TX_PREEQ_BIN_MIC0_2 +644 0x0C0F //TX_PREEQ_BIN_MIC0_3 +645 0x0F0F //TX_PREEQ_BIN_MIC0_4 +646 0x0F09 //TX_PREEQ_BIN_MIC0_5 +647 0x0909 //TX_PREEQ_BIN_MIC0_6 +648 0x0908 //TX_PREEQ_BIN_MIC0_7 +649 0x070F //TX_PREEQ_BIN_MIC0_8 +650 0x1F08 //TX_PREEQ_BIN_MIC0_9 +651 0x0808 //TX_PREEQ_BIN_MIC0_10 +652 0x0920 //TX_PREEQ_BIN_MIC0_11 +653 0x2020 //TX_PREEQ_BIN_MIC0_12 +654 0x2021 //TX_PREEQ_BIN_MIC0_13 +655 0x0000 //TX_PREEQ_BIN_MIC0_14 +656 0x0000 //TX_PREEQ_BIN_MIC0_15 +657 0x0000 //TX_PREEQ_BIN_MIC0_16 +658 0x0000 //TX_PREEQ_BIN_MIC0_17 +659 0x0000 //TX_PREEQ_BIN_MIC0_18 +660 0x0000 //TX_PREEQ_BIN_MIC0_19 +661 0x0000 //TX_PREEQ_BIN_MIC0_20 +662 0x0000 //TX_PREEQ_BIN_MIC0_21 +663 0x0000 //TX_PREEQ_BIN_MIC0_22 +664 0x0000 //TX_PREEQ_BIN_MIC0_23 +665 0x0030 //TX_PREEQ_SUBNUM_MIC1 +666 0x4848 //TX_PREEQ_GAIN_MIC1_0 +667 0x4848 //TX_PREEQ_GAIN_MIC1_1 +668 0x4848 //TX_PREEQ_GAIN_MIC1_2 +669 0x4848 //TX_PREEQ_GAIN_MIC1_3 +670 0x4848 //TX_PREEQ_GAIN_MIC1_4 +671 0x4848 //TX_PREEQ_GAIN_MIC1_5 +672 0x494A //TX_PREEQ_GAIN_MIC1_6 +673 0x4B4C //TX_PREEQ_GAIN_MIC1_7 +674 0x4D4E //TX_PREEQ_GAIN_MIC1_8 +675 0x4F52 //TX_PREEQ_GAIN_MIC1_9 +676 0x5355 //TX_PREEQ_GAIN_MIC1_10 +677 0x585C //TX_PREEQ_GAIN_MIC1_11 +678 0x616A //TX_PREEQ_GAIN_MIC1_12 +679 0x726E //TX_PREEQ_GAIN_MIC1_13 +680 0x5C48 //TX_PREEQ_GAIN_MIC1_14 +681 0x3B38 //TX_PREEQ_GAIN_MIC1_15 +682 0x4848 //TX_PREEQ_GAIN_MIC1_16 +683 0x4848 //TX_PREEQ_GAIN_MIC1_17 +684 0x4848 //TX_PREEQ_GAIN_MIC1_18 +685 0x4848 //TX_PREEQ_GAIN_MIC1_19 +686 0x4848 //TX_PREEQ_GAIN_MIC1_20 +687 0x4848 //TX_PREEQ_GAIN_MIC1_21 +688 0x4848 //TX_PREEQ_GAIN_MIC1_22 +689 0x4848 //TX_PREEQ_GAIN_MIC1_23 +690 0x0202 //TX_PREEQ_BIN_MIC1_0 +691 0x0203 //TX_PREEQ_BIN_MIC1_1 +692 0x0303 //TX_PREEQ_BIN_MIC1_2 +693 0x0304 //TX_PREEQ_BIN_MIC1_3 +694 0x0405 //TX_PREEQ_BIN_MIC1_4 +695 0x0506 //TX_PREEQ_BIN_MIC1_5 +696 0x0708 //TX_PREEQ_BIN_MIC1_6 +697 0x090A //TX_PREEQ_BIN_MIC1_7 +698 0x0B0C //TX_PREEQ_BIN_MIC1_8 +699 0x0D0E //TX_PREEQ_BIN_MIC1_9 +700 0x1013 //TX_PREEQ_BIN_MIC1_10 +701 0x1719 //TX_PREEQ_BIN_MIC1_11 +702 0x1B1E //TX_PREEQ_BIN_MIC1_12 +703 0x1E1E //TX_PREEQ_BIN_MIC1_13 +704 0x1E28 //TX_PREEQ_BIN_MIC1_14 +705 0x3042 //TX_PREEQ_BIN_MIC1_15 +706 0x0000 //TX_PREEQ_BIN_MIC1_16 +707 0x0000 //TX_PREEQ_BIN_MIC1_17 +708 0x0000 //TX_PREEQ_BIN_MIC1_18 +709 0x0000 //TX_PREEQ_BIN_MIC1_19 +710 0x0000 //TX_PREEQ_BIN_MIC1_20 +711 0x0000 //TX_PREEQ_BIN_MIC1_21 +712 0x0000 //TX_PREEQ_BIN_MIC1_22 +713 0x0000 //TX_PREEQ_BIN_MIC1_23 +714 0x0030 //TX_PREEQ_SUBNUM_MIC2 +715 0x4848 //TX_PREEQ_GAIN_MIC2_0 +716 0x4848 //TX_PREEQ_GAIN_MIC2_1 +717 0x4848 //TX_PREEQ_GAIN_MIC2_2 +718 0x4848 //TX_PREEQ_GAIN_MIC2_3 +719 0x4848 //TX_PREEQ_GAIN_MIC2_4 +720 0x4848 //TX_PREEQ_GAIN_MIC2_5 +721 0x4848 //TX_PREEQ_GAIN_MIC2_6 +722 0x4848 //TX_PREEQ_GAIN_MIC2_7 +723 0x4848 //TX_PREEQ_GAIN_MIC2_8 +724 0x4848 //TX_PREEQ_GAIN_MIC2_9 +725 0x4848 //TX_PREEQ_GAIN_MIC2_10 +726 0x4848 //TX_PREEQ_GAIN_MIC2_11 +727 0x4848 //TX_PREEQ_GAIN_MIC2_12 +728 0x4848 //TX_PREEQ_GAIN_MIC2_13 +729 0x4848 //TX_PREEQ_GAIN_MIC2_14 +730 0x4848 //TX_PREEQ_GAIN_MIC2_15 +731 0x4848 //TX_PREEQ_GAIN_MIC2_16 +732 0x4848 //TX_PREEQ_GAIN_MIC2_17 +733 0x4848 //TX_PREEQ_GAIN_MIC2_18 +734 0x4848 //TX_PREEQ_GAIN_MIC2_19 +735 0x4848 //TX_PREEQ_GAIN_MIC2_20 +736 0x4848 //TX_PREEQ_GAIN_MIC2_21 +737 0x4848 //TX_PREEQ_GAIN_MIC2_22 +738 0x4848 //TX_PREEQ_GAIN_MIC2_23 +739 0x0608 //TX_PREEQ_BIN_MIC2_0 +740 0x0808 //TX_PREEQ_BIN_MIC2_1 +741 0x0808 //TX_PREEQ_BIN_MIC2_2 +742 0x0808 //TX_PREEQ_BIN_MIC2_3 +743 0x0808 //TX_PREEQ_BIN_MIC2_4 +744 0x0808 //TX_PREEQ_BIN_MIC2_5 +745 0x0808 //TX_PREEQ_BIN_MIC2_6 +746 0x0808 //TX_PREEQ_BIN_MIC2_7 +747 0x0808 //TX_PREEQ_BIN_MIC2_8 +748 0x0808 //TX_PREEQ_BIN_MIC2_9 +749 0x0808 //TX_PREEQ_BIN_MIC2_10 +750 0x0808 //TX_PREEQ_BIN_MIC2_11 +751 0x0808 //TX_PREEQ_BIN_MIC2_12 +752 0x0808 //TX_PREEQ_BIN_MIC2_13 +753 0x0808 //TX_PREEQ_BIN_MIC2_14 +754 0x0200 //TX_PREEQ_BIN_MIC2_15 +755 0x0000 //TX_PREEQ_BIN_MIC2_16 +756 0x0000 //TX_PREEQ_BIN_MIC2_17 +757 0x0000 //TX_PREEQ_BIN_MIC2_18 +758 0x0000 //TX_PREEQ_BIN_MIC2_19 +759 0x0000 //TX_PREEQ_BIN_MIC2_20 +760 0x0000 //TX_PREEQ_BIN_MIC2_21 +761 0x0000 //TX_PREEQ_BIN_MIC2_22 +762 0x0000 //TX_PREEQ_BIN_MIC2_23 +763 0x0006 //TX_MASKING_ABILITY +764 0x0800 //TX_NND_WEIGHT +765 0x0050 //TX_MIC_CALIBRATION_0 +766 0x0056 //TX_MIC_CALIBRATION_1 +767 0x0050 //TX_MIC_CALIBRATION_2 +768 0x0050 //TX_MIC_CALIBRATION_3 +769 0x0046 //TX_MIC_PWR_BIAS_0 +770 0x0042 //TX_MIC_PWR_BIAS_1 +771 0x0046 //TX_MIC_PWR_BIAS_2 +772 0x0046 //TX_MIC_PWR_BIAS_3 +773 0x0000 //TX_GAIN_LIMIT_0 +774 0x0006 //TX_GAIN_LIMIT_1 +775 0x0000 //TX_GAIN_LIMIT_2 +776 0x0000 //TX_GAIN_LIMIT_3 +777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN +778 0x7FDE //TX_BVE_VAD0_ALPHAUP +779 0x7F3A //TX_BVE_VAD0_ALPHADOWN +780 0x2000 //TX_BVE_GAINWEIGHT_NOFEVADLI +781 0x7F5B //TX_BVE_FEVADLI_ALPHA +782 0x7F19 //TX_BVE_NOVAD0_ALPHAUP +783 0x1000 //TX_TDDRC_ALPHA_UP_01 +784 0x1000 //TX_TDDRC_ALPHA_UP_02 +785 0x1000 //TX_TDDRC_ALPHA_UP_03 +786 0x1000 //TX_TDDRC_ALPHA_UP_04 +787 0x7EB8 //TX_TDDRC_ALPHA_DWN_01 +788 0x7EB8 //TX_TDDRC_ALPHA_DWN_02 +789 0x7EB8 //TX_TDDRC_ALPHA_DWN_03 +790 0x7EB8 //TX_TDDRC_ALPHA_DWN_04 +791 0x7FFF //TX_TDDRC_TD_DRC_LIMIT +792 0x0800 //TX_TDDRC_POST_LIMIT_GAIN +793 0x0000 //TX_TDDRC_RESRV_0 +794 0x0000 //TX_TDDRC_RESRV_1 +795 0x0018 //TX_FDDRC_BAND_MARGIN_0 +796 0x0030 //TX_FDDRC_BAND_MARGIN_1 +797 0x0050 //TX_FDDRC_BAND_MARGIN_2 +798 0x0080 //TX_FDDRC_BAND_MARGIN_3 +799 0x0007 //TX_FDDRC_BLOCK_EXP +800 0x5000 //TX_FDDRC_THRD_2_0 +801 0x5000 //TX_FDDRC_THRD_2_1 +802 0x5000 //TX_FDDRC_THRD_2_2 +803 0x5000 //TX_FDDRC_THRD_2_3 +804 0x6400 //TX_FDDRC_THRD_3_0 +805 0x6400 //TX_FDDRC_THRD_3_1 +806 0x6400 //TX_FDDRC_THRD_3_2 +807 0x6400 //TX_FDDRC_THRD_3_3 +808 0x2000 //TX_FDDRC_SLANT_0_0 +809 0x2000 //TX_FDDRC_SLANT_0_1 +810 0x2000 //TX_FDDRC_SLANT_0_2 +811 0x2000 //TX_FDDRC_SLANT_0_3 +812 0x5333 //TX_FDDRC_SLANT_1_0 +813 0x5333 //TX_FDDRC_SLANT_1_1 +814 0x5333 //TX_FDDRC_SLANT_1_2 +815 0x5333 //TX_FDDRC_SLANT_1_3 +816 0x0010 //TX_DEADMIC_SILENCE_TH +817 0x0600 //TX_MIC_DEGRADE_TH +818 0x0078 //TX_DEADMIC_CNT +819 0x0078 //TX_MIC_DEGRADE_CNT +820 0x0000 //TX_FDDRC_RESRV_4 +821 0x0000 //TX_FDDRC_RESRV_5 +822 0x0000 //TX_FDDRC_RESRV_6 +823 0x7FFF //TX_KS_NOISEPASTE_FACTOR +824 0x0001 //TX_KS_CONFIG +825 0x7FFF //TX_KS_GAIN_MIN +826 0x0000 //TX_KS_RESRV_0 +827 0x0000 //TX_KS_RESRV_1 +828 0x0000 //TX_KS_RESRV_2 +829 0x7C00 //TX_LAMBDA_PKA_FP +830 0x2000 //TX_TPKA_FP +831 0x0080 //TX_MIN_G_FP +832 0x2000 //TX_MAX_G_FP +833 0x0FA0 //TX_FFP_FP_K_METAL +834 0x4000 //TX_A_POST_FLT_FP +835 0x0F5C //TX_RTO_OUTBEAM_TH +836 0x4CCD //TX_TPKA_FP_THD +837 0x0000 //TX_MAX_G_FP_BLK +838 0x0000 //TX_FFP_FADEIN +839 0x0000 //TX_FFP_FADEOUT +840 0x0000 //TX_WHISPERCTH +841 0x0000 //TX_WHISPERHOLDT +842 0x0000 //TX_WHISP_ENTHH +843 0x0000 //TX_WHISP_ENTHL +844 0x0000 //TX_WHISP_RTOTH +845 0x0000 //TX_WHISP_RTOTH2 +846 0x0096 //TX_MUTE_PERIOD +847 0x0000 //TX_FADE_IN_PERIOD +848 0x0100 //TX_FFP_RESRV_2 +849 0x0020 //TX_FFP_RESRV_3 +850 0x0000 //TX_FFP_RESRV_4 +851 0x0000 //TX_FFP_RESRV_5 +852 0x0000 //TX_FFP_RESRV_6 +853 0x0002 //TX_FILTINDX +854 0x0002 //TX_TDDRC_THRD_0 +855 0x0003 //TX_TDDRC_THRD_1 +856 0x1500 //TX_TDDRC_THRD_2 +857 0x1500 //TX_TDDRC_THRD_3 +858 0x3000 //TX_TDDRC_SLANT_0 +859 0x6E00 //TX_TDDRC_SLANT_1 +860 0x1000 //TX_TDDRC_ALPHA_UP_00 +861 0x7EB8 //TX_TDDRC_ALPHA_DWN_00 +862 0x0000 //TX_TDDRC_HMNC_FLAG +863 0x199A //TX_TDDRC_HMNC_GAIN +864 0x0000 //TX_TDDRC_SMT_FLAG +865 0x0CCD //TX_TDDRC_SMT_W +866 0x0650 //TX_TDDRC_DRC_GAIN +867 0x7FFF //TX_TDDRC_LMT_THRD +868 0x0000 //TX_TDDRC_LMT_ALPHA +869 0x0000 //TX_TFMASKLTH +870 0x0000 //TX_TFMASKLTHL +871 0x0CCD //TX_TFMASKHTH +872 0xECCD //TX_TFMASKLTH_BINVAD +873 0xFCCD //TX_TFMASKLTH_NS_EST +874 0xF800 //TX_TFMASKLTH_DOA +875 0x0CCD //TX_TFMASKTH_BLESSCUT +876 0x1000 //TX_B_LESSCUT_RTO_MASK +877 0x2000 //TX_SB_RHO_MEAN_TH_ABN +878 0x2000 //TX_B_POST_FLT_MASK +879 0x0000 //TX_B_POST_FLT_MASK1 +880 0x6333 //TX_GAIN_WIND_MASK +881 0x0000 //TX_TFMASK_BFSTRICT_MUSIC +882 0x0000 //TX_TFMASK_BFSTRICT_NOMUSIC +883 0x7333 //TX_FASTNS_OUTIN_TH +884 0x0CCD //TX_FASTNS_TFMASK_TH +885 0x0CCD //TX_FASTNS_TFMASKBIN_TH1 +886 0x0CCD //TX_FASTNS_TFMASKBIN_TH2 +887 0x0CCD //TX_FASTNS_TFMASKBIN_TH3 +888 0x0028 //TX_FASTNS_ARSPC_TH +889 0xC000 //TX_FASTNS_MASK5_TH +890 0x0810 //TX_POSTSSA_MIN_G_VR_MASK +891 0x1000 //TX_A_LESSCUT_RTO_MASK +892 0x1770 //TX_FASTNS_NOISETH +893 0xC000 //TX_FASTNS_SSA_THLFL +894 0xC000 //TX_FASTNS_SSA_THHFL +895 0xCCCC //TX_FASTNS_SSA_THLFH +896 0xD999 //TX_FASTNS_SSA_THHFH +897 0x2339 //TX_SENDFUNC_REG_MICMUTE +898 0x0021 //TX_SENDFUNC_REG_MICMUTE1 +899 0x02BC //TX_MICMUTE_RATIO_THR +900 0x0140 //TX_MICMUTE_AMP_THR +901 0x0004 //TX_MICMUTE_HPF_IND +902 0x00C0 //TX_MICMUTE_LOG_EYR_TH +903 0x0008 //TX_MICMUTE_CVG_TIME +904 0x0008 //TX_MICMUTE_RELEASE_TIME +905 0x01FE //TX_MIC_VOLUME_MIC0MUTE +906 0x0020 //TX_MICMUTE_EPD_OFFSET_0 +907 0x001E //TX_MICMUTE_FRQ_AEC_L +908 0x7999 //TX_MICMUTE_EAD_THR +909 0x7FFF //TX_MICMUTE_LAMBDA_CB_NLE +910 0x7FFF //TX_MICMUTE_LAMBDA_RE_EST +911 0x4000 //TX_DTD_THR1_MICMUTE_0 +912 0x7000 //TX_DTD_THR1_MICMUTE_1 +913 0x7FFF //TX_DTD_THR1_MICMUTE_2 +914 0x7FFF //TX_DTD_THR1_MICMUTE_3 +915 0x6CCC //TX_DTD_THR2_MICMUTE_0 +916 0x0400 //TX_MICMUTE_MIN_EQ_RE_EST_0 +917 0x0400 //TX_MICMUTE_MIN_EQ_RE_EST_1 +918 0x1000 //TX_MICMUTE_MIN_EQ_RE_EST_2 +919 0x7FFF //TX_MICMUTE_MIN_EQ_RE_EST_3 +920 0x7FFF //TX_MICMUTE_MIN_EQ_RE_EST_4 +921 0x4000 //TX_MICMUTE_C_POST_FLT +922 0x03E8 //TX_MICMUTE_DT_CUT_K +923 0x0001 //TX_MICMUTE_DT_CUT_THR +924 0x03E8 //TX_MICMUTE_DT_CUT_K2 +925 0x0001 //TX_MICMUTE_DT_CUT_THR2 +926 0x0064 //TX_MICMUTE_DT2_HOLD_N +927 0x1000 //TX_MICMUTE_RATIODTH_THCUT +928 0x1000 //TX_MICMUTE_B_POST_FLT_ECHOL +929 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOH +930 0x0400 //TX_MICMUTE_C_POST_FLT_MASK +931 0x7999 //TX_MICMUTE_RATIODTL_CUT_TH +932 0x0258 //TX_MICMUTE_DT_CUT_K1 +933 0x0800 //TX_MICMUTE_N2_SN_EST +934 0xFC00 //TX_MICMUTE_THR_SN_EST_0 +935 0x001C //TX_MICMUTE_MIN_G_CTRL_0 +936 0x6000 //TX_MICMUTE_A_POST_FILT_S_0 +937 0x7000 //TX_MICMUTE_B_POST_FILT_0 +938 0x2710 //TX_MIC1RUB_AMP_THR +939 0x0010 //TX_MIC1MUTE_RATIO_THR +940 0x0450 //TX_MIC1MUTE_AMP_THR +941 0x0008 //TX_MIC1MUTE_CVG_TIME +942 0x0008 //TX_MIC1MUTE_RELEASE_TIME +943 0x0000 //TX_AMS_RESRV_01 +944 0x0000 //TX_AMS_RESRV_02 +945 0x0000 //TX_AMS_RESRV_03 +946 0x0000 //TX_AMS_RESRV_04 +947 0x0000 //TX_AMS_RESRV_05 +948 0x0000 //TX_AMS_RESRV_06 +949 0x0000 //TX_AMS_RESRV_07 +950 0x0000 //TX_AMS_RESRV_08 +951 0x0000 //TX_AMS_RESRV_09 +952 0x0000 //TX_AMS_RESRV_10 +953 0x0000 //TX_AMS_RESRV_11 +954 0x0000 //TX_AMS_RESRV_12 +955 0x0000 //TX_AMS_RESRV_13 +956 0x0000 //TX_AMS_RESRV_14 +957 0x0000 //TX_AMS_RESRV_15 +958 0x0000 //TX_AMS_RESRV_16 +959 0x0000 //TX_AMS_RESRV_17 +960 0x0000 //TX_AMS_RESRV_18 +961 0x0000 //TX_AMS_RESRV_19 +#RX +0 0x203C //RX_RECVFUNC_MODE_0 +1 0x0000 //RX_RECVFUNC_MODE_1 +2 0x0003 //RX_SAMPLINGFREQ_SIG +3 0x0003 //RX_SAMPLINGFREQ_PROC +4 0x000A //RX_FRAME_SZ +5 0x0000 //RX_DELAY_OPT +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +10 0x05AA //RX_PGA +11 0x7FFF //RX_A_HP +12 0x4000 //RX_B_PE +13 0x5800 //RX_THR_PITCH_DET_0 +14 0x5000 //RX_THR_PITCH_DET_1 +15 0x4000 //RX_THR_PITCH_DET_2 +16 0x0008 //RX_PITCH_BFR_LEN +17 0x0003 //RX_SBD_PITCH_DET +18 0x0100 //RX_PP_RESRV_0 +19 0x0020 //RX_PP_RESRV_1 +20 0x0600 //RX_N_SN_EST +21 0x000C //RX_N2_SN_EST +22 0x000F //RX_NS_LVL_CTRL +23 0xF800 //RX_THR_SN_EST +24 0x7E00 //RX_LAMBDA_PFILT +25 0x000A //RX_FENS_RESRV_0 +26 0x0190 //RX_FENS_RESRV_1 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +30 0x0002 //RX_EXTRA_NS_L +31 0x0800 //RX_EXTRA_NS_A +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +35 0x199A //RX_A_POST_FLT +36 0x0000 //RX_LMT_THRD +37 0x4000 //RX_LMT_ALPHA +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4C //RX_FDEQ_GAIN_2 +42 0x5064 //RX_FDEQ_GAIN_3 +43 0x7076 //RX_FDEQ_GAIN_4 +44 0x897A //RX_FDEQ_GAIN_5 +45 0x7C80 //RX_FDEQ_GAIN_6 +46 0x8888 //RX_FDEQ_GAIN_7 +47 0x949C //RX_FDEQ_GAIN_8 +48 0x96A4 //RX_FDEQ_GAIN_9 +49 0xA9A0 //RX_FDEQ_GAIN_10 +50 0x9487 //RX_FDEQ_GAIN_11 +51 0x6F64 //RX_FDEQ_GAIN_12 +52 0x625A //RX_FDEQ_GAIN_13 +53 0x5D80 //RX_FDEQ_GAIN_14 +54 0x8890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0404 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x141E //RX_FDEQ_BIN_13 +77 0x3728 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +111 0x0002 //RX_FILTINDX +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0551 //RX_TDDRC_DRC_GAIN +125 0x7C00 //RX_LAMBDA_PKA_FP +126 0x13E0 //RX_TPKA_FP +127 0x0080 //RX_MIN_G_FP +128 0x2000 //RX_MAX_G_FP +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +131 0x0000 //RX_MAXLEVEL_CNG +132 0x3000 //RX_BWE_UV_TH +133 0x3000 //RX_BWE_UV_TH2 +134 0x1800 //RX_BWE_UV_TH3 +135 0x1000 //RX_BWE_V_TH +136 0x04CD //RX_BWE_GAIN1_V_TH1 +137 0x0F33 //RX_BWE_GAIN1_V_TH2 +138 0x7333 //RX_BWE_UV_EQ +139 0x199A //RX_BWE_V_EQ +140 0x7333 //RX_BWE_TONE_TH +141 0x0004 //RX_BWE_UV_HOLD_T +142 0x6CCD //RX_BWE_GAIN2_ALPHA +143 0x799A //RX_BWE_GAIN3_ALPHA +144 0x001E //RX_BWE_CUTOFF +145 0x3000 //RX_BWE_GAINFILL +146 0x3200 //RX_BWE_MAXTH_TONE +147 0x2000 //RX_BWE_EQ_0 +148 0x2000 //RX_BWE_EQ_1 +149 0x2000 //RX_BWE_EQ_2 +150 0x2000 //RX_BWE_EQ_3 +151 0x2000 //RX_BWE_EQ_4 +152 0x2000 //RX_BWE_EQ_5 +153 0x2000 //RX_BWE_EQ_6 +154 0x0000 //RX_BWE_RESRV_0 +155 0x0000 //RX_BWE_RESRV_1 +156 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x056F //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4C //RX_FDEQ_GAIN_2 +42 0x586E //RX_FDEQ_GAIN_3 +43 0x8496 //RX_FDEQ_GAIN_4 +44 0x968E //RX_FDEQ_GAIN_5 +45 0x8488 //RX_FDEQ_GAIN_6 +46 0x8884 //RX_FDEQ_GAIN_7 +47 0x9CA4 //RX_FDEQ_GAIN_8 +48 0x98A8 //RX_FDEQ_GAIN_9 +49 0xBEB8 //RX_FDEQ_GAIN_10 +50 0x918D //RX_FDEQ_GAIN_11 +51 0x7566 //RX_FDEQ_GAIN_12 +52 0x6460 //RX_FDEQ_GAIN_13 +53 0x6174 //RX_FDEQ_GAIN_14 +54 0x7890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0404 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D09 //RX_FDEQ_BIN_9 +73 0x0819 //RX_FDEQ_BIN_10 +74 0x1E19 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x141E //RX_FDEQ_BIN_13 +77 0x3728 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x000A //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x056F //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4C //RX_FDEQ_GAIN_2 +42 0x586E //RX_FDEQ_GAIN_3 +43 0x8496 //RX_FDEQ_GAIN_4 +44 0x968E //RX_FDEQ_GAIN_5 +45 0x8488 //RX_FDEQ_GAIN_6 +46 0x8884 //RX_FDEQ_GAIN_7 +47 0x9CA4 //RX_FDEQ_GAIN_8 +48 0x98A8 //RX_FDEQ_GAIN_9 +49 0xBEB8 //RX_FDEQ_GAIN_10 +50 0x918D //RX_FDEQ_GAIN_11 +51 0x7566 //RX_FDEQ_GAIN_12 +52 0x6460 //RX_FDEQ_GAIN_13 +53 0x6174 //RX_FDEQ_GAIN_14 +54 0x7890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0404 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D09 //RX_FDEQ_BIN_9 +73 0x0819 //RX_FDEQ_BIN_10 +74 0x1E19 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x141E //RX_FDEQ_BIN_13 +77 0x3728 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0010 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x056F //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4C //RX_FDEQ_GAIN_2 +42 0x586E //RX_FDEQ_GAIN_3 +43 0x8496 //RX_FDEQ_GAIN_4 +44 0x968E //RX_FDEQ_GAIN_5 +45 0x8488 //RX_FDEQ_GAIN_6 +46 0x8884 //RX_FDEQ_GAIN_7 +47 0x9CA4 //RX_FDEQ_GAIN_8 +48 0x98A8 //RX_FDEQ_GAIN_9 +49 0xBEB8 //RX_FDEQ_GAIN_10 +50 0x918D //RX_FDEQ_GAIN_11 +51 0x7566 //RX_FDEQ_GAIN_12 +52 0x6460 //RX_FDEQ_GAIN_13 +53 0x6174 //RX_FDEQ_GAIN_14 +54 0x7890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0404 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D09 //RX_FDEQ_BIN_9 +73 0x0819 //RX_FDEQ_BIN_10 +74 0x1E19 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x141E //RX_FDEQ_BIN_13 +77 0x3728 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x001B //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x056F //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4C //RX_FDEQ_GAIN_2 +42 0x586E //RX_FDEQ_GAIN_3 +43 0x8496 //RX_FDEQ_GAIN_4 +44 0x968E //RX_FDEQ_GAIN_5 +45 0x8488 //RX_FDEQ_GAIN_6 +46 0x8884 //RX_FDEQ_GAIN_7 +47 0x9CA4 //RX_FDEQ_GAIN_8 +48 0x98A8 //RX_FDEQ_GAIN_9 +49 0xBEB8 //RX_FDEQ_GAIN_10 +50 0x918D //RX_FDEQ_GAIN_11 +51 0x7566 //RX_FDEQ_GAIN_12 +52 0x6460 //RX_FDEQ_GAIN_13 +53 0x6174 //RX_FDEQ_GAIN_14 +54 0x7890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0404 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D09 //RX_FDEQ_BIN_9 +73 0x0819 //RX_FDEQ_BIN_10 +74 0x1E19 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x141E //RX_FDEQ_BIN_13 +77 0x3728 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0035 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x056F //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4C //RX_FDEQ_GAIN_2 +42 0x586E //RX_FDEQ_GAIN_3 +43 0x8496 //RX_FDEQ_GAIN_4 +44 0x968E //RX_FDEQ_GAIN_5 +45 0x8488 //RX_FDEQ_GAIN_6 +46 0x8884 //RX_FDEQ_GAIN_7 +47 0x9CA4 //RX_FDEQ_GAIN_8 +48 0x98A8 //RX_FDEQ_GAIN_9 +49 0xBEB8 //RX_FDEQ_GAIN_10 +50 0x918D //RX_FDEQ_GAIN_11 +51 0x7566 //RX_FDEQ_GAIN_12 +52 0x6460 //RX_FDEQ_GAIN_13 +53 0x6174 //RX_FDEQ_GAIN_14 +54 0x7890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0404 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D09 //RX_FDEQ_BIN_9 +73 0x0819 //RX_FDEQ_BIN_10 +74 0x1E19 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x141E //RX_FDEQ_BIN_13 +77 0x3728 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0047 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x056F //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4C //RX_FDEQ_GAIN_2 +42 0x586E //RX_FDEQ_GAIN_3 +43 0x8496 //RX_FDEQ_GAIN_4 +44 0x968E //RX_FDEQ_GAIN_5 +45 0x8488 //RX_FDEQ_GAIN_6 +46 0x8884 //RX_FDEQ_GAIN_7 +47 0x9CA4 //RX_FDEQ_GAIN_8 +48 0x98A8 //RX_FDEQ_GAIN_9 +49 0xBEB8 //RX_FDEQ_GAIN_10 +50 0x918D //RX_FDEQ_GAIN_11 +51 0x7566 //RX_FDEQ_GAIN_12 +52 0x6460 //RX_FDEQ_GAIN_13 +53 0x6174 //RX_FDEQ_GAIN_14 +54 0x7890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0404 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D09 //RX_FDEQ_BIN_9 +73 0x0819 //RX_FDEQ_BIN_10 +74 0x1E19 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x141E //RX_FDEQ_BIN_13 +77 0x3728 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0076 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x056F //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4C //RX_FDEQ_GAIN_2 +42 0x586E //RX_FDEQ_GAIN_3 +43 0x8496 //RX_FDEQ_GAIN_4 +44 0x968E //RX_FDEQ_GAIN_5 +45 0x8488 //RX_FDEQ_GAIN_6 +46 0x8884 //RX_FDEQ_GAIN_7 +47 0x9CA4 //RX_FDEQ_GAIN_8 +48 0x98A8 //RX_FDEQ_GAIN_9 +49 0xBEB8 //RX_FDEQ_GAIN_10 +50 0x918D //RX_FDEQ_GAIN_11 +51 0x7566 //RX_FDEQ_GAIN_12 +52 0x6460 //RX_FDEQ_GAIN_13 +53 0x6174 //RX_FDEQ_GAIN_14 +54 0x7890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0404 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D09 //RX_FDEQ_BIN_9 +73 0x0819 //RX_FDEQ_BIN_10 +74 0x1E19 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x141E //RX_FDEQ_BIN_13 +77 0x3728 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#RX 2 +157 0x003C //RX_RECVFUNC_MODE_0 +158 0x0000 //RX_RECVFUNC_MODE_1 +159 0x0003 //RX_SAMPLINGFREQ_SIG +160 0x0003 //RX_SAMPLINGFREQ_PROC +161 0x000A //RX_FRAME_SZ +162 0x0000 //RX_DELAY_OPT +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +167 0x05AA //RX_PGA +168 0x7FFF //RX_A_HP +169 0x4000 //RX_B_PE +170 0x5800 //RX_THR_PITCH_DET_0 +171 0x5000 //RX_THR_PITCH_DET_1 +172 0x4000 //RX_THR_PITCH_DET_2 +173 0x0008 //RX_PITCH_BFR_LEN +174 0x0003 //RX_SBD_PITCH_DET +175 0x0100 //RX_PP_RESRV_0 +176 0x0020 //RX_PP_RESRV_1 +177 0x0600 //RX_N_SN_EST +178 0x000C //RX_N2_SN_EST +179 0x000F //RX_NS_LVL_CTRL +180 0xF800 //RX_THR_SN_EST +181 0x7E00 //RX_LAMBDA_PFILT +182 0x000A //RX_FENS_RESRV_0 +183 0x0190 //RX_FENS_RESRV_1 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +187 0x0002 //RX_EXTRA_NS_L +188 0x0800 //RX_EXTRA_NS_A +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +192 0x199A //RX_A_POST_FLT +193 0x0000 //RX_LMT_THRD +194 0x4000 //RX_LMT_ALPHA +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +268 0x0002 //RX_FILTINDX +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +282 0x7C00 //RX_LAMBDA_PKA_FP +283 0x13E0 //RX_TPKA_FP +284 0x0080 //RX_MIN_G_FP +285 0x2000 //RX_MAX_G_FP +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +288 0x0000 //RX_MAXLEVEL_CNG +289 0x3000 //RX_BWE_UV_TH +290 0x3000 //RX_BWE_UV_TH2 +291 0x1800 //RX_BWE_UV_TH3 +292 0x1000 //RX_BWE_V_TH +293 0x04CD //RX_BWE_GAIN1_V_TH1 +294 0x0F33 //RX_BWE_GAIN1_V_TH2 +295 0x7333 //RX_BWE_UV_EQ +296 0x199A //RX_BWE_V_EQ +297 0x7333 //RX_BWE_TONE_TH +298 0x0004 //RX_BWE_UV_HOLD_T +299 0x6CCD //RX_BWE_GAIN2_ALPHA +300 0x799A //RX_BWE_GAIN3_ALPHA +301 0x001E //RX_BWE_CUTOFF +302 0x3000 //RX_BWE_GAINFILL +303 0x3200 //RX_BWE_MAXTH_TONE +304 0x2000 //RX_BWE_EQ_0 +305 0x2000 //RX_BWE_EQ_1 +306 0x2000 //RX_BWE_EQ_2 +307 0x2000 //RX_BWE_EQ_3 +308 0x2000 //RX_BWE_EQ_4 +309 0x2000 //RX_BWE_EQ_5 +310 0x2000 //RX_BWE_EQ_6 +311 0x0000 //RX_BWE_RESRV_0 +312 0x0000 //RX_BWE_RESRV_1 +313 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x000A //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0010 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x001B //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0032 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0047 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0076 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 + +#CASE_NAME HANDSET-HANDSET-RESERVE1-SWB +#PARAM_MODE FULL +#PARAM_TYPE TX+2RX +#TOTAL_CUSTOM_STEP 7+7 +#TX +0 0x0000 //TX_OPERATION_MODE_0 +1 0x0000 //TX_OPERATION_MODE_1 +2 0x0076 //TX_PATCH_REG +3 0x6F56 //TX_SENDFUNC_MODE_0 +4 0x0001 //TX_SENDFUNC_MODE_1 +5 0x0002 //TX_NUM_MIC +6 0x0003 //TX_SAMPLINGFREQ_SIG +7 0x0003 //TX_SAMPLINGFREQ_PROC +8 0x000A //TX_FRAME_SZ_SIG +9 0x000A //TX_FRAME_SZ +10 0x0000 //TX_DELAY_OPT +11 0x0028 //TX_MAX_TAIL_LENGTH +12 0x0001 //TX_NUM_LOUTCHN +13 0x0001 //TX_MAXNUM_AECREF +14 0x0000 //TX_DBG_FUNC_REG +15 0x0000 //TX_DBG_FUNC_REG1 +16 0x0000 //TX_SYS_RESRV_0 +17 0x0000 //TX_SYS_RESRV_1 +18 0x0000 //TX_SYS_RESRV_2 +19 0x0000 //TX_SYS_RESRV_3 +20 0x0000 //TX_DIST2REF0 +21 0x00A3 //TX_DIST2REF1 +22 0x0000 //TX_DIST2REF_02 +23 0x0000 //TX_DIST2REF_03 +24 0x0000 //TX_DIST2REF_04 +25 0x0000 //TX_DIST2REF_05 +26 0x0000 //TX_MMIC +27 0x1000 //TX_PGA_0 +28 0x1000 //TX_PGA_1 +29 0x1000 //TX_PGA_2 +30 0x0000 //TX_PGA_3 +31 0x0000 //TX_PGA_4 +32 0x0000 //TX_PGA_5 +33 0x0000 //TX_MIC_PAIRS +34 0x0000 //TX_MIC_PAIRS_HS +35 0x0002 //TX_MICS_FOR_BF +36 0x0000 //TX_MIC_PAIRS_FORL1 +37 0x0002 //TX_MICS_OF_PAIR0 +38 0x0002 //TX_MICS_OF_PAIR1 +39 0x0002 //TX_MICS_OF_PAIR2 +40 0x0002 //TX_MICS_OF_PAIR3 +41 0x0000 //TX_MIC_DATA_SRC0 +42 0x0002 //TX_MIC_DATA_SRC1 +43 0x0001 //TX_MIC_DATA_SRC2 +44 0x0000 //TX_MIC_DATA_SRC3 +45 0x0000 //TX_MIC_PAIR_CH_04 +46 0x0000 //TX_MIC_PAIR_CH_05 +47 0x0000 //TX_MIC_PAIR_CH_10 +48 0x0000 //TX_MIC_PAIR_CH_11 +49 0x0000 //TX_MIC_PAIR_CH_12 +50 0x0000 //TX_MIC_PAIR_CH_13 +51 0x0000 //TX_MIC_PAIR_CH_14 +52 0x05DC //TX_HD_BIN_MASK +53 0x0010 //TX_HD_SUBAND_MASK +54 0x19A1 //TX_HD_FRAME_AVG_MASK +55 0x0320 //TX_HD_MIN_FRQ +56 0x1000 //TX_HD_ALPHA_PSD +57 0x1100 //TX_T_PHPR1 +58 0x0000 //TX_T_PHPR2 +59 0x0000 //TX_T_PTPR +60 0x0000 //TX_T_PNPR +61 0x0000 //TX_T_PAPR1 +62 0xEE6C //TX_T_PSDVAT +63 0x0800 //TX_CNT +64 0x4000 //TX_ANTI_HOWL_GAIN +65 0x0001 //TX_MICFORBFMARK_0 +66 0x0001 //TX_MICFORBFMARK_1 +67 0x0001 //TX_MICFORBFMARK_2 +68 0x0001 //TX_MICFORBFMARK_3 +69 0x0001 //TX_MICFORBFMARK_4 +70 0x0001 //TX_MICFORBFMARK_5 +71 0x0000 //TX_DIST2REF_10 +72 0x3A66 //TX_DIST2REF_11 +73 0x0000 //TX_DIST2REF2 +74 0x0000 //TX_DIST2REF_13 +75 0x0000 //TX_DIST2REF_14 +76 0x0000 //TX_DIST2REF_15 +77 0x0000 //TX_DIST2REF_20 +78 0x0000 //TX_DIST2REF_21 +79 0x0000 //TX_DIST2REF_22 +80 0x0000 //TX_DIST2REF_23 +81 0x0000 //TX_DIST2REF_24 +82 0x0000 //TX_DIST2REF_25 +83 0x0000 //TX_DIST2REF_30 +84 0x0000 //TX_DIST2REF_31 +85 0x0000 //TX_DIST2REF_32 +86 0x0000 //TX_DIST2REF_33 +87 0x0000 //TX_DIST2REF_34 +88 0x0000 //TX_DIST2REF_35 +89 0x0000 //TX_MIC_LOC_00 +90 0x0000 //TX_MIC_LOC_01 +91 0x0000 //TX_MIC_LOC_02 +92 0x0000 //TX_MIC_LOC_03 +93 0x0000 //TX_MIC_LOC_04 +94 0x0000 //TX_MIC_LOC_05 +95 0x0000 //TX_MIC_LOC_10 +96 0x0000 //TX_MIC_LOC_11 +97 0x0000 //TX_MIC_LOC_12 +98 0x0000 //TX_MIC_LOC_13 +99 0x0000 //TX_MIC_LOC_14 +100 0x0000 //TX_MIC_LOC_15 +101 0x0000 //TX_MIC_LOC_20 +102 0x0000 //TX_MIC_LOC_21 +103 0x0000 //TX_MIC_LOC_22 +104 0x0000 //TX_MIC_LOC_23 +105 0x0000 //TX_MIC_LOC_24 +106 0x0000 //TX_MIC_LOC_25 +107 0x0200 //TX_MIC_REFBLK_VOLUME +108 0x0AAC //TX_MIC_BLOCK_VOLUME +109 0x0000 //TX_INVERSE_MASK +110 0x0000 //TX_ADCS_MASK +111 0x04D0 //TX_ADCS_GAIN +112 0x4000 //TX_NFC_GAINFAC +113 0x0000 //TX_MAINMIC_BLKFACTOR +114 0x0000 //TX_REFMIC_BLKFACTOR +115 0x0000 //TX_BLMIC_BLKFACTOR +116 0x0000 //TX_BRMIC_BLKFACTOR +117 0x0031 //TX_MICBLK_START_BIN +118 0x0060 //TX_MICBLK_END_BIN +119 0x0015 //TX_MICBLK_FE_HOLD +120 0xFFF2 //TX_MICBLK_MR_EXP_TH +121 0xFFF2 //TX_MICBLK_LR_EXP_TH +122 0x0000 //TX_FENE_HOLD +123 0x4000 //TX_FE_ENER_TH_MTS +124 0x0004 //TX_FE_ENER_TH_EXP +125 0x6000 //TX_C_POST_FLT_MIC_MAINBLK +126 0x6000 //TX_C_POST_FLT_MIC_REFBLK +127 0x0010 //TX_MIC_BLOCK_N +128 0x7E56 //TX_A_HP +129 0x4000 //TX_B_PE +130 0x1800 //TX_THR_PITCH_DET_0 +131 0x1000 //TX_THR_PITCH_DET_1 +132 0x0800 //TX_THR_PITCH_DET_2 +133 0x0008 //TX_PITCH_BFR_LEN +134 0x0003 //TX_SBD_PITCH_DET +135 0x0050 //TX_TD_AEC_L +136 0x4000 //TX_MU0_UNP_TD_AEC +137 0x1000 //TX_MU0_PTD_TD_AEC +138 0x0000 //TX_PP_RESRV_0 +139 0x2A94 //TX_PP_RESRV_1 +140 0x55F0 //TX_PP_RESRV_2 +141 0x0000 //TX_PP_RESRV_3 +142 0x0000 //TX_PP_RESRV_4 +143 0x0000 //TX_PP_RESRV_5 +144 0x0000 //TX_PP_RESRV_6 +145 0x0000 //TX_PP_RESRV_7 +146 0x0028 //TX_TAIL_LENGTH +147 0x0080 //TX_AEC_REF_GAIN_0 +148 0x0800 //TX_AEC_REF_GAIN_1 +149 0x0800 //TX_AEC_REF_GAIN_2 +150 0x7900 //TX_EAD_THR +151 0x2000 //TX_THR_RE_EST +152 0x0400 //TX_MIN_EQ_RE_EST_0 +153 0x0400 //TX_MIN_EQ_RE_EST_1 +154 0x0800 //TX_MIN_EQ_RE_EST_2 +155 0x0800 //TX_MIN_EQ_RE_EST_3 +156 0x1000 //TX_MIN_EQ_RE_EST_4 +157 0x1000 //TX_MIN_EQ_RE_EST_5 +158 0x1000 //TX_MIN_EQ_RE_EST_6 +159 0x1000 //TX_MIN_EQ_RE_EST_7 +160 0x1000 //TX_MIN_EQ_RE_EST_8 +161 0x1000 //TX_MIN_EQ_RE_EST_9 +162 0x1000 //TX_MIN_EQ_RE_EST_10 +163 0x1000 //TX_MIN_EQ_RE_EST_11 +164 0x1000 //TX_MIN_EQ_RE_EST_12 +165 0x3000 //TX_LAMBDA_RE_EST +166 0x1000 //TX_LAMBDA_CB_NLE +167 0x1800 //TX_C_POST_FLT +168 0x4000 //TX_GAIN_NP +169 0x003C //TX_SE_HOLD_N +170 0x0046 //TX_DT_HOLD_N +171 0x03E8 //TX_DT2_HOLD_N +172 0x6666 //TX_AEC_RESRV_0 +173 0x0000 //TX_AEC_RESRV_1 +174 0x0014 //TX_AEC_RESRV_2 +175 0x0000 //TX_MIC_DELAY_LENGTH +176 0x0000 //TX_REF_DELAY_LENGTH +177 0x0000 //TX_ADD_LINEIN_GAINL +178 0x0000 //TX_ADD_LINEIN_GAINH +179 0x0000 //TX_MIN_EQ_RE_EST_14 +180 0x0000 //TX_DTD_THR1_8 +181 0x7FFF //TX_DTD_THR2_8 +182 0x0000 //TX_DTD_MIC_BLK2 +183 0x0008 //TX_FRQ_LIN_LEN +184 0x7FFF //TX_FRQ_AEC_LEN_RHO +185 0x6000 //TX_MU0_UNP_FRQ_AEC +186 0x4000 //TX_MU0_PTD_FRQ_AEC +187 0x000A //TX_MINENOISETH +188 0x0800 //TX_MU0_RE_EST +189 0x0001 //TX_AEC_NUM_CH +190 0x0000 //TX_BIGECHOATTENUATION_MAX +191 0x2000 //TX_A_POST_FLT_MICBLK +192 0x0000 //TX_BLKENERTH +193 0x0000 //TX_BLKENERHIGHTH +194 0x0000 //TX_NORMENERTH +195 0x0000 //TX_NORMENERHIGHTH +196 0x0000 //TX_NORMENERHIGHTHL +197 0x7000 //TX_DTD_THR1_0 +198 0x7000 //TX_DTD_THR1_1 +199 0x7000 //TX_DTD_THR1_2 +200 0x7F00 //TX_DTD_THR1_3 +201 0x7F00 //TX_DTD_THR1_4 +202 0x7F00 //TX_DTD_THR1_5 +203 0x7F00 //TX_DTD_THR1_6 +204 0x2000 //TX_DTD_THR2_0 +205 0x2000 //TX_DTD_THR2_1 +206 0x2000 //TX_DTD_THR2_2 +207 0x1000 //TX_DTD_THR2_3 +208 0x1000 //TX_DTD_THR2_4 +209 0x1000 //TX_DTD_THR2_5 +210 0x1000 //TX_DTD_THR2_6 +211 0x6000 //TX_DTD_THR3 +212 0x0177 //TX_SPK_CUT_K +213 0x1B58 //TX_DT_CUT_K +214 0x0100 //TX_DT_CUT_THR +215 0x04EB //TX_COMFORT_G +216 0x01F4 //TX_POWER_YOUT_TH +217 0x4000 //TX_FDPFGAINECHO +218 0x0000 //TX_DTD_HD_THR +219 0x0000 //TX_SPK_CUT_K_S +220 0x0000 //TX_DTD_MIC_BLK +221 0x0400 //TX_ADPT_STRICT_L +222 0x0200 //TX_ADPT_STRICT_H +223 0x0C00 //TX_RATIO_DT_L_TH_LOW +224 0x2000 //TX_RATIO_DT_H_TH_LOW +225 0x1800 //TX_RATIO_DT_L_TH_HIGH +226 0x3000 //TX_RATIO_DT_H_TH_HIGH +227 0x0A00 //TX_RATIO_DT_L0_TH +228 0x7000 //TX_B_POST_FILT_ECHO_L +229 0x7FFF //TX_B_POST_FILT_ECHO_H +230 0x0200 //TX_MIN_G_CTRL_ECHO +231 0x7FFF //TX_B_LESSCUT_RTO_ECHO +232 0x0000 //TX_EPD_OFFSET_00 +233 0x0000 //TX_EPD_OFFST_01 +234 0x1388 //TX_RATIO_DT_L0_TH_HIGH +235 0x3A98 //TX_RATIO_DT_H_TH_CUT +236 0x7FFF //TX_MIN_EQ_RE_EST_13 +237 0x0000 //TX_DTD_THR1_7 +238 0x0000 //TX_DTD_THR2_7 +239 0x0800 //TX_DT_RESRV_7 +240 0x0800 //TX_DT_RESRV_8 +241 0x0000 //TX_DT_RESRV_9 +242 0xF600 //TX_THR_SN_EST_0 +243 0xFA00 //TX_THR_SN_EST_1 +244 0xFA00 //TX_THR_SN_EST_2 +245 0xF800 //TX_THR_SN_EST_3 +246 0xF800 //TX_THR_SN_EST_4 +247 0xF800 //TX_THR_SN_EST_5 +248 0xF800 //TX_THR_SN_EST_6 +249 0xF700 //TX_THR_SN_EST_7 +250 0x0000 //TX_DELTA_THR_SN_EST_0 +251 0x0200 //TX_DELTA_THR_SN_EST_1 +252 0x0200 //TX_DELTA_THR_SN_EST_2 +253 0x0200 //TX_DELTA_THR_SN_EST_3 +254 0x0100 //TX_DELTA_THR_SN_EST_4 +255 0x0200 //TX_DELTA_THR_SN_EST_5 +256 0x0100 //TX_DELTA_THR_SN_EST_6 +257 0x0200 //TX_DELTA_THR_SN_EST_7 +258 0x4000 //TX_LAMBDA_NN_EST_0 +259 0x4000 //TX_LAMBDA_NN_EST_1 +260 0x4000 //TX_LAMBDA_NN_EST_2 +261 0x4000 //TX_LAMBDA_NN_EST_3 +262 0x4000 //TX_LAMBDA_NN_EST_4 +263 0x4000 //TX_LAMBDA_NN_EST_5 +264 0x4000 //TX_LAMBDA_NN_EST_6 +265 0x4000 //TX_LAMBDA_NN_EST_7 +266 0x0400 //TX_N_SN_EST +267 0x001E //TX_INBEAM_T +268 0x0041 //TX_INBEAMHOLDT +269 0x2000 //TX_G_STRICT +270 0x2000 //TX_EQ_THR_BF +271 0x799A //TX_LAMBDA_EQ_BF +272 0x1000 //TX_NE_RTO_TH +273 0x1000 //TX_NE_RTO_TH_L +274 0x1000 //TX_MAINREFRTOH_TH_H +275 0x0600 //TX_MAINREFRTOH_TH_L +276 0x2000 //TX_MAINREFRTO_TH_H +277 0x1400 //TX_MAINREFRTO_TH_L +278 0x0000 //TX_MAINREFRTO_TH_EQ +279 0x1000 //TX_B_POST_FLT_0 +280 0x1000 //TX_B_POST_FLT_1 +281 0x0014 //TX_NS_LVL_CTRL_0 +282 0x002C //TX_NS_LVL_CTRL_1 +283 0x0016 //TX_NS_LVL_CTRL_2 +284 0x0018 //TX_NS_LVL_CTRL_3 +285 0x0016 //TX_NS_LVL_CTRL_4 +286 0x0012 //TX_NS_LVL_CTRL_5 +287 0x0016 //TX_NS_LVL_CTRL_6 +288 0x0017 //TX_NS_LVL_CTRL_7 +289 0x000E //TX_MIN_GAIN_S_0 +290 0x000D //TX_MIN_GAIN_S_1 +291 0x0012 //TX_MIN_GAIN_S_2 +292 0x0010 //TX_MIN_GAIN_S_3 +293 0x0012 //TX_MIN_GAIN_S_4 +294 0x0012 //TX_MIN_GAIN_S_5 +295 0x0012 //TX_MIN_GAIN_S_6 +296 0x0012 //TX_MIN_GAIN_S_7 +297 0x6000 //TX_NMOS_SUP +298 0x0000 //TX_NS_MAX_PRI_SNR_TH +299 0x0000 //TX_NMOS_SUP_MENSA +300 0x7FFF //TX_SNRI_SUP_0 +301 0x6000 //TX_SNRI_SUP_1 +302 0x6000 //TX_SNRI_SUP_2 +303 0x6000 //TX_SNRI_SUP_3 +304 0x6000 //TX_SNRI_SUP_4 +305 0x6000 //TX_SNRI_SUP_5 +306 0x6000 //TX_SNRI_SUP_6 +307 0x6000 //TX_SNRI_SUP_7 +308 0x6000 //TX_THR_LFNS +309 0x0017 //TX_G_LFNS +310 0x09C4 //TX_GAIN0_NTH +311 0x000A //TX_MUSIC_MORENS +312 0x7FFF //TX_A_POST_FILT_0 +313 0x2000 //TX_A_POST_FILT_1 +314 0x4000 //TX_A_POST_FILT_S_0 +315 0x4000 //TX_A_POST_FILT_S_1 +316 0x4000 //TX_A_POST_FILT_S_2 +317 0x4000 //TX_A_POST_FILT_S_3 +318 0x4000 //TX_A_POST_FILT_S_4 +319 0x4000 //TX_A_POST_FILT_S_5 +320 0x5000 //TX_A_POST_FILT_S_6 +321 0x7000 //TX_A_POST_FILT_S_7 +322 0x1000 //TX_B_POST_FILT_0 +323 0x1000 //TX_B_POST_FILT_1 +324 0x2000 //TX_B_POST_FILT_2 +325 0x2000 //TX_B_POST_FILT_3 +326 0x2000 //TX_B_POST_FILT_4 +327 0x1000 //TX_B_POST_FILT_5 +328 0x3000 //TX_B_POST_FILT_6 +329 0x3000 //TX_B_POST_FILT_7 +330 0x1000 //TX_B_LESSCUT_RTO_S_0 +331 0x1000 //TX_B_LESSCUT_RTO_S_1 +332 0x1000 //TX_B_LESSCUT_RTO_S_2 +333 0x1000 //TX_B_LESSCUT_RTO_S_3 +334 0x1000 //TX_B_LESSCUT_RTO_S_4 +335 0x1000 //TX_B_LESSCUT_RTO_S_5 +336 0x1000 //TX_B_LESSCUT_RTO_S_6 +337 0x1000 //TX_B_LESSCUT_RTO_S_7 +338 0x7E14 //TX_LAMBDA_PFILT +339 0x7C29 //TX_LAMBDA_PFILT_S_0 +340 0x7C29 //TX_LAMBDA_PFILT_S_1 +341 0x7C29 //TX_LAMBDA_PFILT_S_2 +342 0x7C29 //TX_LAMBDA_PFILT_S_3 +343 0x7C29 //TX_LAMBDA_PFILT_S_4 +344 0x7C29 //TX_LAMBDA_PFILT_S_5 +345 0x7C29 //TX_LAMBDA_PFILT_S_6 +346 0x7C29 //TX_LAMBDA_PFILT_S_7 +347 0x07D0 //TX_K_PEPPER +348 0x0800 //TX_A_PEPPER +349 0x1D4C //TX_K_PEPPER_HF +350 0x0400 //TX_A_PEPPER_HF +351 0x0001 //TX_HMNC_BST_FLG +352 0x4000 //TX_HMNC_BST_THR +353 0x0800 //TX_DT_BINVAD_TH_0 +354 0x0800 //TX_DT_BINVAD_TH_1 +355 0x0800 //TX_DT_BINVAD_TH_2 +356 0x0800 //TX_DT_BINVAD_TH_3 +357 0x0000 //TX_DT_BINVAD_ENDF +358 0x1000 //TX_C_POST_FLT_DT +359 0x7FFF //TX_NS_B_POST_FLT_LESSCUT +360 0x0100 //TX_DT_BOOST +361 0x0000 //TX_BF_SGRAD_FLG +362 0x0005 //TX_BF_DVG_TH +363 0x001E //TX_SN_C_F +364 0x0000 //TX_K_APT +365 0x0001 //TX_NOISEDET +366 0x0190 //TX_NDETCT +367 0x000A //TX_NOISE_TH_0 +368 0x7FFF //TX_NOISE_TH_0_2 +369 0x7FFF //TX_NOISE_TH_0_3 +370 0x00C6 //TX_NOISE_TH_1 +371 0x0DAC //TX_NOISE_TH_2 +372 0x2260 //TX_NOISE_TH_3 +373 0x7080 //TX_NOISE_TH_4 +374 0x57E4 //TX_NOISE_TH_5 +375 0x4BD6 //TX_NOISE_TH_5_2 +376 0x0001 //TX_NOISE_TH_5_3 +377 0x4E20 //TX_NOISE_TH_5_4 +378 0x1194 //TX_NOISE_TH_6 +379 0x0014 //TX_MINENOISE_TH +380 0xD508 //TX_MORENS_TFMASK_TH +381 0x0001 //TX_DRC_QUIET_FLOOR +382 0x6D60 //TX_RATIODTL_CUT_TH +383 0x0DAC //TX_DT_CUT_K1 +384 0x00A5 //TX_OUT_ENER_S_TH_CLEAN +385 0x00A5 //TX_OUT_ENER_S_TH_LESSCLEAN +386 0x00A5 //TX_OUT_ENER_S_TH_NOISY +387 0x0029 //TX_OUT_ENER_TH_NOISE +388 0x0200 //TX_OUT_ENER_TH_SPEECH +389 0x2000 //TX_SN_NPB_GAIN +390 0x0000 //TX_NN_NPB_GAIN +391 0x3000 //TX_POST_MASK_SUP_HSNE +392 0x07D0 //TX_TAIL_DET_TH +393 0x4000 //TX_B_LESSCUT_RTO_WTA +394 0x0000 //TX_MEL_G_R +395 0x0080 //TX_SUPHIGH_TH +396 0x0000 //TX_MASK_G_R +397 0x0002 //TX_EXTRA_NS_L +398 0x1800 //TX_C_POST_FLT_MASK +399 0x7FFF //TX_A_POST_FLT_WNS +400 0x0148 //TX_MIN_G_LOW300HZ +401 0x0004 //TX_MAXLEVEL_CNG +402 0x00B4 //TX_STN_NOISE_TH +403 0x4000 //TX_POST_MASK_SUP +404 0x7FFF //TX_POST_MASK_ADJUST +405 0x00C8 //TX_NS_ENOISE_MIC0_TH +406 0x0014 //TX_MINENOISE_MIC0_TH +407 0x012C //TX_MINENOISE_MIC0_S_TH +408 0x2900 //TX_MIN_G_CTRL_SSNS +409 0x0800 //TX_METAL_RTO_THR +410 0x0FA0 //TX_NS_FP_K_METAL +411 0x3A98 //TX_NOISEDET_BOOST_TH +412 0x0FA0 //TX_NSMOOTH_TH +413 0x0000 //TX_NS_RESRV_8 +414 0x1800 //TX_RHO_UPB +415 0x2328 //TX_N_HOLD_HS +416 0x006E //TX_N_RHO_BFR0 +417 0x7FFF //TX_LAMBDA_ARSP_EST +418 0x0100 //TX_EXTRA_GAIN_MICBLOCK +419 0x0333 //TX_THR_STD_NSR +420 0x019A //TX_THR_STD_PLH +421 0x03E8 //TX_N_HOLD_STD +422 0x0066 //TX_THR_STD_RHO +423 0x2800 //TX_BF_RESET_THR_HS +424 0x0CCD //TX_SB_RTO_MEAN_TH +425 0x0300 //TX_SB_RHO_MEAN_TH_NTALK +426 0x2000 //TX_SB_RTO_MEAN_TH_ABN +427 0x2EE0 //TX_SB_RTO_MEAN_TH_RUB +428 0x0990 //TX_WTA_EN_RTO_TH +429 0x1400 //TX_TOP_ENER_TH_F +430 0x0100 //TX_DESIRED_TALK_HOLDT +431 0x0800 //TX_MIC_BLOCK_FACTOR +432 0x0000 //TX_NSEST_BFRLRNRDC +433 0x0000 //TX_THR_POST_FLT_HS +434 0x0010 //TX_HS_VAD_BIN +435 0x2666 //TX_THR_VAD_HS +436 0x2CCD //TX_MEAN_RTO_MIN_TH2 +437 0x0032 //TX_SILENCE_T +438 0x0000 //TX_A_POST_FLT_WTA +439 0x799A //TX_LAMBDA_PFLT_WTA +440 0x051E //TX_SB_RHO_MEAN2_TH +441 0x02F0 //TX_SB_RHO_MEAN3_TH +442 0x0000 //TX_HS_RESRV_4 +443 0x0000 //TX_HS_RESRV_5 +444 0x0001 //TX_DOA_VAD_THR_1 +445 0x003C //TX_DOA_VAD_THR_2 +446 0x0028 //TX_DOA_VAD_THR1_0 +447 0x0028 //TX_DOA_VAD_THR1_1 +448 0x0000 //TX_SRC_DOA_RNG_LOW_0A +449 0x001E //TX_SRC_DOA_RNG_HIGH_0A +450 0x005A //TX_DFLT_SRC_DOA_0A +451 0x0000 //TX_SRC_DOA_RNG_LOW_0B +452 0x0000 //TX_SRC_DOA_RNG_HIGH_0B +453 0x0000 //TX_DFLT_SRC_DOA_0B +454 0x0000 //TX_SRC_DOA_RNG_LOW_0C +455 0x0000 //TX_SRC_DOA_RNG_HIGH_0C +456 0x0000 //TX_DFLT_SRC_DOA_0C +457 0x0000 //TX_SRC_DOA_RNG_LOW_0D +458 0x0000 //TX_SRC_DOA_RNG_HIGH_0D +459 0x0000 //TX_DFLT_SRC_DOA_0D +460 0x0000 //TX_SRC_DOA_RNG_LOW_1A +461 0x00B4 //TX_SRC_DOA_RNG_HIGH_1A +462 0x005A //TX_DFLT_SRC_DOA_1A +463 0x0000 //TX_SRC_DOA_RNG_LOW_1B +464 0x00B4 //TX_SRC_DOA_RNG_HIGH_1B +465 0x005A //TX_DFLT_SRC_DOA_1B +466 0x0000 //TX_SRC_DOA_RNG_LOW_1C +467 0x00B4 //TX_SRC_DOA_RNG_HIGH_1C +468 0x005A //TX_DFLT_SRC_DOA_1C +469 0x0000 //TX_SRC_DOA_RNG_LOW_1D +470 0x00B4 //TX_SRC_DOA_RNG_HIGH_1D +471 0x005A //TX_DFLT_SRC_DOA_1D +472 0x0100 //TX_BF_HOLDOFF_T +473 0x7FFF //TX_DOA_COST_FACTOR +474 0x0D9A //TX_MAINTOREFR_TH0 +475 0x071C //TX_DOA_TRK_THR +476 0x012C //TX_DOA_TRACK_HT +477 0x0200 //TX_N1_HOLD_HF +478 0x0100 //TX_N2_HOLD_HF +479 0x2A3D //TX_BF_RESET_THR_HF +480 0x7333 //TX_DOA_SMOOTH +481 0x0800 //TX_MU_BF +482 0x0800 //TX_BF_MU_LF_B2 +483 0x0040 //TX_BF_FC_END_BIN_B2 +484 0x0020 //TX_BF_FC_END_BIN +485 0x0000 //TX_HF_RESRV_25 +486 0x0000 //TX_HF_RESRV_26 +487 0x0007 //TX_N_DOA_SEED +488 0x0001 //TX_FINE_DOA_SEARCH_FLG +489 0x0000 //TX_HF_RESRV_27 +490 0x038E //TX_DLT_SRC_DOA_RNG +491 0x0200 //TX_BF_MU_LF +492 0x0000 //TX_DFLT_SRC_LOC_0 +493 0x7FFF //TX_DFLT_SRC_LOC_1 +494 0x0000 //TX_DFLT_SRC_LOC_2 +495 0x038E //TX_DOA_TRACK_VADTH +496 0x0000 //TX_DOA_TRACK_NEW +497 0x0300 //TX_NOR_OFF_THR +498 0x7C00 //TX_MORE_ON_700HZ_THR +499 0x2000 //TX_MU_BF_ADPT_NS +500 0x0000 //TX_ADAPT_LEN +501 0x6666 //TX_MORE_SNS +502 0x0000 //TX_NOR_OFF_TH1 +503 0x0000 //TX_WIDE_MASK_TH +504 0xD333 //TX_SUBSNRATIOHIGH4MEANBCK_THR +505 0x6000 //TX_C_POST_FLT_CUT +506 0x2000 //TX_RADIODTLV +507 0x0320 //TX_POWER_LINEIN_TH +508 0x0014 //TX_FE_VADCOUNT_TH_FC +509 0x0000 //TX_ECHO_SUPP_FC +510 0x0C80 //TX_ECHO_TH +511 0x6666 //TX_MIC_TO_BFGAIN +512 0x0000 //TX_MICTOBFGAIN0 +513 0x0000 //TX_FASTMUE_TH +514 0x2CCC //TX_DEREVERB_LF_MU +515 0x3200 //TX_DEREVERB_HF_MU +516 0x0007 //TX_DEREVERB_DELAY +517 0x0004 //TX_DEREVERB_COEF_LEN +518 0x0003 //TX_DEREVERB_DNR +519 0x0000 //TX_DEREVERB_ALPHA +520 0x0000 //TX_DEREVERB_BETA +521 0x3A98 //TX_GSC_RTOL_TH +522 0x3A98 //TX_GSC_RTOH_TH +523 0x7E2C //TX_WIDE2_MEANHTH +524 0x0000 //TX_DR_RESRV_5 +525 0x0000 //TX_DR_RESRV_6 +526 0x0000 //TX_DR_RESRV_7 +527 0x0000 //TX_DR_RESRV_8 +528 0x1333 //TX_WIND_MARK_TH +529 0x399A //TX_CORR_THR +530 0x0004 //TX_SNR_THR +531 0x0010 //TX_ENGY_THR +532 0x1770 //TX_CORR_HIGH_TH +533 0x6000 //TX_ENGY_THR_2 +534 0x3400 //TX_MEAN_RTO_THR +535 0x0028 //TX_WNS_ENOISE_MIC0_TH +536 0x3000 //TX_RATIOMICL_TH +537 0x7FFF //TX_CALIG_HS +538 0x0000 //TX_LVL_CTRL +539 0x0010 //TX_WIND_SUPRTO +540 0x0014 //TX_WNS_MIN_G +541 0x0600 //TX_WNS_B_POST_FLT +542 0x3000 //TX_RATIOMICH_TH +543 0xD120 //TX_WIND_INBEAM_L_TH +544 0x0FA0 //TX_WIND_INBEAM_H_TH +545 0x2000 //TX_WNS_RESRV_0 +546 0x59D8 //TX_WNS_RESRV_1 +547 0x0200 //TX_WNS_RESRV_2 +548 0x0000 //TX_WNS_RESRV_3 +549 0x0000 //TX_WNS_RESRV_4 +550 0x0000 //TX_WNS_RESRV_5 +551 0x0000 //TX_WNS_RESRV_6 +552 0x0000 //TX_BVE_NOISE_FLOOR_0 +553 0x0070 //TX_BVE_NOISE_FLOOR_1 +554 0x0070 //TX_BVE_NOISE_FLOOR_2 +555 0x0010 //TX_BVE_NOISE_FLOOR_3 +556 0x0070 //TX_BVE_NOISE_FLOOR_4 +557 0x00B0 //TX_BVE_NOISE_FLOOR_5 +558 0x0E66 //TX_BVE_NOISE_FLOOR_6 +559 0x0050 //TX_BVE_NOISE_FLOOR_7 +560 0x770A //TX_BVE_NOISE_FLOOR_8 +561 0x0000 //TX_BVE_NOISE_FLOOR_9 +562 0x0000 //TX_BVE_IN_N +563 0x0000 //TX_BVE_OUT_N +564 0x0000 //TX_BVE_MICALPHA_DOWN +565 0x0000 //TX_PB_RESRV_1 +566 0x0030 //TX_FDEQ_SUBNUM +567 0x5C54 //TX_FDEQ_GAIN_0 +568 0x5048 //TX_FDEQ_GAIN_1 +569 0x4C4C //TX_FDEQ_GAIN_2 +570 0x494D //TX_FDEQ_GAIN_3 +571 0x4442 //TX_FDEQ_GAIN_4 +572 0x4448 //TX_FDEQ_GAIN_5 +573 0x4C53 //TX_FDEQ_GAIN_6 +574 0x6244 //TX_FDEQ_GAIN_7 +575 0x4348 //TX_FDEQ_GAIN_8 +576 0x4848 //TX_FDEQ_GAIN_9 +577 0x4A49 //TX_FDEQ_GAIN_10 +578 0x4E4A //TX_FDEQ_GAIN_11 +579 0x4840 //TX_FDEQ_GAIN_12 +580 0x4040 //TX_FDEQ_GAIN_13 +581 0x4054 //TX_FDEQ_GAIN_14 +582 0x687A //TX_FDEQ_GAIN_15 +583 0x4848 //TX_FDEQ_GAIN_16 +584 0x4848 //TX_FDEQ_GAIN_17 +585 0x4848 //TX_FDEQ_GAIN_18 +586 0x4848 //TX_FDEQ_GAIN_19 +587 0x4848 //TX_FDEQ_GAIN_20 +588 0x4848 //TX_FDEQ_GAIN_21 +589 0x4848 //TX_FDEQ_GAIN_22 +590 0x4848 //TX_FDEQ_GAIN_23 +591 0x0202 //TX_FDEQ_BIN_0 +592 0x0104 //TX_FDEQ_BIN_1 +593 0x0502 //TX_FDEQ_BIN_2 +594 0x0202 //TX_FDEQ_BIN_3 +595 0x0504 //TX_FDEQ_BIN_4 +596 0x0708 //TX_FDEQ_BIN_5 +597 0x0808 //TX_FDEQ_BIN_6 +598 0x050E //TX_FDEQ_BIN_7 +599 0x0B0C //TX_FDEQ_BIN_8 +600 0x0F0F //TX_FDEQ_BIN_9 +601 0x0E0D //TX_FDEQ_BIN_10 +602 0x0F28 //TX_FDEQ_BIN_11 +603 0x111B //TX_FDEQ_BIN_12 +604 0x291E //TX_FDEQ_BIN_13 +605 0x1E10 //TX_FDEQ_BIN_14 +606 0x1810 //TX_FDEQ_BIN_15 +607 0x1021 //TX_FDEQ_BIN_16 +608 0x1000 //TX_FDEQ_BIN_17 +609 0x0000 //TX_FDEQ_BIN_18 +610 0x0000 //TX_FDEQ_BIN_19 +611 0x0000 //TX_FDEQ_BIN_20 +612 0x0000 //TX_FDEQ_BIN_21 +613 0x0000 //TX_FDEQ_BIN_22 +614 0x0000 //TX_FDEQ_BIN_23 +615 0x0000 //TX_FDEQ_PADDING +616 0x0030 //TX_PREEQ_SUBNUM_MIC0 +617 0x4848 //TX_PREEQ_GAIN_MIC0_0 +618 0x4848 //TX_PREEQ_GAIN_MIC0_1 +619 0x4848 //TX_PREEQ_GAIN_MIC0_2 +620 0x4848 //TX_PREEQ_GAIN_MIC0_3 +621 0x4848 //TX_PREEQ_GAIN_MIC0_4 +622 0x4848 //TX_PREEQ_GAIN_MIC0_5 +623 0x4848 //TX_PREEQ_GAIN_MIC0_6 +624 0x4848 //TX_PREEQ_GAIN_MIC0_7 +625 0x4848 //TX_PREEQ_GAIN_MIC0_8 +626 0x4848 //TX_PREEQ_GAIN_MIC0_9 +627 0x4848 //TX_PREEQ_GAIN_MIC0_10 +628 0x4848 //TX_PREEQ_GAIN_MIC0_11 +629 0x4848 //TX_PREEQ_GAIN_MIC0_12 +630 0x4848 //TX_PREEQ_GAIN_MIC0_13 +631 0x4848 //TX_PREEQ_GAIN_MIC0_14 +632 0x4848 //TX_PREEQ_GAIN_MIC0_15 +633 0x4848 //TX_PREEQ_GAIN_MIC0_16 +634 0x4848 //TX_PREEQ_GAIN_MIC0_17 +635 0x4848 //TX_PREEQ_GAIN_MIC0_18 +636 0x4848 //TX_PREEQ_GAIN_MIC0_19 +637 0x4848 //TX_PREEQ_GAIN_MIC0_20 +638 0x4848 //TX_PREEQ_GAIN_MIC0_21 +639 0x4848 //TX_PREEQ_GAIN_MIC0_22 +640 0x4848 //TX_PREEQ_GAIN_MIC0_23 +641 0x251A //TX_PREEQ_BIN_MIC0_0 +642 0x0F0F //TX_PREEQ_BIN_MIC0_1 +643 0x0C0C //TX_PREEQ_BIN_MIC0_2 +644 0x0C0F //TX_PREEQ_BIN_MIC0_3 +645 0x0F0F //TX_PREEQ_BIN_MIC0_4 +646 0x0F09 //TX_PREEQ_BIN_MIC0_5 +647 0x0909 //TX_PREEQ_BIN_MIC0_6 +648 0x0908 //TX_PREEQ_BIN_MIC0_7 +649 0x070F //TX_PREEQ_BIN_MIC0_8 +650 0x1F08 //TX_PREEQ_BIN_MIC0_9 +651 0x0808 //TX_PREEQ_BIN_MIC0_10 +652 0x0920 //TX_PREEQ_BIN_MIC0_11 +653 0x2020 //TX_PREEQ_BIN_MIC0_12 +654 0x2021 //TX_PREEQ_BIN_MIC0_13 +655 0x0000 //TX_PREEQ_BIN_MIC0_14 +656 0x0000 //TX_PREEQ_BIN_MIC0_15 +657 0x0000 //TX_PREEQ_BIN_MIC0_16 +658 0x0000 //TX_PREEQ_BIN_MIC0_17 +659 0x0000 //TX_PREEQ_BIN_MIC0_18 +660 0x0000 //TX_PREEQ_BIN_MIC0_19 +661 0x0000 //TX_PREEQ_BIN_MIC0_20 +662 0x0000 //TX_PREEQ_BIN_MIC0_21 +663 0x0000 //TX_PREEQ_BIN_MIC0_22 +664 0x0000 //TX_PREEQ_BIN_MIC0_23 +665 0x0030 //TX_PREEQ_SUBNUM_MIC1 +666 0x4848 //TX_PREEQ_GAIN_MIC1_0 +667 0x4848 //TX_PREEQ_GAIN_MIC1_1 +668 0x4848 //TX_PREEQ_GAIN_MIC1_2 +669 0x4848 //TX_PREEQ_GAIN_MIC1_3 +670 0x4848 //TX_PREEQ_GAIN_MIC1_4 +671 0x4848 //TX_PREEQ_GAIN_MIC1_5 +672 0x494A //TX_PREEQ_GAIN_MIC1_6 +673 0x4B4C //TX_PREEQ_GAIN_MIC1_7 +674 0x4D4E //TX_PREEQ_GAIN_MIC1_8 +675 0x4F52 //TX_PREEQ_GAIN_MIC1_9 +676 0x5355 //TX_PREEQ_GAIN_MIC1_10 +677 0x585C //TX_PREEQ_GAIN_MIC1_11 +678 0x616A //TX_PREEQ_GAIN_MIC1_12 +679 0x726E //TX_PREEQ_GAIN_MIC1_13 +680 0x5C48 //TX_PREEQ_GAIN_MIC1_14 +681 0x3B38 //TX_PREEQ_GAIN_MIC1_15 +682 0x4848 //TX_PREEQ_GAIN_MIC1_16 +683 0x4848 //TX_PREEQ_GAIN_MIC1_17 +684 0x4848 //TX_PREEQ_GAIN_MIC1_18 +685 0x4848 //TX_PREEQ_GAIN_MIC1_19 +686 0x4848 //TX_PREEQ_GAIN_MIC1_20 +687 0x4848 //TX_PREEQ_GAIN_MIC1_21 +688 0x4848 //TX_PREEQ_GAIN_MIC1_22 +689 0x4848 //TX_PREEQ_GAIN_MIC1_23 +690 0x0202 //TX_PREEQ_BIN_MIC1_0 +691 0x0203 //TX_PREEQ_BIN_MIC1_1 +692 0x0303 //TX_PREEQ_BIN_MIC1_2 +693 0x0304 //TX_PREEQ_BIN_MIC1_3 +694 0x0405 //TX_PREEQ_BIN_MIC1_4 +695 0x0506 //TX_PREEQ_BIN_MIC1_5 +696 0x0708 //TX_PREEQ_BIN_MIC1_6 +697 0x090A //TX_PREEQ_BIN_MIC1_7 +698 0x0B0C //TX_PREEQ_BIN_MIC1_8 +699 0x0D0E //TX_PREEQ_BIN_MIC1_9 +700 0x1013 //TX_PREEQ_BIN_MIC1_10 +701 0x1719 //TX_PREEQ_BIN_MIC1_11 +702 0x1B1E //TX_PREEQ_BIN_MIC1_12 +703 0x1E1E //TX_PREEQ_BIN_MIC1_13 +704 0x1E28 //TX_PREEQ_BIN_MIC1_14 +705 0x3042 //TX_PREEQ_BIN_MIC1_15 +706 0x0000 //TX_PREEQ_BIN_MIC1_16 +707 0x0000 //TX_PREEQ_BIN_MIC1_17 +708 0x0000 //TX_PREEQ_BIN_MIC1_18 +709 0x0000 //TX_PREEQ_BIN_MIC1_19 +710 0x0000 //TX_PREEQ_BIN_MIC1_20 +711 0x0000 //TX_PREEQ_BIN_MIC1_21 +712 0x0000 //TX_PREEQ_BIN_MIC1_22 +713 0x0000 //TX_PREEQ_BIN_MIC1_23 +714 0x0030 //TX_PREEQ_SUBNUM_MIC2 +715 0x4848 //TX_PREEQ_GAIN_MIC2_0 +716 0x4848 //TX_PREEQ_GAIN_MIC2_1 +717 0x4848 //TX_PREEQ_GAIN_MIC2_2 +718 0x4848 //TX_PREEQ_GAIN_MIC2_3 +719 0x4848 //TX_PREEQ_GAIN_MIC2_4 +720 0x4848 //TX_PREEQ_GAIN_MIC2_5 +721 0x4848 //TX_PREEQ_GAIN_MIC2_6 +722 0x4848 //TX_PREEQ_GAIN_MIC2_7 +723 0x4848 //TX_PREEQ_GAIN_MIC2_8 +724 0x4848 //TX_PREEQ_GAIN_MIC2_9 +725 0x4848 //TX_PREEQ_GAIN_MIC2_10 +726 0x4848 //TX_PREEQ_GAIN_MIC2_11 +727 0x4848 //TX_PREEQ_GAIN_MIC2_12 +728 0x4848 //TX_PREEQ_GAIN_MIC2_13 +729 0x4848 //TX_PREEQ_GAIN_MIC2_14 +730 0x4848 //TX_PREEQ_GAIN_MIC2_15 +731 0x4848 //TX_PREEQ_GAIN_MIC2_16 +732 0x4848 //TX_PREEQ_GAIN_MIC2_17 +733 0x4848 //TX_PREEQ_GAIN_MIC2_18 +734 0x4848 //TX_PREEQ_GAIN_MIC2_19 +735 0x4848 //TX_PREEQ_GAIN_MIC2_20 +736 0x4848 //TX_PREEQ_GAIN_MIC2_21 +737 0x4848 //TX_PREEQ_GAIN_MIC2_22 +738 0x4848 //TX_PREEQ_GAIN_MIC2_23 +739 0x0608 //TX_PREEQ_BIN_MIC2_0 +740 0x0808 //TX_PREEQ_BIN_MIC2_1 +741 0x0808 //TX_PREEQ_BIN_MIC2_2 +742 0x0808 //TX_PREEQ_BIN_MIC2_3 +743 0x0808 //TX_PREEQ_BIN_MIC2_4 +744 0x0808 //TX_PREEQ_BIN_MIC2_5 +745 0x0808 //TX_PREEQ_BIN_MIC2_6 +746 0x0808 //TX_PREEQ_BIN_MIC2_7 +747 0x0808 //TX_PREEQ_BIN_MIC2_8 +748 0x0808 //TX_PREEQ_BIN_MIC2_9 +749 0x0808 //TX_PREEQ_BIN_MIC2_10 +750 0x0808 //TX_PREEQ_BIN_MIC2_11 +751 0x0808 //TX_PREEQ_BIN_MIC2_12 +752 0x0808 //TX_PREEQ_BIN_MIC2_13 +753 0x0808 //TX_PREEQ_BIN_MIC2_14 +754 0x0200 //TX_PREEQ_BIN_MIC2_15 +755 0x0000 //TX_PREEQ_BIN_MIC2_16 +756 0x0000 //TX_PREEQ_BIN_MIC2_17 +757 0x0000 //TX_PREEQ_BIN_MIC2_18 +758 0x0000 //TX_PREEQ_BIN_MIC2_19 +759 0x0000 //TX_PREEQ_BIN_MIC2_20 +760 0x0000 //TX_PREEQ_BIN_MIC2_21 +761 0x0000 //TX_PREEQ_BIN_MIC2_22 +762 0x0000 //TX_PREEQ_BIN_MIC2_23 +763 0x0006 //TX_MASKING_ABILITY +764 0x0800 //TX_NND_WEIGHT +765 0x0050 //TX_MIC_CALIBRATION_0 +766 0x0056 //TX_MIC_CALIBRATION_1 +767 0x0050 //TX_MIC_CALIBRATION_2 +768 0x0050 //TX_MIC_CALIBRATION_3 +769 0x0046 //TX_MIC_PWR_BIAS_0 +770 0x0042 //TX_MIC_PWR_BIAS_1 +771 0x0046 //TX_MIC_PWR_BIAS_2 +772 0x0046 //TX_MIC_PWR_BIAS_3 +773 0x0000 //TX_GAIN_LIMIT_0 +774 0x0006 //TX_GAIN_LIMIT_1 +775 0x0000 //TX_GAIN_LIMIT_2 +776 0x0000 //TX_GAIN_LIMIT_3 +777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN +778 0x7FDE //TX_BVE_VAD0_ALPHAUP +779 0x7F3A //TX_BVE_VAD0_ALPHADOWN +780 0x2000 //TX_BVE_GAINWEIGHT_NOFEVADLI +781 0x7F5B //TX_BVE_FEVADLI_ALPHA +782 0x7F19 //TX_BVE_NOVAD0_ALPHAUP +783 0x1000 //TX_TDDRC_ALPHA_UP_01 +784 0x1000 //TX_TDDRC_ALPHA_UP_02 +785 0x1000 //TX_TDDRC_ALPHA_UP_03 +786 0x1000 //TX_TDDRC_ALPHA_UP_04 +787 0x7EB8 //TX_TDDRC_ALPHA_DWN_01 +788 0x7EB8 //TX_TDDRC_ALPHA_DWN_02 +789 0x7EB8 //TX_TDDRC_ALPHA_DWN_03 +790 0x7EB8 //TX_TDDRC_ALPHA_DWN_04 +791 0x7FFF //TX_TDDRC_TD_DRC_LIMIT +792 0x0800 //TX_TDDRC_POST_LIMIT_GAIN +793 0x0000 //TX_TDDRC_RESRV_0 +794 0x0000 //TX_TDDRC_RESRV_1 +795 0x0018 //TX_FDDRC_BAND_MARGIN_0 +796 0x0030 //TX_FDDRC_BAND_MARGIN_1 +797 0x0050 //TX_FDDRC_BAND_MARGIN_2 +798 0x0080 //TX_FDDRC_BAND_MARGIN_3 +799 0x0007 //TX_FDDRC_BLOCK_EXP +800 0x5000 //TX_FDDRC_THRD_2_0 +801 0x5000 //TX_FDDRC_THRD_2_1 +802 0x5000 //TX_FDDRC_THRD_2_2 +803 0x5000 //TX_FDDRC_THRD_2_3 +804 0x6400 //TX_FDDRC_THRD_3_0 +805 0x6400 //TX_FDDRC_THRD_3_1 +806 0x6400 //TX_FDDRC_THRD_3_2 +807 0x6400 //TX_FDDRC_THRD_3_3 +808 0x2000 //TX_FDDRC_SLANT_0_0 +809 0x2000 //TX_FDDRC_SLANT_0_1 +810 0x2000 //TX_FDDRC_SLANT_0_2 +811 0x2000 //TX_FDDRC_SLANT_0_3 +812 0x5333 //TX_FDDRC_SLANT_1_0 +813 0x5333 //TX_FDDRC_SLANT_1_1 +814 0x5333 //TX_FDDRC_SLANT_1_2 +815 0x5333 //TX_FDDRC_SLANT_1_3 +816 0x0010 //TX_DEADMIC_SILENCE_TH +817 0x0600 //TX_MIC_DEGRADE_TH +818 0x0078 //TX_DEADMIC_CNT +819 0x0078 //TX_MIC_DEGRADE_CNT +820 0x0000 //TX_FDDRC_RESRV_4 +821 0x0000 //TX_FDDRC_RESRV_5 +822 0x0000 //TX_FDDRC_RESRV_6 +823 0x7FFF //TX_KS_NOISEPASTE_FACTOR +824 0x0001 //TX_KS_CONFIG +825 0x7FFF //TX_KS_GAIN_MIN +826 0x0000 //TX_KS_RESRV_0 +827 0x0000 //TX_KS_RESRV_1 +828 0x0000 //TX_KS_RESRV_2 +829 0x7C00 //TX_LAMBDA_PKA_FP +830 0x2000 //TX_TPKA_FP +831 0x0080 //TX_MIN_G_FP +832 0x2000 //TX_MAX_G_FP +833 0x0FA0 //TX_FFP_FP_K_METAL +834 0x4000 //TX_A_POST_FLT_FP +835 0x0F5C //TX_RTO_OUTBEAM_TH +836 0x4CCD //TX_TPKA_FP_THD +837 0x0000 //TX_MAX_G_FP_BLK +838 0x0000 //TX_FFP_FADEIN +839 0x0000 //TX_FFP_FADEOUT +840 0x0000 //TX_WHISPERCTH +841 0x0000 //TX_WHISPERHOLDT +842 0x0000 //TX_WHISP_ENTHH +843 0x0000 //TX_WHISP_ENTHL +844 0x0000 //TX_WHISP_RTOTH +845 0x0000 //TX_WHISP_RTOTH2 +846 0x0096 //TX_MUTE_PERIOD +847 0x0000 //TX_FADE_IN_PERIOD +848 0x0100 //TX_FFP_RESRV_2 +849 0x0020 //TX_FFP_RESRV_3 +850 0x0000 //TX_FFP_RESRV_4 +851 0x0000 //TX_FFP_RESRV_5 +852 0x0000 //TX_FFP_RESRV_6 +853 0x0002 //TX_FILTINDX +854 0x0002 //TX_TDDRC_THRD_0 +855 0x0003 //TX_TDDRC_THRD_1 +856 0x1500 //TX_TDDRC_THRD_2 +857 0x1500 //TX_TDDRC_THRD_3 +858 0x3000 //TX_TDDRC_SLANT_0 +859 0x6E00 //TX_TDDRC_SLANT_1 +860 0x1000 //TX_TDDRC_ALPHA_UP_00 +861 0x7EB8 //TX_TDDRC_ALPHA_DWN_00 +862 0x0000 //TX_TDDRC_HMNC_FLAG +863 0x199A //TX_TDDRC_HMNC_GAIN +864 0x0000 //TX_TDDRC_SMT_FLAG +865 0x0CCD //TX_TDDRC_SMT_W +866 0x0650 //TX_TDDRC_DRC_GAIN +867 0x7FFF //TX_TDDRC_LMT_THRD +868 0x0000 //TX_TDDRC_LMT_ALPHA +869 0x0000 //TX_TFMASKLTH +870 0x0000 //TX_TFMASKLTHL +871 0x0CCD //TX_TFMASKHTH +872 0xECCD //TX_TFMASKLTH_BINVAD +873 0xFCCD //TX_TFMASKLTH_NS_EST +874 0xF800 //TX_TFMASKLTH_DOA +875 0x0CCD //TX_TFMASKTH_BLESSCUT +876 0x1000 //TX_B_LESSCUT_RTO_MASK +877 0x2000 //TX_SB_RHO_MEAN_TH_ABN +878 0x2000 //TX_B_POST_FLT_MASK +879 0x0000 //TX_B_POST_FLT_MASK1 +880 0x6333 //TX_GAIN_WIND_MASK +881 0x0000 //TX_TFMASK_BFSTRICT_MUSIC +882 0x0000 //TX_TFMASK_BFSTRICT_NOMUSIC +883 0x7333 //TX_FASTNS_OUTIN_TH +884 0x0CCD //TX_FASTNS_TFMASK_TH +885 0x0CCD //TX_FASTNS_TFMASKBIN_TH1 +886 0x0CCD //TX_FASTNS_TFMASKBIN_TH2 +887 0x0CCD //TX_FASTNS_TFMASKBIN_TH3 +888 0x0028 //TX_FASTNS_ARSPC_TH +889 0xC000 //TX_FASTNS_MASK5_TH +890 0x0810 //TX_POSTSSA_MIN_G_VR_MASK +891 0x1000 //TX_A_LESSCUT_RTO_MASK +892 0x1770 //TX_FASTNS_NOISETH +893 0xC000 //TX_FASTNS_SSA_THLFL +894 0xC000 //TX_FASTNS_SSA_THHFL +895 0xCCCC //TX_FASTNS_SSA_THLFH +896 0xD999 //TX_FASTNS_SSA_THHFH +897 0x2339 //TX_SENDFUNC_REG_MICMUTE +898 0x0021 //TX_SENDFUNC_REG_MICMUTE1 +899 0x02BC //TX_MICMUTE_RATIO_THR +900 0x0140 //TX_MICMUTE_AMP_THR +901 0x0004 //TX_MICMUTE_HPF_IND +902 0x00C0 //TX_MICMUTE_LOG_EYR_TH +903 0x0008 //TX_MICMUTE_CVG_TIME +904 0x0008 //TX_MICMUTE_RELEASE_TIME +905 0x01FE //TX_MIC_VOLUME_MIC0MUTE +906 0x0020 //TX_MICMUTE_EPD_OFFSET_0 +907 0x001E //TX_MICMUTE_FRQ_AEC_L +908 0x7999 //TX_MICMUTE_EAD_THR +909 0x7FFF //TX_MICMUTE_LAMBDA_CB_NLE +910 0x7FFF //TX_MICMUTE_LAMBDA_RE_EST +911 0x4000 //TX_DTD_THR1_MICMUTE_0 +912 0x7000 //TX_DTD_THR1_MICMUTE_1 +913 0x7FFF //TX_DTD_THR1_MICMUTE_2 +914 0x7FFF //TX_DTD_THR1_MICMUTE_3 +915 0x6CCC //TX_DTD_THR2_MICMUTE_0 +916 0x0400 //TX_MICMUTE_MIN_EQ_RE_EST_0 +917 0x0400 //TX_MICMUTE_MIN_EQ_RE_EST_1 +918 0x1000 //TX_MICMUTE_MIN_EQ_RE_EST_2 +919 0x7FFF //TX_MICMUTE_MIN_EQ_RE_EST_3 +920 0x7FFF //TX_MICMUTE_MIN_EQ_RE_EST_4 +921 0x4000 //TX_MICMUTE_C_POST_FLT +922 0x03E8 //TX_MICMUTE_DT_CUT_K +923 0x0001 //TX_MICMUTE_DT_CUT_THR +924 0x03E8 //TX_MICMUTE_DT_CUT_K2 +925 0x0001 //TX_MICMUTE_DT_CUT_THR2 +926 0x0064 //TX_MICMUTE_DT2_HOLD_N +927 0x1000 //TX_MICMUTE_RATIODTH_THCUT +928 0x1000 //TX_MICMUTE_B_POST_FLT_ECHOL +929 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOH +930 0x0400 //TX_MICMUTE_C_POST_FLT_MASK +931 0x7999 //TX_MICMUTE_RATIODTL_CUT_TH +932 0x0258 //TX_MICMUTE_DT_CUT_K1 +933 0x0800 //TX_MICMUTE_N2_SN_EST +934 0xFC00 //TX_MICMUTE_THR_SN_EST_0 +935 0x001C //TX_MICMUTE_MIN_G_CTRL_0 +936 0x6000 //TX_MICMUTE_A_POST_FILT_S_0 +937 0x7000 //TX_MICMUTE_B_POST_FILT_0 +938 0x2710 //TX_MIC1RUB_AMP_THR +939 0x0010 //TX_MIC1MUTE_RATIO_THR +940 0x0450 //TX_MIC1MUTE_AMP_THR +941 0x0008 //TX_MIC1MUTE_CVG_TIME +942 0x0008 //TX_MIC1MUTE_RELEASE_TIME +943 0x0000 //TX_AMS_RESRV_01 +944 0x0000 //TX_AMS_RESRV_02 +945 0x0000 //TX_AMS_RESRV_03 +946 0x0000 //TX_AMS_RESRV_04 +947 0x0000 //TX_AMS_RESRV_05 +948 0x0000 //TX_AMS_RESRV_06 +949 0x0000 //TX_AMS_RESRV_07 +950 0x0000 //TX_AMS_RESRV_08 +951 0x0000 //TX_AMS_RESRV_09 +952 0x0000 //TX_AMS_RESRV_10 +953 0x0000 //TX_AMS_RESRV_11 +954 0x0000 //TX_AMS_RESRV_12 +955 0x0000 //TX_AMS_RESRV_13 +956 0x0000 //TX_AMS_RESRV_14 +957 0x0000 //TX_AMS_RESRV_15 +958 0x0000 //TX_AMS_RESRV_16 +959 0x0000 //TX_AMS_RESRV_17 +960 0x0000 //TX_AMS_RESRV_18 +961 0x0000 //TX_AMS_RESRV_19 +#RX +0 0x203C //RX_RECVFUNC_MODE_0 +1 0x0000 //RX_RECVFUNC_MODE_1 +2 0x0003 //RX_SAMPLINGFREQ_SIG +3 0x0003 //RX_SAMPLINGFREQ_PROC +4 0x000A //RX_FRAME_SZ +5 0x0000 //RX_DELAY_OPT +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +10 0x05AA //RX_PGA +11 0x7FFF //RX_A_HP +12 0x4000 //RX_B_PE +13 0x5800 //RX_THR_PITCH_DET_0 +14 0x5000 //RX_THR_PITCH_DET_1 +15 0x4000 //RX_THR_PITCH_DET_2 +16 0x0008 //RX_PITCH_BFR_LEN +17 0x0003 //RX_SBD_PITCH_DET +18 0x0100 //RX_PP_RESRV_0 +19 0x0020 //RX_PP_RESRV_1 +20 0x0600 //RX_N_SN_EST +21 0x000C //RX_N2_SN_EST +22 0x000F //RX_NS_LVL_CTRL +23 0xF800 //RX_THR_SN_EST +24 0x7E00 //RX_LAMBDA_PFILT +25 0x000A //RX_FENS_RESRV_0 +26 0x0190 //RX_FENS_RESRV_1 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +30 0x0002 //RX_EXTRA_NS_L +31 0x0800 //RX_EXTRA_NS_A +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +35 0x199A //RX_A_POST_FLT +36 0x0000 //RX_LMT_THRD +37 0x4000 //RX_LMT_ALPHA +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4C //RX_FDEQ_GAIN_2 +42 0x5064 //RX_FDEQ_GAIN_3 +43 0x7076 //RX_FDEQ_GAIN_4 +44 0x897A //RX_FDEQ_GAIN_5 +45 0x7C80 //RX_FDEQ_GAIN_6 +46 0x8888 //RX_FDEQ_GAIN_7 +47 0x949C //RX_FDEQ_GAIN_8 +48 0x96A4 //RX_FDEQ_GAIN_9 +49 0xA9A0 //RX_FDEQ_GAIN_10 +50 0x9487 //RX_FDEQ_GAIN_11 +51 0x6F64 //RX_FDEQ_GAIN_12 +52 0x625A //RX_FDEQ_GAIN_13 +53 0x5D80 //RX_FDEQ_GAIN_14 +54 0x8890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0404 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x141E //RX_FDEQ_BIN_13 +77 0x3728 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +111 0x0002 //RX_FILTINDX +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0551 //RX_TDDRC_DRC_GAIN +125 0x7C00 //RX_LAMBDA_PKA_FP +126 0x13E0 //RX_TPKA_FP +127 0x0080 //RX_MIN_G_FP +128 0x2000 //RX_MAX_G_FP +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +131 0x0000 //RX_MAXLEVEL_CNG +132 0x3000 //RX_BWE_UV_TH +133 0x3000 //RX_BWE_UV_TH2 +134 0x1800 //RX_BWE_UV_TH3 +135 0x1000 //RX_BWE_V_TH +136 0x04CD //RX_BWE_GAIN1_V_TH1 +137 0x0F33 //RX_BWE_GAIN1_V_TH2 +138 0x7333 //RX_BWE_UV_EQ +139 0x199A //RX_BWE_V_EQ +140 0x7333 //RX_BWE_TONE_TH +141 0x0004 //RX_BWE_UV_HOLD_T +142 0x6CCD //RX_BWE_GAIN2_ALPHA +143 0x799A //RX_BWE_GAIN3_ALPHA +144 0x001E //RX_BWE_CUTOFF +145 0x3000 //RX_BWE_GAINFILL +146 0x3200 //RX_BWE_MAXTH_TONE +147 0x2000 //RX_BWE_EQ_0 +148 0x2000 //RX_BWE_EQ_1 +149 0x2000 //RX_BWE_EQ_2 +150 0x2000 //RX_BWE_EQ_3 +151 0x2000 //RX_BWE_EQ_4 +152 0x2000 //RX_BWE_EQ_5 +153 0x2000 //RX_BWE_EQ_6 +154 0x0000 //RX_BWE_RESRV_0 +155 0x0000 //RX_BWE_RESRV_1 +156 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x056F //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4C //RX_FDEQ_GAIN_2 +42 0x586E //RX_FDEQ_GAIN_3 +43 0x8496 //RX_FDEQ_GAIN_4 +44 0x968E //RX_FDEQ_GAIN_5 +45 0x8488 //RX_FDEQ_GAIN_6 +46 0x8884 //RX_FDEQ_GAIN_7 +47 0x9CA4 //RX_FDEQ_GAIN_8 +48 0x98A8 //RX_FDEQ_GAIN_9 +49 0xBEB8 //RX_FDEQ_GAIN_10 +50 0x918D //RX_FDEQ_GAIN_11 +51 0x7566 //RX_FDEQ_GAIN_12 +52 0x6460 //RX_FDEQ_GAIN_13 +53 0x6174 //RX_FDEQ_GAIN_14 +54 0x7890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0404 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D09 //RX_FDEQ_BIN_9 +73 0x0819 //RX_FDEQ_BIN_10 +74 0x1E19 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x141E //RX_FDEQ_BIN_13 +77 0x3728 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x000A //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x056F //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4C //RX_FDEQ_GAIN_2 +42 0x586E //RX_FDEQ_GAIN_3 +43 0x8496 //RX_FDEQ_GAIN_4 +44 0x968E //RX_FDEQ_GAIN_5 +45 0x8488 //RX_FDEQ_GAIN_6 +46 0x8884 //RX_FDEQ_GAIN_7 +47 0x9CA4 //RX_FDEQ_GAIN_8 +48 0x98A8 //RX_FDEQ_GAIN_9 +49 0xBEB8 //RX_FDEQ_GAIN_10 +50 0x918D //RX_FDEQ_GAIN_11 +51 0x7566 //RX_FDEQ_GAIN_12 +52 0x6460 //RX_FDEQ_GAIN_13 +53 0x6174 //RX_FDEQ_GAIN_14 +54 0x7890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0404 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D09 //RX_FDEQ_BIN_9 +73 0x0819 //RX_FDEQ_BIN_10 +74 0x1E19 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x141E //RX_FDEQ_BIN_13 +77 0x3728 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0010 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x056F //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4C //RX_FDEQ_GAIN_2 +42 0x586E //RX_FDEQ_GAIN_3 +43 0x8496 //RX_FDEQ_GAIN_4 +44 0x968E //RX_FDEQ_GAIN_5 +45 0x8488 //RX_FDEQ_GAIN_6 +46 0x8884 //RX_FDEQ_GAIN_7 +47 0x9CA4 //RX_FDEQ_GAIN_8 +48 0x98A8 //RX_FDEQ_GAIN_9 +49 0xBEB8 //RX_FDEQ_GAIN_10 +50 0x918D //RX_FDEQ_GAIN_11 +51 0x7566 //RX_FDEQ_GAIN_12 +52 0x6460 //RX_FDEQ_GAIN_13 +53 0x6174 //RX_FDEQ_GAIN_14 +54 0x7890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0404 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D09 //RX_FDEQ_BIN_9 +73 0x0819 //RX_FDEQ_BIN_10 +74 0x1E19 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x141E //RX_FDEQ_BIN_13 +77 0x3728 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x001B //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x056F //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4C //RX_FDEQ_GAIN_2 +42 0x586E //RX_FDEQ_GAIN_3 +43 0x8496 //RX_FDEQ_GAIN_4 +44 0x968E //RX_FDEQ_GAIN_5 +45 0x8488 //RX_FDEQ_GAIN_6 +46 0x8884 //RX_FDEQ_GAIN_7 +47 0x9CA4 //RX_FDEQ_GAIN_8 +48 0x98A8 //RX_FDEQ_GAIN_9 +49 0xBEB8 //RX_FDEQ_GAIN_10 +50 0x918D //RX_FDEQ_GAIN_11 +51 0x7566 //RX_FDEQ_GAIN_12 +52 0x6460 //RX_FDEQ_GAIN_13 +53 0x6174 //RX_FDEQ_GAIN_14 +54 0x7890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0404 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D09 //RX_FDEQ_BIN_9 +73 0x0819 //RX_FDEQ_BIN_10 +74 0x1E19 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x141E //RX_FDEQ_BIN_13 +77 0x3728 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0035 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x056F //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4C //RX_FDEQ_GAIN_2 +42 0x586E //RX_FDEQ_GAIN_3 +43 0x8496 //RX_FDEQ_GAIN_4 +44 0x968E //RX_FDEQ_GAIN_5 +45 0x8488 //RX_FDEQ_GAIN_6 +46 0x8884 //RX_FDEQ_GAIN_7 +47 0x9CA4 //RX_FDEQ_GAIN_8 +48 0x98A8 //RX_FDEQ_GAIN_9 +49 0xBEB8 //RX_FDEQ_GAIN_10 +50 0x918D //RX_FDEQ_GAIN_11 +51 0x7566 //RX_FDEQ_GAIN_12 +52 0x6460 //RX_FDEQ_GAIN_13 +53 0x6174 //RX_FDEQ_GAIN_14 +54 0x7890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0404 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D09 //RX_FDEQ_BIN_9 +73 0x0819 //RX_FDEQ_BIN_10 +74 0x1E19 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x141E //RX_FDEQ_BIN_13 +77 0x3728 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0047 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x056F //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4C //RX_FDEQ_GAIN_2 +42 0x586E //RX_FDEQ_GAIN_3 +43 0x8496 //RX_FDEQ_GAIN_4 +44 0x968E //RX_FDEQ_GAIN_5 +45 0x8488 //RX_FDEQ_GAIN_6 +46 0x8884 //RX_FDEQ_GAIN_7 +47 0x9CA4 //RX_FDEQ_GAIN_8 +48 0x98A8 //RX_FDEQ_GAIN_9 +49 0xBEB8 //RX_FDEQ_GAIN_10 +50 0x918D //RX_FDEQ_GAIN_11 +51 0x7566 //RX_FDEQ_GAIN_12 +52 0x6460 //RX_FDEQ_GAIN_13 +53 0x6174 //RX_FDEQ_GAIN_14 +54 0x7890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0404 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D09 //RX_FDEQ_BIN_9 +73 0x0819 //RX_FDEQ_BIN_10 +74 0x1E19 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x141E //RX_FDEQ_BIN_13 +77 0x3728 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0076 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x056F //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4C //RX_FDEQ_GAIN_2 +42 0x586E //RX_FDEQ_GAIN_3 +43 0x8496 //RX_FDEQ_GAIN_4 +44 0x968E //RX_FDEQ_GAIN_5 +45 0x8488 //RX_FDEQ_GAIN_6 +46 0x8884 //RX_FDEQ_GAIN_7 +47 0x9CA4 //RX_FDEQ_GAIN_8 +48 0x98A8 //RX_FDEQ_GAIN_9 +49 0xBEB8 //RX_FDEQ_GAIN_10 +50 0x918D //RX_FDEQ_GAIN_11 +51 0x7566 //RX_FDEQ_GAIN_12 +52 0x6460 //RX_FDEQ_GAIN_13 +53 0x6174 //RX_FDEQ_GAIN_14 +54 0x7890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0404 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D09 //RX_FDEQ_BIN_9 +73 0x0819 //RX_FDEQ_BIN_10 +74 0x1E19 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x141E //RX_FDEQ_BIN_13 +77 0x3728 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#RX 2 +157 0x003C //RX_RECVFUNC_MODE_0 +158 0x0000 //RX_RECVFUNC_MODE_1 +159 0x0003 //RX_SAMPLINGFREQ_SIG +160 0x0003 //RX_SAMPLINGFREQ_PROC +161 0x000A //RX_FRAME_SZ +162 0x0000 //RX_DELAY_OPT +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +167 0x05AA //RX_PGA +168 0x7FFF //RX_A_HP +169 0x4000 //RX_B_PE +170 0x5800 //RX_THR_PITCH_DET_0 +171 0x5000 //RX_THR_PITCH_DET_1 +172 0x4000 //RX_THR_PITCH_DET_2 +173 0x0008 //RX_PITCH_BFR_LEN +174 0x0003 //RX_SBD_PITCH_DET +175 0x0100 //RX_PP_RESRV_0 +176 0x0020 //RX_PP_RESRV_1 +177 0x0600 //RX_N_SN_EST +178 0x000C //RX_N2_SN_EST +179 0x000F //RX_NS_LVL_CTRL +180 0xF800 //RX_THR_SN_EST +181 0x7E00 //RX_LAMBDA_PFILT +182 0x000A //RX_FENS_RESRV_0 +183 0x0190 //RX_FENS_RESRV_1 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +187 0x0002 //RX_EXTRA_NS_L +188 0x0800 //RX_EXTRA_NS_A +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +192 0x199A //RX_A_POST_FLT +193 0x0000 //RX_LMT_THRD +194 0x4000 //RX_LMT_ALPHA +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +268 0x0002 //RX_FILTINDX +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +282 0x7C00 //RX_LAMBDA_PKA_FP +283 0x13E0 //RX_TPKA_FP +284 0x0080 //RX_MIN_G_FP +285 0x2000 //RX_MAX_G_FP +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +288 0x0000 //RX_MAXLEVEL_CNG +289 0x3000 //RX_BWE_UV_TH +290 0x3000 //RX_BWE_UV_TH2 +291 0x1800 //RX_BWE_UV_TH3 +292 0x1000 //RX_BWE_V_TH +293 0x04CD //RX_BWE_GAIN1_V_TH1 +294 0x0F33 //RX_BWE_GAIN1_V_TH2 +295 0x7333 //RX_BWE_UV_EQ +296 0x199A //RX_BWE_V_EQ +297 0x7333 //RX_BWE_TONE_TH +298 0x0004 //RX_BWE_UV_HOLD_T +299 0x6CCD //RX_BWE_GAIN2_ALPHA +300 0x799A //RX_BWE_GAIN3_ALPHA +301 0x001E //RX_BWE_CUTOFF +302 0x3000 //RX_BWE_GAINFILL +303 0x3200 //RX_BWE_MAXTH_TONE +304 0x2000 //RX_BWE_EQ_0 +305 0x2000 //RX_BWE_EQ_1 +306 0x2000 //RX_BWE_EQ_2 +307 0x2000 //RX_BWE_EQ_3 +308 0x2000 //RX_BWE_EQ_4 +309 0x2000 //RX_BWE_EQ_5 +310 0x2000 //RX_BWE_EQ_6 +311 0x0000 //RX_BWE_RESRV_0 +312 0x0000 //RX_BWE_RESRV_1 +313 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x000A //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0010 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x001B //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0032 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0047 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0076 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 + +#CASE_NAME HANDSET-HANDSET_HAC-RESERVE2-SWB +#PARAM_MODE FULL +#PARAM_TYPE TX+2RX +#TOTAL_CUSTOM_STEP 7+7 +#TX +0 0x0000 //TX_OPERATION_MODE_0 +1 0x0000 //TX_OPERATION_MODE_1 +2 0x0076 //TX_PATCH_REG +3 0x6F7F //TX_SENDFUNC_MODE_0 +4 0x0000 //TX_SENDFUNC_MODE_1 +5 0x0002 //TX_NUM_MIC +6 0x0003 //TX_SAMPLINGFREQ_SIG +7 0x0003 //TX_SAMPLINGFREQ_PROC +8 0x000A //TX_FRAME_SZ_SIG +9 0x000A //TX_FRAME_SZ +10 0x0000 //TX_DELAY_OPT +11 0x0028 //TX_MAX_TAIL_LENGTH +12 0x0001 //TX_NUM_LOUTCHN +13 0x0001 //TX_MAXNUM_AECREF +14 0x0000 //TX_DBG_FUNC_REG +15 0x0000 //TX_DBG_FUNC_REG1 +16 0x0000 //TX_SYS_RESRV_0 +17 0x0000 //TX_SYS_RESRV_1 +18 0x0000 //TX_SYS_RESRV_2 +19 0x0000 //TX_SYS_RESRV_3 +20 0x0000 //TX_DIST2REF0 +21 0x00A3 //TX_DIST2REF1 +22 0x0000 //TX_DIST2REF_02 +23 0x0000 //TX_DIST2REF_03 +24 0x0000 //TX_DIST2REF_04 +25 0x0000 //TX_DIST2REF_05 +26 0x0000 //TX_MMIC +27 0x1000 //TX_PGA_0 +28 0x1000 //TX_PGA_1 +29 0x1000 //TX_PGA_2 +30 0x0000 //TX_PGA_3 +31 0x0000 //TX_PGA_4 +32 0x0000 //TX_PGA_5 +33 0x0000 //TX_MIC_PAIRS +34 0x0000 //TX_MIC_PAIRS_HS +35 0x0002 //TX_MICS_FOR_BF +36 0x0000 //TX_MIC_PAIRS_FORL1 +37 0x0002 //TX_MICS_OF_PAIR0 +38 0x0002 //TX_MICS_OF_PAIR1 +39 0x0002 //TX_MICS_OF_PAIR2 +40 0x0002 //TX_MICS_OF_PAIR3 +41 0x0000 //TX_MIC_DATA_SRC0 +42 0x0002 //TX_MIC_DATA_SRC1 +43 0x0001 //TX_MIC_DATA_SRC2 +44 0x0000 //TX_MIC_DATA_SRC3 +45 0x0000 //TX_MIC_PAIR_CH_04 +46 0x0000 //TX_MIC_PAIR_CH_05 +47 0x0000 //TX_MIC_PAIR_CH_10 +48 0x0000 //TX_MIC_PAIR_CH_11 +49 0x0000 //TX_MIC_PAIR_CH_12 +50 0x0000 //TX_MIC_PAIR_CH_13 +51 0x0000 //TX_MIC_PAIR_CH_14 +52 0x05DC //TX_HD_BIN_MASK +53 0x0010 //TX_HD_SUBAND_MASK +54 0x19A1 //TX_HD_FRAME_AVG_MASK +55 0x0320 //TX_HD_MIN_FRQ +56 0x1000 //TX_HD_ALPHA_PSD +57 0x1100 //TX_T_PHPR1 +58 0x0000 //TX_T_PHPR2 +59 0x0000 //TX_T_PTPR +60 0x0000 //TX_T_PNPR +61 0x0000 //TX_T_PAPR1 +62 0xEE6C //TX_T_PSDVAT +63 0x0800 //TX_CNT +64 0x4000 //TX_ANTI_HOWL_GAIN +65 0x0001 //TX_MICFORBFMARK_0 +66 0x0001 //TX_MICFORBFMARK_1 +67 0x0001 //TX_MICFORBFMARK_2 +68 0x0001 //TX_MICFORBFMARK_3 +69 0x0001 //TX_MICFORBFMARK_4 +70 0x0001 //TX_MICFORBFMARK_5 +71 0x0000 //TX_DIST2REF_10 +72 0x3A66 //TX_DIST2REF_11 +73 0x0000 //TX_DIST2REF2 +74 0x0000 //TX_DIST2REF_13 +75 0x0000 //TX_DIST2REF_14 +76 0x0000 //TX_DIST2REF_15 +77 0x0000 //TX_DIST2REF_20 +78 0x0000 //TX_DIST2REF_21 +79 0x0000 //TX_DIST2REF_22 +80 0x0000 //TX_DIST2REF_23 +81 0x0000 //TX_DIST2REF_24 +82 0x0000 //TX_DIST2REF_25 +83 0x0000 //TX_DIST2REF_30 +84 0x0000 //TX_DIST2REF_31 +85 0x0000 //TX_DIST2REF_32 +86 0x0000 //TX_DIST2REF_33 +87 0x0000 //TX_DIST2REF_34 +88 0x0000 //TX_DIST2REF_35 +89 0x0000 //TX_MIC_LOC_00 +90 0x0000 //TX_MIC_LOC_01 +91 0x0000 //TX_MIC_LOC_02 +92 0x0000 //TX_MIC_LOC_03 +93 0x0000 //TX_MIC_LOC_04 +94 0x0000 //TX_MIC_LOC_05 +95 0x0000 //TX_MIC_LOC_10 +96 0x0000 //TX_MIC_LOC_11 +97 0x0000 //TX_MIC_LOC_12 +98 0x0000 //TX_MIC_LOC_13 +99 0x0000 //TX_MIC_LOC_14 +100 0x0000 //TX_MIC_LOC_15 +101 0x0000 //TX_MIC_LOC_20 +102 0x0000 //TX_MIC_LOC_21 +103 0x0000 //TX_MIC_LOC_22 +104 0x0000 //TX_MIC_LOC_23 +105 0x0000 //TX_MIC_LOC_24 +106 0x0000 //TX_MIC_LOC_25 +107 0x0200 //TX_MIC_REFBLK_VOLUME +108 0x0AAC //TX_MIC_BLOCK_VOLUME +109 0x0000 //TX_INVERSE_MASK +110 0x0000 //TX_ADCS_MASK +111 0x04D0 //TX_ADCS_GAIN +112 0x4000 //TX_NFC_GAINFAC +113 0x0000 //TX_MAINMIC_BLKFACTOR +114 0x0000 //TX_REFMIC_BLKFACTOR +115 0x0000 //TX_BLMIC_BLKFACTOR +116 0x0000 //TX_BRMIC_BLKFACTOR +117 0x0031 //TX_MICBLK_START_BIN +118 0x0060 //TX_MICBLK_END_BIN +119 0x0015 //TX_MICBLK_FE_HOLD +120 0xFFF2 //TX_MICBLK_MR_EXP_TH +121 0xFFF2 //TX_MICBLK_LR_EXP_TH +122 0x0000 //TX_FENE_HOLD +123 0x4000 //TX_FE_ENER_TH_MTS +124 0x0004 //TX_FE_ENER_TH_EXP +125 0x6000 //TX_C_POST_FLT_MIC_MAINBLK +126 0x6000 //TX_C_POST_FLT_MIC_REFBLK +127 0x0010 //TX_MIC_BLOCK_N +128 0x7E56 //TX_A_HP +129 0x4000 //TX_B_PE +130 0x1800 //TX_THR_PITCH_DET_0 +131 0x1000 //TX_THR_PITCH_DET_1 +132 0x0800 //TX_THR_PITCH_DET_2 +133 0x0008 //TX_PITCH_BFR_LEN +134 0x0003 //TX_SBD_PITCH_DET +135 0x0050 //TX_TD_AEC_L +136 0x4000 //TX_MU0_UNP_TD_AEC +137 0x1000 //TX_MU0_PTD_TD_AEC +138 0x0000 //TX_PP_RESRV_0 +139 0x2A94 //TX_PP_RESRV_1 +140 0x55F0 //TX_PP_RESRV_2 +141 0x0000 //TX_PP_RESRV_3 +142 0x0000 //TX_PP_RESRV_4 +143 0x0000 //TX_PP_RESRV_5 +144 0x0000 //TX_PP_RESRV_6 +145 0x0000 //TX_PP_RESRV_7 +146 0x0028 //TX_TAIL_LENGTH +147 0x0080 //TX_AEC_REF_GAIN_0 +148 0x0800 //TX_AEC_REF_GAIN_1 +149 0x0800 //TX_AEC_REF_GAIN_2 +150 0x7900 //TX_EAD_THR +151 0x2000 //TX_THR_RE_EST +152 0x0400 //TX_MIN_EQ_RE_EST_0 +153 0x0400 //TX_MIN_EQ_RE_EST_1 +154 0x0800 //TX_MIN_EQ_RE_EST_2 +155 0x0800 //TX_MIN_EQ_RE_EST_3 +156 0x1000 //TX_MIN_EQ_RE_EST_4 +157 0x1000 //TX_MIN_EQ_RE_EST_5 +158 0x1000 //TX_MIN_EQ_RE_EST_6 +159 0x1000 //TX_MIN_EQ_RE_EST_7 +160 0x1000 //TX_MIN_EQ_RE_EST_8 +161 0x1000 //TX_MIN_EQ_RE_EST_9 +162 0x1000 //TX_MIN_EQ_RE_EST_10 +163 0x1000 //TX_MIN_EQ_RE_EST_11 +164 0x1000 //TX_MIN_EQ_RE_EST_12 +165 0x3000 //TX_LAMBDA_RE_EST +166 0x1000 //TX_LAMBDA_CB_NLE +167 0x1800 //TX_C_POST_FLT +168 0x4000 //TX_GAIN_NP +169 0x003C //TX_SE_HOLD_N +170 0x0046 //TX_DT_HOLD_N +171 0x03E8 //TX_DT2_HOLD_N +172 0x6666 //TX_AEC_RESRV_0 +173 0x0000 //TX_AEC_RESRV_1 +174 0x0014 //TX_AEC_RESRV_2 +175 0x0000 //TX_MIC_DELAY_LENGTH +176 0x0000 //TX_REF_DELAY_LENGTH +177 0x0000 //TX_ADD_LINEIN_GAINL +178 0x0000 //TX_ADD_LINEIN_GAINH +179 0x0000 //TX_MIN_EQ_RE_EST_14 +180 0x0000 //TX_DTD_THR1_8 +181 0x7FFF //TX_DTD_THR2_8 +182 0x0000 //TX_DTD_MIC_BLK2 +183 0x0008 //TX_FRQ_LIN_LEN +184 0x7FFF //TX_FRQ_AEC_LEN_RHO +185 0x6000 //TX_MU0_UNP_FRQ_AEC +186 0x4000 //TX_MU0_PTD_FRQ_AEC +187 0x000A //TX_MINENOISETH +188 0x0800 //TX_MU0_RE_EST +189 0x0001 //TX_AEC_NUM_CH +190 0x0000 //TX_BIGECHOATTENUATION_MAX +191 0x2000 //TX_A_POST_FLT_MICBLK +192 0x0000 //TX_BLKENERTH +193 0x0000 //TX_BLKENERHIGHTH +194 0x0000 //TX_NORMENERTH +195 0x0000 //TX_NORMENERHIGHTH +196 0x0000 //TX_NORMENERHIGHTHL +197 0x7000 //TX_DTD_THR1_0 +198 0x7000 //TX_DTD_THR1_1 +199 0x7000 //TX_DTD_THR1_2 +200 0x7F00 //TX_DTD_THR1_3 +201 0x7F00 //TX_DTD_THR1_4 +202 0x7F00 //TX_DTD_THR1_5 +203 0x7F00 //TX_DTD_THR1_6 +204 0x2000 //TX_DTD_THR2_0 +205 0x2000 //TX_DTD_THR2_1 +206 0x2000 //TX_DTD_THR2_2 +207 0x1000 //TX_DTD_THR2_3 +208 0x1000 //TX_DTD_THR2_4 +209 0x1000 //TX_DTD_THR2_5 +210 0x1000 //TX_DTD_THR2_6 +211 0x6000 //TX_DTD_THR3 +212 0x0177 //TX_SPK_CUT_K +213 0x1B58 //TX_DT_CUT_K +214 0x0100 //TX_DT_CUT_THR +215 0x04EB //TX_COMFORT_G +216 0x01F4 //TX_POWER_YOUT_TH +217 0x4000 //TX_FDPFGAINECHO +218 0x0000 //TX_DTD_HD_THR +219 0x0000 //TX_SPK_CUT_K_S +220 0x0000 //TX_DTD_MIC_BLK +221 0x0400 //TX_ADPT_STRICT_L +222 0x0200 //TX_ADPT_STRICT_H +223 0x0C00 //TX_RATIO_DT_L_TH_LOW +224 0x2000 //TX_RATIO_DT_H_TH_LOW +225 0x1800 //TX_RATIO_DT_L_TH_HIGH +226 0x3000 //TX_RATIO_DT_H_TH_HIGH +227 0x0A00 //TX_RATIO_DT_L0_TH +228 0x7000 //TX_B_POST_FILT_ECHO_L +229 0x7FFF //TX_B_POST_FILT_ECHO_H +230 0x0200 //TX_MIN_G_CTRL_ECHO +231 0x7FFF //TX_B_LESSCUT_RTO_ECHO +232 0x0000 //TX_EPD_OFFSET_00 +233 0x0000 //TX_EPD_OFFST_01 +234 0x1388 //TX_RATIO_DT_L0_TH_HIGH +235 0x3A98 //TX_RATIO_DT_H_TH_CUT +236 0x7FFF //TX_MIN_EQ_RE_EST_13 +237 0x0000 //TX_DTD_THR1_7 +238 0x0000 //TX_DTD_THR2_7 +239 0x0800 //TX_DT_RESRV_7 +240 0x0800 //TX_DT_RESRV_8 +241 0x0000 //TX_DT_RESRV_9 +242 0xF600 //TX_THR_SN_EST_0 +243 0xFA00 //TX_THR_SN_EST_1 +244 0xFA00 //TX_THR_SN_EST_2 +245 0xF800 //TX_THR_SN_EST_3 +246 0xF800 //TX_THR_SN_EST_4 +247 0xF800 //TX_THR_SN_EST_5 +248 0xF800 //TX_THR_SN_EST_6 +249 0xF700 //TX_THR_SN_EST_7 +250 0x0000 //TX_DELTA_THR_SN_EST_0 +251 0x0200 //TX_DELTA_THR_SN_EST_1 +252 0x0200 //TX_DELTA_THR_SN_EST_2 +253 0x0200 //TX_DELTA_THR_SN_EST_3 +254 0x0100 //TX_DELTA_THR_SN_EST_4 +255 0x0200 //TX_DELTA_THR_SN_EST_5 +256 0x0100 //TX_DELTA_THR_SN_EST_6 +257 0x0200 //TX_DELTA_THR_SN_EST_7 +258 0x4000 //TX_LAMBDA_NN_EST_0 +259 0x4000 //TX_LAMBDA_NN_EST_1 +260 0x4000 //TX_LAMBDA_NN_EST_2 +261 0x4000 //TX_LAMBDA_NN_EST_3 +262 0x4000 //TX_LAMBDA_NN_EST_4 +263 0x4000 //TX_LAMBDA_NN_EST_5 +264 0x4000 //TX_LAMBDA_NN_EST_6 +265 0x4000 //TX_LAMBDA_NN_EST_7 +266 0x0400 //TX_N_SN_EST +267 0x001E //TX_INBEAM_T +268 0x0041 //TX_INBEAMHOLDT +269 0x2000 //TX_G_STRICT +270 0x2000 //TX_EQ_THR_BF +271 0x799A //TX_LAMBDA_EQ_BF +272 0x1000 //TX_NE_RTO_TH +273 0x1000 //TX_NE_RTO_TH_L +274 0x1000 //TX_MAINREFRTOH_TH_H +275 0x0600 //TX_MAINREFRTOH_TH_L +276 0x2000 //TX_MAINREFRTO_TH_H +277 0x1400 //TX_MAINREFRTO_TH_L +278 0x0000 //TX_MAINREFRTO_TH_EQ +279 0x1000 //TX_B_POST_FLT_0 +280 0x1000 //TX_B_POST_FLT_1 +281 0x0014 //TX_NS_LVL_CTRL_0 +282 0x002C //TX_NS_LVL_CTRL_1 +283 0x0016 //TX_NS_LVL_CTRL_2 +284 0x0018 //TX_NS_LVL_CTRL_3 +285 0x0016 //TX_NS_LVL_CTRL_4 +286 0x0012 //TX_NS_LVL_CTRL_5 +287 0x0016 //TX_NS_LVL_CTRL_6 +288 0x0017 //TX_NS_LVL_CTRL_7 +289 0x000E //TX_MIN_GAIN_S_0 +290 0x000D //TX_MIN_GAIN_S_1 +291 0x0012 //TX_MIN_GAIN_S_2 +292 0x0010 //TX_MIN_GAIN_S_3 +293 0x0012 //TX_MIN_GAIN_S_4 +294 0x0012 //TX_MIN_GAIN_S_5 +295 0x0012 //TX_MIN_GAIN_S_6 +296 0x0012 //TX_MIN_GAIN_S_7 +297 0x6000 //TX_NMOS_SUP +298 0x0000 //TX_NS_MAX_PRI_SNR_TH +299 0x0000 //TX_NMOS_SUP_MENSA +300 0x7FFF //TX_SNRI_SUP_0 +301 0x2000 //TX_SNRI_SUP_1 +302 0x2000 //TX_SNRI_SUP_2 +303 0x6000 //TX_SNRI_SUP_3 +304 0x6000 //TX_SNRI_SUP_4 +305 0x6000 //TX_SNRI_SUP_5 +306 0x3000 //TX_SNRI_SUP_6 +307 0x6000 //TX_SNRI_SUP_7 +308 0x6000 //TX_THR_LFNS +309 0x0017 //TX_G_LFNS +310 0x09C4 //TX_GAIN0_NTH +311 0x000A //TX_MUSIC_MORENS +312 0x7FFF //TX_A_POST_FILT_0 +313 0x2000 //TX_A_POST_FILT_1 +314 0x4000 //TX_A_POST_FILT_S_0 +315 0x4000 //TX_A_POST_FILT_S_1 +316 0x4000 //TX_A_POST_FILT_S_2 +317 0x4000 //TX_A_POST_FILT_S_3 +318 0x4000 //TX_A_POST_FILT_S_4 +319 0x4000 //TX_A_POST_FILT_S_5 +320 0x5000 //TX_A_POST_FILT_S_6 +321 0x7000 //TX_A_POST_FILT_S_7 +322 0x1000 //TX_B_POST_FILT_0 +323 0x5000 //TX_B_POST_FILT_1 +324 0x6000 //TX_B_POST_FILT_2 +325 0x6000 //TX_B_POST_FILT_3 +326 0x2000 //TX_B_POST_FILT_4 +327 0x1000 //TX_B_POST_FILT_5 +328 0x3000 //TX_B_POST_FILT_6 +329 0x3000 //TX_B_POST_FILT_7 +330 0x1000 //TX_B_LESSCUT_RTO_S_0 +331 0x1000 //TX_B_LESSCUT_RTO_S_1 +332 0x1000 //TX_B_LESSCUT_RTO_S_2 +333 0x1000 //TX_B_LESSCUT_RTO_S_3 +334 0x1000 //TX_B_LESSCUT_RTO_S_4 +335 0x1000 //TX_B_LESSCUT_RTO_S_5 +336 0x1000 //TX_B_LESSCUT_RTO_S_6 +337 0x1000 //TX_B_LESSCUT_RTO_S_7 +338 0x7E14 //TX_LAMBDA_PFILT +339 0x7C29 //TX_LAMBDA_PFILT_S_0 +340 0x7C29 //TX_LAMBDA_PFILT_S_1 +341 0x7C29 //TX_LAMBDA_PFILT_S_2 +342 0x7C29 //TX_LAMBDA_PFILT_S_3 +343 0x7C29 //TX_LAMBDA_PFILT_S_4 +344 0x7C29 //TX_LAMBDA_PFILT_S_5 +345 0x7C29 //TX_LAMBDA_PFILT_S_6 +346 0x7C29 //TX_LAMBDA_PFILT_S_7 +347 0x07D0 //TX_K_PEPPER +348 0x0800 //TX_A_PEPPER +349 0x1D4C //TX_K_PEPPER_HF +350 0x0400 //TX_A_PEPPER_HF +351 0x0001 //TX_HMNC_BST_FLG +352 0x4000 //TX_HMNC_BST_THR +353 0x0800 //TX_DT_BINVAD_TH_0 +354 0x0800 //TX_DT_BINVAD_TH_1 +355 0x0800 //TX_DT_BINVAD_TH_2 +356 0x0800 //TX_DT_BINVAD_TH_3 +357 0x0000 //TX_DT_BINVAD_ENDF +358 0x1000 //TX_C_POST_FLT_DT +359 0x7FFF //TX_NS_B_POST_FLT_LESSCUT +360 0x0100 //TX_DT_BOOST +361 0x0000 //TX_BF_SGRAD_FLG +362 0x0005 //TX_BF_DVG_TH +363 0x001E //TX_SN_C_F +364 0x0000 //TX_K_APT +365 0x0001 //TX_NOISEDET +366 0x0190 //TX_NDETCT +367 0x000A //TX_NOISE_TH_0 +368 0x7FFF //TX_NOISE_TH_0_2 +369 0x7FFF //TX_NOISE_TH_0_3 +370 0x01F4 //TX_NOISE_TH_1 +371 0x0DAC //TX_NOISE_TH_2 +372 0x2134 //TX_NOISE_TH_3 +373 0x6978 //TX_NOISE_TH_4 +374 0x57E4 //TX_NOISE_TH_5 +375 0x4BD6 //TX_NOISE_TH_5_2 +376 0x0001 //TX_NOISE_TH_5_3 +377 0x4E20 //TX_NOISE_TH_5_4 +378 0x1194 //TX_NOISE_TH_6 +379 0x0014 //TX_MINENOISE_TH +380 0xD508 //TX_MORENS_TFMASK_TH +381 0x0001 //TX_DRC_QUIET_FLOOR +382 0x6D60 //TX_RATIODTL_CUT_TH +383 0x0DAC //TX_DT_CUT_K1 +384 0x00A5 //TX_OUT_ENER_S_TH_CLEAN +385 0x00A5 //TX_OUT_ENER_S_TH_LESSCLEAN +386 0x00A5 //TX_OUT_ENER_S_TH_NOISY +387 0x0029 //TX_OUT_ENER_TH_NOISE +388 0x0200 //TX_OUT_ENER_TH_SPEECH +389 0x2000 //TX_SN_NPB_GAIN +390 0x0000 //TX_NN_NPB_GAIN +391 0x3000 //TX_POST_MASK_SUP_HSNE +392 0x07D0 //TX_TAIL_DET_TH +393 0x7FFF //TX_B_LESSCUT_RTO_WTA +394 0x0000 //TX_MEL_G_R +395 0x0080 //TX_SUPHIGH_TH +396 0x0000 //TX_MASK_G_R +397 0x0002 //TX_EXTRA_NS_L +398 0x1800 //TX_C_POST_FLT_MASK +399 0x7FFF //TX_A_POST_FLT_WNS +400 0x0148 //TX_MIN_G_LOW300HZ +401 0x0004 //TX_MAXLEVEL_CNG +402 0x00B4 //TX_STN_NOISE_TH +403 0x4000 //TX_POST_MASK_SUP +404 0x7FFF //TX_POST_MASK_ADJUST +405 0x00C8 //TX_NS_ENOISE_MIC0_TH +406 0x0014 //TX_MINENOISE_MIC0_TH +407 0x012C //TX_MINENOISE_MIC0_S_TH +408 0x2900 //TX_MIN_G_CTRL_SSNS +409 0x0800 //TX_METAL_RTO_THR +410 0x07D0 //TX_NS_FP_K_METAL +411 0x3A98 //TX_NOISEDET_BOOST_TH +412 0x0FA0 //TX_NSMOOTH_TH +413 0x0000 //TX_NS_RESRV_8 +414 0x1800 //TX_RHO_UPB +415 0x2328 //TX_N_HOLD_HS +416 0x006E //TX_N_RHO_BFR0 +417 0x7FFF //TX_LAMBDA_ARSP_EST +418 0x0100 //TX_EXTRA_GAIN_MICBLOCK +419 0x0333 //TX_THR_STD_NSR +420 0x019A //TX_THR_STD_PLH +421 0x03E8 //TX_N_HOLD_STD +422 0x0066 //TX_THR_STD_RHO +423 0x2800 //TX_BF_RESET_THR_HS +424 0x0CCD //TX_SB_RTO_MEAN_TH +425 0x0300 //TX_SB_RHO_MEAN_TH_NTALK +426 0x2000 //TX_SB_RTO_MEAN_TH_ABN +427 0x2EE0 //TX_SB_RTO_MEAN_TH_RUB +428 0x0990 //TX_WTA_EN_RTO_TH +429 0x1400 //TX_TOP_ENER_TH_F +430 0x0100 //TX_DESIRED_TALK_HOLDT +431 0x0800 //TX_MIC_BLOCK_FACTOR +432 0x0000 //TX_NSEST_BFRLRNRDC +433 0x0000 //TX_THR_POST_FLT_HS +434 0x0010 //TX_HS_VAD_BIN +435 0x2666 //TX_THR_VAD_HS +436 0x2CCD //TX_MEAN_RTO_MIN_TH2 +437 0x0032 //TX_SILENCE_T +438 0x0000 //TX_A_POST_FLT_WTA +439 0x799A //TX_LAMBDA_PFLT_WTA +440 0x03E8 //TX_SB_RHO_MEAN2_TH +441 0x03E8 //TX_SB_RHO_MEAN3_TH +442 0x0000 //TX_HS_RESRV_4 +443 0x0000 //TX_HS_RESRV_5 +444 0x0001 //TX_DOA_VAD_THR_1 +445 0x003C //TX_DOA_VAD_THR_2 +446 0x0028 //TX_DOA_VAD_THR1_0 +447 0x0028 //TX_DOA_VAD_THR1_1 +448 0x0000 //TX_SRC_DOA_RNG_LOW_0A +449 0x001E //TX_SRC_DOA_RNG_HIGH_0A +450 0x005A //TX_DFLT_SRC_DOA_0A +451 0x0000 //TX_SRC_DOA_RNG_LOW_0B +452 0x0000 //TX_SRC_DOA_RNG_HIGH_0B +453 0x0000 //TX_DFLT_SRC_DOA_0B +454 0x0000 //TX_SRC_DOA_RNG_LOW_0C +455 0x0000 //TX_SRC_DOA_RNG_HIGH_0C +456 0x0000 //TX_DFLT_SRC_DOA_0C +457 0x0000 //TX_SRC_DOA_RNG_LOW_0D +458 0x0000 //TX_SRC_DOA_RNG_HIGH_0D +459 0x0000 //TX_DFLT_SRC_DOA_0D +460 0x0000 //TX_SRC_DOA_RNG_LOW_1A +461 0x00B4 //TX_SRC_DOA_RNG_HIGH_1A +462 0x005A //TX_DFLT_SRC_DOA_1A +463 0x0000 //TX_SRC_DOA_RNG_LOW_1B +464 0x00B4 //TX_SRC_DOA_RNG_HIGH_1B +465 0x005A //TX_DFLT_SRC_DOA_1B +466 0x0000 //TX_SRC_DOA_RNG_LOW_1C +467 0x00B4 //TX_SRC_DOA_RNG_HIGH_1C +468 0x005A //TX_DFLT_SRC_DOA_1C +469 0x0000 //TX_SRC_DOA_RNG_LOW_1D +470 0x00B4 //TX_SRC_DOA_RNG_HIGH_1D +471 0x005A //TX_DFLT_SRC_DOA_1D +472 0x0100 //TX_BF_HOLDOFF_T +473 0x7FFF //TX_DOA_COST_FACTOR +474 0x0D9A //TX_MAINTOREFR_TH0 +475 0x071C //TX_DOA_TRK_THR +476 0x012C //TX_DOA_TRACK_HT +477 0x0200 //TX_N1_HOLD_HF +478 0x0100 //TX_N2_HOLD_HF +479 0x2A3D //TX_BF_RESET_THR_HF +480 0x7333 //TX_DOA_SMOOTH +481 0x0800 //TX_MU_BF +482 0x0800 //TX_BF_MU_LF_B2 +483 0x0040 //TX_BF_FC_END_BIN_B2 +484 0x0020 //TX_BF_FC_END_BIN +485 0x0000 //TX_HF_RESRV_25 +486 0x0000 //TX_HF_RESRV_26 +487 0x0007 //TX_N_DOA_SEED +488 0x0001 //TX_FINE_DOA_SEARCH_FLG +489 0x0000 //TX_HF_RESRV_27 +490 0x038E //TX_DLT_SRC_DOA_RNG +491 0x0200 //TX_BF_MU_LF +492 0x0000 //TX_DFLT_SRC_LOC_0 +493 0x7FFF //TX_DFLT_SRC_LOC_1 +494 0x0000 //TX_DFLT_SRC_LOC_2 +495 0x038E //TX_DOA_TRACK_VADTH +496 0x0000 //TX_DOA_TRACK_NEW +497 0x0300 //TX_NOR_OFF_THR +498 0x7C00 //TX_MORE_ON_700HZ_THR +499 0x2000 //TX_MU_BF_ADPT_NS +500 0x0000 //TX_ADAPT_LEN +501 0x6666 //TX_MORE_SNS +502 0x0000 //TX_NOR_OFF_TH1 +503 0x0000 //TX_WIDE_MASK_TH +504 0xD333 //TX_SUBSNRATIOHIGH4MEANBCK_THR +505 0x6000 //TX_C_POST_FLT_CUT +506 0x2000 //TX_RADIODTLV +507 0x0320 //TX_POWER_LINEIN_TH +508 0x0014 //TX_FE_VADCOUNT_TH_FC +509 0x000A //TX_ECHO_SUPP_FC +510 0x0C80 //TX_ECHO_TH +511 0x6666 //TX_MIC_TO_BFGAIN +512 0x0000 //TX_MICTOBFGAIN0 +513 0x0000 //TX_FASTMUE_TH +514 0x2CCC //TX_DEREVERB_LF_MU +515 0x3200 //TX_DEREVERB_HF_MU +516 0x0007 //TX_DEREVERB_DELAY +517 0x0004 //TX_DEREVERB_COEF_LEN +518 0x0003 //TX_DEREVERB_DNR +519 0x0000 //TX_DEREVERB_ALPHA +520 0x0000 //TX_DEREVERB_BETA +521 0x3A98 //TX_GSC_RTOL_TH +522 0x3A98 //TX_GSC_RTOH_TH +523 0x7E2C //TX_WIDE2_MEANHTH +524 0x0000 //TX_DR_RESRV_5 +525 0x0000 //TX_DR_RESRV_6 +526 0x0000 //TX_DR_RESRV_7 +527 0x0000 //TX_DR_RESRV_8 +528 0x1333 //TX_WIND_MARK_TH +529 0x399A //TX_CORR_THR +530 0x0004 //TX_SNR_THR +531 0x0010 //TX_ENGY_THR +532 0x1770 //TX_CORR_HIGH_TH +533 0x6000 //TX_ENGY_THR_2 +534 0x3400 //TX_MEAN_RTO_THR +535 0x0028 //TX_WNS_ENOISE_MIC0_TH +536 0x3000 //TX_RATIOMICL_TH +537 0x7FFF //TX_CALIG_HS +538 0x0000 //TX_LVL_CTRL +539 0x0010 //TX_WIND_SUPRTO +540 0x0014 //TX_WNS_MIN_G +541 0x0600 //TX_WNS_B_POST_FLT +542 0x3000 //TX_RATIOMICH_TH +543 0xD120 //TX_WIND_INBEAM_L_TH +544 0x0FA0 //TX_WIND_INBEAM_H_TH +545 0x2000 //TX_WNS_RESRV_0 +546 0x59D8 //TX_WNS_RESRV_1 +547 0x0200 //TX_WNS_RESRV_2 +548 0x0000 //TX_WNS_RESRV_3 +549 0x0000 //TX_WNS_RESRV_4 +550 0x0000 //TX_WNS_RESRV_5 +551 0x0000 //TX_WNS_RESRV_6 +552 0x0000 //TX_BVE_NOISE_FLOOR_0 +553 0x0070 //TX_BVE_NOISE_FLOOR_1 +554 0x0070 //TX_BVE_NOISE_FLOOR_2 +555 0x0010 //TX_BVE_NOISE_FLOOR_3 +556 0x0070 //TX_BVE_NOISE_FLOOR_4 +557 0x00B0 //TX_BVE_NOISE_FLOOR_5 +558 0x0E66 //TX_BVE_NOISE_FLOOR_6 +559 0x0050 //TX_BVE_NOISE_FLOOR_7 +560 0x770A //TX_BVE_NOISE_FLOOR_8 +561 0x0000 //TX_BVE_NOISE_FLOOR_9 +562 0x0000 //TX_BVE_IN_N +563 0x0000 //TX_BVE_OUT_N +564 0x0000 //TX_BVE_MICALPHA_DOWN +565 0x0000 //TX_PB_RESRV_1 +566 0x0030 //TX_FDEQ_SUBNUM +567 0x5C58 //TX_FDEQ_GAIN_0 +568 0x5048 //TX_FDEQ_GAIN_1 +569 0x4C4C //TX_FDEQ_GAIN_2 +570 0x494D //TX_FDEQ_GAIN_3 +571 0x4442 //TX_FDEQ_GAIN_4 +572 0x4450 //TX_FDEQ_GAIN_5 +573 0x5457 //TX_FDEQ_GAIN_6 +574 0x664C //TX_FDEQ_GAIN_7 +575 0x474E //TX_FDEQ_GAIN_8 +576 0x4A4E //TX_FDEQ_GAIN_9 +577 0x504F //TX_FDEQ_GAIN_10 +578 0x5652 //TX_FDEQ_GAIN_11 +579 0x504A //TX_FDEQ_GAIN_12 +580 0x4E48 //TX_FDEQ_GAIN_13 +581 0x484E //TX_FDEQ_GAIN_14 +582 0x7088 //TX_FDEQ_GAIN_15 +583 0x684C //TX_FDEQ_GAIN_16 +584 0x4C48 //TX_FDEQ_GAIN_17 +585 0x4848 //TX_FDEQ_GAIN_18 +586 0x4848 //TX_FDEQ_GAIN_19 +587 0x4848 //TX_FDEQ_GAIN_20 +588 0x4848 //TX_FDEQ_GAIN_21 +589 0x4848 //TX_FDEQ_GAIN_22 +590 0x4848 //TX_FDEQ_GAIN_23 +591 0x0202 //TX_FDEQ_BIN_0 +592 0x0104 //TX_FDEQ_BIN_1 +593 0x0502 //TX_FDEQ_BIN_2 +594 0x0202 //TX_FDEQ_BIN_3 +595 0x0504 //TX_FDEQ_BIN_4 +596 0x0708 //TX_FDEQ_BIN_5 +597 0x0808 //TX_FDEQ_BIN_6 +598 0x050E //TX_FDEQ_BIN_7 +599 0x0B0C //TX_FDEQ_BIN_8 +600 0x0F0F //TX_FDEQ_BIN_9 +601 0x0E0D //TX_FDEQ_BIN_10 +602 0x0F28 //TX_FDEQ_BIN_11 +603 0x110F //TX_FDEQ_BIN_12 +604 0x350F //TX_FDEQ_BIN_13 +605 0x1924 //TX_FDEQ_BIN_14 +606 0x1810 //TX_FDEQ_BIN_15 +607 0x1021 //TX_FDEQ_BIN_16 +608 0x1000 //TX_FDEQ_BIN_17 +609 0x0000 //TX_FDEQ_BIN_18 +610 0x0000 //TX_FDEQ_BIN_19 +611 0x0000 //TX_FDEQ_BIN_20 +612 0x0000 //TX_FDEQ_BIN_21 +613 0x0000 //TX_FDEQ_BIN_22 +614 0x0000 //TX_FDEQ_BIN_23 +615 0x0000 //TX_FDEQ_PADDING +616 0x0030 //TX_PREEQ_SUBNUM_MIC0 +617 0x4848 //TX_PREEQ_GAIN_MIC0_0 +618 0x4848 //TX_PREEQ_GAIN_MIC0_1 +619 0x4848 //TX_PREEQ_GAIN_MIC0_2 +620 0x4848 //TX_PREEQ_GAIN_MIC0_3 +621 0x4848 //TX_PREEQ_GAIN_MIC0_4 +622 0x4848 //TX_PREEQ_GAIN_MIC0_5 +623 0x4848 //TX_PREEQ_GAIN_MIC0_6 +624 0x4848 //TX_PREEQ_GAIN_MIC0_7 +625 0x4848 //TX_PREEQ_GAIN_MIC0_8 +626 0x4848 //TX_PREEQ_GAIN_MIC0_9 +627 0x4848 //TX_PREEQ_GAIN_MIC0_10 +628 0x4848 //TX_PREEQ_GAIN_MIC0_11 +629 0x4848 //TX_PREEQ_GAIN_MIC0_12 +630 0x4848 //TX_PREEQ_GAIN_MIC0_13 +631 0x4848 //TX_PREEQ_GAIN_MIC0_14 +632 0x4848 //TX_PREEQ_GAIN_MIC0_15 +633 0x4848 //TX_PREEQ_GAIN_MIC0_16 +634 0x4848 //TX_PREEQ_GAIN_MIC0_17 +635 0x4848 //TX_PREEQ_GAIN_MIC0_18 +636 0x4848 //TX_PREEQ_GAIN_MIC0_19 +637 0x4848 //TX_PREEQ_GAIN_MIC0_20 +638 0x4848 //TX_PREEQ_GAIN_MIC0_21 +639 0x4848 //TX_PREEQ_GAIN_MIC0_22 +640 0x4848 //TX_PREEQ_GAIN_MIC0_23 +641 0x251A //TX_PREEQ_BIN_MIC0_0 +642 0x0F0F //TX_PREEQ_BIN_MIC0_1 +643 0x0C0C //TX_PREEQ_BIN_MIC0_2 +644 0x0C0F //TX_PREEQ_BIN_MIC0_3 +645 0x0F0F //TX_PREEQ_BIN_MIC0_4 +646 0x0F09 //TX_PREEQ_BIN_MIC0_5 +647 0x0909 //TX_PREEQ_BIN_MIC0_6 +648 0x0908 //TX_PREEQ_BIN_MIC0_7 +649 0x070F //TX_PREEQ_BIN_MIC0_8 +650 0x1F08 //TX_PREEQ_BIN_MIC0_9 +651 0x0808 //TX_PREEQ_BIN_MIC0_10 +652 0x0920 //TX_PREEQ_BIN_MIC0_11 +653 0x2020 //TX_PREEQ_BIN_MIC0_12 +654 0x2021 //TX_PREEQ_BIN_MIC0_13 +655 0x0000 //TX_PREEQ_BIN_MIC0_14 +656 0x0000 //TX_PREEQ_BIN_MIC0_15 +657 0x0000 //TX_PREEQ_BIN_MIC0_16 +658 0x0000 //TX_PREEQ_BIN_MIC0_17 +659 0x0000 //TX_PREEQ_BIN_MIC0_18 +660 0x0000 //TX_PREEQ_BIN_MIC0_19 +661 0x0000 //TX_PREEQ_BIN_MIC0_20 +662 0x0000 //TX_PREEQ_BIN_MIC0_21 +663 0x0000 //TX_PREEQ_BIN_MIC0_22 +664 0x0000 //TX_PREEQ_BIN_MIC0_23 +665 0x0030 //TX_PREEQ_SUBNUM_MIC1 +666 0x4848 //TX_PREEQ_GAIN_MIC1_0 +667 0x4848 //TX_PREEQ_GAIN_MIC1_1 +668 0x4848 //TX_PREEQ_GAIN_MIC1_2 +669 0x4848 //TX_PREEQ_GAIN_MIC1_3 +670 0x4848 //TX_PREEQ_GAIN_MIC1_4 +671 0x4848 //TX_PREEQ_GAIN_MIC1_5 +672 0x494A //TX_PREEQ_GAIN_MIC1_6 +673 0x494A //TX_PREEQ_GAIN_MIC1_7 +674 0x4B4C //TX_PREEQ_GAIN_MIC1_8 +675 0x4D4E //TX_PREEQ_GAIN_MIC1_9 +676 0x4F52 //TX_PREEQ_GAIN_MIC1_10 +677 0x5458 //TX_PREEQ_GAIN_MIC1_11 +678 0x5B62 //TX_PREEQ_GAIN_MIC1_12 +679 0x6A66 //TX_PREEQ_GAIN_MIC1_13 +680 0x543E //TX_PREEQ_GAIN_MIC1_14 +681 0x3B38 //TX_PREEQ_GAIN_MIC1_15 +682 0x4848 //TX_PREEQ_GAIN_MIC1_16 +683 0x4848 //TX_PREEQ_GAIN_MIC1_17 +684 0x4848 //TX_PREEQ_GAIN_MIC1_18 +685 0x4848 //TX_PREEQ_GAIN_MIC1_19 +686 0x4848 //TX_PREEQ_GAIN_MIC1_20 +687 0x4848 //TX_PREEQ_GAIN_MIC1_21 +688 0x4848 //TX_PREEQ_GAIN_MIC1_22 +689 0x4848 //TX_PREEQ_GAIN_MIC1_23 +690 0x0202 //TX_PREEQ_BIN_MIC1_0 +691 0x0203 //TX_PREEQ_BIN_MIC1_1 +692 0x0303 //TX_PREEQ_BIN_MIC1_2 +693 0x0304 //TX_PREEQ_BIN_MIC1_3 +694 0x0405 //TX_PREEQ_BIN_MIC1_4 +695 0x0506 //TX_PREEQ_BIN_MIC1_5 +696 0x0708 //TX_PREEQ_BIN_MIC1_6 +697 0x090A //TX_PREEQ_BIN_MIC1_7 +698 0x0B0C //TX_PREEQ_BIN_MIC1_8 +699 0x0D0E //TX_PREEQ_BIN_MIC1_9 +700 0x1013 //TX_PREEQ_BIN_MIC1_10 +701 0x1719 //TX_PREEQ_BIN_MIC1_11 +702 0x1B1E //TX_PREEQ_BIN_MIC1_12 +703 0x1E1E //TX_PREEQ_BIN_MIC1_13 +704 0x1E28 //TX_PREEQ_BIN_MIC1_14 +705 0x3042 //TX_PREEQ_BIN_MIC1_15 +706 0x0000 //TX_PREEQ_BIN_MIC1_16 +707 0x0000 //TX_PREEQ_BIN_MIC1_17 +708 0x0000 //TX_PREEQ_BIN_MIC1_18 +709 0x0000 //TX_PREEQ_BIN_MIC1_19 +710 0x0000 //TX_PREEQ_BIN_MIC1_20 +711 0x0000 //TX_PREEQ_BIN_MIC1_21 +712 0x0000 //TX_PREEQ_BIN_MIC1_22 +713 0x0000 //TX_PREEQ_BIN_MIC1_23 +714 0x0030 //TX_PREEQ_SUBNUM_MIC2 +715 0x4848 //TX_PREEQ_GAIN_MIC2_0 +716 0x4848 //TX_PREEQ_GAIN_MIC2_1 +717 0x4848 //TX_PREEQ_GAIN_MIC2_2 +718 0x4848 //TX_PREEQ_GAIN_MIC2_3 +719 0x4848 //TX_PREEQ_GAIN_MIC2_4 +720 0x4848 //TX_PREEQ_GAIN_MIC2_5 +721 0x4848 //TX_PREEQ_GAIN_MIC2_6 +722 0x4848 //TX_PREEQ_GAIN_MIC2_7 +723 0x4848 //TX_PREEQ_GAIN_MIC2_8 +724 0x4848 //TX_PREEQ_GAIN_MIC2_9 +725 0x4848 //TX_PREEQ_GAIN_MIC2_10 +726 0x4848 //TX_PREEQ_GAIN_MIC2_11 +727 0x4848 //TX_PREEQ_GAIN_MIC2_12 +728 0x4848 //TX_PREEQ_GAIN_MIC2_13 +729 0x4848 //TX_PREEQ_GAIN_MIC2_14 +730 0x4848 //TX_PREEQ_GAIN_MIC2_15 +731 0x4848 //TX_PREEQ_GAIN_MIC2_16 +732 0x4848 //TX_PREEQ_GAIN_MIC2_17 +733 0x4848 //TX_PREEQ_GAIN_MIC2_18 +734 0x4848 //TX_PREEQ_GAIN_MIC2_19 +735 0x4848 //TX_PREEQ_GAIN_MIC2_20 +736 0x4848 //TX_PREEQ_GAIN_MIC2_21 +737 0x4848 //TX_PREEQ_GAIN_MIC2_22 +738 0x4848 //TX_PREEQ_GAIN_MIC2_23 +739 0x0608 //TX_PREEQ_BIN_MIC2_0 +740 0x0808 //TX_PREEQ_BIN_MIC2_1 +741 0x0808 //TX_PREEQ_BIN_MIC2_2 +742 0x0808 //TX_PREEQ_BIN_MIC2_3 +743 0x0808 //TX_PREEQ_BIN_MIC2_4 +744 0x0808 //TX_PREEQ_BIN_MIC2_5 +745 0x0808 //TX_PREEQ_BIN_MIC2_6 +746 0x0808 //TX_PREEQ_BIN_MIC2_7 +747 0x0808 //TX_PREEQ_BIN_MIC2_8 +748 0x0808 //TX_PREEQ_BIN_MIC2_9 +749 0x0808 //TX_PREEQ_BIN_MIC2_10 +750 0x0808 //TX_PREEQ_BIN_MIC2_11 +751 0x0808 //TX_PREEQ_BIN_MIC2_12 +752 0x0808 //TX_PREEQ_BIN_MIC2_13 +753 0x0808 //TX_PREEQ_BIN_MIC2_14 +754 0x0200 //TX_PREEQ_BIN_MIC2_15 +755 0x0000 //TX_PREEQ_BIN_MIC2_16 +756 0x0000 //TX_PREEQ_BIN_MIC2_17 +757 0x0000 //TX_PREEQ_BIN_MIC2_18 +758 0x0000 //TX_PREEQ_BIN_MIC2_19 +759 0x0000 //TX_PREEQ_BIN_MIC2_20 +760 0x0000 //TX_PREEQ_BIN_MIC2_21 +761 0x0000 //TX_PREEQ_BIN_MIC2_22 +762 0x0000 //TX_PREEQ_BIN_MIC2_23 +763 0x0006 //TX_MASKING_ABILITY +764 0x0800 //TX_NND_WEIGHT +765 0x0050 //TX_MIC_CALIBRATION_0 +766 0x0056 //TX_MIC_CALIBRATION_1 +767 0x0050 //TX_MIC_CALIBRATION_2 +768 0x0050 //TX_MIC_CALIBRATION_3 +769 0x0046 //TX_MIC_PWR_BIAS_0 +770 0x0042 //TX_MIC_PWR_BIAS_1 +771 0x0046 //TX_MIC_PWR_BIAS_2 +772 0x0046 //TX_MIC_PWR_BIAS_3 +773 0x0000 //TX_GAIN_LIMIT_0 +774 0x0006 //TX_GAIN_LIMIT_1 +775 0x0000 //TX_GAIN_LIMIT_2 +776 0x0000 //TX_GAIN_LIMIT_3 +777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN +778 0x7FDE //TX_BVE_VAD0_ALPHAUP +779 0x7F3A //TX_BVE_VAD0_ALPHADOWN +780 0x2000 //TX_BVE_GAINWEIGHT_NOFEVADLI +781 0x7F5B //TX_BVE_FEVADLI_ALPHA +782 0x7F19 //TX_BVE_NOVAD0_ALPHAUP +783 0x1000 //TX_TDDRC_ALPHA_UP_01 +784 0x1000 //TX_TDDRC_ALPHA_UP_02 +785 0x1000 //TX_TDDRC_ALPHA_UP_03 +786 0x1000 //TX_TDDRC_ALPHA_UP_04 +787 0x7EB8 //TX_TDDRC_ALPHA_DWN_01 +788 0x7EB8 //TX_TDDRC_ALPHA_DWN_02 +789 0x7EB8 //TX_TDDRC_ALPHA_DWN_03 +790 0x7EB8 //TX_TDDRC_ALPHA_DWN_04 +791 0x7FFF //TX_TDDRC_TD_DRC_LIMIT +792 0x0800 //TX_TDDRC_POST_LIMIT_GAIN +793 0x0000 //TX_TDDRC_RESRV_0 +794 0x0000 //TX_TDDRC_RESRV_1 +795 0x0018 //TX_FDDRC_BAND_MARGIN_0 +796 0x0030 //TX_FDDRC_BAND_MARGIN_1 +797 0x0050 //TX_FDDRC_BAND_MARGIN_2 +798 0x0080 //TX_FDDRC_BAND_MARGIN_3 +799 0x0007 //TX_FDDRC_BLOCK_EXP +800 0x5000 //TX_FDDRC_THRD_2_0 +801 0x5000 //TX_FDDRC_THRD_2_1 +802 0x5000 //TX_FDDRC_THRD_2_2 +803 0x5000 //TX_FDDRC_THRD_2_3 +804 0x6400 //TX_FDDRC_THRD_3_0 +805 0x6400 //TX_FDDRC_THRD_3_1 +806 0x6400 //TX_FDDRC_THRD_3_2 +807 0x6400 //TX_FDDRC_THRD_3_3 +808 0x2000 //TX_FDDRC_SLANT_0_0 +809 0x2000 //TX_FDDRC_SLANT_0_1 +810 0x2000 //TX_FDDRC_SLANT_0_2 +811 0x2000 //TX_FDDRC_SLANT_0_3 +812 0x5333 //TX_FDDRC_SLANT_1_0 +813 0x5333 //TX_FDDRC_SLANT_1_1 +814 0x5333 //TX_FDDRC_SLANT_1_2 +815 0x5333 //TX_FDDRC_SLANT_1_3 +816 0x0010 //TX_DEADMIC_SILENCE_TH +817 0x0600 //TX_MIC_DEGRADE_TH +818 0x0078 //TX_DEADMIC_CNT +819 0x0078 //TX_MIC_DEGRADE_CNT +820 0x0000 //TX_FDDRC_RESRV_4 +821 0x0000 //TX_FDDRC_RESRV_5 +822 0x0000 //TX_FDDRC_RESRV_6 +823 0x7FFF //TX_KS_NOISEPASTE_FACTOR +824 0x0001 //TX_KS_CONFIG +825 0x7FFF //TX_KS_GAIN_MIN +826 0x0000 //TX_KS_RESRV_0 +827 0x0000 //TX_KS_RESRV_1 +828 0x0000 //TX_KS_RESRV_2 +829 0x7C00 //TX_LAMBDA_PKA_FP +830 0x2000 //TX_TPKA_FP +831 0x0080 //TX_MIN_G_FP +832 0x2000 //TX_MAX_G_FP +833 0x0FA0 //TX_FFP_FP_K_METAL +834 0x4000 //TX_A_POST_FLT_FP +835 0x0F5C //TX_RTO_OUTBEAM_TH +836 0x4CCD //TX_TPKA_FP_THD +837 0x0000 //TX_MAX_G_FP_BLK +838 0x0000 //TX_FFP_FADEIN +839 0x0000 //TX_FFP_FADEOUT +840 0x0000 //TX_WHISPERCTH +841 0x0000 //TX_WHISPERHOLDT +842 0x0000 //TX_WHISP_ENTHH +843 0x0000 //TX_WHISP_ENTHL +844 0x0000 //TX_WHISP_RTOTH +845 0x0000 //TX_WHISP_RTOTH2 +846 0x0096 //TX_MUTE_PERIOD +847 0x0000 //TX_FADE_IN_PERIOD +848 0x0100 //TX_FFP_RESRV_2 +849 0x0020 //TX_FFP_RESRV_3 +850 0x0000 //TX_FFP_RESRV_4 +851 0x0000 //TX_FFP_RESRV_5 +852 0x0000 //TX_FFP_RESRV_6 +853 0x0002 //TX_FILTINDX +854 0x0002 //TX_TDDRC_THRD_0 +855 0x0003 //TX_TDDRC_THRD_1 +856 0x1500 //TX_TDDRC_THRD_2 +857 0x1500 //TX_TDDRC_THRD_3 +858 0x3000 //TX_TDDRC_SLANT_0 +859 0x6E00 //TX_TDDRC_SLANT_1 +860 0x1000 //TX_TDDRC_ALPHA_UP_00 +861 0x7EB8 //TX_TDDRC_ALPHA_DWN_00 +862 0x0000 //TX_TDDRC_HMNC_FLAG +863 0x199A //TX_TDDRC_HMNC_GAIN +864 0x0000 //TX_TDDRC_SMT_FLAG +865 0x0CCD //TX_TDDRC_SMT_W +866 0x062B //TX_TDDRC_DRC_GAIN +867 0x7FFF //TX_TDDRC_LMT_THRD +868 0x0000 //TX_TDDRC_LMT_ALPHA +869 0x0000 //TX_TFMASKLTH +870 0x0000 //TX_TFMASKLTHL +871 0x0CCD //TX_TFMASKHTH +872 0xECCD //TX_TFMASKLTH_BINVAD +873 0xFCCD //TX_TFMASKLTH_NS_EST +874 0xF800 //TX_TFMASKLTH_DOA +875 0x0CCD //TX_TFMASKTH_BLESSCUT +876 0x1000 //TX_B_LESSCUT_RTO_MASK +877 0x2000 //TX_SB_RHO_MEAN_TH_ABN +878 0x2000 //TX_B_POST_FLT_MASK +879 0x0000 //TX_B_POST_FLT_MASK1 +880 0x6333 //TX_GAIN_WIND_MASK +881 0x0000 //TX_TFMASK_BFSTRICT_MUSIC +882 0x0000 //TX_TFMASK_BFSTRICT_NOMUSIC +883 0x7333 //TX_FASTNS_OUTIN_TH +884 0x0CCD //TX_FASTNS_TFMASK_TH +885 0x0CCD //TX_FASTNS_TFMASKBIN_TH1 +886 0x0CCD //TX_FASTNS_TFMASKBIN_TH2 +887 0x0CCD //TX_FASTNS_TFMASKBIN_TH3 +888 0x0028 //TX_FASTNS_ARSPC_TH +889 0xC000 //TX_FASTNS_MASK5_TH +890 0x0810 //TX_POSTSSA_MIN_G_VR_MASK +891 0x1000 //TX_A_LESSCUT_RTO_MASK +892 0x1770 //TX_FASTNS_NOISETH +893 0xC000 //TX_FASTNS_SSA_THLFL +894 0xC000 //TX_FASTNS_SSA_THHFL +895 0xCCCC //TX_FASTNS_SSA_THLFH +896 0xD999 //TX_FASTNS_SSA_THHFH +897 0x2329 //TX_SENDFUNC_REG_MICMUTE +898 0x0010 //TX_SENDFUNC_REG_MICMUTE1 +899 0x03E8 //TX_MICMUTE_RATIO_THR +900 0x01A4 //TX_MICMUTE_AMP_THR +901 0x0004 //TX_MICMUTE_HPF_IND +902 0x00C0 //TX_MICMUTE_LOG_EYR_TH +903 0x0008 //TX_MICMUTE_CVG_TIME +904 0x0008 //TX_MICMUTE_RELEASE_TIME +905 0x0CD0 //TX_MIC_VOLUME_MIC0MUTE +906 0x0000 //TX_MICMUTE_EPD_OFFSET_0 +907 0x0028 //TX_MICMUTE_FRQ_AEC_L +908 0x7999 //TX_MICMUTE_EAD_THR +909 0x7FFF //TX_MICMUTE_LAMBDA_CB_NLE +910 0x3000 //TX_MICMUTE_LAMBDA_RE_EST +911 0x7F00 //TX_DTD_THR1_MICMUTE_0 +912 0x7000 //TX_DTD_THR1_MICMUTE_1 +913 0x7FFF //TX_DTD_THR1_MICMUTE_2 +914 0x7FFF //TX_DTD_THR1_MICMUTE_3 +915 0x2000 //TX_DTD_THR2_MICMUTE_0 +916 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_0 +917 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_1 +918 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_2 +919 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_3 +920 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_4 +921 0x7FFF //TX_MICMUTE_C_POST_FLT +922 0x03E8 //TX_MICMUTE_DT_CUT_K +923 0x0001 //TX_MICMUTE_DT_CUT_THR +924 0x03E8 //TX_MICMUTE_DT_CUT_K2 +925 0x0001 //TX_MICMUTE_DT_CUT_THR2 +926 0x0064 //TX_MICMUTE_DT2_HOLD_N +927 0x1000 //TX_MICMUTE_RATIODTH_THCUT +928 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOL +929 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOH +930 0x0400 //TX_MICMUTE_C_POST_FLT_MASK +931 0x7999 //TX_MICMUTE_RATIODTL_CUT_TH +932 0x3E80 //TX_MICMUTE_DT_CUT_K1 +933 0x0800 //TX_MICMUTE_N2_SN_EST +934 0xFC00 //TX_MICMUTE_THR_SN_EST_0 +935 0x001C //TX_MICMUTE_MIN_G_CTRL_0 +936 0x6000 //TX_MICMUTE_A_POST_FILT_S_0 +937 0x7000 //TX_MICMUTE_B_POST_FILT_0 +938 0x2710 //TX_MIC1RUB_AMP_THR +939 0x7FFF //TX_MIC1MUTE_RATIO_THR +940 0x0001 //TX_MIC1MUTE_AMP_THR +941 0x0008 //TX_MIC1MUTE_CVG_TIME +942 0x0008 //TX_MIC1MUTE_RELEASE_TIME +943 0x05A0 //TX_AMS_RESRV_01 +944 0x3FFF //TX_AMS_RESRV_02 +945 0x7FFF //TX_AMS_RESRV_03 +946 0x0000 //TX_AMS_RESRV_04 +947 0x0000 //TX_AMS_RESRV_05 +948 0x0000 //TX_AMS_RESRV_06 +949 0x0000 //TX_AMS_RESRV_07 +950 0x0000 //TX_AMS_RESRV_08 +951 0x0000 //TX_AMS_RESRV_09 +952 0x0000 //TX_AMS_RESRV_10 +953 0x0000 //TX_AMS_RESRV_11 +954 0x0000 //TX_AMS_RESRV_12 +955 0x0000 //TX_AMS_RESRV_13 +956 0x0000 //TX_AMS_RESRV_14 +957 0x0000 //TX_AMS_RESRV_15 +958 0x0000 //TX_AMS_RESRV_16 +959 0x0000 //TX_AMS_RESRV_17 +960 0x0000 //TX_AMS_RESRV_18 +961 0x0000 //TX_AMS_RESRV_19 +#RX +0 0x000C //RX_RECVFUNC_MODE_0 +1 0x0000 //RX_RECVFUNC_MODE_1 +2 0x0003 //RX_SAMPLINGFREQ_SIG +3 0x0003 //RX_SAMPLINGFREQ_PROC +4 0x000A //RX_FRAME_SZ +5 0x0000 //RX_DELAY_OPT +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +10 0x0800 //RX_PGA +11 0x7FFF //RX_A_HP +12 0x4000 //RX_B_PE +13 0x5800 //RX_THR_PITCH_DET_0 +14 0x5000 //RX_THR_PITCH_DET_1 +15 0x4000 //RX_THR_PITCH_DET_2 +16 0x0008 //RX_PITCH_BFR_LEN +17 0x0003 //RX_SBD_PITCH_DET +18 0x0100 //RX_PP_RESRV_0 +19 0x0020 //RX_PP_RESRV_1 +20 0x0600 //RX_N_SN_EST +21 0x000C //RX_N2_SN_EST +22 0x000F //RX_NS_LVL_CTRL +23 0xF800 //RX_THR_SN_EST +24 0x7E00 //RX_LAMBDA_PFILT +25 0x000A //RX_FENS_RESRV_0 +26 0x0190 //RX_FENS_RESRV_1 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +30 0x0002 //RX_EXTRA_NS_L +31 0x0800 //RX_EXTRA_NS_A +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +35 0x199A //RX_A_POST_FLT +36 0x0000 //RX_LMT_THRD +37 0x4000 //RX_LMT_ALPHA +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +111 0x0002 //RX_FILTINDX +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +125 0x7C00 //RX_LAMBDA_PKA_FP +126 0x2000 //RX_TPKA_FP +127 0x2000 //RX_MIN_G_FP +128 0x0080 //RX_MAX_G_FP +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +131 0x0000 //RX_MAXLEVEL_CNG +132 0x3000 //RX_BWE_UV_TH +133 0x3000 //RX_BWE_UV_TH2 +134 0x1800 //RX_BWE_UV_TH3 +135 0x1000 //RX_BWE_V_TH +136 0x04CD //RX_BWE_GAIN1_V_TH1 +137 0x0F33 //RX_BWE_GAIN1_V_TH2 +138 0x7333 //RX_BWE_UV_EQ +139 0x199A //RX_BWE_V_EQ +140 0x7333 //RX_BWE_TONE_TH +141 0x0004 //RX_BWE_UV_HOLD_T +142 0x6CCD //RX_BWE_GAIN2_ALPHA +143 0x799A //RX_BWE_GAIN3_ALPHA +144 0x001E //RX_BWE_CUTOFF +145 0x3000 //RX_BWE_GAINFILL +146 0x3200 //RX_BWE_MAXTH_TONE +147 0x2000 //RX_BWE_EQ_0 +148 0x2000 //RX_BWE_EQ_1 +149 0x2000 //RX_BWE_EQ_2 +150 0x2000 //RX_BWE_EQ_3 +151 0x2000 //RX_BWE_EQ_4 +152 0x2000 //RX_BWE_EQ_5 +153 0x2000 //RX_BWE_EQ_6 +154 0x0000 //RX_BWE_RESRV_0 +155 0x0000 //RX_BWE_RESRV_1 +156 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#RX 2 +157 0x000C //RX_RECVFUNC_MODE_0 +158 0x0000 //RX_RECVFUNC_MODE_1 +159 0x0003 //RX_SAMPLINGFREQ_SIG +160 0x0003 //RX_SAMPLINGFREQ_PROC +161 0x000A //RX_FRAME_SZ +162 0x0000 //RX_DELAY_OPT +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +167 0x0800 //RX_PGA +168 0x7FFF //RX_A_HP +169 0x4000 //RX_B_PE +170 0x5800 //RX_THR_PITCH_DET_0 +171 0x5000 //RX_THR_PITCH_DET_1 +172 0x4000 //RX_THR_PITCH_DET_2 +173 0x0008 //RX_PITCH_BFR_LEN +174 0x0003 //RX_SBD_PITCH_DET +175 0x0100 //RX_PP_RESRV_0 +176 0x0020 //RX_PP_RESRV_1 +177 0x0600 //RX_N_SN_EST +178 0x000C //RX_N2_SN_EST +179 0x000F //RX_NS_LVL_CTRL +180 0xF800 //RX_THR_SN_EST +181 0x7E00 //RX_LAMBDA_PFILT +182 0x000A //RX_FENS_RESRV_0 +183 0x0190 //RX_FENS_RESRV_1 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +187 0x0002 //RX_EXTRA_NS_L +188 0x0800 //RX_EXTRA_NS_A +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +192 0x199A //RX_A_POST_FLT +193 0x0000 //RX_LMT_THRD +194 0x4000 //RX_LMT_ALPHA +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +268 0x0002 //RX_FILTINDX +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +282 0x7C00 //RX_LAMBDA_PKA_FP +283 0x2000 //RX_TPKA_FP +284 0x2000 //RX_MIN_G_FP +285 0x0080 //RX_MAX_G_FP +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +288 0x0000 //RX_MAXLEVEL_CNG +289 0x3000 //RX_BWE_UV_TH +290 0x3000 //RX_BWE_UV_TH2 +291 0x1800 //RX_BWE_UV_TH3 +292 0x1000 //RX_BWE_V_TH +293 0x04CD //RX_BWE_GAIN1_V_TH1 +294 0x0F33 //RX_BWE_GAIN1_V_TH2 +295 0x7333 //RX_BWE_UV_EQ +296 0x199A //RX_BWE_V_EQ +297 0x7333 //RX_BWE_TONE_TH +298 0x0004 //RX_BWE_UV_HOLD_T +299 0x6CCD //RX_BWE_GAIN2_ALPHA +300 0x799A //RX_BWE_GAIN3_ALPHA +301 0x001E //RX_BWE_CUTOFF +302 0x3000 //RX_BWE_GAINFILL +303 0x3200 //RX_BWE_MAXTH_TONE +304 0x2000 //RX_BWE_EQ_0 +305 0x2000 //RX_BWE_EQ_1 +306 0x2000 //RX_BWE_EQ_2 +307 0x2000 //RX_BWE_EQ_3 +308 0x2000 //RX_BWE_EQ_4 +309 0x2000 //RX_BWE_EQ_5 +310 0x2000 //RX_BWE_EQ_6 +311 0x0000 //RX_BWE_RESRV_0 +312 0x0000 //RX_BWE_RESRV_1 +313 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 + diff --git a/audio/cheetah/tuning/fortemedia_stereo/HANDSFREE.dat b/audio/cheetah/tuning/fortemedia_stereo/HANDSFREE.dat new file mode 100644 index 0000000000000000000000000000000000000000..10862145a0d79ebc51b5ca687bc7716bf7e89a02 GIT binary patch literal 117198 zcmeI5349Y}`heg0CT-J$Hb8+EY7K%?pg^Ud2ngXclu}|Tm7_}JsHms~DrafF2qKF2 ziFk2~$13ZwqN1Y9Ek#gS(N)*`K5)Iy{-4+e3KV(>CI4mC-?KAGCzJW+{id0hJbmB( zxub^k8dO>;hBEs9x&Fr=B9Co0r0mh|-A=i_b=mqi-^7TBJFD6KTwP6G(tWXevL(HG?EL zj>pMxJUH23bCxG?1T9#$WO*W-1g#(iTJwAxwrk5W71}|2=m2SOGIWG=c{8jNN7Pvs zC!Qis^HdJ63x{_aKkEwJpgWu{6Ta%f3Fs-}aQ+dU+4$@+3pNU@8*_*r~#~J zz(B}^L68N5!2@SPHVlCr7z(*?77T;oFakzG9-Iy5z$oy-xiA{Wz*rau`EVYLhx6eA zj`u=&C}sld7s17{-F6AbU%>iAm;{rdkh5_qd!0fQrpkXyr@?gAXRz%|Vp_yo&Vpjj zlTUJsHP8DA(`B5i*}TUbB7Qk@U@jxOf}hRf`77D)RdREi`LcWH)vR9w*TQvhJ={Q) zZWJ+Z;`KMfEg~~+<#o5QzCgrzJ1k^hcfg%e>bnc>hI?QUEQTep6qd2gaw&;f!E5g2 z@k-IgeX>dJmvxa3NPhl4@7*@gG;SqQg9^*BSv-}6+c!KrSjP*(O`4ltw zX^v+Nv3-W0Kg<4~W4RWdhZo?Vuuf#wdfDyU02^TwY=$lHBFD8AN?;qj1lwT;yv%#O z!s}m^2kY$=r~FGkx4kCc8M}Dz*LnU8_&3|UDLvF%@V2au{*Nr^`i>Mdc~_iS?=imj zIi?TbLlN~6=kH@)^9g(^^BR7}wx9F*FL?YVe8pJ4hTW`xBl6RKMSl4fz7zTNdzL@I zk39bq{LDrE3;fD{e`EPO{K0xDa5|J>h)aP9HVA`ohyXi8@@pZ=NS0`$m&6$2tOv2i z!s-0_a5(r`eM9UGpdrLVBlg*tZJO}&1j8YTM!YmN5~P{YSdv&j&ZsZRERSdDG~%Q= z+nfL`pe39LCqXNImSTvvwZZidZH-c2D#z0f+Cv9OGuC=eX4#RSr9&s)r?asx@)RRV zPUUeIj^i{#JY5aR?8bK8+283bd+=OO)?J1a^kSRd&gP7{T$6t`9aPcJqS4WE%8uEB4lo0l02joB>c z7~;H~*Uja1R~Yje&SUIX^7tx4%Y2qs8%nM*B;i_~zs_(Q*Yo%W<1x9B$2aksn~hC! z3-5KSk!sw=;|09tcEjynXe{V@hp{N`P9ERI>+d#JN8iI37O~A@#<_&?F69`O89%jI zZsf}fj^ke9xRUMfGo;J?#yjmFVEsY(8$86he3<1b_&amu5hMSkM~#xy$Bd5hIM4lq z`S}FP)g0lIET4j>jqb9BMb22kT)2Y=lj)8MeTSu$Apg z*nS)9FR{Lz^&PCg%=#;=zsmYf*8j!&Ym93b<9nTR^M;WW@o&z_o5c7no`2hrwEr0C zliy(+@4|bAOWrq}@&T{^5I!;@-}3l7mfy4d0e&<*{eNQnpLy;V!)gA?HTN6O|8D4*KaBkRQr7tmz%7HMDOJ+R zR1soRHVIRvg!6m^*wuorkr1U)i=%lQ1N9&l;#7J=hgx`AeO}W*Ii#T~XcDi)+ek^L z#wtacu-^n#GB%NIo2qzerlKT?_2c+hPgc$y$E!tgP9@IfYS-`+c)kU+gcIQ;Xay;% zKw3i^_TQFes#+!ORDNuG<&h35YHAwWoD3Zy9Xdg0<&;yD+kGl@fzzNXbc612I`n{^ zYKYsVJUPA8xWeAbr~9aNm-SWa*7bw_{QL}X!vM&DfshG^BBi?-s^n004{_Ha1mUrGBYkwo~#0un=?`64V$FK=1o@93JXi^Z0=L3#ut25B?Yz%IxC8ElyWnoP2NuC% zSOQC787zkta4)Qc``~_f03L+D!9(yctb)I*1__U-sHjJk-Ts)0vOlgOqyM48qn=RV z;j2|x_>(Fs>?sx2=xN5aMl}k5Mm28qtZMFj4%Wi+O6)Iitp9{{upTzRM%V3!Lj>5(k-kXtZC{kx)fa7wGls|Y%tT+TDKT;2fcntDTwUA{ z;-L{VHcNd?OtB}J-2X#Ulh1!MO_F%O<4i5dW`rDXipL4f;RI-5%Gj20BAf)Rc)t{A z4Q-&UnLZ>H+Ch8hU^*m?UsWfY)1)J$^FE!RGn~TvpK9{K!SXa7cZF`y-ISu!*;fya zp(jh1>2~)r#ns!)i|b>SWcFp7e$XGz05=SP3?M<0Oc-R|Dp@QClQ4Nqr<}=pHVlCr z(TWVSDaOJNF3HB)4o zDQl-Q#u>bJrdiOWh{v;_*xb6+XWst0HcxBeH=E04<{CBIbQyCv_RGz+GS{@r6)?~I z!?=<$US%fBeDn6{SMz??z_pyS>r5%Qp7k5xMsw?gn@q9Y47c!JxANR=uz>AuH$O2K znugrL@=lg_nPcT{wz&ruvCU#$vxI#wHHWEX%$en;{Ig1^Hf@F+Y6kHbIU30MtJ!c*`xtbu3XS$GcC!t-V@FRm9c&nQ%> z^~ka`pNrZi3QQd(HXes*?u#J;>=3EN9;I`Oqgjv9GOeDLf>AIkxlO8|5 zv-WyVVcS!o3!DaBp&N9E)1e0+2tBo_T-r2yX=UrJZDDXhU`IyEJWV;u}0I1{pA2;{&}$YmU7X{R|%C&+M}CL^>* zMrtj2oaeK(c+P=QTAW^%=V}={8piN=ERV4rXqYL0dm;e{C|BJPfOEfq2 zEGKG7m;{rFNuidDFXc5;IJZ;TZW`xxI@`_AB{4Jg%c@9A(JbDl7i{lDiVwsyHty&WGBJ&6+n=&zn8*w&K8iJbKq}Qt-O7;&4>s zkYdFlBtFmTDh`>Mt#oE4_Z69~b%AwXalm~=b{$<0RvZp}e>csFLrDBy5~J+?IG8)d z?#Z3*;&bb6?uYMzMdUe)dAx-C+oiA!mct5in|sNfR(6m- zzLxiXp7(fxef^XCW*w}D4dhN6S#E;O_?B^eNAC1Jxzi8iPCt@6{Y0+v zGw1mi@}pnjH}Z<#S^h!ZR0`r3r{Ncm^7H);*dPqT{iVJLutOw7`9-4rN@DzczsoY# zF9~tr@Qb&;UoLLIYa06b_Z_xtkjcl{;>uRALa zM>P&9Rvbd&^Q?0n#UV3u9k~5O%grQU zhu_UqGqwEbW_m8;Yv|dm{{=VGb`!^VGu$FF09X!d-ATKf8yo z$QHq3SOQC789!SNE2PwSFUPY|3RIb!sqJ;+X1XV?7x%;sun{)FW|65|SiUGyycJ6L z>S7zb1lwT;>~%8>n(P!Ys&+FCDRVQ|sCUJl{T|oB`;7Sm_z+`iUpMo5<1?PGrknZ8 z_b3@ZRPJUPxS8@h$M*;CQOc74>cGuxDou@+xS35WxS37M-ApHLrV}^QiJR%f&2-{s z@?9ddf)t}FH&a|?Zl<^n?q-(yx*DavZqOZ0haS)qT+qw-)6Mku;l27oKcmKOrVlsM zHw1EEDCELffSc*V&Gg}BI&d>>2fCRqIoEK>Xd*EN#u}?m8AnXY+)P&u+|2Kc$-K4@ z5A#yvi`0GH%m?euFgz99%mrPG@j3sRn_22Bb2Gy#aWg&TZl<^_H?z*%O!?NR%*_zmXbVzSCYGfZZXH;J`Wllde z@q+5RnI>+g&CJGW9D@6ogVQ)vMMdVSnCP=qY`tMPjl)%9lMyPp*+`X~oQKnRw#rEP z>u#poeF;uq0ZfERFc}KrQkVjN-OY@`&5Vh@l5v!|nTbuVW*oSg$z^V4@3gAjOy?oo z%!~nxRK|eCDs$ixl{ILo${xH-4a-@sMvq*f@-Mho^~hPNx^%1B%~a|U{L)A9OCKW^ zj}r^r%&;ej#cE>lBx87rF+5Ey))0$l7{jxS;W=WlR`pJMUh%gX@J~2=Zf4*9uPImW zU8ayN52Zl)7A(`n8&U#P^* zl-SDM%!KLJ{pn^d=z4>>spFA%GfRCBa9%68na0EB$`4lIn;t$lGqU{q#iEv?xjE)L zLIoAvOm8^f{Y7Z;+O;^!+|2AL)ps);0XOrf%H2%y?sYT8<<#+$n(NBk%)FvjIwvPZ z=bzJB7Z4bKZf3{W4Ba9gH?vWuZik!cYF9Hi zvomhyPTWkVad_QKg_{|Uo9Qwq>9vWIiDjWK_2FiED|a)+D04I4X^5L?^J!1C*1_+d z>&(sEZ*B$M%)q>;I3J|kJFUss0&eEesjYNIMv5LWq_v(hp^ctAtF1o&f>iCzXWpD; z&6@#1=fjEv*Gu)>%p-CAUTDQ3Bz})Bwc-#GarmJYaj@0kvu`S&eb(ngKA*AY!FZ_r zZ$9?i57glEAs7cqs`?&eK7St)h{O0fW%qaIk7=#v7PirI=Uex876108rg5lvFIb&8 zOtT#rheGbNuhDJw<=1eZUC>TvXLG-F=COUB9gIWJ&5R1>PO8k!G;uS{if*PCf6luM zmXkZJAh)?!XHQwl^;SJM(-Ckpf2y9F89%9VH!}-2Gb?L7Y`~@5sIzc0vo79@r@4j4 zxS8&)dVFCC9_BWkpZ^kUhaEhwxtnP-aWid4&duzMo4FG=(`g)DH&fwe+5&E7Q{2p^ z4tz}9%oA}ly_LI}YitL)nTbIMpsw6Z=GN-sy>lz*W{USI=GQai(q;33x&r=ycj_|Z z{A&~OPNlxT)OYZ)iIM0JxS2zzt|NC^PwupV+-W1Z(a_;Tq+&jp*Unb|S+UYgSH+7hS)2rSl=PsK!Vd3wRbK~@e?R9!%ae6z(eoW4d z)7$7%a_-N#N2!_9dnD$~fMC3>IFLJ4&&@m%ak$WmLr7c?ORYGBL>zvoMH~X3ebxPZ zm}-4K_^b0bA3+yQYVi3GjDsXq{W(3KzYhs~PLH3nj(;0pug@Q|f!t{$xzi^8ZG1ET zHqPhtXzO#jrf~?|3x=0p57mjoH0}lWk3(U>MslZ3Sj)secen7yCH4Wu5RZ4lAD>|)h(xo4d85Lz|pUpDYdMdNg+$AtZwFEbu%m0 z%^Y9mX6oZ{GY#BKwGePK6>g@w3(DP0$08BOVpsx8VHwA{9Ln8H&q`TT?q;qEuNyZr zZ_0Yfo3a58teYtw+)U4*-OTL~2X`|?_SVe|x|un~yE3oeq20`3ss?VRRW~y<>t?Eh z)XlV?OWj1=%s|~t`&c9MINVHEnVYE(;bwNMP&c#Km_+@=$;OSH3jeH|xq9dnj45>SmVu=5Z{CuA5nzn`za}th>6I?-<`umzBDifRfd zu@CfxesK8Q%(&R$$`Ln$8k!@Ot$v=OZZ`b?b2A-r^BKd{jNuy9%yBJaxDNiho0&Cm zvGNRFqH?mAs^PiI)H!*})wt0sRKfYxubWw2H`5WfhA}+D7@lPe&vE=~;dwaxZf3A< zX8$u@SADDDX4=Ewr|#zm@F9Ez9|LZt{Zsf1K8G*hOZW=DhTZUuimh(lOx(=TxS6AI zGe_fQjy{N+87bAMn`yb3mDbJN$IVQ@%}l7;&D`QRGH&KRbu$m*W(MkJ2HecGxS1zZ z=4QrJ?q*&;?mB8-)?MAqx^OeYg5NKeyP4dSX`>1^Q_ZZtn;Bm2W|kBkSU0meZf264 zqzn1(e(d-Z?H${idM<5rzPGI&;Z4=qneB8|W|?D`nU%)hai7fhjkuZabm#<~p&D+c zt*5qC!_5rG&5UoHq2qBgZSk3!da@82Zf3w=40;jo#8mA?ROV)m2|6)#RX5YSulIX6 z-ORwe3A&kQ;bu-8*G6A7rL7(_I#r+TJR(WC~ymx6JqjuW^LH!~22nz)(A;^%Zt<4{vK(-wAM9IA3NkL5T7-OTV{?o{q( z8n~H86>g@QS$A$`QsBG$@$2-k@$2=lVH;qh&db}RbB1l!nK@g?mvA#PaWlOo)XLnZ z3-n7knPqh|>5D?{RJCJQv2JG2&9qTBGb#$lE^4o17Z>}HcEo+G>pMQtw)&rvH+=?2 z-?0nS&D`T=CgEn{MU?su?JqtYexREfA9P~s(9Nvq{RZ94Kt0t!-OQkyS(~w0^QP*$ znS0{BpMPz|;ox;|kA$1qGaDpJ#jOW**_|VcN8Hdcw5zdcuSa zdi3ax+B<^#iW!@6^eg<$$1!|gF|3ZR2P+OX|Do!lUv9-ABz`X)%FPu1cPKZLVux&D zxtSs5W~$oP%{-W!nLUN6>hj|oUiR1PW*QahW(Iqj2kK_3gSeRq)Xhv-M2*bF9K#a9 zsi!t%xtl5FZl-f@PxCj!>c-9VUbJ4k7j1w8-OTFrG%sp&Xg5u)19daS^?_8@(>#H?nbq!T{xfwm_v>lykza_zuRz_*Ku>d3RyT7Il^SbXH&c9v z=xJ_mOr6LkP}bADi8M8+rfW2yZf1k>p5_fI^fa$W-OM=ZX2wxBGp@X+d0eokxvMpv zSsN(tY3?ZRY2LD|r+Kh$<{^8UySh>vvzzf}PjkoVhNPAEH21j5dYU_WbF6)Ux|ts8 zW~TLL{S0vPx&gc{gL;|+Arl5c77T{+p612W&74Ku%tGpBP9MrXb9qeN%vr;DOx?^` z)Xl8Q&9s-fnTz6ZGi~|2=Xr+n5N_uFJ}ftj{zrS7dyZUB^Qzp;{d<}p3w1N& zaWivrPgMi6a5D#;rUnk`s=9Zlr+N48st-NQyY=XyI;8bf>FF*!%wBM0+)O)lGew5O z2p9=9b2H-)(bK%H>t>3~=lHLNYvAy^nL}|iYunSjx^5;tjXCyb;8~~}H?z7u&8u5C zlYevK*uR3WVK>mzT&iC;b6k1d%yGDx<8U+kQa7_Nbu;@?H?wbf-OOsanJ(&Px~QA! zqHd!;`pr^SbP&adbH`A5Jc{dadqHk9-^mtux_SD_VzT7 zDeq}62XixvuQL;-A6++d?K_9JZl)3ZezDxmELxUM}|jH`=##O%y>CT7vW~+ zO-tcB#MXKmb(N+Sw$*tBseE_X4%$Nppr^UJc5bG^v8&9@w8!kNn;8-B=DZAm3>XNt zcQd^edzy!zqa}P4c;Q@X>x_mmFc!w~KKVd>D;W=!*SE6K)4ZaaSsgFp{r~a0nSpsT zhk4_jk)khP-V{x2qi5>2dK~j+@Y(IOt518~r*{Y4x6iRVZ_ccR165NO&5A?S*Y6A~ z4*dSAx#NDge~&(KgyRs&?_BG8sQP-Ssf$+ev#&bN_^nnPxZaLz9IA5<@(6C`{@26o zNp1AJE2wWhgU@OHhN4TC_PTo~KBryB?&ow(uZNntnY*Z)d9XMX&)XY^F2upr-HJod z%~ZkMsoc#J+)SzHW;&>w=~xEKVFmZ|ho^3)xSrJF+S}8-Vx7c_Jt;&Cfo^8wpaW1>ZsvY-E8qkM=S9W&u*c1;!Pu;MQ}w*r6K^XHT+h{a0uT4~>kM9Z zRveCM9NJrP;QZJ8Zw(Ij_0Y?TLrBCS&x%7x#NjF{4j~bT1KiB8>str&s2Gub+{|=Q zQg|U{V9I-%+i){&wRAI=(bK$1B|Xi5jB6%8#wEdVyn8Yn4^G~*Im;6`f)*@WvOEz^ zf>w|Mt$Dr;+qGqx3hkghbbvHC89G9`ycyO>9MV}9C!Qis^HdzTE|jf5jh}UeZqOZ0 zmkD3>-~{v(akgX~zv!Kblf4Z6LBHw4s`?{H9&ZI;)~RAUX-@wk~rS=~&jft&eYy~)(fEUTNjYxury zrlVEu>SoSscyKpUTxC7YRV8kwRX4Nl>Sm^?Z;X-{>Sj7C?`gijn<>XwPjfdt&E4*@ zp5|`qX1Z}R-R>UHQw<69G|%a!#ufHfKHW#HyR5HTx2_*lziy_Dp5|e;Y!wkcL`B+j zRCLr(RWBx2#l@aQjmBXrzQJ&n(0GJON*bx0&OA6<)p!2&x|x|7m(Y*BK;`C4RC&WD zsj+#J)wIGwl~-`7>OxQRg6@C4r+Fkj&7&i)RF0Ukp62oKSF8AVdYUJd^)yfIUv=Hg zv_teXce@u6hsCf2YVT$?NO(j=MLkLl$;VWb{c#l;O;7WvCscU&Y84j#q>2iAN`*Cg znjYb6RHN``RO3d^s^-q;U@bha#D3)JW>(kDbi}@|9F7m*L-+_jhEL#A_zXUWFW^h~ z3ciNjfSXy}x|z=3lovPCOWn)@+{^<0!QO+L>B7x);byvUGb5|p(>w+@GX^&^1~)Ut z>S-SAX>KcbGaCoo%tY#DCQ>&ujh^N+>1iHQc~A2NQAgL!Y);+GHEOo$s-$k_A4cVM zGx_}gv!{8f?*{5;9{HZ;4tc=z*ediimxoP}RdD!vn%67;esO{biIG9=MFkbyOjo!T zR|ME0Qj0xG=N4Dr&5RG!&HS#cr}-vH)YltLsq4`Ul3;I7^VP*pUFvJj{!h>g6I*aB zEqT8ab)e^^+uaIMpf$bt+OTX3sd{|Bb~+C?)0@{p=Z)t(6r@uJrV}+| zI%}`D>bjXq^`y5NJKncpnmCr%!9qx?#{ws;j!0u6^fL#d%S2KGbGx z*1V~D-t39D6$gIbRIjJ`k+^=7g4dlDhoc&Y6e|uP@p;y{j^dD+*^1h6+*f3_)&+oWoZN(uZu7_z>96}-vK}RsKN!aUV2I?f1`krO~&yhQ=<-MQhJzij6|0GXZ2kT)2xf5&}Y9 zQH?{26$kE7YUXAhiR)oc-OM9=J!EFCBX{DyB69<|lXYKF>a$aCI})P&BGLZrI=UXL zIM}#P3xmr4_GX$DhmiQabby-~erPu{&vG-xax*PA({eMz41Tvm1lS=GWjo49mT04w z#2DhN2eHP&>4&JBsi>Rj+*>y@UYZ&S)Xi*6-OTv%x|#76>Sj8qo9Uo#rh~efj`F&h zj$qwP?|yYNUFCH%U1fDM*LqIo7&}rcG95bcKAkN$({eMJpHCPftBvc8Cs{rPPaEB3 z4a;YY6nPe&V|}ghm^^QckQZ40C#-|@umLv0CfE#H;6>QV_9bk;jrEsU-_H6D)?a4* z71m#6eJAUdo0%d_l%yr7lCg2}ZHJj{e5m<7e)1Fe+uD^p#jOmnufnRD<=FUMh=tLzb1D9g><#C+P!eA>dfdJ(ol z32cLxU_0!9m*Ew76?VeE;5FCK{`ezG}DIzqb1^$(rl6nw!`O+&h{JdMX)p&N8JrRa3_ z)x*@%lcmd~Zmub=-ez80AG0L0FWdBk{%{7kVE|;nK*)qa=B<*&a&VIz za^7!)1)SU4%}>mQ#NrN?ce1?894mLT%{{P)Z5EqiTVmcmeW^K2Ei=Ww+?3x|m`QT4 zDc+U%pZA%LR`(NY%gwYLyL`T9Jr685vnJlDHE*h(HsFt6 z`|H{~t%cvT>Sm4_(reH+-&l1sd+`0DRX5YBn|bWjTeaNG&~QF1H#0QiV7Zy05eLi7 z42?KgZf0o2!E!T0BMz3E`M>AbS#>iT`4=WO_8Zc~UlNnx57Y#;>SkJXGwt^G=o#|9 zj*0$2$JYB$H*|bN&ybJl8S)7|Lq4TvNN6}8mYW$Gaj@LX(1?TOW`;%_EH^VW;$XR% zp%I4z+)VpkH`6Y%Pfzo2Mais7CAaQ8G^)z3j-W7ZHdt6uVvyTtpLlN~6=jUVgSJu<~dgC*m{~W&Hxi8@> z&hyu>oAqx{F#d~v@hyA@-}CqfmOrxm34Z2yet}=%H@5$s7b{%Ezh_=`D{bN&*7wx;@o=;mz)cuiNqKfYpgnD9M6~aG z{K>hTmn)1z^)xT_mGv|atE8v7M{YGzjoUbn3)t7~hTFZ6_q@Y$GmSTi?OVk8Z9~%j zW28@h#}NCw@E&vEedhZIoUaezBO^jSCRU%Y{;6@T`5CYKob@k=%a<&_;<>L`?l$(g znNoRAb8-DlOn)()=C9PO{mqCv#(J82sGI5Wl=U?C(9`_f?9)|dUJsR(*;8c(dYWhT zQbULIR-;DtQFBK1Ra55lQxh+!eou3gp5`_)n|hN&s5hBIy~&{}Dl%8aM4zQ%>kU&4 z9m7>(lMyPp*+`X~oTpNf&sG^Jf4!%<+kFZ377Jh^OoGW!2$#YX`0G8*qv&ZK6MZG) zDC=pS*yL))K~MAKvYzI>)2i-i?mR?K^NazDRK|eCDs$ixl{ILo${xH-4a-@sMvq*f z@-Mho^~hPNx^%mbvD^<2z=QBNcnBVbRq%Iee?CI(&qt~K`53WyoLJD)JnRW#v6@&s z$rzqu3{Mk_HN@f>#_%j-c#c@CRlU=m$6Y-9J}e@(f1?^3;7ud8$VRb4kzsrMPf z2aMrE#_$ni_?R(#!Wcef44*NE&l$rPjNwbh@D*eDnlbEV4Bx2kr~H>ORKv}*|3A*;dYbpAr@2(Or@1|j8i({Wx6{+yZuK+|_B2=YG&dyI zRDqu64tkn9=xOeyr@5D&=Jv{an(Kx~rlA0Cr zdYU`U+2#wC^fZ^)%6pn8Ouz2Wp5_a>-e7L(c;tJUm--&yyjJLGZai$R{9qMhI($9N zBg^~p6^UqWjI?&TRdrGtxSB#cv_2|nN%g^GpT^ziw zz80f_c1lC~^2O7auaR~HdYb>#L`!i3z5e#?X)fNqJ5hG64xg$DicTT#Vkk?7)dOPa{ z3##sEZkRoFm_bi-)k}vddYaq%=&pc~5gO%6gi= z)3BIW`Lrim6FWbzy9{P)Nt*+g(;s~ctvRu#hH)!d2qZa2)a5LNjx590(0B&dB3*ip9lVjU=ZUuXq2j)e^`5@)}+G{el zK;6utQ(Nhbj1)a$NNYW1LK{7KR$G1k1*zJb&%8Oynl}T2y;7|>Fdsc|CS=19$bq4d z%UnE5JI!G_L5Axias6Is#UUhqk1n<15E60tp%!tl)!?&lDxZDU=R-cf*Up3Sa6b16 z7r?$f&G+07c&q<89gKq{RecXKUzNpS{G77;yYt7i)^iKn=(+Q)`@4$0poZM;Op624++tXZJ&yYJk z%l;4SX`WZKj@)TIxzh%6r;X%Jo5-CulRIr8cY2ZBX)C!?3AxiYa;KNbowk!Z?I3r0 zncS)B`iF-3rVcZxo2lL=ccN~l?HzKbcgdY_yTbOmU9q@b9b-Qxcf##z^eMU1XMEOt z&UyO+s@D^_Gd<0B($m~&{7mlg3%S#;@Edu>?=1hQbx(6ePxEkz^}EbC|Jp={pYM15 zrM?D!@mAi`T#Q72pr`pe4e4oaOY(c7kMjq=dzQMYo4McI3idP)%!`WiLCX8J*JNw~ zH*@IJb>vR#$(=TkJ8dL)+C=WOncRtabCxx41_XPhT5&k4*YAZ^975vv=u#^VArXfk zY7qxp4Lzo8gEr|kaj{4pEIoi>s?S@(Ap zd&}1}4i)bOs}qN5wzBJ?VjK#&&%Q=)B6s3GyI>2s6ZcDJ9^3cX!8nxVPP=zI!w&9d zP8KDF73yYMZf1X>r=g^Gb4x+g0M;{LAY{TI$b!MZx7%_iWWx~1fuWEKXTdNS4kKVB zb;?e@)~&vqxjo`t z*){yoZsr>G|J%*%E@f_J_X=)i_hZe?RR5c9reV36Mo9EDx7U30~$>9NA?mZ`g8m!MQ8c#gpz; z?!3@}HE`f7YEb5@jAf@9JosN~u;(>3Aaj?>%)reY9NKQCs}eU;B*NsT z(;VrGG~f0`nO%L+rZ{7GT+dAO#o`%SZl)L>(>)fmkdgQ1y?H-An>F%h#Bh&Si!cMx#*IAD*sM^h}SU1yVmbsacs;{=& zaWfeSqwhJ%%kIGR-9WwH#0CVD$a-6j4j~aSo7vQzNbC7dy`nffwJOo^xVuA zRvhS$c=R3jj#eB(A`WgV4j~bT@m3r{A`Z7%aR`Yx9MsKJ2X`~YyNrAA!|!IUF5c^A zt}Z^fo0;War?axw!v^k$H|i|+CY^QhX6)xuz7nW$Rcbm@7e+jn34j#V@ zRlAuLdz#zKGB-0)y-V(N`0MT+NjEd#MM%>)aQIgj*Z0eb2X`~q@O^y1%@ikYrZb5@ zXgkiI7<6Ll(9Ntkw}NhFU|v+54*}Ppreh1ZH`ctd`Kj3g;dr_cV24PE!rhJD8*khj zD-K7`t!@##?yNZIqv^PJwBo=$%F+K@1Gg22kch*0D-IzMhuf?;ghU(;a5KXX?PeBr zFonWyV%5#;$9b^aOpjb4;+iMoxDq$?D!IAMeAzwpYSyoTYvDS$9&Vtf>W!3Ky@{{# zZ-!g;*3GosOwQr!oTE43-_*T)Q+lYk;BDquS=~&_&1`NQ6Lm8!H`A({Y1PfdpFB=U zO0sh9I9@G^b1HE*SG$Iv!1FDjC7cK+K`Tg61=1SYD2KFVnW|PvJCz^Xo|=ChRMgZo zwmEc9bIZ+~PHo8^FY)r+tdN?;qj1lyJ6W?FSKEjRPX*Ufau1E$ATp>C!;j0?L84u9QD%gv;2rrAqd zZf4!q&9t1rqvr%#Zf0n>)s~wX8ga1P%+QE~6f(TaDrbFTKL7$(qCdb(Vrf7l0SWNEBc40uxyPl*~VWop{;-6^i+Scv}61B ze(Bf&*E0=HhK`U9ouD(E!oE+1E^rz(JuN5jXu4>7TwE&-`e??%ax-h*v-U_h?v|Sw z8ga1P%+QE~G)9**qM z>uGM)&FpRF#q}{uGW+8C^@IL!2Do7WWWYekghA%5lErc`f6Qjp%`ElZV3ztUH}kLd zG`H$zo=q>lb6}JfrJ16%o;E|0kvmrGyfoZQ^zO@AJ=OGMUWGcT#%D!~13T zy{K3F?jXBtbIN7c;g2Z<@k-Lr8^2 z;DW|*JZEqM%M)3i1Si8OkjA!j-m?kor?TD@PJ?D}I%Gg|XaSk>c|=Rj=nR>ie5SaJ zvpBt0oZi_y*BZ`&HgK+7v9m4b(oV$f=Gg6_19XHe=mgp9*IA@(4$Cgk6}mw#bcY^r z9(dq<=n1``H}rwN&=2~<02l~^U@%+&7s5r52SZ>eTnxitIOM}6Faj=x%S80$obwf| zUkM{+gY7ELzku~oFdD|dSnkF+jyj$yTrEGAOn`}OpTxeCsqPfs@*0@ReJYgf@h01g zWbKq`A_dbW^Wtl%_;q5)^<3EvJa;4a@Fre=v)tX}7TMM3R@QHW+u;tF0so+ycXGVD zIKR8$9$t4Zue*=Z-Ous?n924B;URb!9)U+;7R-jn;BlD4Yv+o%=D`y%pF8rTtdXZ= ztMRnt=Rd>yEnt*A%knu`2+zX{@FFadlERl*zRY#J!un#a^;M3!gb}=y<1eGO%XxkU z$6m>D6}$$o!yB-glD^5kcuS=4ZC<|y-hp@FJzldGieVkBhYj#Pd?3>PLtg)pEROw{ z$DhczwtvcQ^(pWD8QcE_{|BFo*#1o||HFP?$o;Lql!AI+iL1xgvO4-3&Tk{{vx(<7 zbI-PLPq)H0xv|c6_WhRUcEESAlYPI3T^#cVk$pdk{P!o8yWwZp1HZst_?3P3!Ee0x z?=1fde?W;8fO|D)F2K&6MPw&f^Sd4lN)PT5{Yo)avLnRg9d)<5ryO*<3?w&h;E61#MVA z7urHQo_Dis&v|xWzmAZ_<4!EIp)=caSaxB*uFwr~p*!?|^S}e=tHh~2Rr-`((3|t> z!?G{*gZ@ei2e2H-JsHID2CG>K7qGlgDY=OE%Hw_wfuV3Q3{$xchjXp@s@QP})fvJ1 zr7A)$Oi%{?=2~GjWA#u9#2+(^R@lSL@_jC9dmu&Gj7j26bbd8#%|Dczm-m zGK+m?bDfW=OyhAiQ_WF(o6J@DGEd2gPf*AC${qQnl2%WtFPlBh zxjmyKae*2p&vLJx<5&yfdB)KTD*xmcRdLfry!T6Ndztb13d_Zu;j1i{z*5ylmceqB zCM#ei+g5Szuc?9ZI_q!1YIqagg12D}yaVsTd$5-Mi`jo2>+4zH!20{Ff57^OtbfG% z$E<(C`aij@Pr1I&)Xcblsg$VyIrT?`;3CG97=gUkU4?`TT2HrNPi^*V^<0pG9bQqe!+#fgPf?6vXIZ z63e;+;vgOpbY>l=o_TgHZIjyCDRp!~y+kc}$7yLkav1JypBjZ=`1>xU{$$>rV$9&-N4GL^ugfhEpI-7f3oZ;rOSrY^oQ^X*xf?nfA!( zI_ByO_Gu0+AQM``8NAn-Iw$8WXa#3OYdA-@$!eoBnw+bfHf^h2Y3=lhE;rlTLkH*x zS)sEPHIzFyH z=Q98X!XOw77r=#Z5#+%T7z!7|Fc=Q`a0%Bug7>-3Sx0VcvEm<&_k8kh=&U}}40k+$2X!F0G5u7m602CeNkavnFq&2S6c3b(=Sa0kqQ zf54q^7u*f^z`bxE+|M;U!28UE2jL-j7#@K~VHV7W$KY|819M>>JOT6JNq7pLhG$>_ zJPXgkLU^8Qc!BeM5f;Hq@G`sti@AnZIgcf<6qdnqSOF_x6}$$o!yB*~-h{W{ZCC^E za1HPBKJUR=D28>g9yY-H@Bw@XAHm1)3H%d2h0ow$@PF_*{2TrQU%;2}6@1M#e8c%} zgiWv+w!l`{#x-o`Jidh;@Ez=g?_n4G06)S{up54cJ@50WQfNFjp2AW!H{7m!bxy4oWlF1 zK{_;nQ;p1CP2n_X225Ba1DZn%$b^<~2As+JpJng|2g|d0+#1e-Hik?&mt(c%9NMvT z8+`r^ad$8VCv-H5bFy;ga)N?+Lx2H}BcU(9+ki zOFxd^9|jnbG0>2agSbzFxi=TE--X7^>#!_PL6CP{8X(u|C?!95aS}#=AoT;pV; zpxzW7UjtK(wQCEF2R<{6vri~88p||enVxRA)wPCAt}|B2^_>3=aHH{ux`}JN*+`XJ zj0Yy(%KP00w{yHZ3@Mnw`aj@KW9=1p8DhH|?%_P|W!rslKl?pkY&B*YN*-kS5X*;+ zVe$z3JPNbeXEv{SjAK7;^w)D3Gjk33eV&mbPZ*LnpZ9puaGvs%;gqKhkL?-GX#qUT zH9rRn;dyugUW7&P61)trz+!k6mcUY22Fqautb|qYno%|{R#7*qvASton-j(4&qdH+ zm@#5w8DUCBBt(H7qD`^Km?ed=Jm)Z_RUF&mO-V~I?cy{Isbz|)ZMvk6DUpe$Lyj{e zrLHM^>zTzfDbUc=lFBg~vF%9NzhFoqh9g>lqpJool$o}0jZooFhVWEMLno3->5Q>I*F z#-vR(PcsTli80M+DPq5AFrC+33)gY1>rHXqU>4hMG&2)!GBd~A%yDjEd8=uY+sxuC zZZ~I6yu(bD8SMWLQ(D}~dENzg!#!{>+z0o=0~~uMJO~f5|AAwx{J1DT9**YP4moae ztZ`E|Zeq&nZPkJC7`o4|)2ajaKlDFG>sxgQi#jy5>JS!n=wj6&Eb1`DszX@RL6qEHVG;^nCm^&?C z?({5kr{_$UEM)HVJaeZPm^;15+-VVWrt}uj2TxG3R)lxziiWZ&t&b@D{ucYv3Jt7v6)lPz>u}J#2vY;RE;(K7xlZrAE zPAc!!XbvqP6I#L(3mSvvX5waW zABMqj$cIZ{1Y8Q2@ipP)6zvMuuY{^`GpAo;ir3AQ5!3jZcseTS(Yu*uIX83RnfG$8 z_rd+}0L+93;RxK!yeIe?Dgu;wFZ&ojzX5Kh!p+pU znYx5^{!c4~BBTPknR#}$N8=J6g`4TDhYy*g5=!076x__(xS0vKnF+X=Nw}G{#HAd# znF+X=4&2OW+)M{8WILFTl;5+z0wXKj{Cbn<SpRZ z)`!4QxEO+WGqpO<&3q6yvrBv2Okc>{9Axy4$zWty-O{&u-OLXS8akGc(+} zS+n-KNs|t`MU##^SM_dYLi_;jOcwBu&l?Ki>Aa0}cDx54dz zo2h5$!?~HR5WAUn+)TTD2`q(WupCyvN?64;yv8+D?q<3|>}J|=Gwt?oVF!E%JK=lS z1-O|ycsFw>Zst(j%%QlMLlMuiaWk`VGjnh=bIQ4y2!jTqoaJU7g`0_kX7F#bjH+@o zi<{zRt_|#F;-K+ff!)kCmYd1F3Es_&@PEH3OpKJtFUL^M&2&bZ;*0`2M4Ns$)9t8o zH?yR$F~>j9%}kL)xS2S1-MnsQH=moClapa)<7T#Vw=mu9a5Fnpy_=a3-^Fw$bTw-^ zyP39Hx!kYr&;!nc(79a)xS1)VO=&oW?|n<%OlM#>^I0|JAU89%%mJt=H?zXnI$}5T z5Z5+~YYTSVWM%CiH|_pr}IA^ z;%0X9x|!YfyP4UzneE)`nLFWTcBoo6)9ctJ#BXNqw1v6TR_0FIxL;xDW~Sg~Hgw`W zmb#hFz;5QV>R>lBw#)&jDL1pi*g9f2^AOiIi)#yZ++<}HGw1e=n|6P*apQLatvc{o z4xO9n|J+%12x%Qs%YOb@bqHx4np<_?{)gU??P=8^Eb4HJRfn*sLuGEJUC`u8b2Ghq z)}OhVSMATuG;lNdZdPKX8ger&H~tpPM;j_`$iE#g4U7>?nqHupTzR`|yF36#CpuZ*FF>qiWpDUAURM zj?~Tc=4OVWn@Mig0d8i>vACHPax*1ke{N>T-OPfTaWnUo%gr<$qsglrqipG8)rP2X zYRYlraWeP2nYp$}D%W;!Ze~@unYIAAnZqnM^MKq;%gwCW+)P&mH?u4^lYB7kcApDv zp&c%!8`|r%RvmO&T1UvzDJh+x>T)ydI0xwDdINQ8gF!kqb+ArLy+C(O3obXaCfrPC ze35oKr@?f%7OsQq;Rd)7Zi1WP7Pu8|gWDl|+)QWu3!Kl3un1m)m*Evy46nixSPIKv zIjn${uqtfaOlSNzoXpOP+{|eI_lrI^)4}DR~+TOKIF}>raVCX4k!K5^^V05}! za9I;`;ILE83kNneM~^(s95K3?IWYfpbKt-XbJ#%gR)@7PyL73Zywz|WH~!pAs}B67 zQ0Uz1T4nByRfmw)p`lfWu=w*V!>U7A)WKubAuQ@}lU0YXs6$0JGp20rWb?V125zQN z-p%yjW_soTZl-G<^Q3aQnMqGEcY2y_0dg~KzT8a1o0~Z!xZKPI!w+^dUAUP&d#q-D z^d`K;-05xRPUL2Ge#acq?_K6j@3DO?b0_i-d#+>dw4S-s2IfxhGj}34^USKr&GfpN zb)1`-J8fa^w3WHjHs(&-scGmPiUV>p>*HqD_qmyir;?lL3G8OJEzQlG5w|}#)9;AY zl$%*$Y#p(id5CL!*Opx59XAC-S2K5dleyDd%$?q5?zD!v(>u(a-evCe9&@L)%$u=W*kAGp#!CJA3Hd%vxpcja7$`)}f(Qhp_nbEW@fpSk%E|)gdhE zaFbPsu&6_2Zl*){*0o$ubC+njj93-|@*sl$9|=|KX69Nw&AID?;Q|N`H?wb_3;~JeE)3 zJI<${c@6h8x8r8o$<4Hrn`vJI@4&l2Zl;~wOnWhqn`tLE(@t)tA~#d*cQdydRp(}| z!p&S2jGOt(kF+c&H`CkG{1@CzZ%^|*zd&hjrrt+A$jvm!&5SIUo2mJ@dvi10hse!5 zmY(J=ax+~?_?XGcCBB~K$>n;QCztj#_vU6gN^>(4%H?L(A~(}PZl>7NRasASDWIph zlibXL19LMaZ@-&aH&AY7UTbnT$<53oH#3ji%sg^4^T^H2b3=R1liW-ULO=F-PKB!_B3CnC#hxnKsR$*Vj-EC$DW%R$j#hh^Yt{B z^!urwm78g~nc?GR(z}%&(ruv~xOFZ)&3k(~=qvI%>KPNV^g|DIg5cdu8$HbH1yg zk(-%EZe{_wnFaht;2}5DjhpEvH`7gSW;8v`6L2#Va5EDsb2A;dnGW1c2X3b0U^nyc z+S6R)W-8oF<#jWY>1m!^+S7b8J8 z)6$;iHrz~Gc{kIEo9V>OESH<9C&!xN&CQ&En^}OHnHRv#jPSXcFW=B3rU~ zfS%?x?q*gPTSx3>R&s6DxXCxgbqS1sOU=w)m%-(51zc&;hs5;P+o}WiBXn+Nb?0V! zKkL@#;qae_Mr96^^?3;C=b@!lhp_m)qOVnlu&Bcfs}5mNhl*}yynpWGb2DwYnYQw7 zrt{$3Og(u%b0=~$C*Wol;AZ9pa5E!(Zf1U`jWZRSInKhX72P2bEl2Woi;Id+RWT( z3v;Kf%$v5sc4``CZf3=v=7-3ZY#yMed5yc76~@*PyP1_-n>B8XB5~Ou0wRktdqsgA zq9LY8B(}(3Z>tXcuJ|47gzsS&`~W|~PyDRgZMuw~%_P}lX2>t5NA{Yg{AxzYKAiR6 z;CJ{h{9($l5|APpra*J=4_}AcW$ukt2kv+1>d?rlLsQScK2{63drKe0_!W#kilZa*a#KfL+SDEMv4U=lK;JdnLj5{@g`4U6K&1VLy#6E3^JA|2*mE<*xka3~na*I` z%zZ!NW0ty^-rP*Do4F4+b02QzzF#>n+)TmE6x>X~&6Gc&1Vr(_>Txq|xS6&j<;2Z& zN_}VmDbNs7p%J)L9ByVDZe|=k&Es%0FNj-+)P_=Zf4@to+=$TGaWZG9XB%_H!~eK zGaWZG9XB(*%+0h9R3KBh#0gDWz^^3woNb3DDDgu9#}B6u~r=F4NUIxt4oy>^;p}l+Vo+pPN}y_#k8L zA$V9x(j&^$kE)U7dYWe%6?&SV=<8|jjx5*H+(l3G#06^DG4wQV6M~-RGvf~KX?|{# zs_AK-p?^@tjvu+NR!{S?p5}?(+|0bQa4%cI+0Yu!fi^k|H?u>Bwz_4TcDi*-H{04n z2j~dF_cT|w^R%Hn+Q7}U89nhcd+ErC-r643N5@3>)sEPHIzFzy78w8oVGtZyPjhF8 zdzx!{nv2{7H^VJ(E8GUR1G$+p1O5Sb!d-AT+ynQ*eQ>{ahPbD>rl&c%d9W0g!E#su zD`6G929@_TcZRs9xu&N%y(wS^dd)Ni!W=fE5ru}z495-_~Zsu^@%;C71S-6>5 zxS3hFnOV4*vACJBxS6rInX#3*nNHkHCvK(_H`8gknIgRmk={6&zTC_s>1pnX9BNeN zX3AcAnja!Jvobf+>S?~1ngrj|T$O#l=n|9Pi$O!Vp5_^mres8c9V+Bzwu)mLZf05l zH#5@bW=4A5%)P6@vjp|Dpf$>`bc;VNr)cRvp5k4i8v$2#Y#Y=4RSN zDs?jzZl)6WKnAeJ6`ertp^6z*L;SLYaPz$#$kIRgjx$ zR&+D%xS952a5M98GYdkHn>pdlKi$ld0B&YU;aYspVps?3VFSDmxS39$n^~1T&69C6 zlY@0LcjIR6*)6ggH*+^`=5E}~-ME>1O5IG2o2hX#b-CP3ubb)3&CJudif9FH8$>`P zM6un@G8%U=Mx{!uYA+7ly*P+hGbbkCJ34u;7EWPpr~`>`9LKE7bGVt#B$a@hSxf4( zYyc_H5K^HL+g)U1HfH^JmM6f8a1xvhr?5Q@2XlXJW=UaF9#`&W9#cr4GL!pspqsfk_EF_2 z=Vlf=D!7?0pPMOC&dn6uOj!WWa?hS)xe%Vm@qIz%pZuaKZn{XdkeAr@GUM|VmW$O4 z^(xCHuvE2?Wh|GgG+6;FSzo0V$!qiALSj`j7d zZ(#j>)<0nVL)JfH{bSZYVf~*<)TdncXMBbZb~7cTirq|?fvuA$)q8+aq7#d|re_@DjWXufSq>6_&tKSO&{s1*`dJ;AZlVY7B9AFa{@dG>UVx43SQd z4V@texXZBlJi;b2}kc{CLhMlJlfn$%gsD8H#5Tj{i4s!jK+)VGaS>q<3 z+Fk-9;4rzF)#LxvLd5zWWW?FU7e7+7}hw64StvUo(hw64StvUo(hw64S ztvUo(hw64StvUo(hw64StvUo(hsxYcJGNd~ZYBbWWQvv%<#IC(+)TrAGez3waHqOJ zSLg=0&>ecfdEkNbp(pf$-p~j7LOc85BpKn`yb3 zRqtl*!p+?E7k4vb!@_cUEbWxoWQx6 zRq19Lx^g$uo10n3IY1}Z8>mwo4AQBogLPW!1-fZk)%7$Vkuyr?jTlW%=oqefER2Kk za5YSTi7*K!!xXp%ra~c@+8JM@oz7`69j=Az;Ci?LZiJiQX1E1zh1=kE2p>1o>S-Q) zZst&OGl!C!Ih5SYp@afvlbd-|Ze|9#nHl6}W{{hiad2+tCll%!Vo$;&DM^I37+gWY~#t5}XXD7~)EUbZ7#n8kxPC!fDV9PUpB8&>UJo zCbWbz;7oET&oY#>VtF=?Tf;ff#*iuJa;&zTLpzpk12?-$-AsP}=Y9GDJ;~7PpVvjLP3S*f>;btbqnc^fj(;gr<)8@;~G`zW) zGlI*_Trj*b$2#7enS27rKhYHTNv5|KZw@`pb8^xk9h$(Y&=hJeH`D88)^T<*lk0Ug zQyX+MQ&V%zwAAiq)3h+l&8$zhWc@K@@|5OgdIINWt_cS>v%=V_n44KP9{jnPM{sS{ zxXI`9dI<#KW?FUN=S>*oW?FR!X&wA-rd5ZK*1_*)T6G9%9sF*lRfmw)!S7~TbqHx4 zD!Q35WpgL-xtRuTrcvI_^gPbIX%5Wg_po`)ZOY|lCXt)ze41?max-nd+)Trpn>i!6 z+{^{TS8%MA%$-(ok6vT$^g45=@W{>dx|wyHo0&UpVeYh*xzjf0PTQF~eapG-fH29; ztWUONeR4B1N^>(kfpat0goB$|VQf{*%`6)a{@lzXxHfCt9Nr1^yO~xULi+jjyO~xU zLRtsEn`zY{q;>GSnN}S_S_i+IY1JX5b@02HRvkiGhsxYchltS@kh4=*>fZ<(7}1-Y4`?_yBh4fn|WA@_>d?&GU-ax*g?!2g`d_6Ol1 zcvvLw5qK14!EBy?3?7F$>_3;~JeE(8M;U_LO#7RhBR$RSZ^IgR2i}GEU@a8GI#>_% zG*|RAS08Y$J~z|b)4bSm>^;p(3b)8A+{{(MxS7BFNXzn{XkAWj<}c)CdV8Ah`2|XI zGxa{|L2jl&Zf0b;+)T}f-Mjhx!lZJB@%AKyIchxZKQQdYTv0 z)4Z6T=Ed|hFQ%t?F+I(T>1keE*3&#3PzneLap5_Z}W7OTv$Ev*O zajH+B@oIOwtCcG4X}(NPqVM^EZsxSas&O-I0dh09*eo~Gax?2`$w<=0!;&>_mQIug zI!01hZ>S|LRlDAAq-Q0#w744UPX`>&_7mVlI0;UMQy@(jNIEp3H}Ki+k5NSm_9nr(U-i;eq?3#*NL?U z=%l&>bxO)0?Q#u<3v?}4)w!8DxS2UQxS2VYo9T2e!Wn%DUWQj-F}w;(U@0tv<*))) z!m6;z&2+|p!})B4O|TiZz*g7>+u>W-0pGz+_#Sq_5#(mNe%E=pnR&RG1-O}{t{WcQ zOgFiiZhD%#>1iHKZe{|xnF-`(CRCQ2>A=l&;AT2-GaU!JnI(mPPd8KJW-8oF<#jWY zaWj)k-OS0jnU272=8sX8_cT8yH*-~~n^|DFnTK;TBP-+`rJ%C88_3Ln>hhDvj8_UFMyjF;d3)%yl&>6dhC~E#z?X`L)E9(b^}O(hNhNO zQ|ygccj0_CW<7Lnrj4HF5w;FyRAfgp+MZ>`#&j~{9NA>PbSCd5$4so<#Z0Q()l5n0 zX1ZLt(A})%3NtseHg0CJ&&`yPW+waGOc`0bNSuM)Om{f+G_NqW%8!fkKNMq?`Fy9XEbA)2ahMlSAiL``t{d4k4|B-_5k@5YjsM-At!{p56DNUhTX8@PqJQS#G8sJ*#4FCIT0GL`jU;A)56VNt0OibU+-B z;~@c@Pz!299Y~Z1>834G7wSP0Btv~MEjN?<5MFL(_IOjgxtVLHOyet`>5_Tz(dTA5 zEA}*Z-pBC3&9viY+AFx3cHB%mZl-+}%!bDRH`9)r>Bh};&4VYv=VlI*r(~<~wB+YM z!#!NUD0`OWbFdJehZo>QScD__63dqvxv#Lk829s4j=6*pyp-cFWBe}X`4t>{CCgRt z8oUl~z-qphz|AapOC&%~b8+Ejx{3ie)3qKp!29q4tua63^&fGbA9LNu?q-T}3!kp7 zuuX2Pvt90Q{VmtC1HOZuT+8>ci}&Q?yzfW&$>(P7``PDa?)!x$ZsxvU*#|dMa5Dur zQ*blo4=4dq{I7c4OdD>dElD|XGo84ZPTWjqIXBZ;>So5_X2#)W#?jL}4mUH7p5}4% zG>^m0jH}>g2Gi3#F_4?-#?5r%X1Z}R-ME=<+)Q_AZl=3E=ZTx?>IfCwOj~enX5!SI zDjhd79XB%_H!~eKGaWZG9XB%_H#5D=%_KK-Rzf*9)17zJJ3)xwi3msaI3m2{4g9-;>mu06op;imB#G5lmC*GF`2cYqPOYcay`v6 zjS4-@PxSRPcSn}%Y3`z@dEx>!>==5Qw+TT{^OK7gk5l^q=QtA{goof^cmy7WSuh(OgU4YG%!PUI1k8sg;VF0;o`D7M zEIbDb;dxzIPjgLAbCD&m6qdnqSOF_x6}$$o!yB*~-h{W{ZCC^Ea1HPBKJUR=D28>g z9yY-H@Bw@XAHm1)3H%d2h0ow$@PF_*{2TrQU%;2}6@1M#d_#Zojj#ze!xq>I+q9;q zxyZM$1HOZu@ICAT+)N2RH*+{{=5XB1;kcQ@aWk`UGqZ3rvv4!Ba5H0ZGh=ZxV{tQM zD|0iQxS3AeOeb!p({eM9rKh3Ty)zf@2_vTet0!v{TEQb}a5>~-$M%lbr`M+Njli!O$gJH&q zjb(%>8IceLxS1Kz<^j2xHPF*MQNklP(@t(C{Uo3(bc0;z4q@hIx^Ocy#!#oy+{}!? zZl;8Tn^|FO9oEe}f@`zJO}-g)Zl+ZSKF49;W?FR!X&wA-rd5ZK*1_*)T6G9%9sF*l zRfmw)!S7~TbqHx4D!Q54KX-bV^Lhjxg;~sZ-@|b;Gv>ftn8)wr<#ID?pr?6a znB->K$;}km3|n9;Y=iCaErd~SrVBSS12@xNnwyys*v*u1a5F26t;4#RM{sS{xH*E{ zOsfujhQq+kwCWJjI{4j8s}3QpgWt`x>JZX8_}xsa4k4|B-_5k@5YjqS=4RSNDs?lJ zL?UfflbdO8$h)UPBXB`uI9{}z!16?vC&9^Z3Z$_uopWiz`l+lph0~xJoDLb#99lr8 zd>+vfm+cIhoqVRajI(g$TA_}f&2z2c9B2dQ$`w1?as%3lxZNDPJ#>JMz&F*>39{L* z^Z$HL^Xb=^+=C*KD#*>WdYb#(%*C-)mz$Z4o0%M}o4Fe|a}T+hyKysjlbg94H*+^` z=AKeFQ{!f8+)Q0AH`D88dUG@Lv=TQ_Pi`ATKqN%5-Oe%^cQHn#N~~%x4&1#sh*vWw zCg3|dd9Iccdu^x#iEtdptjlw_na(7Y5Dq=fy>4bT_B1b^5=2jPU9~;Uwc4MXxglya z?&TPDf9tWhpX1b&<9u#rN#O(>%89s|lhob-Zf1U@sq!O>RHiXa%~aD_R*jqac?CC9 zmRfJ3G4q8Ddzx#bayK)Ip5_Vh1GFyo7~LG+)O)errrK6?11lJCwvdP;0SUv?Z4|P>uLT! z;%4%XYUuaf!5Ey-(J0Q%!qw{p+0YqspbK<`ZjcMzp$D8tqXCcMlJi;b3B8~SllxS1&u9&V<$r+Gqr7t@*0 zl^mFErmfar+s(W;9D15plWX9;Hf!AEo1u0ytvU>+28XXh9Vy~3rKaI;L_!q!Jou_| zm907iSBL6$Gp#xVSBL6$Gp#xVSBL6$Gp#xVSBL6$Gp#xVSBHvjW~6`aZl(&x z&GhDG)_|Lt5+-h@x2JhR{AT7(TbMg-W$yIXb~En{ho0uut;?jj?B%>wH?^g{F%6_>1iG)H}fZL^)#<3 zH}gyNgOVvfDzV&5UFK%iWKVO0p5`{ACwBxxQ+8)(M$3*wlj@W)W9yha&bAV2+ zH&CZG7^G8E2kW%d3v|=8s_SV!g51o!5%e_AvwE6aJ2!o%M?}HbV(gk zY`&i6hPS8rjCyAAl*9KlUogBe#|m9fbHiwF+KdkL=IdxiMr4`xs7_`~bhhb;?QDA8 z%sS34W^%o*W@>|OW@>7#nU>n!Y?>BkxtaCJ&8$yuW=3glrYCT2=9+MDGb@a(iY{8& zc%Z2RllD)>}YtvZCX4t_V& zszXTY;CC~vI)t^b~War`Z;u zr@777)7f@6iQr@28-bDQx6bEhwvJAK96>1*ar-!OOD$lPfY zbEnPBowhJ{+REH%8*``a%$>q4H?uyune}}=%@)>}YtvZCX4t_V&szXTY z;CC~vI)tv;2s{e2U^dS`29LuW_Mgjg9?K`_ z-R(t!o9XRoUhFvbp5`Tm zTVxe(=Bi-a%wOnf{u{ZO`^e4wh1|@2^*-uBZl*zQW@NeCOwGsLo15uA zL~f@07;-aRWd>!1>CXn^{ax z^J03M7t_+icaz_FkJ@6h+)T^OtfwU-Nf!@G#to~l z6QzNUkrdV&5{I3tUGF#2vl3idT#fao1CD3=32-8u1Si8OkfsYH9h%Tr`c#%p^+GvK z=f^kG9ywjdT%Ex_&7lQkLQ6P9*QA?i!_ADa_0&<3y>zs_w~meJqvITX$;<3VR%U;l zSbKm@syk4pqzuw7*I>9n*K$>zn|Z7~&7JW@+UcAI)8SgU4z7nA;6}I!ZiZXnR=5pr zhw#bGbjH8H`Md~=;3aq&UV+8%DlCDeund;N3RnrN!X`J<8UGFEvk^AIX4nE-VH<3R zZ(#>~2Rq?=*ab(Bo9X&p=h4$VkDlfQ^fWKvHv$hm&E51gchl3{O;7V^dYUKD(>#Hm z<_VScG+2}j%+etI+OR3 zVg_)aK8-Fp`=Vr>tanvlZo9PaRp5_(CRz)|nY&`hg z%pJZX8RCF`r{c|Uun`y(%w3T-=ow%9KIWQOInO-+jPoB@*=}G2JxS0jGnRx-+%m|;G z8RK;`_bg(+!@HR!g`ssbZMc~cwlA1FeaYPEE9OpLGk5xixzk4GPMerJZD#JYg}KvK z=1tpRJ9DQnb2Dq>W+waGOc{xr=?v^kcwq-XcN zs8{>$Kl~v4=grMjEWNpzV?@g}R~bCwn<(5&1THu_H}i2hP8vvEUSAKAAQ|e5I2%9; z9N5!bNn@U`yr;RQr@0D2PxJiNIdX197tXIMbc0;z4n5#J@WA=d6M8{!=mUMBAM}R- zFc1d8vALPgIJDKWE z!G*jArqcVpPh9H#1G{WFXzepz^tyGU;CGd>`Ou>IYyZ;AZNF z05?*nlGk$QoL^F=Mhg!e*QB&w?Go* zS(eYiLUU*(ufBu18Ue#;m~%XxkU$6m>D6}$$o!yB+# z@~(Un-h#JfSK%6X2i}GEa4y$EF|332umRqO{ch%z<38qIRN`hj|IK~*59jfP+~4|3 z$+dkYt{z|W_#4i1Bj>e=`?HySws1aMVVfkW?d{g>q*P(nv(-u5WnOew6Sr@4K9Pje@3W=|n%!E=mGXXc#iJO^#o0)){DeiP7(gaS${lm?4;%2&W zGfzC7Wd`78y7#-8NrBua5Fu)nHjj5 zPTWjq4zKIN>$>7_c7t5#4n5#J@VS{XmE6p0dMO#(Tgk*e9J4Qv`$2ym4`4Zv`&=$J zGx9>EVycAmdO ziJ&XASp8U@n$p5^N{Lh=n|Gb%VzXfiE+u(M<&6FAN54aQVg1g}!xEJn& z`?X6R;C{`72jL-j7#@K~b=NMlbdPScwdcIYbf2D&vuzH{g?aD<%!eo8DR>&5fd%j^ zJO>Nmd1~0ZmZUuUe6>kWt8VA$nGeA1f?m)vZm$}PqN6K~~y-UhcDGp62Q zBu$*b`aj@KW9=1p8DhH|?lHu9FWc^e`?=-^jIG8@YVjb;hgd#r43kIL=TVr&KC^kv zV;uW&qraYGh<&ahzt1yL%KCLa+qMr z56I1|fu81x5*|Ix?c`>Pbb+qW4RWD7gqfS^!p+PWV~V{rH!~x!n+Vjxnnahp$6*_cXWaFr3fA;p^acGp(OX{J9o7SK04oT6G9% z9sF*lRfmw)!S7~TbqHx4D!Q54KX-bV^Lhjxg;~sZ-)SF*IWQOI@jH3B+{_y2 zX`UD+`G)W?FR!>F3vGSnN}S_S_i+IY1JX5b@02HRvkiG z2fv$X)gh#HsLai@iB#%lDv1D0MT*&HU5N^vsu8+UI62jI0?qbMW{#W$^g7;9xgXJZt%D z+G1D->tO@D5BuHB4N;Z5nQisIrLErYX7*NJ$&H!{t#nG-8SlU#Grex6 zH#gJO5pXlzxS8&Q-OP%)nO--uEH_ig%@lGoh1^V;gquljrjVN{O+5mz!x;;%2re=Vne-qg93;qwZ`uR=IkNQ;W&X+}y>No9T5k zV{kJw%ek2kOq{Bc)!}n9O9~I|W{TVAW<~_a&CEPXH*==?A9XX`p>s3E{r7V-Q*bkL zdY`2`=ip}Mo~^s|Xsz8@=ja|eZFH~m&egfS+v?7p+UX9R+`4tE_S)U1dfZHJPxFNM z0os``kPOX1+E(kx+)P&(xtY#{TeyZ>xrWnEG9DU*7xqA4}dAi`z zs&_M;3Cp;K8wtNcQfsg-)OsiBW!}rumx~4?b~2Gd<#3^JJ<=| z!!Gzi$LrwT%%QlMLvb^Q;${v-Jj=$-%*M^k#?8z=5;xP1n`y_*wBu&lLz9~su5P9` zH&X|4Gwp$MGv9UAfSXxKPjj!Exe7P)c(vcnv>(pR9DWDBWN6*Y`5UX&&5ZDWzvy!_ z`Q_MD!MK^;+{_wqGgBly+)Qsz^Mv>=rZb@{IWXN!Tdlvgn|W_I^fa#~*T8#i*0{+x zL+xf-br?g>q#?AERX4Zh4nGz;$rnjegLi}dtPFt8eZDsEC*LE}S4TqlQ)#Ms@ zugw}ap?5Q_I_M&C9lj3L?Pgka2(Av*?Pgka2(Av*?Pgka2(Av*?Pgka2(Av*?Pgka z2(Av5xtaC~Zst!&TIF*y38N9iax*3KoE#~L36tDR+{~lR%{=Z9xtUe!X4=ZRnd8gl zW=7&>X3T^Kf!xfDhk@KoubVjmH*>;lcnokeC*Wp!dzxpIx|#0zQc&tuK z&m4{t;BzzGmAIJ|b2E3VF}!xHa-K3y?Pz*nZss#_lgQaTFgJ5U)ZyLC8|xg}%`D5! z4CH2dO5IFx->*a-P{HPAT5je>?$;*RtfFL#QnHoxZR&PoJ7eNo)^{*ozhk+RZQrxp zg_HY(Dt7$Hx-U0VTtBn!%gyv;?^S|CvN88wm6&Z zbZ(AYdwR6jeR_4!7Y*vDue~TskH5B)9(7sO)dXSk#G9A?s?uE-M{x- zJ#^4KoqyRAx^3_Iy45*Vmz!CKp61E*mU9g&xQ3Nn!z!-fHLjuRb2GED|Eb*_KGp5r zpXm#Oa5IC=&8$OD^W=IvxrXn#hFx6454z2n!MmBB(%eiBZl>oDZe~zD%`G>R>_(5_ zlJgC6^Pv~?#>w>cH2>4hbdsCtESH;k2shKLQ$23x8kt~7Sx@srxS11ADB>D?xtXsA zax>!t=Vm5Nyn{^38OHss|6#0Y5t`i0s&+G@{ogP8+)M*E(*5n_}nUWM|iZh;V0eYI-d_Bz#Z%^|X^~~Zahwo{=V0dGWb-Xz<`2>!CqABi^ z%$n>?Z5ZuMo6&*Zd>zfmh%D0{)ya&B&NdyfolUQsS;yJMOs?0}Ol{E3Oij%-(^9*e zP1C|GH?uyunf1xd%qY#x^aRe$ToVp%W`(g;F*mbpJctx99!7Cp!C#v-Zt{b7Gp#x> zzCxE1=yx-%I)tm^(eqwg5fNZN8r7hPS8rj77|y4&T#!!SEFv zYbA51RotW3m^;1B-02N7CucRh32(vMum;|Nci}x)3&pSw*24yPA3lH&;UoAMK7oJ2 zr|=p43;xg4`g7CJ|27SJn%j&om^*#R-03UkPG2*3`i8mFM&?eNm^*D|?zDxu(^lqA z+n76TXYLecxtaCJ&8$yuW=3glrYCT2=9+MDGb@a(in*C(~3-_5k@5YjsM-Atfs6NS%<|AZ&9$WS zd}w-_|F655eW#l8XKrTFG+fE)42omuXOyzSk3LEk6HhO^?y>wPZ@)s;YU_qZl>SObOm-ZEA}+U&HkV7X_FIk=fQ^fb@OX$$RiFRz=~yS*Mhwu3G-JL=Wbvh?cJogjEO(`KAc|LLAODzcZ3 zw)fVtF@1ELqc3@x{m5wSuM=wz&`EU%>Xej0+T|Jy7wB59V|O!iyIzG?TA=&(9;FBO zAFYQC9-}9W9jgZyjMJ@h#_NJMS96UMU?NO{$uI@3fvHdk{B?3AJ41G8^GozB8<~cdDIEUHr7(5O~*VDXq(hE8!=0!3j7wH)L zOFBB1p5`&H=*Y;$IwJB_9TTxcM;y159^uRMagob)-Q!m1#;%pH3UD*+RqtjVX-{)! z{5RU^+z6XsGi-sauno4ux3B}ggPrg_>;ih42b-Je`d#PYX6BKbS%8~afSc(dH`7gS zrkmVMH@TV7^fV93&2*5P=^!`LL2jnQ%FQfuGi{|k&Fgw|Gm~*MlW{XM=xIKgp5~6g zxtaIJRF9jPR^H95q^Egf+{|Tqy5SDsX8xf9yP5p?|EHT-Q$5X{^0eWxmFsCP&lw^M zq3U{?$CZ7*=<>OlHrz~Gc{kG;$#;lRfSc*`xtV%0Zl*Uka{_K=0d8hq05>zj=Vr!u z-ON4p*zfReW=Uaa-Ao&9W`wPS85P;ljJ9W)u`!*@I7c>_FP+JI$uSdacQKRdb~RH{ zx|uFlE_63*xx&oNtc|~z>~k|^;*v)i@Lr?PxW2>T@SvDU0ZsrkOTTQx|f7Njl zD@FWe$TY^tfuC`!4!yW9y`c~E(O;a5HV?-ApHLrgIL=g?YG>Pndf0e14yJlDQLZW&v(yUH~^U!slkjc-_oB zi`eh*Ze~g03XUH-H`9ij8DaZ^xzm@-oxWo3^fhy*ZT@SvDU0ZsrkOTTQx|f7Nm0cQdUz z@H06K+)S$uA+3Yo&9v$e(mMFvOsftdt%KjqwCWJjI{4j8s}3QpLq#|9VwsVi-S?ti z?YsZ*gYcg{!JZK9U5XN~n>pfCpPQ*9f~}DdB{4i3Bi_AYBu!%3(*bcjj)w$rLM^Bb zbs$k5#LbidZl)RAfHzCwxdYuyk;ZI0w3{ionF=>k%c<i% zpeuBPT<8ux;5_ia`Op)3L2u{-eW4%phXF7U2Ekys04{`!APeu2I4EBow&-{5!nFZ=-|Ad3Itj%hH!1`!Ym zQDBE?l$| z&5R>AGmhNMIC3-N$jyu+H#3gh%#y+bb2Cc{Ph(p%I2|&eIkW&@Zf2sKaj=`|#?5q= z_B3~w_B405*QLl z_d3SJ^<3W#sxmjTEH^Wdo7o~jPxF$(2RZIT@UW7kN0g}_RU>5NsDyBcD|Cyis2^dzy25MoHoVHB6r6UOmUL7Q*w4qZd^E$uFwnri-}Nm)Q0) zPde%3v{yyuKyO}fN4t6uoZSsZ69P=gD@fCcn-13cb$wrQ~364HDGe7@lUhm7z z%>0nt%)DQ@Z~K(X_)R6s?>ra4&0M9mtTOc4wKo00XA#=nC{pw1KiDB!6CSOHNi6FQ zh=X`Y(3y3ddgj@+v`zk>z54)+qFVbf{+=_NWD`QNK!5~7SQH`jKBQdvtvw9ZbAVcse_N~-EGiDkT+miRdBeY3h= z66w|At)V{{athN=MNOQBTBwb9oi24ym*v-ESYI!b20AUGp-z@YI&4}3^E5^iB%&#r z@mln0?r(vXID9tKPd3x8~nyttdC6f3ap>Hj^*vhEv3ZiHl(n^%sK?0yjd<0d+Hr(5Ja4C!4vq zXmv9KS-gUEGoz#y^;v2o9(7O`^-v!T&=8G~fW~NoL^MS+G)D`xL@TsL8?;3`v?r|J zf!Z%VYQG%5Zl;^MnVc8siC#!TZs5AkK5ngwjJ0X$v6Xj(GUGG00Yg5&Spjh&O6%Rw&JKe$XPQKsXg{8O~_wb#(K;6tD z^l9$N$!6{?THVY*7O!C4%&1aQH`7hsO#XcrTd)<|@GZW>cI?1Te2-oD0lV=d-@W$m zyO^K&UChrWL4GmGvX^U>U-@0kZ$^@T#~=6;fAL$GeUL0kRnS>Q=@VH?cvc|4nBa}f zO7N1+bm!I0Oej2?Io%bLC9|rq{HloMqN!R|xWuuX>hMx`vj$GdlIT;(ch=0xcAb`$ z7+EVTaZ>H9#WC>=>twm4ZdUe~dRdES)X$2O2F%|uOPVxdc?oEYCP+k6G(&Ti-2yGq ziun&bwvLv~EY7ys3)3!s2w!@LKnJ$qdW-}GpOm(8NneJ-5dK{|5 ziyE-m%#z4v&f#{{-*q!b%_grohbZZ>XEV*g*-ZD19At}d6BeVG+02xC$w=mAGdG;f zZ07WJe`hoI6_U-|m${K#WHw&M8`y+5@fLZ^+-&CZGVe-u_&?8P?#tXFF=R7iiki*b zLpJm0JtBL40@=(xzhE!Ze&zi7joZv*Gd0;vO*T`L&D43>Os&XoX)=lqTnIuiLYV#! zvY8&TnVx7BDKV;?RAE>Zv8aYPRA;(Zg_F&UB%2vdHZz=TW;of*aI%@WBO``rPvlT)Xb#h^ za>dJLdP_K)=_Z@$c3+0eF&|gpN?e7jsn@tbAFXbtw}i8qZnBwf_X<3Rl~{$?KYcvqU&Y`<=W2JOtGjsYhkBsPHJdr)A1Jld6%9YM+rjX5)gh}RT*~}XX z>C?QlXETelZT7fHGbbvWY1`rW*3CTDY^H68C?QlXETelZT7f1aoJ4U4#ziJeXQ9`+YZOK9ga1d zY1`rWw!^VzGi^H@-*!0GY^H68A1MzIzH}9T|fSx_i66;kEb4Ex*p}9pi@Ro)c%x7Jf4gxn2MtHY3_;0qF?OUn1i{v z7?+=Mj#8Y@0&tN&8#R@!!l~{$NVzPGi^JRXglO*Gi^JRXglO*Gi^JRXglO*Gi^JRXglO*Gi^JRXgeI7%?t}% zJ4tRf(;=Jb6wGEOQ`<0kDemUl=^n0a3e?Svet>JI2boq#pXRRIKFyt+x|s`#RyXtE zk*ir&$@OXO(5Jb}`HX(eKR3ZaUl@1DmnJOqD-&MkYm<}Btl-(qwbK@^owjoAw2f=0 zZ@G3V`8s0->t;$7vYA!LW+vp-%}g%5Zsvy4kj*^k*gCjwX5e@T)C4Wgws}iYrnj^n zH~Cpy+YY=Zmx8*PwjD~e9rCl8wjD~e9rCl8wjD~e9rCl8wjD~e9rCl8wjD~e9gdXE z3>V4IW`>f@^oo|zlx3l_T?Fy}!8pEsnkU&l&Drb2aVE~f*+{`T7=d$p6Z$vg;#~Yweb48!#>Mhna zH=CK$r}^=!o4JN;=9;2pGk@7lm*v#W%<0qo7wTr_^lAR{FUYH#sehwAsGI3fH#4|E z-Av8to>Mo|cbK}F|D;cIFLg7$(W*Sz%u3YFtVG?+m;!y8$K>^Co>Mn7Jg;tMWP!Sw z<*1t(eo);^Nw2RYy#X3h({q2H=903%PxDHJ)y+&Ho0&p3GljaDDb&qOp>Adhbu&|Z z=*W6fH`CXdA$2ng_G#{=Ze|hsG|#DpkGhK2GeS2Ta{=1Iam3O5Myz>Sjh#H#71`bu+`sW`>i^3@4izerPsxU*>-^o2kiWDzcd> zr%&@3`ZSNp>(l%~`ZNzOJe#>Y@si7Cy6Dq9$koY&1a~%}?k=WGSXWavyc;!N zx>N7PZ=%ZgFwvEIn%LN0#_LT&Z&S|O$B3MclFN1-kj*SlHZvwSnH~H;t+o43y-wJ{A&bC8|wu9HU zL#g;YYi`@2RJ22WHq*W@mFW9Yem2v#Ly5M-!P(4+{A;J&Y^IBBrmJ8!(?d4XvlMsZ z90~og3dv>$_8718lZlp}O@jPllI8f;gu4W}YVt>ICY82>;2c zo2ha}h-VS}`T@@CshVYh*4rA{(#c4Q#@j*q_Z5 z*Sjp|J-m+(@F70J|L`%V*eC3pPi1+T&ty^S&n3O`7vk;nrK}D8iuU~)-!R{1+HwoS zt=J~>Dtybl-!Z-&JFpYqV;6oPda;}S%YP(_v4>d3PYi#?FW8G;*{{Fhcl^O?|B1h_ zkLR*GijvI?3sWLx5U%!BFRR2Gp%%~J?Ze|iIh02Qrbj7>s>m`cF)!IniB?s}W=2UB zR3&Q}i)x5tdUb|g6+t#Lifm>SeVRv+&5WW?^Ck0P5HMK+W3U!_W2GH&%y9}Pe@ z)7JqYhW@>F{bEdUGOSIx|WHUWvGd*opT3S1_M+dby#>cQD>)i>R zactR4$>^&jgFekO`hz~rGw9PiV-V=mJcB;XGlnWpPTfow*-RmuDS3UG`%)M`2P1GU zQZW)~in>{3`$j1x=ks_pF2EQbk5x;8#;GSju+K^A6X4kb0`@){T85}tc0%b&--yNt(|DL|?_kNjK9nHdyK!YCX&q*^PyT?HaD9Y8}hL-`V-|-pQ;Dze#Ux! z&ir3+zI@5>D}0S_uo+vh72EJF^L)o}J9c0vzQ-<(kRLc!cC&AOR4&=W@%)oY&_Aoh zw|`N|-S(0_{*}M|ro7JYw9OwXO#b9}`HT7XL3ETTEo(F!y>X*U-}GUS_EitoeE!3Y zP%Y_UI#tRr9*(kzKqNeRajSAVUdrpOP6ZxEp&}}wGNKWq!=wtss)$83#GyL8sDV>( zDr(|1)Ix2bu;<==e3e?2Ku5O`eOhFVh{#n2!>)9 zN?)JmB3Z20Y|O!2T#QR_DdyoaT#os;0$1WHP&ZQ+;2K#z{l;|AP_Mfzm)Y0ml2 zYdwJ{@f4oMGgyviu>#LwC01cIp2r%zfEV!+O0G|H&VOG2YkY&v*n+LthHvp5wqpl& z;(P1@eVWT|{D?jH2|wc(9GcBcC7U^#Z02aPnS7&k{A4rR^6k7W+03?NGlgtsDA~-M zKFtr8&1{z$L9NUK>t-&?tl%umj6y|JavmOe;C&f){$B59PzeyjC5e=V_HXaLT7YAS9C*n_|XGB(F;lFjXpRX$v6Xj(GUHdoNQ*G zZl;MKo7s|VX5FEVj3b*#-OOc~XY%*6a5hqK4nK+;!7#UO=JL3aPFUqMXJ6()bu+{H z@tkiA%Nxsjk7NGv)DBH&H~|we36n7eQ!&liAk(RlIm4+QWb0;f{*)KiN6TOgx z-Y8x+vzZJvDU#dQqD#&+5_}fUMhebh`$ynhq+%q?Ps4c_h4Z-wI~o^Y48}5T9QT9A zGfZbV!T6ksMq(%Ncrt&VLc0~7&HO5_Zsz9|GK{z~O>!Ay0{5QzTr`p}7Z+0-^%C0s zQj_hPXA&bXGl`Qfr>^OIhF9=?mu!iGp}x@CnuY^_erju z4$NkX?^%|yKbtAORa`r*=6d14Y-SYo4~kA;KXn7wJg*r4;8z*G zW`_DVn!!V}8GjvbU=!ZNTX-Aq;9b0j_wfNf#7Fp_(fVVqn?5l|s+;MiZYKY}gDu#K zZTJ@7VLNu<=-IAjWV=%GvRy9ujq9b~@dy6IUu^$ANS3%2bQagKa3Ki6S^F|W;6^CI zm{uk$NW!zUl+AKU1T`}w|E`<4FS8tfKYTV*LJrMlRtjWdN-&!lI4%kv567}?_P9Cv zag*QP2c6?N8Cly7KX5+p#*gfaJ^9(p6LJ0?DHCYh;pDYL!@&EWJs(Q+^Q@z72lju- zf3FyB+o4pn!{xReN<}*yDVymMvDr+U&9vD}o6RKirPNXDX4-6~+Lzf2N$8C}I33A2 zgY4zW&t_^>ylm#)lbFr?*k&_rHq&M^wasSQY$pG9PfgR0@IQQvPw*)|!{_({UvjK` z1)I$*PM_vBn`yI|{5HcOn~f*%B%Z?4cm~VyELPy?+03B8{l&a&CSQ(?Izl!xr%&@D z)y+Ik+00lnc9Y52rH+a>DXDeLs8MxIT1q`LG^M`jo7BMcNor{N4`^hP`Xrd7q+`ow zDp%pzOpj}SHZ!MB^I-ZkkD_j7R8%kHiaPde=DTDwy=pkwMzWd7XMt>{muzM-+00b3 znWTb0(ROfrE07n}Nd;%+R5YP2ZtSOrJhvdV3W;)2qnz z1{IR&{kI%9odWHhQuK^$;20}P1}Y~bYun-I=WqUbSB!QjZdTd0!_nK}#$z}iY! z$NTf_vtww7;=C^nweL%OmpJ5NbGo?gP~2>$E9lU6n4DhMT*+@)F20g>NN-^J_N5)pXk`A&-Pob ziI%EPg2Xz>Qq3_E=Y&XgN0Pm$fm3j*BdIlU8fu|7^&#U?2X#@8I+69!01eT|vDwTb zWHXJen_1LsW@zC4VqP}WA)DzOC7XFN>t^QkO+9>8?!Ei8v+9@(?ipuXa`=1q1IgI= z`zM+)!<(9cDb38HMMtljS=5YO1li0c5k1YRWHaL`CYc6ty^XIy@$0=E?<`ABHnZUU z_@d_K4$fuyZ00nwnf86@=>CC#jl&0lg$hz zo9T9w%?#b2&8*JF>zJ5nz*=aCO+<4Q$N1svn&T>GxO?ZF3%{JC8tq0^Dx=W zm99gxnK6M3z)8$zF3(t+pZg7DGbLpOx%>TfRCD??*VF{{Igwdwa{6nRyqchg*)~xz zSvkkefN5*_UE4Y{wBLHJonGeJX#>|zuW;@3D!*%cjo(9VB&VIt@7i8B1BX&?wf`or zx!>fP`z@}ykAB=J=VKG3sJE&=rLT(5=&Ry$`l|TCcw8JeLHm!J2#%X35nH(C=D4Z2 zjce|2`HoWZ$4!qwdy@&Y?ND;r%nNKgl#27=F53>Jq8)xdhIYuQ8C}%RhiUfnA*(3A z`3Pjuq!^zMfp*CGeaO*1r|0Y3&*@Qf*Ydlzb^NYvJ-=&vncuZ-;CF4W@VhoXr$^Y& z>EgCS&Tm3CO72VJse)K?3^g^h19Pz(5SbU<|=f z48w4oiL-DvQg9AN;9R6)B+_smM&W#nCQM5Yl(tWE_J!@!{E$A)f7xyOH2;tFX};A} zylm!5ePA|ocGQXM(|n7|W;1Oz(`GYm-Ar3I)7H(5acnlT6!dAHexZ|Ic@}+~UxW;2 zeMW!hRk+W>N$>2&2?OIv9m@laoln#<~e_<%N(yuelzog=P=xZV-Z4NSWci+~=l;h1_9%W(Ya zW|qynzc@z3IzkFqlq(^XnDAKsaV;m_* zzu4uCS1Qm?c9aR1iu74o$;h6<`!rvkvA<9A-OLJPGh-_E z3G`{6T(D2`<5V|O<@Nh5(G%&1oVuAQlZ}jpm~{KSg704!U<}4`9*#48Pty5d+u_Kc)6;D`l#2JI zKt?u@&5X#ucDj}G6bI;gMHq-B4hxJ@L(Wg1t%$z>WM|FLbYbWYk4d2MM6MdQwe4T5j zH@J4nt(!S&RPnQ!+C|1L=)`3+6X?@CxnQ5>$Ej|n%F8cGG<7qh$wj1)%^XKI(^q)i z%(uuz$gC>V=d6m@EF;yjDg-hyCo7wI(6JTBW-iZI!L`#W-otZ`hhy0`d)yqoZf1Ua z+jii+ZwGebd+b8teQBSF^EWnd-r06wzn5G)#M^c#_HPYN#QBh4H}eFa4@pUDxpv}v zMbdh%o$U9DeVK0RZHFQ(OQcLz-;;Dc*mgK_UG(X;9ZJRf(!trxQL>;;;5th9k2}&G zsTeB$J4v)$G~VG6ccLVSVK71@Oxy@%JWS%H40DE~ERQ1)2@lGlJSrec?vjd9RVp!F z8PSMA6=to9SXAS29IC_1@@gt zQ9cf8${ID3J7SuP*J;6PwPf{L@we7!gSKcVV|KP@2awJ5`B-j8bV6rzL09BvGt*l8 zrCm@Dp3@U0oXyl1$RpunSdXz7C!1X3S^sp#CtxBbVKRGTiloR?T49>(-ZvdHm_Czv zFQj#6iKJYF4E9rjx|zwdiJ{J6p1HL6#T)~dkUG7T$Me{Sm+}0|WntaV?8{ur z_}wh?9>(t#@!ls!-7g#D0owLKNlSZ(za2T7xi9l6=6Ra!c!p&xXSvU^%oQBL&#`VR zY1>u&eKpH|p5Yq2fEV!+)=J9Qby$y=Wmo0~ynL^fW>8`y+5@fNT3HqU=Y zW>tKbees@r=XziEs1JDU51IZE{)dm*C!gR`*5fl-)cSKta(yA*K40?qE9U*0_4||TM$1cWy5ZSw1-HzZzpzi1C@a5rsAZG>L}q#yk!xgB$Kxfk4K5CoDz3=R6rCeq7r|r zjA-SN7*$!SDBcxRd5J|eRZij*kTJX3f>)MLHw`SOeVOyTxPDw(0CCMG& z<5p)!rgcJRbYWUo{@#u8?(p-x9z3t7l9XOZLT~iJ=_t^r`9=MdOzy8_#sHQ%P{~Du zFqp?f7!GAW4`aU!R}aLUsU-L;rQ~d;r7-OrjKH}_RZAjAvQN`^&GVF3jbgjcS3xqG z{eJ=DV|dQ+(b0+)az-;D2 zWiwS;utAnebY`o?Y7W~wm+ifn=Uu|{E@eCBu^yN4_;O`rKEo@NmMfJ+U&Y_AR(`cW zx#Sx4q+H8<*D-CO+922SS~sZr>P8+f;yE`dzkjh>)cR)D;}#y@%JXki%gfx(HY{PD zJ2(pORN3KoshP4=?X7#aN|Sq7k9%py`so~T-qf;+L2(Uhrq2DwGKs?uAfnc$Kfc82t?|{3Ld?MjPM_up(K2l1Q%>Zw>vykW-j` zDr(|1)Ix2<>vXAux-7pQ!}@xeG|*`g4Rx|K(qYpQn5QwCAQ4T`jMr+e`wwiPd-Z9l z`}A(5d-ZOu+qP|^{cYRo&i;0~P5bt`Q9=iunCPQF>5k}x&gg=!=!Wj_qX&AT7n0B$ zeYDo6Yey$*$2mj0oW459)lUZp_1Er@0Xi&npbjrHNW07av$~m4GK$waAER*r#$YVQ zVLZ|?0TVF^lQ9KTF%8o(12b_UX5k`aAQOh|$YMKYvmJBTj=5~d#canVY{#W+$2_*< zG96L&a`x+dT!AZb6|TktT!U+I9Twtx+<+T#ZzFARfZQcm$7P86IOB9%mb#U>lxf8=hhto@N`KVH=jS4bQR-E7*qTSf7r4Wue{3ZyoQa)#_MV>%Q)f<=W$slCNqM} zT_ijxhw|j;DmcqCqEHc)$lO&XXBW-#PFyzABMH1!HFl;;6D0ClP05iC#!TZ|4T-!|-%R zRI=lhGZ^oSe(3LL89=^qpyQE2jzkZ}5cUn(%#>lg&TxijGT&Lw;+V4;ra0N*=Qtll zj$l2{<#8%TB8}rSk`+S^NgoFLo@=}O#iXt;c6_vHMkbnVIi)^4Y(1Da1$2eX54bfu~qQ6IPiEV{E;l{@QjZ9q*&I9c(+~{N}@cugLvgVb2G9KG^eN|M%>` z`4G6LsPnI#Zsj||ZMYo;vY82Y@f~+5?#4Y_JKf8*(|ugm+xEaQ6V zF@}$G?eqlWPjc<_6xU8qGwm6^%P+^XSi$4xu#)jrTsy7i+Ua>7ufYqv#*4;#P&PBC zZe}2x>Cda1$-nO~jclg>bx{A%zX?U})13P|yxu4H6rbU9e1R|V6~4wd*o-aMif#B7 z-(fp;U?;xEF8qMq_z`>X6W2~ZbM17PY-aMG2li>6s+4I-7L+N-Qwe4WrA?G(A_IpL{_X>MH*z>`j5BtAo2hN8; z-OPg7OqYNI@fVfEyVSd`@DhM zlQ)W~zKH10P2A#KjGJ)_ZpCf<{dO$D9k>&BVJYi#H}bNX$@j?;otw>E7JPEDnZu{9 zli^d>W~#p!-v>_fW6WkQo)Jlw z&r^6dQ*@&QxT<{s0O%FAYkk#W_lu5vJI=)hShAt$;oDR>;9qc()A-U zn*YPc_ynKgGklIO@TGPKf2G~-ukj5wV++V;y0_t5e24AWft~msyYPdK&_&N?jv$*k zf^6mpvY8_Yo^>Oe*^O*wH?o=Cij&QBlg)IK&2*E^beAWOX|tJuY^EZcsSC?yx`(r$ z4$Wr1>NyG7Oy7~SnQO>qo>EBN%)@3gM_x@Xv}CiH_kDeQvzbBp_ZNi=BLxkc&9vFf zxf}-<;}Y0xrr+P1e|K(!wrGd;?3WJkp(8q>GrFKFx}iJ#=z*T-g(TR_hs}J9F@bD# zAoF1}vZr%yB;yS9h0VzNsRQlzC!#5u;plas?fcT?qy8?zX7|&0|2Yq%a6U%k0@(K@ z`#D{Q_nH0m>1|edET2W=OyF}mkj)Ivzjm_OOqCyw%WFX z%|O`<)S($D`@Uq~m#D46_xS(zZ*T19L+Sc_C@h=lmIJeyKN8X^ST~bmG~(E7rX;rU zOL|xj_Et~yLK1qT4^Bri&Ol%ELw^jwKn%iQ48c$g!*HC5vv4+2a1KV`T%=+o(r_L| z;e3py!H&IdW<{CFZIeUmW**mUrmH|Ub82oj^Y6Nu!DKTN7K3bN0@=(2vY82a+05xn zC}DC3?!;Xno0)Jo^0Jw}`y@Rtn`zu9C!6V?uul9F*5hStz$+rtUS;^2NCw%=j3Z|= z(<>i7o4GIZV{(}XW;0jnFT~yV$l1&V)Xgk%HuE>KnR|aepl)Vz7aS(9vLl>*t!DtXyVFLg7$WHY^FGreRpy<{`_w_?;rJQ>I%XEOtJGlf3Q z4_7yHUuJ9m)&_0S4(-taK6E6HNH#NtY-S4C%#>ruW@eJj%p{wcNj5W+Y-T3e%uKSG znPf9F$!2Df&Gb+=({*UwOrM;id@_QTAe*UD)w1SfGj(n@(|3ey=D~F{_ozucce3)- zo}#wbKd^4*LuF@Dqw>JInVUk6p3R(B;qckaK;6v3vYE+w*-Y^juWqKzW`3=TTQ@U7 z|3Hp+H_!VKdpMSVV)!$DQOVu*s{dj()0>mc^tV7uo$PO=lapIB-iGnE`kcOGGl#b) zv)Mr>`F%RMPe(nVUnhO`u+Dn!*y(Z{E5W==Mt^=safeRobtm;r@6vrwU#bW9zgv$O zc8^XQeXnlc|32Na&GD<7S;4cCZCJ%NtY#aYXB*bA4KL^uQ8%+oxA(QL(+9ev??Zi7 z5we*@t(#fFvx9Be$u@k?Htb>>e$Z{37d@MqoL4t9nQSKCUJK1;Mi!-Rrp;y^wr*yA zHq%4hOizKjnTN?{nhGZ-o4KK2-OR&eGiT7Jd7y6Qi-lz~BMPsZ89n3bzxy;_)cP7{ zLz5HVr+Hy@Gmm#RGc^DHq8OXa{C8&TY~9T19J@0x6a4s+nxHm&lSasYY=1b{KyK*6Yn*S16Rep(#MKxYM4%Ol1HES?De4pl;KFz6{$9(k|)<*+0L?a}i zF`D4`_i6tBJ)1c&!;sm`qHBWL)M=c)Y^Geaj{eKn|4lC!ercZNy z4p~gHnK^Ycb*l1JC!48qvzbziZ018{Cs8vqw{GSKLk`SldTJkA-OM9pGXr%qwXK_} zj@qaB39Or$pUw0Zp3OYCPjj-_|L^-WFPP2rlg*^g)8E-l>O3)QhxX{8`{iUa`*+kM zCwJ1Brn6otPTrWp@S+uM<3xUb;aOSx>Ci} zx`y|8tO40f_lx8+UqZ?CY3_;mN_#wC;~Q+o7Hq{fe2ed}9XqfS-(wf()4Zs4GrfQ4 z6tbBq)XhvMo0(2FGnu-XKI&%rsGI4dZe}QbninaX8BX2IaO!4;Q#Ui**3As`Y3|DF z)4Wnn-OL!WnK5KD6X?_YLi#ihFT8H%qOcQ_%`9r4<~8Wke5Ib__zKBp{-p}fX7c&} zcQ$ih<~7vMJn`8~k38rky9)GaE{{6&d57cIr+L}H{Y9_MX8v32AKGlD&1OpK2qUTI zA{8Tz&7yVTA9}i?8@j`f9_R^Mztq-68_hXl>jc{KA)eYIwoag}n`u8E{QlaU3-)|C zS{>OyHZvms+R0`!Z8p0aeegzcEe^f{rg;9b0j_wfNf#7Foa z`|4wSf=}@oKF1gM5?|qKe1px{g00vFn}Mn z30y}B{|WSIPJIv_aa&q*n~OxIBAY2>GvyewnbXN;N+H=y?NsGOV{u?MQ}VKzBB%1a znm7%$P#f{6!#dSv4eOB`J#scvq$%?^Lvyr1OSD33v_V_6Lwj_94;|47ozVqd(GA_< zN9n1XDef_>&sdDZcyM=JCSW2t#z~kgVKRj+no287limBKV+P|hndd^x!bQjsuVhN! zsfJyUMZL<|ENTvAJm>Pai*X4q#XMYw%VlBR`Lb)k6^vhrt8g_I;2K)#S`jaGGrbFO zJYZpJOR6}RDbEWsVP6L(=L&%K*v-h+D?zfat9Kh;Sekgd*x zOnV3qOO!mq@KG$oV|W}-;7L4%r|}Gy<5{f0b6Cl-w2I+sJdZVa0Wabutd+z`>#!a# zV*_5nt9VU{lFby?yDaBDypIp?AwI(Y@G+;@C+wR~rO<4q`)kgRZ7K#k1Zl+62)dYOADnfFs}-ORneFx-n@*{{Fhcl^O?|B1h_kLR*G ziqfZfSeOzigK)L4dRZmj2$kQbxu+a8AF45G=jG-U%DyXW$ zshb&2pXT8b$Mot9y()sbnNifujG}I46m>JBsGAu@-OMQJW=7@I&6GMSRq9gTvL5QA z0rvN4o>Mn-UuF}PQ#Vt}H&xwLv%j;M`!ZWFy(L=lx7Ms5eVTjPs7aXgSwd+ zgF)TQjG@Ytlg*@VCUtXhmQr#y>y^UzIT(R+kqWYzvOk-t>U3KdZal@W~?9VS&6Rz)nTAr95yMGc&SQ&AJAp%!W*9(7O`^-v!T&=8G~ zfW~NoL^MS+UDRx*pKPYz-x0;{)1125yjC*KKwtDje+Fd*6B#ZT$ zjX9W$i*X4q#XMYw%P}8U;7S~yKFyC;Hk0$8b$S9%;we0hXRsX4Vg;VVO02?aoSZ(* z`8OwyucP;A&iT(eeT{Fh8C$Rw+wd*E!*=YzPJEADAe$*gteZ(TGnH)SXtJ53$!12`)?hB}{ShB>V>%Q)f<=W$u5U1kJ%L$a9(WHS@U zW+s$(mSt8z6e^;U^YF;Z^mQKXaQ>r;6D?Jp1c@aJTFo&M=Y&XgN0Pm$fm3j*BdIlU z8fu|7uNRLxsEc||V!!%mfQD$~Xi0FotH#cBX@W#vrzx7DIa;74TA?-Cpsgdb+Oe$m ztV0KeKBjdEVU4Jy= z7dYY@!}7+m-s6~eJo_M>;RH;?BuvH>OvN-OP&c!B&`h3t_&&{THuLO$9ee-qgUY|Z zD2A`b(6D`)|C{=zw%N?-9J4bp6Bim=H*=)1*~~5+3tiC--QhZ1V~q7f3%7)_9frf7!dXn~e!h1O_;wrGd;e9m@& z4;|47ozVsVuFvVfJw=^=?Q|>Ka2syN5)&qOFucp>vdmm%?xQUb}7=O}8##1cwX{J4MKwUomeTQi)nYPN@_R(r1?&o>D z1~2d$FB-4B#C~6kby$y=u>r5(RoFf+`SEBL|GtZeEE5r#B`rN!Qny@|j4Pid2^F&V z_Z|LL5tUFG(bU9>$&y)Bvcy|8%SbH4YD}})OqXr;7icYd_B%K5JYELNG$$hRtT$tg`)nXU~Uk`0l?MTd)<|@GZW>cI?1Te2-oD z0lV=d_TVQIEkBzC`Nbs5USs4}#>-@F)J_xBvSfSwwfBdH*T;`%+=qOqYepCKu`2S5_+Q#PDe7%KwtDje+LxF^Y6!J@^8jx;cTSf9RBTi1kOb&M%t{hbYb6hMK^SZ zA3e|$y^sXk4mOK6hI3^s$HF*%|#+>ueV7WM@8XJ8b9s)eh`L$z^YBJJ@!xzxgPW|62`vKG^fYo)7!ahr+U% zZn4=+TQ}3z&E(!JXTl435ih~k%@kjd5??Sv;6|ttTQ`&Xj=hkC-spppt(!T=DPA@+ z$#wGTX8x#c-Ar3I)7H(j*~~@SW;1QwOj|dz1nXv+8IG-+S+s0sX#V|0F*cj|@62}D zY^Ke8*v!YjKl5QTP&S)s>(kjxpv}nIdX3^8V>7a)G&3H^W`+f>oy2A{Z8p=^&9rp_ zZQab0s>fwBP&NZ)Gf?|8Q1*PV=Yu^T?D_C-sGAv13eDEd?7&{|p(8q>GrFKFy1~}X zw0)ZYOZqhb#n#RIuhq@m>MC9~bEQ5on>jn`#Pw;u#bvXZHk)a)nKqkgvzfL}bK9qR zsp!)@-S%mIw7QvP1NRrbHkse+x%h z9!DS&9+X3QR6vy6EEO46LS;lF235qAsY)O;7S(thhwAX622NoOPGwk=;c2La+K6Xb z9bU68pX_n8H;hU$u*w! zPiK4rCSnpMvp1$licF;yrpfMo(=mhTGnw~7T6Y%Rs9%H(_EVsOqM2s1uja7) zxwQDjwEZP)*`@q#9@8)5`IpPWy7Oh%fGZfk5?A4BEWkCi=C$0+ypHED#PyOg_6CMG zVi9h_V%&^da4T-Z?O1|4a3}7$RYn zJEm>N4(w#!@3D(z{vh((Zu}_n%N~Y5iR}GZWX~_yEAsQN%<~(|{2hOA!vD$eFYL=b z`L$A#qN$JRz=Z;JGgI>FX1c;uoRm==C0vQOEF#q68Iejn9^Nv_DRGxa1w^5u5?zVE zRYtUmlo%ByRaCT8Rplj?$JG$0Vx_t&CtejUHF$gq!&6nL)MR)XYN0mM>@uC3Un);y;T+M*rWqXW}@ z3_G%(ozR)(bYa*P-OwF=^k6wXarnBK*|Yj8xv(GlD@h-~a3BU@u#(In42QB$hOw`P zs|VuFWFMWSl$_196vofN2%L*ll~ipc+nT1b!_VWbc@*R4s~{Q8{=b0nF+6XqTA;?M z-()=Nl#U6?gill(WRh~#nXER2Oi{BcPG$NuOvenB#@}T8Eymww{2j*MW&AzH-)Fl%VEaB~-+ZKEL;lA;`It8Ugz2AhtbL{u zCwLwkRcA8Q-R^a=ztx-!Z6N3jq*T<>w33d` z>C-$RT4$%mFmDwdB~^8p#4=uukM%h1eY3h=66w|At)V{{athN=MNOQBTBwb9oi24y zm*v-ESYI!b20AUGp-z@YI&4}3^E5^iB%&#rX|FWbet!$JL@TsL8?@CvUpur%2i>xz z4;^)U%T78zzB9V$*x0V<#=PC(M-TKwFC?Ki`e?0B*N#rsj&p`~Iem4ItDg=I>aX1) z19VvEKpkFYkd7!jSXb~2(J_^W>bR=IbX?qU9Uph5?iqg;>v=X(a1KV`T%=+o(r_Nz zF^bnZAER*r#$YVQVLZ|?0TVF^lQ9KTF%8o(12b_UX5k`aAQMJ=BC@o{GaGX-7Z>9a zT#9+P43}d*uE3SJ3Ri2<3s}!$k7taFa&OASZ1j6X=a$yI9T@r?zrUj+ zzD~~Y$j(l7QWxgwif-r*KYE}idLaqD(FdnLg8V+y8XnzKQsJ3`$|&VRPiW;2hL%?#AdY%96hOh>eF z#4%ywGMpFm4;zdSxQ%#2jkv?izRWWGE!;?SStFhZrbQaJcz9kpBdWadN(CdXC=)If znO4cjg32a)Ry50uF$+``vpl0JVo}X#iR1az8TXopN7i8c6tg(yRF+@Ui0?F(Rm=44 zQ`_|I8;?3Bxo=(5Es45H-RqlCgBq9-=QLz`BQvmXg7NolY??N0VwyKiG|_dNnuO?P z#^1a-{~po;Ezt_C(FSeN4(*NB9gL%W#&J3tm($4vxjLKRpf1K8($$28b~E8+x|@iy zepA8I!^BkXY2vE(GI4Q9CO)pW=^5XLbv;Uk!Z*lxokRQL4LOFscoX}LHi`W%z!;3> zwa2j!$1}|BPgJVVpJ@ioF#WSup zak7B}(aQinD+ z{?sO>M~_5~ho<1T@&ErnZo&fXeb6~>+o2!FXMYU9K;DN=?D<>HwnM3SAFXEFp;WX( zf^COV(GJPB9ZE$zTxQ#$RJ4Pr-0#PMdy0X&nQimxW;${^*E>tN&bfo{4R`YW_AV^N z-F)}GhijXA`QCaTf4iUWu@CUQ`az~W#I@7IJns>%ogU?T>oTsL9^=~Sai%@NwbPSa zJ3YlRpXS=>8NSOe$Fo?$_x|U2{z}GIaqYC4@#pz&zJ}$$z;~7xS=LKjJFVsVXdTvb z?esF&P8+y(dWCDJSGjh2jp-Y?cH*9K-`BZzdV_1HOxPL6A=}~J+pBi%?uT_)Cv)C%}C9q4Bq3G zW|ozi(q@@vyP3JAW#yi@bZ@t8-!;?JT(Xt_cNz&06g1K4-+S-<+?j!4m^05A=Df~t zo`;%#&wbsG1NZ?4aR`U;BaW~gM_D@^QxS4p#mG-8PEIH#Kda*M3yS!hrx3vtxS{M<9X_Y>SkzO$p(&BtmVe5C*5szwg*9Q%lx zFMo+`NI5$rB*JcGmbYa>1$$P>igsPAk}biN?Gob4W{SA@`D(b-mWb-MIBVD$j+%CC z*kyL?s9M}kB&W4)heX*K!|T}T`dpdn(>2#wK%`_UB5(4700 zd*8~rUwHQi*GS*~@Yl9Qux$}eJ2R~mPQPti9p!EBev^{8p0(2k)=nE)J8fd^w3)Tj z7S>K%Sv$SM+G!hWrwrCkWDSybuy)$X{;&(|H=h6h`%Q3Gy>%UUo?g7?Zz){|zxX>^ zS=YfY>JX#r;1_j>({=ERI!xDf@QXT#;X6Lg%4YU2D4SVFXESv+^ZaBpC1sBMQ?r>e zZUb+BZIsNkyxGjmv~7Gn1KY6!JFyGzl3~5b+03J4Gmjr7o^=ez@e}gNW|}#&nFO<> zh_jg`$Yz$33gj#+B0HNImQOY_q!8K6%(S}X)9N8Ro0*wbKsM9Wf(&LMvYF0yWHH;L z13JQkg0q=2K1Vk5_MW-3nYUl(%VrAM%)s-P&GgPR&&p=*Ebhx@&TTQ8{NshqW}5kA zGrcp-z1d8ut+Saro9SQKOfo3sB>}?O+Tc$D23P`&SmXfNZ9&L(yh4 z%M>zuqw7$#b#UoAD1Uf8YohDm7j@{X>);o4n5XOD7j-yYHZ$6fvzZ>xdX9rPU?Vnx zY^G-mw&ET9y?#D_Cz~1l56xz7HhkGkaaANUS&6`||7A0?vbuj|GYgqJ^=_Lto2mC3 z2el1A{+ZstvbY6gGj$z`Hd|e$kl7nuhoY^6OV@#8l#BmagC@ETeo=?Mx(0vzbG6HdA!p%n5QK`ey2E=0)h6sk5166;IPQQ)e@atZ$~yX6n9~|D?W|I-9Bc zX6n9~x%+17Z07mzo2j#z57D!9F8w;^S$nN?%aDgTeT36Ttt5Gj9-xn7KG%7|633I) zyzvXHYt5(VwYt!f-xgVw7JXIlB6-V~ummq-DPF-c zyo%*mftAqN%nQ~3&>yla=h8P*XEW>Z{$qX6Z`DKJOix2xxW1YGu;1ux=GFYW<;CxN ztFxK@Q3svP^p85|Y^HzIL1#1lqYgTo=^u5_+066XH`5=oEa%cUQ)e@ErdMY(_xVNU zLuWJnqYgTo=^u5_*-ZbagU)99M;&xF(?9BPYBn=5pKPW`o_VIZ$xL(OBFr?8z1+h%*G}BO&bSI) za5cK(8pNR+x}yi;(G$JU8`t7G^g&}HymmD?o0ndav0im%&j#ze+9PU8Hz_05cArnxvC;6BdAgCb+-o9TQAb47~H z6NyR3!*~Rb;xWGWIHTp};|V;81$c_@EyN;vQ9jN6Su820Z>G5lyf8D(J-2KS&n+9V z37fG+Wb9T>-w{dOh72CB?bv~x*oEww<|*ag<4Ki&HZwErV`*i6f=}6>eKXD1m|sX> z_b<8p72BLW(_EZ;sPkTYC$o%we9t%2oSyl7?FSy`gE++b!?efx(Kpll7y4#q%{2do zzL_WJn|Xqn=1jmA<5&E~^?&E|kK8lO-KLT6OmlZ2Uk_py_c_coca@{(WQ5_QZ)OFl zVAP;*W(E3YhBMQg-us;Q%`|s0)7-^Oa~CtsUG&X#G1HtrFQ|n`W-`|{a?Lb%Gt=B% z5A_j)251Q1O!J6*W}0WFwIH{7Ia=Zhw8E8eqqQNfHvFEppl@aZeKXxT`ewR1aXIfy zb4j>{pN&H|=9bepGpz^WLEp@@Ug(W$LEp@@K0FpVW||kvo@wru{)Sr;`7=BKNyd^U z1LNJYTC{yL{b{DTY1+(YpU7~A;|08km#_pc zGhcow+wcn8u#9bZm2FtgHmqP9R_>8}_gbd)bEX z*oJ*J&BtB9ndWoOFw@**rn$jP zbJN>5)5%P8Co|0xm}#ESm&d6e^WO8$G*@L3$tVu6&N$Qj9QtPdIn#XInP-}huWnl| znP|DJN!DA&WXmB_taUP#{NtUNW=ZIDzJHfhMP`tnyqo(u6ZcpVc;y!D0 z!~3mm!yh1HIU5hM&2zZU`ORi#rai~wnj@QOyksr@dWn@%PG>Vco@lakb)hqMI-8k$ zUc2s_IZ%l!8H1qvW`>mL$Xrbib2U3LSFW*6pa`bXwNXEXhy4mz9ZA9c{# zO#i5Z&Sv^Y9dtI+KkA^fnL3;4ooTMKnL3-Pvzh*p`Ow)+|EPn`X8K1RbT-pJ>Y%fk z{!s^=&Ge5toSMxXkWV%4JJJGX46 zoF5RdR{Tjr8#=I9+MXGFEZA8m}2GWeulmjYxSNZ*YE{u}t1H`p8?H ze;ezu0UNOio3RC3@ea0e{S2H{>*_|w153+ReWa)a6rRznOt~Xh_ zYsu1GN0zP+S-QSt>H3kSyWZ3@%^xF=_&Da{2|S4fcnS-#2v1`%3eILaLzkLP=POu- zSFs!`uoA1V8n0mu*5Y-%fpw;sMU&0+c;4r}e}LU6IGgDV{fhhZHNL^O*n_?J4*T#u z_TvD4z(E|sVYZ?0*~~<;nTcdG6Uk;K=9A6TGtJwRk?equ@IcQr&o7%PZeKPtGwnWd zm_?t>ypVk}YY593F_a}HEEOycE(a(%W!|v_2CK}p5_~U2NkmB{&QK+RVJc9Z{9Gv| zMrq}eGD;lbDn!ciwM&%DDyK3gL~xts)hwfeTA5lAl~7rkQiY$d%6XT{n%SFPzB;#G zLy5a4x20!O7nHF(U)ju%tl60|NlDCPOrge8sqvjE!!b?8hD}$oqwZ4a)GX8K1aP-ip!qYkIbX4cR%&6Q<+svOp5 zD!}o%Di-jC3M~Gm3J&^8g_QW3&&7Ph=VHF)b1{4PT+CiR7xNvTi}8>5jL%o!%#f_v znc}h~rW!7_C8D}5&Kh=xqoy4jc9|VJs+OHzK9bYgwnL)qjNx_c^zqSl6{*Yh>)Fz< zzAdg8G(bbdq7fRSi7nC;&CuKyJxiP8!vpvM2XP38@gt6K%wDuJod2q~t^<$v#j8Vj z*7Hu+;iA@|ny!Oi^pS0<>);o4(AiA?IKI=_O#i6EsoBgy`D8N<@&3pA|0e(AZAkiN z8uZPi*&&KcummEA^T84+CHP(lN^&_AVQ``pN}~+IWgLAoC7-^Trd5&bStV5F`&CdC zE>y#%s1Dv0lbW~;wGfHg{LU!uVI8p~n#*-j5A_j)255*_G(uxEK~pqCbF{$aXo)M( z3Rl97)@XyaXovPVnavbG%4X6xGiNqafT#G`h1}*MJk9yV z?19hFo%C7RYdy!;p2rL9WiN925|-d)EX6BWhF7s1E3gu)uo|yn4g1nsPG83xScf<9 z7T(5si5;~88?gzSu?1W4j%0*vLk6~E2X6Q7TFPnMdC@u4j(JS*fe#*aZrujRy`2(5! zEDwii7*bH*%-~={qy$2Y%&H{~afOn73!@jL6QxiZW%zoyA>n1Y%}cm0eKRG3{+Q+I zm01B5jS%`~hR`>YwcMY5Geg8>gwi)NoW7ai^vw*XZ)P}sGsEed8BX8KaBtsCscj@l z6uHYfh(=xH?wgsJ){t$8HKcSSqodK-SRd4c>oi3(H0OIQxPOpl_y&zL~C$@Sqd7k+*MVW?GKEnW^0kN$r7n^h7VvH#3#KnW^;6OzlJe zP+#9n`sT7tC;Mi)6FA==i5P$+&^J?jeKUo=nT8DE@=y%Ja4z3u%nul0OtNk^rjNOmj(6h9udTh)IUrF`3^n z1ylLiJGuR7Ja*H$e3zkQ2B&vprXdmc@cnx^Ka1_UkJJ0{0A^FO2aO}<9OE+cA!B?b zeKQ^N_}O&s=flSQut&JgqlUO1GhFhx5hU}uohSI(lSZtyz$kA%MeP>HB6TCyN;_hAHbzSmw5E4s+h_0MlJHyKkmQkV*4sGfDFH&E)mpOmAMwjFi&m zUaO4B>p#lk5|l#(%A3JbfzyhpgvzLbs&JtiE=6_JKuuhRT8Kn#M4=9%Q5W@4A2Dcv zhKNNYG&Wt*ggjhRG(&Uv`eu6Qn|Z!wn$tI%-xY^$=#CzUM^E%ZZ(NJ(&)i&?l2_u~P~#)FuHhcK6In8)u-$HRC8kK+7h zGkN~=yI#REyo%*mft6T=)p!kSuokc54XnePcnfc1JvLw?HeoZiunk+e&+lLxGO!&x zuoJuRF8+i6;ywHiXP3?7`OokA8sFes?7?1qhkf`S`*8q2;2;ixY^MB(BRGmNS{LX2#GrGp4k)B&`g>Q5Kh2FAOaDzL_R{Gdmjj_s!(^pKWP|=4gS-(bAF$S6Jd| zWhuFmQ#W60jW%eDb~uY{ro?gmZs?94h_}3bGkN}_x1~bqo7s%MnNjr396{gAn0`Dq zzP_0}|G7>A`deZoa_Z}wxw6VYE4W-TdB;IkM#x|*_Q((`BYG(3hgsqt&h6dA{T{*f zZ?GiefP?CQFZCN=dRn8`+5!H&<)+u1M%pIUTjBi<+83-5ptbsOvdg#GIlPb zAKAw1$<^I}8=8`{SnHW&E$YZ6_Z<( z+Zw6Xl^?~|NAvw#sm&PbH^Hsj ze$y!{1EuT0^W)+@e~0Nh_{HDR1-cG?QHSH_PzT3ZygrQOwNJl36ntFq*YUtvygp>r zK`Iq|3^K#?)nV{t-|^j$0kzfC(NSvZ41Ii;^Z4#;>yYzUurPHP=g3=!(Hv*bRCUyp znH*=Q)K%TPbG+2;-+i2&Rfi6}ZtT(e>cfYFi%&B~o6#jFn2&P&@EB{S$1z_8%M)CF zl4I`$cnS+yJ1t^u^E7Lx#T?r{!`kUt)=tmyz32H{+Y8E)7difZiN8xrI39nQ&$TU8 zPI-m3(=yghuX3Bq`CQuyj^$Tk6;^Xh{2I5phVyG#JH5{NH&{EZ<9ENw?|6&bdRuk% ztXEyTZoo#?I-9t>S#=$;Ma6lxa`_#V;Mt}IkIqmD3ENe2@(%38E-t@||8SlE;ywHi z1^3N#kj)G-$z}$g|7>Ps`H8jD3D!CLlZ08|wU)HTNFY z++=#oe#e@7AIB))vybn`0Ti6gEQ%@_PPle1jS?U?Xd%O{|?Z z^Kau@__uLhrxW$-^x4+Idn{P&aEtY-UW5DjAS}Hj_mY zKUWH+QHJ*v!#ORh!cNI%id0Zb(kh}7$l!VVW=d7gyVPSJR{JxX$!8Y$S`FS~s;Rsg z3Xi82B2gPrsDtx2)11#N^84IqjW%eDc4&_d=m-xwp);;R7hH`(WHY5V*YjmFbM`;X zmCY<<|3h&N<-N#Z7!F@H(;}Pc%`cK!Rw{I)l4j&0qDCtjK{hjH43DiZn<+A$>)eLh zc^}x9%@kKEq0BUHixY#l8D%2x36sr~$(VwvxD(Sb9d}^{?#4{qgL^Rx_u+m#fZ2Eu zbMO%6Vjj}*FdpH)<=(e)?iacDhqK={z278L(?J-FA;`PmWYt^Op@3|45kG%*9sJ|( zsIG&qgFddvKCaNu2mO4|&xgFvhf}ke?vs5pg>0te%x1=r&5U^p3$ci`Q~udZdT;P^ zWHaR@EMe{RGN(&fJLS%1^4VLC@ALoGz2Hlk1m(Wr}hsE-&lKts?sQyQT$nxH98_RTzH-^#gP zKh=YxJe z=w$B~x6WoNoz2wQ zOpm7#?@KmD!TnbM>6u=gz0uhloxRDMz0p}^omKXD>hT&-A2DbE`f+<=pUmx{j{f~n};4u>Ch2$bG g>&Q@r - + diff --git a/audio/panther/tuning/fortemedia_stereo/BLUETOOTH.dat b/audio/panther/tuning/fortemedia_stereo/BLUETOOTH.dat new file mode 100644 index 0000000000000000000000000000000000000000..19c4f7f34ce1b244ddc3187b2dc7ef471b4afb4d GIT binary patch literal 276978 zcmeF430xHA|Hr@2GYc%Rz^bUANNb0op{`=3hPo;mo{@^TMT%r)M&2gLY*@oHj#Z<)i{~8Ri@ly!XPzaL< zu|qiX5t1a4yyk!?evXD1a6&Dp4Rs(^rb=C=^`Jh)K|D0z4I4rNG~(w(I0jtM7>|ruLH-{F`65P-VT0;u7fs^4BI2GDLJ7^E5K`L~Bj?f7_ z&>6ZwS4e|y&>c>Pbm##+p%?UqKF}A=fDAYj`aypf0GTil2Ekw$0z+XK42KbL7Mu-P za1M-wQIHLzAqUQdF>oH7&w0B5#xj2)jDw3H7cPeJQj|XdCel)qIHJk4!W8+bXevx& z{u0)i4ta1X%;3!DOTWn`r@$*R^)fa!lij(T*RFso;VPH~SHm@OOS5ZbN9J|RUk|h4 z2ABgk(n>eclsCgIa4XxqjZ5lwF0HvR4+>yD+yM*VPPhve!Xj7+p&_&2og2KbisHnP1i>wd@l zHuxU4!w;|neiZrXCy|{$i|pAcvg;S7yI?o$fnPbVzrpYD2k-qS`~^k)E?rA2B_0h1 z*dPQ#Aq?ygt|THti9~`!6&(|$#1*Xyrt$INbV4nt4Ru%^t0cBA+pNdB^&w6*ka!g< z4WOZNNCGs1M3x`J)TN@OF|Qp9$HDP%0yKdWA&G4?RoT)^73H4<$$JNP}+B9ZrXI z=)pF6LNDkIeV{L#0U2D9DD5*TQvhJ{hr+3}wBmaSGR!Y0@ZTVN~ee8+Sf zd=J~<2iU|` z6Wk29z^!l_+zxX&hIzbC0nCRxU;*3-cfmqf1dCw_EQMvT9PWmD;9j^7?uQ59L3jur zh86G#@AD`;1}oulcmke;Rqzx%4bQ-{@Ekl3FTiSe5nh6qVGXrGGLshZfM%(Bd{uSFMbx(i&2DpEhtZoC2ppTWAOE;WS7!B(DS8>c~EHV(MX8 zXXpZ5Aq~1gcQ_r=p$GJYUeFu*KwmfmGT=<;2mN6HWWqogWSG%|4QV^XkY+;-88?jc zG@NrYg4fQ1vmp!4F+`1IItsFlRf(gGi26B(c+NEn9b=4?pU*Q2lh0@V0+x+sdl$0b z<5>41&Ot8Ii(x!WfQc{(Cc_ltb(v}ud^*iICgc*MD1W+v`camue71+(C4xCX9;>)?8r4L86XxDjrGo8cC?6>fvuVJ^&r0+U^TpGl#Gj`!e*(7Iys8_Vv}2A&|sJmVq+R&iaQj-zz*T2*dxq-lOs*>I82!u zWlCx5cR8|s*{CzfelGe+t$U*D7&acnc5Wev;~`3)ff8u4=?9K*cJd~kGQ zwtp-?9|y{7+yHanMz{%XhFjoPxD9THxiAk3U_RWzzJUR;mG#iSbx8>+TqByLu0EQ_*_2n-)E;`CtBSHV;8G(SHB&ociUW2fiY{tNuP z8eZf*UNT+sGUJ;y@Cv*Nufgl^2D}Mx!CEMUx8WUF2k*jr@IHJ1AHqlQF?<4_!vEm^ zc(2dkbNB+jg!S+hd=1~g2KW{>!Y0@ZTVN}E2ixF#*bYCy4)_s%f}de0{KD927h|X0 zjGgu{Uip==({GHIeuqEcPxy=RQW1!kM+%_5;xfPnArJ~-V25ys@bd4w;D9KI_L|W# zUTN#}O0!yC8CTmY?mAxneTUcTLOrMtab8jJUdd~~HX3q4Brt8{<@pY;9piP1i)mvx z7LJ4C;RI*`Cqfc5g=TOPBtvs(0WHA|t)MleKpQw2PJvUQEwp3b_P@3QuZ#V!hl4*h z>$<7@x+!UIs~wJP|BdzcJF6XzY&$fz+JWz>BmaGNs?`ob(GJ6`b_j}gm}j*^P_%=n z;``$gH`5c~W(xn6xS0q*GC{OldXd3Wn;8Gl&AbB>FupuD)7g+mRteCE_eq3fz{R^a zW_m1pa2(U)nVtYm;6zAbSyQIXSnnj}lc71ZfR^BfR?r$!xKr$H)okg?l4asoPucsy*kGjxHjkOtkLJL{b;IqlP>Lr4$idqOYh4Sk?5 zoBan7P^>$h*3IKBFNGPLrvNuI<1!w%&19X+ z#V%KH4P42QUB%C{IEPoW-72`5>SoUAEpRJucN@QVJNrBr=0O3>hdW>a+{v)+E?7tt zF5-O_vrkL#5tlN*jQ3m4{M{n1d&E@t%Imn9qVJcSoCkQVVmGrW|8drNg5!9SZLDIu zPqEFXCBo-s+MlIupX2rC+4c)eSHp|&61)s+B>m!7;8od?{~EjwZ@`;SH8(S_?uR1k zBl*tuF{acfy!WSU_kZwz@EPajb2xyT>Ds`4eao?KWSvc{zZv$qnML{A`1yO-&awOe zJDC4bWY16N7eB*JRE%Gk?tf&bB#?7pan^_Atvo>yK zEpe$B+{`H4%oyCv7~ISl+)O8KW(;m-jL*&VG*yh}HC~?`FDiGd-#7QwJsPj!H5*fk#PhXO?w=u8_vEZoJ-|`O_htW9`B3 z^;DA83wlEz=nH2+fSY+~ec%xoE_GH^4C@^j&0oXYX)dt-uH z-(sRl%ACZq$uNcAEp{^(#uU4m_7C$EJA)@VLp>0cuX1oRb8s_LjLTF3Zl*Xd=XkH+ z_papkui`jnu^(6S^EJx!yP4YOX2#9t^&3<==A#WabEVJC^xVv{Tkt?{#s9kvNAz}n z#?6#@3O8$iH#6=|wF);gqr}Zri}4GWs7qw2+S3d-Q`Rq0VLiw36@0BcxS6g1H!}=3Q~BM@ z*~V6W?>pXq8|U%umM4#Ul~;bs~EZsy$f;d*ZS2%S9R?`~#FonklBhMVb>Iy$$0td^|0TH4gZ*R0QW z<8)zmJnzu}2ecuMrr*s>O4P1*kI@TbTv}X>^(RA)Wu4>TcsK!?z=@Egb8$0saWkE` znYp-`D{wP&qFd+;+{}n6Zq{i9tsw>4z{$MVDLSLyJ~y*#&-S|4si*0*HmN$bYX^O5 z`;NL(Gz^+8&mvBfH&g3J zIflnLhLs${;~c{i9K(|w!zzy9DURW3j^XgQnLTkcd-Zxx_wMz+&ggUKZl>1Xa10wb zhHp8BjU2-!j$t#$u!UpT$}xP$G5kX})BcAZjhi_dH*+*@CU=?!cf6p%0Gr`+Gh=Ww zV=8bn<9%+XCkC8Q3u+sZRmWI0BNpmHJzT)U?`Ar2GbOZqHHqA1 z7h`x#SEI0Z8pmI`n|WJ_o2fDkR~a``<7V1$Go84Z5{H`^hnty&o0)~1=^4(n*v%}6 zFLpBv9p@NtM~!4ZNAcd-FdA}jG0V7_+i)|Te|Iza{%8I1M#_W<{LVy}1e0Nkk%XHm ztEU;b+5B$#Zf3jVyd1-2hRc{~WZ-7na5GoqW;$>)?LIftaW$`BV3FSEZof8dkyD__p#pn{O$wn(}RGUsU9{~uU~<0 zT77P&@;_f3yHHHN7ePbCZe~$_BYjA_TsG<((Z4p*2Gccm%L ztIR^%EHfqMYBOcRHEicvrq`J^+|0tUv(18OH<*b&H`9HiDXniZ`I|+!1#X4g;C7e` z^Vp99m=AZbekg>29m3hqeb+_c^>8T1W?eTqobPjC44lWcQqFZ#(%x1(a6KNu{%f@Z z=RXKON3C|S+JV3Muz`USjNYU^g=@?M=o^Z^2qPbT?D$&lo#>&e-V- z#!g={c3RKa=_|%gUo&?4hOyHI#!la|Pa9zqY=$kc6~2RQ@I7pYA7BUk2tUEk9LG+^ zPJeeZ!w$jCOz9uyP3dokaES1hbu)|dW4uNAPN?NwHKR8EV;!cktXJ1t5MR%$a5D=X zao+p@H&a{*UQ-%*OP)Q8&&_lPm^Ss=a5D?X zp5!fU^t9`v*2vVf^%RbjDlGAP)FX)l#I1JwkU+R;T>29@4~*^%ynTOii_OL1G$+U_2<%&+)O3KxtVL#SJJlU z*ZlmA6y8y|{cdJ#fSc*W&2-{sI&m|demB!u;$~(wRr|S_ zp5}OfEuh%VT%Az`H#4KXlHPtdGYdD<<99Q&JjHHiU~Z(tc4=Vm%%hUi+(p}KahVLGyQ@a1M!)y;IqT+4A>$8lWG zaa3P!W>0c6d-cT4?7c*v(RZotm$6I_7_c0wo|{=!H`5vOEXVL1$M8JIaOk<2J;}}N z+3OvA%yqg??{{^^8Sm+gjQ91K86W6={XW$F`+daze+-}K%mJV3%*@JjGwq?@XuEv_ zd5T4z|JfupNGY9q=PmF*g%8b0lu&NZibkxS8B_8r^X-yW?hd$Ia~S zcQbvtnU%VkcHB%mZl)bK(_R}N({eL?xtTsUQ{iUn^4v`OaL&`;-OM+gHQ;7?Dt0qh z<7OVK_PLq%%G}J+H{eSiSvT{Z4b|&rhLk>E6b44hBFw#R zrl)4y%mg{Gn;Dp!nVRZ0Q&U@+ZQHhn6w~dldTwS_-OQNi9;P#}Fc+z-M0uoC*D)Kh&UGUE)Al?ZA1r z+QF9t{h$6mv-$)5Ac$OL>vPHaT=M7BTc1mpnI&#!XzAFg*v(Y9nJUoDbS~lkdnqh~ z<&2%~=AQf>b8l{D4Y-*J6}Xv!xtXb{g?!(<&A90uSjX6@>baR!bu(k4H!^nG#Mo&w zW2fMDGjnIu!q3Fbbe8XCW(I?sS?1cRsuNh1W3#TCgK#sgcHq152)flJ4wTgnRy+7} zp#Rg~XI6ip9|V!BY<(_SpG(%~Qt96=mFH&K1+B|p)0_}5`58$oFgKGh8Zj(4Q&LV# zm)wXRoUNYF3wlEz=nH2+2Am1~pg#Pz&2-^r zhRzdl7r=bD0~WxYLT(Q6B?|#JbLwKi&76vx>Bh};``t{>Jyd-yb~DY;nsGB7(_bMY zv;5plnX#5~(1kSnf!)j%r+mm`-SXYcqWsVBGWT~gcj9J#GNfWR^L050H}kh&$jaQc zUv6fpo9U}*E`PFremB$C`D?(B7x) zk(=ql&2;&4Gb?d3OL8-PHO&u{n^~0Kp4U!;ROkR5p%ZwZGcF{#nOR*S4GzK0%*V~l z$IZ;g&CJKm%*V~l$IZ;g&CJKm%pa=Ej^t)i)4XhMriYs59$!s!g`4ThRx3`y%_KL| zSJS*AH?wSR=1w(%-<_zOCr(n^lK0Qed?4x)GAj4EnZDf2bzzmenX~E~*v%}-%`DH& z%<#LJ;yJk7Ov}yOfQS4oY*bav&2(#jO>=*4rnr9L_jiH6rul!>&Ggqa&!DDxMn-#` z-s?2omzw6oaWnf4?1&54Nq6h((LH-~)_wYS(F2Be)j0#wbnftO`trQWYnoRzH?xj& zh>ov6R3|nZrV|r~>!idHIytFoHO<{eGB?wHl@7Ph(h(6?Yp3HHUB`K?j*Y!eCpNiW z$0p8Z{stYJG)E_TDz0hnuB4`U58TY2xS4%=1-P00i`~rr1F31=`(C`-iffu5(9N{3 z;uxOd7@p=Bp5YjtWxt=}7@p@CUSNJT$M7P@@RBAs8xFpvd9NPt;%B~xS6b|5X5wZJ z7*y z{{O)I4)*^?eXOVIZf1r*H!}k_le^b)-OQ5QOhyUi)->Onn`yb3WH)9Q<>h7?xS2Me zo9QGs(;1MPc>p)ltaEtWOkYj&(%j4gxS7)eax-5l&&`Z3KQ}XO+6`n{&N1e;ztMQT z^^wWVtZp|m-2Z$rdttGgY2aoWfo`Td)C|lvEOj$|xtVcMJadfZnPWM*nYQBGOv9I( zIp@%GGr2E5U~XohoB2;_npf4$tmEuq#@Fv@CN}J4CMNbalM?%w$w@)rP#hpPbFZ6u zfZWWWa5KwXTUB*4eVL$@9h-ICe#xwEBb9AFTdh zmgbpT{UIp&Ly4OiQ8IQii``5EH`54oGu^nE?xnB{mhW>jeYu%&_c3<5pJnCbX4;B# zGYwyE=A1*%&2&}K&HN`d&8zBW)^ToR?6iro(`Lp_TNpcSW$Y9L4n;ss^T2G$y>8|K zax;U%%`9_mRn^V(Wr9|AY}R#i5N@W`4typDftzWygVhdx2kJlleOBUTTK&Q54_1Hh zmgbpT{UIp&LwRndLwM>M;AW=aX6E(cQKJ;sG`Hbq+78jpTuM#z`sLI#-yPFXcE=<@ zBi=m`jsX|%*_i2pYnp3nnvP~Obm3;Ya5Fu)nVvhOD1QOm33tIlSOkkZkFw< zX}%`BX537<^uTUrp<}HSItt-!cn8+OyRa`e^MR-jxvDF7Ggn0x=Vs>C|4Lkazm_%O z-*C(u;P1Jav+8V>x$Ujo%%c2cB}Z#+rW~NAd0=j)&Q_jda5Gi0n|Uxb%^!%GKxSrf zZssRL_IER#Cl=>siYHHPFS-=}bcXu5sA4x$kRsX``ljh^?Ov3+;~wI6y~6Wa=o#Kphi3 zh>XU;I=1!@9anFtPDmK0U9RCULf3Lt&CPUG;AZyjc@Y_)xq9G$i}moq<8}7%33}?p ziF$bMB;7WBvd&GN!ZA*TX>bWlhdj6xWQT+6BB0RnBJh1 zyU*de_-AfrI&Nlq`eIlDOJNx-hpOjh){c7=fAKN$BUkDO`{O!1lA7ibPwLRnRXQXT zH#6jE9a8rhe8*>X-O%TBy}Hlq#;zA&HN2?Be&}vyIyKGH)8B*l;m~WEJEOnRPUi;r z7B<2r*bG|$H`DnYY=iG%JNy7U;72XGif*Rs51oaZnMH19E^cNnoj!xyOb@x49&$51 zt5VZk#LIqP1~cJuxB{+(tALv3ay487*TQvhJ1J&09%fvg$7WqOIp*Qc&9vHKgee(k!P$@n=a`Z`5=KEbjHV5& zb~tK2M@yW*GT(Uz?TlNWOICkK@5n&26ZL*Q)cQS2?<=hS5FGb+Ryzb$JCwMY(WPUj zVmH%wE6@8ZW;uxvegb& zJ5-~adDPzDS)WV6ai8sPhY~llv&?B)GL91d^SPOO^D{+ZHEQwbVmDJs2(N}hm_&#j z!kLedB#C5A2So96G{k@tYC&zN1FYR4G3y`L%@o{Bg`265 zfSV~D)7iHk&=ZbuZlJ#I;=;|$x|{9XBd<$wZsumAhTP1l zukgOF;)T8jufrSgCcFh}p%C7NcVHd73-8et-se1jAgdxj#MLa{%@p|z{poX5s4rNr z95>UxucmoX{w9f+&9FrR-OQr=?|HxNoU0#T2k-f#$j+bOXX5g9GW`X}&D^;g_OR?% z*7=S1{2l&)Kf#}yiI}xFH#1A)j~QTt5D0}Z96meKaFp!`l_-&_vpAHvq99sTTGQNF zpSs|2Dn{bT$85l~AtXQ}NQC0tOb5A{G2~`C$jx++o9Q4o(?M>g!(Y?9D1ZN&=0*9< z@!eWLOK?LgXbr`=nbC5xS`&VXijY%T)|P#3$1zaTJcF9%8L2=`^9+AYbB~Al&g>_- zna-||2HhZ_rn$2R+vy3tpf~h^zOb*Rd7-bS`E+tKr<0pGJrl^yoK9}$baFGNlbboc zOigq9SxU*-ock=C$8&((O#3LvR=peHX3BxxO!~i?qsEbgc@g`N3m21tIUa9vf|}cY zqFNX;N#)fob~B6er}FwV)!TLnwdALB9%{zTj4e~s95;jgn9p(D0SlDG-KkbZ-o-I2 zWceZ-#>M1>E>Tu)<_6Bsw{Qr#nSM7jC+8P_zc@ED<^4VM;a`=wep4>vcdmgyc?fMqMb2A@id2NTdm-$X>Jeo z;xt|cGvRW$0&5foI`4cphGW)f~f%TI9&Png67wd6nJFD%3Q0;AT1`6vCi_+)O8KrV}^Q ziJR#>GHxb+n`Q8~S?H6*WtA+C;wDV>;lSk~DP zPZwi&Ojo0@cN#x;gYIxTq(cwr3H{qj7hXl`8Cb+gQ2E*nQQA{9H`2U&AM)K%qqK?Ry)v-GvG|<2mN6H zWWqpGJcCS^G1!cgA*Ne~ni(?8G-bFMCL?&Jcov)uS?~|tOsgF@-&Q;P=fBTNTr{gc zSpC7ezpIwqOzVEB`o5=2#!k9)?6iP>dMDfk3mH2tV!D`nZ`@4xQdkDd%~Chhmz!CI zn&zQCH*?RS=Vr!Mkeiv7_9kPdw_q(4GG2Nc-hp*c{WZ<`_g&7(CfE#HU@LqF+u(cH z4nM#S_z`}BpSkzi$-UPv+xoSpj zuei&vX`UYpHOC+7jq#e*2Y4>5fhR=^|hC_Dx$@fIIv`UF<-lgzKe@q7y3 z^J(njXSnvB<+^^3*Pj=0y})!eya+GB%dm#J>Xw^nxtW%m`A>2)EjRPXZOI^kz}pfhyQ?$oZ@?M}nf>;_fO%{0i(v>E-#&g@Sv;{a_B%hVC!1GOV^ zkdBTTOn&A*H?y|oW^!&9z@2axEQCey&vG*@H?xYlnUbW9`~}W8SBx zVY!+6+{}>D=Zj+UXGw7v_{szkbxm4n2hL(<teV^_79VD*P!`5P#|BU_%EX%{rL zGBwR9Ybd^&=Dyra12@yK+)Vkm=Vli1D5^SYnp?S<@5$lF&D=q5=8mI0H#0IAax-0r zH#bwJRUtPsu%`KcBsWu<&Lss`)^mQog0GcF zzELhY_}t9(>PIDcKPj7bfGgoDm<7}{ zcU}Y6!gX*x%!c5}&2&aT%KkhCE8%f?0-l6b@Dw}^&%m?r96S#%!0MpM&8(4{=GEzD zy2;ISlbh)#H`D$1+{}-r);Gi+XNbf@10zlv8g5CThI%8zltd#;jxi*|1&!fYIL?sl z0D{%{tB=W_3)`#Q`6j5T+`g}bu6QcCgyvsQDbNhI~5fb169T8m)G)+95stf86W;pQ-g{rlCJKkJ|e?>vJhM z?z1a!GaVv(-OO;N;nD7pA)?YrGrw6xTG@ztJAQQ=XBU=AnPm*Z+bdpz~{`#B+d}=AM60 z)7(W(b61?Ijhk7In&$PWX&z5ab0;;;ozygsr>416T+}Xa48=9gV*+ZL*P^DmLz1X@ zy|1RZ<9I zrqncdbpvuUU8h4jRIR3YVP1b#m^T12VIT~G!7v2;HO)hYE2%dE1^&=$nk#=zb5}r3 z^W}QHT49@@ZfP}9Wra^tnVFN-&Q4R5lBr5$ntE1WqFgmt)7<5+X>PfhpK$$t%C+@B zl@RuSDp`F-f3w_7NlMhNcaPBvV_aHXjrAu(j^zgAI5-|ofF^JvBJ8Ni3B$C@H5^9hTCVDIGt+T1)6;P?(=9jCax-_*2Y!KFup9Qkukf1=mEY-W zf9Ndv6aJzv6@eHTq6`l={~j^GW`tAIJVrtx3@WH;?!e7-;AT2-GaY|-GmG+ZGhP2p zH&ap5T={C6$5Ych-e1#vIyKE5<-3`p4^K_={oKr4tEPEnZe~=;^F^1K+|-*k+)P`b zo9PVY8DbdNA>0&u1m0hyDISL@Q*kqMaWk{ZaWg}T-OLD|o4Kn#>%~#)FW#J^8km9Z zmzG4fc?`>3Y_~D<$CAr<9Q$%S?{R`zlWvy{H#5Z6#S9DWYKGg>%*cptW|X75854av zc`xZ^Z0#OqT)m!VLP9UocQgNmxtXO-UG|z&w zAq&o-uI5M>1=%o~Hn7^^sQDZ%anZ_r=LLRW1%6K*(1*7^m#qGf-jU~8op`S0!C5*= z?<=hS5FGb+Ryzb$JCx*RMwg78q}a{0;bz(b-OMuCRi$pG2RCynZe}iSW>z_FW=OG{ z8R2s?cdcZ-#~C|4!Px0Z#!0K-DR|n{@(kmpXPJMFvD5R+zrfgOHDjk289Tki*y&}S zudjhu;8l1HUWYeeUv6f4`aiE}Zo|zCv3<$dX+2}7uNXUh&DiN1#!ed;JAKR8X(MB& zO^ls3Gj7@fTWQlEcQgNmxtXO-UupNGY9q=Rk1V8h=ywh|UznF2d%XG_bGeh>6ru=G#$#0CA zeuqEcPxy;}KPUq6O11*+6_?c?to~5nTj+@M*0j5S)ZX7&pG(1UpY3mllHANLGN)p^{p zgLr5lbs`$_rdCaJkrAAa;BYf%UTVtT+{|ilGflaf_Vv4&xwx73+W|MzJ`W0DKKR{C zJ8q^OH`Bfl7Qte`&9pCNf0l{3a5J-TGjorCn`zZF$0ZAeFucWo;AT2;Go5iNCKz%v zJ%=|pvoNm;xtV$x`G~{SeTlf4{~$NB#LdhIa5LA1jaRSB1hOe7l1({D<<*^x6F3E? z!Zg*}c8Q9uK{wN?X>QdtPm=mt+;O@vJ6`ksuVba5j*tZA8|lOCW>!?wyi1o3I<-qj z>X>)ZZQ6Kn8aqQ5=n99orn$|kY0f#eYMQ5~f5Cb964t|4@U^ywexvR74e%{&giWv+ zw!l{S4z|JfupNGY9q=RBpH@wC+-w6k8%~B($df!3Ke8>;cKqBPPJ>jdrnyzqoa>{;)#$1O`#c_1j%MvT65FmX#p+a z@aOr6^x)j|gkBKbHO+nA+^QJ|&X&wS%5yU-J2vaOIS41POdmfO7tLyiYIHNLcHnb0 z1I~ng&>sdsCJf}c)*zm14d%Jl5T0ud<+;`{o@))~xz-4tWm)Zzp5B4)#eGg-WjWA6 z`+Zj8qFMcc>)z@Q|M~knt3S{Wg5YnU{OwTkOi`DPoffcvcfwt;5RY;Z)5WH^m%vh3 z2FuM-H`AA!SpzlAV=Hho)6(8#%=8wlg@5j5R+g(IvXOJL2{ywP*b2exX0DoX;M~mo zqdYgWvSYKZn}cwm%JlJraWk!Us74pfY6m_~gTM*2+QDiE>%L-NEp4kmSpC8352gK~ zJU7!OXmHdt-&@-p+cHJ81iG0DH&a!!n^`y9ax+DSbLK5KQ!F=ARz-d(bK9?%-1=XM ztMAvcCj1*Zi>wd?wZSXy8XWbuQ2iMb&B0I^=+(~Zc zuANMOfnBg0{JEL(8{7OH$j#INxtTnG-kY15rExJ)89X)!0n5!4=jphm}`;OJ&GH+|fnU_+G3E9ZOV!TB`OmTc&bk zxf0jiYEAe(tbZ?x&3$Tpi~E^>03L*g@LL~dx&j_iPI*-2GjC22V|Mk^)w?r{Sq8iD>t*U+{}>D z=ZnQ|CO5~X3Uo7_p$E>*tN}MOK@RL@2G&|kO?8{8sjbYmZCgW%>2|llQ#lzGGaw(wiT{;205X$j z$(O?w)Ly)j_P@$3w9PV8Vy-q*CR{@{&$UdiBO~Z~vvBNevtZf{W}?ht{ToebeG}We z8E%1F;WoG(=E6KvqyXl_9c*|1YpbeGU{#LIx^8kf-{-;@IL}P!e?D9QW8p&1|G0ha zZM6gEBM2NQs~xO%@YfFhPk*14d=FXu!RilIf3Uu%r4Rie_}t9U(y>#qo2hU!RiK;c z#LaXrg=MhZEOj$|xtTTKW+qhNW(MYFrluA$c6ys}(>t(^vD3SZjoyRz;RE;(K7x#rM)$zRUi@-)H|Y zC(!zS2#)+xs~xO%_*dO$SCE^z*U7}qRN|AfirvhlfZR+2H`B1(Op%W1oS`1j6M8{! z=mUM>49I{pp&#^z0gwp;VGs<4Autq%L2$X5MLdeyo0}PTnTT^HuHWS(rCveXU&)bO z#cQ)zel`1jjoi}gTG^3#9rM@2Y`6jDz>Sh9H}Npj%FXoEG+z~2eKpN@;AZYP%H7P! zV93pM9p2nbnO23|O!@ESW?D7Pt(xXXA~(||r{Dmd3T>esw1?9m6*@pi=mZ`(yt$cm zoI`Yc{h>Os;V_+;I9w+sj?l?T)mPJe3^mQO#!%Bd%c^N^)ikf9rn&tOJ(8N{BdKXV zlA7it2?gv;Lj&E0>mY5vhvYMR^s zn>Ec3=w`ahcQbRtM;aeZ9fi-C4Wl8)D0G|)V~mua&oc^>&o>IUU4Yv;){wRr;(Lx` zor{c={<%1p7c)QJNSQE!^(Vq4m<&^l{c4&!EjP0=H#6M-d@@In(|k^SvoJ6CYnoSSN%qlywRy*)H6$Fl~)ecrW_?^J? z^uwRW9kllq*7rkj+}~O45LE3@lA9S(GIlbH-An^F(+G4k-S~6vrLYW^Gfujj`|^AE zY`vGU(|wGc?q^v!HO+0sHO&oQP4hV`89N1kP4mifGwV1vGIrX;*l9Ckr!9<~w$i5G zaW1yO5p=u6f$MmHdeiPY-c>VVdA%-9Wj(Kwef30-xSLt#+N!FXSz1fGf@7=6TG~hL zbyMO%S?zFS`>)jw!SOk2wS(0T>2Ki1z6r&SYt8|^`ErtybJXh3eJ=2F*6iRS>hnI1c@g)6Z|s6>fWoyEb2MHEDnONiR- zbn;p)G7M`&9f*axY_lHgP}AHMr)uM7){_R%P{m6E8HbG^k@;hox|Bm2!?AE2_0NxI zdIB_2wd6#mN#rUvRU*ycBqh1Y&>UJ&Z@ne2xuF&Ft(m4k8{X$+@)l1~5ppU&w`CvN z@j7m1)@hIm9iSt00uOX%oh}?_SEgyu4Y~ulnXYuGT5e`xUVl}XHvlqWAPj=RFa-R$ znIXfK)T5@k?JT9_Y|c{_=j$9838Nre^=>qpW6dE)@?0fq4D;uy5ILXoe*yDj`MnFt zf*hw@0X5B+>+x!ZZGyU`)kKvQK1pR}PF6cRO<~=s{LVD>tiFWxr*n*XYJ1V89P zkvFmJn>pXNu+FW#*KI0U-L5P*({eNa?QW*cI8%q%`suLH{yN+~Ku1Po>L|xR9TPoB z*K!Wlv9*WjxOzi%Lc%cZat((Ox|XZ@+{|>`%=C2J%yi4mwA{=}+)URWItw>53pXa5Ei$cQcFfaWh^2JvUR6 zo2kgnRKDEIcycr2{kfUb$<1_>?`DcVJh_?sxtY0^n^~Eg8CCLp(Z!#dQPbRpn`sMl zGo7J4L&VK=+9ANr^x$Sr#m&sc&CDvt%?v4aGb4O%=C1mz7yNFf&FE}~*t(cup!;Guf(@aR{Wx8Cwp^sV1736N_zc4qm)CsKM*lN-V zJZi6-66d2#A3ta}(`pA(GP2+tQ?f_GD9DDJZ@Vl8d;|s=4Uov)D&)DfJ#!g=|cKU{~ z(+0*)-!gXE$k=HUW2eoGo3_AK#!f-*W;%n|%`9_m9kiQS!Lik(n|ah;Hzn?k)ee02 z9YMF+YKP$X9JSiPYKOz%qFLV$2fhcfzNZbZxNHytp?H8{V2AL(Ie~|oGhX_)EY|%J z|F-rg{Kda(7J+yrTY=`>SG^rd+{~^rr)kMJO8BpAO>>Xl=Vl^su|}9gkfIoYy(#>E zl0=FU2So96G{k@tYC&zN1FN2ed^&t-8p@GziXvmu;faPY2oW(gg8?xXW7zv{w z8%9G8oC{;%JUAb}?gGx;SmrN;ak9>K5e_3y*X3du4-;S_rs^cNI+<3OB0m*Pg=s9m zgmtHjP4allOJN2rmoGCfHCgWEZ7yTkOkzH*+)SBT>}D2~<7O7+uf@SEgty@xSO@RI zdvt~OInULbn`zZF-`~wF%1_4sYYr`7pPN~fzt7E#F3-*M9Nyf_!n`WvX6ow6&7}YD zbu%*p+{|@h<8dM07<+b0G%lMsZ;18DnsZ7UT ztXIUmXdD#KV1NxmAQZyD4&e|1k>G$Rh=v%QQpc$a+SSrFsjZz-N9Wd$)sj_LOPhK+ zSZkVh>C!=`cIikR^G>==8_!|S&5Vg2qMb2A@id2Nn^n`C^KI2Mw`!VOHO&j+&o;Q} zCg1WL!>Vb%m~*iNmclYv4tK*na4*~k_rnA5AUp&Q!wPr=9)-tXB|HvKz>}~Fo`R?0 z8F&_+gXiG|SPd^4CF5e{f4(?&VX>RZ_aXx%!;BCc(-2e2WQgsTn^^-j&12=jHOvPGv&o;&1A4C4Tmftu#A71T6OOM84u8HC|Gvw) z*#w(m3v7kpbu(AZs7;;m^1X(vQ|6%j_dJ9wKyME zJ8a|g^n2J2Kfn(75q^T7P4VnBUB)kFoa{2)vfIp%J*FwYnql%A=ih3F^z{F6&;Eb> z{m5th{mAELWqH0q`+Zj8$XcIET=!Og_|MzA3h4 z3W`Rco2hU!RW-Yrb;B(;GuUdHTW;oRdcceD61)s+D0gSMnc@j02Qdt<%g*!=b2FXf zW;)}@!i*;avjNkFkN}M!5sqPbac*XeKR446kelfsH#4S8Zl>jCj>V_5+)UgIe8z`4 z7c1Zq<&;NNPLsz}Ve(4VS{`TF6Xd!+$#fMS>r+ghhG$f&Jj?Vsl_bx@3(T)3^YcYD zR9<5KWmp5Rz^m{Yybf=`oA4H_W&J|df1CMtm|w^IyUf4G{QJy*!2E~If5iO9 z+)T^OY^BM~h7@Q6C+mbtYMQ5|b<}BTo$xa~&>6aDcWPJdcBkPEc7yJ4I;2An=n1`` zH}rwNTI(~kp)<5WZl=xXM|Ng^9U3w~+ru(-MEF4Mh#aJ&qXv_oxzEk4ZMm78JIl?q z+)T^OwA{?Q@FEw&A_xvQGoY48fSZ|6ft#70-kg6= zZ2>LK)KoXLGTXLo4JoGE-G=2S!zpkow1sxi9!`T)I5>wQCc1~|jOj@ZOfR!`t>AVu zb7%N#npco%D0%#$qH6}^^Y8Thuf)ZWnLJCr9Il}D;+3@hRc4`WmYEWBwV5*E8fv3o z%k(-jg043U$IdnjrrlsB${g0e(UjIVvAvt&7Pu8|gWF*)%rp6$C72I)u-*Nyt*SbK zRXH~6y2;^up9_aCuhD9U5j@wbMi)x|wA%^-A4LUv6d%xS0tRxS4^qM^jS^89Tkrxal2O$Jpsz#zybK z`|tsL2p_@6@Ckeh2j{ZHL~ms5w286PX2wpz?PliAsO2rn$IYxDE9r>4nPsl6sycyH zIX3IMIS4n?Y6rd>gTR5Z+QDiEe=Y6*^!Hhbi)Qr)t3O!%!7EmOpdSRco4MD?#LYw` z5d@OGZYE_7nX^HN7`T~+Ic|C5B`z3yr1A_;_`Mf{ROCLzH>MDYnsb%L;(E`)HK%tHO+n9 z-&fN-OXFZthSOt%5U4&kGcp+5OxNMf&6H_X$jy}hUT&sU)BNzend{Y$O7g7S%s@BO zRf(HPjt7olC-6XL=mK4#`rXVr&LKL!{!pFRaF|X^9IlfRN9g3F>Z@r!hMMMCW2kAK zWz{sdYMNJ4)7<`t9!X8}k<>IFNlo*SgaUS_rg?X6{<~AtygN0`9n>^;NGODX-58c1 zZhVm+VYJVWG{oiL=O`mSKiUvCHO<}BG7hg?t z7d6dY{+j0FsA=vlzovO^_(&o>IUU0{fFtRZbL zWSiqy=OQDef38uKe=+mpjg$!!Sbri+g2^z&*srF!)2eA+S#D;y|M_CJKR46B%`^ht zOgH|VI}C6$-QnhbxtVcM_;t}NE2pNpt+=MS;j3vrr@mR37yLENE6ca4El&(WJ_ylA0V66 zca2%?a1f5H)eijQToAaKRy$bj;CIo|(+__hchKHfSl3+se<-aH*>FdTEVf^WUbVr_PQx?KFaj* zsyeb&xyGz^I0#49Y6tGwgTRrs+QDiEzZ00Ae)#jagZ93{`hEzG`#Y;0f~pz#enhz{-GpnJdx#*j@sBVEoH`8+fH`DVEax-1zX1d~3 zZQRUy@cGSJS*+c{RxE6&Yy1=KWOuE(ntwh8K%RuffL_#~B?Ia%%O zG=+7i@;lSiv-%R{s==D(E`LpP%gwah%);z=ZY~<=SZSyuB!T%xT9OjA>)m7Y!Wfqp zS7ZIjkYibX92^fPKod9-l60;#g=W-DKZ$9wULnnOPIL>MAuV;p6gTVqJvXx^-Ao&~ znIX1*IxMum4z~}`krA0X$}y0<%t6#KAFN|*57BY;hU$cbVcO*y4kL6eSM|A>>A0Ec z>A0EcmYZq0nU%Piu0M1ZZe|v4W-e}KE_VbOxS1Yq{yn&v9^A}u+{_r<%oyCvn2Ov? z2X3YVH`9Te>G->wS(J~P>H2TFnF=>k`P|HS+{}2tn>igf(^0;gDS9N1R=^@88c zv>Bbv5L*{BEVQc`Zcj5KBf6PUj_zhm^y%ciq?@s|dzf+cdYTCdy-b&@H}o-Uxq{ry z{1@hCmO6nI99vB~fk*9iQ{sG->Ej3OW?Jn)er6V&V@mc&7zNod+7wp~oC{;%JTs;L z`EUV@g$w!29cPy2)mrVq`3M3x(`pB+9jejIw7wrEo2zC_;hLIC=JqsG$t7l?W4c+> z?!MIyRy$P3_jHMy8C^1Vl43X0hMQ>%bTgf}na-uK43?Yw#Uh@TVT7;r&jI2KLp zIHt!lJpr1)iIBvyro3k}=1*ci8Ja^2XbEm;1+5`PJ_~8X9-S47izAO>;cO zPzb|Yv@^A8npefmlE{^H`6{`-Is`)Y5(VLW=4RUxh`zHdR-={ zx$P&ag)x&yHUcdIqw_ptuGikdfSeT(~e z4rSFe|GS%6QBCtMT{`I0E*+_3-buG<@$P`7Wq5$yq=_QAEW8iqaJ;Dj*0d zSW$_h*egmeA}S)*d{0ajLI{|^;ypioelyvf-JO{;XLkPY-)1eNW0d-Bgc4wME zpdQqRvd^~?>A*he2%R9jYno^Ki%Z8`O}iC+JwD?&&&@p4w%Ow*&6L;)+^>%xj+<%Q z;a^GhKq3NKNxUYnx*tCSyJp zb~6=jrYdDOvvRa`Geril=P!hR!M`CDE`ot@F${uBAPp{s!SElrjLU?V(`ZAOzXGn5 zwXUmhOG!SG|AYU+P#A`(dNuEQ4TkKs@_p8D7{TKsS$34TWHcXn9gM+Y%@FHmu4Lb= zf*0W>c-gv{rCifIE*xr_2g7_nU(P|e)A_P zA?j21$!BDxevXU!g%balDtYL7Jl(J0YZZ_U$|oD~EjPht6(w7glC8{dQoB=m9;Un40F^qH{C9k1Cto%+)g7k(DEyU~nY4oHjS}P`Q~A`PUc42)UX3 z=t3bk(;G?VOBA>v+T_YoscqWc! zJ*aP*H}}I?rg7s2kZk<^hCF^YG=g)WF*Jdu&)<9a4+1) z`~LOVDyb7#l5MlcO&a_AQWy+nlhq zKiK||-yiba%*gz)Q;wUda5Gh5H`7~8Zf4_$IbVK+u~QMbnUOiUnUUGKnfs2srg=g! zZe}p}24kN$VGZM^On8fN)7!9?vC}&|{w}P8_uzf_06v6|;A8j%K4t9m8Dpo<89RMp zT+WwdXRbGq5nma1)Ym2^dV}$l+h}6TZz4Z)Gh?SMjGeYJb_#DdGkr{MP4i+h4Q2F+ zA@Nm*gpiRM`PZIBd^nvo;pC9SpAr)9si92QX`$q}TA}2jwaFk$VtRVWC3QlXL(T|I zA5k}yC}*;Ky^u7h&-?k|ENB49&=AgsMj?@NpfNPzegArFmDC9=$+p?!<}ln$+YbCT zhJlM_+rhSj{XHxA9kTtw_6OS^Y<~!sd!UNR&HU5J#LZN~6)678b~BR-g`<2yo1+Ig*!#k?_zp4+ym2KI@}BQ!3?+`9)OuJ3ueO{n9FC*V@Nk2fAm4# z=NQy952M`7-PAPSU6PvSd%j1@_<(7Y=TwuWa2+8Bqc^Q>bbFKbD(mYnt1d=Ku7X<_?o zbFXzX59MY?=U!hNG?U>BZl;5q=@fP|{rGbS%gv0(&Gh1Cx{Gi#T{&*1lkH|sIdV7i zXx64al$%-6+rd<;+R-Fd?_?4aJDa4$E~ai$SN2;sIEGGbshe4nZL`PCVYr#L9gc1P&2yq{JJ@z8#ai0O?eCfG58-iMVcWsB z1NroY?|}*i%RZkzY|pcE`$L|a8Iw15GC6LhgPZ9Tb~F9>bN;z759TvYdXV$-hxmH#2tH!q{mmW2bG5own1rcCasY z!ZCEa#KXnF@(>%!%7_Cmw3)H%>9n7lDe5C**1IJ9EO`|+u_*u-%`k@ z%gQ)-M()wB;e6bFkJ@$!kKZ%f4z?YFuXD~`aPLhpSoXQ-VS9dO`$JguhoW*bJ%R>@ zn;FeC8a>O0n|WDMK}~ZPZlzxRAJ+eUIGD z6kW*8OvTM~;b!`AGyS-kf&JXfRNTx|+|1OOFpKAB18!yjH`9-s8Nki-<7S?F4BX6= zSGctIsz}Cbl9jOYCt0MCo%OYkJN;d;S?1or!qYaYN-lRn`sg`fu}2xI&g-P z^tx~+)WavO&vSk_i}?mjlc6D>b2hcG8>tvMhrb)M4o!F-H#4;vG=~<@5?Vn3TC+?W zeAKo~+rhce9?pXxbl`nDLMP}9U7#y;gA_PlW#?vQj_v_Hp%?UqKF}BXL2ga+hyhBf zT&TqL_iLK_3e_~9um7tSx`wK$XAM)S(O0Wpy{=JvT3xG@3}?TMP%HFE~x38{rLO&f}rN2%{xIp`S z1K>hk!B={2W)L?s7{tvCS~t_WnTK#QeZT2c`5pey>5>KFq=<3?qQL=|6D<)=oJ2wt zxSb0!qMa`?Vw|QK?*nVQ^8CB31KBh~ssKit*+j*Pm1{ZzD@DY|TOGm{GCW=gtsGY{ov zme0Gs=*w|4UAUR9!fvKFl52=j;D%`Pm)y+ZxS8p=nW;s%nGrc|W=yu5xwk6I#ZxD} znwg?bq}FzINPrqfOCs-i67xQjl~I%VlgVW~#fY40BygHJnvR{zX-)1+8xs}T)I_I-!G!uhP*ZBy=)9UuWoID)_?O&HM-EX6Cz@#cZ2BZqiIy z=Vsb=xG*eoGi^KAb|@+b`ndf)%X0$vJNGDj-ca~_fq%T@e4&W@6725--%qJ0{+`WvX%5VVc`%=` zO|F|6z|9yhdl#|XV%~EJW2a{rCoP3#@GN7e<-F$#=AUEi z^gQz~Fm_tWXRl)H^de)Ym$*j%GQ0w>!fUV^O8?rui`>iz*O!c))-!hcim}tzjGZ?~r%l7$&HM-EX6Cz@#cZ2BZVtoE+^>%p?w^JGIx*8r)3p-9qg)T)=5G({#8O z?t>YCo9TUk`r$KS7R-h@Fqh}%!F=4r2U(woh;&>atL0%ak&j4P+M{gyV^T>TXZi#z zgeT!Ccp4V*y2VVFkpKA%^Gn&q%Xpt>B}SIBZYyZp=Xm~k*6jtRD`6G92rt3Q;u-ad z?9O-o4K&j`?#7#yO~)TpGiyoIefu-$4TMvHjb5ZU^k-?{8oi+wv{!X8t>oec$6_{*dEl{_-P# z<7WQy6VrY0GwbsU{0hIZ{O?Tv!2ir*%759pnPuf>dgGNBH}gc?%u{hQPsGivgqv9b zH}gc?%nG=fKHN+nZl(`6(}$bs!_DMcBGiT?+{pqrGb;l(Gk}{Jz|9QQ2S4Cu1{y$) zn;Bn(o0*l-6o;}IG=~<@5?Vn3TB|?Z%+$7g7H(!LZf2mp67PAC<7P_WKsQrT3*1b} zAU89k2lRwq&>Q+dU+4$@m1#+CrfYzDI1x89vcSy@$VDn318IqiS&u<#VWUfElQfm- zxl{$zU`78|5ptPIl*^ePLStQ_2FaBwrI4GsHtN4>j~dErhbeFEtJTiB*RWmJvixwS zBh;hiN3#4V<$ixOufI;+({zkl8?xI2>uHr)cadr!i+OB`nm*zgrb}7FWlW!i<*K=?VEUX&lIP(C=2x=r zt5kn^k@=V4Wq1W%h1Xy;ybf=`o3MuEGgh=U4jPZ#c`pE93b?rKM%DjA*_D zwD`5oZ0P7HacP%CXny~BJPO?Uo~F?dqw9_-$KM_(53vxZlPh}l^d=Q}%?a8o6?J;m zN?KAYYiU?TCrMS_H(noWH!~&JM5m-Q)xl29bk|^WJ)mm~-L-d1-L-QoeQwu)?%1KV z?$V=;?m3{XPV3oDrw=$+k00G0*YP|ELI>ywouD&xfv#HXZraf)x-4@u{W6%(`VU+N zm%|Xa0PPxtIGU-#_!pzhK8Asy_zfcohO;4()nH1eVsl($7*<}oqbS^piZ|4!EV8`ggp z>;EnDyIKG5^vQve*ECPT&AbFRGX*!3vsb4*Zf1Mj%=WmM?Qt`ukef;WKe(Ie#?5r& zX1Z}R-3M_q%Q!dFD}KJJ&T@uJ14w4w8^YPph#KDKIQ(!hZNlG8p&2xHWONHhd@UU# zt(XR=_ubk#+?wWh6;snZ+s$-vGhNwkrWZHUi<_B>o0*E6=`PyMG!@In%`9BgTmnVA znIldKIX)Td_?&Uhi)uXUeZ8|%ZgAW(0VX;Udn3=^D`zY)57(C96gikmRZCvQ2SACLp zeF~n2MX(r_z%#HEmcg^I99F<{@I1T#D`AzBH!ilhnI*4j9=3TtHaC-N(j$zLktWkK z%4BDP9!)pX=F?q+A8@T<>}A{G?>JC4H5~3TNXUwwqZ@HtW%JWNlt!#n93*l|mwwZGZSXj;!qu zoGXTbn`zs@wnJ`BbDNuaQb=rn2#fxZ=VrDp#?8#GY0l+YL@gKmJvZ}S+)OFL&8!?< zolCt5P=n_a;Uw@uO(@>YRJfV?7`U0zGRV4xiJPe}XWt!}n<+9c8I4#wcH zW{9n6zLNG`1uw!&@G_TFUg6gBSMeYZ%+1WoSi|F)@D{ucYvCPu7uR$huYZp`%+kxv zv^CBDnwy#JW@cra3H6{LH!~}vAU89%2scxF|D2lUxY_uI2fCT7WhnmRF#N}>)#%DO zZe~_Sj+@!pH4-mxl#;+`wJYm7{L?Y&hpgh=Opysn1UFN1+)Qy#QmgaaO!s7*%p5mU z7vW}B%5yVM$IWz4Q`XJ=L?uLhs_LrG@NPfH+5AF@|4WrTbUpj$EBIOkWP|d_M)vn6 z*sP*ti&Clvz^!NV16gZ{WnZ^@z}RacdPa4J0+uWGkrO3W?EW-o0+^0H#7CG zZYFN_fo`T~P5>NmK?D@InIvoTcMKe#Ze|cSGZ@6p3^s%2&;nXQD+oYqXajAb9h?i{ z;b!_u;AYyI=1*#G>{Ht7eHs?QVpsytz*1NSxS8JNumYZg=ivodsYS2i*gkSMGZ=h_ z!Mi~ z%~&_nx|x6Ldo(X6&^l0@3s^UkOb`C8&DPSkPT)@4AFLxAlHA{iJU6q=A>7QQI@ZnH zKR465nG(+3hX-IL%!1i42j=3C&O_Oqk3ae#?{f@lnp-zhNgxuU@VeYgqfxeF z$ZagAT8jqMT#v`l3b5$W;l_NK^0=b!SunckaV65I^8 zz+|`;CvXb;yZGEp-yw1{gXCrggR@}{%!PR{A07m9GlL7D_}onEW?DCs{*R}3baFGv z&F8baSvOOrupe%N+kxCnAvaUV&6K;~ZXh>PronW$7w!Y=W@e5K|C;8ZPVr%1a+E81wt%;0iXWUWenwaSJ##8P*6I(uL!Z!ETI%Erxftea`wOkcy0_|Aq#A(3;SF*LC`P-2}A z>KfrcSqF;DE88Dzf1oee{*dQDStro`KG^|kLm+`ftu!{`YRD?n!9srn!5{Xnv44)9;c?c`(hZR zI@h>_WpiqpOA$5AZEmKmX>M~f>rs!{x|!KE&24U`&CRsAnGJCMtectX8Rlequ7+#i zS|>?{JF;>Fb=yZ$KfLIg<{}~X-B=h0Ls^KPMQUR5aqMWIR%t$Ep~aQq@>DvkYtTS~t_Wnbys; zZl=v^BtI(^E+Ru~AY2TC;1aSL(`;U&b(Kw~XO!usMsto*i)*>HAqi}*a&nK$$l<;m zh7{y+TW371oIsnK86NJwbu&NaJM$B;HONeo3LF6O;fd9RlS2}JN=Uq?hB95J zg_7fHg_4KXCZjTm>FFVt)Cpw{IU_WEMBPxLoXPU_Leii<4yGT@f(DQb*3GO|b&E-? zz7O!wbx>REuPl>Mt)c{}Q|mufVJD8mxxb;SG2b*06jg%fH3^+sv$dS;wYi?62ssNcyv zehQolr$H^K4M{p(PKP?$D`zmRs~5_dIxW_^nZe*yM2o)8v0zx@#zaTe= ztRf;_g4WSVxbc0m+Z$x*t=yciK zyob2VGkC6^Y+f&Z)*H@*KG0WYeB6%%&|k#kVZ8%jAPj;u7z{(W-%!cxoz8L?WI!fl z!Enfi5#WW9a2AY$(J%&b;A|KR<6u0T1Gz8(Cc-4}!DN^M=fYH&26=EEOo#K~0ugng z+#NH6%NM~+*=@U+?a$}(B`^zS!yJyrrL1)>RhTEAmlnW$ZePHC7gEzjJmqCj$Z;x? zoI=g*e#*3%V|6*lWC;~tDyA%B&zAGE72Lj($FGw09ahVyW7cr_3RnwQ!aDdJRk}*F zT+QRx!!;uFH;A~d6|rrE>$q(bT+h00fE(c^xEYFJGi-sau#J-5!tz$O={BDKb}DuU z)womknRiKE-rYRk?>WoJ6)?Cbrk=K;>(2ib;) zsO`i2{1LYAQI5|uoAv$&{ty1k@%SILd`%?wb=I?o{d|Lcev_BjTRi96 zZ1X$(d@sv)x&JAY!CsF5CwLK=GQ`ukt7X_0TOG7D-Pm~ zP4gXwIGxZC8W|GVnA;N!NoZp5`scQ0Tu(F-q`A>lT0l!9QChJ)$!H`=EKfF?iOYzW z)<%@H;kHu@r?h3+4o-#BAlVRKd)C(hIvS-#DO~RaouLc3p(}KQROrq+PdA>7?qS5p z8Qi}o+t7=B=nZE=ALtAHpuZtrk0JR3*w%sEZxE!xU>E{J4RNQ#Fn*o^nUDp;Asa@3 z7e*Qhg=ZP<7mb3^Fa~nqY#0mUV7#$A>KsGtxklDW6F8m|4MQfe4L)w03{&7-n96=m zW1V?y`*~DnI@ixPBIE*&|Akzh!Q(D6))_O|zl)8rE%S};tuHa2mRZK#akGs*o#z;P zhF)sCefC`AADQ#GZ-L>;o^QO~YXNmwXxLv}#BG-uzKaTt#R)~mEuz5>i;ebjIp@L> zLtIOFo@MO!a<+K|+qjbJs|+oxS*|gZTwzG!TDI>>Bb_a=$?uH&C`pZshSd8Of*IY|NBm9u6JHzO%xJKWFp2jD^W{UM`|JZvP(Bk(An?2~WY(@C@vP zXW=<`9(J*>CEWi7F2Bg--CTZ&%P({J6)yjs%dc|zA6)(?+xai{@88Czxc?ZfqW+I# z@?Vbe|G51%qi=`TjnvtD*pD~hO~WH^87_I7$G-!6c}={__U_~Id&XMxeIEA#mp^2E zAF=$H+dg6WDaYqCLl%9`G5Uh*UmAINU$OiezA;i?+0Sd@TYmPP;WEFcE2}5DyNO+SsW!^=imt z8Y!nVR{6~ml=zw`>E2W&OEV?zL>}9m`?lccEmeZFQWAL*w7ruhxw%hQ=mx3K9Zpwn>7g>R z&QK#Vd#X%tFO`+iTMf%NQ>BmSqp~yls_aqy)QDmI)y#<=wV+^t8hgP&HPSms<%~>I z(wlW%Nz4?s`&^g`(;yGd zV?UP4Eb;g%!1i42QG!VFb@h~J}iKRum~=LLMQ^Q8YTKwOw3|s zw_mPe>`PR1gQY4mW|@kNT&^M_SE!hXl`5jiDis;AS~ZDWqnb9kLbZ0Sg)3p568rDi z)~n!ZSP$302DlbBvJcnsJe%NpxB+g2o8V^ZQmnk$n^n%}Eh=~HRy8$un<|)di^|Qv zRrO52P38Bwo%`JZcfwt8H~b#{0QbPX@JFT8pOmTotW5JhWi$VxB5Z$Ud;g~FQQN7} z{i;Fq1IiiuAjkS4m5}f-Jff0XJ*twEcBqsgkFlMP!xQi%JOxj~Gq4k$Wgnj7d7g(| zPy#Q&i?ADBf|ubH_&dA`|A2qOzu@2SANW7`FZ>T)gV$jXya8`2XZ%~r>3kdBfxYl9 z?1T5R7*ghuA}!p4vQ zO`xe+TGY%Gd!otbe`sMQN=wr%t$4nZOf5-fl$>me*9EPi4V+@i)V9zLPKDEWzGP?* z9iXF`Iw}P^L1*YpVes;*`Mzq|@0mFMXWr$Y~({|wWRo-BKDy*Hc*eN0)@mv!}H z8~U^Kn8l6(rg#RLxsE|*Nmd&784N>UD5S$M$bd}9g5l-{$!0l%hRJKXWF(i*f>AKq zR5FHT4xDXD;#e4GihH~%h39abayd2=_}N5rQ}anIeP&7QWYZQgh3!0->r-JGE&S0A_f|=asVl(yJe3qBMEHicXZ0<7$E`_-;&rFsAQ+CWZ zo%RJhcA=TyY!TNlgFIqoo>r`<`d?=ro% zyV<7S!ynk^d*EL9Bm4>e4EMob;IHsE*beu@1Mna`1P{X_@F?tn$IMV)9LMLKIVvTt zkI>GDq3MRf)G=b?dW05dBt(H7qIH|77+qS_K#M0<%h)(A-gquMv|XIql!jW2M%pEf zwL~W9SZSgi(p1a-W?BjpS!Z*-&S;^x7q)~}aFSM%q{V(Rmt9)&TXVUM-qidQp1UpU zZO6J!)!Esn>749jT`;}9UZFea)k`|+wO6L-_3Jz7;tid3@%AqI#yi~lf*ZT)3#W9` z1v66hl7jAfFH-cPv`}`;Y{cQeW9OLsy}$NG6!gzIZ#K~2I ztYe~w=-38Bb$nd9ZtNVUn>WkQNi8#VQc{*qP8zOLlC#;?5#WW9a2AY$(J%&b*pIWd z%N(l{Wt?`)c^58s}4(IFCQ5V34Fas`P z{WCd+7qiTVOSB};g4tT!bF|F7l$y=u*v{i;1svD;+K>ghBzB?xQ7zK4=rYz>2t{m< z)^XzJev9F99=`;ZvaV&UW4SJ|tbDD|E?>wR+S1D|M2rFua4h>~oi|56Zw}Pkssra^-MxOB zhF*789qP0WZLKrbX;t%vrH}bx96Q74~ zhGP1h&0OEY=i9BY4Q_#3>78z)cep!F7AaTciKts^eny8bM#Kn(>v{=cPgQGdV${QMS7>*^iD6)JH1Tr z^a}ma-{DpG2mBNM1^{y0hEekX&A$G3(y ztm_ok(bivLYv)gOoa#@VeH!aYX4&3vlMeop86Ewb=BN0Rq!ah=?3Zp`Sf3lZLN`c- z?r=KvVBKdxPw2&Z4?VZapBLrNhhy0{>%2Mod2^uNRvmbq*4^v3Y3Oxl)uB%7(AKI$ zSiGP0w(1ZTbr@&WAuQ^!&Zrax*PAGs3Xk%pr#5 zW?F8hjCT5hK0W?F7$MSsq6Gc7mMax;G&POs%=hKE~ixtZZn2g}V2 zk2+XxW_Z-Wax=rD4wjo49(AzXOv}x*+)T^q4LH4)n;9N%wdH1pM;$CTGd${GxtZZn z2g}V2k2+XxW_Z-$FgG*e$ZqCb%gwahOlxi?V@aL@Yi_1BH*=_A&COhar@PXy=4L*} zF?b%VxtZ47%;C&AwB}}7b2F{EnbzD)uW8NAwB}}7b2F{EnbzFQ`aN&eax=rj`LNu~ z@Ti03W`;){EH^Ve>R`E<;ZX<6%?yt^SZ=1}W?F8hiFcE-OmmS)E+1Q_`3PlXZL5P!^M$yX3vn|S zJ_9@9S$Gb}GWbXPTE5y+WP-F2#;l+23kpn#=3le-FF?Z^By~v$x?Lj?JN& z<|0SQG~fR@@ugpsWtxBc6)~n?bNL%?+kY_A-1wgL{y>U!FwqfrxSDrGR-}1 zGM>A#?8bAaLU*G@WtrwKGR<9NnmhZj>}!aROmkO%^2|MDndY8>Tpz@9rLnHTz}!p^ zZl))l+lTQS89X)+QOrt`kc?_B6 zHZsi<W zd<(~TD{O;X;8wT|jz7~phD`I=1`nwCxChzRhu~p&1RjMQ@EFv6rnx=xEzX^{;T_lu z@4`NK58j6l;6wNbK88==Q>a0vx%~$muW|Qn@Ak*Bn0j`CO zWR_Q*XKdaG>;5snwKm(woG$A7i&-YY1-2-Sx+3YV4N{>yoDS8?G`A^_HdWP`=5{j8d0jvTWI`4Uhis^S zndXxs7X6%Q?oBAvVk^=TrO8e7voDL`a`MTSz|wk|Y2KQB3!FE-Id6LRPS#^H+UvO! zJLnBdI_gzxId2ws(uIYc^{QoE^qO_Q-SehFsNS`drR}xqpv9F3=fQM1U#E_`04{_X za1pPynYxix2aZGC{~kTrszX@Rp_^5Qu&9IAszX@Rp(qUMuxy$2d8wkCsY1Pz+{k%y z6Wk0{XPQf7xlHo{GR^bJH1}1KX>KdaG*39rO!EXX%{}Q)(mOpx@ANdi(=+r=JL#RC zrFVLc-syRIr(N_;CG<%zz>BaOUV@jQdYR@nGR;j@b*8yJ?j4THUU(Pw!F%vN)Xz-w zNfBk4=6f2qq+x317uQMtm{4|RJz zw(6ib_D8RSGxWN%>cH>QkKkkY1U`k&;B)vwi|0%2GQZM^^0ju$H`*)vwU%#nlzgYf z`#t;sKf+I1rj~;EWvT(yt3wN`4jkvYe?RMP)gdhEFxaX?Skz&TRfn*s!;#!fn;hz9 z_7L36E_?+SbTbXyOv7?BC9iin$7C2}Kqh3taL9%c;DwQJ7L0Aez(9IMTbTd^c zUqACdWferL+{}2~%tpAGjc_v?Nn7sM4o-#B;7~WSv^b0=t;G|GaZg`D%mk!HH-{zH!~JD(-FIb?Olpf zx=ck!FIVGi8rSrGxW=_G)oPwJ<1vhgF;@J?~%ptg$LvS;Plyfs9EjN>fC>@4D24q4O3^zAO zHp>yF7?sb>RFY$wHE=U+Rk)d(nol=NemLKh{TG-eu>>2qW|-3IP&ZSgYBzJI6qvGO zzUj0tFvYph%x|`c>z6^HxocOEdELLYS>Da`@NQ|7rREM1?ZCFKVY-Nzl#oBoS8bN zVf}V9_u3A3GY`0W_1w+uiW3+(Z+hTn_UMtUGy354j_;t?;byMBit}b!C%tS1=gq1v z`lhSgdgHxa^-@3QO~G&Lyg5+sT5>b3I!x2y;AUENs9qgTs$~btszdeaP}^>1;JvTn z`$GZm4{LdUShgZXFAlyxtmpmV)=h3*9C&|N_S<`ZsBJgXszdc&54G)PT6L&i9V)t+ zk)hrx=w=$YnMOFcna;=PogU|RT+q$*JVo#HG`-U^^iDhJot~w4dXC=ddHSVY^iC!8 zPA_ozMS7>*^iDN%GtGdTX;$rK#^Yu>;`h=!y-V-3kKU<%yP11!hr5{#LJmMZcQXU~ zW}P=jcLER8yOx|ls}9w30vm;1cUB#AUAmckzwH+}*)LWd>a-4BtvYc0>)w&|T6GAE zIxMs55EgYflACFlL*2}Zb2ClcOw)2R!^_RAg}IqIj0rhWZl;#2IjPpeHH_-pAV1H| zv~5K9Wp1W@6I{={N#u7GKm1%Aq)y;GT=Vpf7 zOebz;WF>BOY=oQH2sg74Zf2u^ zo9R0^H}hvV(}kPqVs567xtTsU;AXm+o9V;N^mS*QmAIK6+)NK{rUy6E(-&|vJ-C@( zPubkefSc*X&Gg}B`k0&P8iHFol=b3fx^Xj|)tj4nBsX(+RN36j+Hf8rGcBl5UJHHYv^XS-)M;a zI_7q6GB)w z%G}I#(KT~3_nF&S->=)v6!ZA!X6{N+O1d3+Zf1RUGlviBtp=u@snXMMGqd`tv?={m z`k?;IW%Q_F83XVG2PzM9Gd;MOxy;Qh%x7-qgyWx^8E`Y>;>+C3mJQEQN$qo$Giicy zCQekXoy^U2`tV*S!xT6drouGHgY%SIrn8Ob!v%05%z%qvCR_~pa0$$U*)Rt#g}E>f z3Sd4gfQ7IKE`vfS0<;2yXa{>a?YKPglFS()a2%4YsWMcDqT zA|w9BHg8wa_WM;#%md09`=DyE_Kcw4-IFPD&ut{EYC(T2yi|-wEeyC6_Sg zau&?irA2e#QZ3H8dVAqKn%)Avsrh{Fw?LP~F4Q9{%+2)LwGMsv9By+nYr1bX_O0T1 zGjnVQy=hrTebc5Cy>3k>y>5MHed|qK^u5Jyee2_0^%ZNo>AXu*_4KLT^%CZ-t}8e( z=S?){O2?a|%^7t+Cor~#E}B(`am*YU&&-i?c(LT_D4D?Tzlksj zd@z}LBU9j9m-QAB)6?`$ z&(J$DH*@8)^iH^$E1su!+C}eFLhtkfz0-^IPP^%yUZQt;nck^-b2AlgrV(&6ZLiZi z?V)#igWl;)dZ)MOo!+K*dWYU=FTK;d^iKQeoybH!BRsMemBjiDiSsLo_e-J!oc_|H zhR_JlsIh;0VS-e9cpJ@ zV@>B~T6L(MI<%~z17+2rcIwd0s)J5Ru6s9gs8xrssKZ>V4q;J;(C6c_-s#g%$)9W= z>Z4+XZ(SXB2Mhi&Ej_hVe)x^#8;b!_OxS75a;ARFg&0V;euArOg z3V%0qY|DIn%u9@?rOeIT(|L}uXXxQ>=Igx3Rhq;*^=4M8dY3{(ybl_$> zEH~3U7B`c*`8xBjM($U2ra6C`#eFvOm@VdY^S7E~ zRn?j1PPxnU+74!#^ZB1+d@r21O!K(l_lqem(e%ZdZWyZ0G;b4CZf@o;iOKvz`h0C8|%C|kGf8W%Coc&)Vr4EW?FTa#<9RZ6AP0}-Y;yU=lFL^+j%-`24*Ylgx_8EVTXhJFI*haG5EgYQK?mj1Tor zK{wNen`t|Oo7pDnmv=L>v!A4QdWzoZX?mw;=$&@bJ3UM9^c=m@^Yl);=$%UFonD}K zdXe5~H@(wK^iD6+J5}G!R7aVc8FDj|0&Zp!Ze~*WxS4{RDdpTuaX0kK%&OhYA641h z%&E-}W}3%^9Dp!$GmmB80&b>t-q`#{$}~Sv?^>D@7&ynQIvm}RZ5n#rS#_XCs=G|{ zwpJbZj8gYbU~j7qVNr*1Rvp5k4(qHsghd@Hx|v2fH&ghhyqj5ZZl>U7GB*dG%?{CA zj*(<(Acn+39M|I^pmsW;AvA)q&4jxS%z(!3jNu zWm}f*AYhB02Fcvko@ED~wxrn;GR7sF=Q!hFrGEVmt;n`yg^=f9nb-9a_(lzrx1zl@u?@F|gn zPs1~?6P|_V;CZ%h7nHyY@FMJnm*8cb%2zlRf0ts%tL*PTW<^FC)ygz?2Q$sx%*}K%H`7g~xw8rDY|7)yGR+f$ zndU8-o7s%Hna!D-nZVr4mdwp`iVIpBvACH|GR*^XGh>;XnZVr4SmtIXRLC?J51Hnk zLo>}wi-MWvZsumXyOWt-$=pmAb2DAc&2$Dc&3(+xbd}3A_b@jz;AVPpGd;MO9_D6x za5Fv3&2$Z8wqy0?X3DJ5jH(=C$ebKQW>u1DZqFr8dIAdkM8l9ttl!66$;mJU&V{K4 zbMx5FJf8DBsxzJI=Nl1n0Xgs&a(M=iyND$5nPiDyY=qoQmpRKwQL_zSn>oge3oqrd zb73C$FM#>Xtz5wUPe7)5C37>43Yq3HWSZN^G*6IVrn&7HGtE6^ndVyEVMxzlrnynG zxtW`yw;Oqp2i?p*m1LUVSI;xe_ZY`NH}goD<{NuQtBt*5l=zM>(>#Gp^A@2@^W?)b z&9$7Oc>jlXa4MVz$tqvkLkH!Qjx1Buz0yhL#dl`rUl$cK&&_?hLN`c-?r^$FB-7kC z12=PQPnA8QEYtkVL1!vY?>@@o>8rZ-=%-w5`l~)>L(rpP!L z58<6@ZYR@RqL#3oOJNx-2Qtm2_A<>ga5FPAH>>R7TR8SxVH?~6x5A0fG#7b@{dpK3 zf!}7P`83?jX}Fowa5JajX7Y&_6qsN$1vit=|7MhxY0hytwoLPYo9V1Urg_(@=4QrD zH&eej|6rzhU~Xp5L+56e7FC^TUX!_*F6L$y%fU?ZM!~t662Fq;P)VkFU~cC8U)S7B zBl!JdtdzN#d{EcCM0AYUSVm~6;0uYpoSRt?rzM}cnZ8QqX4=Z;W+oix+)TF|oNtxJ ze5dTuvnVWmRNGtHH40NH#4VGyLjU>Krf zVwjs5lg{xN1{shESuh;x-en2Q&8(@L=`$B;S#+5eS0NPPXYzl;&w3Wa= zmvIg(*Cn2?+CyBgNRHLwA$ zg^h3>>)r&{!wrX>TiXj;GUKxqoCGe;t=3xXZMbhfT*9`@g4sOJoFjUtfqk>in>>#9 zc`zL+cQX&vyTWVSs>3MGx6v>La&&DwfmR*D-a<=$$H=n`tYXo0)K&b2HsIcIoL)!c#ge{b_oqXXu@F(mOp%@AMqK)ARI9yPyPK zpm%za`|gICXPPV9YxGL5!yb48-h{X4otT>$^A5*jFT4x;;5~RBK7bG5Bls9TfluKx z_#D3Av)7mWJ;qo3Jx1-!84JwKtf{}~Gt1meakcb|s})VtN&e7x&r;9b%)q``=grZb zzytNJ@EYGmfYe࿻+A6) zMf+1n#qhbV!NJdE*84P{LF(>vcIfv~Xl`bCH`69^h@06%loWO0D>x~en@K>i7?ztE zUT&uSLb*F;1~s|}X3B2c#Uh@3E?)w(U^dLbRJ~MuG8aR3o_tzh?Oj>=*gwTlVWaJk0O;s`&>9x|ymJN0a|4bU%;6OANZ19^6b% zHQmfmrnw6@GXXc#g`1gxn<==N&N4SMG3aI{;$}9-&1`|2nS`6!3OBQrlx3PX3eL@J zgqxX&o0*84nTVU2Si#NwIn&&GsGBLCpquHz&GdBVF_pNP`M8;G+)Q`S&CJKm%rEC= z1~Sb(xS5^`Zl)JE(=!ZkGkuwm1;gfTe#z zugb{jr+WA8uX^HU_UJi4rS=%eW!y|M&C|&=PfsV)JpIIEnmZh2ndS{6!`scQD$`uZ zH0SjXt6>dX0VgigJcCU0Oft>0v&v1IyB&76XpIR!U!3gX!i+{_^rGR*^SW~Ak2(hwb+o2hU!%^J9wRn5)Z z)VxBbxeGV5)uC=Cpa0p;S!U|&*=9-X9Jmzb!aQ?l4KmFGZf5zpnK4JpG+%V3xnshw z%gu~9@cp9D7#W%m$54OW%v{{e+}u<+Ha9aOVxW$Q7zAlB7|1klT9#?$jUJ?PTbr{ZjPu)B2RvoN5 zROMz`?+;P2r4I{UPLLMjq&$%G^u?H`A!cZe}iSW^V3o zI5sykBI0%Wr9JQlya{BQH!aIFcf{|dcY2rJX&=2){dP0O_Um;s1N&A}H}ki6-h^C( zivIP9ax<+ugom4H)xoMmeR@B$elPtt+)V5DlJ$G3KK@>+%+0i8YaMBBriq(rT5e`| zxtUg``7bj!^BCPsE7QCZH`7^`X`UiS&NPn;x|xBwnT>EW8{uX)!p&?Ha5H`F@yt3v zM?6U8X1Z`QT@^CT-6tT^+>4v(!_D+DH`6r)r*J5KB5tM|H`7_YxtT|DGj~Uw!(7bT zaWlWf&AdBqHu>grjDqtI&op1(uzGH0WtrxsMdjSgO6F$TD$LE?$=u8Y=4PfC%*||% zn`yre$FpuS&G(txjeWmzH&e{xpPPB4O!Ls(%=+wR4jW_cvA?tjA%3yA$hq;*^+{|3u%))%!%n2vP&5VmLb2D2uJVzz9&sEN(3Cfu`QMGnX zQsVUCIZlSU%QSD%&QIR@VpWx!>A=mjpS+69^VP}~y+*lQWtry8&1SpT!LetWr>7UI zVYrzYxS7K<%ek4O%G}IRIk=fwcc`?qW6U(SlWA_hpUn0{GtHAueMBWBJ*pBCcBq8p z$5fK1?laBpk#BK~--dT!FT4x;;5~RBK7bG5Bls9Tflr|ZndbH%m^b^Q%E8U_;%0h- zZsx!WZe}EICUf(_Zk|&VZN63%WA-j;V2Uf2>v3lDqIhzv9pHq9(8%0g*ccL^2{a|E zx|u2VMAp$9TA2K8hUu18rdLifwInf@^JG)JE@%yH;1pA)wuN?ZDxAjiB}04Y03FTL zQ7O;~Izty`Q@UwYx|#*j4N`fY?r=Kv;Q7xm8Mw@{7uS2knb60SMSWRUKenMiOOILX z7(nj!Kr`1d$Slc9<35972n>Z^#?ACrH8=Ca3T|d#Zl zLzbDLO!M8bN0^(L|LbxyqYr$)SmtJ$xS3{k-OOJg)4ZZ%H$3yuxtYG)&U*UPE;@gP zThE!(6}mwxbcfTSdYR^?^60?aOdE4EBW#0oByOfXYOs!p#?5R{=4K`|8b%&p29#x* zCj~OiU3Kpi9n0LzJ;txs%?#|Db>8IR1)c}fp>F18T6G8y_r|J&RfqcYeim||YReh7 zUJusm!FoN+$0J;zOJWyl>-A8x*F(t7j5*LdmARQFZl+mXH*@TrTD;87^i(o8GqP-M zrsD+9%^aTj%pr3#eYwxmJME%(Dxpt$0bYdN@DjWX)yp(D)&J<7UZZ!y&9v>IcY1@~ z=}mek+{^}LZe~KGz4T4*LRqGHQXtdZRX^uu?lFG7Zf0QLD!Q50c@xDPE<5~k^SG=! zgok@$)xoMmeR@BuZ8y_;Jy@>?>-EsoZ%8wLNo=CudOg(a^-!6c8C${43?zsbUT6wo zyIhLk-;rQtn&){$=lsCxFndY{QjAFfx z+cv@V%$mFbZiJiQW+;Zuum!flHWBwNEN^9&=WT3T9b}qYZl-b6xtXqbW7B*G&SEgr z+{xU`$V%KySDBmH^eAp-R88DWA8w|vf}80(0d8g>)7*ud=?c1;uJCs=Lz(7JOPQOw zr}G?R&(Oo&%-4Gz?q)7dIDBqqWp3snb2E?8%`A4*jhmUo+{~nigPG<=C7I?)^*qzO zrf#NGGB@)`Zf0pwv??vCe{(Z4vdA>g?5Q%ny;N34ZyZeA%n^N5c1B;7J*uA?F|5Cu zInkpQ6bw*fFBqssdIzbTk!foB%2|=^HcfI5Qy&hC{Y89V1k9 zv{yOoBUNt}9h*7jCBg*xk%5GR?i&n^n%}Eh=~HRy8$un<|)di^|QvRrMs(JipKJ z&&`ZxZf1k%L*2}Tghy0Tt4CFG(hij}Acn`mxo zK8dA|`IeK-s^(^v`~q%fuT%VHYgueQq%J>XZf3~M{K;6!KCUv8WVLzS{580)SHN0) zRx-`YxtY6WTy2VNJzT?nZs0!G!ba|Qow?84WEyfk%NtnUXik-zxX;Z{%zZZVm@TY( zt2tI}!{@!llpk(2Tgh#v_-^Mp?l7IF-HC^Lm+7_LjWhat_yfo89=I3&2!Db<{Ux?`{#3`Q{?ys0`8PFBX4&3vlMeop86Ewb z=BN0Rq!ah=?3Zp`{Ni#$SLg<*&>c>P9)6KCpeOWVy<6$aw!tlME3=GGOqRCg8q~}+ zu!xvgSUuu{6l}?ne`FqK4v{&|PE#K-W`3^Vzd-wrmLnS;e|uxqA-w7kax=wP*FMxo3I7~vZYG(A+{1D+ zf9-DOkhy$h^w8c|ndY4DPr#ER3&}KJNT&J1XJ98h3(oLS)Rs{xtZSf zJYU(|Oz|)`({pI1d1+BF)7+iP^LHmRy^>6G7n$ZRGR>XAOmiQZ=B{#?<{mQ518$}l zH`9Zg=@|mJnI7h5x`r{YvwCwgW!7jz3dR^RC&!Rkm1LSTH&e$>;CN0n44K6Geaw}d z3{&7-n99CRV>|PB&hx0wbgrLoM92jk{|mW1gU4NDtTSdBHo4dcxtT6=mXV@n8@@Jk zj2RbR%46rkJnmlr^O;+@fcq~r?5{53@s}CCiwc>udAOT-)J*eA+)Sgw+{_r}X4;sW znIO!~3}l+yjxp2RbDL2Td%L049gIHo}|nG$y*UT1Ue z+d?HsOVvVJDTzEuNpg~My>zlFcDR(dTC0DJYooNB!u{GpJ2(|igJhL2?V$tf@5nMm z-7B3`UVLX}{&i6?^W5C0D|CZY=nki=MCqY?GjKD<_Egy;dZ|#Rxu;(r)yLCUb?x3y zwQbv9^&!(dJ$(QS1TxLjPi&@nv|}vWGY-Z>cxRg1V=q?{wS?_l3d>+Qtbp3fG|#}z z%*@=ZvWIWs*l&exa0}cDx54qdndLLhakJQ;hv5h_PlfMEo({MA> za5K|zGt+Q01vfL0X&!}}8D+Vd9E)RfGo3ZaH1|eM!BISy=b8%BAP;BrJeY2#esR7j z`!C=!e>@kMo7wZwxtXO!RcD&lWNxO5xtYasaBgO!V5YgmuVi~xnaSncOmX987U5>j z|8>pHG=kqR_Gw$@X7WK?^Agc9Vq+P>_dbyj1$Kzm@ewh)w5S39%{^92L7bNScr8AM zwu@7n(va`-8)=s`)?!Q0vC>3GN>eTSo9U88iLA4^UT3s8Bok9fk{0{P+~#6kt-0Jr zZ)$!D&)t^iXs7vHtUc+cX-~goJ#l1vojBk>qTyz zp57I@K`PWN)7+*!+Ei7~&9uj*vrWSw12Q2ChC?=t056P$vtSgAhB1)Cew@ws6Jz;) zVw`r%c)p)FM{CLD`-usBCovHwfe$A0-NY0)7pB5AT^+~nSmtIrnxtvkXjXK ziPF@^&-N~c%keUo)LS>RwYli$^QIr?O+U_?(HZS^;lvL5rga_lvJEM^KzGsw^E>NR zx{EH}@Y_9a;zISV@ESi+nY9k94%K@7Hm&74Sg(ib{T^*=)q&srb^m_W$ErhE)WK)f zAuQ^!(W*mO)FI^VhrUx(q25W#+)TmElq0#Bk+;!1-A+Gn2ffps^gDOaJ5@3_(^fV& zGvPSrW+uoJ^iEIGJ3U43^fbNGGxSb7>7AaXcY2QA>3MpmUGz>R^h+sce|9t`uXp>5RXgg0H+zu9N&RlEnQ^1{aTS4Q=YBn;F%1|ksSP3^ zl6jej&&@ng?^<$XtvXcC&2)xdcUB$h^!I2Bs}3Chx_>|GZq*?y>M+=-jZCM9y=GVBH-{EF{kDIw4H}gB(%>9SDnZ-djQ&iB+RHcEJ z{y{g>8+0>0xS5`6x|yN5nJ(PS1l&v)Ze{{*rZmMbEORpxgKj37rg)jHa3@c~GfXmC z;bykN&5Xy*Y!sZE*$6i?5jQgtH!~48GqHl3`E#bZ_fR)eJV7_pgPZB;&SNTZGxKpX z-ME?VpqrVGo0(tE&2-{sdT=v672HfOZl-4#;AZ+VAq$4%J!Z2U0bVYTG}cB!#!%v_^g+B~BhZl)`HzOk?M;d3*O$<2&d zV<@@8ki@m@_mxIEmgo^P%>!+(CpWqyw@`-2fv$=u8%xtSu-cx?4=ZszFRGgP{_ zr^?DY=w=QcNTzvaUzL&5PxbEGU-iVz?9p?8O6@U_%ea|jnx~U#o}NyodHRXTGdX0c+vJWSVD?X`V@@d3IL0O!LuYndT?j&2%~*QVpFC zD_g@yR7>Y?)6JZMn>htHa|&+e6vVS3xS2yLWSR%u%t*`4q#^ocGR@Db!p+>&yh5hA z3pcaXp>C!~)o$iaDKKTneA8)PfY-Uu%x|`c>z6^HxocOEdELLY*`B$XPUdC?+)Pio zO!Jtan^|S1`JyY$9TR?CZe~R2`^BJ}$%kWY9Kp@hwqMB2bhg#67q!!^BQK?mj12WoK{wOD%{0Qn&2&CS@ANpIfrDmcI=x*kLde@Q@Xw{*5Zf2v<>&~hJ z?~!%qxbywC|7SPdszaUDp{rE~j(^=dvRDUVPBa zG;uRc%gvOqax<+=bIHrQn=|+Kk|2Lzc@NwRe}q55pW!}cOa6uBU&Ste=}g`4TAfty*~Omk;hrg@6AFq-0K zCgNr`#m%ILV0kigG|Sw~xSC{|yKpmI6*A4;Cm_?@i<{}g&Ga!h(=`OAa40S(Zl)VI z(}|nu#LaZ#W;%xhZl)7A)9HngMnd7y-OSxl=P(zucHGP_aWn6Zn{9M&J;x|G|L{!n z^$n}%W>%JIURt!$z|AtWtY%q5H?uu%ru{nRcGgX%`95>IvF}&zX4W**yfQcQNSWrL zxtS@2$2T|A$=u9@(A-S-;d3)Zow&J~Zsul|cQc0%>#c^QlWCrgo0-*DrRDZh>4W-n z-J{Yn2B?8)169AYL8@=RG&Q>KV6}MqiE}gK;>+C3mJQEQN$qo$GiicyCQekXos*O} zeK?MjVG5iJQ(+q9!FkFp)7i%J;R3i2X23--6E22)xCCawY?uR=!d#dK1u!2Lz(QCA zmq8&EfmSWr`N>;ftg3P|9k`kHlUI>>zFN7W*C>~(EYti%xtYUoGc#~Ahi8^^Ge?!V znWJ);o0)ZoN=v(wZM_TbhTp><;2yXa{-~7tlQPwxm1*9mZ0287gzc|nu>Xy1-cE-6 z{baTunrWVN>LV&4=~0!CutOyzKce^hF9S4@GATR{t5qrf5U&^|KPvyKX?sZhduBHys7MwZ?U~^!#l7S-i3Ye9=s19 zz=!Y=d<>t!r%;1TbNdg>oBdJc;AVPpGrd7Kb6^EGGZHtGx%pr>&nb#FUn`0+dlxk@ z#TCo-IJ0?CJg%PuoX`*&k=5N85}*k*We#LB@~IP9M{{Ul^0yhLTUwc3Imy(L#7xeU zP4T**HMD_KOqtpi+QF%C8qb#u?V$s7G*d^VKqu%7U2qEBv?^WA0_g^+JWqEx9eVKm zXP69JX4#ADz2QvgW6Gkwtg9c}(4VEpEOrbq#WT>%bqq2~veLNEU>E{J;g@kUn?zMH zH}e#Kkd1v{#nPZuo z>1A%Fr;@puk!5o;9l^PoQh020GhH}#q4|ed{o3oP-VSc(i|^>Fm#^=pr(T?@$4}|5^@P*)x)nW`19JxSgkI1a&V)YD7y41ZQO+oJ~SnCKxol!@HfIZQWimZ2RjGj&ozmQFr{4A|tlpEDMio5>$uX(gAC zK|Tv+GoNP;T*|D|xy&S;r(-Ay)m2|{T{oR~X{w$+wY$zt=e)^2 zG3QM*PH%HN=S@=hoi{agGp#z*&fMFYx|voTYNrl0bu+Cx)J`30>SkJXsGU00)XlW& zP&;*~sherlp?2yJ`g|Okn;8@8oq}$riJNI2!OgrgqTJlfvCPf%-bL?J$=uAyvbmX# zy+QBvCcV>J^iFT< zfScLaxtHGQU3#Z|^iJ>5JCU`RT=xz|U~Ze9crfzEo+hFWz9 zi#p7;>JS!n2z@@TY;I;OCR+KqnWu`9LL&1Bpyg5o|BeJ}Zl>jCt`KpqpQHL zPsgm`@)fWau7q{)J4u$SM9bBjRO{gyVw5+~mR-vj){Sr-w{3#!S=SA4BisZxLosZI zEwB}~;VIt2@>ZP1+eAFKOCPyIhRB_=&%DcWGpoup4_7zSRpw?kl_R^EQ8jTheYlyv z3T~$F1h|=jOmi1*rYq=Xy29Vh3}u=>EoE-zp3ZZOJwp$7Ghgp@xSP2+;qXjzQA^nW zr8t<&a8j4!RIV_@bNp^*v7>I>%p~S!CPf^~G&d^AG*7DMndUWhGo_NbnMZOnON*k( zC9i*TGc&TtG|%j*GQGW2Rz`0%ECV-lL?4x%(N|@U>Ze8w>#t@`^r!^|1Ju|H2C9+X zK`Litnwma&uqv24L@i%1RBhat4#QOX#ti(qOvr-akgZI|2o)XeRSx?|6&-mN*GDOp zFj_T^AEO)%bCe_gY#6KJ?Bj4B$HO_w5tEB6I6*atnW*AoC-HNiYV4e>B&P1%%tncR z+{MK>ewV8l`w|u1V5y3XS*9W*m#c`#6)GlTrHW{>3fFP9Y7)6dHEmMnX0~=+sam_% zDY5?!fAK1~8rH)#umP@xjd+dMalAIc^>72+2sgpa)TLN?vp1`p(OXpR*sW@6?lx60 z=N6Tlf2-h_@z3?vVgZJQl_y9hHkKkkY1U`itxS6gWln*!4hnty?o0*TB>1A%F2RG9r zCfLkqGR+;hnGW1chvjDCXAXl5$b>8yZf=llmLq7GyrxS=a``M61*1(RV_4?E*`_3p zg>k01$D2}k4i0NB-s%K?HqqSFd=g6^S>=;WTSVQtnZ1~s*_yeT52?!!nVT7MGk-Ex zvX86Gq;i?&rA1_#dk%Focg?`fwBcsja5J47a3-&XjohzlHLOyiHWOxtYI^o0*+`n$F2i z)&lM0#Ud{Z&wO6L-^*DCL8#?Ra?OpVZcewQhH+Iz*PU)r#W~AyR1>N<=b*JmQ zZ>YXwr;ai=GvsC_1>DRe+{~o#aWnZNH|lrL%@p?>EieW2kTu+b2F_vOyk(+!IA4w+nMH8 z9jaG{+Rik$>QKEp^sePOfmR)=SBG&{9r#|W?*H~?omGdhs6$0JGd|Qi1>H;=Zl>)B zZf2XPU*65k&VG{K=_z`rr|F%Zp?BIz@ANFa({uDr&(k~YqIW8xcY1-|=|y^{-Skc` z(L23N?^Jy^Qypb)X2{J<3b>g`xS2`e<7U=0)BHzOHaBx>^Mje@aUlmF%-qal*|&h3 zX`MGV|B*7y57fJs<^%@LF{=(ocVwG}UUya<=;`ZjZf0An4q@Ry^|tB|7IheB)gdhE zu+FMOSk$4Sn`s#9+K2weP57t0n^|#gCYgrZ!*Vl!?QZ6fxqO82`0*eY<3nD~NwI`^ zlS{>vW#X0P{H*$Jrr685nZBT#Y2aoWxS0lSrozosxS0w!Q{iT+3T~!t>!EI@t&ZHx zg-?krd>WpCo$xF?2hX#8yPyPKfEQsmyaX>Z@A4I1Gk=$2$E)n`KjZ`3KS>z=7sv45 z-2NZi^jH*SO5wOxXi(z?<-vi0f^5hoA3deeZJHK6np~GB9vePXc>`mB z#NzJ786xqo!f`; z9MzkfDYHf!QZUAlIXQ;RswC5#xtTh40>^WrVaO!b?_;jyWS9cy!c_Ki8rzx2bDl?a zrgQy#BSJ3V_+QB789eSHlEi0{C4R9Hax-1#EF(qDHhgX77&9)sl*i76dECDM=Hpl{ z;Qk8@`>Tt1{AGskqC)0u9`0toAWMvzx|xRj&bUvmVqdQ2IoFe!eGSjGf!bYbNFdYP zc8r%=6&_t&D>)IGtFJKlW88Bn<>8I zo12-y+{_lCxtYm_&&||wiV|rH?ch{64U$#9w1*DLDIHm+sC%W8%8T#J%)c%wW}ch- zbcJq^3f8)A5UM^wR=C+wrzjahfMSI^Z_ss$TUws zv6<%4jISn^+8gAw^+{`rG%rxB0G~CQI+)TmE z3}l)|;bulzZYIa#*xXEKz|Cxeo7p7jX3nhI&Gc50XOmm4}$@*8ZuGRRH zYj7#Az%|9q49v}(|Le*$H-g_U^0$kc56PgQYBy8t<=o7II4$|i&Gc0=H`7)&H#6Zl z=VrR)ROYjs2FW@ty}i!L=%BsX9rft5QuNrIPC9pdXPukd1>De8r{{L#zNt|2Omk%$ zpiOfi41zQm3`2BG%upR4lg@D&1{shESuh;x{=56Y+{~J~nLcJq%A(7(xC)^NKa>B5 z>DNfqK`Hn;AIAtU6eAs4u@qt=B_%yq{ThupbOuL{2UZ8h+k^An3nrE6T+iUbn zufraA1KxzU=$)9G8S@UuV=uf5``|rzA3lH&;UoAMK7mi+Gx!|7(Bk=0yUee2qSVfu zvB2ESn)-`Av&_vDS4+RRTKTn{s{eBzP)feITiQA1Mo1f@ke;wKgzir$K&GtlIQ@ZU)&A-GPCO0tX3Tq$KI+#efd3l z;P;>Pdf>HQckgFb9m3;tg;fWu4%X-F!#^*D=4O_6Gi`!~=de3i@Q)!qgiP};d<7?E zb2AOxOv7?B!znXs^%*V|v!p$st7H~6*a5G)I zpafo!s@%-6E$hI|49(5_9yc?PY5pB<=Ke$7%;KP%S!JfVH|S=1a5FvCbTgenH`9fi znSh(=!p%&;%@o{BXPKLs7<4nqG{wtog*$l?o?(*F3OBPAZe~1gW~1QT%tpAGiMW}G zxS5H#nTZwL%+eyTJ%UxZ{l5H{&yuY81H%XH;x#!;G9`4is>CR(z<7SrPW~Sq2rf+jIOK~$x>$sUd z+{^%OW?&aLGlZKN$OhcZqFl&>AvlObSu)eSD8%LAPRE&hpJ^_NndVWAGt;~$GtH;F zrZ{Owl{p=r$s1Zl-_ebZ1NZ`nj3=UffKtw`Qh!VpL?inR}XPF3dE?&4TM-9$XJM zz>P2;_CGf>7+j)qm}#ENO!J|6b!M86teI(kpxsQL_ZgMwdsev;*Q++Z!_&>2fSWl1 zH**4R<^;sELAaTNcA05j?Pf+Br4%yR)0g@jtI~ z_ipB^4RkXDb!M8!ZgVsDIMaOQje5h_L(9!{Z$G~%G)9i$kBp${x|xNznT3TJuzzl* z+ns6L?g5Ym1A&?5t#C7$P3=v{Ha>5TN%Z9!S7Ot4GsSi2x|!AQt)Wif;key2w)0`@ zaJJc(+)P`C$Z~I_kz8fFKiK`DDIHhX&n5f0v?oXQa6VqDbu**3_f9o#rh}X5G+{Th z5I3{1a1-pGo9T9cK) zE%uU|S?gw2=Vn&BncvrUGe!Nt^KON0xtXe}TFc&%n;B?;o9W+{n_25-`fxL&cH?IH zYG#^ulAoSw9^a6e=6>8vKe?GjM(Vz|9QcW(IIG1APED zGk}{J3gBq=#~;Ma4B=)L;bs<*o9Q3KZG(AU+{|>`Oy9ocW_Fx85>Im!6u{28nVX_< zGs(@&Yjsi=6LpGuOsXak{rJbEchJf2R3@#C>x!cQ@0#s(dc4?X`}P z>sU6>&FqMq>A8*E&Vw`4e2ZS^Y&pc;%!bZ1k8R*g^V;0ZPP2YqZl;gi%%s}f%=G%X znW7F{Ze}{UnRVUFA=$mupdd5NgSeS_eNtEKE&e#J$Lo~x1Tq}G;DbbH z&aCbhkOVEE75R#-wRncmzOUMuHp#vPHrTAz#29AZ} z_65srrwbVhzB=nP$;tM*Act;&gdnskEntz~8( zo~tjfp&!eDUgGVqC6K8Ly#sV*UKaNm2!miS{4#E4%jknQ)4U@y&3()?-=eS7%j>wA zwKL84=w?>uW|kgWZf4B(^NTfZrpC?G`|4)?0yE8bb?k=Z?wp%hRM^E#EbeMbC#9RR zvJ;^jWI%T~3HEKKxmE#Fotx<*H`DDJV4`p{J<$VAYz%H@vl=%usd+Z@_;R3Trg>`h zOmlzJ%+1{F9J+31^?S41O^G?!xtX>Ok>R4*I@mfirSG%Gb^`7GVD|^RKTJ1{%rKR4 zml?Z1G;DvUbu(kP_f9o#rpC?G`|4(nUSlLgZf0ONxtUQlxtZProSQi$_m!P;Gm8q} zpm*9x?^H>j^d`Ioo8WDD2lj2IxmJIncY2@R2{+TVncnF`dZ&-*op3Xo)wr2S%|D}W z`W$Lznx|IJH1{{n+|13+q3dQ=zqei8OuOCu^0}F|4w2#B*gDucG^Ove#&$F9{$Te9 zyFauFJJLE_8J8Tk`$NO_huyiEal5#g$BL3!jLc&IEtlNG;gSzDGhWptIA_kRe96P&CJPTrg?4;l^g1*@^X5q>>S+8VZGJRoIYx3eqS{# zyPujoE}&*i>#s(im#Kz_2B?DJS!&|=foj^+LF$?rgVmx%LBP#iRNu|i-eD>xCZxQc z;VLF-gwo!8rIJRf773%2H?cr@6L2#Va5Fup<364NW0W_x5La-lY8E?A#mAk=&x=$G zA8uys!E-a4Cx>wtufXxUQpI{^tC(h2si@eiRaDe9${jUF#k%Jzcgt&4l>0i>GHRY` z)w0ITZ12BOwfB>o>Dm9>%sghAhlVay1tafPg`=0L;=<)>TGRVGa5IOndZ%6c6Kw9lGdx#w$G`w)D5cBpyzR855Ak}OZZs%e4oIl@ELp#Ti^@$ zEBp<{LOuhpq_W|~)(Gt)ey;6Zo@9)?HYQFsgt?3UHj;jok>snH$9RpYbj>jt-nk}Y%C)8<l#S$Sw@PB;cV7*37i8H;aroEe;%9< zzuc@;>wMTcSO>~}F4@nerujD?){%{jzrC?_h^#u)_D%`gd#4&V(}kPqvTmkzGt=9L zCA|Z)tB(qc@91!)>zHtc_t-Bp7|YX`zV{6*_TM5ejJK#>Z3zooAxEq$ia*^~EELVyo-$Q*?NpD$AHP*-$eXo?1tmXIJCrNTY z%Lm{=cnBVbN8nL%Cm&<^xOn6VF0T_QdXndPN@C?{Uc)og_E~lrp?V<;JhlgI7zb5>Ezt%h|SF;*YrK7BL0s~+vq>BPX0_z z?O#Z%ec$PG{0C0Pl+EOdeh42q0r}YR%O{S=r|_8*EuTA%Y~k`3&JFsnJnnB?{*veW zisjeb_6^H#8M(S`rn&zgT>s7~DfwTP|Ac=z8Sj3N$NXqGc&Vr zGqbkkW=`0Vo0&~+W==3u1%d-qfSKln!GUU4DY=z;EGq@O$_Jya#`TKf#~jFYrEm0Gr`M_(<8@%)>V~GjtH$Oq-jz z!_BPC&FpRys5bQ1aoIaCo_Lu zXET367qjxtuI9ld>1O2%Cz|VT=w?bT$sk9lyO|wiyP0-iwwsvvpove)Hl1BH+f54F zO}C@iZcaJ)+fAH=+2^mIzEKbjKkdlcI-E`(>lr2_W7t^=O|*<9`)VAV2}Lj-FLnZ) z)gVVU$<`qv_J78DpcltHG)64Wuuh2WaO7HXRTPH)gVZKQXqq<4Cg-svrRr%m)u zZ__)yL+`Y2xtWUGOh=QO>H2`)X*0c3{oKqJzR&2LKBspgH#6xAdM9!-(;_1`(~wi}-swN|OFzI?_!0g~ z&r}5sbD(^-4iWJ=+Q!x)BI?l1)*&M5Fxb{1BI+>J)*&M5PP_i@Vk15B=+QIz2H>n4Si(N*M0Hy`iXTj z4eNlz>f|d}S68x5X5%zoC0eeQkX*yhteYw2ui?xHH|1=q;v&#Kfm z7`vHKHa9a8ax=HPnSP-$vTo+#=4NhgF^h90ktujILX!_BI+>M)*&M5FxA!}BI;0kd~Ds!_i)<(2!Aq4 z{TZyAS$pnTtebgQIK9@*j10Hhx|xwt2kT}=Mjfo185wo3Zf0cE!Md4|QHR>&G_)4G|~&1|gP zOzUP^H*?qg;p!aONOhI1n;987(ALe2j5=61GcxL6-OR|SgLN~1kB|8Wux_TzJR)p! zGY{XqRqJL(hVxt>375WeYPN793k&E*`(g*+GnLtz+%V7QYsYlPErWSGJWPPIpct?4Y@V|O=kgq8Ur*%vxsF@T!;L+k%aeHA z1=h`U?q^*+!1{O)9&&tQ-AviXnda8bv~FfFIEy*jhUjqph2nga4Qdc`!sTl%Xt#F=!y9{W6@(BOo6}Y9*tfKx;WoOUu!4x|Z}a zv`ij@A6baEI+pv5(-kRavMj=(9Irz*H&ff(%yvdesu9nTX5B2mk<#{D?qDiXjv~YJ zXd{7R%&xPk?M(CYOh*3sFbOVTJxyjEUT7LRZ@PA-xpgzGn`zz5VeCgC7!D&KA4b9` zDByGGG~?H!O|mr3Ommx?85!=4bu%NQ4%W?#j5=61GcxL6-OR|SgLN~ln^_r`9JVvf z-!O|8Y&6RkS~pXC%Z&Jz!wOi*zhkU}C*di0mVeV&&%bFrM}Hn4R+12wWH0!_Rpp7$ zJS@HzVg9~5EYdPukt;qq9ju!f z8Fkpz&2&6J?PiwaW{S8(iJO_$Q4lS$Ot_Af7;cYcx_C3(#W;xPdIEUC2Z_)eT0oL4 zwlmFH4+U@X82Fc!wanNS4dVFH{5#c(#1z&S7x&V}v#V`fRnDBlH&pMSVTq=LBng-LkeFpcvjOxzhS6&XYs9d=e%re~0p|G84 z&N_M#Ub1dxq`R5^&W`xII8xLV(&0q>$!;t&pu5vrPI6v~IhkC^Q}7#maNnLdkiFnk z=nZ|KFZ6RH6yP*&e_Y5+E)U@GSul{tG%YvtJLh6&ZTu9cd;2nH+PMdIrg>HQTu0}+*6oc>5KGi0H#v{WuUMZqbK3&vRk_7Ul7&tu=T=8LF2bR_4KKCA zS=8%xXNh+)&v6Hjztc%O>Mm!pEa5RraZvAeGW0U1!ddQY(JP!1S?NgHJx*oZDo6Bc z>aoVz+~rps&Yw&WA~G0ZfJqp%gBHi(v|s!6h&iE`@0@9cI8~ zFcU6^$Z#`*!6hm?xK!oj+^vS>E>pvXE>|N$E7ZvRm1^Y3dsKeGDizFIt+KM#@S5+1 zwQwKY4-deD@DS_&VWrh0O6y0JOFyREuE$lB`w42XPQ`ehRI#y7DPLU8O!K59W||+n zUL`TpJSk~|N=kcPr3PMLeZL6S%@lF#D2dYS|6turk!;pOBfFXIgE!N><56MllPmNV zeWhOR%+@ZsN^g*>wMVXjIeJsvT;Bh+WN==GKRJ&))a!9gZ_rYHqn6V7T)zo^MV9By zumEm>g>Wk@;%B$<+!fl9+gUDVd512RJMmQS;%7@>sTSAW|L)=Uv3Z8~% z;8|D?&%p+$pPLycLSwY|ndah&HC5%!j0ED0jE*-FO5n2Bc*JM4Br+Gfx$#R2BT-2v zPFfnTv@-I2Ya_FgO{}Dt`OXoXvuFctVef8cx*SVR%W;rqvVtAWklf=ws0H zY~Xi4&-1=u(&a_^o0s6%^iD6+JH0~h^eVm6YxGX9(>uLE@3fKLsggeFO?V47!Q1c- zyvt*M1HXme!S3Bm%}jIUdY|6u1A3>;^iChrJAFj&^fA5DC-hFA(mQ=dzw|k5fiHk_ z#{R$YTEB#^;A{8>zJ>pRzr#OxAK&qJG5^co#r%`^^Dh&U?`c&2ZKCBrtiK;%EBpxm zHBwv!5|&~IR9O6bce|9tg#~Yp^Sj%+YAf4vn+_+B!tW=cuiNt%E(ThzV!p$8s#uY{&6{ T{eIv$?%*BY+0UiO`ds=yt%wS% literal 0 HcmV?d00001 diff --git a/audio/panther/tuning/fortemedia_stereo/HANDSET.mods b/audio/panther/tuning/fortemedia_stereo/HANDSET.mods new file mode 100644 index 0000000..d7fa0b1 --- /dev/null +++ b/audio/panther/tuning/fortemedia_stereo/HANDSET.mods @@ -0,0 +1,64085 @@ +#PLATFORM_NAME gChip +#EXPORT_FLAG HANDSET +#SINGLE_API_VER 1.2.1 +#SAVE_TIME 2022-06-16 16:11:19 + +#CASE_NAME HANDSET-HANDSET-RESERVE1-FB +#PARAM_MODE FULL +#PARAM_TYPE TX+2RX +#TOTAL_CUSTOM_STEP 7+7 +#TX +0 0x0000 //TX_OPERATION_MODE_0 +1 0x0000 //TX_OPERATION_MODE_1 +2 0x0026 //TX_PATCH_REG +3 0x6B56 //TX_SENDFUNC_MODE_0 +4 0x0001 //TX_SENDFUNC_MODE_1 +5 0x0002 //TX_NUM_MIC +6 0x0004 //TX_SAMPLINGFREQ_SIG +7 0x0004 //TX_SAMPLINGFREQ_PROC +8 0x000A //TX_FRAME_SZ_SIG +9 0x000A //TX_FRAME_SZ +10 0x0000 //TX_DELAY_OPT +11 0x0028 //TX_MAX_TAIL_LENGTH +12 0x0001 //TX_NUM_LOUTCHN +13 0x0001 //TX_MAXNUM_AECREF +14 0x0000 //TX_DBG_FUNC_REG +15 0x0000 //TX_DBG_FUNC_REG1 +16 0x0000 //TX_SYS_RESRV_0 +17 0x0000 //TX_SYS_RESRV_1 +18 0x0000 //TX_SYS_RESRV_2 +19 0x0000 //TX_SYS_RESRV_3 +20 0x0000 //TX_DIST2REF0 +21 0x00A4 //TX_DIST2REF1 +22 0x0000 //TX_DIST2REF_02 +23 0x0000 //TX_DIST2REF_03 +24 0x0000 //TX_DIST2REF_04 +25 0x0000 //TX_DIST2REF_05 +26 0x0000 //TX_MMIC +27 0x1000 //TX_PGA_0 +28 0x1000 //TX_PGA_1 +29 0x1000 //TX_PGA_2 +30 0x0000 //TX_PGA_3 +31 0x0000 //TX_PGA_4 +32 0x0000 //TX_PGA_5 +33 0x0000 //TX_MIC_PAIRS +34 0x0000 //TX_MIC_PAIRS_HS +35 0x0002 //TX_MICS_FOR_BF +36 0x0000 //TX_MIC_PAIRS_FORL1 +37 0x0002 //TX_MICS_OF_PAIR0 +38 0x0002 //TX_MICS_OF_PAIR1 +39 0x0002 //TX_MICS_OF_PAIR2 +40 0x0002 //TX_MICS_OF_PAIR3 +41 0x0000 //TX_MIC_DATA_SRC0 +42 0x0002 //TX_MIC_DATA_SRC1 +43 0x0001 //TX_MIC_DATA_SRC2 +44 0x0000 //TX_MIC_DATA_SRC3 +45 0x0000 //TX_MIC_PAIR_CH_04 +46 0x0000 //TX_MIC_PAIR_CH_05 +47 0x0000 //TX_MIC_PAIR_CH_10 +48 0x0000 //TX_MIC_PAIR_CH_11 +49 0x0000 //TX_MIC_PAIR_CH_12 +50 0x0000 //TX_MIC_PAIR_CH_13 +51 0x0000 //TX_MIC_PAIR_CH_14 +52 0x05DC //TX_HD_BIN_MASK +53 0x0010 //TX_HD_SUBAND_MASK +54 0x19A1 //TX_HD_FRAME_AVG_MASK +55 0x0320 //TX_HD_MIN_FRQ +56 0x1000 //TX_HD_ALPHA_PSD +57 0x1100 //TX_T_PHPR1 +58 0x0000 //TX_T_PHPR2 +59 0x0000 //TX_T_PTPR +60 0x0000 //TX_T_PNPR +61 0x0000 //TX_T_PAPR1 +62 0xEE6C //TX_T_PSDVAT +63 0x0800 //TX_CNT +64 0x4000 //TX_ANTI_HOWL_GAIN +65 0x0001 //TX_MICFORBFMARK_0 +66 0x0001 //TX_MICFORBFMARK_1 +67 0x0001 //TX_MICFORBFMARK_2 +68 0x0001 //TX_MICFORBFMARK_3 +69 0x0001 //TX_MICFORBFMARK_4 +70 0x0001 //TX_MICFORBFMARK_5 +71 0x0000 //TX_DIST2REF_10 +72 0x3A66 //TX_DIST2REF_11 +73 0x0000 //TX_DIST2REF2 +74 0x0000 //TX_DIST2REF_13 +75 0x0000 //TX_DIST2REF_14 +76 0x0000 //TX_DIST2REF_15 +77 0x0000 //TX_DIST2REF_20 +78 0x0000 //TX_DIST2REF_21 +79 0x0000 //TX_DIST2REF_22 +80 0x0000 //TX_DIST2REF_23 +81 0x0000 //TX_DIST2REF_24 +82 0x0000 //TX_DIST2REF_25 +83 0x0000 //TX_DIST2REF_30 +84 0x0000 //TX_DIST2REF_31 +85 0x0000 //TX_DIST2REF_32 +86 0x0000 //TX_DIST2REF_33 +87 0x0000 //TX_DIST2REF_34 +88 0x0000 //TX_DIST2REF_35 +89 0x0000 //TX_MIC_LOC_00 +90 0x0000 //TX_MIC_LOC_01 +91 0x0000 //TX_MIC_LOC_02 +92 0x0000 //TX_MIC_LOC_03 +93 0x0000 //TX_MIC_LOC_04 +94 0x0000 //TX_MIC_LOC_05 +95 0x0000 //TX_MIC_LOC_10 +96 0x0000 //TX_MIC_LOC_11 +97 0x0000 //TX_MIC_LOC_12 +98 0x0000 //TX_MIC_LOC_13 +99 0x0000 //TX_MIC_LOC_14 +100 0x0000 //TX_MIC_LOC_15 +101 0x0000 //TX_MIC_LOC_20 +102 0x0000 //TX_MIC_LOC_21 +103 0x0000 //TX_MIC_LOC_22 +104 0x0000 //TX_MIC_LOC_23 +105 0x0000 //TX_MIC_LOC_24 +106 0x0000 //TX_MIC_LOC_25 +107 0x0200 //TX_MIC_REFBLK_VOLUME +108 0x0AAC //TX_MIC_BLOCK_VOLUME +109 0x0000 //TX_INVERSE_MASK +110 0x0000 //TX_ADCS_MASK +111 0x04D0 //TX_ADCS_GAIN +112 0x4000 //TX_NFC_GAINFAC +113 0x0000 //TX_MAINMIC_BLKFACTOR +114 0x0000 //TX_REFMIC_BLKFACTOR +115 0x0000 //TX_BLMIC_BLKFACTOR +116 0x0000 //TX_BRMIC_BLKFACTOR +117 0x0031 //TX_MICBLK_START_BIN +118 0x0060 //TX_MICBLK_END_BIN +119 0x0015 //TX_MICBLK_FE_HOLD +120 0xFFF2 //TX_MICBLK_MR_EXP_TH +121 0xFFF2 //TX_MICBLK_LR_EXP_TH +122 0x0000 //TX_FENE_HOLD +123 0x4000 //TX_FE_ENER_TH_MTS +124 0x0004 //TX_FE_ENER_TH_EXP +125 0x6000 //TX_C_POST_FLT_MIC_MAINBLK +126 0x6000 //TX_C_POST_FLT_MIC_REFBLK +127 0x0010 //TX_MIC_BLOCK_N +128 0x7E56 //TX_A_HP +129 0x4000 //TX_B_PE +130 0x1800 //TX_THR_PITCH_DET_0 +131 0x1000 //TX_THR_PITCH_DET_1 +132 0x0800 //TX_THR_PITCH_DET_2 +133 0x0008 //TX_PITCH_BFR_LEN +134 0x0003 //TX_SBD_PITCH_DET +135 0x0050 //TX_TD_AEC_L +136 0x4000 //TX_MU0_UNP_TD_AEC +137 0x1000 //TX_MU0_PTD_TD_AEC +138 0x0000 //TX_PP_RESRV_0 +139 0x2A94 //TX_PP_RESRV_1 +140 0x55F0 //TX_PP_RESRV_2 +141 0x0000 //TX_PP_RESRV_3 +142 0x0000 //TX_PP_RESRV_4 +143 0x0000 //TX_PP_RESRV_5 +144 0x0000 //TX_PP_RESRV_6 +145 0x0000 //TX_PP_RESRV_7 +146 0x0028 //TX_TAIL_LENGTH +147 0x0080 //TX_AEC_REF_GAIN_0 +148 0x0800 //TX_AEC_REF_GAIN_1 +149 0x0800 //TX_AEC_REF_GAIN_2 +150 0x7900 //TX_EAD_THR +151 0x2000 //TX_THR_RE_EST +152 0x0400 //TX_MIN_EQ_RE_EST_0 +153 0x0400 //TX_MIN_EQ_RE_EST_1 +154 0x0800 //TX_MIN_EQ_RE_EST_2 +155 0x0800 //TX_MIN_EQ_RE_EST_3 +156 0x1000 //TX_MIN_EQ_RE_EST_4 +157 0x1000 //TX_MIN_EQ_RE_EST_5 +158 0x1000 //TX_MIN_EQ_RE_EST_6 +159 0x1000 //TX_MIN_EQ_RE_EST_7 +160 0x1000 //TX_MIN_EQ_RE_EST_8 +161 0x1000 //TX_MIN_EQ_RE_EST_9 +162 0x1000 //TX_MIN_EQ_RE_EST_10 +163 0x1000 //TX_MIN_EQ_RE_EST_11 +164 0x1000 //TX_MIN_EQ_RE_EST_12 +165 0x3000 //TX_LAMBDA_RE_EST +166 0x1000 //TX_LAMBDA_CB_NLE +167 0x1800 //TX_C_POST_FLT +168 0x4000 //TX_GAIN_NP +169 0x003C //TX_SE_HOLD_N +170 0x0046 //TX_DT_HOLD_N +171 0x03E8 //TX_DT2_HOLD_N +172 0x6666 //TX_AEC_RESRV_0 +173 0x0000 //TX_AEC_RESRV_1 +174 0x0014 //TX_AEC_RESRV_2 +175 0x0000 //TX_MIC_DELAY_LENGTH +176 0x0000 //TX_REF_DELAY_LENGTH +177 0x0000 //TX_ADD_LINEIN_GAINL +178 0x0000 //TX_ADD_LINEIN_GAINH +179 0x0000 //TX_MIN_EQ_RE_EST_14 +180 0x0000 //TX_DTD_THR1_8 +181 0x7FFF //TX_DTD_THR2_8 +182 0x0000 //TX_DTD_MIC_BLK2 +183 0x0008 //TX_FRQ_LIN_LEN +184 0x7FFF //TX_FRQ_AEC_LEN_RHO +185 0x6000 //TX_MU0_UNP_FRQ_AEC +186 0x4000 //TX_MU0_PTD_FRQ_AEC +187 0x000A //TX_MINENOISETH +188 0x0800 //TX_MU0_RE_EST +189 0x0001 //TX_AEC_NUM_CH +190 0x0000 //TX_BIGECHOATTENUATION_MAX +191 0x2000 //TX_A_POST_FLT_MICBLK +192 0x0000 //TX_BLKENERTH +193 0x0000 //TX_BLKENERHIGHTH +194 0x0000 //TX_NORMENERTH +195 0x0000 //TX_NORMENERHIGHTH +196 0x0000 //TX_NORMENERHIGHTHL +197 0x7000 //TX_DTD_THR1_0 +198 0x7000 //TX_DTD_THR1_1 +199 0x7000 //TX_DTD_THR1_2 +200 0x7F00 //TX_DTD_THR1_3 +201 0x7F00 //TX_DTD_THR1_4 +202 0x7F00 //TX_DTD_THR1_5 +203 0x7F00 //TX_DTD_THR1_6 +204 0x2000 //TX_DTD_THR2_0 +205 0x2000 //TX_DTD_THR2_1 +206 0x2000 //TX_DTD_THR2_2 +207 0x1000 //TX_DTD_THR2_3 +208 0x1000 //TX_DTD_THR2_4 +209 0x1000 //TX_DTD_THR2_5 +210 0x1000 //TX_DTD_THR2_6 +211 0x6000 //TX_DTD_THR3 +212 0x0177 //TX_SPK_CUT_K +213 0x1B58 //TX_DT_CUT_K +214 0x0100 //TX_DT_CUT_THR +215 0x04EB //TX_COMFORT_G +216 0x01F4 //TX_POWER_YOUT_TH +217 0x4000 //TX_FDPFGAINECHO +218 0x0000 //TX_DTD_HD_THR +219 0x0000 //TX_SPK_CUT_K_S +220 0x0000 //TX_DTD_MIC_BLK +221 0x0400 //TX_ADPT_STRICT_L +222 0x0200 //TX_ADPT_STRICT_H +223 0x0C00 //TX_RATIO_DT_L_TH_LOW +224 0x2000 //TX_RATIO_DT_H_TH_LOW +225 0x1800 //TX_RATIO_DT_L_TH_HIGH +226 0x3000 //TX_RATIO_DT_H_TH_HIGH +227 0x0A00 //TX_RATIO_DT_L0_TH +228 0x7000 //TX_B_POST_FILT_ECHO_L +229 0x7FFF //TX_B_POST_FILT_ECHO_H +230 0x0200 //TX_MIN_G_CTRL_ECHO +231 0x7FFF //TX_B_LESSCUT_RTO_ECHO +232 0x0000 //TX_EPD_OFFSET_00 +233 0x0000 //TX_EPD_OFFST_01 +234 0x1388 //TX_RATIO_DT_L0_TH_HIGH +235 0x3A98 //TX_RATIO_DT_H_TH_CUT +236 0x7FFF //TX_MIN_EQ_RE_EST_13 +237 0x0000 //TX_DTD_THR1_7 +238 0x0000 //TX_DTD_THR2_7 +239 0x0800 //TX_DT_RESRV_7 +240 0x0800 //TX_DT_RESRV_8 +241 0x0000 //TX_DT_RESRV_9 +242 0xF600 //TX_THR_SN_EST_0 +243 0xFA00 //TX_THR_SN_EST_1 +244 0xFA00 //TX_THR_SN_EST_2 +245 0xF800 //TX_THR_SN_EST_3 +246 0xF800 //TX_THR_SN_EST_4 +247 0xF800 //TX_THR_SN_EST_5 +248 0xF800 //TX_THR_SN_EST_6 +249 0xF700 //TX_THR_SN_EST_7 +250 0x0000 //TX_DELTA_THR_SN_EST_0 +251 0x0200 //TX_DELTA_THR_SN_EST_1 +252 0x0200 //TX_DELTA_THR_SN_EST_2 +253 0x0200 //TX_DELTA_THR_SN_EST_3 +254 0x0100 //TX_DELTA_THR_SN_EST_4 +255 0x0200 //TX_DELTA_THR_SN_EST_5 +256 0x0100 //TX_DELTA_THR_SN_EST_6 +257 0x0200 //TX_DELTA_THR_SN_EST_7 +258 0x4000 //TX_LAMBDA_NN_EST_0 +259 0x4000 //TX_LAMBDA_NN_EST_1 +260 0x4000 //TX_LAMBDA_NN_EST_2 +261 0x4000 //TX_LAMBDA_NN_EST_3 +262 0x4000 //TX_LAMBDA_NN_EST_4 +263 0x4000 //TX_LAMBDA_NN_EST_5 +264 0x4000 //TX_LAMBDA_NN_EST_6 +265 0x4000 //TX_LAMBDA_NN_EST_7 +266 0x0400 //TX_N_SN_EST +267 0x001E //TX_INBEAM_T +268 0x0041 //TX_INBEAMHOLDT +269 0x2000 //TX_G_STRICT +270 0x2000 //TX_EQ_THR_BF +271 0x799A //TX_LAMBDA_EQ_BF +272 0x1000 //TX_NE_RTO_TH +273 0x1000 //TX_NE_RTO_TH_L +274 0x1000 //TX_MAINREFRTOH_TH_H +275 0x0600 //TX_MAINREFRTOH_TH_L +276 0x2000 //TX_MAINREFRTO_TH_H +277 0x1400 //TX_MAINREFRTO_TH_L +278 0x0000 //TX_MAINREFRTO_TH_EQ +279 0x1000 //TX_B_POST_FLT_0 +280 0x2000 //TX_B_POST_FLT_1 +281 0x0014 //TX_NS_LVL_CTRL_0 +282 0x0016 //TX_NS_LVL_CTRL_1 +283 0x0016 //TX_NS_LVL_CTRL_2 +284 0x0018 //TX_NS_LVL_CTRL_3 +285 0x0016 //TX_NS_LVL_CTRL_4 +286 0x0012 //TX_NS_LVL_CTRL_5 +287 0x0016 //TX_NS_LVL_CTRL_6 +288 0x0017 //TX_NS_LVL_CTRL_7 +289 0x000E //TX_MIN_GAIN_S_0 +290 0x0007 //TX_MIN_GAIN_S_1 +291 0x0012 //TX_MIN_GAIN_S_2 +292 0x0010 //TX_MIN_GAIN_S_3 +293 0x0012 //TX_MIN_GAIN_S_4 +294 0x0012 //TX_MIN_GAIN_S_5 +295 0x0012 //TX_MIN_GAIN_S_6 +296 0x0012 //TX_MIN_GAIN_S_7 +297 0x6000 //TX_NMOS_SUP +298 0x0000 //TX_NS_MAX_PRI_SNR_TH +299 0x0000 //TX_NMOS_SUP_MENSA +300 0x7FFF //TX_SNRI_SUP_0 +301 0x6000 //TX_SNRI_SUP_1 +302 0x6000 //TX_SNRI_SUP_2 +303 0x6000 //TX_SNRI_SUP_3 +304 0x6000 //TX_SNRI_SUP_4 +305 0x6000 //TX_SNRI_SUP_5 +306 0x6000 //TX_SNRI_SUP_6 +307 0x6000 //TX_SNRI_SUP_7 +308 0x6000 //TX_THR_LFNS +309 0x0017 //TX_G_LFNS +310 0x09C4 //TX_GAIN0_NTH +311 0x000A //TX_MUSIC_MORENS +312 0x7FFF //TX_A_POST_FILT_0 +313 0x2000 //TX_A_POST_FILT_1 +314 0x4000 //TX_A_POST_FILT_S_0 +315 0x4000 //TX_A_POST_FILT_S_1 +316 0x4000 //TX_A_POST_FILT_S_2 +317 0x4000 //TX_A_POST_FILT_S_3 +318 0x4000 //TX_A_POST_FILT_S_4 +319 0x4000 //TX_A_POST_FILT_S_5 +320 0x5000 //TX_A_POST_FILT_S_6 +321 0x7000 //TX_A_POST_FILT_S_7 +322 0x1000 //TX_B_POST_FILT_0 +323 0x2000 //TX_B_POST_FILT_1 +324 0x2000 //TX_B_POST_FILT_2 +325 0x2000 //TX_B_POST_FILT_3 +326 0x2000 //TX_B_POST_FILT_4 +327 0x2000 //TX_B_POST_FILT_5 +328 0x3000 //TX_B_POST_FILT_6 +329 0x3000 //TX_B_POST_FILT_7 +330 0x1000 //TX_B_LESSCUT_RTO_S_0 +331 0x1000 //TX_B_LESSCUT_RTO_S_1 +332 0x1000 //TX_B_LESSCUT_RTO_S_2 +333 0x1000 //TX_B_LESSCUT_RTO_S_3 +334 0x1000 //TX_B_LESSCUT_RTO_S_4 +335 0x1000 //TX_B_LESSCUT_RTO_S_5 +336 0x1000 //TX_B_LESSCUT_RTO_S_6 +337 0x1000 //TX_B_LESSCUT_RTO_S_7 +338 0x7E14 //TX_LAMBDA_PFILT +339 0x7C29 //TX_LAMBDA_PFILT_S_0 +340 0x7C29 //TX_LAMBDA_PFILT_S_1 +341 0x7C29 //TX_LAMBDA_PFILT_S_2 +342 0x7C29 //TX_LAMBDA_PFILT_S_3 +343 0x7C29 //TX_LAMBDA_PFILT_S_4 +344 0x7C29 //TX_LAMBDA_PFILT_S_5 +345 0x7C29 //TX_LAMBDA_PFILT_S_6 +346 0x7C29 //TX_LAMBDA_PFILT_S_7 +347 0x07D0 //TX_K_PEPPER +348 0x0800 //TX_A_PEPPER +349 0x1D4C //TX_K_PEPPER_HF +350 0x0400 //TX_A_PEPPER_HF +351 0x0001 //TX_HMNC_BST_FLG +352 0x4000 //TX_HMNC_BST_THR +353 0x0800 //TX_DT_BINVAD_TH_0 +354 0x0800 //TX_DT_BINVAD_TH_1 +355 0x0800 //TX_DT_BINVAD_TH_2 +356 0x0800 //TX_DT_BINVAD_TH_3 +357 0x0000 //TX_DT_BINVAD_ENDF +358 0x1000 //TX_C_POST_FLT_DT +359 0x7FFF //TX_NS_B_POST_FLT_LESSCUT +360 0x0100 //TX_DT_BOOST +361 0x0000 //TX_BF_SGRAD_FLG +362 0x0005 //TX_BF_DVG_TH +363 0x001E //TX_SN_C_F +364 0x0000 //TX_K_APT +365 0x0001 //TX_NOISEDET +366 0x0190 //TX_NDETCT +367 0x000A //TX_NOISE_TH_0 +368 0x1B58 //TX_NOISE_TH_0_2 +369 0x2134 //TX_NOISE_TH_0_3 +370 0x00C6 //TX_NOISE_TH_1 +371 0x0DAC //TX_NOISE_TH_2 +372 0x2EE0 //TX_NOISE_TH_3 +373 0x47E0 //TX_NOISE_TH_4 +374 0x57E4 //TX_NOISE_TH_5 +375 0x4BD6 //TX_NOISE_TH_5_2 +376 0x0001 //TX_NOISE_TH_5_3 +377 0x4E20 //TX_NOISE_TH_5_4 +378 0x39DF //TX_NOISE_TH_6 +379 0x0014 //TX_MINENOISE_TH +380 0xD508 //TX_MORENS_TFMASK_TH +381 0x0001 //TX_DRC_QUIET_FLOOR +382 0x6D60 //TX_RATIODTL_CUT_TH +383 0x1482 //TX_DT_CUT_K1 +384 0x00A5 //TX_OUT_ENER_S_TH_CLEAN +385 0x00A5 //TX_OUT_ENER_S_TH_LESSCLEAN +386 0x00A5 //TX_OUT_ENER_S_TH_NOISY +387 0x0029 //TX_OUT_ENER_TH_NOISE +388 0x0200 //TX_OUT_ENER_TH_SPEECH +389 0x2000 //TX_SN_NPB_GAIN +390 0x0000 //TX_NN_NPB_GAIN +391 0x3000 //TX_POST_MASK_SUP_HSNE +392 0x07D0 //TX_TAIL_DET_TH +393 0x4000 //TX_B_LESSCUT_RTO_WTA +394 0x0000 //TX_MEL_G_R +395 0x0080 //TX_SUPHIGH_TH +396 0x0000 //TX_MASK_G_R +397 0x0002 //TX_EXTRA_NS_L +398 0x1800 //TX_C_POST_FLT_MASK +399 0x7FFF //TX_A_POST_FLT_WNS +400 0x0148 //TX_MIN_G_LOW300HZ +401 0x0004 //TX_MAXLEVEL_CNG +402 0x00B4 //TX_STN_NOISE_TH +403 0x4000 //TX_POST_MASK_SUP +404 0x7FFF //TX_POST_MASK_ADJUST +405 0x00C8 //TX_NS_ENOISE_MIC0_TH +406 0x0014 //TX_MINENOISE_MIC0_TH +407 0x012C //TX_MINENOISE_MIC0_S_TH +408 0x2900 //TX_MIN_G_CTRL_SSNS +409 0x0800 //TX_METAL_RTO_THR +410 0x0FA0 //TX_NS_FP_K_METAL +411 0x3A98 //TX_NOISEDET_BOOST_TH +412 0x0FA0 //TX_NSMOOTH_TH +413 0x0000 //TX_NS_RESRV_8 +414 0x1800 //TX_RHO_UPB +415 0x2328 //TX_N_HOLD_HS +416 0x006E //TX_N_RHO_BFR0 +417 0x7FFF //TX_LAMBDA_ARSP_EST +418 0x0100 //TX_EXTRA_GAIN_MICBLOCK +419 0x0333 //TX_THR_STD_NSR +420 0x019A //TX_THR_STD_PLH +421 0x03E8 //TX_N_HOLD_STD +422 0x0066 //TX_THR_STD_RHO +423 0x2800 //TX_BF_RESET_THR_HS +424 0x0CCD //TX_SB_RTO_MEAN_TH +425 0x0300 //TX_SB_RHO_MEAN_TH_NTALK +426 0x2000 //TX_SB_RTO_MEAN_TH_ABN +427 0x2EE0 //TX_SB_RTO_MEAN_TH_RUB +428 0x0990 //TX_WTA_EN_RTO_TH +429 0x1400 //TX_TOP_ENER_TH_F +430 0x0100 //TX_DESIRED_TALK_HOLDT +431 0x0800 //TX_MIC_BLOCK_FACTOR +432 0x0000 //TX_NSEST_BFRLRNRDC +433 0x0000 //TX_THR_POST_FLT_HS +434 0x0010 //TX_HS_VAD_BIN +435 0x2666 //TX_THR_VAD_HS +436 0x2CCD //TX_MEAN_RTO_MIN_TH2 +437 0x0032 //TX_SILENCE_T +438 0x0000 //TX_A_POST_FLT_WTA +439 0x799A //TX_LAMBDA_PFLT_WTA +440 0x051E //TX_SB_RHO_MEAN2_TH +441 0x051E //TX_SB_RHO_MEAN3_TH +442 0x0000 //TX_HS_RESRV_4 +443 0x0000 //TX_HS_RESRV_5 +444 0x0001 //TX_DOA_VAD_THR_1 +445 0x003C //TX_DOA_VAD_THR_2 +446 0x0028 //TX_DOA_VAD_THR1_0 +447 0x0028 //TX_DOA_VAD_THR1_1 +448 0x0000 //TX_SRC_DOA_RNG_LOW_0A +449 0x001E //TX_SRC_DOA_RNG_HIGH_0A +450 0x005A //TX_DFLT_SRC_DOA_0A +451 0x0000 //TX_SRC_DOA_RNG_LOW_0B +452 0x0000 //TX_SRC_DOA_RNG_HIGH_0B +453 0x0000 //TX_DFLT_SRC_DOA_0B +454 0x0000 //TX_SRC_DOA_RNG_LOW_0C +455 0x0000 //TX_SRC_DOA_RNG_HIGH_0C +456 0x0000 //TX_DFLT_SRC_DOA_0C +457 0x0000 //TX_SRC_DOA_RNG_LOW_0D +458 0x0000 //TX_SRC_DOA_RNG_HIGH_0D +459 0x0000 //TX_DFLT_SRC_DOA_0D +460 0x0000 //TX_SRC_DOA_RNG_LOW_1A +461 0x00B4 //TX_SRC_DOA_RNG_HIGH_1A +462 0x005A //TX_DFLT_SRC_DOA_1A +463 0x0000 //TX_SRC_DOA_RNG_LOW_1B +464 0x00B4 //TX_SRC_DOA_RNG_HIGH_1B +465 0x005A //TX_DFLT_SRC_DOA_1B +466 0x0000 //TX_SRC_DOA_RNG_LOW_1C +467 0x00B4 //TX_SRC_DOA_RNG_HIGH_1C +468 0x005A //TX_DFLT_SRC_DOA_1C +469 0x0000 //TX_SRC_DOA_RNG_LOW_1D +470 0x00B4 //TX_SRC_DOA_RNG_HIGH_1D +471 0x005A //TX_DFLT_SRC_DOA_1D +472 0x0100 //TX_BF_HOLDOFF_T +473 0x7FFF //TX_DOA_COST_FACTOR +474 0x0D9A //TX_MAINTOREFR_TH0 +475 0x071C //TX_DOA_TRK_THR +476 0x012C //TX_DOA_TRACK_HT +477 0x0200 //TX_N1_HOLD_HF +478 0x0100 //TX_N2_HOLD_HF +479 0x2A3D //TX_BF_RESET_THR_HF +480 0x7333 //TX_DOA_SMOOTH +481 0x0800 //TX_MU_BF +482 0x0800 //TX_BF_MU_LF_B2 +483 0x0040 //TX_BF_FC_END_BIN_B2 +484 0x0020 //TX_BF_FC_END_BIN +485 0x0000 //TX_HF_RESRV_25 +486 0x0000 //TX_HF_RESRV_26 +487 0x0007 //TX_N_DOA_SEED +488 0x0001 //TX_FINE_DOA_SEARCH_FLG +489 0x0000 //TX_HF_RESRV_27 +490 0x038E //TX_DLT_SRC_DOA_RNG +491 0x0200 //TX_BF_MU_LF +492 0x0000 //TX_DFLT_SRC_LOC_0 +493 0x7FFF //TX_DFLT_SRC_LOC_1 +494 0x0000 //TX_DFLT_SRC_LOC_2 +495 0x038E //TX_DOA_TRACK_VADTH +496 0x0000 //TX_DOA_TRACK_NEW +497 0x0300 //TX_NOR_OFF_THR +498 0x7C00 //TX_MORE_ON_700HZ_THR +499 0x2000 //TX_MU_BF_ADPT_NS +500 0x0000 //TX_ADAPT_LEN +501 0x6666 //TX_MORE_SNS +502 0x0000 //TX_NOR_OFF_TH1 +503 0x0000 //TX_WIDE_MASK_TH +504 0xD333 //TX_SUBSNRATIOHIGH4MEANBCK_THR +505 0x6000 //TX_C_POST_FLT_CUT +506 0x2000 //TX_RADIODTLV +507 0x0320 //TX_POWER_LINEIN_TH +508 0x0014 //TX_FE_VADCOUNT_TH_FC +509 0x0000 //TX_ECHO_SUPP_FC +510 0x0C80 //TX_ECHO_TH +511 0x6666 //TX_MIC_TO_BFGAIN +512 0x0000 //TX_MICTOBFGAIN0 +513 0x0000 //TX_FASTMUE_TH +514 0x2CCC //TX_DEREVERB_LF_MU +515 0x3200 //TX_DEREVERB_HF_MU +516 0x0007 //TX_DEREVERB_DELAY +517 0x0004 //TX_DEREVERB_COEF_LEN +518 0x0003 //TX_DEREVERB_DNR +519 0x0000 //TX_DEREVERB_ALPHA +520 0x0000 //TX_DEREVERB_BETA +521 0x7FFF //TX_GSC_RTOL_TH +522 0x7FFF //TX_GSC_RTOH_TH +523 0x7E2C //TX_WIDE2_MEANHTH +524 0x0000 //TX_DR_RESRV_5 +525 0x0000 //TX_DR_RESRV_6 +526 0x0000 //TX_DR_RESRV_7 +527 0x0000 //TX_DR_RESRV_8 +528 0x1333 //TX_WIND_MARK_TH +529 0x399A //TX_CORR_THR +530 0x0004 //TX_SNR_THR +531 0x0010 //TX_ENGY_THR +532 0x1770 //TX_CORR_HIGH_TH +533 0x6000 //TX_ENGY_THR_2 +534 0x3400 //TX_MEAN_RTO_THR +535 0x0028 //TX_WNS_ENOISE_MIC0_TH +536 0x3000 //TX_RATIOMICL_TH +537 0x7FFF //TX_CALIG_HS +538 0x0000 //TX_LVL_CTRL +539 0x0010 //TX_WIND_SUPRTO +540 0x0014 //TX_WNS_MIN_G +541 0x0600 //TX_WNS_B_POST_FLT +542 0x3000 //TX_RATIOMICH_TH +543 0xD120 //TX_WIND_INBEAM_L_TH +544 0x0FA0 //TX_WIND_INBEAM_H_TH +545 0x2000 //TX_WNS_RESRV_0 +546 0x59D8 //TX_WNS_RESRV_1 +547 0x0200 //TX_WNS_RESRV_2 +548 0x0000 //TX_WNS_RESRV_3 +549 0x0000 //TX_WNS_RESRV_4 +550 0x0000 //TX_WNS_RESRV_5 +551 0x0000 //TX_WNS_RESRV_6 +552 0x0000 //TX_BVE_NOISE_FLOOR_0 +553 0x0070 //TX_BVE_NOISE_FLOOR_1 +554 0x0070 //TX_BVE_NOISE_FLOOR_2 +555 0x0010 //TX_BVE_NOISE_FLOOR_3 +556 0x0070 //TX_BVE_NOISE_FLOOR_4 +557 0x00B0 //TX_BVE_NOISE_FLOOR_5 +558 0x0E66 //TX_BVE_NOISE_FLOOR_6 +559 0x0050 //TX_BVE_NOISE_FLOOR_7 +560 0x770A //TX_BVE_NOISE_FLOOR_8 +561 0x0000 //TX_BVE_NOISE_FLOOR_9 +562 0x0000 //TX_BVE_IN_N +563 0x0000 //TX_BVE_OUT_N +564 0x0000 //TX_BVE_MICALPHA_DOWN +565 0x0000 //TX_PB_RESRV_1 +566 0x0030 //TX_FDEQ_SUBNUM +567 0x4C4A //TX_FDEQ_GAIN_0 +568 0x4B4F //TX_FDEQ_GAIN_1 +569 0x504B //TX_FDEQ_GAIN_2 +570 0x4A4C //TX_FDEQ_GAIN_3 +571 0x4A49 //TX_FDEQ_GAIN_4 +572 0x4F48 //TX_FDEQ_GAIN_5 +573 0x4A4E //TX_FDEQ_GAIN_6 +574 0x534E //TX_FDEQ_GAIN_7 +575 0x494F //TX_FDEQ_GAIN_8 +576 0x5E6E //TX_FDEQ_GAIN_9 +577 0x787A //TX_FDEQ_GAIN_10 +578 0x6A58 //TX_FDEQ_GAIN_11 +579 0x5051 //TX_FDEQ_GAIN_12 +580 0x5156 //TX_FDEQ_GAIN_13 +581 0x6168 //TX_FDEQ_GAIN_14 +582 0x7678 //TX_FDEQ_GAIN_15 +583 0x7A87 //TX_FDEQ_GAIN_16 +584 0x9898 //TX_FDEQ_GAIN_17 +585 0x9898 //TX_FDEQ_GAIN_18 +586 0x9848 //TX_FDEQ_GAIN_19 +587 0x4848 //TX_FDEQ_GAIN_20 +588 0x4848 //TX_FDEQ_GAIN_21 +589 0x4848 //TX_FDEQ_GAIN_22 +590 0x4848 //TX_FDEQ_GAIN_23 +591 0x0F03 //TX_FDEQ_BIN_0 +592 0x0909 //TX_FDEQ_BIN_1 +593 0x080F //TX_FDEQ_BIN_2 +594 0x0609 //TX_FDEQ_BIN_3 +595 0x0F03 //TX_FDEQ_BIN_4 +596 0x1402 //TX_FDEQ_BIN_5 +597 0x0E13 //TX_FDEQ_BIN_6 +598 0x110F //TX_FDEQ_BIN_7 +599 0x0E0F //TX_FDEQ_BIN_8 +600 0x0E0F //TX_FDEQ_BIN_9 +601 0x080D //TX_FDEQ_BIN_10 +602 0x0F0F //TX_FDEQ_BIN_11 +603 0x0F0F //TX_FDEQ_BIN_12 +604 0x0A0F //TX_FDEQ_BIN_13 +605 0x0809 //TX_FDEQ_BIN_14 +606 0x0A0B //TX_FDEQ_BIN_15 +607 0x0C0D //TX_FDEQ_BIN_16 +608 0x0E0F //TX_FDEQ_BIN_17 +609 0x1013 //TX_FDEQ_BIN_18 +610 0x0A00 //TX_FDEQ_BIN_19 +611 0x0000 //TX_FDEQ_BIN_20 +612 0x0000 //TX_FDEQ_BIN_21 +613 0x0000 //TX_FDEQ_BIN_22 +614 0x0000 //TX_FDEQ_BIN_23 +615 0x0000 //TX_FDEQ_PADDING +616 0x0030 //TX_PREEQ_SUBNUM_MIC0 +617 0x4848 //TX_PREEQ_GAIN_MIC0_0 +618 0x4848 //TX_PREEQ_GAIN_MIC0_1 +619 0x4848 //TX_PREEQ_GAIN_MIC0_2 +620 0x4848 //TX_PREEQ_GAIN_MIC0_3 +621 0x4848 //TX_PREEQ_GAIN_MIC0_4 +622 0x4848 //TX_PREEQ_GAIN_MIC0_5 +623 0x4848 //TX_PREEQ_GAIN_MIC0_6 +624 0x4848 //TX_PREEQ_GAIN_MIC0_7 +625 0x4848 //TX_PREEQ_GAIN_MIC0_8 +626 0x4848 //TX_PREEQ_GAIN_MIC0_9 +627 0x4848 //TX_PREEQ_GAIN_MIC0_10 +628 0x4848 //TX_PREEQ_GAIN_MIC0_11 +629 0x4848 //TX_PREEQ_GAIN_MIC0_12 +630 0x4848 //TX_PREEQ_GAIN_MIC0_13 +631 0x4848 //TX_PREEQ_GAIN_MIC0_14 +632 0x4848 //TX_PREEQ_GAIN_MIC0_15 +633 0x4848 //TX_PREEQ_GAIN_MIC0_16 +634 0x4848 //TX_PREEQ_GAIN_MIC0_17 +635 0x4848 //TX_PREEQ_GAIN_MIC0_18 +636 0x4848 //TX_PREEQ_GAIN_MIC0_19 +637 0x4848 //TX_PREEQ_GAIN_MIC0_20 +638 0x4848 //TX_PREEQ_GAIN_MIC0_21 +639 0x4848 //TX_PREEQ_GAIN_MIC0_22 +640 0x4848 //TX_PREEQ_GAIN_MIC0_23 +641 0x1812 //TX_PREEQ_BIN_MIC0_0 +642 0x0A0A //TX_PREEQ_BIN_MIC0_1 +643 0x0808 //TX_PREEQ_BIN_MIC0_2 +644 0x080A //TX_PREEQ_BIN_MIC0_3 +645 0x0B09 //TX_PREEQ_BIN_MIC0_4 +646 0x0A06 //TX_PREEQ_BIN_MIC0_5 +647 0x0606 //TX_PREEQ_BIN_MIC0_6 +648 0x0605 //TX_PREEQ_BIN_MIC0_7 +649 0x050A //TX_PREEQ_BIN_MIC0_8 +650 0x1505 //TX_PREEQ_BIN_MIC0_9 +651 0x0506 //TX_PREEQ_BIN_MIC0_10 +652 0x0615 //TX_PREEQ_BIN_MIC0_11 +653 0x1516 //TX_PREEQ_BIN_MIC0_12 +654 0x2021 //TX_PREEQ_BIN_MIC0_13 +655 0x2021 //TX_PREEQ_BIN_MIC0_14 +656 0x2021 //TX_PREEQ_BIN_MIC0_15 +657 0x0800 //TX_PREEQ_BIN_MIC0_16 +658 0x0000 //TX_PREEQ_BIN_MIC0_17 +659 0x0000 //TX_PREEQ_BIN_MIC0_18 +660 0x0000 //TX_PREEQ_BIN_MIC0_19 +661 0x0000 //TX_PREEQ_BIN_MIC0_20 +662 0x0000 //TX_PREEQ_BIN_MIC0_21 +663 0x0000 //TX_PREEQ_BIN_MIC0_22 +664 0x0000 //TX_PREEQ_BIN_MIC0_23 +665 0x0030 //TX_PREEQ_SUBNUM_MIC1 +666 0x4848 //TX_PREEQ_GAIN_MIC1_0 +667 0x4848 //TX_PREEQ_GAIN_MIC1_1 +668 0x4848 //TX_PREEQ_GAIN_MIC1_2 +669 0x4848 //TX_PREEQ_GAIN_MIC1_3 +670 0x4848 //TX_PREEQ_GAIN_MIC1_4 +671 0x4848 //TX_PREEQ_GAIN_MIC1_5 +672 0x4A4C //TX_PREEQ_GAIN_MIC1_6 +673 0x4E50 //TX_PREEQ_GAIN_MIC1_7 +674 0x5456 //TX_PREEQ_GAIN_MIC1_8 +675 0x585C //TX_PREEQ_GAIN_MIC1_9 +676 0x5C64 //TX_PREEQ_GAIN_MIC1_10 +677 0x7478 //TX_PREEQ_GAIN_MIC1_11 +678 0x705C //TX_PREEQ_GAIN_MIC1_12 +679 0x4838 //TX_PREEQ_GAIN_MIC1_13 +680 0x3C70 //TX_PREEQ_GAIN_MIC1_14 +681 0x4848 //TX_PREEQ_GAIN_MIC1_15 +682 0x4848 //TX_PREEQ_GAIN_MIC1_16 +683 0x4848 //TX_PREEQ_GAIN_MIC1_17 +684 0x4848 //TX_PREEQ_GAIN_MIC1_18 +685 0x4848 //TX_PREEQ_GAIN_MIC1_19 +686 0x4848 //TX_PREEQ_GAIN_MIC1_20 +687 0x4848 //TX_PREEQ_GAIN_MIC1_21 +688 0x4848 //TX_PREEQ_GAIN_MIC1_22 +689 0x4848 //TX_PREEQ_GAIN_MIC1_23 +690 0x0202 //TX_PREEQ_BIN_MIC1_0 +691 0x0203 //TX_PREEQ_BIN_MIC1_1 +692 0x0303 //TX_PREEQ_BIN_MIC1_2 +693 0x0304 //TX_PREEQ_BIN_MIC1_3 +694 0x0405 //TX_PREEQ_BIN_MIC1_4 +695 0x0506 //TX_PREEQ_BIN_MIC1_5 +696 0x0708 //TX_PREEQ_BIN_MIC1_6 +697 0x0909 //TX_PREEQ_BIN_MIC1_7 +698 0x090B //TX_PREEQ_BIN_MIC1_8 +699 0x0C10 //TX_PREEQ_BIN_MIC1_9 +700 0x1013 //TX_PREEQ_BIN_MIC1_10 +701 0x1414 //TX_PREEQ_BIN_MIC1_11 +702 0x1414 //TX_PREEQ_BIN_MIC1_12 +703 0x1C1E //TX_PREEQ_BIN_MIC1_13 +704 0x1E28 //TX_PREEQ_BIN_MIC1_14 +705 0x462C //TX_PREEQ_BIN_MIC1_15 +706 0x0000 //TX_PREEQ_BIN_MIC1_16 +707 0x0000 //TX_PREEQ_BIN_MIC1_17 +708 0x0000 //TX_PREEQ_BIN_MIC1_18 +709 0x0000 //TX_PREEQ_BIN_MIC1_19 +710 0x0000 //TX_PREEQ_BIN_MIC1_20 +711 0x0000 //TX_PREEQ_BIN_MIC1_21 +712 0x0000 //TX_PREEQ_BIN_MIC1_22 +713 0x0000 //TX_PREEQ_BIN_MIC1_23 +714 0x0030 //TX_PREEQ_SUBNUM_MIC2 +715 0x4848 //TX_PREEQ_GAIN_MIC2_0 +716 0x4848 //TX_PREEQ_GAIN_MIC2_1 +717 0x4848 //TX_PREEQ_GAIN_MIC2_2 +718 0x4848 //TX_PREEQ_GAIN_MIC2_3 +719 0x4848 //TX_PREEQ_GAIN_MIC2_4 +720 0x4848 //TX_PREEQ_GAIN_MIC2_5 +721 0x4848 //TX_PREEQ_GAIN_MIC2_6 +722 0x4848 //TX_PREEQ_GAIN_MIC2_7 +723 0x4848 //TX_PREEQ_GAIN_MIC2_8 +724 0x4848 //TX_PREEQ_GAIN_MIC2_9 +725 0x4848 //TX_PREEQ_GAIN_MIC2_10 +726 0x4848 //TX_PREEQ_GAIN_MIC2_11 +727 0x4848 //TX_PREEQ_GAIN_MIC2_12 +728 0x4848 //TX_PREEQ_GAIN_MIC2_13 +729 0x4848 //TX_PREEQ_GAIN_MIC2_14 +730 0x4848 //TX_PREEQ_GAIN_MIC2_15 +731 0x4848 //TX_PREEQ_GAIN_MIC2_16 +732 0x4848 //TX_PREEQ_GAIN_MIC2_17 +733 0x4848 //TX_PREEQ_GAIN_MIC2_18 +734 0x4848 //TX_PREEQ_GAIN_MIC2_19 +735 0x4848 //TX_PREEQ_GAIN_MIC2_20 +736 0x4848 //TX_PREEQ_GAIN_MIC2_21 +737 0x4848 //TX_PREEQ_GAIN_MIC2_22 +738 0x4848 //TX_PREEQ_GAIN_MIC2_23 +739 0x0E10 //TX_PREEQ_BIN_MIC2_0 +740 0x1010 //TX_PREEQ_BIN_MIC2_1 +741 0x1010 //TX_PREEQ_BIN_MIC2_2 +742 0x1010 //TX_PREEQ_BIN_MIC2_3 +743 0x1010 //TX_PREEQ_BIN_MIC2_4 +744 0x1010 //TX_PREEQ_BIN_MIC2_5 +745 0x1010 //TX_PREEQ_BIN_MIC2_6 +746 0x1010 //TX_PREEQ_BIN_MIC2_7 +747 0x1010 //TX_PREEQ_BIN_MIC2_8 +748 0x1010 //TX_PREEQ_BIN_MIC2_9 +749 0x1010 //TX_PREEQ_BIN_MIC2_10 +750 0x1010 //TX_PREEQ_BIN_MIC2_11 +751 0x1010 //TX_PREEQ_BIN_MIC2_12 +752 0x1010 //TX_PREEQ_BIN_MIC2_13 +753 0x1010 //TX_PREEQ_BIN_MIC2_14 +754 0x0200 //TX_PREEQ_BIN_MIC2_15 +755 0x0000 //TX_PREEQ_BIN_MIC2_16 +756 0x0000 //TX_PREEQ_BIN_MIC2_17 +757 0x0000 //TX_PREEQ_BIN_MIC2_18 +758 0x0000 //TX_PREEQ_BIN_MIC2_19 +759 0x0000 //TX_PREEQ_BIN_MIC2_20 +760 0x0000 //TX_PREEQ_BIN_MIC2_21 +761 0x0000 //TX_PREEQ_BIN_MIC2_22 +762 0x0000 //TX_PREEQ_BIN_MIC2_23 +763 0x0006 //TX_MASKING_ABILITY +764 0x2000 //TX_NND_WEIGHT +765 0x0060 //TX_MIC_CALIBRATION_0 +766 0x0060 //TX_MIC_CALIBRATION_1 +767 0x0070 //TX_MIC_CALIBRATION_2 +768 0x0070 //TX_MIC_CALIBRATION_3 +769 0x0050 //TX_MIC_PWR_BIAS_0 +770 0x0040 //TX_MIC_PWR_BIAS_1 +771 0x0040 //TX_MIC_PWR_BIAS_2 +772 0x0040 //TX_MIC_PWR_BIAS_3 +773 0x0009 //TX_GAIN_LIMIT_0 +774 0x000F //TX_GAIN_LIMIT_1 +775 0x000F //TX_GAIN_LIMIT_2 +776 0x000F //TX_GAIN_LIMIT_3 +777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN +778 0x7FDE //TX_BVE_VAD0_ALPHAUP +779 0x7F3A //TX_BVE_VAD0_ALPHADOWN +780 0x2000 //TX_BVE_GAINWEIGHT_NOFEVADLI +781 0x7F5B //TX_BVE_FEVADLI_ALPHA +782 0x7F19 //TX_BVE_NOVAD0_ALPHAUP +783 0x1000 //TX_TDDRC_ALPHA_UP_01 +784 0x1000 //TX_TDDRC_ALPHA_UP_02 +785 0x1000 //TX_TDDRC_ALPHA_UP_03 +786 0x1000 //TX_TDDRC_ALPHA_UP_04 +787 0x7EB8 //TX_TDDRC_ALPHA_DWN_01 +788 0x7EB8 //TX_TDDRC_ALPHA_DWN_02 +789 0x7EB8 //TX_TDDRC_ALPHA_DWN_03 +790 0x7EB8 //TX_TDDRC_ALPHA_DWN_04 +791 0x7FFF //TX_TDDRC_TD_DRC_LIMIT +792 0x0800 //TX_TDDRC_POST_LIMIT_GAIN +793 0x0000 //TX_TDDRC_RESRV_0 +794 0x0000 //TX_TDDRC_RESRV_1 +795 0x0018 //TX_FDDRC_BAND_MARGIN_0 +796 0x0030 //TX_FDDRC_BAND_MARGIN_1 +797 0x0050 //TX_FDDRC_BAND_MARGIN_2 +798 0x0080 //TX_FDDRC_BAND_MARGIN_3 +799 0x0007 //TX_FDDRC_BLOCK_EXP +800 0x5000 //TX_FDDRC_THRD_2_0 +801 0x5000 //TX_FDDRC_THRD_2_1 +802 0x5000 //TX_FDDRC_THRD_2_2 +803 0x5000 //TX_FDDRC_THRD_2_3 +804 0x6400 //TX_FDDRC_THRD_3_0 +805 0x6400 //TX_FDDRC_THRD_3_1 +806 0x6400 //TX_FDDRC_THRD_3_2 +807 0x6400 //TX_FDDRC_THRD_3_3 +808 0x2000 //TX_FDDRC_SLANT_0_0 +809 0x2000 //TX_FDDRC_SLANT_0_1 +810 0x2000 //TX_FDDRC_SLANT_0_2 +811 0x2000 //TX_FDDRC_SLANT_0_3 +812 0x5333 //TX_FDDRC_SLANT_1_0 +813 0x5333 //TX_FDDRC_SLANT_1_1 +814 0x5333 //TX_FDDRC_SLANT_1_2 +815 0x5333 //TX_FDDRC_SLANT_1_3 +816 0x0010 //TX_DEADMIC_SILENCE_TH +817 0x0600 //TX_MIC_DEGRADE_TH +818 0x0078 //TX_DEADMIC_CNT +819 0x0078 //TX_MIC_DEGRADE_CNT +820 0x0000 //TX_FDDRC_RESRV_4 +821 0x0000 //TX_FDDRC_RESRV_5 +822 0x0000 //TX_FDDRC_RESRV_6 +823 0x7FFF //TX_KS_NOISEPASTE_FACTOR +824 0x0001 //TX_KS_CONFIG +825 0x7FFF //TX_KS_GAIN_MIN +826 0x0000 //TX_KS_RESRV_0 +827 0x0000 //TX_KS_RESRV_1 +828 0x0000 //TX_KS_RESRV_2 +829 0x7C00 //TX_LAMBDA_PKA_FP +830 0x2000 //TX_TPKA_FP +831 0x0080 //TX_MIN_G_FP +832 0x2000 //TX_MAX_G_FP +833 0x0FA0 //TX_FFP_FP_K_METAL +834 0x4000 //TX_A_POST_FLT_FP +835 0x0F5C //TX_RTO_OUTBEAM_TH +836 0x4CCD //TX_TPKA_FP_THD +837 0x0000 //TX_MAX_G_FP_BLK +838 0x0000 //TX_FFP_FADEIN +839 0x0000 //TX_FFP_FADEOUT +840 0x0000 //TX_WHISPERCTH +841 0x0000 //TX_WHISPERHOLDT +842 0x0000 //TX_WHISP_ENTHH +843 0x0000 //TX_WHISP_ENTHL +844 0x0000 //TX_WHISP_RTOTH +845 0x0000 //TX_WHISP_RTOTH2 +846 0x0096 //TX_MUTE_PERIOD +847 0x0000 //TX_FADE_IN_PERIOD +848 0x0100 //TX_FFP_RESRV_2 +849 0x0020 //TX_FFP_RESRV_3 +850 0x0000 //TX_FFP_RESRV_4 +851 0x0000 //TX_FFP_RESRV_5 +852 0x0000 //TX_FFP_RESRV_6 +853 0x0002 //TX_FILTINDX +854 0x0000 //TX_TDDRC_THRD_0 +855 0x0000 //TX_TDDRC_THRD_1 +856 0x1800 //TX_TDDRC_THRD_2 +857 0x1800 //TX_TDDRC_THRD_3 +858 0x3000 //TX_TDDRC_SLANT_0 +859 0x7E00 //TX_TDDRC_SLANT_1 +860 0x1000 //TX_TDDRC_ALPHA_UP_00 +861 0x7EB8 //TX_TDDRC_ALPHA_DWN_00 +862 0x0000 //TX_TDDRC_HMNC_FLAG +863 0x199A //TX_TDDRC_HMNC_GAIN +864 0x0000 //TX_TDDRC_SMT_FLAG +865 0x0CCD //TX_TDDRC_SMT_W +866 0x0504 //TX_TDDRC_DRC_GAIN +867 0x7FFF //TX_TDDRC_LMT_THRD +868 0x0000 //TX_TDDRC_LMT_ALPHA +869 0x0000 //TX_TFMASKLTH +870 0x0000 //TX_TFMASKLTHL +871 0x0CCD //TX_TFMASKHTH +872 0xECCD //TX_TFMASKLTH_BINVAD +873 0xFCCD //TX_TFMASKLTH_NS_EST +874 0xF800 //TX_TFMASKLTH_DOA +875 0x0CCD //TX_TFMASKTH_BLESSCUT +876 0x1000 //TX_B_LESSCUT_RTO_MASK +877 0x2000 //TX_SB_RHO_MEAN_TH_ABN +878 0x2000 //TX_B_POST_FLT_MASK +879 0x0000 //TX_B_POST_FLT_MASK1 +880 0x6333 //TX_GAIN_WIND_MASK +881 0x0000 //TX_TFMASK_BFSTRICT_MUSIC +882 0x0000 //TX_TFMASK_BFSTRICT_NOMUSIC +883 0x7333 //TX_FASTNS_OUTIN_TH +884 0x0CCD //TX_FASTNS_TFMASK_TH +885 0x0CCD //TX_FASTNS_TFMASKBIN_TH1 +886 0x0CCD //TX_FASTNS_TFMASKBIN_TH2 +887 0x0CCD //TX_FASTNS_TFMASKBIN_TH3 +888 0x0028 //TX_FASTNS_ARSPC_TH +889 0xC000 //TX_FASTNS_MASK5_TH +890 0x0810 //TX_POSTSSA_MIN_G_VR_MASK +891 0x1000 //TX_A_LESSCUT_RTO_MASK +892 0x1770 //TX_FASTNS_NOISETH +893 0xC000 //TX_FASTNS_SSA_THLFL +894 0xC000 //TX_FASTNS_SSA_THHFL +895 0xCCCC //TX_FASTNS_SSA_THLFH +896 0xD999 //TX_FASTNS_SSA_THHFH +897 0x2339 //TX_SENDFUNC_REG_MICMUTE +898 0x0021 //TX_SENDFUNC_REG_MICMUTE1 +899 0x02BC //TX_MICMUTE_RATIO_THR +900 0x0140 //TX_MICMUTE_AMP_THR +901 0x0004 //TX_MICMUTE_HPF_IND +902 0x00C0 //TX_MICMUTE_LOG_EYR_TH +903 0x0008 //TX_MICMUTE_CVG_TIME +904 0x0008 //TX_MICMUTE_RELEASE_TIME +905 0x01FE //TX_MIC_VOLUME_MIC0MUTE +906 0x0020 //TX_MICMUTE_EPD_OFFSET_0 +907 0x001E //TX_MICMUTE_FRQ_AEC_L +908 0x7999 //TX_MICMUTE_EAD_THR +909 0x7FFF //TX_MICMUTE_LAMBDA_CB_NLE +910 0x7FFF //TX_MICMUTE_LAMBDA_RE_EST +911 0x4000 //TX_DTD_THR1_MICMUTE_0 +912 0x7000 //TX_DTD_THR1_MICMUTE_1 +913 0x7FFF //TX_DTD_THR1_MICMUTE_2 +914 0x7FFF //TX_DTD_THR1_MICMUTE_3 +915 0x6CCC //TX_DTD_THR2_MICMUTE_0 +916 0x0400 //TX_MICMUTE_MIN_EQ_RE_EST_0 +917 0x0400 //TX_MICMUTE_MIN_EQ_RE_EST_1 +918 0x1000 //TX_MICMUTE_MIN_EQ_RE_EST_2 +919 0x7FFF //TX_MICMUTE_MIN_EQ_RE_EST_3 +920 0x7FFF //TX_MICMUTE_MIN_EQ_RE_EST_4 +921 0x4000 //TX_MICMUTE_C_POST_FLT +922 0x03E8 //TX_MICMUTE_DT_CUT_K +923 0x0001 //TX_MICMUTE_DT_CUT_THR +924 0x03E8 //TX_MICMUTE_DT_CUT_K2 +925 0x0001 //TX_MICMUTE_DT_CUT_THR2 +926 0x0064 //TX_MICMUTE_DT2_HOLD_N +927 0x1000 //TX_MICMUTE_RATIODTH_THCUT +928 0x1000 //TX_MICMUTE_B_POST_FLT_ECHOL +929 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOH +930 0x0400 //TX_MICMUTE_C_POST_FLT_MASK +931 0x7999 //TX_MICMUTE_RATIODTL_CUT_TH +932 0x0258 //TX_MICMUTE_DT_CUT_K1 +933 0x0800 //TX_MICMUTE_N2_SN_EST +934 0xFC00 //TX_MICMUTE_THR_SN_EST_0 +935 0x001C //TX_MICMUTE_MIN_G_CTRL_0 +936 0x6000 //TX_MICMUTE_A_POST_FILT_S_0 +937 0x7000 //TX_MICMUTE_B_POST_FILT_0 +938 0x2710 //TX_MIC1RUB_AMP_THR +939 0x0010 //TX_MIC1MUTE_RATIO_THR +940 0x0450 //TX_MIC1MUTE_AMP_THR +941 0x0008 //TX_MIC1MUTE_CVG_TIME +942 0x0008 //TX_MIC1MUTE_RELEASE_TIME +943 0x0000 //TX_AMS_RESRV_01 +944 0x0000 //TX_AMS_RESRV_02 +945 0x0000 //TX_AMS_RESRV_03 +946 0x0000 //TX_AMS_RESRV_04 +947 0x0000 //TX_AMS_RESRV_05 +948 0x0000 //TX_AMS_RESRV_06 +949 0x0000 //TX_AMS_RESRV_07 +950 0x0000 //TX_AMS_RESRV_08 +951 0x0000 //TX_AMS_RESRV_09 +952 0x0000 //TX_AMS_RESRV_10 +953 0x0000 //TX_AMS_RESRV_11 +954 0x0000 //TX_AMS_RESRV_12 +955 0x0000 //TX_AMS_RESRV_13 +956 0x0000 //TX_AMS_RESRV_14 +957 0x0000 //TX_AMS_RESRV_15 +958 0x0000 //TX_AMS_RESRV_16 +959 0x0000 //TX_AMS_RESRV_17 +960 0x0000 //TX_AMS_RESRV_18 +961 0x0000 //TX_AMS_RESRV_19 +#RX +0 0x003C //RX_RECVFUNC_MODE_0 +1 0x0000 //RX_RECVFUNC_MODE_1 +2 0x0004 //RX_SAMPLINGFREQ_SIG +3 0x0004 //RX_SAMPLINGFREQ_PROC +4 0x000A //RX_FRAME_SZ +5 0x0000 //RX_DELAY_OPT +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +10 0x0722 //RX_PGA +11 0x7FFF //RX_A_HP +12 0x4000 //RX_B_PE +13 0x5800 //RX_THR_PITCH_DET_0 +14 0x5000 //RX_THR_PITCH_DET_1 +15 0x4000 //RX_THR_PITCH_DET_2 +16 0x0008 //RX_PITCH_BFR_LEN +17 0x0003 //RX_SBD_PITCH_DET +18 0x0100 //RX_PP_RESRV_0 +19 0x0020 //RX_PP_RESRV_1 +20 0x0600 //RX_N_SN_EST +21 0x000C //RX_N2_SN_EST +22 0x000F //RX_NS_LVL_CTRL +23 0xF800 //RX_THR_SN_EST +24 0x7E00 //RX_LAMBDA_PFILT +25 0x000A //RX_FENS_RESRV_0 +26 0x0190 //RX_FENS_RESRV_1 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +30 0x0002 //RX_EXTRA_NS_L +31 0x0800 //RX_EXTRA_NS_A +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +35 0x199A //RX_A_POST_FLT +36 0x0000 //RX_LMT_THRD +37 0x4000 //RX_LMT_ALPHA +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +111 0x0002 //RX_FILTINDX +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +125 0x7C00 //RX_LAMBDA_PKA_FP +126 0x2000 //RX_TPKA_FP +127 0x2000 //RX_MIN_G_FP +128 0x0080 //RX_MAX_G_FP +129 0x000D //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +131 0x0000 //RX_MAXLEVEL_CNG +132 0x3000 //RX_BWE_UV_TH +133 0x3000 //RX_BWE_UV_TH2 +134 0x1800 //RX_BWE_UV_TH3 +135 0x1000 //RX_BWE_V_TH +136 0x04CD //RX_BWE_GAIN1_V_TH1 +137 0x0F33 //RX_BWE_GAIN1_V_TH2 +138 0x7333 //RX_BWE_UV_EQ +139 0x199A //RX_BWE_V_EQ +140 0x7333 //RX_BWE_TONE_TH +141 0x0004 //RX_BWE_UV_HOLD_T +142 0x6CCD //RX_BWE_GAIN2_ALPHA +143 0x799A //RX_BWE_GAIN3_ALPHA +144 0x001E //RX_BWE_CUTOFF +145 0x3000 //RX_BWE_GAINFILL +146 0x3200 //RX_BWE_MAXTH_TONE +147 0x2000 //RX_BWE_EQ_0 +148 0x2000 //RX_BWE_EQ_1 +149 0x2000 //RX_BWE_EQ_2 +150 0x2000 //RX_BWE_EQ_3 +151 0x2000 //RX_BWE_EQ_4 +152 0x2000 //RX_BWE_EQ_5 +153 0x2000 //RX_BWE_EQ_6 +154 0x0000 //RX_BWE_RESRV_0 +155 0x0000 //RX_BWE_RESRV_1 +156 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x000D //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0016 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0024 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x003A //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0059 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0090 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#RX 2 +157 0x003C //RX_RECVFUNC_MODE_0 +158 0x0000 //RX_RECVFUNC_MODE_1 +159 0x0004 //RX_SAMPLINGFREQ_SIG +160 0x0004 //RX_SAMPLINGFREQ_PROC +161 0x000A //RX_FRAME_SZ +162 0x0000 //RX_DELAY_OPT +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +167 0x0722 //RX_PGA +168 0x7FFF //RX_A_HP +169 0x4000 //RX_B_PE +170 0x5800 //RX_THR_PITCH_DET_0 +171 0x5000 //RX_THR_PITCH_DET_1 +172 0x4000 //RX_THR_PITCH_DET_2 +173 0x0008 //RX_PITCH_BFR_LEN +174 0x0003 //RX_SBD_PITCH_DET +175 0x0100 //RX_PP_RESRV_0 +176 0x0020 //RX_PP_RESRV_1 +177 0x0600 //RX_N_SN_EST +178 0x000C //RX_N2_SN_EST +179 0x000F //RX_NS_LVL_CTRL +180 0xF800 //RX_THR_SN_EST +181 0x7E00 //RX_LAMBDA_PFILT +182 0x000A //RX_FENS_RESRV_0 +183 0x0190 //RX_FENS_RESRV_1 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +187 0x0002 //RX_EXTRA_NS_L +188 0x0800 //RX_EXTRA_NS_A +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +192 0x199A //RX_A_POST_FLT +193 0x0000 //RX_LMT_THRD +194 0x4000 //RX_LMT_ALPHA +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +268 0x0002 //RX_FILTINDX +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +282 0x7C00 //RX_LAMBDA_PKA_FP +283 0x2000 //RX_TPKA_FP +284 0x2000 //RX_MIN_G_FP +285 0x0080 //RX_MAX_G_FP +286 0x000D //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +288 0x0000 //RX_MAXLEVEL_CNG +289 0x3000 //RX_BWE_UV_TH +290 0x3000 //RX_BWE_UV_TH2 +291 0x1800 //RX_BWE_UV_TH3 +292 0x1000 //RX_BWE_V_TH +293 0x04CD //RX_BWE_GAIN1_V_TH1 +294 0x0F33 //RX_BWE_GAIN1_V_TH2 +295 0x7333 //RX_BWE_UV_EQ +296 0x199A //RX_BWE_V_EQ +297 0x7333 //RX_BWE_TONE_TH +298 0x0004 //RX_BWE_UV_HOLD_T +299 0x6CCD //RX_BWE_GAIN2_ALPHA +300 0x799A //RX_BWE_GAIN3_ALPHA +301 0x001E //RX_BWE_CUTOFF +302 0x3000 //RX_BWE_GAINFILL +303 0x3200 //RX_BWE_MAXTH_TONE +304 0x2000 //RX_BWE_EQ_0 +305 0x2000 //RX_BWE_EQ_1 +306 0x2000 //RX_BWE_EQ_2 +307 0x2000 //RX_BWE_EQ_3 +308 0x2000 //RX_BWE_EQ_4 +309 0x2000 //RX_BWE_EQ_5 +310 0x2000 //RX_BWE_EQ_6 +311 0x0000 //RX_BWE_RESRV_0 +312 0x0000 //RX_BWE_RESRV_1 +313 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x000D //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0016 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0024 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x003A //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0059 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0090 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 + +#CASE_NAME HANDSET-HANDSET-CUSTOM2-FB +#PARAM_MODE FULL +#PARAM_TYPE TX+2RX +#TOTAL_CUSTOM_STEP 7+7 +#TX +0 0x0000 //TX_OPERATION_MODE_0 +1 0x0000 //TX_OPERATION_MODE_1 +2 0x0026 //TX_PATCH_REG +3 0x6B5E //TX_SENDFUNC_MODE_0 +4 0x0001 //TX_SENDFUNC_MODE_1 +5 0x0002 //TX_NUM_MIC +6 0x0004 //TX_SAMPLINGFREQ_SIG +7 0x0004 //TX_SAMPLINGFREQ_PROC +8 0x000A //TX_FRAME_SZ_SIG +9 0x000A //TX_FRAME_SZ +10 0x0000 //TX_DELAY_OPT +11 0x0028 //TX_MAX_TAIL_LENGTH +12 0x0001 //TX_NUM_LOUTCHN +13 0x0001 //TX_MAXNUM_AECREF +14 0x0000 //TX_DBG_FUNC_REG +15 0x0000 //TX_DBG_FUNC_REG1 +16 0x0000 //TX_SYS_RESRV_0 +17 0x0000 //TX_SYS_RESRV_1 +18 0x0000 //TX_SYS_RESRV_2 +19 0x0000 //TX_SYS_RESRV_3 +20 0x0000 //TX_DIST2REF0 +21 0x00A4 //TX_DIST2REF1 +22 0x0000 //TX_DIST2REF_02 +23 0x0000 //TX_DIST2REF_03 +24 0x0000 //TX_DIST2REF_04 +25 0x0000 //TX_DIST2REF_05 +26 0x0000 //TX_MMIC +27 0x1000 //TX_PGA_0 +28 0x1000 //TX_PGA_1 +29 0x1000 //TX_PGA_2 +30 0x0000 //TX_PGA_3 +31 0x0000 //TX_PGA_4 +32 0x0000 //TX_PGA_5 +33 0x0000 //TX_MIC_PAIRS +34 0x0000 //TX_MIC_PAIRS_HS +35 0x0002 //TX_MICS_FOR_BF +36 0x0000 //TX_MIC_PAIRS_FORL1 +37 0x0002 //TX_MICS_OF_PAIR0 +38 0x0002 //TX_MICS_OF_PAIR1 +39 0x0002 //TX_MICS_OF_PAIR2 +40 0x0002 //TX_MICS_OF_PAIR3 +41 0x0000 //TX_MIC_DATA_SRC0 +42 0x0002 //TX_MIC_DATA_SRC1 +43 0x0001 //TX_MIC_DATA_SRC2 +44 0x0000 //TX_MIC_DATA_SRC3 +45 0x0000 //TX_MIC_PAIR_CH_04 +46 0x0000 //TX_MIC_PAIR_CH_05 +47 0x0000 //TX_MIC_PAIR_CH_10 +48 0x0000 //TX_MIC_PAIR_CH_11 +49 0x0000 //TX_MIC_PAIR_CH_12 +50 0x0000 //TX_MIC_PAIR_CH_13 +51 0x0000 //TX_MIC_PAIR_CH_14 +52 0x05DC //TX_HD_BIN_MASK +53 0x0010 //TX_HD_SUBAND_MASK +54 0x19A1 //TX_HD_FRAME_AVG_MASK +55 0x0320 //TX_HD_MIN_FRQ +56 0x1000 //TX_HD_ALPHA_PSD +57 0x1100 //TX_T_PHPR1 +58 0x0000 //TX_T_PHPR2 +59 0x0000 //TX_T_PTPR +60 0x0000 //TX_T_PNPR +61 0x0000 //TX_T_PAPR1 +62 0xEE6C //TX_T_PSDVAT +63 0x0800 //TX_CNT +64 0x4000 //TX_ANTI_HOWL_GAIN +65 0x0001 //TX_MICFORBFMARK_0 +66 0x0001 //TX_MICFORBFMARK_1 +67 0x0001 //TX_MICFORBFMARK_2 +68 0x0001 //TX_MICFORBFMARK_3 +69 0x0001 //TX_MICFORBFMARK_4 +70 0x0001 //TX_MICFORBFMARK_5 +71 0x0000 //TX_DIST2REF_10 +72 0x3A66 //TX_DIST2REF_11 +73 0x0000 //TX_DIST2REF2 +74 0x0000 //TX_DIST2REF_13 +75 0x0000 //TX_DIST2REF_14 +76 0x0000 //TX_DIST2REF_15 +77 0x0000 //TX_DIST2REF_20 +78 0x0000 //TX_DIST2REF_21 +79 0x0000 //TX_DIST2REF_22 +80 0x0000 //TX_DIST2REF_23 +81 0x0000 //TX_DIST2REF_24 +82 0x0000 //TX_DIST2REF_25 +83 0x0000 //TX_DIST2REF_30 +84 0x0000 //TX_DIST2REF_31 +85 0x0000 //TX_DIST2REF_32 +86 0x0000 //TX_DIST2REF_33 +87 0x0000 //TX_DIST2REF_34 +88 0x0000 //TX_DIST2REF_35 +89 0x0000 //TX_MIC_LOC_00 +90 0x0000 //TX_MIC_LOC_01 +91 0x0000 //TX_MIC_LOC_02 +92 0x0000 //TX_MIC_LOC_03 +93 0x0000 //TX_MIC_LOC_04 +94 0x0000 //TX_MIC_LOC_05 +95 0x0000 //TX_MIC_LOC_10 +96 0x0000 //TX_MIC_LOC_11 +97 0x0000 //TX_MIC_LOC_12 +98 0x0000 //TX_MIC_LOC_13 +99 0x0000 //TX_MIC_LOC_14 +100 0x0000 //TX_MIC_LOC_15 +101 0x0000 //TX_MIC_LOC_20 +102 0x0000 //TX_MIC_LOC_21 +103 0x0000 //TX_MIC_LOC_22 +104 0x0000 //TX_MIC_LOC_23 +105 0x0000 //TX_MIC_LOC_24 +106 0x0000 //TX_MIC_LOC_25 +107 0x0200 //TX_MIC_REFBLK_VOLUME +108 0x0AAC //TX_MIC_BLOCK_VOLUME +109 0x0000 //TX_INVERSE_MASK +110 0x0000 //TX_ADCS_MASK +111 0x04D0 //TX_ADCS_GAIN +112 0x4000 //TX_NFC_GAINFAC +113 0x0000 //TX_MAINMIC_BLKFACTOR +114 0x0000 //TX_REFMIC_BLKFACTOR +115 0x0000 //TX_BLMIC_BLKFACTOR +116 0x0000 //TX_BRMIC_BLKFACTOR +117 0x0031 //TX_MICBLK_START_BIN +118 0x0060 //TX_MICBLK_END_BIN +119 0x0015 //TX_MICBLK_FE_HOLD +120 0xFFF2 //TX_MICBLK_MR_EXP_TH +121 0xFFF2 //TX_MICBLK_LR_EXP_TH +122 0x0000 //TX_FENE_HOLD +123 0x4000 //TX_FE_ENER_TH_MTS +124 0x0004 //TX_FE_ENER_TH_EXP +125 0x6000 //TX_C_POST_FLT_MIC_MAINBLK +126 0x6000 //TX_C_POST_FLT_MIC_REFBLK +127 0x0010 //TX_MIC_BLOCK_N +128 0x7E56 //TX_A_HP +129 0x4000 //TX_B_PE +130 0x1800 //TX_THR_PITCH_DET_0 +131 0x1000 //TX_THR_PITCH_DET_1 +132 0x0800 //TX_THR_PITCH_DET_2 +133 0x0008 //TX_PITCH_BFR_LEN +134 0x0003 //TX_SBD_PITCH_DET +135 0x0050 //TX_TD_AEC_L +136 0x4000 //TX_MU0_UNP_TD_AEC +137 0x1000 //TX_MU0_PTD_TD_AEC +138 0x0000 //TX_PP_RESRV_0 +139 0x2A94 //TX_PP_RESRV_1 +140 0x55F0 //TX_PP_RESRV_2 +141 0x0000 //TX_PP_RESRV_3 +142 0x0000 //TX_PP_RESRV_4 +143 0x0000 //TX_PP_RESRV_5 +144 0x0000 //TX_PP_RESRV_6 +145 0x0000 //TX_PP_RESRV_7 +146 0x0028 //TX_TAIL_LENGTH +147 0x0080 //TX_AEC_REF_GAIN_0 +148 0x0800 //TX_AEC_REF_GAIN_1 +149 0x0800 //TX_AEC_REF_GAIN_2 +150 0x7900 //TX_EAD_THR +151 0x2000 //TX_THR_RE_EST +152 0x0400 //TX_MIN_EQ_RE_EST_0 +153 0x0400 //TX_MIN_EQ_RE_EST_1 +154 0x0800 //TX_MIN_EQ_RE_EST_2 +155 0x0800 //TX_MIN_EQ_RE_EST_3 +156 0x1000 //TX_MIN_EQ_RE_EST_4 +157 0x1000 //TX_MIN_EQ_RE_EST_5 +158 0x1000 //TX_MIN_EQ_RE_EST_6 +159 0x1000 //TX_MIN_EQ_RE_EST_7 +160 0x1000 //TX_MIN_EQ_RE_EST_8 +161 0x1000 //TX_MIN_EQ_RE_EST_9 +162 0x1000 //TX_MIN_EQ_RE_EST_10 +163 0x1000 //TX_MIN_EQ_RE_EST_11 +164 0x1000 //TX_MIN_EQ_RE_EST_12 +165 0x3000 //TX_LAMBDA_RE_EST +166 0x1000 //TX_LAMBDA_CB_NLE +167 0x1800 //TX_C_POST_FLT +168 0x4000 //TX_GAIN_NP +169 0x003C //TX_SE_HOLD_N +170 0x0046 //TX_DT_HOLD_N +171 0x03E8 //TX_DT2_HOLD_N +172 0x6666 //TX_AEC_RESRV_0 +173 0x0000 //TX_AEC_RESRV_1 +174 0x0014 //TX_AEC_RESRV_2 +175 0x0000 //TX_MIC_DELAY_LENGTH +176 0x0000 //TX_REF_DELAY_LENGTH +177 0x0000 //TX_ADD_LINEIN_GAINL +178 0x0000 //TX_ADD_LINEIN_GAINH +179 0x0000 //TX_MIN_EQ_RE_EST_14 +180 0x0000 //TX_DTD_THR1_8 +181 0x7FFF //TX_DTD_THR2_8 +182 0x0000 //TX_DTD_MIC_BLK2 +183 0x0008 //TX_FRQ_LIN_LEN +184 0x7FFF //TX_FRQ_AEC_LEN_RHO +185 0x6000 //TX_MU0_UNP_FRQ_AEC +186 0x4000 //TX_MU0_PTD_FRQ_AEC +187 0x000A //TX_MINENOISETH +188 0x0800 //TX_MU0_RE_EST +189 0x0001 //TX_AEC_NUM_CH +190 0x0000 //TX_BIGECHOATTENUATION_MAX +191 0x2000 //TX_A_POST_FLT_MICBLK +192 0x0000 //TX_BLKENERTH +193 0x0000 //TX_BLKENERHIGHTH +194 0x0000 //TX_NORMENERTH +195 0x0000 //TX_NORMENERHIGHTH +196 0x0000 //TX_NORMENERHIGHTHL +197 0x7000 //TX_DTD_THR1_0 +198 0x7000 //TX_DTD_THR1_1 +199 0x7000 //TX_DTD_THR1_2 +200 0x7F00 //TX_DTD_THR1_3 +201 0x7F00 //TX_DTD_THR1_4 +202 0x7F00 //TX_DTD_THR1_5 +203 0x7F00 //TX_DTD_THR1_6 +204 0x2000 //TX_DTD_THR2_0 +205 0x2000 //TX_DTD_THR2_1 +206 0x2000 //TX_DTD_THR2_2 +207 0x1000 //TX_DTD_THR2_3 +208 0x1000 //TX_DTD_THR2_4 +209 0x1000 //TX_DTD_THR2_5 +210 0x1000 //TX_DTD_THR2_6 +211 0x6000 //TX_DTD_THR3 +212 0x0177 //TX_SPK_CUT_K +213 0x1B58 //TX_DT_CUT_K +214 0x0100 //TX_DT_CUT_THR +215 0x04EB //TX_COMFORT_G +216 0x01F4 //TX_POWER_YOUT_TH +217 0x4000 //TX_FDPFGAINECHO +218 0x0000 //TX_DTD_HD_THR +219 0x0000 //TX_SPK_CUT_K_S +220 0x0000 //TX_DTD_MIC_BLK +221 0x0400 //TX_ADPT_STRICT_L +222 0x0200 //TX_ADPT_STRICT_H +223 0x0C00 //TX_RATIO_DT_L_TH_LOW +224 0x2000 //TX_RATIO_DT_H_TH_LOW +225 0x1800 //TX_RATIO_DT_L_TH_HIGH +226 0x3000 //TX_RATIO_DT_H_TH_HIGH +227 0x0A00 //TX_RATIO_DT_L0_TH +228 0x7000 //TX_B_POST_FILT_ECHO_L +229 0x7FFF //TX_B_POST_FILT_ECHO_H +230 0x0200 //TX_MIN_G_CTRL_ECHO +231 0x7FFF //TX_B_LESSCUT_RTO_ECHO +232 0x0000 //TX_EPD_OFFSET_00 +233 0x0000 //TX_EPD_OFFST_01 +234 0x1388 //TX_RATIO_DT_L0_TH_HIGH +235 0x3A98 //TX_RATIO_DT_H_TH_CUT +236 0x7FFF //TX_MIN_EQ_RE_EST_13 +237 0x0000 //TX_DTD_THR1_7 +238 0x0000 //TX_DTD_THR2_7 +239 0x0800 //TX_DT_RESRV_7 +240 0x0800 //TX_DT_RESRV_8 +241 0x0000 //TX_DT_RESRV_9 +242 0xF600 //TX_THR_SN_EST_0 +243 0xFA00 //TX_THR_SN_EST_1 +244 0xFA00 //TX_THR_SN_EST_2 +245 0xF800 //TX_THR_SN_EST_3 +246 0xF800 //TX_THR_SN_EST_4 +247 0xF800 //TX_THR_SN_EST_5 +248 0xF800 //TX_THR_SN_EST_6 +249 0xF700 //TX_THR_SN_EST_7 +250 0x0000 //TX_DELTA_THR_SN_EST_0 +251 0x0200 //TX_DELTA_THR_SN_EST_1 +252 0x0200 //TX_DELTA_THR_SN_EST_2 +253 0x0200 //TX_DELTA_THR_SN_EST_3 +254 0x0100 //TX_DELTA_THR_SN_EST_4 +255 0x0200 //TX_DELTA_THR_SN_EST_5 +256 0x0100 //TX_DELTA_THR_SN_EST_6 +257 0x0200 //TX_DELTA_THR_SN_EST_7 +258 0x4000 //TX_LAMBDA_NN_EST_0 +259 0x4000 //TX_LAMBDA_NN_EST_1 +260 0x4000 //TX_LAMBDA_NN_EST_2 +261 0x4000 //TX_LAMBDA_NN_EST_3 +262 0x4000 //TX_LAMBDA_NN_EST_4 +263 0x4000 //TX_LAMBDA_NN_EST_5 +264 0x4000 //TX_LAMBDA_NN_EST_6 +265 0x4000 //TX_LAMBDA_NN_EST_7 +266 0x0400 //TX_N_SN_EST +267 0x001E //TX_INBEAM_T +268 0x0041 //TX_INBEAMHOLDT +269 0x2000 //TX_G_STRICT +270 0x2000 //TX_EQ_THR_BF +271 0x799A //TX_LAMBDA_EQ_BF +272 0x1000 //TX_NE_RTO_TH +273 0x1000 //TX_NE_RTO_TH_L +274 0x1000 //TX_MAINREFRTOH_TH_H +275 0x0600 //TX_MAINREFRTOH_TH_L +276 0x2000 //TX_MAINREFRTO_TH_H +277 0x1400 //TX_MAINREFRTO_TH_L +278 0x0000 //TX_MAINREFRTO_TH_EQ +279 0x1000 //TX_B_POST_FLT_0 +280 0x2000 //TX_B_POST_FLT_1 +281 0x0014 //TX_NS_LVL_CTRL_0 +282 0x0016 //TX_NS_LVL_CTRL_1 +283 0x0016 //TX_NS_LVL_CTRL_2 +284 0x0018 //TX_NS_LVL_CTRL_3 +285 0x0016 //TX_NS_LVL_CTRL_4 +286 0x0012 //TX_NS_LVL_CTRL_5 +287 0x0016 //TX_NS_LVL_CTRL_6 +288 0x0017 //TX_NS_LVL_CTRL_7 +289 0x000E //TX_MIN_GAIN_S_0 +290 0x0007 //TX_MIN_GAIN_S_1 +291 0x0012 //TX_MIN_GAIN_S_2 +292 0x0010 //TX_MIN_GAIN_S_3 +293 0x0012 //TX_MIN_GAIN_S_4 +294 0x0012 //TX_MIN_GAIN_S_5 +295 0x0012 //TX_MIN_GAIN_S_6 +296 0x0012 //TX_MIN_GAIN_S_7 +297 0x6000 //TX_NMOS_SUP +298 0x0000 //TX_NS_MAX_PRI_SNR_TH +299 0x0000 //TX_NMOS_SUP_MENSA +300 0x7FFF //TX_SNRI_SUP_0 +301 0x6000 //TX_SNRI_SUP_1 +302 0x6000 //TX_SNRI_SUP_2 +303 0x6000 //TX_SNRI_SUP_3 +304 0x6000 //TX_SNRI_SUP_4 +305 0x6000 //TX_SNRI_SUP_5 +306 0x6000 //TX_SNRI_SUP_6 +307 0x6000 //TX_SNRI_SUP_7 +308 0x6000 //TX_THR_LFNS +309 0x0017 //TX_G_LFNS +310 0x09C4 //TX_GAIN0_NTH +311 0x000A //TX_MUSIC_MORENS +312 0x7FFF //TX_A_POST_FILT_0 +313 0x2000 //TX_A_POST_FILT_1 +314 0x4000 //TX_A_POST_FILT_S_0 +315 0x4000 //TX_A_POST_FILT_S_1 +316 0x4000 //TX_A_POST_FILT_S_2 +317 0x4000 //TX_A_POST_FILT_S_3 +318 0x4000 //TX_A_POST_FILT_S_4 +319 0x4000 //TX_A_POST_FILT_S_5 +320 0x5000 //TX_A_POST_FILT_S_6 +321 0x7000 //TX_A_POST_FILT_S_7 +322 0x1000 //TX_B_POST_FILT_0 +323 0x2000 //TX_B_POST_FILT_1 +324 0x2000 //TX_B_POST_FILT_2 +325 0x2000 //TX_B_POST_FILT_3 +326 0x2000 //TX_B_POST_FILT_4 +327 0x2000 //TX_B_POST_FILT_5 +328 0x3000 //TX_B_POST_FILT_6 +329 0x3000 //TX_B_POST_FILT_7 +330 0x1000 //TX_B_LESSCUT_RTO_S_0 +331 0x1000 //TX_B_LESSCUT_RTO_S_1 +332 0x1000 //TX_B_LESSCUT_RTO_S_2 +333 0x1000 //TX_B_LESSCUT_RTO_S_3 +334 0x1000 //TX_B_LESSCUT_RTO_S_4 +335 0x1000 //TX_B_LESSCUT_RTO_S_5 +336 0x1000 //TX_B_LESSCUT_RTO_S_6 +337 0x1000 //TX_B_LESSCUT_RTO_S_7 +338 0x7E14 //TX_LAMBDA_PFILT +339 0x7C29 //TX_LAMBDA_PFILT_S_0 +340 0x7C29 //TX_LAMBDA_PFILT_S_1 +341 0x7C29 //TX_LAMBDA_PFILT_S_2 +342 0x7C29 //TX_LAMBDA_PFILT_S_3 +343 0x7C29 //TX_LAMBDA_PFILT_S_4 +344 0x7C29 //TX_LAMBDA_PFILT_S_5 +345 0x7C29 //TX_LAMBDA_PFILT_S_6 +346 0x7C29 //TX_LAMBDA_PFILT_S_7 +347 0x07D0 //TX_K_PEPPER +348 0x0800 //TX_A_PEPPER +349 0x1D4C //TX_K_PEPPER_HF +350 0x0400 //TX_A_PEPPER_HF +351 0x0001 //TX_HMNC_BST_FLG +352 0x4000 //TX_HMNC_BST_THR +353 0x0800 //TX_DT_BINVAD_TH_0 +354 0x0800 //TX_DT_BINVAD_TH_1 +355 0x0800 //TX_DT_BINVAD_TH_2 +356 0x0800 //TX_DT_BINVAD_TH_3 +357 0x0000 //TX_DT_BINVAD_ENDF +358 0x1000 //TX_C_POST_FLT_DT +359 0x7FFF //TX_NS_B_POST_FLT_LESSCUT +360 0x0100 //TX_DT_BOOST +361 0x0000 //TX_BF_SGRAD_FLG +362 0x0005 //TX_BF_DVG_TH +363 0x001E //TX_SN_C_F +364 0x0000 //TX_K_APT +365 0x0001 //TX_NOISEDET +366 0x0190 //TX_NDETCT +367 0x000A //TX_NOISE_TH_0 +368 0x1B58 //TX_NOISE_TH_0_2 +369 0x2134 //TX_NOISE_TH_0_3 +370 0x00C6 //TX_NOISE_TH_1 +371 0x0DAC //TX_NOISE_TH_2 +372 0x2EE0 //TX_NOISE_TH_3 +373 0x47E0 //TX_NOISE_TH_4 +374 0x57E4 //TX_NOISE_TH_5 +375 0x4BD6 //TX_NOISE_TH_5_2 +376 0x0001 //TX_NOISE_TH_5_3 +377 0x4E20 //TX_NOISE_TH_5_4 +378 0x39DF //TX_NOISE_TH_6 +379 0x0014 //TX_MINENOISE_TH +380 0xD508 //TX_MORENS_TFMASK_TH +381 0x0001 //TX_DRC_QUIET_FLOOR +382 0x6D60 //TX_RATIODTL_CUT_TH +383 0x1482 //TX_DT_CUT_K1 +384 0x00A5 //TX_OUT_ENER_S_TH_CLEAN +385 0x00A5 //TX_OUT_ENER_S_TH_LESSCLEAN +386 0x00A5 //TX_OUT_ENER_S_TH_NOISY +387 0x0029 //TX_OUT_ENER_TH_NOISE +388 0x0200 //TX_OUT_ENER_TH_SPEECH +389 0x2000 //TX_SN_NPB_GAIN +390 0x0000 //TX_NN_NPB_GAIN +391 0x3000 //TX_POST_MASK_SUP_HSNE +392 0x07D0 //TX_TAIL_DET_TH +393 0x4000 //TX_B_LESSCUT_RTO_WTA +394 0x0000 //TX_MEL_G_R +395 0x0080 //TX_SUPHIGH_TH +396 0x0000 //TX_MASK_G_R +397 0x0002 //TX_EXTRA_NS_L +398 0x1800 //TX_C_POST_FLT_MASK +399 0x7FFF //TX_A_POST_FLT_WNS +400 0x0148 //TX_MIN_G_LOW300HZ +401 0x0004 //TX_MAXLEVEL_CNG +402 0x00B4 //TX_STN_NOISE_TH +403 0x4000 //TX_POST_MASK_SUP +404 0x7FFF //TX_POST_MASK_ADJUST +405 0x00C8 //TX_NS_ENOISE_MIC0_TH +406 0x0014 //TX_MINENOISE_MIC0_TH +407 0x012C //TX_MINENOISE_MIC0_S_TH +408 0x2900 //TX_MIN_G_CTRL_SSNS +409 0x0800 //TX_METAL_RTO_THR +410 0x0FA0 //TX_NS_FP_K_METAL +411 0x3A98 //TX_NOISEDET_BOOST_TH +412 0x0FA0 //TX_NSMOOTH_TH +413 0x0000 //TX_NS_RESRV_8 +414 0x1800 //TX_RHO_UPB +415 0x2328 //TX_N_HOLD_HS +416 0x006E //TX_N_RHO_BFR0 +417 0x7FFF //TX_LAMBDA_ARSP_EST +418 0x0100 //TX_EXTRA_GAIN_MICBLOCK +419 0x0333 //TX_THR_STD_NSR +420 0x019A //TX_THR_STD_PLH +421 0x03E8 //TX_N_HOLD_STD +422 0x0066 //TX_THR_STD_RHO +423 0x2800 //TX_BF_RESET_THR_HS +424 0x0CCD //TX_SB_RTO_MEAN_TH +425 0x0300 //TX_SB_RHO_MEAN_TH_NTALK +426 0x2000 //TX_SB_RTO_MEAN_TH_ABN +427 0x2EE0 //TX_SB_RTO_MEAN_TH_RUB +428 0x0990 //TX_WTA_EN_RTO_TH +429 0x1400 //TX_TOP_ENER_TH_F +430 0x0100 //TX_DESIRED_TALK_HOLDT +431 0x0800 //TX_MIC_BLOCK_FACTOR +432 0x0000 //TX_NSEST_BFRLRNRDC +433 0x0000 //TX_THR_POST_FLT_HS +434 0x0010 //TX_HS_VAD_BIN +435 0x2666 //TX_THR_VAD_HS +436 0x2CCD //TX_MEAN_RTO_MIN_TH2 +437 0x0032 //TX_SILENCE_T +438 0x0000 //TX_A_POST_FLT_WTA +439 0x799A //TX_LAMBDA_PFLT_WTA +440 0x051E //TX_SB_RHO_MEAN2_TH +441 0x051E //TX_SB_RHO_MEAN3_TH +442 0x0000 //TX_HS_RESRV_4 +443 0x0000 //TX_HS_RESRV_5 +444 0x0001 //TX_DOA_VAD_THR_1 +445 0x003C //TX_DOA_VAD_THR_2 +446 0x0028 //TX_DOA_VAD_THR1_0 +447 0x0028 //TX_DOA_VAD_THR1_1 +448 0x0000 //TX_SRC_DOA_RNG_LOW_0A +449 0x001E //TX_SRC_DOA_RNG_HIGH_0A +450 0x005A //TX_DFLT_SRC_DOA_0A +451 0x0000 //TX_SRC_DOA_RNG_LOW_0B +452 0x0000 //TX_SRC_DOA_RNG_HIGH_0B +453 0x0000 //TX_DFLT_SRC_DOA_0B +454 0x0000 //TX_SRC_DOA_RNG_LOW_0C +455 0x0000 //TX_SRC_DOA_RNG_HIGH_0C +456 0x0000 //TX_DFLT_SRC_DOA_0C +457 0x0000 //TX_SRC_DOA_RNG_LOW_0D +458 0x0000 //TX_SRC_DOA_RNG_HIGH_0D +459 0x0000 //TX_DFLT_SRC_DOA_0D +460 0x0000 //TX_SRC_DOA_RNG_LOW_1A +461 0x00B4 //TX_SRC_DOA_RNG_HIGH_1A +462 0x005A //TX_DFLT_SRC_DOA_1A +463 0x0000 //TX_SRC_DOA_RNG_LOW_1B +464 0x00B4 //TX_SRC_DOA_RNG_HIGH_1B +465 0x005A //TX_DFLT_SRC_DOA_1B +466 0x0000 //TX_SRC_DOA_RNG_LOW_1C +467 0x00B4 //TX_SRC_DOA_RNG_HIGH_1C +468 0x005A //TX_DFLT_SRC_DOA_1C +469 0x0000 //TX_SRC_DOA_RNG_LOW_1D +470 0x00B4 //TX_SRC_DOA_RNG_HIGH_1D +471 0x005A //TX_DFLT_SRC_DOA_1D +472 0x0100 //TX_BF_HOLDOFF_T +473 0x7FFF //TX_DOA_COST_FACTOR +474 0x0D9A //TX_MAINTOREFR_TH0 +475 0x071C //TX_DOA_TRK_THR +476 0x012C //TX_DOA_TRACK_HT +477 0x0200 //TX_N1_HOLD_HF +478 0x0100 //TX_N2_HOLD_HF +479 0x2A3D //TX_BF_RESET_THR_HF +480 0x7333 //TX_DOA_SMOOTH +481 0x0800 //TX_MU_BF +482 0x0800 //TX_BF_MU_LF_B2 +483 0x0040 //TX_BF_FC_END_BIN_B2 +484 0x0020 //TX_BF_FC_END_BIN +485 0x0000 //TX_HF_RESRV_25 +486 0x0000 //TX_HF_RESRV_26 +487 0x0007 //TX_N_DOA_SEED +488 0x0001 //TX_FINE_DOA_SEARCH_FLG +489 0x0000 //TX_HF_RESRV_27 +490 0x038E //TX_DLT_SRC_DOA_RNG +491 0x0200 //TX_BF_MU_LF +492 0x0000 //TX_DFLT_SRC_LOC_0 +493 0x7FFF //TX_DFLT_SRC_LOC_1 +494 0x0000 //TX_DFLT_SRC_LOC_2 +495 0x038E //TX_DOA_TRACK_VADTH +496 0x0000 //TX_DOA_TRACK_NEW +497 0x0300 //TX_NOR_OFF_THR +498 0x7C00 //TX_MORE_ON_700HZ_THR +499 0x2000 //TX_MU_BF_ADPT_NS +500 0x0000 //TX_ADAPT_LEN +501 0x6666 //TX_MORE_SNS +502 0x0000 //TX_NOR_OFF_TH1 +503 0x0000 //TX_WIDE_MASK_TH +504 0xD333 //TX_SUBSNRATIOHIGH4MEANBCK_THR +505 0x6000 //TX_C_POST_FLT_CUT +506 0x2000 //TX_RADIODTLV +507 0x0320 //TX_POWER_LINEIN_TH +508 0x0014 //TX_FE_VADCOUNT_TH_FC +509 0x0000 //TX_ECHO_SUPP_FC +510 0x0C80 //TX_ECHO_TH +511 0x6666 //TX_MIC_TO_BFGAIN +512 0x0000 //TX_MICTOBFGAIN0 +513 0x0000 //TX_FASTMUE_TH +514 0x2CCC //TX_DEREVERB_LF_MU +515 0x3200 //TX_DEREVERB_HF_MU +516 0x0007 //TX_DEREVERB_DELAY +517 0x0004 //TX_DEREVERB_COEF_LEN +518 0x0003 //TX_DEREVERB_DNR +519 0x0000 //TX_DEREVERB_ALPHA +520 0x0000 //TX_DEREVERB_BETA +521 0x7FFF //TX_GSC_RTOL_TH +522 0x7FFF //TX_GSC_RTOH_TH +523 0x7E2C //TX_WIDE2_MEANHTH +524 0x0000 //TX_DR_RESRV_5 +525 0x0000 //TX_DR_RESRV_6 +526 0x0000 //TX_DR_RESRV_7 +527 0x0000 //TX_DR_RESRV_8 +528 0x1333 //TX_WIND_MARK_TH +529 0x399A //TX_CORR_THR +530 0x0004 //TX_SNR_THR +531 0x0010 //TX_ENGY_THR +532 0x1770 //TX_CORR_HIGH_TH +533 0x6000 //TX_ENGY_THR_2 +534 0x3400 //TX_MEAN_RTO_THR +535 0x0028 //TX_WNS_ENOISE_MIC0_TH +536 0x3000 //TX_RATIOMICL_TH +537 0x7FFF //TX_CALIG_HS +538 0x0000 //TX_LVL_CTRL +539 0x0010 //TX_WIND_SUPRTO +540 0x0014 //TX_WNS_MIN_G +541 0x0600 //TX_WNS_B_POST_FLT +542 0x3000 //TX_RATIOMICH_TH +543 0xD120 //TX_WIND_INBEAM_L_TH +544 0x0FA0 //TX_WIND_INBEAM_H_TH +545 0x2000 //TX_WNS_RESRV_0 +546 0x59D8 //TX_WNS_RESRV_1 +547 0x0200 //TX_WNS_RESRV_2 +548 0x0000 //TX_WNS_RESRV_3 +549 0x0000 //TX_WNS_RESRV_4 +550 0x0000 //TX_WNS_RESRV_5 +551 0x0000 //TX_WNS_RESRV_6 +552 0x0000 //TX_BVE_NOISE_FLOOR_0 +553 0x0070 //TX_BVE_NOISE_FLOOR_1 +554 0x0070 //TX_BVE_NOISE_FLOOR_2 +555 0x0010 //TX_BVE_NOISE_FLOOR_3 +556 0x0070 //TX_BVE_NOISE_FLOOR_4 +557 0x00B0 //TX_BVE_NOISE_FLOOR_5 +558 0x0E66 //TX_BVE_NOISE_FLOOR_6 +559 0x0050 //TX_BVE_NOISE_FLOOR_7 +560 0x770A //TX_BVE_NOISE_FLOOR_8 +561 0x0000 //TX_BVE_NOISE_FLOOR_9 +562 0x0000 //TX_BVE_IN_N +563 0x0000 //TX_BVE_OUT_N +564 0x0000 //TX_BVE_MICALPHA_DOWN +565 0x0000 //TX_PB_RESRV_1 +566 0x0030 //TX_FDEQ_SUBNUM +567 0x4C4A //TX_FDEQ_GAIN_0 +568 0x4B4F //TX_FDEQ_GAIN_1 +569 0x504B //TX_FDEQ_GAIN_2 +570 0x4A4C //TX_FDEQ_GAIN_3 +571 0x4A49 //TX_FDEQ_GAIN_4 +572 0x4F48 //TX_FDEQ_GAIN_5 +573 0x4A4E //TX_FDEQ_GAIN_6 +574 0x534E //TX_FDEQ_GAIN_7 +575 0x494F //TX_FDEQ_GAIN_8 +576 0x5E6E //TX_FDEQ_GAIN_9 +577 0x787A //TX_FDEQ_GAIN_10 +578 0x6A58 //TX_FDEQ_GAIN_11 +579 0x5051 //TX_FDEQ_GAIN_12 +580 0x5156 //TX_FDEQ_GAIN_13 +581 0x6168 //TX_FDEQ_GAIN_14 +582 0x7678 //TX_FDEQ_GAIN_15 +583 0x7A87 //TX_FDEQ_GAIN_16 +584 0x9898 //TX_FDEQ_GAIN_17 +585 0x9898 //TX_FDEQ_GAIN_18 +586 0x9848 //TX_FDEQ_GAIN_19 +587 0x4848 //TX_FDEQ_GAIN_20 +588 0x4848 //TX_FDEQ_GAIN_21 +589 0x4848 //TX_FDEQ_GAIN_22 +590 0x4848 //TX_FDEQ_GAIN_23 +591 0x0F03 //TX_FDEQ_BIN_0 +592 0x0909 //TX_FDEQ_BIN_1 +593 0x080F //TX_FDEQ_BIN_2 +594 0x0609 //TX_FDEQ_BIN_3 +595 0x0F03 //TX_FDEQ_BIN_4 +596 0x1402 //TX_FDEQ_BIN_5 +597 0x0E13 //TX_FDEQ_BIN_6 +598 0x110F //TX_FDEQ_BIN_7 +599 0x0E0F //TX_FDEQ_BIN_8 +600 0x0E0F //TX_FDEQ_BIN_9 +601 0x080D //TX_FDEQ_BIN_10 +602 0x0F0F //TX_FDEQ_BIN_11 +603 0x0F0F //TX_FDEQ_BIN_12 +604 0x0A0F //TX_FDEQ_BIN_13 +605 0x0809 //TX_FDEQ_BIN_14 +606 0x0A0B //TX_FDEQ_BIN_15 +607 0x0C0D //TX_FDEQ_BIN_16 +608 0x0E0F //TX_FDEQ_BIN_17 +609 0x1013 //TX_FDEQ_BIN_18 +610 0x0A00 //TX_FDEQ_BIN_19 +611 0x0000 //TX_FDEQ_BIN_20 +612 0x0000 //TX_FDEQ_BIN_21 +613 0x0000 //TX_FDEQ_BIN_22 +614 0x0000 //TX_FDEQ_BIN_23 +615 0x0000 //TX_FDEQ_PADDING +616 0x0030 //TX_PREEQ_SUBNUM_MIC0 +617 0x4848 //TX_PREEQ_GAIN_MIC0_0 +618 0x4848 //TX_PREEQ_GAIN_MIC0_1 +619 0x4848 //TX_PREEQ_GAIN_MIC0_2 +620 0x4848 //TX_PREEQ_GAIN_MIC0_3 +621 0x4848 //TX_PREEQ_GAIN_MIC0_4 +622 0x4848 //TX_PREEQ_GAIN_MIC0_5 +623 0x4848 //TX_PREEQ_GAIN_MIC0_6 +624 0x4848 //TX_PREEQ_GAIN_MIC0_7 +625 0x4848 //TX_PREEQ_GAIN_MIC0_8 +626 0x4848 //TX_PREEQ_GAIN_MIC0_9 +627 0x4848 //TX_PREEQ_GAIN_MIC0_10 +628 0x4848 //TX_PREEQ_GAIN_MIC0_11 +629 0x4848 //TX_PREEQ_GAIN_MIC0_12 +630 0x4848 //TX_PREEQ_GAIN_MIC0_13 +631 0x4848 //TX_PREEQ_GAIN_MIC0_14 +632 0x4848 //TX_PREEQ_GAIN_MIC0_15 +633 0x4848 //TX_PREEQ_GAIN_MIC0_16 +634 0x4848 //TX_PREEQ_GAIN_MIC0_17 +635 0x4848 //TX_PREEQ_GAIN_MIC0_18 +636 0x4848 //TX_PREEQ_GAIN_MIC0_19 +637 0x4848 //TX_PREEQ_GAIN_MIC0_20 +638 0x4848 //TX_PREEQ_GAIN_MIC0_21 +639 0x4848 //TX_PREEQ_GAIN_MIC0_22 +640 0x4848 //TX_PREEQ_GAIN_MIC0_23 +641 0x1812 //TX_PREEQ_BIN_MIC0_0 +642 0x0A0A //TX_PREEQ_BIN_MIC0_1 +643 0x0808 //TX_PREEQ_BIN_MIC0_2 +644 0x080A //TX_PREEQ_BIN_MIC0_3 +645 0x0B09 //TX_PREEQ_BIN_MIC0_4 +646 0x0A06 //TX_PREEQ_BIN_MIC0_5 +647 0x0606 //TX_PREEQ_BIN_MIC0_6 +648 0x0605 //TX_PREEQ_BIN_MIC0_7 +649 0x050A //TX_PREEQ_BIN_MIC0_8 +650 0x1505 //TX_PREEQ_BIN_MIC0_9 +651 0x0506 //TX_PREEQ_BIN_MIC0_10 +652 0x0615 //TX_PREEQ_BIN_MIC0_11 +653 0x1516 //TX_PREEQ_BIN_MIC0_12 +654 0x2021 //TX_PREEQ_BIN_MIC0_13 +655 0x2021 //TX_PREEQ_BIN_MIC0_14 +656 0x2021 //TX_PREEQ_BIN_MIC0_15 +657 0x0800 //TX_PREEQ_BIN_MIC0_16 +658 0x0000 //TX_PREEQ_BIN_MIC0_17 +659 0x0000 //TX_PREEQ_BIN_MIC0_18 +660 0x0000 //TX_PREEQ_BIN_MIC0_19 +661 0x0000 //TX_PREEQ_BIN_MIC0_20 +662 0x0000 //TX_PREEQ_BIN_MIC0_21 +663 0x0000 //TX_PREEQ_BIN_MIC0_22 +664 0x0000 //TX_PREEQ_BIN_MIC0_23 +665 0x0030 //TX_PREEQ_SUBNUM_MIC1 +666 0x4848 //TX_PREEQ_GAIN_MIC1_0 +667 0x4848 //TX_PREEQ_GAIN_MIC1_1 +668 0x4848 //TX_PREEQ_GAIN_MIC1_2 +669 0x4848 //TX_PREEQ_GAIN_MIC1_3 +670 0x4848 //TX_PREEQ_GAIN_MIC1_4 +671 0x4848 //TX_PREEQ_GAIN_MIC1_5 +672 0x4A4C //TX_PREEQ_GAIN_MIC1_6 +673 0x4E50 //TX_PREEQ_GAIN_MIC1_7 +674 0x5456 //TX_PREEQ_GAIN_MIC1_8 +675 0x585C //TX_PREEQ_GAIN_MIC1_9 +676 0x5C64 //TX_PREEQ_GAIN_MIC1_10 +677 0x7478 //TX_PREEQ_GAIN_MIC1_11 +678 0x705C //TX_PREEQ_GAIN_MIC1_12 +679 0x4838 //TX_PREEQ_GAIN_MIC1_13 +680 0x3C70 //TX_PREEQ_GAIN_MIC1_14 +681 0x4848 //TX_PREEQ_GAIN_MIC1_15 +682 0x4848 //TX_PREEQ_GAIN_MIC1_16 +683 0x4848 //TX_PREEQ_GAIN_MIC1_17 +684 0x4848 //TX_PREEQ_GAIN_MIC1_18 +685 0x4848 //TX_PREEQ_GAIN_MIC1_19 +686 0x4848 //TX_PREEQ_GAIN_MIC1_20 +687 0x4848 //TX_PREEQ_GAIN_MIC1_21 +688 0x4848 //TX_PREEQ_GAIN_MIC1_22 +689 0x4848 //TX_PREEQ_GAIN_MIC1_23 +690 0x0202 //TX_PREEQ_BIN_MIC1_0 +691 0x0203 //TX_PREEQ_BIN_MIC1_1 +692 0x0303 //TX_PREEQ_BIN_MIC1_2 +693 0x0304 //TX_PREEQ_BIN_MIC1_3 +694 0x0405 //TX_PREEQ_BIN_MIC1_4 +695 0x0506 //TX_PREEQ_BIN_MIC1_5 +696 0x0708 //TX_PREEQ_BIN_MIC1_6 +697 0x0909 //TX_PREEQ_BIN_MIC1_7 +698 0x090B //TX_PREEQ_BIN_MIC1_8 +699 0x0C10 //TX_PREEQ_BIN_MIC1_9 +700 0x1013 //TX_PREEQ_BIN_MIC1_10 +701 0x1414 //TX_PREEQ_BIN_MIC1_11 +702 0x1414 //TX_PREEQ_BIN_MIC1_12 +703 0x1C1E //TX_PREEQ_BIN_MIC1_13 +704 0x1E28 //TX_PREEQ_BIN_MIC1_14 +705 0x462C //TX_PREEQ_BIN_MIC1_15 +706 0x0000 //TX_PREEQ_BIN_MIC1_16 +707 0x0000 //TX_PREEQ_BIN_MIC1_17 +708 0x0000 //TX_PREEQ_BIN_MIC1_18 +709 0x0000 //TX_PREEQ_BIN_MIC1_19 +710 0x0000 //TX_PREEQ_BIN_MIC1_20 +711 0x0000 //TX_PREEQ_BIN_MIC1_21 +712 0x0000 //TX_PREEQ_BIN_MIC1_22 +713 0x0000 //TX_PREEQ_BIN_MIC1_23 +714 0x0030 //TX_PREEQ_SUBNUM_MIC2 +715 0x4848 //TX_PREEQ_GAIN_MIC2_0 +716 0x4848 //TX_PREEQ_GAIN_MIC2_1 +717 0x4848 //TX_PREEQ_GAIN_MIC2_2 +718 0x4848 //TX_PREEQ_GAIN_MIC2_3 +719 0x4848 //TX_PREEQ_GAIN_MIC2_4 +720 0x4848 //TX_PREEQ_GAIN_MIC2_5 +721 0x4848 //TX_PREEQ_GAIN_MIC2_6 +722 0x4848 //TX_PREEQ_GAIN_MIC2_7 +723 0x4848 //TX_PREEQ_GAIN_MIC2_8 +724 0x4848 //TX_PREEQ_GAIN_MIC2_9 +725 0x4848 //TX_PREEQ_GAIN_MIC2_10 +726 0x4848 //TX_PREEQ_GAIN_MIC2_11 +727 0x4848 //TX_PREEQ_GAIN_MIC2_12 +728 0x4848 //TX_PREEQ_GAIN_MIC2_13 +729 0x4848 //TX_PREEQ_GAIN_MIC2_14 +730 0x4848 //TX_PREEQ_GAIN_MIC2_15 +731 0x4848 //TX_PREEQ_GAIN_MIC2_16 +732 0x4848 //TX_PREEQ_GAIN_MIC2_17 +733 0x4848 //TX_PREEQ_GAIN_MIC2_18 +734 0x4848 //TX_PREEQ_GAIN_MIC2_19 +735 0x4848 //TX_PREEQ_GAIN_MIC2_20 +736 0x4848 //TX_PREEQ_GAIN_MIC2_21 +737 0x4848 //TX_PREEQ_GAIN_MIC2_22 +738 0x4848 //TX_PREEQ_GAIN_MIC2_23 +739 0x0E10 //TX_PREEQ_BIN_MIC2_0 +740 0x1010 //TX_PREEQ_BIN_MIC2_1 +741 0x1010 //TX_PREEQ_BIN_MIC2_2 +742 0x1010 //TX_PREEQ_BIN_MIC2_3 +743 0x1010 //TX_PREEQ_BIN_MIC2_4 +744 0x1010 //TX_PREEQ_BIN_MIC2_5 +745 0x1010 //TX_PREEQ_BIN_MIC2_6 +746 0x1010 //TX_PREEQ_BIN_MIC2_7 +747 0x1010 //TX_PREEQ_BIN_MIC2_8 +748 0x1010 //TX_PREEQ_BIN_MIC2_9 +749 0x1010 //TX_PREEQ_BIN_MIC2_10 +750 0x1010 //TX_PREEQ_BIN_MIC2_11 +751 0x1010 //TX_PREEQ_BIN_MIC2_12 +752 0x1010 //TX_PREEQ_BIN_MIC2_13 +753 0x1010 //TX_PREEQ_BIN_MIC2_14 +754 0x0200 //TX_PREEQ_BIN_MIC2_15 +755 0x0000 //TX_PREEQ_BIN_MIC2_16 +756 0x0000 //TX_PREEQ_BIN_MIC2_17 +757 0x0000 //TX_PREEQ_BIN_MIC2_18 +758 0x0000 //TX_PREEQ_BIN_MIC2_19 +759 0x0000 //TX_PREEQ_BIN_MIC2_20 +760 0x0000 //TX_PREEQ_BIN_MIC2_21 +761 0x0000 //TX_PREEQ_BIN_MIC2_22 +762 0x0000 //TX_PREEQ_BIN_MIC2_23 +763 0x0006 //TX_MASKING_ABILITY +764 0x2000 //TX_NND_WEIGHT +765 0x0060 //TX_MIC_CALIBRATION_0 +766 0x0060 //TX_MIC_CALIBRATION_1 +767 0x0070 //TX_MIC_CALIBRATION_2 +768 0x0070 //TX_MIC_CALIBRATION_3 +769 0x0050 //TX_MIC_PWR_BIAS_0 +770 0x0040 //TX_MIC_PWR_BIAS_1 +771 0x0040 //TX_MIC_PWR_BIAS_2 +772 0x0040 //TX_MIC_PWR_BIAS_3 +773 0x0009 //TX_GAIN_LIMIT_0 +774 0x000F //TX_GAIN_LIMIT_1 +775 0x000F //TX_GAIN_LIMIT_2 +776 0x000F //TX_GAIN_LIMIT_3 +777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN +778 0x7FDE //TX_BVE_VAD0_ALPHAUP +779 0x7F3A //TX_BVE_VAD0_ALPHADOWN +780 0x2000 //TX_BVE_GAINWEIGHT_NOFEVADLI +781 0x7F5B //TX_BVE_FEVADLI_ALPHA +782 0x7F19 //TX_BVE_NOVAD0_ALPHAUP +783 0x1000 //TX_TDDRC_ALPHA_UP_01 +784 0x1000 //TX_TDDRC_ALPHA_UP_02 +785 0x1000 //TX_TDDRC_ALPHA_UP_03 +786 0x1000 //TX_TDDRC_ALPHA_UP_04 +787 0x7EB8 //TX_TDDRC_ALPHA_DWN_01 +788 0x7EB8 //TX_TDDRC_ALPHA_DWN_02 +789 0x7EB8 //TX_TDDRC_ALPHA_DWN_03 +790 0x7EB8 //TX_TDDRC_ALPHA_DWN_04 +791 0x7FFF //TX_TDDRC_TD_DRC_LIMIT +792 0x0800 //TX_TDDRC_POST_LIMIT_GAIN +793 0x0000 //TX_TDDRC_RESRV_0 +794 0x0000 //TX_TDDRC_RESRV_1 +795 0x0018 //TX_FDDRC_BAND_MARGIN_0 +796 0x0030 //TX_FDDRC_BAND_MARGIN_1 +797 0x0050 //TX_FDDRC_BAND_MARGIN_2 +798 0x0080 //TX_FDDRC_BAND_MARGIN_3 +799 0x0007 //TX_FDDRC_BLOCK_EXP +800 0x5000 //TX_FDDRC_THRD_2_0 +801 0x5000 //TX_FDDRC_THRD_2_1 +802 0x5000 //TX_FDDRC_THRD_2_2 +803 0x5000 //TX_FDDRC_THRD_2_3 +804 0x6400 //TX_FDDRC_THRD_3_0 +805 0x6400 //TX_FDDRC_THRD_3_1 +806 0x6400 //TX_FDDRC_THRD_3_2 +807 0x6400 //TX_FDDRC_THRD_3_3 +808 0x2000 //TX_FDDRC_SLANT_0_0 +809 0x2000 //TX_FDDRC_SLANT_0_1 +810 0x2000 //TX_FDDRC_SLANT_0_2 +811 0x2000 //TX_FDDRC_SLANT_0_3 +812 0x5333 //TX_FDDRC_SLANT_1_0 +813 0x5333 //TX_FDDRC_SLANT_1_1 +814 0x5333 //TX_FDDRC_SLANT_1_2 +815 0x5333 //TX_FDDRC_SLANT_1_3 +816 0x0010 //TX_DEADMIC_SILENCE_TH +817 0x0600 //TX_MIC_DEGRADE_TH +818 0x0078 //TX_DEADMIC_CNT +819 0x0078 //TX_MIC_DEGRADE_CNT +820 0x0000 //TX_FDDRC_RESRV_4 +821 0x0000 //TX_FDDRC_RESRV_5 +822 0x0000 //TX_FDDRC_RESRV_6 +823 0x7FFF //TX_KS_NOISEPASTE_FACTOR +824 0x0001 //TX_KS_CONFIG +825 0x7FFF //TX_KS_GAIN_MIN +826 0x0000 //TX_KS_RESRV_0 +827 0x0000 //TX_KS_RESRV_1 +828 0x0000 //TX_KS_RESRV_2 +829 0x7C00 //TX_LAMBDA_PKA_FP +830 0x2000 //TX_TPKA_FP +831 0x0080 //TX_MIN_G_FP +832 0x2000 //TX_MAX_G_FP +833 0x0FA0 //TX_FFP_FP_K_METAL +834 0x4000 //TX_A_POST_FLT_FP +835 0x0F5C //TX_RTO_OUTBEAM_TH +836 0x4CCD //TX_TPKA_FP_THD +837 0x0000 //TX_MAX_G_FP_BLK +838 0x0000 //TX_FFP_FADEIN +839 0x0000 //TX_FFP_FADEOUT +840 0x0000 //TX_WHISPERCTH +841 0x0000 //TX_WHISPERHOLDT +842 0x0000 //TX_WHISP_ENTHH +843 0x0000 //TX_WHISP_ENTHL +844 0x0000 //TX_WHISP_RTOTH +845 0x0000 //TX_WHISP_RTOTH2 +846 0x0096 //TX_MUTE_PERIOD +847 0x0000 //TX_FADE_IN_PERIOD +848 0x0100 //TX_FFP_RESRV_2 +849 0x0020 //TX_FFP_RESRV_3 +850 0x0000 //TX_FFP_RESRV_4 +851 0x0000 //TX_FFP_RESRV_5 +852 0x0000 //TX_FFP_RESRV_6 +853 0x0002 //TX_FILTINDX +854 0x0000 //TX_TDDRC_THRD_0 +855 0x0000 //TX_TDDRC_THRD_1 +856 0x1800 //TX_TDDRC_THRD_2 +857 0x1800 //TX_TDDRC_THRD_3 +858 0x3000 //TX_TDDRC_SLANT_0 +859 0x7E00 //TX_TDDRC_SLANT_1 +860 0x1000 //TX_TDDRC_ALPHA_UP_00 +861 0x7EB8 //TX_TDDRC_ALPHA_DWN_00 +862 0x0000 //TX_TDDRC_HMNC_FLAG +863 0x199A //TX_TDDRC_HMNC_GAIN +864 0x0000 //TX_TDDRC_SMT_FLAG +865 0x0CCD //TX_TDDRC_SMT_W +866 0x0504 //TX_TDDRC_DRC_GAIN +867 0x7FFF //TX_TDDRC_LMT_THRD +868 0x0000 //TX_TDDRC_LMT_ALPHA +869 0x0000 //TX_TFMASKLTH +870 0x0000 //TX_TFMASKLTHL +871 0x0CCD //TX_TFMASKHTH +872 0xECCD //TX_TFMASKLTH_BINVAD +873 0xFCCD //TX_TFMASKLTH_NS_EST +874 0xF800 //TX_TFMASKLTH_DOA +875 0x0CCD //TX_TFMASKTH_BLESSCUT +876 0x1000 //TX_B_LESSCUT_RTO_MASK +877 0x2000 //TX_SB_RHO_MEAN_TH_ABN +878 0x2000 //TX_B_POST_FLT_MASK +879 0x0000 //TX_B_POST_FLT_MASK1 +880 0x6333 //TX_GAIN_WIND_MASK +881 0x0000 //TX_TFMASK_BFSTRICT_MUSIC +882 0x0000 //TX_TFMASK_BFSTRICT_NOMUSIC +883 0x7333 //TX_FASTNS_OUTIN_TH +884 0x0CCD //TX_FASTNS_TFMASK_TH +885 0x0CCD //TX_FASTNS_TFMASKBIN_TH1 +886 0x0CCD //TX_FASTNS_TFMASKBIN_TH2 +887 0x0CCD //TX_FASTNS_TFMASKBIN_TH3 +888 0x0028 //TX_FASTNS_ARSPC_TH +889 0xC000 //TX_FASTNS_MASK5_TH +890 0x0810 //TX_POSTSSA_MIN_G_VR_MASK +891 0x1000 //TX_A_LESSCUT_RTO_MASK +892 0x1770 //TX_FASTNS_NOISETH +893 0xC000 //TX_FASTNS_SSA_THLFL +894 0xC000 //TX_FASTNS_SSA_THHFL +895 0xCCCC //TX_FASTNS_SSA_THLFH +896 0xD999 //TX_FASTNS_SSA_THHFH +897 0x2339 //TX_SENDFUNC_REG_MICMUTE +898 0x0021 //TX_SENDFUNC_REG_MICMUTE1 +899 0x02BC //TX_MICMUTE_RATIO_THR +900 0x0140 //TX_MICMUTE_AMP_THR +901 0x0004 //TX_MICMUTE_HPF_IND +902 0x00C0 //TX_MICMUTE_LOG_EYR_TH +903 0x0008 //TX_MICMUTE_CVG_TIME +904 0x0008 //TX_MICMUTE_RELEASE_TIME +905 0x01FE //TX_MIC_VOLUME_MIC0MUTE +906 0x0020 //TX_MICMUTE_EPD_OFFSET_0 +907 0x001E //TX_MICMUTE_FRQ_AEC_L +908 0x7999 //TX_MICMUTE_EAD_THR +909 0x7FFF //TX_MICMUTE_LAMBDA_CB_NLE +910 0x7FFF //TX_MICMUTE_LAMBDA_RE_EST +911 0x4000 //TX_DTD_THR1_MICMUTE_0 +912 0x7000 //TX_DTD_THR1_MICMUTE_1 +913 0x7FFF //TX_DTD_THR1_MICMUTE_2 +914 0x7FFF //TX_DTD_THR1_MICMUTE_3 +915 0x6CCC //TX_DTD_THR2_MICMUTE_0 +916 0x0400 //TX_MICMUTE_MIN_EQ_RE_EST_0 +917 0x0400 //TX_MICMUTE_MIN_EQ_RE_EST_1 +918 0x1000 //TX_MICMUTE_MIN_EQ_RE_EST_2 +919 0x7FFF //TX_MICMUTE_MIN_EQ_RE_EST_3 +920 0x7FFF //TX_MICMUTE_MIN_EQ_RE_EST_4 +921 0x4000 //TX_MICMUTE_C_POST_FLT +922 0x03E8 //TX_MICMUTE_DT_CUT_K +923 0x0001 //TX_MICMUTE_DT_CUT_THR +924 0x03E8 //TX_MICMUTE_DT_CUT_K2 +925 0x0001 //TX_MICMUTE_DT_CUT_THR2 +926 0x0064 //TX_MICMUTE_DT2_HOLD_N +927 0x1000 //TX_MICMUTE_RATIODTH_THCUT +928 0x1000 //TX_MICMUTE_B_POST_FLT_ECHOL +929 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOH +930 0x0400 //TX_MICMUTE_C_POST_FLT_MASK +931 0x7999 //TX_MICMUTE_RATIODTL_CUT_TH +932 0x0258 //TX_MICMUTE_DT_CUT_K1 +933 0x0800 //TX_MICMUTE_N2_SN_EST +934 0xFC00 //TX_MICMUTE_THR_SN_EST_0 +935 0x001C //TX_MICMUTE_MIN_G_CTRL_0 +936 0x6000 //TX_MICMUTE_A_POST_FILT_S_0 +937 0x7000 //TX_MICMUTE_B_POST_FILT_0 +938 0x2710 //TX_MIC1RUB_AMP_THR +939 0x0010 //TX_MIC1MUTE_RATIO_THR +940 0x0450 //TX_MIC1MUTE_AMP_THR +941 0x0008 //TX_MIC1MUTE_CVG_TIME +942 0x0008 //TX_MIC1MUTE_RELEASE_TIME +943 0x0000 //TX_AMS_RESRV_01 +944 0x0000 //TX_AMS_RESRV_02 +945 0x0000 //TX_AMS_RESRV_03 +946 0x0000 //TX_AMS_RESRV_04 +947 0x0000 //TX_AMS_RESRV_05 +948 0x0000 //TX_AMS_RESRV_06 +949 0x0000 //TX_AMS_RESRV_07 +950 0x0000 //TX_AMS_RESRV_08 +951 0x0000 //TX_AMS_RESRV_09 +952 0x0000 //TX_AMS_RESRV_10 +953 0x0000 //TX_AMS_RESRV_11 +954 0x0000 //TX_AMS_RESRV_12 +955 0x0000 //TX_AMS_RESRV_13 +956 0x0000 //TX_AMS_RESRV_14 +957 0x0000 //TX_AMS_RESRV_15 +958 0x0000 //TX_AMS_RESRV_16 +959 0x0000 //TX_AMS_RESRV_17 +960 0x0000 //TX_AMS_RESRV_18 +961 0x0000 //TX_AMS_RESRV_19 +#RX +0 0x003C //RX_RECVFUNC_MODE_0 +1 0x0000 //RX_RECVFUNC_MODE_1 +2 0x0004 //RX_SAMPLINGFREQ_SIG +3 0x0004 //RX_SAMPLINGFREQ_PROC +4 0x000A //RX_FRAME_SZ +5 0x0000 //RX_DELAY_OPT +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +10 0x0722 //RX_PGA +11 0x7FFF //RX_A_HP +12 0x4000 //RX_B_PE +13 0x5800 //RX_THR_PITCH_DET_0 +14 0x5000 //RX_THR_PITCH_DET_1 +15 0x4000 //RX_THR_PITCH_DET_2 +16 0x0008 //RX_PITCH_BFR_LEN +17 0x0003 //RX_SBD_PITCH_DET +18 0x0100 //RX_PP_RESRV_0 +19 0x0020 //RX_PP_RESRV_1 +20 0x0600 //RX_N_SN_EST +21 0x000C //RX_N2_SN_EST +22 0x000F //RX_NS_LVL_CTRL +23 0xF800 //RX_THR_SN_EST +24 0x7E00 //RX_LAMBDA_PFILT +25 0x000A //RX_FENS_RESRV_0 +26 0x0190 //RX_FENS_RESRV_1 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +30 0x0002 //RX_EXTRA_NS_L +31 0x0800 //RX_EXTRA_NS_A +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +35 0x199A //RX_A_POST_FLT +36 0x0000 //RX_LMT_THRD +37 0x4000 //RX_LMT_ALPHA +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +111 0x0002 //RX_FILTINDX +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +125 0x7C00 //RX_LAMBDA_PKA_FP +126 0x2000 //RX_TPKA_FP +127 0x2000 //RX_MIN_G_FP +128 0x0080 //RX_MAX_G_FP +129 0x000D //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +131 0x0000 //RX_MAXLEVEL_CNG +132 0x3000 //RX_BWE_UV_TH +133 0x3000 //RX_BWE_UV_TH2 +134 0x1800 //RX_BWE_UV_TH3 +135 0x1000 //RX_BWE_V_TH +136 0x04CD //RX_BWE_GAIN1_V_TH1 +137 0x0F33 //RX_BWE_GAIN1_V_TH2 +138 0x7333 //RX_BWE_UV_EQ +139 0x199A //RX_BWE_V_EQ +140 0x7333 //RX_BWE_TONE_TH +141 0x0004 //RX_BWE_UV_HOLD_T +142 0x6CCD //RX_BWE_GAIN2_ALPHA +143 0x799A //RX_BWE_GAIN3_ALPHA +144 0x001E //RX_BWE_CUTOFF +145 0x3000 //RX_BWE_GAINFILL +146 0x3200 //RX_BWE_MAXTH_TONE +147 0x2000 //RX_BWE_EQ_0 +148 0x2000 //RX_BWE_EQ_1 +149 0x2000 //RX_BWE_EQ_2 +150 0x2000 //RX_BWE_EQ_3 +151 0x2000 //RX_BWE_EQ_4 +152 0x2000 //RX_BWE_EQ_5 +153 0x2000 //RX_BWE_EQ_6 +154 0x0000 //RX_BWE_RESRV_0 +155 0x0000 //RX_BWE_RESRV_1 +156 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x000D //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0016 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0024 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x003A //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0059 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0090 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#RX 2 +157 0x003C //RX_RECVFUNC_MODE_0 +158 0x0000 //RX_RECVFUNC_MODE_1 +159 0x0004 //RX_SAMPLINGFREQ_SIG +160 0x0004 //RX_SAMPLINGFREQ_PROC +161 0x000A //RX_FRAME_SZ +162 0x0000 //RX_DELAY_OPT +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +167 0x0722 //RX_PGA +168 0x7FFF //RX_A_HP +169 0x4000 //RX_B_PE +170 0x5800 //RX_THR_PITCH_DET_0 +171 0x5000 //RX_THR_PITCH_DET_1 +172 0x4000 //RX_THR_PITCH_DET_2 +173 0x0008 //RX_PITCH_BFR_LEN +174 0x0003 //RX_SBD_PITCH_DET +175 0x0100 //RX_PP_RESRV_0 +176 0x0020 //RX_PP_RESRV_1 +177 0x0600 //RX_N_SN_EST +178 0x000C //RX_N2_SN_EST +179 0x000F //RX_NS_LVL_CTRL +180 0xF800 //RX_THR_SN_EST +181 0x7E00 //RX_LAMBDA_PFILT +182 0x000A //RX_FENS_RESRV_0 +183 0x0190 //RX_FENS_RESRV_1 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +187 0x0002 //RX_EXTRA_NS_L +188 0x0800 //RX_EXTRA_NS_A +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +192 0x199A //RX_A_POST_FLT +193 0x0000 //RX_LMT_THRD +194 0x4000 //RX_LMT_ALPHA +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +268 0x0002 //RX_FILTINDX +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +282 0x7C00 //RX_LAMBDA_PKA_FP +283 0x2000 //RX_TPKA_FP +284 0x2000 //RX_MIN_G_FP +285 0x0080 //RX_MAX_G_FP +286 0x000D //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +288 0x0000 //RX_MAXLEVEL_CNG +289 0x3000 //RX_BWE_UV_TH +290 0x3000 //RX_BWE_UV_TH2 +291 0x1800 //RX_BWE_UV_TH3 +292 0x1000 //RX_BWE_V_TH +293 0x04CD //RX_BWE_GAIN1_V_TH1 +294 0x0F33 //RX_BWE_GAIN1_V_TH2 +295 0x7333 //RX_BWE_UV_EQ +296 0x199A //RX_BWE_V_EQ +297 0x7333 //RX_BWE_TONE_TH +298 0x0004 //RX_BWE_UV_HOLD_T +299 0x6CCD //RX_BWE_GAIN2_ALPHA +300 0x799A //RX_BWE_GAIN3_ALPHA +301 0x001E //RX_BWE_CUTOFF +302 0x3000 //RX_BWE_GAINFILL +303 0x3200 //RX_BWE_MAXTH_TONE +304 0x2000 //RX_BWE_EQ_0 +305 0x2000 //RX_BWE_EQ_1 +306 0x2000 //RX_BWE_EQ_2 +307 0x2000 //RX_BWE_EQ_3 +308 0x2000 //RX_BWE_EQ_4 +309 0x2000 //RX_BWE_EQ_5 +310 0x2000 //RX_BWE_EQ_6 +311 0x0000 //RX_BWE_RESRV_0 +312 0x0000 //RX_BWE_RESRV_1 +313 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x000D //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0016 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0024 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x003A //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0059 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0090 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 + +#CASE_NAME HANDSET-HANDSET-CUSTOM1-FB +#PARAM_MODE FULL +#PARAM_TYPE TX+2RX +#TOTAL_CUSTOM_STEP 7+7 +#TX +0 0x0000 //TX_OPERATION_MODE_0 +1 0x0000 //TX_OPERATION_MODE_1 +2 0x0026 //TX_PATCH_REG +3 0x6B76 //TX_SENDFUNC_MODE_0 +4 0x0001 //TX_SENDFUNC_MODE_1 +5 0x0002 //TX_NUM_MIC +6 0x0004 //TX_SAMPLINGFREQ_SIG +7 0x0004 //TX_SAMPLINGFREQ_PROC +8 0x000A //TX_FRAME_SZ_SIG +9 0x000A //TX_FRAME_SZ +10 0x0000 //TX_DELAY_OPT +11 0x0028 //TX_MAX_TAIL_LENGTH +12 0x0001 //TX_NUM_LOUTCHN +13 0x0001 //TX_MAXNUM_AECREF +14 0x0000 //TX_DBG_FUNC_REG +15 0x0000 //TX_DBG_FUNC_REG1 +16 0x0000 //TX_SYS_RESRV_0 +17 0x0000 //TX_SYS_RESRV_1 +18 0x0000 //TX_SYS_RESRV_2 +19 0x0000 //TX_SYS_RESRV_3 +20 0x0000 //TX_DIST2REF0 +21 0x00A4 //TX_DIST2REF1 +22 0x0000 //TX_DIST2REF_02 +23 0x0000 //TX_DIST2REF_03 +24 0x0000 //TX_DIST2REF_04 +25 0x0000 //TX_DIST2REF_05 +26 0x0000 //TX_MMIC +27 0x1000 //TX_PGA_0 +28 0x1000 //TX_PGA_1 +29 0x1000 //TX_PGA_2 +30 0x0000 //TX_PGA_3 +31 0x0000 //TX_PGA_4 +32 0x0000 //TX_PGA_5 +33 0x0000 //TX_MIC_PAIRS +34 0x0000 //TX_MIC_PAIRS_HS +35 0x0002 //TX_MICS_FOR_BF +36 0x0000 //TX_MIC_PAIRS_FORL1 +37 0x0002 //TX_MICS_OF_PAIR0 +38 0x0002 //TX_MICS_OF_PAIR1 +39 0x0002 //TX_MICS_OF_PAIR2 +40 0x0002 //TX_MICS_OF_PAIR3 +41 0x0000 //TX_MIC_DATA_SRC0 +42 0x0002 //TX_MIC_DATA_SRC1 +43 0x0001 //TX_MIC_DATA_SRC2 +44 0x0000 //TX_MIC_DATA_SRC3 +45 0x0000 //TX_MIC_PAIR_CH_04 +46 0x0000 //TX_MIC_PAIR_CH_05 +47 0x0000 //TX_MIC_PAIR_CH_10 +48 0x0000 //TX_MIC_PAIR_CH_11 +49 0x0000 //TX_MIC_PAIR_CH_12 +50 0x0000 //TX_MIC_PAIR_CH_13 +51 0x0000 //TX_MIC_PAIR_CH_14 +52 0x05DC //TX_HD_BIN_MASK +53 0x0010 //TX_HD_SUBAND_MASK +54 0x19A1 //TX_HD_FRAME_AVG_MASK +55 0x0320 //TX_HD_MIN_FRQ +56 0x1000 //TX_HD_ALPHA_PSD +57 0x1100 //TX_T_PHPR1 +58 0x0000 //TX_T_PHPR2 +59 0x0000 //TX_T_PTPR +60 0x0000 //TX_T_PNPR +61 0x0000 //TX_T_PAPR1 +62 0xEE6C //TX_T_PSDVAT +63 0x0800 //TX_CNT +64 0x4000 //TX_ANTI_HOWL_GAIN +65 0x0001 //TX_MICFORBFMARK_0 +66 0x0001 //TX_MICFORBFMARK_1 +67 0x0001 //TX_MICFORBFMARK_2 +68 0x0001 //TX_MICFORBFMARK_3 +69 0x0001 //TX_MICFORBFMARK_4 +70 0x0001 //TX_MICFORBFMARK_5 +71 0x0000 //TX_DIST2REF_10 +72 0x3A66 //TX_DIST2REF_11 +73 0x0000 //TX_DIST2REF2 +74 0x0000 //TX_DIST2REF_13 +75 0x0000 //TX_DIST2REF_14 +76 0x0000 //TX_DIST2REF_15 +77 0x0000 //TX_DIST2REF_20 +78 0x0000 //TX_DIST2REF_21 +79 0x0000 //TX_DIST2REF_22 +80 0x0000 //TX_DIST2REF_23 +81 0x0000 //TX_DIST2REF_24 +82 0x0000 //TX_DIST2REF_25 +83 0x0000 //TX_DIST2REF_30 +84 0x0000 //TX_DIST2REF_31 +85 0x0000 //TX_DIST2REF_32 +86 0x0000 //TX_DIST2REF_33 +87 0x0000 //TX_DIST2REF_34 +88 0x0000 //TX_DIST2REF_35 +89 0x0000 //TX_MIC_LOC_00 +90 0x0000 //TX_MIC_LOC_01 +91 0x0000 //TX_MIC_LOC_02 +92 0x0000 //TX_MIC_LOC_03 +93 0x0000 //TX_MIC_LOC_04 +94 0x0000 //TX_MIC_LOC_05 +95 0x0000 //TX_MIC_LOC_10 +96 0x0000 //TX_MIC_LOC_11 +97 0x0000 //TX_MIC_LOC_12 +98 0x0000 //TX_MIC_LOC_13 +99 0x0000 //TX_MIC_LOC_14 +100 0x0000 //TX_MIC_LOC_15 +101 0x0000 //TX_MIC_LOC_20 +102 0x0000 //TX_MIC_LOC_21 +103 0x0000 //TX_MIC_LOC_22 +104 0x0000 //TX_MIC_LOC_23 +105 0x0000 //TX_MIC_LOC_24 +106 0x0000 //TX_MIC_LOC_25 +107 0x0200 //TX_MIC_REFBLK_VOLUME +108 0x0AAC //TX_MIC_BLOCK_VOLUME +109 0x0000 //TX_INVERSE_MASK +110 0x0000 //TX_ADCS_MASK +111 0x04D0 //TX_ADCS_GAIN +112 0x4000 //TX_NFC_GAINFAC +113 0x0000 //TX_MAINMIC_BLKFACTOR +114 0x0000 //TX_REFMIC_BLKFACTOR +115 0x0000 //TX_BLMIC_BLKFACTOR +116 0x0000 //TX_BRMIC_BLKFACTOR +117 0x0031 //TX_MICBLK_START_BIN +118 0x0060 //TX_MICBLK_END_BIN +119 0x0015 //TX_MICBLK_FE_HOLD +120 0xFFF2 //TX_MICBLK_MR_EXP_TH +121 0xFFF2 //TX_MICBLK_LR_EXP_TH +122 0x0000 //TX_FENE_HOLD +123 0x4000 //TX_FE_ENER_TH_MTS +124 0x0004 //TX_FE_ENER_TH_EXP +125 0x6000 //TX_C_POST_FLT_MIC_MAINBLK +126 0x6000 //TX_C_POST_FLT_MIC_REFBLK +127 0x0010 //TX_MIC_BLOCK_N +128 0x7E56 //TX_A_HP +129 0x4000 //TX_B_PE +130 0x1800 //TX_THR_PITCH_DET_0 +131 0x1000 //TX_THR_PITCH_DET_1 +132 0x0800 //TX_THR_PITCH_DET_2 +133 0x0008 //TX_PITCH_BFR_LEN +134 0x0003 //TX_SBD_PITCH_DET +135 0x0050 //TX_TD_AEC_L +136 0x4000 //TX_MU0_UNP_TD_AEC +137 0x1000 //TX_MU0_PTD_TD_AEC +138 0x0000 //TX_PP_RESRV_0 +139 0x2A94 //TX_PP_RESRV_1 +140 0x55F0 //TX_PP_RESRV_2 +141 0x0000 //TX_PP_RESRV_3 +142 0x0000 //TX_PP_RESRV_4 +143 0x0000 //TX_PP_RESRV_5 +144 0x0000 //TX_PP_RESRV_6 +145 0x0000 //TX_PP_RESRV_7 +146 0x0028 //TX_TAIL_LENGTH +147 0x0080 //TX_AEC_REF_GAIN_0 +148 0x0800 //TX_AEC_REF_GAIN_1 +149 0x0800 //TX_AEC_REF_GAIN_2 +150 0x7900 //TX_EAD_THR +151 0x2000 //TX_THR_RE_EST +152 0x0400 //TX_MIN_EQ_RE_EST_0 +153 0x0400 //TX_MIN_EQ_RE_EST_1 +154 0x0800 //TX_MIN_EQ_RE_EST_2 +155 0x0800 //TX_MIN_EQ_RE_EST_3 +156 0x1000 //TX_MIN_EQ_RE_EST_4 +157 0x1000 //TX_MIN_EQ_RE_EST_5 +158 0x1000 //TX_MIN_EQ_RE_EST_6 +159 0x1000 //TX_MIN_EQ_RE_EST_7 +160 0x1000 //TX_MIN_EQ_RE_EST_8 +161 0x1000 //TX_MIN_EQ_RE_EST_9 +162 0x1000 //TX_MIN_EQ_RE_EST_10 +163 0x1000 //TX_MIN_EQ_RE_EST_11 +164 0x1000 //TX_MIN_EQ_RE_EST_12 +165 0x3000 //TX_LAMBDA_RE_EST +166 0x1000 //TX_LAMBDA_CB_NLE +167 0x1800 //TX_C_POST_FLT +168 0x4000 //TX_GAIN_NP +169 0x003C //TX_SE_HOLD_N +170 0x0046 //TX_DT_HOLD_N +171 0x03E8 //TX_DT2_HOLD_N +172 0x6666 //TX_AEC_RESRV_0 +173 0x0000 //TX_AEC_RESRV_1 +174 0x0014 //TX_AEC_RESRV_2 +175 0x0000 //TX_MIC_DELAY_LENGTH +176 0x0000 //TX_REF_DELAY_LENGTH +177 0x0000 //TX_ADD_LINEIN_GAINL +178 0x0000 //TX_ADD_LINEIN_GAINH +179 0x0000 //TX_MIN_EQ_RE_EST_14 +180 0x0000 //TX_DTD_THR1_8 +181 0x7FFF //TX_DTD_THR2_8 +182 0x0000 //TX_DTD_MIC_BLK2 +183 0x0008 //TX_FRQ_LIN_LEN +184 0x7FFF //TX_FRQ_AEC_LEN_RHO +185 0x6000 //TX_MU0_UNP_FRQ_AEC +186 0x4000 //TX_MU0_PTD_FRQ_AEC +187 0x000A //TX_MINENOISETH +188 0x0800 //TX_MU0_RE_EST +189 0x0001 //TX_AEC_NUM_CH +190 0x0000 //TX_BIGECHOATTENUATION_MAX +191 0x2000 //TX_A_POST_FLT_MICBLK +192 0x0000 //TX_BLKENERTH +193 0x0000 //TX_BLKENERHIGHTH +194 0x0000 //TX_NORMENERTH +195 0x0000 //TX_NORMENERHIGHTH +196 0x0000 //TX_NORMENERHIGHTHL +197 0x7000 //TX_DTD_THR1_0 +198 0x7000 //TX_DTD_THR1_1 +199 0x7000 //TX_DTD_THR1_2 +200 0x7F00 //TX_DTD_THR1_3 +201 0x7F00 //TX_DTD_THR1_4 +202 0x7F00 //TX_DTD_THR1_5 +203 0x7F00 //TX_DTD_THR1_6 +204 0x2000 //TX_DTD_THR2_0 +205 0x2000 //TX_DTD_THR2_1 +206 0x2000 //TX_DTD_THR2_2 +207 0x1000 //TX_DTD_THR2_3 +208 0x1000 //TX_DTD_THR2_4 +209 0x1000 //TX_DTD_THR2_5 +210 0x1000 //TX_DTD_THR2_6 +211 0x6000 //TX_DTD_THR3 +212 0x0177 //TX_SPK_CUT_K +213 0x1B58 //TX_DT_CUT_K +214 0x0100 //TX_DT_CUT_THR +215 0x04EB //TX_COMFORT_G +216 0x01F4 //TX_POWER_YOUT_TH +217 0x4000 //TX_FDPFGAINECHO +218 0x0000 //TX_DTD_HD_THR +219 0x0000 //TX_SPK_CUT_K_S +220 0x0000 //TX_DTD_MIC_BLK +221 0x0400 //TX_ADPT_STRICT_L +222 0x0200 //TX_ADPT_STRICT_H +223 0x0C00 //TX_RATIO_DT_L_TH_LOW +224 0x2000 //TX_RATIO_DT_H_TH_LOW +225 0x1800 //TX_RATIO_DT_L_TH_HIGH +226 0x3000 //TX_RATIO_DT_H_TH_HIGH +227 0x0A00 //TX_RATIO_DT_L0_TH +228 0x7000 //TX_B_POST_FILT_ECHO_L +229 0x7FFF //TX_B_POST_FILT_ECHO_H +230 0x0200 //TX_MIN_G_CTRL_ECHO +231 0x7FFF //TX_B_LESSCUT_RTO_ECHO +232 0x0000 //TX_EPD_OFFSET_00 +233 0x0000 //TX_EPD_OFFST_01 +234 0x1388 //TX_RATIO_DT_L0_TH_HIGH +235 0x3A98 //TX_RATIO_DT_H_TH_CUT +236 0x7FFF //TX_MIN_EQ_RE_EST_13 +237 0x0000 //TX_DTD_THR1_7 +238 0x0000 //TX_DTD_THR2_7 +239 0x0800 //TX_DT_RESRV_7 +240 0x0800 //TX_DT_RESRV_8 +241 0x0000 //TX_DT_RESRV_9 +242 0xF600 //TX_THR_SN_EST_0 +243 0xFA00 //TX_THR_SN_EST_1 +244 0xFA00 //TX_THR_SN_EST_2 +245 0xF800 //TX_THR_SN_EST_3 +246 0xF800 //TX_THR_SN_EST_4 +247 0xF800 //TX_THR_SN_EST_5 +248 0xF800 //TX_THR_SN_EST_6 +249 0xF700 //TX_THR_SN_EST_7 +250 0x0000 //TX_DELTA_THR_SN_EST_0 +251 0x0200 //TX_DELTA_THR_SN_EST_1 +252 0x0200 //TX_DELTA_THR_SN_EST_2 +253 0x0200 //TX_DELTA_THR_SN_EST_3 +254 0x0100 //TX_DELTA_THR_SN_EST_4 +255 0x0200 //TX_DELTA_THR_SN_EST_5 +256 0x0100 //TX_DELTA_THR_SN_EST_6 +257 0x0200 //TX_DELTA_THR_SN_EST_7 +258 0x4000 //TX_LAMBDA_NN_EST_0 +259 0x4000 //TX_LAMBDA_NN_EST_1 +260 0x4000 //TX_LAMBDA_NN_EST_2 +261 0x4000 //TX_LAMBDA_NN_EST_3 +262 0x4000 //TX_LAMBDA_NN_EST_4 +263 0x4000 //TX_LAMBDA_NN_EST_5 +264 0x4000 //TX_LAMBDA_NN_EST_6 +265 0x4000 //TX_LAMBDA_NN_EST_7 +266 0x0400 //TX_N_SN_EST +267 0x001E //TX_INBEAM_T +268 0x0041 //TX_INBEAMHOLDT +269 0x2000 //TX_G_STRICT +270 0x2000 //TX_EQ_THR_BF +271 0x799A //TX_LAMBDA_EQ_BF +272 0x1000 //TX_NE_RTO_TH +273 0x1000 //TX_NE_RTO_TH_L +274 0x1000 //TX_MAINREFRTOH_TH_H +275 0x0600 //TX_MAINREFRTOH_TH_L +276 0x2000 //TX_MAINREFRTO_TH_H +277 0x1400 //TX_MAINREFRTO_TH_L +278 0x0000 //TX_MAINREFRTO_TH_EQ +279 0x1000 //TX_B_POST_FLT_0 +280 0x2000 //TX_B_POST_FLT_1 +281 0x0014 //TX_NS_LVL_CTRL_0 +282 0x0016 //TX_NS_LVL_CTRL_1 +283 0x0016 //TX_NS_LVL_CTRL_2 +284 0x0018 //TX_NS_LVL_CTRL_3 +285 0x0016 //TX_NS_LVL_CTRL_4 +286 0x0012 //TX_NS_LVL_CTRL_5 +287 0x0016 //TX_NS_LVL_CTRL_6 +288 0x0017 //TX_NS_LVL_CTRL_7 +289 0x000E //TX_MIN_GAIN_S_0 +290 0x0007 //TX_MIN_GAIN_S_1 +291 0x0012 //TX_MIN_GAIN_S_2 +292 0x0010 //TX_MIN_GAIN_S_3 +293 0x0012 //TX_MIN_GAIN_S_4 +294 0x0012 //TX_MIN_GAIN_S_5 +295 0x0012 //TX_MIN_GAIN_S_6 +296 0x0012 //TX_MIN_GAIN_S_7 +297 0x6000 //TX_NMOS_SUP +298 0x0000 //TX_NS_MAX_PRI_SNR_TH +299 0x0000 //TX_NMOS_SUP_MENSA +300 0x7FFF //TX_SNRI_SUP_0 +301 0x6000 //TX_SNRI_SUP_1 +302 0x6000 //TX_SNRI_SUP_2 +303 0x6000 //TX_SNRI_SUP_3 +304 0x6000 //TX_SNRI_SUP_4 +305 0x6000 //TX_SNRI_SUP_5 +306 0x6000 //TX_SNRI_SUP_6 +307 0x6000 //TX_SNRI_SUP_7 +308 0x6000 //TX_THR_LFNS +309 0x0017 //TX_G_LFNS +310 0x09C4 //TX_GAIN0_NTH +311 0x000A //TX_MUSIC_MORENS +312 0x7FFF //TX_A_POST_FILT_0 +313 0x2000 //TX_A_POST_FILT_1 +314 0x4000 //TX_A_POST_FILT_S_0 +315 0x4000 //TX_A_POST_FILT_S_1 +316 0x4000 //TX_A_POST_FILT_S_2 +317 0x4000 //TX_A_POST_FILT_S_3 +318 0x4000 //TX_A_POST_FILT_S_4 +319 0x4000 //TX_A_POST_FILT_S_5 +320 0x5000 //TX_A_POST_FILT_S_6 +321 0x7000 //TX_A_POST_FILT_S_7 +322 0x1000 //TX_B_POST_FILT_0 +323 0x2000 //TX_B_POST_FILT_1 +324 0x2000 //TX_B_POST_FILT_2 +325 0x2000 //TX_B_POST_FILT_3 +326 0x2000 //TX_B_POST_FILT_4 +327 0x2000 //TX_B_POST_FILT_5 +328 0x3000 //TX_B_POST_FILT_6 +329 0x3000 //TX_B_POST_FILT_7 +330 0x1000 //TX_B_LESSCUT_RTO_S_0 +331 0x1000 //TX_B_LESSCUT_RTO_S_1 +332 0x1000 //TX_B_LESSCUT_RTO_S_2 +333 0x1000 //TX_B_LESSCUT_RTO_S_3 +334 0x1000 //TX_B_LESSCUT_RTO_S_4 +335 0x1000 //TX_B_LESSCUT_RTO_S_5 +336 0x1000 //TX_B_LESSCUT_RTO_S_6 +337 0x1000 //TX_B_LESSCUT_RTO_S_7 +338 0x7E14 //TX_LAMBDA_PFILT +339 0x7C29 //TX_LAMBDA_PFILT_S_0 +340 0x7C29 //TX_LAMBDA_PFILT_S_1 +341 0x7C29 //TX_LAMBDA_PFILT_S_2 +342 0x7C29 //TX_LAMBDA_PFILT_S_3 +343 0x7C29 //TX_LAMBDA_PFILT_S_4 +344 0x7C29 //TX_LAMBDA_PFILT_S_5 +345 0x7C29 //TX_LAMBDA_PFILT_S_6 +346 0x7C29 //TX_LAMBDA_PFILT_S_7 +347 0x07D0 //TX_K_PEPPER +348 0x0800 //TX_A_PEPPER +349 0x1D4C //TX_K_PEPPER_HF +350 0x0400 //TX_A_PEPPER_HF +351 0x0001 //TX_HMNC_BST_FLG +352 0x4000 //TX_HMNC_BST_THR +353 0x0800 //TX_DT_BINVAD_TH_0 +354 0x0800 //TX_DT_BINVAD_TH_1 +355 0x0800 //TX_DT_BINVAD_TH_2 +356 0x0800 //TX_DT_BINVAD_TH_3 +357 0x0000 //TX_DT_BINVAD_ENDF +358 0x1000 //TX_C_POST_FLT_DT +359 0x7FFF //TX_NS_B_POST_FLT_LESSCUT +360 0x0100 //TX_DT_BOOST +361 0x0000 //TX_BF_SGRAD_FLG +362 0x0005 //TX_BF_DVG_TH +363 0x001E //TX_SN_C_F +364 0x0000 //TX_K_APT +365 0x0001 //TX_NOISEDET +366 0x0190 //TX_NDETCT +367 0x000A //TX_NOISE_TH_0 +368 0x1B58 //TX_NOISE_TH_0_2 +369 0x2134 //TX_NOISE_TH_0_3 +370 0x00C6 //TX_NOISE_TH_1 +371 0x0DAC //TX_NOISE_TH_2 +372 0x2EE0 //TX_NOISE_TH_3 +373 0x47E0 //TX_NOISE_TH_4 +374 0x57E4 //TX_NOISE_TH_5 +375 0x4BD6 //TX_NOISE_TH_5_2 +376 0x0001 //TX_NOISE_TH_5_3 +377 0x4E20 //TX_NOISE_TH_5_4 +378 0x39DF //TX_NOISE_TH_6 +379 0x0014 //TX_MINENOISE_TH +380 0xD508 //TX_MORENS_TFMASK_TH +381 0x0001 //TX_DRC_QUIET_FLOOR +382 0x6D60 //TX_RATIODTL_CUT_TH +383 0x1482 //TX_DT_CUT_K1 +384 0x00A5 //TX_OUT_ENER_S_TH_CLEAN +385 0x00A5 //TX_OUT_ENER_S_TH_LESSCLEAN +386 0x00A5 //TX_OUT_ENER_S_TH_NOISY +387 0x0029 //TX_OUT_ENER_TH_NOISE +388 0x0200 //TX_OUT_ENER_TH_SPEECH +389 0x2000 //TX_SN_NPB_GAIN +390 0x0000 //TX_NN_NPB_GAIN +391 0x3000 //TX_POST_MASK_SUP_HSNE +392 0x07D0 //TX_TAIL_DET_TH +393 0x4000 //TX_B_LESSCUT_RTO_WTA +394 0x0000 //TX_MEL_G_R +395 0x0080 //TX_SUPHIGH_TH +396 0x0000 //TX_MASK_G_R +397 0x0002 //TX_EXTRA_NS_L +398 0x1800 //TX_C_POST_FLT_MASK +399 0x7FFF //TX_A_POST_FLT_WNS +400 0x0148 //TX_MIN_G_LOW300HZ +401 0x0004 //TX_MAXLEVEL_CNG +402 0x00B4 //TX_STN_NOISE_TH +403 0x4000 //TX_POST_MASK_SUP +404 0x7FFF //TX_POST_MASK_ADJUST +405 0x00C8 //TX_NS_ENOISE_MIC0_TH +406 0x0014 //TX_MINENOISE_MIC0_TH +407 0x012C //TX_MINENOISE_MIC0_S_TH +408 0x2900 //TX_MIN_G_CTRL_SSNS +409 0x0800 //TX_METAL_RTO_THR +410 0x0FA0 //TX_NS_FP_K_METAL +411 0x3A98 //TX_NOISEDET_BOOST_TH +412 0x0FA0 //TX_NSMOOTH_TH +413 0x0000 //TX_NS_RESRV_8 +414 0x1800 //TX_RHO_UPB +415 0x2328 //TX_N_HOLD_HS +416 0x006E //TX_N_RHO_BFR0 +417 0x7FFF //TX_LAMBDA_ARSP_EST +418 0x0100 //TX_EXTRA_GAIN_MICBLOCK +419 0x0333 //TX_THR_STD_NSR +420 0x019A //TX_THR_STD_PLH +421 0x03E8 //TX_N_HOLD_STD +422 0x0066 //TX_THR_STD_RHO +423 0x2800 //TX_BF_RESET_THR_HS +424 0x0CCD //TX_SB_RTO_MEAN_TH +425 0x0300 //TX_SB_RHO_MEAN_TH_NTALK +426 0x2000 //TX_SB_RTO_MEAN_TH_ABN +427 0x2EE0 //TX_SB_RTO_MEAN_TH_RUB +428 0x0990 //TX_WTA_EN_RTO_TH +429 0x1400 //TX_TOP_ENER_TH_F +430 0x0100 //TX_DESIRED_TALK_HOLDT +431 0x0800 //TX_MIC_BLOCK_FACTOR +432 0x0000 //TX_NSEST_BFRLRNRDC +433 0x0000 //TX_THR_POST_FLT_HS +434 0x0010 //TX_HS_VAD_BIN +435 0x2666 //TX_THR_VAD_HS +436 0x2CCD //TX_MEAN_RTO_MIN_TH2 +437 0x0032 //TX_SILENCE_T +438 0x0000 //TX_A_POST_FLT_WTA +439 0x799A //TX_LAMBDA_PFLT_WTA +440 0x051E //TX_SB_RHO_MEAN2_TH +441 0x051E //TX_SB_RHO_MEAN3_TH +442 0x0000 //TX_HS_RESRV_4 +443 0x0000 //TX_HS_RESRV_5 +444 0x0001 //TX_DOA_VAD_THR_1 +445 0x003C //TX_DOA_VAD_THR_2 +446 0x0028 //TX_DOA_VAD_THR1_0 +447 0x0028 //TX_DOA_VAD_THR1_1 +448 0x0000 //TX_SRC_DOA_RNG_LOW_0A +449 0x001E //TX_SRC_DOA_RNG_HIGH_0A +450 0x005A //TX_DFLT_SRC_DOA_0A +451 0x0000 //TX_SRC_DOA_RNG_LOW_0B +452 0x0000 //TX_SRC_DOA_RNG_HIGH_0B +453 0x0000 //TX_DFLT_SRC_DOA_0B +454 0x0000 //TX_SRC_DOA_RNG_LOW_0C +455 0x0000 //TX_SRC_DOA_RNG_HIGH_0C +456 0x0000 //TX_DFLT_SRC_DOA_0C +457 0x0000 //TX_SRC_DOA_RNG_LOW_0D +458 0x0000 //TX_SRC_DOA_RNG_HIGH_0D +459 0x0000 //TX_DFLT_SRC_DOA_0D +460 0x0000 //TX_SRC_DOA_RNG_LOW_1A +461 0x00B4 //TX_SRC_DOA_RNG_HIGH_1A +462 0x005A //TX_DFLT_SRC_DOA_1A +463 0x0000 //TX_SRC_DOA_RNG_LOW_1B +464 0x00B4 //TX_SRC_DOA_RNG_HIGH_1B +465 0x005A //TX_DFLT_SRC_DOA_1B +466 0x0000 //TX_SRC_DOA_RNG_LOW_1C +467 0x00B4 //TX_SRC_DOA_RNG_HIGH_1C +468 0x005A //TX_DFLT_SRC_DOA_1C +469 0x0000 //TX_SRC_DOA_RNG_LOW_1D +470 0x00B4 //TX_SRC_DOA_RNG_HIGH_1D +471 0x005A //TX_DFLT_SRC_DOA_1D +472 0x0100 //TX_BF_HOLDOFF_T +473 0x7FFF //TX_DOA_COST_FACTOR +474 0x0D9A //TX_MAINTOREFR_TH0 +475 0x071C //TX_DOA_TRK_THR +476 0x012C //TX_DOA_TRACK_HT +477 0x0200 //TX_N1_HOLD_HF +478 0x0100 //TX_N2_HOLD_HF +479 0x2A3D //TX_BF_RESET_THR_HF +480 0x7333 //TX_DOA_SMOOTH +481 0x0800 //TX_MU_BF +482 0x0800 //TX_BF_MU_LF_B2 +483 0x0040 //TX_BF_FC_END_BIN_B2 +484 0x0020 //TX_BF_FC_END_BIN +485 0x0000 //TX_HF_RESRV_25 +486 0x0000 //TX_HF_RESRV_26 +487 0x0007 //TX_N_DOA_SEED +488 0x0001 //TX_FINE_DOA_SEARCH_FLG +489 0x0000 //TX_HF_RESRV_27 +490 0x038E //TX_DLT_SRC_DOA_RNG +491 0x0200 //TX_BF_MU_LF +492 0x0000 //TX_DFLT_SRC_LOC_0 +493 0x7FFF //TX_DFLT_SRC_LOC_1 +494 0x0000 //TX_DFLT_SRC_LOC_2 +495 0x038E //TX_DOA_TRACK_VADTH +496 0x0000 //TX_DOA_TRACK_NEW +497 0x0300 //TX_NOR_OFF_THR +498 0x7C00 //TX_MORE_ON_700HZ_THR +499 0x2000 //TX_MU_BF_ADPT_NS +500 0x0000 //TX_ADAPT_LEN +501 0x6666 //TX_MORE_SNS +502 0x0000 //TX_NOR_OFF_TH1 +503 0x0000 //TX_WIDE_MASK_TH +504 0xD333 //TX_SUBSNRATIOHIGH4MEANBCK_THR +505 0x6000 //TX_C_POST_FLT_CUT +506 0x2000 //TX_RADIODTLV +507 0x0320 //TX_POWER_LINEIN_TH +508 0x0014 //TX_FE_VADCOUNT_TH_FC +509 0x0000 //TX_ECHO_SUPP_FC +510 0x0C80 //TX_ECHO_TH +511 0x6666 //TX_MIC_TO_BFGAIN +512 0x0000 //TX_MICTOBFGAIN0 +513 0x0000 //TX_FASTMUE_TH +514 0x2CCC //TX_DEREVERB_LF_MU +515 0x3200 //TX_DEREVERB_HF_MU +516 0x0007 //TX_DEREVERB_DELAY +517 0x0004 //TX_DEREVERB_COEF_LEN +518 0x0003 //TX_DEREVERB_DNR +519 0x0000 //TX_DEREVERB_ALPHA +520 0x0000 //TX_DEREVERB_BETA +521 0x7FFF //TX_GSC_RTOL_TH +522 0x7FFF //TX_GSC_RTOH_TH +523 0x7E2C //TX_WIDE2_MEANHTH +524 0x0000 //TX_DR_RESRV_5 +525 0x0000 //TX_DR_RESRV_6 +526 0x0000 //TX_DR_RESRV_7 +527 0x0000 //TX_DR_RESRV_8 +528 0x1333 //TX_WIND_MARK_TH +529 0x399A //TX_CORR_THR +530 0x0004 //TX_SNR_THR +531 0x0010 //TX_ENGY_THR +532 0x1770 //TX_CORR_HIGH_TH +533 0x6000 //TX_ENGY_THR_2 +534 0x3400 //TX_MEAN_RTO_THR +535 0x0028 //TX_WNS_ENOISE_MIC0_TH +536 0x3000 //TX_RATIOMICL_TH +537 0x7FFF //TX_CALIG_HS +538 0x0000 //TX_LVL_CTRL +539 0x0010 //TX_WIND_SUPRTO +540 0x0014 //TX_WNS_MIN_G +541 0x0600 //TX_WNS_B_POST_FLT +542 0x3000 //TX_RATIOMICH_TH +543 0xD120 //TX_WIND_INBEAM_L_TH +544 0x0FA0 //TX_WIND_INBEAM_H_TH +545 0x2000 //TX_WNS_RESRV_0 +546 0x59D8 //TX_WNS_RESRV_1 +547 0x0200 //TX_WNS_RESRV_2 +548 0x0000 //TX_WNS_RESRV_3 +549 0x0000 //TX_WNS_RESRV_4 +550 0x0000 //TX_WNS_RESRV_5 +551 0x0000 //TX_WNS_RESRV_6 +552 0x0000 //TX_BVE_NOISE_FLOOR_0 +553 0x0070 //TX_BVE_NOISE_FLOOR_1 +554 0x0070 //TX_BVE_NOISE_FLOOR_2 +555 0x0010 //TX_BVE_NOISE_FLOOR_3 +556 0x0070 //TX_BVE_NOISE_FLOOR_4 +557 0x00B0 //TX_BVE_NOISE_FLOOR_5 +558 0x0E66 //TX_BVE_NOISE_FLOOR_6 +559 0x0050 //TX_BVE_NOISE_FLOOR_7 +560 0x770A //TX_BVE_NOISE_FLOOR_8 +561 0x0000 //TX_BVE_NOISE_FLOOR_9 +562 0x0000 //TX_BVE_IN_N +563 0x0000 //TX_BVE_OUT_N +564 0x0000 //TX_BVE_MICALPHA_DOWN +565 0x0000 //TX_PB_RESRV_1 +566 0x0030 //TX_FDEQ_SUBNUM +567 0x4C4A //TX_FDEQ_GAIN_0 +568 0x4B4F //TX_FDEQ_GAIN_1 +569 0x504B //TX_FDEQ_GAIN_2 +570 0x4A4C //TX_FDEQ_GAIN_3 +571 0x4A49 //TX_FDEQ_GAIN_4 +572 0x4F48 //TX_FDEQ_GAIN_5 +573 0x4A4E //TX_FDEQ_GAIN_6 +574 0x534E //TX_FDEQ_GAIN_7 +575 0x494F //TX_FDEQ_GAIN_8 +576 0x5E6E //TX_FDEQ_GAIN_9 +577 0x787A //TX_FDEQ_GAIN_10 +578 0x6A58 //TX_FDEQ_GAIN_11 +579 0x5051 //TX_FDEQ_GAIN_12 +580 0x5156 //TX_FDEQ_GAIN_13 +581 0x6168 //TX_FDEQ_GAIN_14 +582 0x7678 //TX_FDEQ_GAIN_15 +583 0x7A87 //TX_FDEQ_GAIN_16 +584 0x9898 //TX_FDEQ_GAIN_17 +585 0x9898 //TX_FDEQ_GAIN_18 +586 0x9848 //TX_FDEQ_GAIN_19 +587 0x4848 //TX_FDEQ_GAIN_20 +588 0x4848 //TX_FDEQ_GAIN_21 +589 0x4848 //TX_FDEQ_GAIN_22 +590 0x4848 //TX_FDEQ_GAIN_23 +591 0x0F03 //TX_FDEQ_BIN_0 +592 0x0909 //TX_FDEQ_BIN_1 +593 0x080F //TX_FDEQ_BIN_2 +594 0x0609 //TX_FDEQ_BIN_3 +595 0x0F03 //TX_FDEQ_BIN_4 +596 0x1402 //TX_FDEQ_BIN_5 +597 0x0E13 //TX_FDEQ_BIN_6 +598 0x110F //TX_FDEQ_BIN_7 +599 0x0E0F //TX_FDEQ_BIN_8 +600 0x0E0F //TX_FDEQ_BIN_9 +601 0x080D //TX_FDEQ_BIN_10 +602 0x0F0F //TX_FDEQ_BIN_11 +603 0x0F0F //TX_FDEQ_BIN_12 +604 0x0A0F //TX_FDEQ_BIN_13 +605 0x0809 //TX_FDEQ_BIN_14 +606 0x0A0B //TX_FDEQ_BIN_15 +607 0x0C0D //TX_FDEQ_BIN_16 +608 0x0E0F //TX_FDEQ_BIN_17 +609 0x1013 //TX_FDEQ_BIN_18 +610 0x0A00 //TX_FDEQ_BIN_19 +611 0x0000 //TX_FDEQ_BIN_20 +612 0x0000 //TX_FDEQ_BIN_21 +613 0x0000 //TX_FDEQ_BIN_22 +614 0x0000 //TX_FDEQ_BIN_23 +615 0x0000 //TX_FDEQ_PADDING +616 0x0030 //TX_PREEQ_SUBNUM_MIC0 +617 0x4848 //TX_PREEQ_GAIN_MIC0_0 +618 0x4848 //TX_PREEQ_GAIN_MIC0_1 +619 0x4848 //TX_PREEQ_GAIN_MIC0_2 +620 0x4848 //TX_PREEQ_GAIN_MIC0_3 +621 0x4848 //TX_PREEQ_GAIN_MIC0_4 +622 0x4848 //TX_PREEQ_GAIN_MIC0_5 +623 0x4848 //TX_PREEQ_GAIN_MIC0_6 +624 0x4848 //TX_PREEQ_GAIN_MIC0_7 +625 0x4848 //TX_PREEQ_GAIN_MIC0_8 +626 0x4848 //TX_PREEQ_GAIN_MIC0_9 +627 0x4848 //TX_PREEQ_GAIN_MIC0_10 +628 0x4848 //TX_PREEQ_GAIN_MIC0_11 +629 0x4848 //TX_PREEQ_GAIN_MIC0_12 +630 0x4848 //TX_PREEQ_GAIN_MIC0_13 +631 0x4848 //TX_PREEQ_GAIN_MIC0_14 +632 0x4848 //TX_PREEQ_GAIN_MIC0_15 +633 0x4848 //TX_PREEQ_GAIN_MIC0_16 +634 0x4848 //TX_PREEQ_GAIN_MIC0_17 +635 0x4848 //TX_PREEQ_GAIN_MIC0_18 +636 0x4848 //TX_PREEQ_GAIN_MIC0_19 +637 0x4848 //TX_PREEQ_GAIN_MIC0_20 +638 0x4848 //TX_PREEQ_GAIN_MIC0_21 +639 0x4848 //TX_PREEQ_GAIN_MIC0_22 +640 0x4848 //TX_PREEQ_GAIN_MIC0_23 +641 0x1812 //TX_PREEQ_BIN_MIC0_0 +642 0x0A0A //TX_PREEQ_BIN_MIC0_1 +643 0x0808 //TX_PREEQ_BIN_MIC0_2 +644 0x080A //TX_PREEQ_BIN_MIC0_3 +645 0x0B09 //TX_PREEQ_BIN_MIC0_4 +646 0x0A06 //TX_PREEQ_BIN_MIC0_5 +647 0x0606 //TX_PREEQ_BIN_MIC0_6 +648 0x0605 //TX_PREEQ_BIN_MIC0_7 +649 0x050A //TX_PREEQ_BIN_MIC0_8 +650 0x1505 //TX_PREEQ_BIN_MIC0_9 +651 0x0506 //TX_PREEQ_BIN_MIC0_10 +652 0x0615 //TX_PREEQ_BIN_MIC0_11 +653 0x1516 //TX_PREEQ_BIN_MIC0_12 +654 0x2021 //TX_PREEQ_BIN_MIC0_13 +655 0x2021 //TX_PREEQ_BIN_MIC0_14 +656 0x2021 //TX_PREEQ_BIN_MIC0_15 +657 0x0800 //TX_PREEQ_BIN_MIC0_16 +658 0x0000 //TX_PREEQ_BIN_MIC0_17 +659 0x0000 //TX_PREEQ_BIN_MIC0_18 +660 0x0000 //TX_PREEQ_BIN_MIC0_19 +661 0x0000 //TX_PREEQ_BIN_MIC0_20 +662 0x0000 //TX_PREEQ_BIN_MIC0_21 +663 0x0000 //TX_PREEQ_BIN_MIC0_22 +664 0x0000 //TX_PREEQ_BIN_MIC0_23 +665 0x0030 //TX_PREEQ_SUBNUM_MIC1 +666 0x4848 //TX_PREEQ_GAIN_MIC1_0 +667 0x4848 //TX_PREEQ_GAIN_MIC1_1 +668 0x4848 //TX_PREEQ_GAIN_MIC1_2 +669 0x4848 //TX_PREEQ_GAIN_MIC1_3 +670 0x4848 //TX_PREEQ_GAIN_MIC1_4 +671 0x4848 //TX_PREEQ_GAIN_MIC1_5 +672 0x4A4C //TX_PREEQ_GAIN_MIC1_6 +673 0x4E50 //TX_PREEQ_GAIN_MIC1_7 +674 0x5456 //TX_PREEQ_GAIN_MIC1_8 +675 0x585C //TX_PREEQ_GAIN_MIC1_9 +676 0x5C64 //TX_PREEQ_GAIN_MIC1_10 +677 0x7478 //TX_PREEQ_GAIN_MIC1_11 +678 0x705C //TX_PREEQ_GAIN_MIC1_12 +679 0x4838 //TX_PREEQ_GAIN_MIC1_13 +680 0x3C70 //TX_PREEQ_GAIN_MIC1_14 +681 0x4848 //TX_PREEQ_GAIN_MIC1_15 +682 0x4848 //TX_PREEQ_GAIN_MIC1_16 +683 0x4848 //TX_PREEQ_GAIN_MIC1_17 +684 0x4848 //TX_PREEQ_GAIN_MIC1_18 +685 0x4848 //TX_PREEQ_GAIN_MIC1_19 +686 0x4848 //TX_PREEQ_GAIN_MIC1_20 +687 0x4848 //TX_PREEQ_GAIN_MIC1_21 +688 0x4848 //TX_PREEQ_GAIN_MIC1_22 +689 0x4848 //TX_PREEQ_GAIN_MIC1_23 +690 0x0202 //TX_PREEQ_BIN_MIC1_0 +691 0x0203 //TX_PREEQ_BIN_MIC1_1 +692 0x0303 //TX_PREEQ_BIN_MIC1_2 +693 0x0304 //TX_PREEQ_BIN_MIC1_3 +694 0x0405 //TX_PREEQ_BIN_MIC1_4 +695 0x0506 //TX_PREEQ_BIN_MIC1_5 +696 0x0708 //TX_PREEQ_BIN_MIC1_6 +697 0x0909 //TX_PREEQ_BIN_MIC1_7 +698 0x090B //TX_PREEQ_BIN_MIC1_8 +699 0x0C10 //TX_PREEQ_BIN_MIC1_9 +700 0x1013 //TX_PREEQ_BIN_MIC1_10 +701 0x1414 //TX_PREEQ_BIN_MIC1_11 +702 0x1414 //TX_PREEQ_BIN_MIC1_12 +703 0x1C1E //TX_PREEQ_BIN_MIC1_13 +704 0x1E28 //TX_PREEQ_BIN_MIC1_14 +705 0x462C //TX_PREEQ_BIN_MIC1_15 +706 0x0000 //TX_PREEQ_BIN_MIC1_16 +707 0x0000 //TX_PREEQ_BIN_MIC1_17 +708 0x0000 //TX_PREEQ_BIN_MIC1_18 +709 0x0000 //TX_PREEQ_BIN_MIC1_19 +710 0x0000 //TX_PREEQ_BIN_MIC1_20 +711 0x0000 //TX_PREEQ_BIN_MIC1_21 +712 0x0000 //TX_PREEQ_BIN_MIC1_22 +713 0x0000 //TX_PREEQ_BIN_MIC1_23 +714 0x0030 //TX_PREEQ_SUBNUM_MIC2 +715 0x4848 //TX_PREEQ_GAIN_MIC2_0 +716 0x4848 //TX_PREEQ_GAIN_MIC2_1 +717 0x4848 //TX_PREEQ_GAIN_MIC2_2 +718 0x4848 //TX_PREEQ_GAIN_MIC2_3 +719 0x4848 //TX_PREEQ_GAIN_MIC2_4 +720 0x4848 //TX_PREEQ_GAIN_MIC2_5 +721 0x4848 //TX_PREEQ_GAIN_MIC2_6 +722 0x4848 //TX_PREEQ_GAIN_MIC2_7 +723 0x4848 //TX_PREEQ_GAIN_MIC2_8 +724 0x4848 //TX_PREEQ_GAIN_MIC2_9 +725 0x4848 //TX_PREEQ_GAIN_MIC2_10 +726 0x4848 //TX_PREEQ_GAIN_MIC2_11 +727 0x4848 //TX_PREEQ_GAIN_MIC2_12 +728 0x4848 //TX_PREEQ_GAIN_MIC2_13 +729 0x4848 //TX_PREEQ_GAIN_MIC2_14 +730 0x4848 //TX_PREEQ_GAIN_MIC2_15 +731 0x4848 //TX_PREEQ_GAIN_MIC2_16 +732 0x4848 //TX_PREEQ_GAIN_MIC2_17 +733 0x4848 //TX_PREEQ_GAIN_MIC2_18 +734 0x4848 //TX_PREEQ_GAIN_MIC2_19 +735 0x4848 //TX_PREEQ_GAIN_MIC2_20 +736 0x4848 //TX_PREEQ_GAIN_MIC2_21 +737 0x4848 //TX_PREEQ_GAIN_MIC2_22 +738 0x4848 //TX_PREEQ_GAIN_MIC2_23 +739 0x0E10 //TX_PREEQ_BIN_MIC2_0 +740 0x1010 //TX_PREEQ_BIN_MIC2_1 +741 0x1010 //TX_PREEQ_BIN_MIC2_2 +742 0x1010 //TX_PREEQ_BIN_MIC2_3 +743 0x1010 //TX_PREEQ_BIN_MIC2_4 +744 0x1010 //TX_PREEQ_BIN_MIC2_5 +745 0x1010 //TX_PREEQ_BIN_MIC2_6 +746 0x1010 //TX_PREEQ_BIN_MIC2_7 +747 0x1010 //TX_PREEQ_BIN_MIC2_8 +748 0x1010 //TX_PREEQ_BIN_MIC2_9 +749 0x1010 //TX_PREEQ_BIN_MIC2_10 +750 0x1010 //TX_PREEQ_BIN_MIC2_11 +751 0x1010 //TX_PREEQ_BIN_MIC2_12 +752 0x1010 //TX_PREEQ_BIN_MIC2_13 +753 0x1010 //TX_PREEQ_BIN_MIC2_14 +754 0x0200 //TX_PREEQ_BIN_MIC2_15 +755 0x0000 //TX_PREEQ_BIN_MIC2_16 +756 0x0000 //TX_PREEQ_BIN_MIC2_17 +757 0x0000 //TX_PREEQ_BIN_MIC2_18 +758 0x0000 //TX_PREEQ_BIN_MIC2_19 +759 0x0000 //TX_PREEQ_BIN_MIC2_20 +760 0x0000 //TX_PREEQ_BIN_MIC2_21 +761 0x0000 //TX_PREEQ_BIN_MIC2_22 +762 0x0000 //TX_PREEQ_BIN_MIC2_23 +763 0x0006 //TX_MASKING_ABILITY +764 0x2000 //TX_NND_WEIGHT +765 0x0060 //TX_MIC_CALIBRATION_0 +766 0x0060 //TX_MIC_CALIBRATION_1 +767 0x0070 //TX_MIC_CALIBRATION_2 +768 0x0070 //TX_MIC_CALIBRATION_3 +769 0x0050 //TX_MIC_PWR_BIAS_0 +770 0x0040 //TX_MIC_PWR_BIAS_1 +771 0x0040 //TX_MIC_PWR_BIAS_2 +772 0x0040 //TX_MIC_PWR_BIAS_3 +773 0x0009 //TX_GAIN_LIMIT_0 +774 0x000F //TX_GAIN_LIMIT_1 +775 0x000F //TX_GAIN_LIMIT_2 +776 0x000F //TX_GAIN_LIMIT_3 +777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN +778 0x7FDE //TX_BVE_VAD0_ALPHAUP +779 0x7F3A //TX_BVE_VAD0_ALPHADOWN +780 0x2000 //TX_BVE_GAINWEIGHT_NOFEVADLI +781 0x7F5B //TX_BVE_FEVADLI_ALPHA +782 0x7F19 //TX_BVE_NOVAD0_ALPHAUP +783 0x1000 //TX_TDDRC_ALPHA_UP_01 +784 0x1000 //TX_TDDRC_ALPHA_UP_02 +785 0x1000 //TX_TDDRC_ALPHA_UP_03 +786 0x1000 //TX_TDDRC_ALPHA_UP_04 +787 0x7EB8 //TX_TDDRC_ALPHA_DWN_01 +788 0x7EB8 //TX_TDDRC_ALPHA_DWN_02 +789 0x7EB8 //TX_TDDRC_ALPHA_DWN_03 +790 0x7EB8 //TX_TDDRC_ALPHA_DWN_04 +791 0x7FFF //TX_TDDRC_TD_DRC_LIMIT +792 0x0800 //TX_TDDRC_POST_LIMIT_GAIN +793 0x0000 //TX_TDDRC_RESRV_0 +794 0x0000 //TX_TDDRC_RESRV_1 +795 0x0018 //TX_FDDRC_BAND_MARGIN_0 +796 0x0030 //TX_FDDRC_BAND_MARGIN_1 +797 0x0050 //TX_FDDRC_BAND_MARGIN_2 +798 0x0080 //TX_FDDRC_BAND_MARGIN_3 +799 0x0007 //TX_FDDRC_BLOCK_EXP +800 0x5000 //TX_FDDRC_THRD_2_0 +801 0x5000 //TX_FDDRC_THRD_2_1 +802 0x5000 //TX_FDDRC_THRD_2_2 +803 0x5000 //TX_FDDRC_THRD_2_3 +804 0x6400 //TX_FDDRC_THRD_3_0 +805 0x6400 //TX_FDDRC_THRD_3_1 +806 0x6400 //TX_FDDRC_THRD_3_2 +807 0x6400 //TX_FDDRC_THRD_3_3 +808 0x2000 //TX_FDDRC_SLANT_0_0 +809 0x2000 //TX_FDDRC_SLANT_0_1 +810 0x2000 //TX_FDDRC_SLANT_0_2 +811 0x2000 //TX_FDDRC_SLANT_0_3 +812 0x5333 //TX_FDDRC_SLANT_1_0 +813 0x5333 //TX_FDDRC_SLANT_1_1 +814 0x5333 //TX_FDDRC_SLANT_1_2 +815 0x5333 //TX_FDDRC_SLANT_1_3 +816 0x0010 //TX_DEADMIC_SILENCE_TH +817 0x0600 //TX_MIC_DEGRADE_TH +818 0x0078 //TX_DEADMIC_CNT +819 0x0078 //TX_MIC_DEGRADE_CNT +820 0x0000 //TX_FDDRC_RESRV_4 +821 0x0000 //TX_FDDRC_RESRV_5 +822 0x0000 //TX_FDDRC_RESRV_6 +823 0x7FFF //TX_KS_NOISEPASTE_FACTOR +824 0x0001 //TX_KS_CONFIG +825 0x7FFF //TX_KS_GAIN_MIN +826 0x0000 //TX_KS_RESRV_0 +827 0x0000 //TX_KS_RESRV_1 +828 0x0000 //TX_KS_RESRV_2 +829 0x7C00 //TX_LAMBDA_PKA_FP +830 0x2000 //TX_TPKA_FP +831 0x0080 //TX_MIN_G_FP +832 0x2000 //TX_MAX_G_FP +833 0x0FA0 //TX_FFP_FP_K_METAL +834 0x4000 //TX_A_POST_FLT_FP +835 0x0F5C //TX_RTO_OUTBEAM_TH +836 0x4CCD //TX_TPKA_FP_THD +837 0x0000 //TX_MAX_G_FP_BLK +838 0x0000 //TX_FFP_FADEIN +839 0x0000 //TX_FFP_FADEOUT +840 0x0000 //TX_WHISPERCTH +841 0x0000 //TX_WHISPERHOLDT +842 0x0000 //TX_WHISP_ENTHH +843 0x0000 //TX_WHISP_ENTHL +844 0x0000 //TX_WHISP_RTOTH +845 0x0000 //TX_WHISP_RTOTH2 +846 0x0096 //TX_MUTE_PERIOD +847 0x0000 //TX_FADE_IN_PERIOD +848 0x0100 //TX_FFP_RESRV_2 +849 0x0020 //TX_FFP_RESRV_3 +850 0x0000 //TX_FFP_RESRV_4 +851 0x0000 //TX_FFP_RESRV_5 +852 0x0000 //TX_FFP_RESRV_6 +853 0x0002 //TX_FILTINDX +854 0x0000 //TX_TDDRC_THRD_0 +855 0x0000 //TX_TDDRC_THRD_1 +856 0x1800 //TX_TDDRC_THRD_2 +857 0x1800 //TX_TDDRC_THRD_3 +858 0x3000 //TX_TDDRC_SLANT_0 +859 0x7E00 //TX_TDDRC_SLANT_1 +860 0x1000 //TX_TDDRC_ALPHA_UP_00 +861 0x7EB8 //TX_TDDRC_ALPHA_DWN_00 +862 0x0000 //TX_TDDRC_HMNC_FLAG +863 0x199A //TX_TDDRC_HMNC_GAIN +864 0x0000 //TX_TDDRC_SMT_FLAG +865 0x0CCD //TX_TDDRC_SMT_W +866 0x0504 //TX_TDDRC_DRC_GAIN +867 0x7FFF //TX_TDDRC_LMT_THRD +868 0x0000 //TX_TDDRC_LMT_ALPHA +869 0x0000 //TX_TFMASKLTH +870 0x0000 //TX_TFMASKLTHL +871 0x0CCD //TX_TFMASKHTH +872 0xECCD //TX_TFMASKLTH_BINVAD +873 0xFCCD //TX_TFMASKLTH_NS_EST +874 0xF800 //TX_TFMASKLTH_DOA +875 0x0CCD //TX_TFMASKTH_BLESSCUT +876 0x1000 //TX_B_LESSCUT_RTO_MASK +877 0x2000 //TX_SB_RHO_MEAN_TH_ABN +878 0x2000 //TX_B_POST_FLT_MASK +879 0x0000 //TX_B_POST_FLT_MASK1 +880 0x6333 //TX_GAIN_WIND_MASK +881 0x0000 //TX_TFMASK_BFSTRICT_MUSIC +882 0x0000 //TX_TFMASK_BFSTRICT_NOMUSIC +883 0x7333 //TX_FASTNS_OUTIN_TH +884 0x0CCD //TX_FASTNS_TFMASK_TH +885 0x0CCD //TX_FASTNS_TFMASKBIN_TH1 +886 0x0CCD //TX_FASTNS_TFMASKBIN_TH2 +887 0x0CCD //TX_FASTNS_TFMASKBIN_TH3 +888 0x0028 //TX_FASTNS_ARSPC_TH +889 0xC000 //TX_FASTNS_MASK5_TH +890 0x0810 //TX_POSTSSA_MIN_G_VR_MASK +891 0x1000 //TX_A_LESSCUT_RTO_MASK +892 0x1770 //TX_FASTNS_NOISETH +893 0xC000 //TX_FASTNS_SSA_THLFL +894 0xC000 //TX_FASTNS_SSA_THHFL +895 0xCCCC //TX_FASTNS_SSA_THLFH +896 0xD999 //TX_FASTNS_SSA_THHFH +897 0x2339 //TX_SENDFUNC_REG_MICMUTE +898 0x0021 //TX_SENDFUNC_REG_MICMUTE1 +899 0x02BC //TX_MICMUTE_RATIO_THR +900 0x0140 //TX_MICMUTE_AMP_THR +901 0x0004 //TX_MICMUTE_HPF_IND +902 0x00C0 //TX_MICMUTE_LOG_EYR_TH +903 0x0008 //TX_MICMUTE_CVG_TIME +904 0x0008 //TX_MICMUTE_RELEASE_TIME +905 0x01FE //TX_MIC_VOLUME_MIC0MUTE +906 0x0020 //TX_MICMUTE_EPD_OFFSET_0 +907 0x001E //TX_MICMUTE_FRQ_AEC_L +908 0x7999 //TX_MICMUTE_EAD_THR +909 0x7FFF //TX_MICMUTE_LAMBDA_CB_NLE +910 0x7FFF //TX_MICMUTE_LAMBDA_RE_EST +911 0x4000 //TX_DTD_THR1_MICMUTE_0 +912 0x7000 //TX_DTD_THR1_MICMUTE_1 +913 0x7FFF //TX_DTD_THR1_MICMUTE_2 +914 0x7FFF //TX_DTD_THR1_MICMUTE_3 +915 0x6CCC //TX_DTD_THR2_MICMUTE_0 +916 0x0400 //TX_MICMUTE_MIN_EQ_RE_EST_0 +917 0x0400 //TX_MICMUTE_MIN_EQ_RE_EST_1 +918 0x1000 //TX_MICMUTE_MIN_EQ_RE_EST_2 +919 0x7FFF //TX_MICMUTE_MIN_EQ_RE_EST_3 +920 0x7FFF //TX_MICMUTE_MIN_EQ_RE_EST_4 +921 0x4000 //TX_MICMUTE_C_POST_FLT +922 0x03E8 //TX_MICMUTE_DT_CUT_K +923 0x0001 //TX_MICMUTE_DT_CUT_THR +924 0x03E8 //TX_MICMUTE_DT_CUT_K2 +925 0x0001 //TX_MICMUTE_DT_CUT_THR2 +926 0x0064 //TX_MICMUTE_DT2_HOLD_N +927 0x1000 //TX_MICMUTE_RATIODTH_THCUT +928 0x1000 //TX_MICMUTE_B_POST_FLT_ECHOL +929 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOH +930 0x0400 //TX_MICMUTE_C_POST_FLT_MASK +931 0x7999 //TX_MICMUTE_RATIODTL_CUT_TH +932 0x0258 //TX_MICMUTE_DT_CUT_K1 +933 0x0800 //TX_MICMUTE_N2_SN_EST +934 0xFC00 //TX_MICMUTE_THR_SN_EST_0 +935 0x001C //TX_MICMUTE_MIN_G_CTRL_0 +936 0x6000 //TX_MICMUTE_A_POST_FILT_S_0 +937 0x7000 //TX_MICMUTE_B_POST_FILT_0 +938 0x2710 //TX_MIC1RUB_AMP_THR +939 0x0010 //TX_MIC1MUTE_RATIO_THR +940 0x0450 //TX_MIC1MUTE_AMP_THR +941 0x0008 //TX_MIC1MUTE_CVG_TIME +942 0x0008 //TX_MIC1MUTE_RELEASE_TIME +943 0x0000 //TX_AMS_RESRV_01 +944 0x0000 //TX_AMS_RESRV_02 +945 0x0000 //TX_AMS_RESRV_03 +946 0x0000 //TX_AMS_RESRV_04 +947 0x0000 //TX_AMS_RESRV_05 +948 0x0000 //TX_AMS_RESRV_06 +949 0x0000 //TX_AMS_RESRV_07 +950 0x0000 //TX_AMS_RESRV_08 +951 0x0000 //TX_AMS_RESRV_09 +952 0x0000 //TX_AMS_RESRV_10 +953 0x0000 //TX_AMS_RESRV_11 +954 0x0000 //TX_AMS_RESRV_12 +955 0x0000 //TX_AMS_RESRV_13 +956 0x0000 //TX_AMS_RESRV_14 +957 0x0000 //TX_AMS_RESRV_15 +958 0x0000 //TX_AMS_RESRV_16 +959 0x0000 //TX_AMS_RESRV_17 +960 0x0000 //TX_AMS_RESRV_18 +961 0x0000 //TX_AMS_RESRV_19 +#RX +0 0x003C //RX_RECVFUNC_MODE_0 +1 0x0000 //RX_RECVFUNC_MODE_1 +2 0x0004 //RX_SAMPLINGFREQ_SIG +3 0x0004 //RX_SAMPLINGFREQ_PROC +4 0x000A //RX_FRAME_SZ +5 0x0000 //RX_DELAY_OPT +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +10 0x0722 //RX_PGA +11 0x7FFF //RX_A_HP +12 0x4000 //RX_B_PE +13 0x5800 //RX_THR_PITCH_DET_0 +14 0x5000 //RX_THR_PITCH_DET_1 +15 0x4000 //RX_THR_PITCH_DET_2 +16 0x0008 //RX_PITCH_BFR_LEN +17 0x0003 //RX_SBD_PITCH_DET +18 0x0100 //RX_PP_RESRV_0 +19 0x0020 //RX_PP_RESRV_1 +20 0x0600 //RX_N_SN_EST +21 0x000C //RX_N2_SN_EST +22 0x000F //RX_NS_LVL_CTRL +23 0xF800 //RX_THR_SN_EST +24 0x7E00 //RX_LAMBDA_PFILT +25 0x000A //RX_FENS_RESRV_0 +26 0x0190 //RX_FENS_RESRV_1 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +30 0x0002 //RX_EXTRA_NS_L +31 0x0800 //RX_EXTRA_NS_A +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +35 0x199A //RX_A_POST_FLT +36 0x0000 //RX_LMT_THRD +37 0x4000 //RX_LMT_ALPHA +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +111 0x0002 //RX_FILTINDX +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +125 0x7C00 //RX_LAMBDA_PKA_FP +126 0x2000 //RX_TPKA_FP +127 0x2000 //RX_MIN_G_FP +128 0x0080 //RX_MAX_G_FP +129 0x000D //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +131 0x0000 //RX_MAXLEVEL_CNG +132 0x3000 //RX_BWE_UV_TH +133 0x3000 //RX_BWE_UV_TH2 +134 0x1800 //RX_BWE_UV_TH3 +135 0x1000 //RX_BWE_V_TH +136 0x04CD //RX_BWE_GAIN1_V_TH1 +137 0x0F33 //RX_BWE_GAIN1_V_TH2 +138 0x7333 //RX_BWE_UV_EQ +139 0x199A //RX_BWE_V_EQ +140 0x7333 //RX_BWE_TONE_TH +141 0x0004 //RX_BWE_UV_HOLD_T +142 0x6CCD //RX_BWE_GAIN2_ALPHA +143 0x799A //RX_BWE_GAIN3_ALPHA +144 0x001E //RX_BWE_CUTOFF +145 0x3000 //RX_BWE_GAINFILL +146 0x3200 //RX_BWE_MAXTH_TONE +147 0x2000 //RX_BWE_EQ_0 +148 0x2000 //RX_BWE_EQ_1 +149 0x2000 //RX_BWE_EQ_2 +150 0x2000 //RX_BWE_EQ_3 +151 0x2000 //RX_BWE_EQ_4 +152 0x2000 //RX_BWE_EQ_5 +153 0x2000 //RX_BWE_EQ_6 +154 0x0000 //RX_BWE_RESRV_0 +155 0x0000 //RX_BWE_RESRV_1 +156 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x000D //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0016 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0024 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x003A //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0059 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0090 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#RX 2 +157 0x003C //RX_RECVFUNC_MODE_0 +158 0x0000 //RX_RECVFUNC_MODE_1 +159 0x0004 //RX_SAMPLINGFREQ_SIG +160 0x0004 //RX_SAMPLINGFREQ_PROC +161 0x000A //RX_FRAME_SZ +162 0x0000 //RX_DELAY_OPT +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +167 0x0722 //RX_PGA +168 0x7FFF //RX_A_HP +169 0x4000 //RX_B_PE +170 0x5800 //RX_THR_PITCH_DET_0 +171 0x5000 //RX_THR_PITCH_DET_1 +172 0x4000 //RX_THR_PITCH_DET_2 +173 0x0008 //RX_PITCH_BFR_LEN +174 0x0003 //RX_SBD_PITCH_DET +175 0x0100 //RX_PP_RESRV_0 +176 0x0020 //RX_PP_RESRV_1 +177 0x0600 //RX_N_SN_EST +178 0x000C //RX_N2_SN_EST +179 0x000F //RX_NS_LVL_CTRL +180 0xF800 //RX_THR_SN_EST +181 0x7E00 //RX_LAMBDA_PFILT +182 0x000A //RX_FENS_RESRV_0 +183 0x0190 //RX_FENS_RESRV_1 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +187 0x0002 //RX_EXTRA_NS_L +188 0x0800 //RX_EXTRA_NS_A +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +192 0x199A //RX_A_POST_FLT +193 0x0000 //RX_LMT_THRD +194 0x4000 //RX_LMT_ALPHA +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +268 0x0002 //RX_FILTINDX +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +282 0x7C00 //RX_LAMBDA_PKA_FP +283 0x2000 //RX_TPKA_FP +284 0x2000 //RX_MIN_G_FP +285 0x0080 //RX_MAX_G_FP +286 0x000D //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +288 0x0000 //RX_MAXLEVEL_CNG +289 0x3000 //RX_BWE_UV_TH +290 0x3000 //RX_BWE_UV_TH2 +291 0x1800 //RX_BWE_UV_TH3 +292 0x1000 //RX_BWE_V_TH +293 0x04CD //RX_BWE_GAIN1_V_TH1 +294 0x0F33 //RX_BWE_GAIN1_V_TH2 +295 0x7333 //RX_BWE_UV_EQ +296 0x199A //RX_BWE_V_EQ +297 0x7333 //RX_BWE_TONE_TH +298 0x0004 //RX_BWE_UV_HOLD_T +299 0x6CCD //RX_BWE_GAIN2_ALPHA +300 0x799A //RX_BWE_GAIN3_ALPHA +301 0x001E //RX_BWE_CUTOFF +302 0x3000 //RX_BWE_GAINFILL +303 0x3200 //RX_BWE_MAXTH_TONE +304 0x2000 //RX_BWE_EQ_0 +305 0x2000 //RX_BWE_EQ_1 +306 0x2000 //RX_BWE_EQ_2 +307 0x2000 //RX_BWE_EQ_3 +308 0x2000 //RX_BWE_EQ_4 +309 0x2000 //RX_BWE_EQ_5 +310 0x2000 //RX_BWE_EQ_6 +311 0x0000 //RX_BWE_RESRV_0 +312 0x0000 //RX_BWE_RESRV_1 +313 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x000D //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0016 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0024 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x003A //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0059 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0090 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 + +#CASE_NAME HANDSET-HANDSET-VOICE_GENERIC-NB +#PARAM_MODE FULL +#PARAM_TYPE TX+2RX +#TOTAL_CUSTOM_STEP 7+7 +#TX +0 0x0000 //TX_OPERATION_MODE_0 +1 0x0000 //TX_OPERATION_MODE_1 +2 0x0076 //TX_PATCH_REG +3 0x6F7F //TX_SENDFUNC_MODE_0 +4 0x0000 //TX_SENDFUNC_MODE_1 +5 0x0002 //TX_NUM_MIC +6 0x0000 //TX_SAMPLINGFREQ_SIG +7 0x0000 //TX_SAMPLINGFREQ_PROC +8 0x000A //TX_FRAME_SZ_SIG +9 0x000A //TX_FRAME_SZ +10 0x0000 //TX_DELAY_OPT +11 0x0028 //TX_MAX_TAIL_LENGTH +12 0x0001 //TX_NUM_LOUTCHN +13 0x0001 //TX_MAXNUM_AECREF +14 0x0000 //TX_DBG_FUNC_REG +15 0x0000 //TX_DBG_FUNC_REG1 +16 0x0000 //TX_SYS_RESRV_0 +17 0x0000 //TX_SYS_RESRV_1 +18 0x0000 //TX_SYS_RESRV_2 +19 0x0000 //TX_SYS_RESRV_3 +20 0x0000 //TX_DIST2REF0 +21 0x009C //TX_DIST2REF1 +22 0x0000 //TX_DIST2REF_02 +23 0x0000 //TX_DIST2REF_03 +24 0x0000 //TX_DIST2REF_04 +25 0x0000 //TX_DIST2REF_05 +26 0x0000 //TX_MMIC +27 0x1000 //TX_PGA_0 +28 0x1000 //TX_PGA_1 +29 0x1000 //TX_PGA_2 +30 0x0000 //TX_PGA_3 +31 0x0000 //TX_PGA_4 +32 0x0000 //TX_PGA_5 +33 0x0000 //TX_MIC_PAIRS +34 0x0000 //TX_MIC_PAIRS_HS +35 0x0002 //TX_MICS_FOR_BF +36 0x0000 //TX_MIC_PAIRS_FORL1 +37 0x0002 //TX_MICS_OF_PAIR0 +38 0x0002 //TX_MICS_OF_PAIR1 +39 0x0002 //TX_MICS_OF_PAIR2 +40 0x0002 //TX_MICS_OF_PAIR3 +41 0x0000 //TX_MIC_DATA_SRC0 +42 0x0002 //TX_MIC_DATA_SRC1 +43 0x0001 //TX_MIC_DATA_SRC2 +44 0x0000 //TX_MIC_DATA_SRC3 +45 0x0000 //TX_MIC_PAIR_CH_04 +46 0x0000 //TX_MIC_PAIR_CH_05 +47 0x0000 //TX_MIC_PAIR_CH_10 +48 0x0000 //TX_MIC_PAIR_CH_11 +49 0x0000 //TX_MIC_PAIR_CH_12 +50 0x0000 //TX_MIC_PAIR_CH_13 +51 0x0000 //TX_MIC_PAIR_CH_14 +52 0x05DC //TX_HD_BIN_MASK +53 0x0010 //TX_HD_SUBAND_MASK +54 0x19A1 //TX_HD_FRAME_AVG_MASK +55 0x0320 //TX_HD_MIN_FRQ +56 0x1000 //TX_HD_ALPHA_PSD +57 0x1100 //TX_T_PHPR1 +58 0x0000 //TX_T_PHPR2 +59 0x0000 //TX_T_PTPR +60 0x0000 //TX_T_PNPR +61 0x0000 //TX_T_PAPR1 +62 0xEE6C //TX_T_PSDVAT +63 0x0800 //TX_CNT +64 0x4000 //TX_ANTI_HOWL_GAIN +65 0x0001 //TX_MICFORBFMARK_0 +66 0x0001 //TX_MICFORBFMARK_1 +67 0x0001 //TX_MICFORBFMARK_2 +68 0x0001 //TX_MICFORBFMARK_3 +69 0x0001 //TX_MICFORBFMARK_4 +70 0x0001 //TX_MICFORBFMARK_5 +71 0x0000 //TX_DIST2REF_10 +72 0x3A66 //TX_DIST2REF_11 +73 0x0000 //TX_DIST2REF2 +74 0x0000 //TX_DIST2REF_13 +75 0x0000 //TX_DIST2REF_14 +76 0x0000 //TX_DIST2REF_15 +77 0x0000 //TX_DIST2REF_20 +78 0x0000 //TX_DIST2REF_21 +79 0x0000 //TX_DIST2REF_22 +80 0x0000 //TX_DIST2REF_23 +81 0x0000 //TX_DIST2REF_24 +82 0x0000 //TX_DIST2REF_25 +83 0x0000 //TX_DIST2REF_30 +84 0x0000 //TX_DIST2REF_31 +85 0x0000 //TX_DIST2REF_32 +86 0x0000 //TX_DIST2REF_33 +87 0x0000 //TX_DIST2REF_34 +88 0x0000 //TX_DIST2REF_35 +89 0x0000 //TX_MIC_LOC_00 +90 0x0000 //TX_MIC_LOC_01 +91 0x0000 //TX_MIC_LOC_02 +92 0x0000 //TX_MIC_LOC_03 +93 0x0000 //TX_MIC_LOC_04 +94 0x0000 //TX_MIC_LOC_05 +95 0x0000 //TX_MIC_LOC_10 +96 0x0000 //TX_MIC_LOC_11 +97 0x0000 //TX_MIC_LOC_12 +98 0x0000 //TX_MIC_LOC_13 +99 0x0000 //TX_MIC_LOC_14 +100 0x0000 //TX_MIC_LOC_15 +101 0x0000 //TX_MIC_LOC_20 +102 0x0000 //TX_MIC_LOC_21 +103 0x0000 //TX_MIC_LOC_22 +104 0x0000 //TX_MIC_LOC_23 +105 0x0000 //TX_MIC_LOC_24 +106 0x0000 //TX_MIC_LOC_25 +107 0x0200 //TX_MIC_REFBLK_VOLUME +108 0x0AAC //TX_MIC_BLOCK_VOLUME +109 0x0000 //TX_INVERSE_MASK +110 0x0000 //TX_ADCS_MASK +111 0x04D0 //TX_ADCS_GAIN +112 0x4000 //TX_NFC_GAINFAC +113 0x0000 //TX_MAINMIC_BLKFACTOR +114 0x0000 //TX_REFMIC_BLKFACTOR +115 0x0000 //TX_BLMIC_BLKFACTOR +116 0x0000 //TX_BRMIC_BLKFACTOR +117 0x0031 //TX_MICBLK_START_BIN +118 0x0060 //TX_MICBLK_END_BIN +119 0x0015 //TX_MICBLK_FE_HOLD +120 0xFFF2 //TX_MICBLK_MR_EXP_TH +121 0xFFF2 //TX_MICBLK_LR_EXP_TH +122 0x0000 //TX_FENE_HOLD +123 0x4000 //TX_FE_ENER_TH_MTS +124 0x0004 //TX_FE_ENER_TH_EXP +125 0x6000 //TX_C_POST_FLT_MIC_MAINBLK +126 0x6000 //TX_C_POST_FLT_MIC_REFBLK +127 0x0010 //TX_MIC_BLOCK_N +128 0x7646 //TX_A_HP +129 0x4000 //TX_B_PE +130 0x1800 //TX_THR_PITCH_DET_0 +131 0x1000 //TX_THR_PITCH_DET_1 +132 0x0800 //TX_THR_PITCH_DET_2 +133 0x0008 //TX_PITCH_BFR_LEN +134 0x0003 //TX_SBD_PITCH_DET +135 0x0050 //TX_TD_AEC_L +136 0x4000 //TX_MU0_UNP_TD_AEC +137 0x1000 //TX_MU0_PTD_TD_AEC +138 0x0000 //TX_PP_RESRV_0 +139 0x2A94 //TX_PP_RESRV_1 +140 0x55F0 //TX_PP_RESRV_2 +141 0x0000 //TX_PP_RESRV_3 +142 0x0000 //TX_PP_RESRV_4 +143 0x0000 //TX_PP_RESRV_5 +144 0x0000 //TX_PP_RESRV_6 +145 0x0000 //TX_PP_RESRV_7 +146 0x0028 //TX_TAIL_LENGTH +147 0x0800 //TX_AEC_REF_GAIN_0 +148 0x0800 //TX_AEC_REF_GAIN_1 +149 0x0800 //TX_AEC_REF_GAIN_2 +150 0x6000 //TX_EAD_THR +151 0x2000 //TX_THR_RE_EST +152 0x0100 //TX_MIN_EQ_RE_EST_0 +153 0x0100 //TX_MIN_EQ_RE_EST_1 +154 0x0100 //TX_MIN_EQ_RE_EST_2 +155 0x0200 //TX_MIN_EQ_RE_EST_3 +156 0x0200 //TX_MIN_EQ_RE_EST_4 +157 0x0200 //TX_MIN_EQ_RE_EST_5 +158 0x0200 //TX_MIN_EQ_RE_EST_6 +159 0x0200 //TX_MIN_EQ_RE_EST_7 +160 0x1000 //TX_MIN_EQ_RE_EST_8 +161 0x1000 //TX_MIN_EQ_RE_EST_9 +162 0x1000 //TX_MIN_EQ_RE_EST_10 +163 0x0400 //TX_MIN_EQ_RE_EST_11 +164 0x1000 //TX_MIN_EQ_RE_EST_12 +165 0x3000 //TX_LAMBDA_RE_EST +166 0x1000 //TX_LAMBDA_CB_NLE +167 0x0400 //TX_C_POST_FLT +168 0x4000 //TX_GAIN_NP +169 0x003C //TX_SE_HOLD_N +170 0x0046 //TX_DT_HOLD_N +171 0x03E8 //TX_DT2_HOLD_N +172 0x6666 //TX_AEC_RESRV_0 +173 0x0000 //TX_AEC_RESRV_1 +174 0x0014 //TX_AEC_RESRV_2 +175 0x0000 //TX_MIC_DELAY_LENGTH +176 0x0000 //TX_REF_DELAY_LENGTH +177 0x0000 //TX_ADD_LINEIN_GAINL +178 0x0000 //TX_ADD_LINEIN_GAINH +179 0x0000 //TX_MIN_EQ_RE_EST_14 +180 0x0000 //TX_DTD_THR1_8 +181 0x7FFF //TX_DTD_THR2_8 +182 0x0000 //TX_DTD_MIC_BLK2 +183 0x0008 //TX_FRQ_LIN_LEN +184 0x7FFF //TX_FRQ_AEC_LEN_RHO +185 0x6000 //TX_MU0_UNP_FRQ_AEC +186 0x4000 //TX_MU0_PTD_FRQ_AEC +187 0x000A //TX_MINENOISETH +188 0x0800 //TX_MU0_RE_EST +189 0x0001 //TX_AEC_NUM_CH +190 0x0000 //TX_BIGECHOATTENUATION_MAX +191 0x2000 //TX_A_POST_FLT_MICBLK +192 0x0000 //TX_BLKENERTH +193 0x0000 //TX_BLKENERHIGHTH +194 0x0000 //TX_NORMENERTH +195 0x0000 //TX_NORMENERHIGHTH +196 0x0000 //TX_NORMENERHIGHTHL +197 0x7B00 //TX_DTD_THR1_0 +198 0x7B00 //TX_DTD_THR1_1 +199 0x7B00 //TX_DTD_THR1_2 +200 0x7B00 //TX_DTD_THR1_3 +201 0x7B00 //TX_DTD_THR1_4 +202 0x7B00 //TX_DTD_THR1_5 +203 0x7B00 //TX_DTD_THR1_6 +204 0x1000 //TX_DTD_THR2_0 +205 0x1000 //TX_DTD_THR2_1 +206 0x1000 //TX_DTD_THR2_2 +207 0x1000 //TX_DTD_THR2_3 +208 0x1000 //TX_DTD_THR2_4 +209 0x1000 //TX_DTD_THR2_5 +210 0x1000 //TX_DTD_THR2_6 +211 0x7FFF //TX_DTD_THR3 +212 0x0000 //TX_SPK_CUT_K +213 0x0FA0 //TX_DT_CUT_K +214 0x0100 //TX_DT_CUT_THR +215 0x04EB //TX_COMFORT_G +216 0x01F4 //TX_POWER_YOUT_TH +217 0x4000 //TX_FDPFGAINECHO +218 0x0000 //TX_DTD_HD_THR +219 0x0000 //TX_SPK_CUT_K_S +220 0x0000 //TX_DTD_MIC_BLK +221 0x0400 //TX_ADPT_STRICT_L +222 0x0200 //TX_ADPT_STRICT_H +223 0x0000 //TX_RATIO_DT_L_TH_LOW +224 0x0000 //TX_RATIO_DT_H_TH_LOW +225 0x0000 //TX_RATIO_DT_L_TH_HIGH +226 0x0000 //TX_RATIO_DT_H_TH_HIGH +227 0x0000 //TX_RATIO_DT_L0_TH +228 0x2000 //TX_B_POST_FILT_ECHO_L +229 0x2000 //TX_B_POST_FILT_ECHO_H +230 0x0200 //TX_MIN_G_CTRL_ECHO +231 0x7FFF //TX_B_LESSCUT_RTO_ECHO +232 0x0000 //TX_EPD_OFFSET_00 +233 0x0000 //TX_EPD_OFFST_01 +234 0x0000 //TX_RATIO_DT_L0_TH_HIGH +235 0x3A98 //TX_RATIO_DT_H_TH_CUT +236 0x7FFF //TX_MIN_EQ_RE_EST_13 +237 0x0000 //TX_DTD_THR1_7 +238 0x0000 //TX_DTD_THR2_7 +239 0x0800 //TX_DT_RESRV_7 +240 0x0800 //TX_DT_RESRV_8 +241 0x0000 //TX_DT_RESRV_9 +242 0xF800 //TX_THR_SN_EST_0 +243 0xF800 //TX_THR_SN_EST_1 +244 0xFA00 //TX_THR_SN_EST_2 +245 0xF900 //TX_THR_SN_EST_3 +246 0xF900 //TX_THR_SN_EST_4 +247 0xFA00 //TX_THR_SN_EST_5 +248 0xF800 //TX_THR_SN_EST_6 +249 0xF700 //TX_THR_SN_EST_7 +250 0x0000 //TX_DELTA_THR_SN_EST_0 +251 0x0100 //TX_DELTA_THR_SN_EST_1 +252 0x0200 //TX_DELTA_THR_SN_EST_2 +253 0x01A0 //TX_DELTA_THR_SN_EST_3 +254 0x0100 //TX_DELTA_THR_SN_EST_4 +255 0x0000 //TX_DELTA_THR_SN_EST_5 +256 0x01A0 //TX_DELTA_THR_SN_EST_6 +257 0x0200 //TX_DELTA_THR_SN_EST_7 +258 0x4000 //TX_LAMBDA_NN_EST_0 +259 0x3000 //TX_LAMBDA_NN_EST_1 +260 0x4000 //TX_LAMBDA_NN_EST_2 +261 0x3000 //TX_LAMBDA_NN_EST_3 +262 0x3000 //TX_LAMBDA_NN_EST_4 +263 0x4000 //TX_LAMBDA_NN_EST_5 +264 0x4000 //TX_LAMBDA_NN_EST_6 +265 0x4000 //TX_LAMBDA_NN_EST_7 +266 0x0400 //TX_N_SN_EST +267 0x001E //TX_INBEAM_T +268 0x0041 //TX_INBEAMHOLDT +269 0x2000 //TX_G_STRICT +270 0x0000 //TX_EQ_THR_BF +271 0x799A //TX_LAMBDA_EQ_BF +272 0x3000 //TX_NE_RTO_TH +273 0x1000 //TX_NE_RTO_TH_L +274 0x3000 //TX_MAINREFRTOH_TH_H +275 0x1000 //TX_MAINREFRTOH_TH_L +276 0x3000 //TX_MAINREFRTO_TH_H +277 0x1000 //TX_MAINREFRTO_TH_L +278 0x0200 //TX_MAINREFRTO_TH_EQ +279 0x4000 //TX_B_POST_FLT_0 +280 0x4000 //TX_B_POST_FLT_1 +281 0x0014 //TX_NS_LVL_CTRL_0 +282 0x0019 //TX_NS_LVL_CTRL_1 +283 0x001B //TX_NS_LVL_CTRL_2 +284 0x0017 //TX_NS_LVL_CTRL_3 +285 0x0019 //TX_NS_LVL_CTRL_4 +286 0x0014 //TX_NS_LVL_CTRL_5 +287 0x001B //TX_NS_LVL_CTRL_6 +288 0x0010 //TX_NS_LVL_CTRL_7 +289 0x0010 //TX_MIN_GAIN_S_0 +290 0x000C //TX_MIN_GAIN_S_1 +291 0x0010 //TX_MIN_GAIN_S_2 +292 0x0010 //TX_MIN_GAIN_S_3 +293 0x000C //TX_MIN_GAIN_S_4 +294 0x0014 //TX_MIN_GAIN_S_5 +295 0x000C //TX_MIN_GAIN_S_6 +296 0x0014 //TX_MIN_GAIN_S_7 +297 0x5000 //TX_NMOS_SUP +298 0x0000 //TX_NS_MAX_PRI_SNR_TH +299 0x0000 //TX_NMOS_SUP_MENSA +300 0x4000 //TX_SNRI_SUP_0 +301 0x4000 //TX_SNRI_SUP_1 +302 0x4000 //TX_SNRI_SUP_2 +303 0x4000 //TX_SNRI_SUP_3 +304 0x4000 //TX_SNRI_SUP_4 +305 0x7FFF //TX_SNRI_SUP_5 +306 0x4000 //TX_SNRI_SUP_6 +307 0x3000 //TX_SNRI_SUP_7 +308 0x3000 //TX_THR_LFNS +309 0x001A //TX_G_LFNS +310 0x09C4 //TX_GAIN0_NTH +311 0x000A //TX_MUSIC_MORENS +312 0x7FFF //TX_A_POST_FILT_0 +313 0x2000 //TX_A_POST_FILT_1 +314 0x2000 //TX_A_POST_FILT_S_0 +315 0x2000 //TX_A_POST_FILT_S_1 +316 0x1000 //TX_A_POST_FILT_S_2 +317 0x2000 //TX_A_POST_FILT_S_3 +318 0x6000 //TX_A_POST_FILT_S_4 +319 0x2000 //TX_A_POST_FILT_S_5 +320 0x7000 //TX_A_POST_FILT_S_6 +321 0x7000 //TX_A_POST_FILT_S_7 +322 0x4000 //TX_B_POST_FILT_0 +323 0x2000 //TX_B_POST_FILT_1 +324 0x5000 //TX_B_POST_FILT_2 +325 0x4000 //TX_B_POST_FILT_3 +326 0x4000 //TX_B_POST_FILT_4 +327 0x4000 //TX_B_POST_FILT_5 +328 0x4000 //TX_B_POST_FILT_6 +329 0x2000 //TX_B_POST_FILT_7 +330 0x7FFF //TX_B_LESSCUT_RTO_S_0 +331 0x1000 //TX_B_LESSCUT_RTO_S_1 +332 0x1000 //TX_B_LESSCUT_RTO_S_2 +333 0x1000 //TX_B_LESSCUT_RTO_S_3 +334 0x1000 //TX_B_LESSCUT_RTO_S_4 +335 0x1000 //TX_B_LESSCUT_RTO_S_5 +336 0x1000 //TX_B_LESSCUT_RTO_S_6 +337 0x1000 //TX_B_LESSCUT_RTO_S_7 +338 0x7E14 //TX_LAMBDA_PFILT +339 0x7C29 //TX_LAMBDA_PFILT_S_0 +340 0x7200 //TX_LAMBDA_PFILT_S_1 +341 0x7800 //TX_LAMBDA_PFILT_S_2 +342 0x7400 //TX_LAMBDA_PFILT_S_3 +343 0x7200 //TX_LAMBDA_PFILT_S_4 +344 0x7C29 //TX_LAMBDA_PFILT_S_5 +345 0x7C29 //TX_LAMBDA_PFILT_S_6 +346 0x7C29 //TX_LAMBDA_PFILT_S_7 +347 0x0200 //TX_K_PEPPER +348 0x0800 //TX_A_PEPPER +349 0x0C80 //TX_K_PEPPER_HF +350 0x0400 //TX_A_PEPPER_HF +351 0x0001 //TX_HMNC_BST_FLG +352 0x4000 //TX_HMNC_BST_THR +353 0x0800 //TX_DT_BINVAD_TH_0 +354 0x0800 //TX_DT_BINVAD_TH_1 +355 0x0800 //TX_DT_BINVAD_TH_2 +356 0x0800 //TX_DT_BINVAD_TH_3 +357 0x0000 //TX_DT_BINVAD_ENDF +358 0x1000 //TX_C_POST_FLT_DT +359 0x7FFF //TX_NS_B_POST_FLT_LESSCUT +360 0x0100 //TX_DT_BOOST +361 0x0000 //TX_BF_SGRAD_FLG +362 0x0005 //TX_BF_DVG_TH +363 0x001E //TX_SN_C_F +364 0x0000 //TX_K_APT +365 0x0001 //TX_NOISEDET +366 0x0190 //TX_NDETCT +367 0x0004 //TX_NOISE_TH_0 +368 0x1B58 //TX_NOISE_TH_0_2 +369 0x2134 //TX_NOISE_TH_0_3 +370 0x0320 //TX_NOISE_TH_1 +371 0x022C //TX_NOISE_TH_2 +372 0x2260 //TX_NOISE_TH_3 +373 0x6B6C //TX_NOISE_TH_4 +374 0x7FFF //TX_NOISE_TH_5 +375 0x7FFF //TX_NOISE_TH_5_2 +376 0x0000 //TX_NOISE_TH_5_3 +377 0x0000 //TX_NOISE_TH_5_4 +378 0x07D0 //TX_NOISE_TH_6 +379 0x0004 //TX_MINENOISE_TH +380 0xD508 //TX_MORENS_TFMASK_TH +381 0x0001 //TX_DRC_QUIET_FLOOR +382 0x6D60 //TX_RATIODTL_CUT_TH +383 0x0DAC //TX_DT_CUT_K1 +384 0x00A5 //TX_OUT_ENER_S_TH_CLEAN +385 0x00A5 //TX_OUT_ENER_S_TH_LESSCLEAN +386 0x00A5 //TX_OUT_ENER_S_TH_NOISY +387 0x0029 //TX_OUT_ENER_TH_NOISE +388 0x00CE //TX_OUT_ENER_TH_SPEECH +389 0x2000 //TX_SN_NPB_GAIN +390 0x0000 //TX_NN_NPB_GAIN +391 0x3000 //TX_POST_MASK_SUP_HSNE +392 0x07D0 //TX_TAIL_DET_TH +393 0x4000 //TX_B_LESSCUT_RTO_WTA +394 0x0000 //TX_MEL_G_R +395 0x0080 //TX_SUPHIGH_TH +396 0x0000 //TX_MASK_G_R +397 0x0002 //TX_EXTRA_NS_L +398 0x1800 //TX_C_POST_FLT_MASK +399 0x7FFF //TX_A_POST_FLT_WNS +400 0x0148 //TX_MIN_G_LOW300HZ +401 0x0001 //TX_MAXLEVEL_CNG +402 0x00B4 //TX_STN_NOISE_TH +403 0x4000 //TX_POST_MASK_SUP +404 0x7FFF //TX_POST_MASK_ADJUST +405 0x000A //TX_NS_ENOISE_MIC0_TH +406 0x0004 //TX_MINENOISE_MIC0_TH +407 0x0014 //TX_MINENOISE_MIC0_S_TH +408 0x4900 //TX_MIN_G_CTRL_SSNS +409 0x0400 //TX_METAL_RTO_THR +410 0x0FA0 //TX_NS_FP_K_METAL +411 0x3A98 //TX_NOISEDET_BOOST_TH +412 0x0FA0 //TX_NSMOOTH_TH +413 0x0000 //TX_NS_RESRV_8 +414 0x1800 //TX_RHO_UPB +415 0x2328 //TX_N_HOLD_HS +416 0x006E //TX_N_RHO_BFR0 +417 0x7FFF //TX_LAMBDA_ARSP_EST +418 0x0100 //TX_EXTRA_GAIN_MICBLOCK +419 0x0333 //TX_THR_STD_NSR +420 0x019A //TX_THR_STD_PLH +421 0x03E8 //TX_N_HOLD_STD +422 0x0066 //TX_THR_STD_RHO +423 0x4000 //TX_BF_RESET_THR_HS +424 0x0CCD //TX_SB_RTO_MEAN_TH +425 0x0280 //TX_SB_RHO_MEAN_TH_NTALK +426 0x3800 //TX_SB_RTO_MEAN_TH_ABN +427 0x2EE0 //TX_SB_RTO_MEAN_TH_RUB +428 0x0100 //TX_WTA_EN_RTO_TH +429 0x1400 //TX_TOP_ENER_TH_F +430 0x0100 //TX_DESIRED_TALK_HOLDT +431 0x0800 //TX_MIC_BLOCK_FACTOR +432 0x0000 //TX_NSEST_BFRLRNRDC +433 0x0000 //TX_THR_POST_FLT_HS +434 0x0010 //TX_HS_VAD_BIN +435 0x2666 //TX_THR_VAD_HS +436 0x2CCD //TX_MEAN_RTO_MIN_TH2 +437 0x0032 //TX_SILENCE_T +438 0x0000 //TX_A_POST_FLT_WTA +439 0x799A //TX_LAMBDA_PFLT_WTA +440 0x099A //TX_SB_RHO_MEAN2_TH +441 0x0666 //TX_SB_RHO_MEAN3_TH +442 0x0000 //TX_HS_RESRV_4 +443 0x0000 //TX_HS_RESRV_5 +444 0x003C //TX_DOA_VAD_THR_1 +445 0x003C //TX_DOA_VAD_THR_2 +446 0x0028 //TX_DOA_VAD_THR1_0 +447 0x0028 //TX_DOA_VAD_THR1_1 +448 0x0000 //TX_SRC_DOA_RNG_LOW_0A +449 0x00B4 //TX_SRC_DOA_RNG_HIGH_0A +450 0x005A //TX_DFLT_SRC_DOA_0A +451 0x0000 //TX_SRC_DOA_RNG_LOW_0B +452 0x0000 //TX_SRC_DOA_RNG_HIGH_0B +453 0x0000 //TX_DFLT_SRC_DOA_0B +454 0x0000 //TX_SRC_DOA_RNG_LOW_0C +455 0x0000 //TX_SRC_DOA_RNG_HIGH_0C +456 0x0000 //TX_DFLT_SRC_DOA_0C +457 0x0000 //TX_SRC_DOA_RNG_LOW_0D +458 0x0000 //TX_SRC_DOA_RNG_HIGH_0D +459 0x0000 //TX_DFLT_SRC_DOA_0D +460 0x0000 //TX_SRC_DOA_RNG_LOW_1A +461 0x00B4 //TX_SRC_DOA_RNG_HIGH_1A +462 0x005A //TX_DFLT_SRC_DOA_1A +463 0x0000 //TX_SRC_DOA_RNG_LOW_1B +464 0x00B4 //TX_SRC_DOA_RNG_HIGH_1B +465 0x005A //TX_DFLT_SRC_DOA_1B +466 0x0000 //TX_SRC_DOA_RNG_LOW_1C +467 0x00B4 //TX_SRC_DOA_RNG_HIGH_1C +468 0x005A //TX_DFLT_SRC_DOA_1C +469 0x0000 //TX_SRC_DOA_RNG_LOW_1D +470 0x00B4 //TX_SRC_DOA_RNG_HIGH_1D +471 0x005A //TX_DFLT_SRC_DOA_1D +472 0x0100 //TX_BF_HOLDOFF_T +473 0x7FFF //TX_DOA_COST_FACTOR +474 0x0D9A //TX_MAINTOREFR_TH0 +475 0x071C //TX_DOA_TRK_THR +476 0x012C //TX_DOA_TRACK_HT +477 0x0200 //TX_N1_HOLD_HF +478 0x0100 //TX_N2_HOLD_HF +479 0x2A3D //TX_BF_RESET_THR_HF +480 0x7333 //TX_DOA_SMOOTH +481 0x0800 //TX_MU_BF +482 0x0800 //TX_BF_MU_LF_B2 +483 0x0040 //TX_BF_FC_END_BIN_B2 +484 0x0020 //TX_BF_FC_END_BIN +485 0x0000 //TX_HF_RESRV_25 +486 0x0000 //TX_HF_RESRV_26 +487 0x0007 //TX_N_DOA_SEED +488 0x0001 //TX_FINE_DOA_SEARCH_FLG +489 0x0000 //TX_HF_RESRV_27 +490 0x038E //TX_DLT_SRC_DOA_RNG +491 0x0200 //TX_BF_MU_LF +492 0x0000 //TX_DFLT_SRC_LOC_0 +493 0x7FFF //TX_DFLT_SRC_LOC_1 +494 0x0000 //TX_DFLT_SRC_LOC_2 +495 0x038E //TX_DOA_TRACK_VADTH +496 0x0000 //TX_DOA_TRACK_NEW +497 0x01E0 //TX_NOR_OFF_THR +498 0x7C00 //TX_MORE_ON_700HZ_THR +499 0x2000 //TX_MU_BF_ADPT_NS +500 0x0000 //TX_ADAPT_LEN +501 0x6666 //TX_MORE_SNS +502 0x0000 //TX_NOR_OFF_TH1 +503 0x0000 //TX_WIDE_MASK_TH +504 0xD333 //TX_SUBSNRATIOHIGH4MEANBCK_THR +505 0x6000 //TX_C_POST_FLT_CUT +506 0x2000 //TX_RADIODTLV +507 0x0320 //TX_POWER_LINEIN_TH +508 0x0014 //TX_FE_VADCOUNT_TH_FC +509 0x000A //TX_ECHO_SUPP_FC +510 0x0C80 //TX_ECHO_TH +511 0x6666 //TX_MIC_TO_BFGAIN +512 0x0000 //TX_MICTOBFGAIN0 +513 0x0000 //TX_FASTMUE_TH +514 0x3000 //TX_DEREVERB_LF_MU +515 0x34CD //TX_DEREVERB_HF_MU +516 0x0007 //TX_DEREVERB_DELAY +517 0x0004 //TX_DEREVERB_COEF_LEN +518 0x0003 //TX_DEREVERB_DNR +519 0x0000 //TX_DEREVERB_ALPHA +520 0x0000 //TX_DEREVERB_BETA +521 0x3A98 //TX_GSC_RTOL_TH +522 0x3A98 //TX_GSC_RTOH_TH +523 0x6000 //TX_WIDE2_MEANHTH +524 0x0000 //TX_DR_RESRV_5 +525 0x0000 //TX_DR_RESRV_6 +526 0x0000 //TX_DR_RESRV_7 +527 0x0000 //TX_DR_RESRV_8 +528 0x1333 //TX_WIND_MARK_TH +529 0x399A //TX_CORR_THR +530 0x0004 //TX_SNR_THR +531 0x0010 //TX_ENGY_THR +532 0x1770 //TX_CORR_HIGH_TH +533 0x6000 //TX_ENGY_THR_2 +534 0x3400 //TX_MEAN_RTO_THR +535 0x0028 //TX_WNS_ENOISE_MIC0_TH +536 0x3000 //TX_RATIOMICL_TH +537 0x7FFF //TX_CALIG_HS +538 0x0000 //TX_LVL_CTRL +539 0x0014 //TX_WIND_SUPRTO +540 0x001A //TX_WNS_MIN_G +541 0x0600 //TX_WNS_B_POST_FLT +542 0x2800 //TX_RATIOMICH_TH +543 0xD120 //TX_WIND_INBEAM_L_TH +544 0x0FA0 //TX_WIND_INBEAM_H_TH +545 0x2000 //TX_WNS_RESRV_0 +546 0x59D8 //TX_WNS_RESRV_1 +547 0x0080 //TX_WNS_RESRV_2 +548 0x0000 //TX_WNS_RESRV_3 +549 0x0000 //TX_WNS_RESRV_4 +550 0x0000 //TX_WNS_RESRV_5 +551 0x0000 //TX_WNS_RESRV_6 +552 0x0000 //TX_BVE_NOISE_FLOOR_0 +553 0x0070 //TX_BVE_NOISE_FLOOR_1 +554 0x0070 //TX_BVE_NOISE_FLOOR_2 +555 0x0010 //TX_BVE_NOISE_FLOOR_3 +556 0x0070 //TX_BVE_NOISE_FLOOR_4 +557 0x00B0 //TX_BVE_NOISE_FLOOR_5 +558 0x0E66 //TX_BVE_NOISE_FLOOR_6 +559 0x0050 //TX_BVE_NOISE_FLOOR_7 +560 0x770A //TX_BVE_NOISE_FLOOR_8 +561 0x0000 //TX_BVE_NOISE_FLOOR_9 +562 0x0000 //TX_BVE_IN_N +563 0x0000 //TX_BVE_OUT_N +564 0x0000 //TX_BVE_MICALPHA_DOWN +565 0x0000 //TX_PB_RESRV_1 +566 0x0018 //TX_FDEQ_SUBNUM +567 0x6C60 //TX_FDEQ_GAIN_0 +568 0x584F //TX_FDEQ_GAIN_1 +569 0x4F4E //TX_FDEQ_GAIN_2 +570 0x474A //TX_FDEQ_GAIN_3 +571 0x433B //TX_FDEQ_GAIN_4 +572 0x3A40 //TX_FDEQ_GAIN_5 +573 0x4040 //TX_FDEQ_GAIN_6 +574 0x3631 //TX_FDEQ_GAIN_7 +575 0x2220 //TX_FDEQ_GAIN_8 +576 0x383C //TX_FDEQ_GAIN_9 +577 0x4848 //TX_FDEQ_GAIN_10 +578 0x4848 //TX_FDEQ_GAIN_11 +579 0x4848 //TX_FDEQ_GAIN_12 +580 0x4848 //TX_FDEQ_GAIN_13 +581 0x4848 //TX_FDEQ_GAIN_14 +582 0x4848 //TX_FDEQ_GAIN_15 +583 0x4848 //TX_FDEQ_GAIN_16 +584 0x4848 //TX_FDEQ_GAIN_17 +585 0x4848 //TX_FDEQ_GAIN_18 +586 0x4848 //TX_FDEQ_GAIN_19 +587 0x4848 //TX_FDEQ_GAIN_20 +588 0x4848 //TX_FDEQ_GAIN_21 +589 0x4848 //TX_FDEQ_GAIN_22 +590 0x4848 //TX_FDEQ_GAIN_23 +591 0x0202 //TX_FDEQ_BIN_0 +592 0x0104 //TX_FDEQ_BIN_1 +593 0x0502 //TX_FDEQ_BIN_2 +594 0x0202 //TX_FDEQ_BIN_3 +595 0x0504 //TX_FDEQ_BIN_4 +596 0x0708 //TX_FDEQ_BIN_5 +597 0x0808 //TX_FDEQ_BIN_6 +598 0x050E //TX_FDEQ_BIN_7 +599 0x0B0C //TX_FDEQ_BIN_8 +600 0x0F09 //TX_FDEQ_BIN_9 +601 0x0000 //TX_FDEQ_BIN_10 +602 0x0000 //TX_FDEQ_BIN_11 +603 0x0000 //TX_FDEQ_BIN_12 +604 0x0000 //TX_FDEQ_BIN_13 +605 0x0000 //TX_FDEQ_BIN_14 +606 0x0000 //TX_FDEQ_BIN_15 +607 0x0000 //TX_FDEQ_BIN_16 +608 0x0000 //TX_FDEQ_BIN_17 +609 0x0000 //TX_FDEQ_BIN_18 +610 0x0000 //TX_FDEQ_BIN_19 +611 0x0000 //TX_FDEQ_BIN_20 +612 0x0000 //TX_FDEQ_BIN_21 +613 0x0000 //TX_FDEQ_BIN_22 +614 0x0000 //TX_FDEQ_BIN_23 +615 0x0000 //TX_FDEQ_PADDING +616 0x0030 //TX_PREEQ_SUBNUM_MIC0 +617 0x4848 //TX_PREEQ_GAIN_MIC0_0 +618 0x4848 //TX_PREEQ_GAIN_MIC0_1 +619 0x4848 //TX_PREEQ_GAIN_MIC0_2 +620 0x4848 //TX_PREEQ_GAIN_MIC0_3 +621 0x4848 //TX_PREEQ_GAIN_MIC0_4 +622 0x4848 //TX_PREEQ_GAIN_MIC0_5 +623 0x4848 //TX_PREEQ_GAIN_MIC0_6 +624 0x4848 //TX_PREEQ_GAIN_MIC0_7 +625 0x4848 //TX_PREEQ_GAIN_MIC0_8 +626 0x4848 //TX_PREEQ_GAIN_MIC0_9 +627 0x4848 //TX_PREEQ_GAIN_MIC0_10 +628 0x4848 //TX_PREEQ_GAIN_MIC0_11 +629 0x4848 //TX_PREEQ_GAIN_MIC0_12 +630 0x4848 //TX_PREEQ_GAIN_MIC0_13 +631 0x4848 //TX_PREEQ_GAIN_MIC0_14 +632 0x4848 //TX_PREEQ_GAIN_MIC0_15 +633 0x4848 //TX_PREEQ_GAIN_MIC0_16 +634 0x4848 //TX_PREEQ_GAIN_MIC0_17 +635 0x4848 //TX_PREEQ_GAIN_MIC0_18 +636 0x4848 //TX_PREEQ_GAIN_MIC0_19 +637 0x4848 //TX_PREEQ_GAIN_MIC0_20 +638 0x4848 //TX_PREEQ_GAIN_MIC0_21 +639 0x4848 //TX_PREEQ_GAIN_MIC0_22 +640 0x4848 //TX_PREEQ_GAIN_MIC0_23 +641 0x251A //TX_PREEQ_BIN_MIC0_0 +642 0x0F0F //TX_PREEQ_BIN_MIC0_1 +643 0x0C08 //TX_PREEQ_BIN_MIC0_2 +644 0x0700 //TX_PREEQ_BIN_MIC0_3 +645 0x0000 //TX_PREEQ_BIN_MIC0_4 +646 0x0000 //TX_PREEQ_BIN_MIC0_5 +647 0x0000 //TX_PREEQ_BIN_MIC0_6 +648 0x0000 //TX_PREEQ_BIN_MIC0_7 +649 0x0000 //TX_PREEQ_BIN_MIC0_8 +650 0x0000 //TX_PREEQ_BIN_MIC0_9 +651 0x0000 //TX_PREEQ_BIN_MIC0_10 +652 0x0000 //TX_PREEQ_BIN_MIC0_11 +653 0x0000 //TX_PREEQ_BIN_MIC0_12 +654 0x0000 //TX_PREEQ_BIN_MIC0_13 +655 0x0000 //TX_PREEQ_BIN_MIC0_14 +656 0x0000 //TX_PREEQ_BIN_MIC0_15 +657 0x0000 //TX_PREEQ_BIN_MIC0_16 +658 0x0000 //TX_PREEQ_BIN_MIC0_17 +659 0x0000 //TX_PREEQ_BIN_MIC0_18 +660 0x0000 //TX_PREEQ_BIN_MIC0_19 +661 0x0000 //TX_PREEQ_BIN_MIC0_20 +662 0x0000 //TX_PREEQ_BIN_MIC0_21 +663 0x0000 //TX_PREEQ_BIN_MIC0_22 +664 0x0000 //TX_PREEQ_BIN_MIC0_23 +665 0x0030 //TX_PREEQ_SUBNUM_MIC1 +666 0x4848 //TX_PREEQ_GAIN_MIC1_0 +667 0x4848 //TX_PREEQ_GAIN_MIC1_1 +668 0x4848 //TX_PREEQ_GAIN_MIC1_2 +669 0x4848 //TX_PREEQ_GAIN_MIC1_3 +670 0x4848 //TX_PREEQ_GAIN_MIC1_4 +671 0x4848 //TX_PREEQ_GAIN_MIC1_5 +672 0x4A4A //TX_PREEQ_GAIN_MIC1_6 +673 0x4B4B //TX_PREEQ_GAIN_MIC1_7 +674 0x4D4E //TX_PREEQ_GAIN_MIC1_8 +675 0x4848 //TX_PREEQ_GAIN_MIC1_9 +676 0x4848 //TX_PREEQ_GAIN_MIC1_10 +677 0x4848 //TX_PREEQ_GAIN_MIC1_11 +678 0x4848 //TX_PREEQ_GAIN_MIC1_12 +679 0x4848 //TX_PREEQ_GAIN_MIC1_13 +680 0x4848 //TX_PREEQ_GAIN_MIC1_14 +681 0x4848 //TX_PREEQ_GAIN_MIC1_15 +682 0x4848 //TX_PREEQ_GAIN_MIC1_16 +683 0x4848 //TX_PREEQ_GAIN_MIC1_17 +684 0x4848 //TX_PREEQ_GAIN_MIC1_18 +685 0x4848 //TX_PREEQ_GAIN_MIC1_19 +686 0x4848 //TX_PREEQ_GAIN_MIC1_20 +687 0x4848 //TX_PREEQ_GAIN_MIC1_21 +688 0x4848 //TX_PREEQ_GAIN_MIC1_22 +689 0x4848 //TX_PREEQ_GAIN_MIC1_23 +690 0x0202 //TX_PREEQ_BIN_MIC1_0 +691 0x0203 //TX_PREEQ_BIN_MIC1_1 +692 0x0303 //TX_PREEQ_BIN_MIC1_2 +693 0x0304 //TX_PREEQ_BIN_MIC1_3 +694 0x0405 //TX_PREEQ_BIN_MIC1_4 +695 0x0506 //TX_PREEQ_BIN_MIC1_5 +696 0x0708 //TX_PREEQ_BIN_MIC1_6 +697 0x090A //TX_PREEQ_BIN_MIC1_7 +698 0x0B0C //TX_PREEQ_BIN_MIC1_8 +699 0x0D0E //TX_PREEQ_BIN_MIC1_9 +700 0x0000 //TX_PREEQ_BIN_MIC1_10 +701 0x0000 //TX_PREEQ_BIN_MIC1_11 +702 0x0000 //TX_PREEQ_BIN_MIC1_12 +703 0x0000 //TX_PREEQ_BIN_MIC1_13 +704 0x0000 //TX_PREEQ_BIN_MIC1_14 +705 0x0000 //TX_PREEQ_BIN_MIC1_15 +706 0x0000 //TX_PREEQ_BIN_MIC1_16 +707 0x0000 //TX_PREEQ_BIN_MIC1_17 +708 0x0000 //TX_PREEQ_BIN_MIC1_18 +709 0x0000 //TX_PREEQ_BIN_MIC1_19 +710 0x0000 //TX_PREEQ_BIN_MIC1_20 +711 0x0000 //TX_PREEQ_BIN_MIC1_21 +712 0x0000 //TX_PREEQ_BIN_MIC1_22 +713 0x0000 //TX_PREEQ_BIN_MIC1_23 +714 0x0030 //TX_PREEQ_SUBNUM_MIC2 +715 0x4848 //TX_PREEQ_GAIN_MIC2_0 +716 0x4848 //TX_PREEQ_GAIN_MIC2_1 +717 0x4848 //TX_PREEQ_GAIN_MIC2_2 +718 0x4848 //TX_PREEQ_GAIN_MIC2_3 +719 0x4848 //TX_PREEQ_GAIN_MIC2_4 +720 0x4848 //TX_PREEQ_GAIN_MIC2_5 +721 0x4848 //TX_PREEQ_GAIN_MIC2_6 +722 0x4848 //TX_PREEQ_GAIN_MIC2_7 +723 0x4848 //TX_PREEQ_GAIN_MIC2_8 +724 0x4848 //TX_PREEQ_GAIN_MIC2_9 +725 0x4848 //TX_PREEQ_GAIN_MIC2_10 +726 0x4848 //TX_PREEQ_GAIN_MIC2_11 +727 0x4848 //TX_PREEQ_GAIN_MIC2_12 +728 0x4848 //TX_PREEQ_GAIN_MIC2_13 +729 0x4848 //TX_PREEQ_GAIN_MIC2_14 +730 0x4848 //TX_PREEQ_GAIN_MIC2_15 +731 0x4848 //TX_PREEQ_GAIN_MIC2_16 +732 0x4848 //TX_PREEQ_GAIN_MIC2_17 +733 0x4848 //TX_PREEQ_GAIN_MIC2_18 +734 0x4848 //TX_PREEQ_GAIN_MIC2_19 +735 0x4848 //TX_PREEQ_GAIN_MIC2_20 +736 0x4848 //TX_PREEQ_GAIN_MIC2_21 +737 0x4848 //TX_PREEQ_GAIN_MIC2_22 +738 0x4848 //TX_PREEQ_GAIN_MIC2_23 +739 0x0608 //TX_PREEQ_BIN_MIC2_0 +740 0x0808 //TX_PREEQ_BIN_MIC2_1 +741 0x0808 //TX_PREEQ_BIN_MIC2_2 +742 0x0808 //TX_PREEQ_BIN_MIC2_3 +743 0x0808 //TX_PREEQ_BIN_MIC2_4 +744 0x0808 //TX_PREEQ_BIN_MIC2_5 +745 0x0808 //TX_PREEQ_BIN_MIC2_6 +746 0x0808 //TX_PREEQ_BIN_MIC2_7 +747 0x0808 //TX_PREEQ_BIN_MIC2_8 +748 0x0808 //TX_PREEQ_BIN_MIC2_9 +749 0x0808 //TX_PREEQ_BIN_MIC2_10 +750 0x0808 //TX_PREEQ_BIN_MIC2_11 +751 0x0808 //TX_PREEQ_BIN_MIC2_12 +752 0x0808 //TX_PREEQ_BIN_MIC2_13 +753 0x0808 //TX_PREEQ_BIN_MIC2_14 +754 0x0200 //TX_PREEQ_BIN_MIC2_15 +755 0x0000 //TX_PREEQ_BIN_MIC2_16 +756 0x0000 //TX_PREEQ_BIN_MIC2_17 +757 0x0000 //TX_PREEQ_BIN_MIC2_18 +758 0x0000 //TX_PREEQ_BIN_MIC2_19 +759 0x0000 //TX_PREEQ_BIN_MIC2_20 +760 0x0000 //TX_PREEQ_BIN_MIC2_21 +761 0x0000 //TX_PREEQ_BIN_MIC2_22 +762 0x0000 //TX_PREEQ_BIN_MIC2_23 +763 0x0006 //TX_MASKING_ABILITY +764 0x0800 //TX_NND_WEIGHT +765 0x0065 //TX_MIC_CALIBRATION_0 +766 0x0065 //TX_MIC_CALIBRATION_1 +767 0x0065 //TX_MIC_CALIBRATION_2 +768 0x0065 //TX_MIC_CALIBRATION_3 +769 0x0044 //TX_MIC_PWR_BIAS_0 +770 0x0044 //TX_MIC_PWR_BIAS_1 +771 0x0044 //TX_MIC_PWR_BIAS_2 +772 0x0044 //TX_MIC_PWR_BIAS_3 +773 0x0000 //TX_GAIN_LIMIT_0 +774 0x0000 //TX_GAIN_LIMIT_1 +775 0x0007 //TX_GAIN_LIMIT_2 +776 0x0007 //TX_GAIN_LIMIT_3 +777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN +778 0x7FDE //TX_BVE_VAD0_ALPHAUP +779 0x7F3A //TX_BVE_VAD0_ALPHADOWN +780 0x2000 //TX_BVE_GAINWEIGHT_NOFEVADLI +781 0x7F5B //TX_BVE_FEVADLI_ALPHA +782 0x7F19 //TX_BVE_NOVAD0_ALPHAUP +783 0x1000 //TX_TDDRC_ALPHA_UP_01 +784 0x1000 //TX_TDDRC_ALPHA_UP_02 +785 0x1000 //TX_TDDRC_ALPHA_UP_03 +786 0x1000 //TX_TDDRC_ALPHA_UP_04 +787 0x7EB8 //TX_TDDRC_ALPHA_DWN_01 +788 0x7EB8 //TX_TDDRC_ALPHA_DWN_02 +789 0x7EB8 //TX_TDDRC_ALPHA_DWN_03 +790 0x7EB8 //TX_TDDRC_ALPHA_DWN_04 +791 0x7FFF //TX_TDDRC_TD_DRC_LIMIT +792 0x0800 //TX_TDDRC_POST_LIMIT_GAIN +793 0x0000 //TX_TDDRC_RESRV_0 +794 0x0000 //TX_TDDRC_RESRV_1 +795 0x0018 //TX_FDDRC_BAND_MARGIN_0 +796 0x0030 //TX_FDDRC_BAND_MARGIN_1 +797 0x0050 //TX_FDDRC_BAND_MARGIN_2 +798 0x0080 //TX_FDDRC_BAND_MARGIN_3 +799 0x0007 //TX_FDDRC_BLOCK_EXP +800 0x5000 //TX_FDDRC_THRD_2_0 +801 0x5000 //TX_FDDRC_THRD_2_1 +802 0x5000 //TX_FDDRC_THRD_2_2 +803 0x5000 //TX_FDDRC_THRD_2_3 +804 0x6400 //TX_FDDRC_THRD_3_0 +805 0x6400 //TX_FDDRC_THRD_3_1 +806 0x6400 //TX_FDDRC_THRD_3_2 +807 0x6400 //TX_FDDRC_THRD_3_3 +808 0x2000 //TX_FDDRC_SLANT_0_0 +809 0x2000 //TX_FDDRC_SLANT_0_1 +810 0x2000 //TX_FDDRC_SLANT_0_2 +811 0x2000 //TX_FDDRC_SLANT_0_3 +812 0x5333 //TX_FDDRC_SLANT_1_0 +813 0x5333 //TX_FDDRC_SLANT_1_1 +814 0x5333 //TX_FDDRC_SLANT_1_2 +815 0x5333 //TX_FDDRC_SLANT_1_3 +816 0x0010 //TX_DEADMIC_SILENCE_TH +817 0x0600 //TX_MIC_DEGRADE_TH +818 0x0078 //TX_DEADMIC_CNT +819 0x0078 //TX_MIC_DEGRADE_CNT +820 0x0000 //TX_FDDRC_RESRV_4 +821 0x0000 //TX_FDDRC_RESRV_5 +822 0x0000 //TX_FDDRC_RESRV_6 +823 0x7FFF //TX_KS_NOISEPASTE_FACTOR +824 0x0001 //TX_KS_CONFIG +825 0x7FFF //TX_KS_GAIN_MIN +826 0x0000 //TX_KS_RESRV_0 +827 0x0000 //TX_KS_RESRV_1 +828 0x0000 //TX_KS_RESRV_2 +829 0x7C00 //TX_LAMBDA_PKA_FP +830 0x2000 //TX_TPKA_FP +831 0x0080 //TX_MIN_G_FP +832 0x2000 //TX_MAX_G_FP +833 0x0FA0 //TX_FFP_FP_K_METAL +834 0x4000 //TX_A_POST_FLT_FP +835 0x0F5C //TX_RTO_OUTBEAM_TH +836 0x4CCD //TX_TPKA_FP_THD +837 0x0000 //TX_MAX_G_FP_BLK +838 0x0000 //TX_FFP_FADEIN +839 0x0000 //TX_FFP_FADEOUT +840 0x0000 //TX_WHISPERCTH +841 0x0000 //TX_WHISPERHOLDT +842 0x0000 //TX_WHISP_ENTHH +843 0x0000 //TX_WHISP_ENTHL +844 0x0000 //TX_WHISP_RTOTH +845 0x0000 //TX_WHISP_RTOTH2 +846 0x0096 //TX_MUTE_PERIOD +847 0x0000 //TX_FADE_IN_PERIOD +848 0x0100 //TX_FFP_RESRV_2 +849 0x0020 //TX_FFP_RESRV_3 +850 0x0000 //TX_FFP_RESRV_4 +851 0x0000 //TX_FFP_RESRV_5 +852 0x0000 //TX_FFP_RESRV_6 +853 0x0002 //TX_FILTINDX +854 0x0000 //TX_TDDRC_THRD_0 +855 0x0010 //TX_TDDRC_THRD_1 +856 0x1500 //TX_TDDRC_THRD_2 +857 0x1500 //TX_TDDRC_THRD_3 +858 0x3000 //TX_TDDRC_SLANT_0 +859 0x6E00 //TX_TDDRC_SLANT_1 +860 0x1000 //TX_TDDRC_ALPHA_UP_00 +861 0x7EB8 //TX_TDDRC_ALPHA_DWN_00 +862 0x0000 //TX_TDDRC_HMNC_FLAG +863 0x199A //TX_TDDRC_HMNC_GAIN +864 0x0000 //TX_TDDRC_SMT_FLAG +865 0x0CCD //TX_TDDRC_SMT_W +866 0x0531 //TX_TDDRC_DRC_GAIN +867 0x7FFF //TX_TDDRC_LMT_THRD +868 0x0000 //TX_TDDRC_LMT_ALPHA +869 0x0000 //TX_TFMASKLTH +870 0x0000 //TX_TFMASKLTHL +871 0x0CCD //TX_TFMASKHTH +872 0x0CCD //TX_TFMASKLTH_BINVAD +873 0xF333 //TX_TFMASKLTH_NS_EST +874 0xF800 //TX_TFMASKLTH_DOA +875 0x0CCD //TX_TFMASKTH_BLESSCUT +876 0x1000 //TX_B_LESSCUT_RTO_MASK +877 0x3800 //TX_SB_RHO_MEAN_TH_ABN +878 0x2000 //TX_B_POST_FLT_MASK +879 0x0000 //TX_B_POST_FLT_MASK1 +880 0x6333 //TX_GAIN_WIND_MASK +881 0x7FFF //TX_TFMASK_BFSTRICT_MUSIC +882 0x0000 //TX_TFMASK_BFSTRICT_NOMUSIC +883 0x7333 //TX_FASTNS_OUTIN_TH +884 0x0CCD //TX_FASTNS_TFMASK_TH +885 0x0CCD //TX_FASTNS_TFMASKBIN_TH1 +886 0x0CCD //TX_FASTNS_TFMASKBIN_TH2 +887 0x0CCD //TX_FASTNS_TFMASKBIN_TH3 +888 0x0028 //TX_FASTNS_ARSPC_TH +889 0xC000 //TX_FASTNS_MASK5_TH +890 0x0810 //TX_POSTSSA_MIN_G_VR_MASK +891 0x1000 //TX_A_LESSCUT_RTO_MASK +892 0x1770 //TX_FASTNS_NOISETH +893 0xC000 //TX_FASTNS_SSA_THLFL +894 0xC000 //TX_FASTNS_SSA_THHFL +895 0xCCCC //TX_FASTNS_SSA_THLFH +896 0xD999 //TX_FASTNS_SSA_THHFH +897 0x2329 //TX_SENDFUNC_REG_MICMUTE +898 0x0010 //TX_SENDFUNC_REG_MICMUTE1 +899 0x0320 //TX_MICMUTE_RATIO_THR +900 0x00A0 //TX_MICMUTE_AMP_THR +901 0x0004 //TX_MICMUTE_HPF_IND +902 0x00C0 //TX_MICMUTE_LOG_EYR_TH +903 0x0012 //TX_MICMUTE_CVG_TIME +904 0x0008 //TX_MICMUTE_RELEASE_TIME +905 0x0E00 //TX_MIC_VOLUME_MIC0MUTE +906 0x0000 //TX_MICMUTE_EPD_OFFSET_0 +907 0x0028 //TX_MICMUTE_FRQ_AEC_L +908 0x7999 //TX_MICMUTE_EAD_THR +909 0x7FFF //TX_MICMUTE_LAMBDA_CB_NLE +910 0x3000 //TX_MICMUTE_LAMBDA_RE_EST +911 0x7F00 //TX_DTD_THR1_MICMUTE_0 +912 0x7900 //TX_DTD_THR1_MICMUTE_1 +913 0x7FFF //TX_DTD_THR1_MICMUTE_2 +914 0x7FFF //TX_DTD_THR1_MICMUTE_3 +915 0x2000 //TX_DTD_THR2_MICMUTE_0 +916 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_0 +917 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_1 +918 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_2 +919 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_3 +920 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_4 +921 0x7FFF //TX_MICMUTE_C_POST_FLT +922 0x03E8 //TX_MICMUTE_DT_CUT_K +923 0x0001 //TX_MICMUTE_DT_CUT_THR +924 0x03E8 //TX_MICMUTE_DT_CUT_K2 +925 0x0001 //TX_MICMUTE_DT_CUT_THR2 +926 0x0064 //TX_MICMUTE_DT2_HOLD_N +927 0x1000 //TX_MICMUTE_RATIODTH_THCUT +928 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOL +929 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOH +930 0x0400 //TX_MICMUTE_C_POST_FLT_MASK +931 0x7999 //TX_MICMUTE_RATIODTL_CUT_TH +932 0x3E80 //TX_MICMUTE_DT_CUT_K1 +933 0x0800 //TX_MICMUTE_N2_SN_EST +934 0xFC00 //TX_MICMUTE_THR_SN_EST_0 +935 0x001C //TX_MICMUTE_MIN_G_CTRL_0 +936 0x6000 //TX_MICMUTE_A_POST_FILT_S_0 +937 0x7000 //TX_MICMUTE_B_POST_FILT_0 +938 0x2710 //TX_MIC1RUB_AMP_THR +939 0x7FFF //TX_MIC1MUTE_RATIO_THR +940 0x0001 //TX_MIC1MUTE_AMP_THR +941 0x0008 //TX_MIC1MUTE_CVG_TIME +942 0x0008 //TX_MIC1MUTE_RELEASE_TIME +943 0x05A0 //TX_AMS_RESRV_01 +944 0x3FFF //TX_AMS_RESRV_02 +945 0x7FFF //TX_AMS_RESRV_03 +946 0x0000 //TX_AMS_RESRV_04 +947 0x0000 //TX_AMS_RESRV_05 +948 0x0000 //TX_AMS_RESRV_06 +949 0x0000 //TX_AMS_RESRV_07 +950 0x0000 //TX_AMS_RESRV_08 +951 0x0000 //TX_AMS_RESRV_09 +952 0x0000 //TX_AMS_RESRV_10 +953 0x0000 //TX_AMS_RESRV_11 +954 0x0000 //TX_AMS_RESRV_12 +955 0x0000 //TX_AMS_RESRV_13 +956 0x0000 //TX_AMS_RESRV_14 +957 0x0000 //TX_AMS_RESRV_15 +958 0x0000 //TX_AMS_RESRV_16 +959 0x0000 //TX_AMS_RESRV_17 +960 0x0000 //TX_AMS_RESRV_18 +961 0x0000 //TX_AMS_RESRV_19 +#RX +0 0x243C //RX_RECVFUNC_MODE_0 +1 0x0000 //RX_RECVFUNC_MODE_1 +2 0x0000 //RX_SAMPLINGFREQ_SIG +3 0x0000 //RX_SAMPLINGFREQ_PROC +4 0x000A //RX_FRAME_SZ +5 0x0000 //RX_DELAY_OPT +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +10 0x050E //RX_PGA +11 0x7FFF //RX_A_HP +12 0x4000 //RX_B_PE +13 0x7800 //RX_THR_PITCH_DET_0 +14 0x7000 //RX_THR_PITCH_DET_1 +15 0x6000 //RX_THR_PITCH_DET_2 +16 0x0008 //RX_PITCH_BFR_LEN +17 0x0003 //RX_SBD_PITCH_DET +18 0x0100 //RX_PP_RESRV_0 +19 0x0020 //RX_PP_RESRV_1 +20 0x0400 //RX_N_SN_EST +21 0x000C //RX_N2_SN_EST +22 0x0006 //RX_NS_LVL_CTRL +23 0xF800 //RX_THR_SN_EST +24 0x7CCD //RX_LAMBDA_PFILT +25 0x000A //RX_FENS_RESRV_0 +26 0x0190 //RX_FENS_RESRV_1 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +30 0x0002 //RX_EXTRA_NS_L +31 0x0800 //RX_EXTRA_NS_A +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +35 0x199A //RX_A_POST_FLT +36 0x0000 //RX_LMT_THRD +37 0x4000 //RX_LMT_ALPHA +38 0x0014 //RX_FDEQ_SUBNUM +39 0x4840 //RX_FDEQ_GAIN_0 +40 0x3E40 //RX_FDEQ_GAIN_1 +41 0x515E //RX_FDEQ_GAIN_2 +42 0x6470 //RX_FDEQ_GAIN_3 +43 0x7A84 //RX_FDEQ_GAIN_4 +44 0x7C7A //RX_FDEQ_GAIN_5 +45 0x7C7C //RX_FDEQ_GAIN_6 +46 0x7D7C //RX_FDEQ_GAIN_7 +47 0x7E82 //RX_FDEQ_GAIN_8 +48 0x7C80 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0204 //RX_FDEQ_BIN_1 +65 0x0203 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D08 //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +111 0x0002 //RX_FILTINDX +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x055F //RX_TDDRC_DRC_GAIN +125 0x7C00 //RX_LAMBDA_PKA_FP +126 0x1450 //RX_TPKA_FP +127 0x0400 //RX_MIN_G_FP +128 0x0700 //RX_MAX_G_FP +129 0x000A //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +131 0x0000 //RX_MAXLEVEL_CNG +132 0x3000 //RX_BWE_UV_TH +133 0x3000 //RX_BWE_UV_TH2 +134 0x1800 //RX_BWE_UV_TH3 +135 0x1000 //RX_BWE_V_TH +136 0x04CD //RX_BWE_GAIN1_V_TH1 +137 0x0F33 //RX_BWE_GAIN1_V_TH2 +138 0x7333 //RX_BWE_UV_EQ +139 0x199A //RX_BWE_V_EQ +140 0x7333 //RX_BWE_TONE_TH +141 0x0004 //RX_BWE_UV_HOLD_T +142 0x6CCD //RX_BWE_GAIN2_ALPHA +143 0x799A //RX_BWE_GAIN3_ALPHA +144 0x001E //RX_BWE_CUTOFF +145 0x3000 //RX_BWE_GAINFILL +146 0x3200 //RX_BWE_MAXTH_TONE +147 0x2000 //RX_BWE_EQ_0 +148 0x2000 //RX_BWE_EQ_1 +149 0x2000 //RX_BWE_EQ_2 +150 0x2000 //RX_BWE_EQ_3 +151 0x2000 //RX_BWE_EQ_4 +152 0x2000 //RX_BWE_EQ_5 +153 0x2000 //RX_BWE_EQ_6 +154 0x0000 //RX_BWE_RESRV_0 +155 0x0000 //RX_BWE_RESRV_1 +156 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0521 //RX_TDDRC_DRC_GAIN +38 0x0014 //RX_FDEQ_SUBNUM +39 0x483A //RX_FDEQ_GAIN_0 +40 0x3A3A //RX_FDEQ_GAIN_1 +41 0x4A58 //RX_FDEQ_GAIN_2 +42 0x5E76 //RX_FDEQ_GAIN_3 +43 0x8496 //RX_FDEQ_GAIN_4 +44 0x8E8A //RX_FDEQ_GAIN_5 +45 0x827C //RX_FDEQ_GAIN_6 +46 0x7E7E //RX_FDEQ_GAIN_7 +47 0x868A //RX_FDEQ_GAIN_8 +48 0x908C //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0204 //RX_FDEQ_BIN_1 +65 0x0203 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D08 //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x000B //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0550 //RX_TDDRC_DRC_GAIN +38 0x0014 //RX_FDEQ_SUBNUM +39 0x483A //RX_FDEQ_GAIN_0 +40 0x3A3A //RX_FDEQ_GAIN_1 +41 0x4A58 //RX_FDEQ_GAIN_2 +42 0x5E76 //RX_FDEQ_GAIN_3 +43 0x8496 //RX_FDEQ_GAIN_4 +44 0x8E8A //RX_FDEQ_GAIN_5 +45 0x827C //RX_FDEQ_GAIN_6 +46 0x7E7E //RX_FDEQ_GAIN_7 +47 0x868A //RX_FDEQ_GAIN_8 +48 0x908C //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0204 //RX_FDEQ_BIN_1 +65 0x0203 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D08 //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0012 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0550 //RX_TDDRC_DRC_GAIN +38 0x0014 //RX_FDEQ_SUBNUM +39 0x483A //RX_FDEQ_GAIN_0 +40 0x3A3A //RX_FDEQ_GAIN_1 +41 0x4A58 //RX_FDEQ_GAIN_2 +42 0x5E76 //RX_FDEQ_GAIN_3 +43 0x8496 //RX_FDEQ_GAIN_4 +44 0x8E8A //RX_FDEQ_GAIN_5 +45 0x827C //RX_FDEQ_GAIN_6 +46 0x7E7E //RX_FDEQ_GAIN_7 +47 0x868A //RX_FDEQ_GAIN_8 +48 0x908C //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0204 //RX_FDEQ_BIN_1 +65 0x0203 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D08 //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x001F //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0550 //RX_TDDRC_DRC_GAIN +38 0x0014 //RX_FDEQ_SUBNUM +39 0x483A //RX_FDEQ_GAIN_0 +40 0x3A3A //RX_FDEQ_GAIN_1 +41 0x4A58 //RX_FDEQ_GAIN_2 +42 0x5E76 //RX_FDEQ_GAIN_3 +43 0x8496 //RX_FDEQ_GAIN_4 +44 0x8E8A //RX_FDEQ_GAIN_5 +45 0x827C //RX_FDEQ_GAIN_6 +46 0x7E7E //RX_FDEQ_GAIN_7 +47 0x868A //RX_FDEQ_GAIN_8 +48 0x908C //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0204 //RX_FDEQ_BIN_1 +65 0x0203 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D08 //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0032 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0550 //RX_TDDRC_DRC_GAIN +38 0x0014 //RX_FDEQ_SUBNUM +39 0x483A //RX_FDEQ_GAIN_0 +40 0x3A3A //RX_FDEQ_GAIN_1 +41 0x4A58 //RX_FDEQ_GAIN_2 +42 0x5E76 //RX_FDEQ_GAIN_3 +43 0x8496 //RX_FDEQ_GAIN_4 +44 0x8E8A //RX_FDEQ_GAIN_5 +45 0x827C //RX_FDEQ_GAIN_6 +46 0x7E7E //RX_FDEQ_GAIN_7 +47 0x868A //RX_FDEQ_GAIN_8 +48 0x908C //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0204 //RX_FDEQ_BIN_1 +65 0x0203 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D08 //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0050 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0550 //RX_TDDRC_DRC_GAIN +38 0x0014 //RX_FDEQ_SUBNUM +39 0x483A //RX_FDEQ_GAIN_0 +40 0x3A3A //RX_FDEQ_GAIN_1 +41 0x4A58 //RX_FDEQ_GAIN_2 +42 0x5E76 //RX_FDEQ_GAIN_3 +43 0x8496 //RX_FDEQ_GAIN_4 +44 0x8E8A //RX_FDEQ_GAIN_5 +45 0x827C //RX_FDEQ_GAIN_6 +46 0x7E7E //RX_FDEQ_GAIN_7 +47 0x868A //RX_FDEQ_GAIN_8 +48 0x908C //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0204 //RX_FDEQ_BIN_1 +65 0x0203 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D08 //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x007F //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0550 //RX_TDDRC_DRC_GAIN +38 0x0014 //RX_FDEQ_SUBNUM +39 0x483A //RX_FDEQ_GAIN_0 +40 0x3A3A //RX_FDEQ_GAIN_1 +41 0x4A58 //RX_FDEQ_GAIN_2 +42 0x5E76 //RX_FDEQ_GAIN_3 +43 0x8496 //RX_FDEQ_GAIN_4 +44 0x8E8A //RX_FDEQ_GAIN_5 +45 0x827C //RX_FDEQ_GAIN_6 +46 0x8686 //RX_FDEQ_GAIN_7 +47 0x868A //RX_FDEQ_GAIN_8 +48 0x908C //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0204 //RX_FDEQ_BIN_1 +65 0x0203 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D08 //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#RX 2 +157 0x003C //RX_RECVFUNC_MODE_0 +158 0x0000 //RX_RECVFUNC_MODE_1 +159 0x0000 //RX_SAMPLINGFREQ_SIG +160 0x0000 //RX_SAMPLINGFREQ_PROC +161 0x000A //RX_FRAME_SZ +162 0x0000 //RX_DELAY_OPT +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +167 0x0600 //RX_PGA +168 0x7FFF //RX_A_HP +169 0x4000 //RX_B_PE +170 0x7800 //RX_THR_PITCH_DET_0 +171 0x7000 //RX_THR_PITCH_DET_1 +172 0x6000 //RX_THR_PITCH_DET_2 +173 0x0008 //RX_PITCH_BFR_LEN +174 0x0003 //RX_SBD_PITCH_DET +175 0x0100 //RX_PP_RESRV_0 +176 0x0020 //RX_PP_RESRV_1 +177 0x0400 //RX_N_SN_EST +178 0x000C //RX_N2_SN_EST +179 0x0014 //RX_NS_LVL_CTRL +180 0xF800 //RX_THR_SN_EST +181 0x7E00 //RX_LAMBDA_PFILT +182 0x000A //RX_FENS_RESRV_0 +183 0x0190 //RX_FENS_RESRV_1 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +187 0x0002 //RX_EXTRA_NS_L +188 0x0800 //RX_EXTRA_NS_A +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +192 0x199A //RX_A_POST_FLT +193 0x0000 //RX_LMT_THRD +194 0x4000 //RX_LMT_ALPHA +195 0x0014 //RX_FDEQ_SUBNUM +196 0x4840 //RX_FDEQ_GAIN_0 +197 0x3E40 //RX_FDEQ_GAIN_1 +198 0x515E //RX_FDEQ_GAIN_2 +199 0x6470 //RX_FDEQ_GAIN_3 +200 0x7A84 //RX_FDEQ_GAIN_4 +201 0x7C7A //RX_FDEQ_GAIN_5 +202 0x7C7C //RX_FDEQ_GAIN_6 +203 0x7D7C //RX_FDEQ_GAIN_7 +204 0x7E82 //RX_FDEQ_GAIN_8 +205 0x7C80 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0204 //RX_FDEQ_BIN_1 +222 0x0203 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D08 //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +268 0x0002 //RX_FILTINDX +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x055F //RX_TDDRC_DRC_GAIN +282 0x7C00 //RX_LAMBDA_PKA_FP +283 0x13E0 //RX_TPKA_FP +284 0x0080 //RX_MIN_G_FP +285 0x2000 //RX_MAX_G_FP +286 0x000A //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +288 0x0000 //RX_MAXLEVEL_CNG +289 0x3000 //RX_BWE_UV_TH +290 0x3000 //RX_BWE_UV_TH2 +291 0x1800 //RX_BWE_UV_TH3 +292 0x1000 //RX_BWE_V_TH +293 0x04CD //RX_BWE_GAIN1_V_TH1 +294 0x0F33 //RX_BWE_GAIN1_V_TH2 +295 0x7333 //RX_BWE_UV_EQ +296 0x199A //RX_BWE_V_EQ +297 0x7333 //RX_BWE_TONE_TH +298 0x0004 //RX_BWE_UV_HOLD_T +299 0x6CCD //RX_BWE_GAIN2_ALPHA +300 0x799A //RX_BWE_GAIN3_ALPHA +301 0x001E //RX_BWE_CUTOFF +302 0x3000 //RX_BWE_GAINFILL +303 0x3200 //RX_BWE_MAXTH_TONE +304 0x2000 //RX_BWE_EQ_0 +305 0x2000 //RX_BWE_EQ_1 +306 0x2000 //RX_BWE_EQ_2 +307 0x2000 //RX_BWE_EQ_3 +308 0x2000 //RX_BWE_EQ_4 +309 0x2000 //RX_BWE_EQ_5 +310 0x2000 //RX_BWE_EQ_6 +311 0x0000 //RX_BWE_RESRV_0 +312 0x0000 //RX_BWE_RESRV_1 +313 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x055F //RX_TDDRC_DRC_GAIN +195 0x0014 //RX_FDEQ_SUBNUM +196 0x4840 //RX_FDEQ_GAIN_0 +197 0x3E40 //RX_FDEQ_GAIN_1 +198 0x515E //RX_FDEQ_GAIN_2 +199 0x6470 //RX_FDEQ_GAIN_3 +200 0x7A84 //RX_FDEQ_GAIN_4 +201 0x7C7A //RX_FDEQ_GAIN_5 +202 0x7C7C //RX_FDEQ_GAIN_6 +203 0x7D7C //RX_FDEQ_GAIN_7 +204 0x7E82 //RX_FDEQ_GAIN_8 +205 0x7C80 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0204 //RX_FDEQ_BIN_1 +222 0x0203 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D08 //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x000A //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x055F //RX_TDDRC_DRC_GAIN +195 0x0014 //RX_FDEQ_SUBNUM +196 0x4840 //RX_FDEQ_GAIN_0 +197 0x3E40 //RX_FDEQ_GAIN_1 +198 0x515E //RX_FDEQ_GAIN_2 +199 0x6470 //RX_FDEQ_GAIN_3 +200 0x7A84 //RX_FDEQ_GAIN_4 +201 0x7C7A //RX_FDEQ_GAIN_5 +202 0x7C7C //RX_FDEQ_GAIN_6 +203 0x7D7C //RX_FDEQ_GAIN_7 +204 0x7E82 //RX_FDEQ_GAIN_8 +205 0x7C80 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0204 //RX_FDEQ_BIN_1 +222 0x0203 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D08 //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0010 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x055F //RX_TDDRC_DRC_GAIN +195 0x0014 //RX_FDEQ_SUBNUM +196 0x4840 //RX_FDEQ_GAIN_0 +197 0x3E40 //RX_FDEQ_GAIN_1 +198 0x515E //RX_FDEQ_GAIN_2 +199 0x6470 //RX_FDEQ_GAIN_3 +200 0x7A84 //RX_FDEQ_GAIN_4 +201 0x7C7A //RX_FDEQ_GAIN_5 +202 0x7C7C //RX_FDEQ_GAIN_6 +203 0x7D7C //RX_FDEQ_GAIN_7 +204 0x7E82 //RX_FDEQ_GAIN_8 +205 0x7C80 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0204 //RX_FDEQ_BIN_1 +222 0x0203 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D08 //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x001A //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x055F //RX_TDDRC_DRC_GAIN +195 0x0014 //RX_FDEQ_SUBNUM +196 0x4840 //RX_FDEQ_GAIN_0 +197 0x3E40 //RX_FDEQ_GAIN_1 +198 0x515E //RX_FDEQ_GAIN_2 +199 0x6470 //RX_FDEQ_GAIN_3 +200 0x7A84 //RX_FDEQ_GAIN_4 +201 0x7C7A //RX_FDEQ_GAIN_5 +202 0x7C7C //RX_FDEQ_GAIN_6 +203 0x7D7C //RX_FDEQ_GAIN_7 +204 0x7E82 //RX_FDEQ_GAIN_8 +205 0x7C80 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0204 //RX_FDEQ_BIN_1 +222 0x0203 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D08 //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0034 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x055F //RX_TDDRC_DRC_GAIN +195 0x0014 //RX_FDEQ_SUBNUM +196 0x4840 //RX_FDEQ_GAIN_0 +197 0x3E40 //RX_FDEQ_GAIN_1 +198 0x515E //RX_FDEQ_GAIN_2 +199 0x6470 //RX_FDEQ_GAIN_3 +200 0x7A84 //RX_FDEQ_GAIN_4 +201 0x7C7A //RX_FDEQ_GAIN_5 +202 0x7C7C //RX_FDEQ_GAIN_6 +203 0x7D7C //RX_FDEQ_GAIN_7 +204 0x7E82 //RX_FDEQ_GAIN_8 +205 0x7C80 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0204 //RX_FDEQ_BIN_1 +222 0x0203 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D08 //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0045 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x055F //RX_TDDRC_DRC_GAIN +195 0x0014 //RX_FDEQ_SUBNUM +196 0x4840 //RX_FDEQ_GAIN_0 +197 0x3E40 //RX_FDEQ_GAIN_1 +198 0x515E //RX_FDEQ_GAIN_2 +199 0x6470 //RX_FDEQ_GAIN_3 +200 0x7A84 //RX_FDEQ_GAIN_4 +201 0x7C7A //RX_FDEQ_GAIN_5 +202 0x7C7C //RX_FDEQ_GAIN_6 +203 0x7D7C //RX_FDEQ_GAIN_7 +204 0x7E82 //RX_FDEQ_GAIN_8 +205 0x7C80 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0204 //RX_FDEQ_BIN_1 +222 0x0203 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D08 //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0074 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x055F //RX_TDDRC_DRC_GAIN +195 0x0014 //RX_FDEQ_SUBNUM +196 0x4840 //RX_FDEQ_GAIN_0 +197 0x3E40 //RX_FDEQ_GAIN_1 +198 0x515E //RX_FDEQ_GAIN_2 +199 0x6470 //RX_FDEQ_GAIN_3 +200 0x7A84 //RX_FDEQ_GAIN_4 +201 0x7C7A //RX_FDEQ_GAIN_5 +202 0x7C7C //RX_FDEQ_GAIN_6 +203 0x7D7C //RX_FDEQ_GAIN_7 +204 0x7E82 //RX_FDEQ_GAIN_8 +205 0x7C80 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0204 //RX_FDEQ_BIN_1 +222 0x0203 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D08 //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 + +#CASE_NAME HANDSET-HANDSET-VOICE_GENERIC-WB +#PARAM_MODE FULL +#PARAM_TYPE TX+2RX +#TOTAL_CUSTOM_STEP 7+7 +#TX +0 0x0000 //TX_OPERATION_MODE_0 +1 0x0000 //TX_OPERATION_MODE_1 +2 0x0036 //TX_PATCH_REG +3 0x2F7F //TX_SENDFUNC_MODE_0 +4 0x0000 //TX_SENDFUNC_MODE_1 +5 0x0002 //TX_NUM_MIC +6 0x0001 //TX_SAMPLINGFREQ_SIG +7 0x0001 //TX_SAMPLINGFREQ_PROC +8 0x000A //TX_FRAME_SZ_SIG +9 0x000A //TX_FRAME_SZ +10 0x0000 //TX_DELAY_OPT +11 0x0028 //TX_MAX_TAIL_LENGTH +12 0x0001 //TX_NUM_LOUTCHN +13 0x0001 //TX_MAXNUM_AECREF +14 0x0000 //TX_DBG_FUNC_REG +15 0x0000 //TX_DBG_FUNC_REG1 +16 0x0000 //TX_SYS_RESRV_0 +17 0x0000 //TX_SYS_RESRV_1 +18 0x0000 //TX_SYS_RESRV_2 +19 0x0000 //TX_SYS_RESRV_3 +20 0x0000 //TX_DIST2REF0 +21 0x009C //TX_DIST2REF1 +22 0x0000 //TX_DIST2REF_02 +23 0x0000 //TX_DIST2REF_03 +24 0x0000 //TX_DIST2REF_04 +25 0x0000 //TX_DIST2REF_05 +26 0x0000 //TX_MMIC +27 0x1000 //TX_PGA_0 +28 0x1000 //TX_PGA_1 +29 0x1000 //TX_PGA_2 +30 0x0000 //TX_PGA_3 +31 0x0000 //TX_PGA_4 +32 0x0000 //TX_PGA_5 +33 0x0000 //TX_MIC_PAIRS +34 0x0000 //TX_MIC_PAIRS_HS +35 0x0002 //TX_MICS_FOR_BF +36 0x0000 //TX_MIC_PAIRS_FORL1 +37 0x0002 //TX_MICS_OF_PAIR0 +38 0x0002 //TX_MICS_OF_PAIR1 +39 0x0002 //TX_MICS_OF_PAIR2 +40 0x0002 //TX_MICS_OF_PAIR3 +41 0x0000 //TX_MIC_DATA_SRC0 +42 0x0002 //TX_MIC_DATA_SRC1 +43 0x0001 //TX_MIC_DATA_SRC2 +44 0x0000 //TX_MIC_DATA_SRC3 +45 0x0000 //TX_MIC_PAIR_CH_04 +46 0x0000 //TX_MIC_PAIR_CH_05 +47 0x0000 //TX_MIC_PAIR_CH_10 +48 0x0000 //TX_MIC_PAIR_CH_11 +49 0x0000 //TX_MIC_PAIR_CH_12 +50 0x0000 //TX_MIC_PAIR_CH_13 +51 0x0000 //TX_MIC_PAIR_CH_14 +52 0x05DC //TX_HD_BIN_MASK +53 0x0010 //TX_HD_SUBAND_MASK +54 0x19A1 //TX_HD_FRAME_AVG_MASK +55 0x0320 //TX_HD_MIN_FRQ +56 0x1000 //TX_HD_ALPHA_PSD +57 0x1100 //TX_T_PHPR1 +58 0x0000 //TX_T_PHPR2 +59 0x0000 //TX_T_PTPR +60 0x0000 //TX_T_PNPR +61 0x0000 //TX_T_PAPR1 +62 0xEE6C //TX_T_PSDVAT +63 0x0800 //TX_CNT +64 0x4000 //TX_ANTI_HOWL_GAIN +65 0x0001 //TX_MICFORBFMARK_0 +66 0x0001 //TX_MICFORBFMARK_1 +67 0x0001 //TX_MICFORBFMARK_2 +68 0x0001 //TX_MICFORBFMARK_3 +69 0x0001 //TX_MICFORBFMARK_4 +70 0x0001 //TX_MICFORBFMARK_5 +71 0x0000 //TX_DIST2REF_10 +72 0x3A66 //TX_DIST2REF_11 +73 0x0000 //TX_DIST2REF2 +74 0x0000 //TX_DIST2REF_13 +75 0x0000 //TX_DIST2REF_14 +76 0x0000 //TX_DIST2REF_15 +77 0x0000 //TX_DIST2REF_20 +78 0x0000 //TX_DIST2REF_21 +79 0x0000 //TX_DIST2REF_22 +80 0x0000 //TX_DIST2REF_23 +81 0x0000 //TX_DIST2REF_24 +82 0x0000 //TX_DIST2REF_25 +83 0x0000 //TX_DIST2REF_30 +84 0x0000 //TX_DIST2REF_31 +85 0x0000 //TX_DIST2REF_32 +86 0x0000 //TX_DIST2REF_33 +87 0x0000 //TX_DIST2REF_34 +88 0x0000 //TX_DIST2REF_35 +89 0x0000 //TX_MIC_LOC_00 +90 0x0000 //TX_MIC_LOC_01 +91 0x0000 //TX_MIC_LOC_02 +92 0x0000 //TX_MIC_LOC_03 +93 0x0000 //TX_MIC_LOC_04 +94 0x0000 //TX_MIC_LOC_05 +95 0x0000 //TX_MIC_LOC_10 +96 0x0000 //TX_MIC_LOC_11 +97 0x0000 //TX_MIC_LOC_12 +98 0x0000 //TX_MIC_LOC_13 +99 0x0000 //TX_MIC_LOC_14 +100 0x0000 //TX_MIC_LOC_15 +101 0x0000 //TX_MIC_LOC_20 +102 0x0000 //TX_MIC_LOC_21 +103 0x0000 //TX_MIC_LOC_22 +104 0x0000 //TX_MIC_LOC_23 +105 0x0000 //TX_MIC_LOC_24 +106 0x0000 //TX_MIC_LOC_25 +107 0x0800 //TX_MIC_REFBLK_VOLUME +108 0x0AAC //TX_MIC_BLOCK_VOLUME +109 0x0000 //TX_INVERSE_MASK +110 0x0000 //TX_ADCS_MASK +111 0x04D0 //TX_ADCS_GAIN +112 0x4000 //TX_NFC_GAINFAC +113 0x0000 //TX_MAINMIC_BLKFACTOR +114 0x0000 //TX_REFMIC_BLKFACTOR +115 0x0000 //TX_BLMIC_BLKFACTOR +116 0x0000 //TX_BRMIC_BLKFACTOR +117 0x0031 //TX_MICBLK_START_BIN +118 0x0060 //TX_MICBLK_END_BIN +119 0x0015 //TX_MICBLK_FE_HOLD +120 0xFFF2 //TX_MICBLK_MR_EXP_TH +121 0xFFF2 //TX_MICBLK_LR_EXP_TH +122 0x0000 //TX_FENE_HOLD +123 0x4000 //TX_FE_ENER_TH_MTS +124 0x0004 //TX_FE_ENER_TH_EXP +125 0x6000 //TX_C_POST_FLT_MIC_MAINBLK +126 0x6000 //TX_C_POST_FLT_MIC_REFBLK +127 0x0010 //TX_MIC_BLOCK_N +128 0x7B02 //TX_A_HP +129 0x4000 //TX_B_PE +130 0x1800 //TX_THR_PITCH_DET_0 +131 0x1000 //TX_THR_PITCH_DET_1 +132 0x0800 //TX_THR_PITCH_DET_2 +133 0x0008 //TX_PITCH_BFR_LEN +134 0x0003 //TX_SBD_PITCH_DET +135 0x0050 //TX_TD_AEC_L +136 0x4000 //TX_MU0_UNP_TD_AEC +137 0x1000 //TX_MU0_PTD_TD_AEC +138 0x0000 //TX_PP_RESRV_0 +139 0x2A94 //TX_PP_RESRV_1 +140 0x55F0 //TX_PP_RESRV_2 +141 0x0000 //TX_PP_RESRV_3 +142 0x0000 //TX_PP_RESRV_4 +143 0x0000 //TX_PP_RESRV_5 +144 0x0000 //TX_PP_RESRV_6 +145 0x0000 //TX_PP_RESRV_7 +146 0x0028 //TX_TAIL_LENGTH +147 0x0800 //TX_AEC_REF_GAIN_0 +148 0x0800 //TX_AEC_REF_GAIN_1 +149 0x0800 //TX_AEC_REF_GAIN_2 +150 0x6000 //TX_EAD_THR +151 0x2000 //TX_THR_RE_EST +152 0x0100 //TX_MIN_EQ_RE_EST_0 +153 0x0100 //TX_MIN_EQ_RE_EST_1 +154 0x0100 //TX_MIN_EQ_RE_EST_2 +155 0x0200 //TX_MIN_EQ_RE_EST_3 +156 0x0200 //TX_MIN_EQ_RE_EST_4 +157 0x0200 //TX_MIN_EQ_RE_EST_5 +158 0x0200 //TX_MIN_EQ_RE_EST_6 +159 0x0200 //TX_MIN_EQ_RE_EST_7 +160 0x1000 //TX_MIN_EQ_RE_EST_8 +161 0x1000 //TX_MIN_EQ_RE_EST_9 +162 0x1000 //TX_MIN_EQ_RE_EST_10 +163 0x0400 //TX_MIN_EQ_RE_EST_11 +164 0x1000 //TX_MIN_EQ_RE_EST_12 +165 0x3000 //TX_LAMBDA_RE_EST +166 0x1000 //TX_LAMBDA_CB_NLE +167 0x0400 //TX_C_POST_FLT +168 0x4000 //TX_GAIN_NP +169 0x003C //TX_SE_HOLD_N +170 0x0046 //TX_DT_HOLD_N +171 0x03E8 //TX_DT2_HOLD_N +172 0x6666 //TX_AEC_RESRV_0 +173 0x0000 //TX_AEC_RESRV_1 +174 0x0014 //TX_AEC_RESRV_2 +175 0x0000 //TX_MIC_DELAY_LENGTH +176 0x0000 //TX_REF_DELAY_LENGTH +177 0x0000 //TX_ADD_LINEIN_GAINL +178 0x0000 //TX_ADD_LINEIN_GAINH +179 0x0000 //TX_MIN_EQ_RE_EST_14 +180 0x0000 //TX_DTD_THR1_8 +181 0x7FFF //TX_DTD_THR2_8 +182 0x0000 //TX_DTD_MIC_BLK2 +183 0x0008 //TX_FRQ_LIN_LEN +184 0x7FFF //TX_FRQ_AEC_LEN_RHO +185 0x6000 //TX_MU0_UNP_FRQ_AEC +186 0x4000 //TX_MU0_PTD_FRQ_AEC +187 0x000A //TX_MINENOISETH +188 0x0800 //TX_MU0_RE_EST +189 0x0001 //TX_AEC_NUM_CH +190 0x0000 //TX_BIGECHOATTENUATION_MAX +191 0x2000 //TX_A_POST_FLT_MICBLK +192 0x0000 //TX_BLKENERTH +193 0x0000 //TX_BLKENERHIGHTH +194 0x0000 //TX_NORMENERTH +195 0x0000 //TX_NORMENERHIGHTH +196 0x0000 //TX_NORMENERHIGHTHL +197 0x7000 //TX_DTD_THR1_0 +198 0x7000 //TX_DTD_THR1_1 +199 0x7000 //TX_DTD_THR1_2 +200 0x7F00 //TX_DTD_THR1_3 +201 0x7F00 //TX_DTD_THR1_4 +202 0x7F00 //TX_DTD_THR1_5 +203 0x7F00 //TX_DTD_THR1_6 +204 0x2000 //TX_DTD_THR2_0 +205 0x2000 //TX_DTD_THR2_1 +206 0x2000 //TX_DTD_THR2_2 +207 0x1000 //TX_DTD_THR2_3 +208 0x1000 //TX_DTD_THR2_4 +209 0x1000 //TX_DTD_THR2_5 +210 0x1000 //TX_DTD_THR2_6 +211 0x7FFF //TX_DTD_THR3 +212 0x0000 //TX_SPK_CUT_K +213 0x1B58 //TX_DT_CUT_K +214 0x0100 //TX_DT_CUT_THR +215 0x04EB //TX_COMFORT_G +216 0x01F4 //TX_POWER_YOUT_TH +217 0x4000 //TX_FDPFGAINECHO +218 0x0000 //TX_DTD_HD_THR +219 0x0000 //TX_SPK_CUT_K_S +220 0x0000 //TX_DTD_MIC_BLK +221 0x0400 //TX_ADPT_STRICT_L +222 0x0200 //TX_ADPT_STRICT_H +223 0x0000 //TX_RATIO_DT_L_TH_LOW +224 0x0000 //TX_RATIO_DT_H_TH_LOW +225 0x0000 //TX_RATIO_DT_L_TH_HIGH +226 0x0000 //TX_RATIO_DT_H_TH_HIGH +227 0x0000 //TX_RATIO_DT_L0_TH +228 0x2000 //TX_B_POST_FILT_ECHO_L +229 0x2000 //TX_B_POST_FILT_ECHO_H +230 0x0200 //TX_MIN_G_CTRL_ECHO +231 0x7FFF //TX_B_LESSCUT_RTO_ECHO +232 0x0000 //TX_EPD_OFFSET_00 +233 0x0000 //TX_EPD_OFFST_01 +234 0x0000 //TX_RATIO_DT_L0_TH_HIGH +235 0x3A98 //TX_RATIO_DT_H_TH_CUT +236 0x7FFF //TX_MIN_EQ_RE_EST_13 +237 0x0000 //TX_DTD_THR1_7 +238 0x0000 //TX_DTD_THR2_7 +239 0x0800 //TX_DT_RESRV_7 +240 0x0800 //TX_DT_RESRV_8 +241 0x0000 //TX_DT_RESRV_9 +242 0xF600 //TX_THR_SN_EST_0 +243 0xFA00 //TX_THR_SN_EST_1 +244 0xFB00 //TX_THR_SN_EST_2 +245 0xF800 //TX_THR_SN_EST_3 +246 0xFA00 //TX_THR_SN_EST_4 +247 0xF800 //TX_THR_SN_EST_5 +248 0xF800 //TX_THR_SN_EST_6 +249 0xF700 //TX_THR_SN_EST_7 +250 0x0000 //TX_DELTA_THR_SN_EST_0 +251 0x01A0 //TX_DELTA_THR_SN_EST_1 +252 0x0200 //TX_DELTA_THR_SN_EST_2 +253 0x0200 //TX_DELTA_THR_SN_EST_3 +254 0x0100 //TX_DELTA_THR_SN_EST_4 +255 0x0200 //TX_DELTA_THR_SN_EST_5 +256 0x0100 //TX_DELTA_THR_SN_EST_6 +257 0x0200 //TX_DELTA_THR_SN_EST_7 +258 0x4000 //TX_LAMBDA_NN_EST_0 +259 0x5000 //TX_LAMBDA_NN_EST_1 +260 0x4000 //TX_LAMBDA_NN_EST_2 +261 0x4000 //TX_LAMBDA_NN_EST_3 +262 0x4000 //TX_LAMBDA_NN_EST_4 +263 0x4000 //TX_LAMBDA_NN_EST_5 +264 0x4000 //TX_LAMBDA_NN_EST_6 +265 0x4000 //TX_LAMBDA_NN_EST_7 +266 0x0400 //TX_N_SN_EST +267 0x001E //TX_INBEAM_T +268 0x0041 //TX_INBEAMHOLDT +269 0x2000 //TX_G_STRICT +270 0x0000 //TX_EQ_THR_BF +271 0x799A //TX_LAMBDA_EQ_BF +272 0x1000 //TX_NE_RTO_TH +273 0x1000 //TX_NE_RTO_TH_L +274 0x2000 //TX_MAINREFRTOH_TH_H +275 0x1400 //TX_MAINREFRTOH_TH_L +276 0x2000 //TX_MAINREFRTO_TH_H +277 0x1400 //TX_MAINREFRTO_TH_L +278 0x0000 //TX_MAINREFRTO_TH_EQ +279 0x1000 //TX_B_POST_FLT_0 +280 0x4000 //TX_B_POST_FLT_1 +281 0x0018 //TX_NS_LVL_CTRL_0 +282 0x0019 //TX_NS_LVL_CTRL_1 +283 0x0018 //TX_NS_LVL_CTRL_2 +284 0x0019 //TX_NS_LVL_CTRL_3 +285 0x001A //TX_NS_LVL_CTRL_4 +286 0x001E //TX_NS_LVL_CTRL_5 +287 0x001C //TX_NS_LVL_CTRL_6 +288 0x001C //TX_NS_LVL_CTRL_7 +289 0x000E //TX_MIN_GAIN_S_0 +290 0x0012 //TX_MIN_GAIN_S_1 +291 0x0012 //TX_MIN_GAIN_S_2 +292 0x0012 //TX_MIN_GAIN_S_3 +293 0x0018 //TX_MIN_GAIN_S_4 +294 0x0018 //TX_MIN_GAIN_S_5 +295 0x0018 //TX_MIN_GAIN_S_6 +296 0x0018 //TX_MIN_GAIN_S_7 +297 0x5000 //TX_NMOS_SUP +298 0x0000 //TX_NS_MAX_PRI_SNR_TH +299 0x0000 //TX_NMOS_SUP_MENSA +300 0x7FFF //TX_SNRI_SUP_0 +301 0x5000 //TX_SNRI_SUP_1 +302 0x4000 //TX_SNRI_SUP_2 +303 0x4000 //TX_SNRI_SUP_3 +304 0x4000 //TX_SNRI_SUP_4 +305 0x4000 //TX_SNRI_SUP_5 +306 0x4000 //TX_SNRI_SUP_6 +307 0x4000 //TX_SNRI_SUP_7 +308 0x4000 //TX_THR_LFNS +309 0x0018 //TX_G_LFNS +310 0x09C4 //TX_GAIN0_NTH +311 0x000A //TX_MUSIC_MORENS +312 0x7FFF //TX_A_POST_FILT_0 +313 0x2000 //TX_A_POST_FILT_1 +314 0x7000 //TX_A_POST_FILT_S_0 +315 0x3000 //TX_A_POST_FILT_S_1 +316 0x3000 //TX_A_POST_FILT_S_2 +317 0x2000 //TX_A_POST_FILT_S_3 +318 0x7000 //TX_A_POST_FILT_S_4 +319 0x7000 //TX_A_POST_FILT_S_5 +320 0x7000 //TX_A_POST_FILT_S_6 +321 0x7000 //TX_A_POST_FILT_S_7 +322 0x1000 //TX_B_POST_FILT_0 +323 0x4000 //TX_B_POST_FILT_1 +324 0x4000 //TX_B_POST_FILT_2 +325 0x4000 //TX_B_POST_FILT_3 +326 0x4000 //TX_B_POST_FILT_4 +327 0x4000 //TX_B_POST_FILT_5 +328 0x5000 //TX_B_POST_FILT_6 +329 0x4000 //TX_B_POST_FILT_7 +330 0x4000 //TX_B_LESSCUT_RTO_S_0 +331 0x6000 //TX_B_LESSCUT_RTO_S_1 +332 0x6000 //TX_B_LESSCUT_RTO_S_2 +333 0x6000 //TX_B_LESSCUT_RTO_S_3 +334 0x7FFF //TX_B_LESSCUT_RTO_S_4 +335 0x6000 //TX_B_LESSCUT_RTO_S_5 +336 0x6000 //TX_B_LESSCUT_RTO_S_6 +337 0x7FFF //TX_B_LESSCUT_RTO_S_7 +338 0x7C29 //TX_LAMBDA_PFILT +339 0x7C29 //TX_LAMBDA_PFILT_S_0 +340 0x7C29 //TX_LAMBDA_PFILT_S_1 +341 0x7C29 //TX_LAMBDA_PFILT_S_2 +342 0x7C29 //TX_LAMBDA_PFILT_S_3 +343 0x7C29 //TX_LAMBDA_PFILT_S_4 +344 0x7C29 //TX_LAMBDA_PFILT_S_5 +345 0x7C29 //TX_LAMBDA_PFILT_S_6 +346 0x7C29 //TX_LAMBDA_PFILT_S_7 +347 0x0200 //TX_K_PEPPER +348 0x0600 //TX_A_PEPPER +349 0x1D4C //TX_K_PEPPER_HF +350 0x0400 //TX_A_PEPPER_HF +351 0x0001 //TX_HMNC_BST_FLG +352 0x4000 //TX_HMNC_BST_THR +353 0x0800 //TX_DT_BINVAD_TH_0 +354 0x0800 //TX_DT_BINVAD_TH_1 +355 0x0800 //TX_DT_BINVAD_TH_2 +356 0x0800 //TX_DT_BINVAD_TH_3 +357 0x0000 //TX_DT_BINVAD_ENDF +358 0x1000 //TX_C_POST_FLT_DT +359 0x7FFF //TX_NS_B_POST_FLT_LESSCUT +360 0x0100 //TX_DT_BOOST +361 0x0000 //TX_BF_SGRAD_FLG +362 0x0005 //TX_BF_DVG_TH +363 0x001E //TX_SN_C_F +364 0x0000 //TX_K_APT +365 0x0001 //TX_NOISEDET +366 0x0190 //TX_NDETCT +367 0x000A //TX_NOISE_TH_0 +368 0x7FFF //TX_NOISE_TH_0_2 +369 0x7FFF //TX_NOISE_TH_0_3 +370 0x0139 //TX_NOISE_TH_1 +371 0x0479 //TX_NOISE_TH_2 +372 0x2328 //TX_NOISE_TH_3 +373 0x4422 //TX_NOISE_TH_4 +374 0x5586 //TX_NOISE_TH_5 +375 0x4425 //TX_NOISE_TH_5_2 +376 0x0032 //TX_NOISE_TH_5_3 +377 0x4E20 //TX_NOISE_TH_5_4 +378 0x21E8 //TX_NOISE_TH_6 +379 0x0014 //TX_MINENOISE_TH +380 0xD508 //TX_MORENS_TFMASK_TH +381 0x0001 //TX_DRC_QUIET_FLOOR +382 0x6D60 //TX_RATIODTL_CUT_TH +383 0x0DAC //TX_DT_CUT_K1 +384 0x00A5 //TX_OUT_ENER_S_TH_CLEAN +385 0x00A5 //TX_OUT_ENER_S_TH_LESSCLEAN +386 0x00A5 //TX_OUT_ENER_S_TH_NOISY +387 0x0029 //TX_OUT_ENER_TH_NOISE +388 0x00CE //TX_OUT_ENER_TH_SPEECH +389 0x2000 //TX_SN_NPB_GAIN +390 0x0000 //TX_NN_NPB_GAIN +391 0x3000 //TX_POST_MASK_SUP_HSNE +392 0x07D0 //TX_TAIL_DET_TH +393 0x4000 //TX_B_LESSCUT_RTO_WTA +394 0x0000 //TX_MEL_G_R +395 0x0080 //TX_SUPHIGH_TH +396 0x0500 //TX_MASK_G_R +397 0x0002 //TX_EXTRA_NS_L +398 0x1800 //TX_C_POST_FLT_MASK +399 0x7FFF //TX_A_POST_FLT_WNS +400 0x0148 //TX_MIN_G_LOW300HZ +401 0x0004 //TX_MAXLEVEL_CNG +402 0x00B4 //TX_STN_NOISE_TH +403 0x4000 //TX_POST_MASK_SUP +404 0x7FFF //TX_POST_MASK_ADJUST +405 0x00C8 //TX_NS_ENOISE_MIC0_TH +406 0x0014 //TX_MINENOISE_MIC0_TH +407 0x012C //TX_MINENOISE_MIC0_S_TH +408 0x4900 //TX_MIN_G_CTRL_SSNS +409 0x1000 //TX_METAL_RTO_THR +410 0x0FA0 //TX_NS_FP_K_METAL +411 0x3A98 //TX_NOISEDET_BOOST_TH +412 0x0FA0 //TX_NSMOOTH_TH +413 0x0000 //TX_NS_RESRV_8 +414 0x1800 //TX_RHO_UPB +415 0x2328 //TX_N_HOLD_HS +416 0x006E //TX_N_RHO_BFR0 +417 0x7FFF //TX_LAMBDA_ARSP_EST +418 0x0100 //TX_EXTRA_GAIN_MICBLOCK +419 0x0333 //TX_THR_STD_NSR +420 0x019A //TX_THR_STD_PLH +421 0x03E8 //TX_N_HOLD_STD +422 0x0066 //TX_THR_STD_RHO +423 0x2800 //TX_BF_RESET_THR_HS +424 0x0CCD //TX_SB_RTO_MEAN_TH +425 0x0300 //TX_SB_RHO_MEAN_TH_NTALK +426 0x1C00 //TX_SB_RTO_MEAN_TH_ABN +427 0x2EE0 //TX_SB_RTO_MEAN_TH_RUB +428 0x0000 //TX_WTA_EN_RTO_TH +429 0x1400 //TX_TOP_ENER_TH_F +430 0x0100 //TX_DESIRED_TALK_HOLDT +431 0x0800 //TX_MIC_BLOCK_FACTOR +432 0x0000 //TX_NSEST_BFRLRNRDC +433 0x0000 //TX_THR_POST_FLT_HS +434 0x0010 //TX_HS_VAD_BIN +435 0x2666 //TX_THR_VAD_HS +436 0x2CCD //TX_MEAN_RTO_MIN_TH2 +437 0x0032 //TX_SILENCE_T +438 0x0000 //TX_A_POST_FLT_WTA +439 0x799A //TX_LAMBDA_PFLT_WTA +440 0x05A8 //TX_SB_RHO_MEAN2_TH +441 0x0384 //TX_SB_RHO_MEAN3_TH +442 0x0000 //TX_HS_RESRV_4 +443 0x0000 //TX_HS_RESRV_5 +444 0x0001 //TX_DOA_VAD_THR_1 +445 0x003C //TX_DOA_VAD_THR_2 +446 0x0028 //TX_DOA_VAD_THR1_0 +447 0x0028 //TX_DOA_VAD_THR1_1 +448 0x0000 //TX_SRC_DOA_RNG_LOW_0A +449 0x001E //TX_SRC_DOA_RNG_HIGH_0A +450 0x005A //TX_DFLT_SRC_DOA_0A +451 0x0000 //TX_SRC_DOA_RNG_LOW_0B +452 0x0000 //TX_SRC_DOA_RNG_HIGH_0B +453 0x0000 //TX_DFLT_SRC_DOA_0B +454 0x0000 //TX_SRC_DOA_RNG_LOW_0C +455 0x0000 //TX_SRC_DOA_RNG_HIGH_0C +456 0x0000 //TX_DFLT_SRC_DOA_0C +457 0x0000 //TX_SRC_DOA_RNG_LOW_0D +458 0x0000 //TX_SRC_DOA_RNG_HIGH_0D +459 0x0000 //TX_DFLT_SRC_DOA_0D +460 0x0000 //TX_SRC_DOA_RNG_LOW_1A +461 0x00B4 //TX_SRC_DOA_RNG_HIGH_1A +462 0x005A //TX_DFLT_SRC_DOA_1A +463 0x0000 //TX_SRC_DOA_RNG_LOW_1B +464 0x00B4 //TX_SRC_DOA_RNG_HIGH_1B +465 0x005A //TX_DFLT_SRC_DOA_1B +466 0x0000 //TX_SRC_DOA_RNG_LOW_1C +467 0x00B4 //TX_SRC_DOA_RNG_HIGH_1C +468 0x005A //TX_DFLT_SRC_DOA_1C +469 0x0000 //TX_SRC_DOA_RNG_LOW_1D +470 0x00B4 //TX_SRC_DOA_RNG_HIGH_1D +471 0x005A //TX_DFLT_SRC_DOA_1D +472 0x0100 //TX_BF_HOLDOFF_T +473 0x7FFF //TX_DOA_COST_FACTOR +474 0x0D9A //TX_MAINTOREFR_TH0 +475 0x071C //TX_DOA_TRK_THR +476 0x012C //TX_DOA_TRACK_HT +477 0x0200 //TX_N1_HOLD_HF +478 0x0100 //TX_N2_HOLD_HF +479 0x2A3D //TX_BF_RESET_THR_HF +480 0x7333 //TX_DOA_SMOOTH +481 0x0800 //TX_MU_BF +482 0x0800 //TX_BF_MU_LF_B2 +483 0x0040 //TX_BF_FC_END_BIN_B2 +484 0x0020 //TX_BF_FC_END_BIN +485 0x0000 //TX_HF_RESRV_25 +486 0x0000 //TX_HF_RESRV_26 +487 0x0007 //TX_N_DOA_SEED +488 0x0001 //TX_FINE_DOA_SEARCH_FLG +489 0x0000 //TX_HF_RESRV_27 +490 0x038E //TX_DLT_SRC_DOA_RNG +491 0x0200 //TX_BF_MU_LF +492 0x0000 //TX_DFLT_SRC_LOC_0 +493 0x7FFF //TX_DFLT_SRC_LOC_1 +494 0x0000 //TX_DFLT_SRC_LOC_2 +495 0x038E //TX_DOA_TRACK_VADTH +496 0x0000 //TX_DOA_TRACK_NEW +497 0x0280 //TX_NOR_OFF_THR +498 0x7C00 //TX_MORE_ON_700HZ_THR +499 0x0200 //TX_MU_BF_ADPT_NS +500 0x0000 //TX_ADAPT_LEN +501 0x6666 //TX_MORE_SNS +502 0x0000 //TX_NOR_OFF_TH1 +503 0x0000 //TX_WIDE_MASK_TH +504 0xD333 //TX_SUBSNRATIOHIGH4MEANBCK_THR +505 0x6000 //TX_C_POST_FLT_CUT +506 0x2000 //TX_RADIODTLV +507 0x0320 //TX_POWER_LINEIN_TH +508 0x0014 //TX_FE_VADCOUNT_TH_FC +509 0x000A //TX_ECHO_SUPP_FC +510 0x0C80 //TX_ECHO_TH +511 0x6666 //TX_MIC_TO_BFGAIN +512 0x0000 //TX_MICTOBFGAIN0 +513 0x0000 //TX_FASTMUE_TH +514 0x3000 //TX_DEREVERB_LF_MU +515 0x34CD //TX_DEREVERB_HF_MU +516 0x0007 //TX_DEREVERB_DELAY +517 0x0004 //TX_DEREVERB_COEF_LEN +518 0x0003 //TX_DEREVERB_DNR +519 0x0000 //TX_DEREVERB_ALPHA +520 0x0000 //TX_DEREVERB_BETA +521 0x0000 //TX_GSC_RTOL_TH +522 0x0000 //TX_GSC_RTOH_TH +523 0x7E2C //TX_WIDE2_MEANHTH +524 0x0000 //TX_DR_RESRV_5 +525 0x0000 //TX_DR_RESRV_6 +526 0x0000 //TX_DR_RESRV_7 +527 0x0000 //TX_DR_RESRV_8 +528 0x1333 //TX_WIND_MARK_TH +529 0x399A //TX_CORR_THR +530 0x0004 //TX_SNR_THR +531 0x0010 //TX_ENGY_THR +532 0x1770 //TX_CORR_HIGH_TH +533 0x6000 //TX_ENGY_THR_2 +534 0x3400 //TX_MEAN_RTO_THR +535 0x0028 //TX_WNS_ENOISE_MIC0_TH +536 0x3000 //TX_RATIOMICL_TH +537 0x7FFF //TX_CALIG_HS +538 0x0000 //TX_LVL_CTRL +539 0x0010 //TX_WIND_SUPRTO +540 0x0014 //TX_WNS_MIN_G +541 0x0600 //TX_WNS_B_POST_FLT +542 0x3000 //TX_RATIOMICH_TH +543 0xD120 //TX_WIND_INBEAM_L_TH +544 0x0FA0 //TX_WIND_INBEAM_H_TH +545 0x2000 //TX_WNS_RESRV_0 +546 0x59D8 //TX_WNS_RESRV_1 +547 0x0200 //TX_WNS_RESRV_2 +548 0x0000 //TX_WNS_RESRV_3 +549 0x0000 //TX_WNS_RESRV_4 +550 0x0000 //TX_WNS_RESRV_5 +551 0x0000 //TX_WNS_RESRV_6 +552 0x0000 //TX_BVE_NOISE_FLOOR_0 +553 0x0070 //TX_BVE_NOISE_FLOOR_1 +554 0x0070 //TX_BVE_NOISE_FLOOR_2 +555 0x0010 //TX_BVE_NOISE_FLOOR_3 +556 0x0070 //TX_BVE_NOISE_FLOOR_4 +557 0x00B0 //TX_BVE_NOISE_FLOOR_5 +558 0x0E66 //TX_BVE_NOISE_FLOOR_6 +559 0x0050 //TX_BVE_NOISE_FLOOR_7 +560 0x770A //TX_BVE_NOISE_FLOOR_8 +561 0x0000 //TX_BVE_NOISE_FLOOR_9 +562 0x0000 //TX_BVE_IN_N +563 0x0000 //TX_BVE_OUT_N +564 0x0000 //TX_BVE_MICALPHA_DOWN +565 0x0000 //TX_PB_RESRV_1 +566 0x0030 //TX_FDEQ_SUBNUM +567 0x5C54 //TX_FDEQ_GAIN_0 +568 0x5048 //TX_FDEQ_GAIN_1 +569 0x4C4C //TX_FDEQ_GAIN_2 +570 0x474A //TX_FDEQ_GAIN_3 +571 0x473F //TX_FDEQ_GAIN_4 +572 0x4245 //TX_FDEQ_GAIN_5 +573 0x4B53 //TX_FDEQ_GAIN_6 +574 0x564A //TX_FDEQ_GAIN_7 +575 0x3D3A //TX_FDEQ_GAIN_8 +576 0x3838 //TX_FDEQ_GAIN_9 +577 0x3836 //TX_FDEQ_GAIN_10 +578 0x3633 //TX_FDEQ_GAIN_11 +579 0x3838 //TX_FDEQ_GAIN_12 +580 0x4048 //TX_FDEQ_GAIN_13 +581 0x4848 //TX_FDEQ_GAIN_14 +582 0x4848 //TX_FDEQ_GAIN_15 +583 0x4848 //TX_FDEQ_GAIN_16 +584 0x4848 //TX_FDEQ_GAIN_17 +585 0x4848 //TX_FDEQ_GAIN_18 +586 0x4848 //TX_FDEQ_GAIN_19 +587 0x4848 //TX_FDEQ_GAIN_20 +588 0x4848 //TX_FDEQ_GAIN_21 +589 0x4848 //TX_FDEQ_GAIN_22 +590 0x4848 //TX_FDEQ_GAIN_23 +591 0x0202 //TX_FDEQ_BIN_0 +592 0x0104 //TX_FDEQ_BIN_1 +593 0x0502 //TX_FDEQ_BIN_2 +594 0x0202 //TX_FDEQ_BIN_3 +595 0x0504 //TX_FDEQ_BIN_4 +596 0x0708 //TX_FDEQ_BIN_5 +597 0x0808 //TX_FDEQ_BIN_6 +598 0x050E //TX_FDEQ_BIN_7 +599 0x0B0C //TX_FDEQ_BIN_8 +600 0x0F0F //TX_FDEQ_BIN_9 +601 0x0F0F //TX_FDEQ_BIN_10 +602 0x0F28 //TX_FDEQ_BIN_11 +603 0x0611 //TX_FDEQ_BIN_12 +604 0x0000 //TX_FDEQ_BIN_13 +605 0x0000 //TX_FDEQ_BIN_14 +606 0x0000 //TX_FDEQ_BIN_15 +607 0x0000 //TX_FDEQ_BIN_16 +608 0x0000 //TX_FDEQ_BIN_17 +609 0x0000 //TX_FDEQ_BIN_18 +610 0x0000 //TX_FDEQ_BIN_19 +611 0x0000 //TX_FDEQ_BIN_20 +612 0x0000 //TX_FDEQ_BIN_21 +613 0x0000 //TX_FDEQ_BIN_22 +614 0x0000 //TX_FDEQ_BIN_23 +615 0x0000 //TX_FDEQ_PADDING +616 0x0030 //TX_PREEQ_SUBNUM_MIC0 +617 0x4848 //TX_PREEQ_GAIN_MIC0_0 +618 0x4848 //TX_PREEQ_GAIN_MIC0_1 +619 0x4848 //TX_PREEQ_GAIN_MIC0_2 +620 0x4848 //TX_PREEQ_GAIN_MIC0_3 +621 0x4848 //TX_PREEQ_GAIN_MIC0_4 +622 0x4848 //TX_PREEQ_GAIN_MIC0_5 +623 0x4848 //TX_PREEQ_GAIN_MIC0_6 +624 0x4848 //TX_PREEQ_GAIN_MIC0_7 +625 0x4848 //TX_PREEQ_GAIN_MIC0_8 +626 0x4848 //TX_PREEQ_GAIN_MIC0_9 +627 0x4848 //TX_PREEQ_GAIN_MIC0_10 +628 0x4848 //TX_PREEQ_GAIN_MIC0_11 +629 0x4848 //TX_PREEQ_GAIN_MIC0_12 +630 0x4848 //TX_PREEQ_GAIN_MIC0_13 +631 0x4848 //TX_PREEQ_GAIN_MIC0_14 +632 0x4848 //TX_PREEQ_GAIN_MIC0_15 +633 0x4848 //TX_PREEQ_GAIN_MIC0_16 +634 0x4848 //TX_PREEQ_GAIN_MIC0_17 +635 0x4848 //TX_PREEQ_GAIN_MIC0_18 +636 0x4848 //TX_PREEQ_GAIN_MIC0_19 +637 0x4848 //TX_PREEQ_GAIN_MIC0_20 +638 0x4848 //TX_PREEQ_GAIN_MIC0_21 +639 0x4848 //TX_PREEQ_GAIN_MIC0_22 +640 0x4848 //TX_PREEQ_GAIN_MIC0_23 +641 0x251A //TX_PREEQ_BIN_MIC0_0 +642 0x0F0F //TX_PREEQ_BIN_MIC0_1 +643 0x0C0C //TX_PREEQ_BIN_MIC0_2 +644 0x0C0F //TX_PREEQ_BIN_MIC0_3 +645 0x0F0F //TX_PREEQ_BIN_MIC0_4 +646 0x0F09 //TX_PREEQ_BIN_MIC0_5 +647 0x0909 //TX_PREEQ_BIN_MIC0_6 +648 0x0908 //TX_PREEQ_BIN_MIC0_7 +649 0x0700 //TX_PREEQ_BIN_MIC0_8 +650 0x0000 //TX_PREEQ_BIN_MIC0_9 +651 0x0000 //TX_PREEQ_BIN_MIC0_10 +652 0x0000 //TX_PREEQ_BIN_MIC0_11 +653 0x0000 //TX_PREEQ_BIN_MIC0_12 +654 0x0000 //TX_PREEQ_BIN_MIC0_13 +655 0x0000 //TX_PREEQ_BIN_MIC0_14 +656 0x0000 //TX_PREEQ_BIN_MIC0_15 +657 0x0000 //TX_PREEQ_BIN_MIC0_16 +658 0x0000 //TX_PREEQ_BIN_MIC0_17 +659 0x0000 //TX_PREEQ_BIN_MIC0_18 +660 0x0000 //TX_PREEQ_BIN_MIC0_19 +661 0x0000 //TX_PREEQ_BIN_MIC0_20 +662 0x0000 //TX_PREEQ_BIN_MIC0_21 +663 0x0000 //TX_PREEQ_BIN_MIC0_22 +664 0x0000 //TX_PREEQ_BIN_MIC0_23 +665 0x0030 //TX_PREEQ_SUBNUM_MIC1 +666 0x4848 //TX_PREEQ_GAIN_MIC1_0 +667 0x4848 //TX_PREEQ_GAIN_MIC1_1 +668 0x4848 //TX_PREEQ_GAIN_MIC1_2 +669 0x4848 //TX_PREEQ_GAIN_MIC1_3 +670 0x4848 //TX_PREEQ_GAIN_MIC1_4 +671 0x4848 //TX_PREEQ_GAIN_MIC1_5 +672 0x4848 //TX_PREEQ_GAIN_MIC1_6 +673 0x484A //TX_PREEQ_GAIN_MIC1_7 +674 0x4A4B //TX_PREEQ_GAIN_MIC1_8 +675 0x4C4E //TX_PREEQ_GAIN_MIC1_9 +676 0x4E4F //TX_PREEQ_GAIN_MIC1_10 +677 0x5052 //TX_PREEQ_GAIN_MIC1_11 +678 0x5454 //TX_PREEQ_GAIN_MIC1_12 +679 0x5454 //TX_PREEQ_GAIN_MIC1_13 +680 0x4848 //TX_PREEQ_GAIN_MIC1_14 +681 0x4848 //TX_PREEQ_GAIN_MIC1_15 +682 0x4848 //TX_PREEQ_GAIN_MIC1_16 +683 0x4848 //TX_PREEQ_GAIN_MIC1_17 +684 0x4848 //TX_PREEQ_GAIN_MIC1_18 +685 0x4848 //TX_PREEQ_GAIN_MIC1_19 +686 0x4848 //TX_PREEQ_GAIN_MIC1_20 +687 0x4848 //TX_PREEQ_GAIN_MIC1_21 +688 0x4848 //TX_PREEQ_GAIN_MIC1_22 +689 0x4848 //TX_PREEQ_GAIN_MIC1_23 +690 0x0202 //TX_PREEQ_BIN_MIC1_0 +691 0x0203 //TX_PREEQ_BIN_MIC1_1 +692 0x0303 //TX_PREEQ_BIN_MIC1_2 +693 0x0304 //TX_PREEQ_BIN_MIC1_3 +694 0x0405 //TX_PREEQ_BIN_MIC1_4 +695 0x0506 //TX_PREEQ_BIN_MIC1_5 +696 0x0708 //TX_PREEQ_BIN_MIC1_6 +697 0x090A //TX_PREEQ_BIN_MIC1_7 +698 0x0B0C //TX_PREEQ_BIN_MIC1_8 +699 0x0D0E //TX_PREEQ_BIN_MIC1_9 +700 0x0F10 //TX_PREEQ_BIN_MIC1_10 +701 0x1011 //TX_PREEQ_BIN_MIC1_11 +702 0x1104 //TX_PREEQ_BIN_MIC1_12 +703 0x101B //TX_PREEQ_BIN_MIC1_13 +704 0x0000 //TX_PREEQ_BIN_MIC1_14 +705 0x0000 //TX_PREEQ_BIN_MIC1_15 +706 0x0000 //TX_PREEQ_BIN_MIC1_16 +707 0x0000 //TX_PREEQ_BIN_MIC1_17 +708 0x0000 //TX_PREEQ_BIN_MIC1_18 +709 0x0000 //TX_PREEQ_BIN_MIC1_19 +710 0x0000 //TX_PREEQ_BIN_MIC1_20 +711 0x0000 //TX_PREEQ_BIN_MIC1_21 +712 0x0000 //TX_PREEQ_BIN_MIC1_22 +713 0x0000 //TX_PREEQ_BIN_MIC1_23 +714 0x0030 //TX_PREEQ_SUBNUM_MIC2 +715 0x4848 //TX_PREEQ_GAIN_MIC2_0 +716 0x4848 //TX_PREEQ_GAIN_MIC2_1 +717 0x4848 //TX_PREEQ_GAIN_MIC2_2 +718 0x4848 //TX_PREEQ_GAIN_MIC2_3 +719 0x4848 //TX_PREEQ_GAIN_MIC2_4 +720 0x4848 //TX_PREEQ_GAIN_MIC2_5 +721 0x4848 //TX_PREEQ_GAIN_MIC2_6 +722 0x4848 //TX_PREEQ_GAIN_MIC2_7 +723 0x4848 //TX_PREEQ_GAIN_MIC2_8 +724 0x4848 //TX_PREEQ_GAIN_MIC2_9 +725 0x4848 //TX_PREEQ_GAIN_MIC2_10 +726 0x4848 //TX_PREEQ_GAIN_MIC2_11 +727 0x4848 //TX_PREEQ_GAIN_MIC2_12 +728 0x4848 //TX_PREEQ_GAIN_MIC2_13 +729 0x4848 //TX_PREEQ_GAIN_MIC2_14 +730 0x4848 //TX_PREEQ_GAIN_MIC2_15 +731 0x4848 //TX_PREEQ_GAIN_MIC2_16 +732 0x4848 //TX_PREEQ_GAIN_MIC2_17 +733 0x4848 //TX_PREEQ_GAIN_MIC2_18 +734 0x4848 //TX_PREEQ_GAIN_MIC2_19 +735 0x4848 //TX_PREEQ_GAIN_MIC2_20 +736 0x4848 //TX_PREEQ_GAIN_MIC2_21 +737 0x4848 //TX_PREEQ_GAIN_MIC2_22 +738 0x4848 //TX_PREEQ_GAIN_MIC2_23 +739 0x0608 //TX_PREEQ_BIN_MIC2_0 +740 0x0808 //TX_PREEQ_BIN_MIC2_1 +741 0x0808 //TX_PREEQ_BIN_MIC2_2 +742 0x0808 //TX_PREEQ_BIN_MIC2_3 +743 0x0808 //TX_PREEQ_BIN_MIC2_4 +744 0x0808 //TX_PREEQ_BIN_MIC2_5 +745 0x0808 //TX_PREEQ_BIN_MIC2_6 +746 0x0808 //TX_PREEQ_BIN_MIC2_7 +747 0x0808 //TX_PREEQ_BIN_MIC2_8 +748 0x0808 //TX_PREEQ_BIN_MIC2_9 +749 0x0808 //TX_PREEQ_BIN_MIC2_10 +750 0x0808 //TX_PREEQ_BIN_MIC2_11 +751 0x0808 //TX_PREEQ_BIN_MIC2_12 +752 0x0808 //TX_PREEQ_BIN_MIC2_13 +753 0x0808 //TX_PREEQ_BIN_MIC2_14 +754 0x0200 //TX_PREEQ_BIN_MIC2_15 +755 0x0000 //TX_PREEQ_BIN_MIC2_16 +756 0x0000 //TX_PREEQ_BIN_MIC2_17 +757 0x0000 //TX_PREEQ_BIN_MIC2_18 +758 0x0000 //TX_PREEQ_BIN_MIC2_19 +759 0x0000 //TX_PREEQ_BIN_MIC2_20 +760 0x0000 //TX_PREEQ_BIN_MIC2_21 +761 0x0000 //TX_PREEQ_BIN_MIC2_22 +762 0x0000 //TX_PREEQ_BIN_MIC2_23 +763 0x0006 //TX_MASKING_ABILITY +764 0x0800 //TX_NND_WEIGHT +765 0x0062 //TX_MIC_CALIBRATION_0 +766 0x0062 //TX_MIC_CALIBRATION_1 +767 0x0062 //TX_MIC_CALIBRATION_2 +768 0x0062 //TX_MIC_CALIBRATION_3 +769 0x0046 //TX_MIC_PWR_BIAS_0 +770 0x0046 //TX_MIC_PWR_BIAS_1 +771 0x0046 //TX_MIC_PWR_BIAS_2 +772 0x0046 //TX_MIC_PWR_BIAS_3 +773 0x0000 //TX_GAIN_LIMIT_0 +774 0x0000 //TX_GAIN_LIMIT_1 +775 0x0006 //TX_GAIN_LIMIT_2 +776 0x0007 //TX_GAIN_LIMIT_3 +777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN +778 0x7FDE //TX_BVE_VAD0_ALPHAUP +779 0x7F3A //TX_BVE_VAD0_ALPHADOWN +780 0x2000 //TX_BVE_GAINWEIGHT_NOFEVADLI +781 0x7F5B //TX_BVE_FEVADLI_ALPHA +782 0x7F19 //TX_BVE_NOVAD0_ALPHAUP +783 0x1000 //TX_TDDRC_ALPHA_UP_01 +784 0x1000 //TX_TDDRC_ALPHA_UP_02 +785 0x1000 //TX_TDDRC_ALPHA_UP_03 +786 0x1000 //TX_TDDRC_ALPHA_UP_04 +787 0x7EB8 //TX_TDDRC_ALPHA_DWN_01 +788 0x7EB8 //TX_TDDRC_ALPHA_DWN_02 +789 0x7EB8 //TX_TDDRC_ALPHA_DWN_03 +790 0x7EB8 //TX_TDDRC_ALPHA_DWN_04 +791 0x7FFF //TX_TDDRC_TD_DRC_LIMIT +792 0x0800 //TX_TDDRC_POST_LIMIT_GAIN +793 0x0000 //TX_TDDRC_RESRV_0 +794 0x0000 //TX_TDDRC_RESRV_1 +795 0x0018 //TX_FDDRC_BAND_MARGIN_0 +796 0x0030 //TX_FDDRC_BAND_MARGIN_1 +797 0x0050 //TX_FDDRC_BAND_MARGIN_2 +798 0x0080 //TX_FDDRC_BAND_MARGIN_3 +799 0x0007 //TX_FDDRC_BLOCK_EXP +800 0x5000 //TX_FDDRC_THRD_2_0 +801 0x5000 //TX_FDDRC_THRD_2_1 +802 0x5000 //TX_FDDRC_THRD_2_2 +803 0x5000 //TX_FDDRC_THRD_2_3 +804 0x6400 //TX_FDDRC_THRD_3_0 +805 0x6400 //TX_FDDRC_THRD_3_1 +806 0x6400 //TX_FDDRC_THRD_3_2 +807 0x6400 //TX_FDDRC_THRD_3_3 +808 0x2000 //TX_FDDRC_SLANT_0_0 +809 0x2000 //TX_FDDRC_SLANT_0_1 +810 0x2000 //TX_FDDRC_SLANT_0_2 +811 0x2000 //TX_FDDRC_SLANT_0_3 +812 0x5333 //TX_FDDRC_SLANT_1_0 +813 0x5333 //TX_FDDRC_SLANT_1_1 +814 0x5333 //TX_FDDRC_SLANT_1_2 +815 0x5333 //TX_FDDRC_SLANT_1_3 +816 0x0010 //TX_DEADMIC_SILENCE_TH +817 0x0600 //TX_MIC_DEGRADE_TH +818 0x0078 //TX_DEADMIC_CNT +819 0x0078 //TX_MIC_DEGRADE_CNT +820 0x0000 //TX_FDDRC_RESRV_4 +821 0x0000 //TX_FDDRC_RESRV_5 +822 0x0000 //TX_FDDRC_RESRV_6 +823 0x7FFF //TX_KS_NOISEPASTE_FACTOR +824 0x0001 //TX_KS_CONFIG +825 0x7FFF //TX_KS_GAIN_MIN +826 0x0000 //TX_KS_RESRV_0 +827 0x0000 //TX_KS_RESRV_1 +828 0x0000 //TX_KS_RESRV_2 +829 0x7C00 //TX_LAMBDA_PKA_FP +830 0x2000 //TX_TPKA_FP +831 0x0080 //TX_MIN_G_FP +832 0x2000 //TX_MAX_G_FP +833 0x0FA0 //TX_FFP_FP_K_METAL +834 0x4000 //TX_A_POST_FLT_FP +835 0x0F5C //TX_RTO_OUTBEAM_TH +836 0x4CCD //TX_TPKA_FP_THD +837 0x0000 //TX_MAX_G_FP_BLK +838 0x0000 //TX_FFP_FADEIN +839 0x0000 //TX_FFP_FADEOUT +840 0x0000 //TX_WHISPERCTH +841 0x0000 //TX_WHISPERHOLDT +842 0x0000 //TX_WHISP_ENTHH +843 0x0000 //TX_WHISP_ENTHL +844 0x0000 //TX_WHISP_RTOTH +845 0x0000 //TX_WHISP_RTOTH2 +846 0x0096 //TX_MUTE_PERIOD +847 0x0000 //TX_FADE_IN_PERIOD +848 0x0100 //TX_FFP_RESRV_2 +849 0x0020 //TX_FFP_RESRV_3 +850 0x0000 //TX_FFP_RESRV_4 +851 0x0000 //TX_FFP_RESRV_5 +852 0x0000 //TX_FFP_RESRV_6 +853 0x0002 //TX_FILTINDX +854 0x0002 //TX_TDDRC_THRD_0 +855 0x0003 //TX_TDDRC_THRD_1 +856 0x1500 //TX_TDDRC_THRD_2 +857 0x1500 //TX_TDDRC_THRD_3 +858 0x3000 //TX_TDDRC_SLANT_0 +859 0x6E00 //TX_TDDRC_SLANT_1 +860 0x1000 //TX_TDDRC_ALPHA_UP_00 +861 0x7EB8 //TX_TDDRC_ALPHA_DWN_00 +862 0x0000 //TX_TDDRC_HMNC_FLAG +863 0x199A //TX_TDDRC_HMNC_GAIN +864 0x0000 //TX_TDDRC_SMT_FLAG +865 0x0CCD //TX_TDDRC_SMT_W +866 0x0504 //TX_TDDRC_DRC_GAIN +867 0x7FFF //TX_TDDRC_LMT_THRD +868 0x0000 //TX_TDDRC_LMT_ALPHA +869 0x0000 //TX_TFMASKLTH +870 0x0000 //TX_TFMASKLTHL +871 0x0CCD //TX_TFMASKHTH +872 0x199A //TX_TFMASKLTH_BINVAD +873 0xFCCD //TX_TFMASKLTH_NS_EST +874 0xF800 //TX_TFMASKLTH_DOA +875 0x0CCD //TX_TFMASKTH_BLESSCUT +876 0x2000 //TX_B_LESSCUT_RTO_MASK +877 0x1C00 //TX_SB_RHO_MEAN_TH_ABN +878 0x2000 //TX_B_POST_FLT_MASK +879 0x0000 //TX_B_POST_FLT_MASK1 +880 0x6333 //TX_GAIN_WIND_MASK +881 0x0000 //TX_TFMASK_BFSTRICT_MUSIC +882 0x0000 //TX_TFMASK_BFSTRICT_NOMUSIC +883 0x7333 //TX_FASTNS_OUTIN_TH +884 0x0CCD //TX_FASTNS_TFMASK_TH +885 0x0CCD //TX_FASTNS_TFMASKBIN_TH1 +886 0x0CCD //TX_FASTNS_TFMASKBIN_TH2 +887 0x0CCD //TX_FASTNS_TFMASKBIN_TH3 +888 0x00C8 //TX_FASTNS_ARSPC_TH +889 0xC000 //TX_FASTNS_MASK5_TH +890 0x0810 //TX_POSTSSA_MIN_G_VR_MASK +891 0x1000 //TX_A_LESSCUT_RTO_MASK +892 0x1770 //TX_FASTNS_NOISETH +893 0xC000 //TX_FASTNS_SSA_THLFL +894 0xC000 //TX_FASTNS_SSA_THHFL +895 0xCCCC //TX_FASTNS_SSA_THLFH +896 0xD999 //TX_FASTNS_SSA_THHFH +897 0x2329 //TX_SENDFUNC_REG_MICMUTE +898 0x0010 //TX_SENDFUNC_REG_MICMUTE1 +899 0x0320 //TX_MICMUTE_RATIO_THR +900 0x0140 //TX_MICMUTE_AMP_THR +901 0x0004 //TX_MICMUTE_HPF_IND +902 0x00C0 //TX_MICMUTE_LOG_EYR_TH +903 0x000A //TX_MICMUTE_CVG_TIME +904 0x0008 //TX_MICMUTE_RELEASE_TIME +905 0x0CD0 //TX_MIC_VOLUME_MIC0MUTE +906 0x0000 //TX_MICMUTE_EPD_OFFSET_0 +907 0x0028 //TX_MICMUTE_FRQ_AEC_L +908 0x7999 //TX_MICMUTE_EAD_THR +909 0x7FFF //TX_MICMUTE_LAMBDA_CB_NLE +910 0x3000 //TX_MICMUTE_LAMBDA_RE_EST +911 0x7C00 //TX_DTD_THR1_MICMUTE_0 +912 0x5DC0 //TX_DTD_THR1_MICMUTE_1 +913 0x7FFF //TX_DTD_THR1_MICMUTE_2 +914 0x7FFF //TX_DTD_THR1_MICMUTE_3 +915 0x2000 //TX_DTD_THR2_MICMUTE_0 +916 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_0 +917 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_1 +918 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_2 +919 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_3 +920 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_4 +921 0x7FFF //TX_MICMUTE_C_POST_FLT +922 0x03E8 //TX_MICMUTE_DT_CUT_K +923 0x0001 //TX_MICMUTE_DT_CUT_THR +924 0x03E8 //TX_MICMUTE_DT_CUT_K2 +925 0x0001 //TX_MICMUTE_DT_CUT_THR2 +926 0x0064 //TX_MICMUTE_DT2_HOLD_N +927 0x1000 //TX_MICMUTE_RATIODTH_THCUT +928 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOL +929 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOH +930 0x0400 //TX_MICMUTE_C_POST_FLT_MASK +931 0x7999 //TX_MICMUTE_RATIODTL_CUT_TH +932 0x3E80 //TX_MICMUTE_DT_CUT_K1 +933 0x0800 //TX_MICMUTE_N2_SN_EST +934 0xFC00 //TX_MICMUTE_THR_SN_EST_0 +935 0x001C //TX_MICMUTE_MIN_G_CTRL_0 +936 0x6000 //TX_MICMUTE_A_POST_FILT_S_0 +937 0x7000 //TX_MICMUTE_B_POST_FILT_0 +938 0x2710 //TX_MIC1RUB_AMP_THR +939 0x7FFF //TX_MIC1MUTE_RATIO_THR +940 0x0001 //TX_MIC1MUTE_AMP_THR +941 0x0008 //TX_MIC1MUTE_CVG_TIME +942 0x0008 //TX_MIC1MUTE_RELEASE_TIME +943 0x05A0 //TX_AMS_RESRV_01 +944 0x3FFF //TX_AMS_RESRV_02 +945 0x7FFF //TX_AMS_RESRV_03 +946 0x0000 //TX_AMS_RESRV_04 +947 0x0000 //TX_AMS_RESRV_05 +948 0x0000 //TX_AMS_RESRV_06 +949 0x0000 //TX_AMS_RESRV_07 +950 0x0000 //TX_AMS_RESRV_08 +951 0x0000 //TX_AMS_RESRV_09 +952 0x0000 //TX_AMS_RESRV_10 +953 0x0000 //TX_AMS_RESRV_11 +954 0x0000 //TX_AMS_RESRV_12 +955 0x0000 //TX_AMS_RESRV_13 +956 0x0000 //TX_AMS_RESRV_14 +957 0x0000 //TX_AMS_RESRV_15 +958 0x0000 //TX_AMS_RESRV_16 +959 0x0000 //TX_AMS_RESRV_17 +960 0x0000 //TX_AMS_RESRV_18 +961 0x0000 //TX_AMS_RESRV_19 +#RX +0 0x243C //RX_RECVFUNC_MODE_0 +1 0x0000 //RX_RECVFUNC_MODE_1 +2 0x0001 //RX_SAMPLINGFREQ_SIG +3 0x0001 //RX_SAMPLINGFREQ_PROC +4 0x000A //RX_FRAME_SZ +5 0x0000 //RX_DELAY_OPT +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +10 0x0480 //RX_PGA +11 0x7FFF //RX_A_HP +12 0x4000 //RX_B_PE +13 0x7800 //RX_THR_PITCH_DET_0 +14 0x7000 //RX_THR_PITCH_DET_1 +15 0x6000 //RX_THR_PITCH_DET_2 +16 0x0008 //RX_PITCH_BFR_LEN +17 0x0003 //RX_SBD_PITCH_DET +18 0x0100 //RX_PP_RESRV_0 +19 0x0020 //RX_PP_RESRV_1 +20 0x0400 //RX_N_SN_EST +21 0x000C //RX_N2_SN_EST +22 0x0006 //RX_NS_LVL_CTRL +23 0xF800 //RX_THR_SN_EST +24 0x7CCD //RX_LAMBDA_PFILT +25 0x000A //RX_FENS_RESRV_0 +26 0x0190 //RX_FENS_RESRV_1 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +30 0x0002 //RX_EXTRA_NS_L +31 0x0800 //RX_EXTRA_NS_A +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +35 0x199A //RX_A_POST_FLT +36 0x1000 //RX_LMT_THRD +37 0x7FDF //RX_LMT_ALPHA +38 0x001C //RX_FDEQ_SUBNUM +39 0x4840 //RX_FDEQ_GAIN_0 +40 0x4040 //RX_FDEQ_GAIN_1 +41 0x4659 //RX_FDEQ_GAIN_2 +42 0x6474 //RX_FDEQ_GAIN_3 +43 0x7A82 //RX_FDEQ_GAIN_4 +44 0x8180 //RX_FDEQ_GAIN_5 +45 0x8084 //RX_FDEQ_GAIN_6 +46 0x8A88 //RX_FDEQ_GAIN_7 +47 0x8C8C //RX_FDEQ_GAIN_8 +48 0x8A95 //RX_FDEQ_GAIN_9 +49 0x978E //RX_FDEQ_GAIN_10 +50 0x8C8C //RX_FDEQ_GAIN_11 +51 0x7068 //RX_FDEQ_GAIN_12 +52 0x6050 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F0E //RX_FDEQ_BIN_11 +75 0x100D //RX_FDEQ_BIN_12 +76 0x110A //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +111 0x0002 //RX_FILTINDX +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x04E6 //RX_TDDRC_DRC_GAIN +125 0x7C00 //RX_LAMBDA_PKA_FP +126 0x1450 //RX_TPKA_FP +127 0x0400 //RX_MIN_G_FP +128 0x0700 //RX_MAX_G_FP +129 0x000B //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +131 0x0000 //RX_MAXLEVEL_CNG +132 0x3000 //RX_BWE_UV_TH +133 0x3000 //RX_BWE_UV_TH2 +134 0x1800 //RX_BWE_UV_TH3 +135 0x1000 //RX_BWE_V_TH +136 0x04CD //RX_BWE_GAIN1_V_TH1 +137 0x0F33 //RX_BWE_GAIN1_V_TH2 +138 0x7333 //RX_BWE_UV_EQ +139 0x199A //RX_BWE_V_EQ +140 0x7333 //RX_BWE_TONE_TH +141 0x0004 //RX_BWE_UV_HOLD_T +142 0x6CCD //RX_BWE_GAIN2_ALPHA +143 0x799A //RX_BWE_GAIN3_ALPHA +144 0x001E //RX_BWE_CUTOFF +145 0x3000 //RX_BWE_GAINFILL +146 0x3200 //RX_BWE_MAXTH_TONE +147 0x2000 //RX_BWE_EQ_0 +148 0x2000 //RX_BWE_EQ_1 +149 0x2000 //RX_BWE_EQ_2 +150 0x2000 //RX_BWE_EQ_3 +151 0x2000 //RX_BWE_EQ_4 +152 0x2000 //RX_BWE_EQ_5 +153 0x2000 //RX_BWE_EQ_6 +154 0x0000 //RX_BWE_RESRV_0 +155 0x0000 //RX_BWE_RESRV_1 +156 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0531 //RX_TDDRC_DRC_GAIN +38 0x001C //RX_FDEQ_SUBNUM +39 0x4836 //RX_FDEQ_GAIN_0 +40 0x3636 //RX_FDEQ_GAIN_1 +41 0x3C4A //RX_FDEQ_GAIN_2 +42 0x5A70 //RX_FDEQ_GAIN_3 +43 0x8490 //RX_FDEQ_GAIN_4 +44 0x928B //RX_FDEQ_GAIN_5 +45 0x8684 //RX_FDEQ_GAIN_6 +46 0x8886 //RX_FDEQ_GAIN_7 +47 0x8A8C //RX_FDEQ_GAIN_8 +48 0x929E //RX_FDEQ_GAIN_9 +49 0xB098 //RX_FDEQ_GAIN_10 +50 0x8185 //RX_FDEQ_GAIN_11 +51 0x7868 //RX_FDEQ_GAIN_12 +52 0x6050 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F0E //RX_FDEQ_BIN_11 +75 0x100D //RX_FDEQ_BIN_12 +76 0x110A //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x000B //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0531 //RX_TDDRC_DRC_GAIN +38 0x001C //RX_FDEQ_SUBNUM +39 0x4836 //RX_FDEQ_GAIN_0 +40 0x3636 //RX_FDEQ_GAIN_1 +41 0x3C4A //RX_FDEQ_GAIN_2 +42 0x5A70 //RX_FDEQ_GAIN_3 +43 0x8490 //RX_FDEQ_GAIN_4 +44 0x928B //RX_FDEQ_GAIN_5 +45 0x8684 //RX_FDEQ_GAIN_6 +46 0x8886 //RX_FDEQ_GAIN_7 +47 0x8A8C //RX_FDEQ_GAIN_8 +48 0x929E //RX_FDEQ_GAIN_9 +49 0xB098 //RX_FDEQ_GAIN_10 +50 0x8185 //RX_FDEQ_GAIN_11 +51 0x7868 //RX_FDEQ_GAIN_12 +52 0x6050 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F0E //RX_FDEQ_BIN_11 +75 0x100D //RX_FDEQ_BIN_12 +76 0x110A //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0012 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0531 //RX_TDDRC_DRC_GAIN +38 0x001C //RX_FDEQ_SUBNUM +39 0x4836 //RX_FDEQ_GAIN_0 +40 0x3636 //RX_FDEQ_GAIN_1 +41 0x3C4A //RX_FDEQ_GAIN_2 +42 0x5A70 //RX_FDEQ_GAIN_3 +43 0x8490 //RX_FDEQ_GAIN_4 +44 0x928B //RX_FDEQ_GAIN_5 +45 0x8684 //RX_FDEQ_GAIN_6 +46 0x8886 //RX_FDEQ_GAIN_7 +47 0x8A8C //RX_FDEQ_GAIN_8 +48 0x929E //RX_FDEQ_GAIN_9 +49 0xB098 //RX_FDEQ_GAIN_10 +50 0x8185 //RX_FDEQ_GAIN_11 +51 0x7868 //RX_FDEQ_GAIN_12 +52 0x6050 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F0E //RX_FDEQ_BIN_11 +75 0x100D //RX_FDEQ_BIN_12 +76 0x110A //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x001D //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0531 //RX_TDDRC_DRC_GAIN +38 0x001C //RX_FDEQ_SUBNUM +39 0x4836 //RX_FDEQ_GAIN_0 +40 0x3636 //RX_FDEQ_GAIN_1 +41 0x3C4A //RX_FDEQ_GAIN_2 +42 0x5A70 //RX_FDEQ_GAIN_3 +43 0x8490 //RX_FDEQ_GAIN_4 +44 0x928B //RX_FDEQ_GAIN_5 +45 0x8684 //RX_FDEQ_GAIN_6 +46 0x8886 //RX_FDEQ_GAIN_7 +47 0x8A8C //RX_FDEQ_GAIN_8 +48 0x929E //RX_FDEQ_GAIN_9 +49 0xB098 //RX_FDEQ_GAIN_10 +50 0x8185 //RX_FDEQ_GAIN_11 +51 0x7868 //RX_FDEQ_GAIN_12 +52 0x6050 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F0E //RX_FDEQ_BIN_11 +75 0x100D //RX_FDEQ_BIN_12 +76 0x110A //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0032 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x04E6 //RX_TDDRC_DRC_GAIN +38 0x001C //RX_FDEQ_SUBNUM +39 0x4836 //RX_FDEQ_GAIN_0 +40 0x3636 //RX_FDEQ_GAIN_1 +41 0x3C4A //RX_FDEQ_GAIN_2 +42 0x5A78 //RX_FDEQ_GAIN_3 +43 0x848E //RX_FDEQ_GAIN_4 +44 0x8886 //RX_FDEQ_GAIN_5 +45 0x8682 //RX_FDEQ_GAIN_6 +46 0x8886 //RX_FDEQ_GAIN_7 +47 0x8A94 //RX_FDEQ_GAIN_8 +48 0x9AA6 //RX_FDEQ_GAIN_9 +49 0xB0A0 //RX_FDEQ_GAIN_10 +50 0x8685 //RX_FDEQ_GAIN_11 +51 0x7868 //RX_FDEQ_GAIN_12 +52 0x6050 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F0E //RX_FDEQ_BIN_11 +75 0x100D //RX_FDEQ_BIN_12 +76 0x110A //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0050 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x04E6 //RX_TDDRC_DRC_GAIN +38 0x001C //RX_FDEQ_SUBNUM +39 0x4836 //RX_FDEQ_GAIN_0 +40 0x3636 //RX_FDEQ_GAIN_1 +41 0x3C4A //RX_FDEQ_GAIN_2 +42 0x5A78 //RX_FDEQ_GAIN_3 +43 0x848E //RX_FDEQ_GAIN_4 +44 0x8886 //RX_FDEQ_GAIN_5 +45 0x8682 //RX_FDEQ_GAIN_6 +46 0x8886 //RX_FDEQ_GAIN_7 +47 0x8A94 //RX_FDEQ_GAIN_8 +48 0x9AA6 //RX_FDEQ_GAIN_9 +49 0xB0A0 //RX_FDEQ_GAIN_10 +50 0x8685 //RX_FDEQ_GAIN_11 +51 0x7868 //RX_FDEQ_GAIN_12 +52 0x6050 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F0E //RX_FDEQ_BIN_11 +75 0x100D //RX_FDEQ_BIN_12 +76 0x110A //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x007F //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x04E6 //RX_TDDRC_DRC_GAIN +38 0x001C //RX_FDEQ_SUBNUM +39 0x4836 //RX_FDEQ_GAIN_0 +40 0x3636 //RX_FDEQ_GAIN_1 +41 0x3C4A //RX_FDEQ_GAIN_2 +42 0x5A78 //RX_FDEQ_GAIN_3 +43 0x848E //RX_FDEQ_GAIN_4 +44 0x8886 //RX_FDEQ_GAIN_5 +45 0x8682 //RX_FDEQ_GAIN_6 +46 0x8886 //RX_FDEQ_GAIN_7 +47 0x8A94 //RX_FDEQ_GAIN_8 +48 0x9AA6 //RX_FDEQ_GAIN_9 +49 0xB0A0 //RX_FDEQ_GAIN_10 +50 0x8685 //RX_FDEQ_GAIN_11 +51 0x7868 //RX_FDEQ_GAIN_12 +52 0x6050 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F0E //RX_FDEQ_BIN_11 +75 0x100D //RX_FDEQ_BIN_12 +76 0x110A //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#RX 2 +157 0x003C //RX_RECVFUNC_MODE_0 +158 0x0000 //RX_RECVFUNC_MODE_1 +159 0x0001 //RX_SAMPLINGFREQ_SIG +160 0x0001 //RX_SAMPLINGFREQ_PROC +161 0x000A //RX_FRAME_SZ +162 0x0000 //RX_DELAY_OPT +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +167 0x0600 //RX_PGA +168 0x7FFF //RX_A_HP +169 0x4000 //RX_B_PE +170 0x7800 //RX_THR_PITCH_DET_0 +171 0x7000 //RX_THR_PITCH_DET_1 +172 0x6000 //RX_THR_PITCH_DET_2 +173 0x0008 //RX_PITCH_BFR_LEN +174 0x0003 //RX_SBD_PITCH_DET +175 0x0100 //RX_PP_RESRV_0 +176 0x0020 //RX_PP_RESRV_1 +177 0x0400 //RX_N_SN_EST +178 0x000C //RX_N2_SN_EST +179 0x0014 //RX_NS_LVL_CTRL +180 0xF800 //RX_THR_SN_EST +181 0x7E00 //RX_LAMBDA_PFILT +182 0x000A //RX_FENS_RESRV_0 +183 0x0190 //RX_FENS_RESRV_1 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +187 0x0002 //RX_EXTRA_NS_L +188 0x0800 //RX_EXTRA_NS_A +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +192 0x199A //RX_A_POST_FLT +193 0x1000 //RX_LMT_THRD +194 0x7FDF //RX_LMT_ALPHA +195 0x001C //RX_FDEQ_SUBNUM +196 0x4840 //RX_FDEQ_GAIN_0 +197 0x4040 //RX_FDEQ_GAIN_1 +198 0x4659 //RX_FDEQ_GAIN_2 +199 0x6474 //RX_FDEQ_GAIN_3 +200 0x7A82 //RX_FDEQ_GAIN_4 +201 0x8180 //RX_FDEQ_GAIN_5 +202 0x8084 //RX_FDEQ_GAIN_6 +203 0x8A88 //RX_FDEQ_GAIN_7 +204 0x8C8C //RX_FDEQ_GAIN_8 +205 0x8A95 //RX_FDEQ_GAIN_9 +206 0x978E //RX_FDEQ_GAIN_10 +207 0x8C8C //RX_FDEQ_GAIN_11 +208 0x7068 //RX_FDEQ_GAIN_12 +209 0x6050 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F0E //RX_FDEQ_BIN_11 +232 0x100D //RX_FDEQ_BIN_12 +233 0x110A //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +268 0x0002 //RX_FILTINDX +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x04E6 //RX_TDDRC_DRC_GAIN +282 0x7C00 //RX_LAMBDA_PKA_FP +283 0x13E0 //RX_TPKA_FP +284 0x0080 //RX_MIN_G_FP +285 0x2000 //RX_MAX_G_FP +286 0x000B //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +288 0x0000 //RX_MAXLEVEL_CNG +289 0x3000 //RX_BWE_UV_TH +290 0x3000 //RX_BWE_UV_TH2 +291 0x1800 //RX_BWE_UV_TH3 +292 0x1000 //RX_BWE_V_TH +293 0x04CD //RX_BWE_GAIN1_V_TH1 +294 0x0F33 //RX_BWE_GAIN1_V_TH2 +295 0x7333 //RX_BWE_UV_EQ +296 0x199A //RX_BWE_V_EQ +297 0x7333 //RX_BWE_TONE_TH +298 0x0004 //RX_BWE_UV_HOLD_T +299 0x6CCD //RX_BWE_GAIN2_ALPHA +300 0x799A //RX_BWE_GAIN3_ALPHA +301 0x001E //RX_BWE_CUTOFF +302 0x3000 //RX_BWE_GAINFILL +303 0x3200 //RX_BWE_MAXTH_TONE +304 0x2000 //RX_BWE_EQ_0 +305 0x2000 //RX_BWE_EQ_1 +306 0x2000 //RX_BWE_EQ_2 +307 0x2000 //RX_BWE_EQ_3 +308 0x2000 //RX_BWE_EQ_4 +309 0x2000 //RX_BWE_EQ_5 +310 0x2000 //RX_BWE_EQ_6 +311 0x0000 //RX_BWE_RESRV_0 +312 0x0000 //RX_BWE_RESRV_1 +313 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x04E6 //RX_TDDRC_DRC_GAIN +195 0x001C //RX_FDEQ_SUBNUM +196 0x4840 //RX_FDEQ_GAIN_0 +197 0x4040 //RX_FDEQ_GAIN_1 +198 0x4659 //RX_FDEQ_GAIN_2 +199 0x6474 //RX_FDEQ_GAIN_3 +200 0x7A82 //RX_FDEQ_GAIN_4 +201 0x8180 //RX_FDEQ_GAIN_5 +202 0x8084 //RX_FDEQ_GAIN_6 +203 0x8A88 //RX_FDEQ_GAIN_7 +204 0x8C8C //RX_FDEQ_GAIN_8 +205 0x8A95 //RX_FDEQ_GAIN_9 +206 0x978E //RX_FDEQ_GAIN_10 +207 0x8C8C //RX_FDEQ_GAIN_11 +208 0x7068 //RX_FDEQ_GAIN_12 +209 0x6050 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F0E //RX_FDEQ_BIN_11 +232 0x100D //RX_FDEQ_BIN_12 +233 0x110A //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x000B //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x04E6 //RX_TDDRC_DRC_GAIN +195 0x001C //RX_FDEQ_SUBNUM +196 0x4840 //RX_FDEQ_GAIN_0 +197 0x4040 //RX_FDEQ_GAIN_1 +198 0x4659 //RX_FDEQ_GAIN_2 +199 0x6474 //RX_FDEQ_GAIN_3 +200 0x7A82 //RX_FDEQ_GAIN_4 +201 0x8180 //RX_FDEQ_GAIN_5 +202 0x8084 //RX_FDEQ_GAIN_6 +203 0x8A88 //RX_FDEQ_GAIN_7 +204 0x8C8C //RX_FDEQ_GAIN_8 +205 0x8A95 //RX_FDEQ_GAIN_9 +206 0x978E //RX_FDEQ_GAIN_10 +207 0x8C8C //RX_FDEQ_GAIN_11 +208 0x7068 //RX_FDEQ_GAIN_12 +209 0x6050 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F0E //RX_FDEQ_BIN_11 +232 0x100D //RX_FDEQ_BIN_12 +233 0x110A //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0012 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x04E6 //RX_TDDRC_DRC_GAIN +195 0x001C //RX_FDEQ_SUBNUM +196 0x4840 //RX_FDEQ_GAIN_0 +197 0x4040 //RX_FDEQ_GAIN_1 +198 0x4659 //RX_FDEQ_GAIN_2 +199 0x6474 //RX_FDEQ_GAIN_3 +200 0x7A82 //RX_FDEQ_GAIN_4 +201 0x8180 //RX_FDEQ_GAIN_5 +202 0x8084 //RX_FDEQ_GAIN_6 +203 0x8A88 //RX_FDEQ_GAIN_7 +204 0x8C8C //RX_FDEQ_GAIN_8 +205 0x8A95 //RX_FDEQ_GAIN_9 +206 0x978E //RX_FDEQ_GAIN_10 +207 0x8C8C //RX_FDEQ_GAIN_11 +208 0x7068 //RX_FDEQ_GAIN_12 +209 0x6050 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F0E //RX_FDEQ_BIN_11 +232 0x100D //RX_FDEQ_BIN_12 +233 0x110A //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x001E //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x04E6 //RX_TDDRC_DRC_GAIN +195 0x001C //RX_FDEQ_SUBNUM +196 0x4840 //RX_FDEQ_GAIN_0 +197 0x4040 //RX_FDEQ_GAIN_1 +198 0x4659 //RX_FDEQ_GAIN_2 +199 0x6474 //RX_FDEQ_GAIN_3 +200 0x7A82 //RX_FDEQ_GAIN_4 +201 0x8180 //RX_FDEQ_GAIN_5 +202 0x8084 //RX_FDEQ_GAIN_6 +203 0x8A88 //RX_FDEQ_GAIN_7 +204 0x8C8C //RX_FDEQ_GAIN_8 +205 0x8A95 //RX_FDEQ_GAIN_9 +206 0x978E //RX_FDEQ_GAIN_10 +207 0x8C8C //RX_FDEQ_GAIN_11 +208 0x7068 //RX_FDEQ_GAIN_12 +209 0x6050 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F0E //RX_FDEQ_BIN_11 +232 0x100D //RX_FDEQ_BIN_12 +233 0x110A //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0031 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x04E6 //RX_TDDRC_DRC_GAIN +195 0x001C //RX_FDEQ_SUBNUM +196 0x4840 //RX_FDEQ_GAIN_0 +197 0x4040 //RX_FDEQ_GAIN_1 +198 0x4659 //RX_FDEQ_GAIN_2 +199 0x6474 //RX_FDEQ_GAIN_3 +200 0x7A82 //RX_FDEQ_GAIN_4 +201 0x8180 //RX_FDEQ_GAIN_5 +202 0x8084 //RX_FDEQ_GAIN_6 +203 0x8A88 //RX_FDEQ_GAIN_7 +204 0x8C8C //RX_FDEQ_GAIN_8 +205 0x8A95 //RX_FDEQ_GAIN_9 +206 0x978E //RX_FDEQ_GAIN_10 +207 0x8C8C //RX_FDEQ_GAIN_11 +208 0x7068 //RX_FDEQ_GAIN_12 +209 0x6050 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F0E //RX_FDEQ_BIN_11 +232 0x100D //RX_FDEQ_BIN_12 +233 0x110A //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0050 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x04E6 //RX_TDDRC_DRC_GAIN +195 0x001C //RX_FDEQ_SUBNUM +196 0x4840 //RX_FDEQ_GAIN_0 +197 0x4040 //RX_FDEQ_GAIN_1 +198 0x4659 //RX_FDEQ_GAIN_2 +199 0x6474 //RX_FDEQ_GAIN_3 +200 0x7A82 //RX_FDEQ_GAIN_4 +201 0x8180 //RX_FDEQ_GAIN_5 +202 0x8084 //RX_FDEQ_GAIN_6 +203 0x8A88 //RX_FDEQ_GAIN_7 +204 0x8C8C //RX_FDEQ_GAIN_8 +205 0x8A95 //RX_FDEQ_GAIN_9 +206 0x978E //RX_FDEQ_GAIN_10 +207 0x8C8C //RX_FDEQ_GAIN_11 +208 0x7068 //RX_FDEQ_GAIN_12 +209 0x6050 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F0E //RX_FDEQ_BIN_11 +232 0x100D //RX_FDEQ_BIN_12 +233 0x110A //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0086 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x04E6 //RX_TDDRC_DRC_GAIN +195 0x001C //RX_FDEQ_SUBNUM +196 0x4840 //RX_FDEQ_GAIN_0 +197 0x4040 //RX_FDEQ_GAIN_1 +198 0x4659 //RX_FDEQ_GAIN_2 +199 0x6474 //RX_FDEQ_GAIN_3 +200 0x7A82 //RX_FDEQ_GAIN_4 +201 0x8180 //RX_FDEQ_GAIN_5 +202 0x8084 //RX_FDEQ_GAIN_6 +203 0x8A88 //RX_FDEQ_GAIN_7 +204 0x8C8C //RX_FDEQ_GAIN_8 +205 0x8A95 //RX_FDEQ_GAIN_9 +206 0x978E //RX_FDEQ_GAIN_10 +207 0x8C8C //RX_FDEQ_GAIN_11 +208 0x7068 //RX_FDEQ_GAIN_12 +209 0x6050 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F0E //RX_FDEQ_BIN_11 +232 0x100D //RX_FDEQ_BIN_12 +233 0x110A //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 + +#CASE_NAME HANDSET-HANDSET-VOICE_GENERIC-SWB +#PARAM_MODE FULL +#PARAM_TYPE TX+2RX +#TOTAL_CUSTOM_STEP 7+7 +#TX +0 0x0000 //TX_OPERATION_MODE_0 +1 0x0000 //TX_OPERATION_MODE_1 +2 0x0076 //TX_PATCH_REG +3 0x6F7F //TX_SENDFUNC_MODE_0 +4 0x0000 //TX_SENDFUNC_MODE_1 +5 0x0002 //TX_NUM_MIC +6 0x0003 //TX_SAMPLINGFREQ_SIG +7 0x0003 //TX_SAMPLINGFREQ_PROC +8 0x000A //TX_FRAME_SZ_SIG +9 0x000A //TX_FRAME_SZ +10 0x0000 //TX_DELAY_OPT +11 0x0028 //TX_MAX_TAIL_LENGTH +12 0x0001 //TX_NUM_LOUTCHN +13 0x0001 //TX_MAXNUM_AECREF +14 0x0000 //TX_DBG_FUNC_REG +15 0x0000 //TX_DBG_FUNC_REG1 +16 0x0000 //TX_SYS_RESRV_0 +17 0x0000 //TX_SYS_RESRV_1 +18 0x0000 //TX_SYS_RESRV_2 +19 0x0000 //TX_SYS_RESRV_3 +20 0x0000 //TX_DIST2REF0 +21 0x009C //TX_DIST2REF1 +22 0x0000 //TX_DIST2REF_02 +23 0x0000 //TX_DIST2REF_03 +24 0x0000 //TX_DIST2REF_04 +25 0x0000 //TX_DIST2REF_05 +26 0x0000 //TX_MMIC +27 0x1000 //TX_PGA_0 +28 0x1000 //TX_PGA_1 +29 0x1000 //TX_PGA_2 +30 0x0000 //TX_PGA_3 +31 0x0000 //TX_PGA_4 +32 0x0000 //TX_PGA_5 +33 0x0000 //TX_MIC_PAIRS +34 0x0000 //TX_MIC_PAIRS_HS +35 0x0002 //TX_MICS_FOR_BF +36 0x0000 //TX_MIC_PAIRS_FORL1 +37 0x0002 //TX_MICS_OF_PAIR0 +38 0x0002 //TX_MICS_OF_PAIR1 +39 0x0002 //TX_MICS_OF_PAIR2 +40 0x0002 //TX_MICS_OF_PAIR3 +41 0x0000 //TX_MIC_DATA_SRC0 +42 0x0002 //TX_MIC_DATA_SRC1 +43 0x0001 //TX_MIC_DATA_SRC2 +44 0x0000 //TX_MIC_DATA_SRC3 +45 0x0000 //TX_MIC_PAIR_CH_04 +46 0x0000 //TX_MIC_PAIR_CH_05 +47 0x0000 //TX_MIC_PAIR_CH_10 +48 0x0000 //TX_MIC_PAIR_CH_11 +49 0x0000 //TX_MIC_PAIR_CH_12 +50 0x0000 //TX_MIC_PAIR_CH_13 +51 0x0000 //TX_MIC_PAIR_CH_14 +52 0x05DC //TX_HD_BIN_MASK +53 0x0010 //TX_HD_SUBAND_MASK +54 0x19A1 //TX_HD_FRAME_AVG_MASK +55 0x0320 //TX_HD_MIN_FRQ +56 0x1000 //TX_HD_ALPHA_PSD +57 0x1100 //TX_T_PHPR1 +58 0x0000 //TX_T_PHPR2 +59 0x0000 //TX_T_PTPR +60 0x0000 //TX_T_PNPR +61 0x0000 //TX_T_PAPR1 +62 0xEE6C //TX_T_PSDVAT +63 0x0800 //TX_CNT +64 0x4000 //TX_ANTI_HOWL_GAIN +65 0x0001 //TX_MICFORBFMARK_0 +66 0x0001 //TX_MICFORBFMARK_1 +67 0x0001 //TX_MICFORBFMARK_2 +68 0x0001 //TX_MICFORBFMARK_3 +69 0x0001 //TX_MICFORBFMARK_4 +70 0x0001 //TX_MICFORBFMARK_5 +71 0x0000 //TX_DIST2REF_10 +72 0x3A66 //TX_DIST2REF_11 +73 0x0000 //TX_DIST2REF2 +74 0x0000 //TX_DIST2REF_13 +75 0x0000 //TX_DIST2REF_14 +76 0x0000 //TX_DIST2REF_15 +77 0x0000 //TX_DIST2REF_20 +78 0x0000 //TX_DIST2REF_21 +79 0x0000 //TX_DIST2REF_22 +80 0x0000 //TX_DIST2REF_23 +81 0x0000 //TX_DIST2REF_24 +82 0x0000 //TX_DIST2REF_25 +83 0x0000 //TX_DIST2REF_30 +84 0x0000 //TX_DIST2REF_31 +85 0x0000 //TX_DIST2REF_32 +86 0x0000 //TX_DIST2REF_33 +87 0x0000 //TX_DIST2REF_34 +88 0x0000 //TX_DIST2REF_35 +89 0x0000 //TX_MIC_LOC_00 +90 0x0000 //TX_MIC_LOC_01 +91 0x0000 //TX_MIC_LOC_02 +92 0x0000 //TX_MIC_LOC_03 +93 0x0000 //TX_MIC_LOC_04 +94 0x0000 //TX_MIC_LOC_05 +95 0x0000 //TX_MIC_LOC_10 +96 0x0000 //TX_MIC_LOC_11 +97 0x0000 //TX_MIC_LOC_12 +98 0x0000 //TX_MIC_LOC_13 +99 0x0000 //TX_MIC_LOC_14 +100 0x0000 //TX_MIC_LOC_15 +101 0x0000 //TX_MIC_LOC_20 +102 0x0000 //TX_MIC_LOC_21 +103 0x0000 //TX_MIC_LOC_22 +104 0x0000 //TX_MIC_LOC_23 +105 0x0000 //TX_MIC_LOC_24 +106 0x0000 //TX_MIC_LOC_25 +107 0x0200 //TX_MIC_REFBLK_VOLUME +108 0x0AAC //TX_MIC_BLOCK_VOLUME +109 0x0000 //TX_INVERSE_MASK +110 0x0000 //TX_ADCS_MASK +111 0x04D0 //TX_ADCS_GAIN +112 0x4000 //TX_NFC_GAINFAC +113 0x0000 //TX_MAINMIC_BLKFACTOR +114 0x0000 //TX_REFMIC_BLKFACTOR +115 0x0000 //TX_BLMIC_BLKFACTOR +116 0x0000 //TX_BRMIC_BLKFACTOR +117 0x0031 //TX_MICBLK_START_BIN +118 0x0060 //TX_MICBLK_END_BIN +119 0x0015 //TX_MICBLK_FE_HOLD +120 0xFFF2 //TX_MICBLK_MR_EXP_TH +121 0xFFF2 //TX_MICBLK_LR_EXP_TH +122 0x0000 //TX_FENE_HOLD +123 0x4000 //TX_FE_ENER_TH_MTS +124 0x0004 //TX_FE_ENER_TH_EXP +125 0x6000 //TX_C_POST_FLT_MIC_MAINBLK +126 0x6000 //TX_C_POST_FLT_MIC_REFBLK +127 0x0010 //TX_MIC_BLOCK_N +128 0x7E56 //TX_A_HP +129 0x4000 //TX_B_PE +130 0x1800 //TX_THR_PITCH_DET_0 +131 0x1000 //TX_THR_PITCH_DET_1 +132 0x0800 //TX_THR_PITCH_DET_2 +133 0x0008 //TX_PITCH_BFR_LEN +134 0x0003 //TX_SBD_PITCH_DET +135 0x0050 //TX_TD_AEC_L +136 0x4000 //TX_MU0_UNP_TD_AEC +137 0x1000 //TX_MU0_PTD_TD_AEC +138 0x0000 //TX_PP_RESRV_0 +139 0x2A94 //TX_PP_RESRV_1 +140 0x55F0 //TX_PP_RESRV_2 +141 0x0000 //TX_PP_RESRV_3 +142 0x0000 //TX_PP_RESRV_4 +143 0x0000 //TX_PP_RESRV_5 +144 0x0000 //TX_PP_RESRV_6 +145 0x0000 //TX_PP_RESRV_7 +146 0x0028 //TX_TAIL_LENGTH +147 0x0080 //TX_AEC_REF_GAIN_0 +148 0x0800 //TX_AEC_REF_GAIN_1 +149 0x0800 //TX_AEC_REF_GAIN_2 +150 0x7900 //TX_EAD_THR +151 0x2000 //TX_THR_RE_EST +152 0x0400 //TX_MIN_EQ_RE_EST_0 +153 0x0400 //TX_MIN_EQ_RE_EST_1 +154 0x0800 //TX_MIN_EQ_RE_EST_2 +155 0x0800 //TX_MIN_EQ_RE_EST_3 +156 0x1000 //TX_MIN_EQ_RE_EST_4 +157 0x1000 //TX_MIN_EQ_RE_EST_5 +158 0x1000 //TX_MIN_EQ_RE_EST_6 +159 0x1000 //TX_MIN_EQ_RE_EST_7 +160 0x1000 //TX_MIN_EQ_RE_EST_8 +161 0x1000 //TX_MIN_EQ_RE_EST_9 +162 0x1000 //TX_MIN_EQ_RE_EST_10 +163 0x1000 //TX_MIN_EQ_RE_EST_11 +164 0x1000 //TX_MIN_EQ_RE_EST_12 +165 0x3000 //TX_LAMBDA_RE_EST +166 0x1000 //TX_LAMBDA_CB_NLE +167 0x1800 //TX_C_POST_FLT +168 0x4000 //TX_GAIN_NP +169 0x003C //TX_SE_HOLD_N +170 0x0046 //TX_DT_HOLD_N +171 0x03E8 //TX_DT2_HOLD_N +172 0x6666 //TX_AEC_RESRV_0 +173 0x0000 //TX_AEC_RESRV_1 +174 0x0014 //TX_AEC_RESRV_2 +175 0x0000 //TX_MIC_DELAY_LENGTH +176 0x0000 //TX_REF_DELAY_LENGTH +177 0x0000 //TX_ADD_LINEIN_GAINL +178 0x0000 //TX_ADD_LINEIN_GAINH +179 0x0000 //TX_MIN_EQ_RE_EST_14 +180 0x0000 //TX_DTD_THR1_8 +181 0x7FFF //TX_DTD_THR2_8 +182 0x0000 //TX_DTD_MIC_BLK2 +183 0x0008 //TX_FRQ_LIN_LEN +184 0x7FFF //TX_FRQ_AEC_LEN_RHO +185 0x6000 //TX_MU0_UNP_FRQ_AEC +186 0x4000 //TX_MU0_PTD_FRQ_AEC +187 0x000A //TX_MINENOISETH +188 0x0800 //TX_MU0_RE_EST +189 0x0001 //TX_AEC_NUM_CH +190 0x0000 //TX_BIGECHOATTENUATION_MAX +191 0x2000 //TX_A_POST_FLT_MICBLK +192 0x0000 //TX_BLKENERTH +193 0x0000 //TX_BLKENERHIGHTH +194 0x0000 //TX_NORMENERTH +195 0x0000 //TX_NORMENERHIGHTH +196 0x0000 //TX_NORMENERHIGHTHL +197 0x7000 //TX_DTD_THR1_0 +198 0x7000 //TX_DTD_THR1_1 +199 0x7000 //TX_DTD_THR1_2 +200 0x7F00 //TX_DTD_THR1_3 +201 0x7F00 //TX_DTD_THR1_4 +202 0x7F00 //TX_DTD_THR1_5 +203 0x7F00 //TX_DTD_THR1_6 +204 0x2000 //TX_DTD_THR2_0 +205 0x2000 //TX_DTD_THR2_1 +206 0x2000 //TX_DTD_THR2_2 +207 0x1000 //TX_DTD_THR2_3 +208 0x1000 //TX_DTD_THR2_4 +209 0x1000 //TX_DTD_THR2_5 +210 0x1000 //TX_DTD_THR2_6 +211 0x6000 //TX_DTD_THR3 +212 0x0177 //TX_SPK_CUT_K +213 0x1B58 //TX_DT_CUT_K +214 0x0100 //TX_DT_CUT_THR +215 0x04EB //TX_COMFORT_G +216 0x01F4 //TX_POWER_YOUT_TH +217 0x4000 //TX_FDPFGAINECHO +218 0x0000 //TX_DTD_HD_THR +219 0x0000 //TX_SPK_CUT_K_S +220 0x0000 //TX_DTD_MIC_BLK +221 0x0400 //TX_ADPT_STRICT_L +222 0x0200 //TX_ADPT_STRICT_H +223 0x0C00 //TX_RATIO_DT_L_TH_LOW +224 0x2000 //TX_RATIO_DT_H_TH_LOW +225 0x1800 //TX_RATIO_DT_L_TH_HIGH +226 0x3000 //TX_RATIO_DT_H_TH_HIGH +227 0x0A00 //TX_RATIO_DT_L0_TH +228 0x7000 //TX_B_POST_FILT_ECHO_L +229 0x7FFF //TX_B_POST_FILT_ECHO_H +230 0x0200 //TX_MIN_G_CTRL_ECHO +231 0x7FFF //TX_B_LESSCUT_RTO_ECHO +232 0x0000 //TX_EPD_OFFSET_00 +233 0x0000 //TX_EPD_OFFST_01 +234 0x1388 //TX_RATIO_DT_L0_TH_HIGH +235 0x3A98 //TX_RATIO_DT_H_TH_CUT +236 0x7FFF //TX_MIN_EQ_RE_EST_13 +237 0x0000 //TX_DTD_THR1_7 +238 0x0000 //TX_DTD_THR2_7 +239 0x0800 //TX_DT_RESRV_7 +240 0x0800 //TX_DT_RESRV_8 +241 0x0000 //TX_DT_RESRV_9 +242 0xF600 //TX_THR_SN_EST_0 +243 0xFA00 //TX_THR_SN_EST_1 +244 0xFA00 //TX_THR_SN_EST_2 +245 0xF800 //TX_THR_SN_EST_3 +246 0xF800 //TX_THR_SN_EST_4 +247 0xF800 //TX_THR_SN_EST_5 +248 0xF800 //TX_THR_SN_EST_6 +249 0xF700 //TX_THR_SN_EST_7 +250 0x0000 //TX_DELTA_THR_SN_EST_0 +251 0x0200 //TX_DELTA_THR_SN_EST_1 +252 0x0200 //TX_DELTA_THR_SN_EST_2 +253 0x0200 //TX_DELTA_THR_SN_EST_3 +254 0x0100 //TX_DELTA_THR_SN_EST_4 +255 0x0200 //TX_DELTA_THR_SN_EST_5 +256 0x0100 //TX_DELTA_THR_SN_EST_6 +257 0x0200 //TX_DELTA_THR_SN_EST_7 +258 0x4000 //TX_LAMBDA_NN_EST_0 +259 0x4000 //TX_LAMBDA_NN_EST_1 +260 0x4000 //TX_LAMBDA_NN_EST_2 +261 0x4000 //TX_LAMBDA_NN_EST_3 +262 0x4000 //TX_LAMBDA_NN_EST_4 +263 0x4000 //TX_LAMBDA_NN_EST_5 +264 0x4000 //TX_LAMBDA_NN_EST_6 +265 0x4000 //TX_LAMBDA_NN_EST_7 +266 0x0400 //TX_N_SN_EST +267 0x001E //TX_INBEAM_T +268 0x0041 //TX_INBEAMHOLDT +269 0x2000 //TX_G_STRICT +270 0x2000 //TX_EQ_THR_BF +271 0x799A //TX_LAMBDA_EQ_BF +272 0x1000 //TX_NE_RTO_TH +273 0x1000 //TX_NE_RTO_TH_L +274 0x1000 //TX_MAINREFRTOH_TH_H +275 0x0600 //TX_MAINREFRTOH_TH_L +276 0x2000 //TX_MAINREFRTO_TH_H +277 0x1400 //TX_MAINREFRTO_TH_L +278 0x0000 //TX_MAINREFRTO_TH_EQ +279 0x1000 //TX_B_POST_FLT_0 +280 0x1000 //TX_B_POST_FLT_1 +281 0x0014 //TX_NS_LVL_CTRL_0 +282 0x002C //TX_NS_LVL_CTRL_1 +283 0x0016 //TX_NS_LVL_CTRL_2 +284 0x0018 //TX_NS_LVL_CTRL_3 +285 0x0016 //TX_NS_LVL_CTRL_4 +286 0x0012 //TX_NS_LVL_CTRL_5 +287 0x0016 //TX_NS_LVL_CTRL_6 +288 0x0017 //TX_NS_LVL_CTRL_7 +289 0x000E //TX_MIN_GAIN_S_0 +290 0x000D //TX_MIN_GAIN_S_1 +291 0x0012 //TX_MIN_GAIN_S_2 +292 0x0010 //TX_MIN_GAIN_S_3 +293 0x0012 //TX_MIN_GAIN_S_4 +294 0x0012 //TX_MIN_GAIN_S_5 +295 0x0012 //TX_MIN_GAIN_S_6 +296 0x0012 //TX_MIN_GAIN_S_7 +297 0x6000 //TX_NMOS_SUP +298 0x0000 //TX_NS_MAX_PRI_SNR_TH +299 0x0000 //TX_NMOS_SUP_MENSA +300 0x7FFF //TX_SNRI_SUP_0 +301 0x2000 //TX_SNRI_SUP_1 +302 0x2000 //TX_SNRI_SUP_2 +303 0x6000 //TX_SNRI_SUP_3 +304 0x6000 //TX_SNRI_SUP_4 +305 0x6000 //TX_SNRI_SUP_5 +306 0x3000 //TX_SNRI_SUP_6 +307 0x6000 //TX_SNRI_SUP_7 +308 0x6000 //TX_THR_LFNS +309 0x0017 //TX_G_LFNS +310 0x09C4 //TX_GAIN0_NTH +311 0x000A //TX_MUSIC_MORENS +312 0x7FFF //TX_A_POST_FILT_0 +313 0x2000 //TX_A_POST_FILT_1 +314 0x4000 //TX_A_POST_FILT_S_0 +315 0x4000 //TX_A_POST_FILT_S_1 +316 0x4000 //TX_A_POST_FILT_S_2 +317 0x4000 //TX_A_POST_FILT_S_3 +318 0x4000 //TX_A_POST_FILT_S_4 +319 0x4000 //TX_A_POST_FILT_S_5 +320 0x5000 //TX_A_POST_FILT_S_6 +321 0x7000 //TX_A_POST_FILT_S_7 +322 0x1000 //TX_B_POST_FILT_0 +323 0x5000 //TX_B_POST_FILT_1 +324 0x6000 //TX_B_POST_FILT_2 +325 0x6000 //TX_B_POST_FILT_3 +326 0x2000 //TX_B_POST_FILT_4 +327 0x1000 //TX_B_POST_FILT_5 +328 0x3000 //TX_B_POST_FILT_6 +329 0x3000 //TX_B_POST_FILT_7 +330 0x1000 //TX_B_LESSCUT_RTO_S_0 +331 0x1000 //TX_B_LESSCUT_RTO_S_1 +332 0x1000 //TX_B_LESSCUT_RTO_S_2 +333 0x1000 //TX_B_LESSCUT_RTO_S_3 +334 0x1000 //TX_B_LESSCUT_RTO_S_4 +335 0x1000 //TX_B_LESSCUT_RTO_S_5 +336 0x1000 //TX_B_LESSCUT_RTO_S_6 +337 0x1000 //TX_B_LESSCUT_RTO_S_7 +338 0x7E14 //TX_LAMBDA_PFILT +339 0x7C29 //TX_LAMBDA_PFILT_S_0 +340 0x7C29 //TX_LAMBDA_PFILT_S_1 +341 0x7C29 //TX_LAMBDA_PFILT_S_2 +342 0x7C29 //TX_LAMBDA_PFILT_S_3 +343 0x7C29 //TX_LAMBDA_PFILT_S_4 +344 0x7C29 //TX_LAMBDA_PFILT_S_5 +345 0x7C29 //TX_LAMBDA_PFILT_S_6 +346 0x7C29 //TX_LAMBDA_PFILT_S_7 +347 0x07D0 //TX_K_PEPPER +348 0x0800 //TX_A_PEPPER +349 0x1D4C //TX_K_PEPPER_HF +350 0x0400 //TX_A_PEPPER_HF +351 0x0001 //TX_HMNC_BST_FLG +352 0x4000 //TX_HMNC_BST_THR +353 0x0800 //TX_DT_BINVAD_TH_0 +354 0x0800 //TX_DT_BINVAD_TH_1 +355 0x0800 //TX_DT_BINVAD_TH_2 +356 0x0800 //TX_DT_BINVAD_TH_3 +357 0x0000 //TX_DT_BINVAD_ENDF +358 0x1000 //TX_C_POST_FLT_DT +359 0x7FFF //TX_NS_B_POST_FLT_LESSCUT +360 0x0100 //TX_DT_BOOST +361 0x0000 //TX_BF_SGRAD_FLG +362 0x0005 //TX_BF_DVG_TH +363 0x001E //TX_SN_C_F +364 0x0000 //TX_K_APT +365 0x0001 //TX_NOISEDET +366 0x0190 //TX_NDETCT +367 0x000A //TX_NOISE_TH_0 +368 0x7FFF //TX_NOISE_TH_0_2 +369 0x7FFF //TX_NOISE_TH_0_3 +370 0x01F4 //TX_NOISE_TH_1 +371 0x0DAC //TX_NOISE_TH_2 +372 0x2134 //TX_NOISE_TH_3 +373 0x6978 //TX_NOISE_TH_4 +374 0x57E4 //TX_NOISE_TH_5 +375 0x4BD6 //TX_NOISE_TH_5_2 +376 0x0001 //TX_NOISE_TH_5_3 +377 0x4E20 //TX_NOISE_TH_5_4 +378 0x1194 //TX_NOISE_TH_6 +379 0x0014 //TX_MINENOISE_TH +380 0xD508 //TX_MORENS_TFMASK_TH +381 0x0001 //TX_DRC_QUIET_FLOOR +382 0x6D60 //TX_RATIODTL_CUT_TH +383 0x0DAC //TX_DT_CUT_K1 +384 0x00A5 //TX_OUT_ENER_S_TH_CLEAN +385 0x00A5 //TX_OUT_ENER_S_TH_LESSCLEAN +386 0x00A5 //TX_OUT_ENER_S_TH_NOISY +387 0x0029 //TX_OUT_ENER_TH_NOISE +388 0x0200 //TX_OUT_ENER_TH_SPEECH +389 0x2000 //TX_SN_NPB_GAIN +390 0x0000 //TX_NN_NPB_GAIN +391 0x3000 //TX_POST_MASK_SUP_HSNE +392 0x07D0 //TX_TAIL_DET_TH +393 0x7FFF //TX_B_LESSCUT_RTO_WTA +394 0x0000 //TX_MEL_G_R +395 0x0080 //TX_SUPHIGH_TH +396 0x0000 //TX_MASK_G_R +397 0x0002 //TX_EXTRA_NS_L +398 0x1800 //TX_C_POST_FLT_MASK +399 0x7FFF //TX_A_POST_FLT_WNS +400 0x0148 //TX_MIN_G_LOW300HZ +401 0x0004 //TX_MAXLEVEL_CNG +402 0x00B4 //TX_STN_NOISE_TH +403 0x4000 //TX_POST_MASK_SUP +404 0x7FFF //TX_POST_MASK_ADJUST +405 0x00C8 //TX_NS_ENOISE_MIC0_TH +406 0x0014 //TX_MINENOISE_MIC0_TH +407 0x012C //TX_MINENOISE_MIC0_S_TH +408 0x2900 //TX_MIN_G_CTRL_SSNS +409 0x0800 //TX_METAL_RTO_THR +410 0x07D0 //TX_NS_FP_K_METAL +411 0x3A98 //TX_NOISEDET_BOOST_TH +412 0x0FA0 //TX_NSMOOTH_TH +413 0x0000 //TX_NS_RESRV_8 +414 0x1800 //TX_RHO_UPB +415 0x2328 //TX_N_HOLD_HS +416 0x006E //TX_N_RHO_BFR0 +417 0x7FFF //TX_LAMBDA_ARSP_EST +418 0x0100 //TX_EXTRA_GAIN_MICBLOCK +419 0x0333 //TX_THR_STD_NSR +420 0x019A //TX_THR_STD_PLH +421 0x03E8 //TX_N_HOLD_STD +422 0x0066 //TX_THR_STD_RHO +423 0x2800 //TX_BF_RESET_THR_HS +424 0x0CCD //TX_SB_RTO_MEAN_TH +425 0x0300 //TX_SB_RHO_MEAN_TH_NTALK +426 0x2000 //TX_SB_RTO_MEAN_TH_ABN +427 0x2EE0 //TX_SB_RTO_MEAN_TH_RUB +428 0x0990 //TX_WTA_EN_RTO_TH +429 0x1400 //TX_TOP_ENER_TH_F +430 0x0100 //TX_DESIRED_TALK_HOLDT +431 0x0800 //TX_MIC_BLOCK_FACTOR +432 0x0000 //TX_NSEST_BFRLRNRDC +433 0x0000 //TX_THR_POST_FLT_HS +434 0x0010 //TX_HS_VAD_BIN +435 0x2666 //TX_THR_VAD_HS +436 0x2CCD //TX_MEAN_RTO_MIN_TH2 +437 0x0032 //TX_SILENCE_T +438 0x0000 //TX_A_POST_FLT_WTA +439 0x799A //TX_LAMBDA_PFLT_WTA +440 0x03E8 //TX_SB_RHO_MEAN2_TH +441 0x03E8 //TX_SB_RHO_MEAN3_TH +442 0x0000 //TX_HS_RESRV_4 +443 0x0000 //TX_HS_RESRV_5 +444 0x0001 //TX_DOA_VAD_THR_1 +445 0x003C //TX_DOA_VAD_THR_2 +446 0x0028 //TX_DOA_VAD_THR1_0 +447 0x0028 //TX_DOA_VAD_THR1_1 +448 0x0000 //TX_SRC_DOA_RNG_LOW_0A +449 0x001E //TX_SRC_DOA_RNG_HIGH_0A +450 0x005A //TX_DFLT_SRC_DOA_0A +451 0x0000 //TX_SRC_DOA_RNG_LOW_0B +452 0x0000 //TX_SRC_DOA_RNG_HIGH_0B +453 0x0000 //TX_DFLT_SRC_DOA_0B +454 0x0000 //TX_SRC_DOA_RNG_LOW_0C +455 0x0000 //TX_SRC_DOA_RNG_HIGH_0C +456 0x0000 //TX_DFLT_SRC_DOA_0C +457 0x0000 //TX_SRC_DOA_RNG_LOW_0D +458 0x0000 //TX_SRC_DOA_RNG_HIGH_0D +459 0x0000 //TX_DFLT_SRC_DOA_0D +460 0x0000 //TX_SRC_DOA_RNG_LOW_1A +461 0x00B4 //TX_SRC_DOA_RNG_HIGH_1A +462 0x005A //TX_DFLT_SRC_DOA_1A +463 0x0000 //TX_SRC_DOA_RNG_LOW_1B +464 0x00B4 //TX_SRC_DOA_RNG_HIGH_1B +465 0x005A //TX_DFLT_SRC_DOA_1B +466 0x0000 //TX_SRC_DOA_RNG_LOW_1C +467 0x00B4 //TX_SRC_DOA_RNG_HIGH_1C +468 0x005A //TX_DFLT_SRC_DOA_1C +469 0x0000 //TX_SRC_DOA_RNG_LOW_1D +470 0x00B4 //TX_SRC_DOA_RNG_HIGH_1D +471 0x005A //TX_DFLT_SRC_DOA_1D +472 0x0100 //TX_BF_HOLDOFF_T +473 0x7FFF //TX_DOA_COST_FACTOR +474 0x0D9A //TX_MAINTOREFR_TH0 +475 0x071C //TX_DOA_TRK_THR +476 0x012C //TX_DOA_TRACK_HT +477 0x0200 //TX_N1_HOLD_HF +478 0x0100 //TX_N2_HOLD_HF +479 0x2A3D //TX_BF_RESET_THR_HF +480 0x7333 //TX_DOA_SMOOTH +481 0x0800 //TX_MU_BF +482 0x0800 //TX_BF_MU_LF_B2 +483 0x0040 //TX_BF_FC_END_BIN_B2 +484 0x0020 //TX_BF_FC_END_BIN +485 0x0000 //TX_HF_RESRV_25 +486 0x0000 //TX_HF_RESRV_26 +487 0x0007 //TX_N_DOA_SEED +488 0x0001 //TX_FINE_DOA_SEARCH_FLG +489 0x0000 //TX_HF_RESRV_27 +490 0x038E //TX_DLT_SRC_DOA_RNG +491 0x0200 //TX_BF_MU_LF +492 0x0000 //TX_DFLT_SRC_LOC_0 +493 0x7FFF //TX_DFLT_SRC_LOC_1 +494 0x0000 //TX_DFLT_SRC_LOC_2 +495 0x038E //TX_DOA_TRACK_VADTH +496 0x0000 //TX_DOA_TRACK_NEW +497 0x0300 //TX_NOR_OFF_THR +498 0x7C00 //TX_MORE_ON_700HZ_THR +499 0x2000 //TX_MU_BF_ADPT_NS +500 0x0000 //TX_ADAPT_LEN +501 0x6666 //TX_MORE_SNS +502 0x0000 //TX_NOR_OFF_TH1 +503 0x0000 //TX_WIDE_MASK_TH +504 0xD333 //TX_SUBSNRATIOHIGH4MEANBCK_THR +505 0x6000 //TX_C_POST_FLT_CUT +506 0x2000 //TX_RADIODTLV +507 0x0320 //TX_POWER_LINEIN_TH +508 0x0014 //TX_FE_VADCOUNT_TH_FC +509 0x000A //TX_ECHO_SUPP_FC +510 0x0C80 //TX_ECHO_TH +511 0x6666 //TX_MIC_TO_BFGAIN +512 0x0000 //TX_MICTOBFGAIN0 +513 0x0000 //TX_FASTMUE_TH +514 0x2CCC //TX_DEREVERB_LF_MU +515 0x3200 //TX_DEREVERB_HF_MU +516 0x0007 //TX_DEREVERB_DELAY +517 0x0004 //TX_DEREVERB_COEF_LEN +518 0x0003 //TX_DEREVERB_DNR +519 0x0000 //TX_DEREVERB_ALPHA +520 0x0000 //TX_DEREVERB_BETA +521 0x3A98 //TX_GSC_RTOL_TH +522 0x3A98 //TX_GSC_RTOH_TH +523 0x7E2C //TX_WIDE2_MEANHTH +524 0x0000 //TX_DR_RESRV_5 +525 0x0000 //TX_DR_RESRV_6 +526 0x0000 //TX_DR_RESRV_7 +527 0x0000 //TX_DR_RESRV_8 +528 0x1333 //TX_WIND_MARK_TH +529 0x399A //TX_CORR_THR +530 0x0004 //TX_SNR_THR +531 0x0010 //TX_ENGY_THR +532 0x1770 //TX_CORR_HIGH_TH +533 0x6000 //TX_ENGY_THR_2 +534 0x3400 //TX_MEAN_RTO_THR +535 0x0028 //TX_WNS_ENOISE_MIC0_TH +536 0x3000 //TX_RATIOMICL_TH +537 0x7FFF //TX_CALIG_HS +538 0x0000 //TX_LVL_CTRL +539 0x0010 //TX_WIND_SUPRTO +540 0x0014 //TX_WNS_MIN_G +541 0x0600 //TX_WNS_B_POST_FLT +542 0x3000 //TX_RATIOMICH_TH +543 0xD120 //TX_WIND_INBEAM_L_TH +544 0x0FA0 //TX_WIND_INBEAM_H_TH +545 0x2000 //TX_WNS_RESRV_0 +546 0x59D8 //TX_WNS_RESRV_1 +547 0x0200 //TX_WNS_RESRV_2 +548 0x0000 //TX_WNS_RESRV_3 +549 0x0000 //TX_WNS_RESRV_4 +550 0x0000 //TX_WNS_RESRV_5 +551 0x0000 //TX_WNS_RESRV_6 +552 0x0000 //TX_BVE_NOISE_FLOOR_0 +553 0x0070 //TX_BVE_NOISE_FLOOR_1 +554 0x0070 //TX_BVE_NOISE_FLOOR_2 +555 0x0010 //TX_BVE_NOISE_FLOOR_3 +556 0x0070 //TX_BVE_NOISE_FLOOR_4 +557 0x00B0 //TX_BVE_NOISE_FLOOR_5 +558 0x0E66 //TX_BVE_NOISE_FLOOR_6 +559 0x0050 //TX_BVE_NOISE_FLOOR_7 +560 0x770A //TX_BVE_NOISE_FLOOR_8 +561 0x0000 //TX_BVE_NOISE_FLOOR_9 +562 0x0000 //TX_BVE_IN_N +563 0x0000 //TX_BVE_OUT_N +564 0x0000 //TX_BVE_MICALPHA_DOWN +565 0x0000 //TX_PB_RESRV_1 +566 0x0030 //TX_FDEQ_SUBNUM +567 0x5C54 //TX_FDEQ_GAIN_0 +568 0x5048 //TX_FDEQ_GAIN_1 +569 0x4C4C //TX_FDEQ_GAIN_2 +570 0x494D //TX_FDEQ_GAIN_3 +571 0x4442 //TX_FDEQ_GAIN_4 +572 0x4448 //TX_FDEQ_GAIN_5 +573 0x4C53 //TX_FDEQ_GAIN_6 +574 0x6244 //TX_FDEQ_GAIN_7 +575 0x4348 //TX_FDEQ_GAIN_8 +576 0x4848 //TX_FDEQ_GAIN_9 +577 0x4A49 //TX_FDEQ_GAIN_10 +578 0x484A //TX_FDEQ_GAIN_11 +579 0x4840 //TX_FDEQ_GAIN_12 +580 0x4040 //TX_FDEQ_GAIN_13 +581 0x485C //TX_FDEQ_GAIN_14 +582 0x707E //TX_FDEQ_GAIN_15 +583 0x5D48 //TX_FDEQ_GAIN_16 +584 0x4848 //TX_FDEQ_GAIN_17 +585 0x4848 //TX_FDEQ_GAIN_18 +586 0x4848 //TX_FDEQ_GAIN_19 +587 0x4848 //TX_FDEQ_GAIN_20 +588 0x4848 //TX_FDEQ_GAIN_21 +589 0x4848 //TX_FDEQ_GAIN_22 +590 0x4848 //TX_FDEQ_GAIN_23 +591 0x0202 //TX_FDEQ_BIN_0 +592 0x0104 //TX_FDEQ_BIN_1 +593 0x0502 //TX_FDEQ_BIN_2 +594 0x0202 //TX_FDEQ_BIN_3 +595 0x0504 //TX_FDEQ_BIN_4 +596 0x0708 //TX_FDEQ_BIN_5 +597 0x0808 //TX_FDEQ_BIN_6 +598 0x050E //TX_FDEQ_BIN_7 +599 0x0B0C //TX_FDEQ_BIN_8 +600 0x0F0F //TX_FDEQ_BIN_9 +601 0x0E0D //TX_FDEQ_BIN_10 +602 0x0F28 //TX_FDEQ_BIN_11 +603 0x111B //TX_FDEQ_BIN_12 +604 0x291E //TX_FDEQ_BIN_13 +605 0x1E10 //TX_FDEQ_BIN_14 +606 0x1810 //TX_FDEQ_BIN_15 +607 0x1021 //TX_FDEQ_BIN_16 +608 0x1000 //TX_FDEQ_BIN_17 +609 0x0000 //TX_FDEQ_BIN_18 +610 0x0000 //TX_FDEQ_BIN_19 +611 0x0000 //TX_FDEQ_BIN_20 +612 0x0000 //TX_FDEQ_BIN_21 +613 0x0000 //TX_FDEQ_BIN_22 +614 0x0000 //TX_FDEQ_BIN_23 +615 0x0000 //TX_FDEQ_PADDING +616 0x0030 //TX_PREEQ_SUBNUM_MIC0 +617 0x4848 //TX_PREEQ_GAIN_MIC0_0 +618 0x4848 //TX_PREEQ_GAIN_MIC0_1 +619 0x4848 //TX_PREEQ_GAIN_MIC0_2 +620 0x4848 //TX_PREEQ_GAIN_MIC0_3 +621 0x4848 //TX_PREEQ_GAIN_MIC0_4 +622 0x4848 //TX_PREEQ_GAIN_MIC0_5 +623 0x4848 //TX_PREEQ_GAIN_MIC0_6 +624 0x4848 //TX_PREEQ_GAIN_MIC0_7 +625 0x4848 //TX_PREEQ_GAIN_MIC0_8 +626 0x4848 //TX_PREEQ_GAIN_MIC0_9 +627 0x4848 //TX_PREEQ_GAIN_MIC0_10 +628 0x4848 //TX_PREEQ_GAIN_MIC0_11 +629 0x4848 //TX_PREEQ_GAIN_MIC0_12 +630 0x4848 //TX_PREEQ_GAIN_MIC0_13 +631 0x4848 //TX_PREEQ_GAIN_MIC0_14 +632 0x4848 //TX_PREEQ_GAIN_MIC0_15 +633 0x4848 //TX_PREEQ_GAIN_MIC0_16 +634 0x4848 //TX_PREEQ_GAIN_MIC0_17 +635 0x4848 //TX_PREEQ_GAIN_MIC0_18 +636 0x4848 //TX_PREEQ_GAIN_MIC0_19 +637 0x4848 //TX_PREEQ_GAIN_MIC0_20 +638 0x4848 //TX_PREEQ_GAIN_MIC0_21 +639 0x4848 //TX_PREEQ_GAIN_MIC0_22 +640 0x4848 //TX_PREEQ_GAIN_MIC0_23 +641 0x251A //TX_PREEQ_BIN_MIC0_0 +642 0x0F0F //TX_PREEQ_BIN_MIC0_1 +643 0x0C0C //TX_PREEQ_BIN_MIC0_2 +644 0x0C0F //TX_PREEQ_BIN_MIC0_3 +645 0x0F0F //TX_PREEQ_BIN_MIC0_4 +646 0x0F09 //TX_PREEQ_BIN_MIC0_5 +647 0x0909 //TX_PREEQ_BIN_MIC0_6 +648 0x0908 //TX_PREEQ_BIN_MIC0_7 +649 0x070F //TX_PREEQ_BIN_MIC0_8 +650 0x1F08 //TX_PREEQ_BIN_MIC0_9 +651 0x0808 //TX_PREEQ_BIN_MIC0_10 +652 0x0920 //TX_PREEQ_BIN_MIC0_11 +653 0x2020 //TX_PREEQ_BIN_MIC0_12 +654 0x2021 //TX_PREEQ_BIN_MIC0_13 +655 0x0000 //TX_PREEQ_BIN_MIC0_14 +656 0x0000 //TX_PREEQ_BIN_MIC0_15 +657 0x0000 //TX_PREEQ_BIN_MIC0_16 +658 0x0000 //TX_PREEQ_BIN_MIC0_17 +659 0x0000 //TX_PREEQ_BIN_MIC0_18 +660 0x0000 //TX_PREEQ_BIN_MIC0_19 +661 0x0000 //TX_PREEQ_BIN_MIC0_20 +662 0x0000 //TX_PREEQ_BIN_MIC0_21 +663 0x0000 //TX_PREEQ_BIN_MIC0_22 +664 0x0000 //TX_PREEQ_BIN_MIC0_23 +665 0x0030 //TX_PREEQ_SUBNUM_MIC1 +666 0x4848 //TX_PREEQ_GAIN_MIC1_0 +667 0x4848 //TX_PREEQ_GAIN_MIC1_1 +668 0x4848 //TX_PREEQ_GAIN_MIC1_2 +669 0x4848 //TX_PREEQ_GAIN_MIC1_3 +670 0x4848 //TX_PREEQ_GAIN_MIC1_4 +671 0x4848 //TX_PREEQ_GAIN_MIC1_5 +672 0x4848 //TX_PREEQ_GAIN_MIC1_6 +673 0x4849 //TX_PREEQ_GAIN_MIC1_7 +674 0x4A4A //TX_PREEQ_GAIN_MIC1_8 +675 0x4B4D //TX_PREEQ_GAIN_MIC1_9 +676 0x4E4F //TX_PREEQ_GAIN_MIC1_10 +677 0x5052 //TX_PREEQ_GAIN_MIC1_11 +678 0x5354 //TX_PREEQ_GAIN_MIC1_12 +679 0x5454 //TX_PREEQ_GAIN_MIC1_13 +680 0x5653 //TX_PREEQ_GAIN_MIC1_14 +681 0x4C48 //TX_PREEQ_GAIN_MIC1_15 +682 0x4444 //TX_PREEQ_GAIN_MIC1_16 +683 0x4848 //TX_PREEQ_GAIN_MIC1_17 +684 0x4848 //TX_PREEQ_GAIN_MIC1_18 +685 0x4848 //TX_PREEQ_GAIN_MIC1_19 +686 0x4848 //TX_PREEQ_GAIN_MIC1_20 +687 0x4848 //TX_PREEQ_GAIN_MIC1_21 +688 0x4848 //TX_PREEQ_GAIN_MIC1_22 +689 0x4848 //TX_PREEQ_GAIN_MIC1_23 +690 0x0202 //TX_PREEQ_BIN_MIC1_0 +691 0x0203 //TX_PREEQ_BIN_MIC1_1 +692 0x0303 //TX_PREEQ_BIN_MIC1_2 +693 0x0304 //TX_PREEQ_BIN_MIC1_3 +694 0x0405 //TX_PREEQ_BIN_MIC1_4 +695 0x0506 //TX_PREEQ_BIN_MIC1_5 +696 0x0808 //TX_PREEQ_BIN_MIC1_6 +697 0x0809 //TX_PREEQ_BIN_MIC1_7 +698 0x0A0A //TX_PREEQ_BIN_MIC1_8 +699 0x0C10 //TX_PREEQ_BIN_MIC1_9 +700 0x1013 //TX_PREEQ_BIN_MIC1_10 +701 0x1414 //TX_PREEQ_BIN_MIC1_11 +702 0x261E //TX_PREEQ_BIN_MIC1_12 +703 0x1E14 //TX_PREEQ_BIN_MIC1_13 +704 0x1414 //TX_PREEQ_BIN_MIC1_14 +705 0x2814 //TX_PREEQ_BIN_MIC1_15 +706 0x401E //TX_PREEQ_BIN_MIC1_16 +707 0x0000 //TX_PREEQ_BIN_MIC1_17 +708 0x0000 //TX_PREEQ_BIN_MIC1_18 +709 0x0000 //TX_PREEQ_BIN_MIC1_19 +710 0x0000 //TX_PREEQ_BIN_MIC1_20 +711 0x0000 //TX_PREEQ_BIN_MIC1_21 +712 0x0000 //TX_PREEQ_BIN_MIC1_22 +713 0x0000 //TX_PREEQ_BIN_MIC1_23 +714 0x0030 //TX_PREEQ_SUBNUM_MIC2 +715 0x4848 //TX_PREEQ_GAIN_MIC2_0 +716 0x4848 //TX_PREEQ_GAIN_MIC2_1 +717 0x4848 //TX_PREEQ_GAIN_MIC2_2 +718 0x4848 //TX_PREEQ_GAIN_MIC2_3 +719 0x4848 //TX_PREEQ_GAIN_MIC2_4 +720 0x4848 //TX_PREEQ_GAIN_MIC2_5 +721 0x4848 //TX_PREEQ_GAIN_MIC2_6 +722 0x4848 //TX_PREEQ_GAIN_MIC2_7 +723 0x4848 //TX_PREEQ_GAIN_MIC2_8 +724 0x4848 //TX_PREEQ_GAIN_MIC2_9 +725 0x4848 //TX_PREEQ_GAIN_MIC2_10 +726 0x4848 //TX_PREEQ_GAIN_MIC2_11 +727 0x4848 //TX_PREEQ_GAIN_MIC2_12 +728 0x4848 //TX_PREEQ_GAIN_MIC2_13 +729 0x4848 //TX_PREEQ_GAIN_MIC2_14 +730 0x4848 //TX_PREEQ_GAIN_MIC2_15 +731 0x4848 //TX_PREEQ_GAIN_MIC2_16 +732 0x4848 //TX_PREEQ_GAIN_MIC2_17 +733 0x4848 //TX_PREEQ_GAIN_MIC2_18 +734 0x4848 //TX_PREEQ_GAIN_MIC2_19 +735 0x4848 //TX_PREEQ_GAIN_MIC2_20 +736 0x4848 //TX_PREEQ_GAIN_MIC2_21 +737 0x4848 //TX_PREEQ_GAIN_MIC2_22 +738 0x4848 //TX_PREEQ_GAIN_MIC2_23 +739 0x0608 //TX_PREEQ_BIN_MIC2_0 +740 0x0808 //TX_PREEQ_BIN_MIC2_1 +741 0x0808 //TX_PREEQ_BIN_MIC2_2 +742 0x0808 //TX_PREEQ_BIN_MIC2_3 +743 0x0808 //TX_PREEQ_BIN_MIC2_4 +744 0x0808 //TX_PREEQ_BIN_MIC2_5 +745 0x0808 //TX_PREEQ_BIN_MIC2_6 +746 0x0808 //TX_PREEQ_BIN_MIC2_7 +747 0x0808 //TX_PREEQ_BIN_MIC2_8 +748 0x0808 //TX_PREEQ_BIN_MIC2_9 +749 0x0808 //TX_PREEQ_BIN_MIC2_10 +750 0x0808 //TX_PREEQ_BIN_MIC2_11 +751 0x0808 //TX_PREEQ_BIN_MIC2_12 +752 0x0808 //TX_PREEQ_BIN_MIC2_13 +753 0x0808 //TX_PREEQ_BIN_MIC2_14 +754 0x0200 //TX_PREEQ_BIN_MIC2_15 +755 0x0000 //TX_PREEQ_BIN_MIC2_16 +756 0x0000 //TX_PREEQ_BIN_MIC2_17 +757 0x0000 //TX_PREEQ_BIN_MIC2_18 +758 0x0000 //TX_PREEQ_BIN_MIC2_19 +759 0x0000 //TX_PREEQ_BIN_MIC2_20 +760 0x0000 //TX_PREEQ_BIN_MIC2_21 +761 0x0000 //TX_PREEQ_BIN_MIC2_22 +762 0x0000 //TX_PREEQ_BIN_MIC2_23 +763 0x0006 //TX_MASKING_ABILITY +764 0x0800 //TX_NND_WEIGHT +765 0x0050 //TX_MIC_CALIBRATION_0 +766 0x0056 //TX_MIC_CALIBRATION_1 +767 0x0050 //TX_MIC_CALIBRATION_2 +768 0x0050 //TX_MIC_CALIBRATION_3 +769 0x0046 //TX_MIC_PWR_BIAS_0 +770 0x0042 //TX_MIC_PWR_BIAS_1 +771 0x0046 //TX_MIC_PWR_BIAS_2 +772 0x0046 //TX_MIC_PWR_BIAS_3 +773 0x0000 //TX_GAIN_LIMIT_0 +774 0x0006 //TX_GAIN_LIMIT_1 +775 0x0000 //TX_GAIN_LIMIT_2 +776 0x0000 //TX_GAIN_LIMIT_3 +777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN +778 0x7FDE //TX_BVE_VAD0_ALPHAUP +779 0x7F3A //TX_BVE_VAD0_ALPHADOWN +780 0x2000 //TX_BVE_GAINWEIGHT_NOFEVADLI +781 0x7F5B //TX_BVE_FEVADLI_ALPHA +782 0x7F19 //TX_BVE_NOVAD0_ALPHAUP +783 0x1000 //TX_TDDRC_ALPHA_UP_01 +784 0x1000 //TX_TDDRC_ALPHA_UP_02 +785 0x1000 //TX_TDDRC_ALPHA_UP_03 +786 0x1000 //TX_TDDRC_ALPHA_UP_04 +787 0x7EB8 //TX_TDDRC_ALPHA_DWN_01 +788 0x7EB8 //TX_TDDRC_ALPHA_DWN_02 +789 0x7EB8 //TX_TDDRC_ALPHA_DWN_03 +790 0x7EB8 //TX_TDDRC_ALPHA_DWN_04 +791 0x7FFF //TX_TDDRC_TD_DRC_LIMIT +792 0x0800 //TX_TDDRC_POST_LIMIT_GAIN +793 0x0000 //TX_TDDRC_RESRV_0 +794 0x0000 //TX_TDDRC_RESRV_1 +795 0x0018 //TX_FDDRC_BAND_MARGIN_0 +796 0x0030 //TX_FDDRC_BAND_MARGIN_1 +797 0x0050 //TX_FDDRC_BAND_MARGIN_2 +798 0x0080 //TX_FDDRC_BAND_MARGIN_3 +799 0x0007 //TX_FDDRC_BLOCK_EXP +800 0x5000 //TX_FDDRC_THRD_2_0 +801 0x5000 //TX_FDDRC_THRD_2_1 +802 0x5000 //TX_FDDRC_THRD_2_2 +803 0x5000 //TX_FDDRC_THRD_2_3 +804 0x6400 //TX_FDDRC_THRD_3_0 +805 0x6400 //TX_FDDRC_THRD_3_1 +806 0x6400 //TX_FDDRC_THRD_3_2 +807 0x6400 //TX_FDDRC_THRD_3_3 +808 0x2000 //TX_FDDRC_SLANT_0_0 +809 0x2000 //TX_FDDRC_SLANT_0_1 +810 0x2000 //TX_FDDRC_SLANT_0_2 +811 0x2000 //TX_FDDRC_SLANT_0_3 +812 0x5333 //TX_FDDRC_SLANT_1_0 +813 0x5333 //TX_FDDRC_SLANT_1_1 +814 0x5333 //TX_FDDRC_SLANT_1_2 +815 0x5333 //TX_FDDRC_SLANT_1_3 +816 0x0010 //TX_DEADMIC_SILENCE_TH +817 0x0600 //TX_MIC_DEGRADE_TH +818 0x0078 //TX_DEADMIC_CNT +819 0x0078 //TX_MIC_DEGRADE_CNT +820 0x0000 //TX_FDDRC_RESRV_4 +821 0x0000 //TX_FDDRC_RESRV_5 +822 0x0000 //TX_FDDRC_RESRV_6 +823 0x7FFF //TX_KS_NOISEPASTE_FACTOR +824 0x0001 //TX_KS_CONFIG +825 0x7FFF //TX_KS_GAIN_MIN +826 0x0000 //TX_KS_RESRV_0 +827 0x0000 //TX_KS_RESRV_1 +828 0x0000 //TX_KS_RESRV_2 +829 0x7C00 //TX_LAMBDA_PKA_FP +830 0x2000 //TX_TPKA_FP +831 0x0080 //TX_MIN_G_FP +832 0x2000 //TX_MAX_G_FP +833 0x0FA0 //TX_FFP_FP_K_METAL +834 0x4000 //TX_A_POST_FLT_FP +835 0x0F5C //TX_RTO_OUTBEAM_TH +836 0x4CCD //TX_TPKA_FP_THD +837 0x0000 //TX_MAX_G_FP_BLK +838 0x0000 //TX_FFP_FADEIN +839 0x0000 //TX_FFP_FADEOUT +840 0x0000 //TX_WHISPERCTH +841 0x0000 //TX_WHISPERHOLDT +842 0x0000 //TX_WHISP_ENTHH +843 0x0000 //TX_WHISP_ENTHL +844 0x0000 //TX_WHISP_RTOTH +845 0x0000 //TX_WHISP_RTOTH2 +846 0x0096 //TX_MUTE_PERIOD +847 0x0000 //TX_FADE_IN_PERIOD +848 0x0100 //TX_FFP_RESRV_2 +849 0x0020 //TX_FFP_RESRV_3 +850 0x0000 //TX_FFP_RESRV_4 +851 0x0000 //TX_FFP_RESRV_5 +852 0x0000 //TX_FFP_RESRV_6 +853 0x0002 //TX_FILTINDX +854 0x0002 //TX_TDDRC_THRD_0 +855 0x0003 //TX_TDDRC_THRD_1 +856 0x1500 //TX_TDDRC_THRD_2 +857 0x1500 //TX_TDDRC_THRD_3 +858 0x3000 //TX_TDDRC_SLANT_0 +859 0x6E00 //TX_TDDRC_SLANT_1 +860 0x1000 //TX_TDDRC_ALPHA_UP_00 +861 0x7EB8 //TX_TDDRC_ALPHA_DWN_00 +862 0x0000 //TX_TDDRC_HMNC_FLAG +863 0x199A //TX_TDDRC_HMNC_GAIN +864 0x0000 //TX_TDDRC_SMT_FLAG +865 0x0CCD //TX_TDDRC_SMT_W +866 0x0550 //TX_TDDRC_DRC_GAIN +867 0x7FFF //TX_TDDRC_LMT_THRD +868 0x0000 //TX_TDDRC_LMT_ALPHA +869 0x0000 //TX_TFMASKLTH +870 0x0000 //TX_TFMASKLTHL +871 0x0CCD //TX_TFMASKHTH +872 0xECCD //TX_TFMASKLTH_BINVAD +873 0xFCCD //TX_TFMASKLTH_NS_EST +874 0xF800 //TX_TFMASKLTH_DOA +875 0x0CCD //TX_TFMASKTH_BLESSCUT +876 0x1000 //TX_B_LESSCUT_RTO_MASK +877 0x2000 //TX_SB_RHO_MEAN_TH_ABN +878 0x2000 //TX_B_POST_FLT_MASK +879 0x0000 //TX_B_POST_FLT_MASK1 +880 0x6333 //TX_GAIN_WIND_MASK +881 0x0000 //TX_TFMASK_BFSTRICT_MUSIC +882 0x0000 //TX_TFMASK_BFSTRICT_NOMUSIC +883 0x7333 //TX_FASTNS_OUTIN_TH +884 0x0CCD //TX_FASTNS_TFMASK_TH +885 0x0CCD //TX_FASTNS_TFMASKBIN_TH1 +886 0x0CCD //TX_FASTNS_TFMASKBIN_TH2 +887 0x0CCD //TX_FASTNS_TFMASKBIN_TH3 +888 0x0028 //TX_FASTNS_ARSPC_TH +889 0xC000 //TX_FASTNS_MASK5_TH +890 0x0810 //TX_POSTSSA_MIN_G_VR_MASK +891 0x1000 //TX_A_LESSCUT_RTO_MASK +892 0x1770 //TX_FASTNS_NOISETH +893 0xC000 //TX_FASTNS_SSA_THLFL +894 0xC000 //TX_FASTNS_SSA_THHFL +895 0xCCCC //TX_FASTNS_SSA_THLFH +896 0xD999 //TX_FASTNS_SSA_THHFH +897 0x2329 //TX_SENDFUNC_REG_MICMUTE +898 0x0010 //TX_SENDFUNC_REG_MICMUTE1 +899 0x03E8 //TX_MICMUTE_RATIO_THR +900 0x01A4 //TX_MICMUTE_AMP_THR +901 0x0004 //TX_MICMUTE_HPF_IND +902 0x00C0 //TX_MICMUTE_LOG_EYR_TH +903 0x0008 //TX_MICMUTE_CVG_TIME +904 0x0008 //TX_MICMUTE_RELEASE_TIME +905 0x0CD0 //TX_MIC_VOLUME_MIC0MUTE +906 0x0000 //TX_MICMUTE_EPD_OFFSET_0 +907 0x0028 //TX_MICMUTE_FRQ_AEC_L +908 0x7999 //TX_MICMUTE_EAD_THR +909 0x7FFF //TX_MICMUTE_LAMBDA_CB_NLE +910 0x3000 //TX_MICMUTE_LAMBDA_RE_EST +911 0x7F00 //TX_DTD_THR1_MICMUTE_0 +912 0x7000 //TX_DTD_THR1_MICMUTE_1 +913 0x7FFF //TX_DTD_THR1_MICMUTE_2 +914 0x7FFF //TX_DTD_THR1_MICMUTE_3 +915 0x2000 //TX_DTD_THR2_MICMUTE_0 +916 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_0 +917 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_1 +918 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_2 +919 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_3 +920 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_4 +921 0x7FFF //TX_MICMUTE_C_POST_FLT +922 0x03E8 //TX_MICMUTE_DT_CUT_K +923 0x0001 //TX_MICMUTE_DT_CUT_THR +924 0x03E8 //TX_MICMUTE_DT_CUT_K2 +925 0x0001 //TX_MICMUTE_DT_CUT_THR2 +926 0x0064 //TX_MICMUTE_DT2_HOLD_N +927 0x1000 //TX_MICMUTE_RATIODTH_THCUT +928 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOL +929 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOH +930 0x0400 //TX_MICMUTE_C_POST_FLT_MASK +931 0x7999 //TX_MICMUTE_RATIODTL_CUT_TH +932 0x3E80 //TX_MICMUTE_DT_CUT_K1 +933 0x0800 //TX_MICMUTE_N2_SN_EST +934 0xFC00 //TX_MICMUTE_THR_SN_EST_0 +935 0x001C //TX_MICMUTE_MIN_G_CTRL_0 +936 0x6000 //TX_MICMUTE_A_POST_FILT_S_0 +937 0x7000 //TX_MICMUTE_B_POST_FILT_0 +938 0x2710 //TX_MIC1RUB_AMP_THR +939 0x7FFF //TX_MIC1MUTE_RATIO_THR +940 0x0001 //TX_MIC1MUTE_AMP_THR +941 0x0008 //TX_MIC1MUTE_CVG_TIME +942 0x0008 //TX_MIC1MUTE_RELEASE_TIME +943 0x05A0 //TX_AMS_RESRV_01 +944 0x3FFF //TX_AMS_RESRV_02 +945 0x7FFF //TX_AMS_RESRV_03 +946 0x0000 //TX_AMS_RESRV_04 +947 0x0000 //TX_AMS_RESRV_05 +948 0x0000 //TX_AMS_RESRV_06 +949 0x0000 //TX_AMS_RESRV_07 +950 0x0000 //TX_AMS_RESRV_08 +951 0x0000 //TX_AMS_RESRV_09 +952 0x0000 //TX_AMS_RESRV_10 +953 0x0000 //TX_AMS_RESRV_11 +954 0x0000 //TX_AMS_RESRV_12 +955 0x0000 //TX_AMS_RESRV_13 +956 0x0000 //TX_AMS_RESRV_14 +957 0x0000 //TX_AMS_RESRV_15 +958 0x0000 //TX_AMS_RESRV_16 +959 0x0000 //TX_AMS_RESRV_17 +960 0x0000 //TX_AMS_RESRV_18 +961 0x0000 //TX_AMS_RESRV_19 +#RX +0 0x243C //RX_RECVFUNC_MODE_0 +1 0x0000 //RX_RECVFUNC_MODE_1 +2 0x0003 //RX_SAMPLINGFREQ_SIG +3 0x0003 //RX_SAMPLINGFREQ_PROC +4 0x000A //RX_FRAME_SZ +5 0x0000 //RX_DELAY_OPT +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +10 0x05AA //RX_PGA +11 0x7FFF //RX_A_HP +12 0x4000 //RX_B_PE +13 0x5800 //RX_THR_PITCH_DET_0 +14 0x5000 //RX_THR_PITCH_DET_1 +15 0x4000 //RX_THR_PITCH_DET_2 +16 0x0008 //RX_PITCH_BFR_LEN +17 0x0003 //RX_SBD_PITCH_DET +18 0x0100 //RX_PP_RESRV_0 +19 0x0020 //RX_PP_RESRV_1 +20 0x0600 //RX_N_SN_EST +21 0x000C //RX_N2_SN_EST +22 0x000F //RX_NS_LVL_CTRL +23 0xF800 //RX_THR_SN_EST +24 0x7E00 //RX_LAMBDA_PFILT +25 0x000A //RX_FENS_RESRV_0 +26 0x0190 //RX_FENS_RESRV_1 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +30 0x0002 //RX_EXTRA_NS_L +31 0x0800 //RX_EXTRA_NS_A +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +35 0x199A //RX_A_POST_FLT +36 0x0000 //RX_LMT_THRD +37 0x4000 //RX_LMT_ALPHA +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4C //RX_FDEQ_GAIN_2 +42 0x5064 //RX_FDEQ_GAIN_3 +43 0x7076 //RX_FDEQ_GAIN_4 +44 0x897A //RX_FDEQ_GAIN_5 +45 0x7C80 //RX_FDEQ_GAIN_6 +46 0x8888 //RX_FDEQ_GAIN_7 +47 0x949C //RX_FDEQ_GAIN_8 +48 0x96A4 //RX_FDEQ_GAIN_9 +49 0xA9A0 //RX_FDEQ_GAIN_10 +50 0x9487 //RX_FDEQ_GAIN_11 +51 0x6F64 //RX_FDEQ_GAIN_12 +52 0x625A //RX_FDEQ_GAIN_13 +53 0x5D80 //RX_FDEQ_GAIN_14 +54 0x8890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0404 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x141E //RX_FDEQ_BIN_13 +77 0x3728 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +111 0x0002 //RX_FILTINDX +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0551 //RX_TDDRC_DRC_GAIN +125 0x7C00 //RX_LAMBDA_PKA_FP +126 0x1450 //RX_TPKA_FP +127 0x0400 //RX_MIN_G_FP +128 0x0850 //RX_MAX_G_FP +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +131 0x0000 //RX_MAXLEVEL_CNG +132 0x3000 //RX_BWE_UV_TH +133 0x3000 //RX_BWE_UV_TH2 +134 0x1800 //RX_BWE_UV_TH3 +135 0x1000 //RX_BWE_V_TH +136 0x04CD //RX_BWE_GAIN1_V_TH1 +137 0x0F33 //RX_BWE_GAIN1_V_TH2 +138 0x7333 //RX_BWE_UV_EQ +139 0x199A //RX_BWE_V_EQ +140 0x7333 //RX_BWE_TONE_TH +141 0x0004 //RX_BWE_UV_HOLD_T +142 0x6CCD //RX_BWE_GAIN2_ALPHA +143 0x799A //RX_BWE_GAIN3_ALPHA +144 0x001E //RX_BWE_CUTOFF +145 0x3000 //RX_BWE_GAINFILL +146 0x3200 //RX_BWE_MAXTH_TONE +147 0x2000 //RX_BWE_EQ_0 +148 0x2000 //RX_BWE_EQ_1 +149 0x2000 //RX_BWE_EQ_2 +150 0x2000 //RX_BWE_EQ_3 +151 0x2000 //RX_BWE_EQ_4 +152 0x2000 //RX_BWE_EQ_5 +153 0x2000 //RX_BWE_EQ_6 +154 0x0000 //RX_BWE_RESRV_0 +155 0x0000 //RX_BWE_RESRV_1 +156 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0504 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4C //RX_FDEQ_GAIN_2 +42 0x586E //RX_FDEQ_GAIN_3 +43 0x869A //RX_FDEQ_GAIN_4 +44 0x9A9E //RX_FDEQ_GAIN_5 +45 0x8C90 //RX_FDEQ_GAIN_6 +46 0x9490 //RX_FDEQ_GAIN_7 +47 0x9EA6 //RX_FDEQ_GAIN_8 +48 0xA0B0 //RX_FDEQ_GAIN_9 +49 0xC2A6 //RX_FDEQ_GAIN_10 +50 0x8E8D //RX_FDEQ_GAIN_11 +51 0x7566 //RX_FDEQ_GAIN_12 +52 0x6468 //RX_FDEQ_GAIN_13 +53 0x4884 //RX_FDEQ_GAIN_14 +54 0x7890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0404 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D09 //RX_FDEQ_BIN_9 +73 0x140D //RX_FDEQ_BIN_10 +74 0x042D //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x1419 //RX_FDEQ_BIN_13 +77 0x2332 //RX_FDEQ_BIN_14 +78 0x372C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x000C //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0504 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4C //RX_FDEQ_GAIN_2 +42 0x586E //RX_FDEQ_GAIN_3 +43 0x869A //RX_FDEQ_GAIN_4 +44 0x9A9E //RX_FDEQ_GAIN_5 +45 0x8C90 //RX_FDEQ_GAIN_6 +46 0x9490 //RX_FDEQ_GAIN_7 +47 0x9EA6 //RX_FDEQ_GAIN_8 +48 0xA0B0 //RX_FDEQ_GAIN_9 +49 0xC2A6 //RX_FDEQ_GAIN_10 +50 0x8E8D //RX_FDEQ_GAIN_11 +51 0x7566 //RX_FDEQ_GAIN_12 +52 0x6468 //RX_FDEQ_GAIN_13 +53 0x4884 //RX_FDEQ_GAIN_14 +54 0x7890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0404 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D09 //RX_FDEQ_BIN_9 +73 0x140D //RX_FDEQ_BIN_10 +74 0x042D //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x1419 //RX_FDEQ_BIN_13 +77 0x2332 //RX_FDEQ_BIN_14 +78 0x372C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0014 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0504 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4C //RX_FDEQ_GAIN_2 +42 0x586E //RX_FDEQ_GAIN_3 +43 0x869A //RX_FDEQ_GAIN_4 +44 0x9A9E //RX_FDEQ_GAIN_5 +45 0x8C90 //RX_FDEQ_GAIN_6 +46 0x9490 //RX_FDEQ_GAIN_7 +47 0x9EA6 //RX_FDEQ_GAIN_8 +48 0xA0B0 //RX_FDEQ_GAIN_9 +49 0xC2A6 //RX_FDEQ_GAIN_10 +50 0x8E8D //RX_FDEQ_GAIN_11 +51 0x7566 //RX_FDEQ_GAIN_12 +52 0x6468 //RX_FDEQ_GAIN_13 +53 0x4884 //RX_FDEQ_GAIN_14 +54 0x7890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0404 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D09 //RX_FDEQ_BIN_9 +73 0x140D //RX_FDEQ_BIN_10 +74 0x042D //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x1419 //RX_FDEQ_BIN_13 +77 0x2332 //RX_FDEQ_BIN_14 +78 0x372C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0022 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0504 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4C //RX_FDEQ_GAIN_2 +42 0x586E //RX_FDEQ_GAIN_3 +43 0x869A //RX_FDEQ_GAIN_4 +44 0x9A9E //RX_FDEQ_GAIN_5 +45 0x8C90 //RX_FDEQ_GAIN_6 +46 0x9490 //RX_FDEQ_GAIN_7 +47 0x9EA6 //RX_FDEQ_GAIN_8 +48 0xA0B0 //RX_FDEQ_GAIN_9 +49 0xC2A6 //RX_FDEQ_GAIN_10 +50 0x8E8D //RX_FDEQ_GAIN_11 +51 0x7566 //RX_FDEQ_GAIN_12 +52 0x6468 //RX_FDEQ_GAIN_13 +53 0x4884 //RX_FDEQ_GAIN_14 +54 0x7890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0404 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D09 //RX_FDEQ_BIN_9 +73 0x140D //RX_FDEQ_BIN_10 +74 0x042D //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x1419 //RX_FDEQ_BIN_13 +77 0x2332 //RX_FDEQ_BIN_14 +78 0x372C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0038 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x04A0 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x484C //RX_FDEQ_GAIN_2 +42 0x586E //RX_FDEQ_GAIN_3 +43 0x869A //RX_FDEQ_GAIN_4 +44 0x9A98 //RX_FDEQ_GAIN_5 +45 0x8C90 //RX_FDEQ_GAIN_6 +46 0x948C //RX_FDEQ_GAIN_7 +47 0x9EA6 //RX_FDEQ_GAIN_8 +48 0xA0B0 //RX_FDEQ_GAIN_9 +49 0xC2AE //RX_FDEQ_GAIN_10 +50 0x9797 //RX_FDEQ_GAIN_11 +51 0x7566 //RX_FDEQ_GAIN_12 +52 0x6468 //RX_FDEQ_GAIN_13 +53 0x4884 //RX_FDEQ_GAIN_14 +54 0x7890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0404 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D09 //RX_FDEQ_BIN_9 +73 0x140D //RX_FDEQ_BIN_10 +74 0x0A2D //RX_FDEQ_BIN_11 +75 0x180F //RX_FDEQ_BIN_12 +76 0x1419 //RX_FDEQ_BIN_13 +77 0x2332 //RX_FDEQ_BIN_14 +78 0x372C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0055 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x04A0 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x484C //RX_FDEQ_GAIN_2 +42 0x586E //RX_FDEQ_GAIN_3 +43 0x869A //RX_FDEQ_GAIN_4 +44 0x9A98 //RX_FDEQ_GAIN_5 +45 0x8C90 //RX_FDEQ_GAIN_6 +46 0x948C //RX_FDEQ_GAIN_7 +47 0x9EA6 //RX_FDEQ_GAIN_8 +48 0xA0B0 //RX_FDEQ_GAIN_9 +49 0xC2AE //RX_FDEQ_GAIN_10 +50 0x9797 //RX_FDEQ_GAIN_11 +51 0x7566 //RX_FDEQ_GAIN_12 +52 0x6468 //RX_FDEQ_GAIN_13 +53 0x4884 //RX_FDEQ_GAIN_14 +54 0x7890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0404 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D09 //RX_FDEQ_BIN_9 +73 0x140D //RX_FDEQ_BIN_10 +74 0x0A2D //RX_FDEQ_BIN_11 +75 0x180F //RX_FDEQ_BIN_12 +76 0x1419 //RX_FDEQ_BIN_13 +77 0x2332 //RX_FDEQ_BIN_14 +78 0x372C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0089 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x04A0 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x484C //RX_FDEQ_GAIN_2 +42 0x586E //RX_FDEQ_GAIN_3 +43 0x869A //RX_FDEQ_GAIN_4 +44 0x9A98 //RX_FDEQ_GAIN_5 +45 0x8C90 //RX_FDEQ_GAIN_6 +46 0x948C //RX_FDEQ_GAIN_7 +47 0x9EA6 //RX_FDEQ_GAIN_8 +48 0xA0B0 //RX_FDEQ_GAIN_9 +49 0xC2AE //RX_FDEQ_GAIN_10 +50 0x9797 //RX_FDEQ_GAIN_11 +51 0x7566 //RX_FDEQ_GAIN_12 +52 0x6468 //RX_FDEQ_GAIN_13 +53 0x4884 //RX_FDEQ_GAIN_14 +54 0x7890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0404 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D09 //RX_FDEQ_BIN_9 +73 0x140D //RX_FDEQ_BIN_10 +74 0x0A2D //RX_FDEQ_BIN_11 +75 0x180F //RX_FDEQ_BIN_12 +76 0x1419 //RX_FDEQ_BIN_13 +77 0x2332 //RX_FDEQ_BIN_14 +78 0x372C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#RX 2 +157 0x003C //RX_RECVFUNC_MODE_0 +158 0x0000 //RX_RECVFUNC_MODE_1 +159 0x0003 //RX_SAMPLINGFREQ_SIG +160 0x0003 //RX_SAMPLINGFREQ_PROC +161 0x000A //RX_FRAME_SZ +162 0x0000 //RX_DELAY_OPT +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +167 0x05AA //RX_PGA +168 0x7FFF //RX_A_HP +169 0x4000 //RX_B_PE +170 0x5800 //RX_THR_PITCH_DET_0 +171 0x5000 //RX_THR_PITCH_DET_1 +172 0x4000 //RX_THR_PITCH_DET_2 +173 0x0008 //RX_PITCH_BFR_LEN +174 0x0003 //RX_SBD_PITCH_DET +175 0x0100 //RX_PP_RESRV_0 +176 0x0020 //RX_PP_RESRV_1 +177 0x0600 //RX_N_SN_EST +178 0x000C //RX_N2_SN_EST +179 0x000F //RX_NS_LVL_CTRL +180 0xF800 //RX_THR_SN_EST +181 0x7E00 //RX_LAMBDA_PFILT +182 0x000A //RX_FENS_RESRV_0 +183 0x0190 //RX_FENS_RESRV_1 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +187 0x0002 //RX_EXTRA_NS_L +188 0x0800 //RX_EXTRA_NS_A +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +192 0x199A //RX_A_POST_FLT +193 0x0000 //RX_LMT_THRD +194 0x4000 //RX_LMT_ALPHA +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +268 0x0002 //RX_FILTINDX +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +282 0x7C00 //RX_LAMBDA_PKA_FP +283 0x13E0 //RX_TPKA_FP +284 0x0080 //RX_MIN_G_FP +285 0x2000 //RX_MAX_G_FP +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +288 0x0000 //RX_MAXLEVEL_CNG +289 0x3000 //RX_BWE_UV_TH +290 0x3000 //RX_BWE_UV_TH2 +291 0x1800 //RX_BWE_UV_TH3 +292 0x1000 //RX_BWE_V_TH +293 0x04CD //RX_BWE_GAIN1_V_TH1 +294 0x0F33 //RX_BWE_GAIN1_V_TH2 +295 0x7333 //RX_BWE_UV_EQ +296 0x199A //RX_BWE_V_EQ +297 0x7333 //RX_BWE_TONE_TH +298 0x0004 //RX_BWE_UV_HOLD_T +299 0x6CCD //RX_BWE_GAIN2_ALPHA +300 0x799A //RX_BWE_GAIN3_ALPHA +301 0x001E //RX_BWE_CUTOFF +302 0x3000 //RX_BWE_GAINFILL +303 0x3200 //RX_BWE_MAXTH_TONE +304 0x2000 //RX_BWE_EQ_0 +305 0x2000 //RX_BWE_EQ_1 +306 0x2000 //RX_BWE_EQ_2 +307 0x2000 //RX_BWE_EQ_3 +308 0x2000 //RX_BWE_EQ_4 +309 0x2000 //RX_BWE_EQ_5 +310 0x2000 //RX_BWE_EQ_6 +311 0x0000 //RX_BWE_RESRV_0 +312 0x0000 //RX_BWE_RESRV_1 +313 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x000A //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0010 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x001B //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0032 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0047 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0076 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 + +#CASE_NAME HANDSET-HANDSET-VOICE_GENERIC-FB +#PARAM_MODE FULL +#PARAM_TYPE TX+2RX +#TOTAL_CUSTOM_STEP 7+7 +#TX +0 0x0000 //TX_OPERATION_MODE_0 +1 0x0000 //TX_OPERATION_MODE_1 +2 0x0026 //TX_PATCH_REG +3 0x6B7E //TX_SENDFUNC_MODE_0 +4 0x0001 //TX_SENDFUNC_MODE_1 +5 0x0002 //TX_NUM_MIC +6 0x0004 //TX_SAMPLINGFREQ_SIG +7 0x0004 //TX_SAMPLINGFREQ_PROC +8 0x000A //TX_FRAME_SZ_SIG +9 0x000A //TX_FRAME_SZ +10 0x0000 //TX_DELAY_OPT +11 0x0028 //TX_MAX_TAIL_LENGTH +12 0x0001 //TX_NUM_LOUTCHN +13 0x0001 //TX_MAXNUM_AECREF +14 0x0000 //TX_DBG_FUNC_REG +15 0x0000 //TX_DBG_FUNC_REG1 +16 0x0000 //TX_SYS_RESRV_0 +17 0x0000 //TX_SYS_RESRV_1 +18 0x0000 //TX_SYS_RESRV_2 +19 0x0000 //TX_SYS_RESRV_3 +20 0x0000 //TX_DIST2REF0 +21 0x009C //TX_DIST2REF1 +22 0x0000 //TX_DIST2REF_02 +23 0x0000 //TX_DIST2REF_03 +24 0x0000 //TX_DIST2REF_04 +25 0x0000 //TX_DIST2REF_05 +26 0x0000 //TX_MMIC +27 0x1000 //TX_PGA_0 +28 0x1000 //TX_PGA_1 +29 0x1000 //TX_PGA_2 +30 0x0000 //TX_PGA_3 +31 0x0000 //TX_PGA_4 +32 0x0000 //TX_PGA_5 +33 0x0000 //TX_MIC_PAIRS +34 0x0000 //TX_MIC_PAIRS_HS +35 0x0002 //TX_MICS_FOR_BF +36 0x0000 //TX_MIC_PAIRS_FORL1 +37 0x0002 //TX_MICS_OF_PAIR0 +38 0x0002 //TX_MICS_OF_PAIR1 +39 0x0002 //TX_MICS_OF_PAIR2 +40 0x0002 //TX_MICS_OF_PAIR3 +41 0x0000 //TX_MIC_DATA_SRC0 +42 0x0002 //TX_MIC_DATA_SRC1 +43 0x0001 //TX_MIC_DATA_SRC2 +44 0x0000 //TX_MIC_DATA_SRC3 +45 0x0000 //TX_MIC_PAIR_CH_04 +46 0x0000 //TX_MIC_PAIR_CH_05 +47 0x0000 //TX_MIC_PAIR_CH_10 +48 0x0000 //TX_MIC_PAIR_CH_11 +49 0x0000 //TX_MIC_PAIR_CH_12 +50 0x0000 //TX_MIC_PAIR_CH_13 +51 0x0000 //TX_MIC_PAIR_CH_14 +52 0x05DC //TX_HD_BIN_MASK +53 0x0010 //TX_HD_SUBAND_MASK +54 0x19A1 //TX_HD_FRAME_AVG_MASK +55 0x0320 //TX_HD_MIN_FRQ +56 0x1000 //TX_HD_ALPHA_PSD +57 0x1100 //TX_T_PHPR1 +58 0x0000 //TX_T_PHPR2 +59 0x0000 //TX_T_PTPR +60 0x0000 //TX_T_PNPR +61 0x0000 //TX_T_PAPR1 +62 0xEE6C //TX_T_PSDVAT +63 0x0800 //TX_CNT +64 0x4000 //TX_ANTI_HOWL_GAIN +65 0x0001 //TX_MICFORBFMARK_0 +66 0x0001 //TX_MICFORBFMARK_1 +67 0x0001 //TX_MICFORBFMARK_2 +68 0x0001 //TX_MICFORBFMARK_3 +69 0x0001 //TX_MICFORBFMARK_4 +70 0x0001 //TX_MICFORBFMARK_5 +71 0x0000 //TX_DIST2REF_10 +72 0x3A66 //TX_DIST2REF_11 +73 0x0000 //TX_DIST2REF2 +74 0x0000 //TX_DIST2REF_13 +75 0x0000 //TX_DIST2REF_14 +76 0x0000 //TX_DIST2REF_15 +77 0x0000 //TX_DIST2REF_20 +78 0x0000 //TX_DIST2REF_21 +79 0x0000 //TX_DIST2REF_22 +80 0x0000 //TX_DIST2REF_23 +81 0x0000 //TX_DIST2REF_24 +82 0x0000 //TX_DIST2REF_25 +83 0x0000 //TX_DIST2REF_30 +84 0x0000 //TX_DIST2REF_31 +85 0x0000 //TX_DIST2REF_32 +86 0x0000 //TX_DIST2REF_33 +87 0x0000 //TX_DIST2REF_34 +88 0x0000 //TX_DIST2REF_35 +89 0x0000 //TX_MIC_LOC_00 +90 0x0000 //TX_MIC_LOC_01 +91 0x0000 //TX_MIC_LOC_02 +92 0x0000 //TX_MIC_LOC_03 +93 0x0000 //TX_MIC_LOC_04 +94 0x0000 //TX_MIC_LOC_05 +95 0x0000 //TX_MIC_LOC_10 +96 0x0000 //TX_MIC_LOC_11 +97 0x0000 //TX_MIC_LOC_12 +98 0x0000 //TX_MIC_LOC_13 +99 0x0000 //TX_MIC_LOC_14 +100 0x0000 //TX_MIC_LOC_15 +101 0x0000 //TX_MIC_LOC_20 +102 0x0000 //TX_MIC_LOC_21 +103 0x0000 //TX_MIC_LOC_22 +104 0x0000 //TX_MIC_LOC_23 +105 0x0000 //TX_MIC_LOC_24 +106 0x0000 //TX_MIC_LOC_25 +107 0x0200 //TX_MIC_REFBLK_VOLUME +108 0x0AAC //TX_MIC_BLOCK_VOLUME +109 0x0000 //TX_INVERSE_MASK +110 0x0000 //TX_ADCS_MASK +111 0x04D0 //TX_ADCS_GAIN +112 0x4000 //TX_NFC_GAINFAC +113 0x0000 //TX_MAINMIC_BLKFACTOR +114 0x0000 //TX_REFMIC_BLKFACTOR +115 0x0000 //TX_BLMIC_BLKFACTOR +116 0x0000 //TX_BRMIC_BLKFACTOR +117 0x0031 //TX_MICBLK_START_BIN +118 0x0060 //TX_MICBLK_END_BIN +119 0x0015 //TX_MICBLK_FE_HOLD +120 0xFFF2 //TX_MICBLK_MR_EXP_TH +121 0xFFF2 //TX_MICBLK_LR_EXP_TH +122 0x0000 //TX_FENE_HOLD +123 0x4000 //TX_FE_ENER_TH_MTS +124 0x0004 //TX_FE_ENER_TH_EXP +125 0x6000 //TX_C_POST_FLT_MIC_MAINBLK +126 0x6000 //TX_C_POST_FLT_MIC_REFBLK +127 0x0010 //TX_MIC_BLOCK_N +128 0x7E56 //TX_A_HP +129 0x4000 //TX_B_PE +130 0x1800 //TX_THR_PITCH_DET_0 +131 0x1000 //TX_THR_PITCH_DET_1 +132 0x0800 //TX_THR_PITCH_DET_2 +133 0x0008 //TX_PITCH_BFR_LEN +134 0x0003 //TX_SBD_PITCH_DET +135 0x0050 //TX_TD_AEC_L +136 0x4000 //TX_MU0_UNP_TD_AEC +137 0x1000 //TX_MU0_PTD_TD_AEC +138 0x0000 //TX_PP_RESRV_0 +139 0x2A94 //TX_PP_RESRV_1 +140 0x55F0 //TX_PP_RESRV_2 +141 0x0000 //TX_PP_RESRV_3 +142 0x0000 //TX_PP_RESRV_4 +143 0x0000 //TX_PP_RESRV_5 +144 0x0000 //TX_PP_RESRV_6 +145 0x0000 //TX_PP_RESRV_7 +146 0x0028 //TX_TAIL_LENGTH +147 0x0080 //TX_AEC_REF_GAIN_0 +148 0x0800 //TX_AEC_REF_GAIN_1 +149 0x0800 //TX_AEC_REF_GAIN_2 +150 0x7900 //TX_EAD_THR +151 0x2000 //TX_THR_RE_EST +152 0x0400 //TX_MIN_EQ_RE_EST_0 +153 0x0400 //TX_MIN_EQ_RE_EST_1 +154 0x0800 //TX_MIN_EQ_RE_EST_2 +155 0x0800 //TX_MIN_EQ_RE_EST_3 +156 0x1000 //TX_MIN_EQ_RE_EST_4 +157 0x1000 //TX_MIN_EQ_RE_EST_5 +158 0x1000 //TX_MIN_EQ_RE_EST_6 +159 0x1000 //TX_MIN_EQ_RE_EST_7 +160 0x1000 //TX_MIN_EQ_RE_EST_8 +161 0x1000 //TX_MIN_EQ_RE_EST_9 +162 0x1000 //TX_MIN_EQ_RE_EST_10 +163 0x1000 //TX_MIN_EQ_RE_EST_11 +164 0x1000 //TX_MIN_EQ_RE_EST_12 +165 0x3000 //TX_LAMBDA_RE_EST +166 0x1000 //TX_LAMBDA_CB_NLE +167 0x1800 //TX_C_POST_FLT +168 0x4000 //TX_GAIN_NP +169 0x003C //TX_SE_HOLD_N +170 0x0046 //TX_DT_HOLD_N +171 0x03E8 //TX_DT2_HOLD_N +172 0x6666 //TX_AEC_RESRV_0 +173 0x0000 //TX_AEC_RESRV_1 +174 0x0014 //TX_AEC_RESRV_2 +175 0x0000 //TX_MIC_DELAY_LENGTH +176 0x0000 //TX_REF_DELAY_LENGTH +177 0x0000 //TX_ADD_LINEIN_GAINL +178 0x0000 //TX_ADD_LINEIN_GAINH +179 0x0000 //TX_MIN_EQ_RE_EST_14 +180 0x0000 //TX_DTD_THR1_8 +181 0x7FFF //TX_DTD_THR2_8 +182 0x0000 //TX_DTD_MIC_BLK2 +183 0x0008 //TX_FRQ_LIN_LEN +184 0x7FFF //TX_FRQ_AEC_LEN_RHO +185 0x6000 //TX_MU0_UNP_FRQ_AEC +186 0x4000 //TX_MU0_PTD_FRQ_AEC +187 0x000A //TX_MINENOISETH +188 0x0800 //TX_MU0_RE_EST +189 0x0001 //TX_AEC_NUM_CH +190 0x0000 //TX_BIGECHOATTENUATION_MAX +191 0x2000 //TX_A_POST_FLT_MICBLK +192 0x0000 //TX_BLKENERTH +193 0x0000 //TX_BLKENERHIGHTH +194 0x0000 //TX_NORMENERTH +195 0x0000 //TX_NORMENERHIGHTH +196 0x0000 //TX_NORMENERHIGHTHL +197 0x7000 //TX_DTD_THR1_0 +198 0x7000 //TX_DTD_THR1_1 +199 0x7000 //TX_DTD_THR1_2 +200 0x7F00 //TX_DTD_THR1_3 +201 0x7F00 //TX_DTD_THR1_4 +202 0x7F00 //TX_DTD_THR1_5 +203 0x7F00 //TX_DTD_THR1_6 +204 0x2000 //TX_DTD_THR2_0 +205 0x2000 //TX_DTD_THR2_1 +206 0x2000 //TX_DTD_THR2_2 +207 0x1000 //TX_DTD_THR2_3 +208 0x1000 //TX_DTD_THR2_4 +209 0x1000 //TX_DTD_THR2_5 +210 0x1000 //TX_DTD_THR2_6 +211 0x6000 //TX_DTD_THR3 +212 0x0177 //TX_SPK_CUT_K +213 0x1B58 //TX_DT_CUT_K +214 0x0100 //TX_DT_CUT_THR +215 0x04EB //TX_COMFORT_G +216 0x01F4 //TX_POWER_YOUT_TH +217 0x4000 //TX_FDPFGAINECHO +218 0x0000 //TX_DTD_HD_THR +219 0x0000 //TX_SPK_CUT_K_S +220 0x0000 //TX_DTD_MIC_BLK +221 0x0400 //TX_ADPT_STRICT_L +222 0x0200 //TX_ADPT_STRICT_H +223 0x0C00 //TX_RATIO_DT_L_TH_LOW +224 0x2000 //TX_RATIO_DT_H_TH_LOW +225 0x1800 //TX_RATIO_DT_L_TH_HIGH +226 0x3000 //TX_RATIO_DT_H_TH_HIGH +227 0x0A00 //TX_RATIO_DT_L0_TH +228 0x7000 //TX_B_POST_FILT_ECHO_L +229 0x7FFF //TX_B_POST_FILT_ECHO_H +230 0x0200 //TX_MIN_G_CTRL_ECHO +231 0x7FFF //TX_B_LESSCUT_RTO_ECHO +232 0x0000 //TX_EPD_OFFSET_00 +233 0x0000 //TX_EPD_OFFST_01 +234 0x1388 //TX_RATIO_DT_L0_TH_HIGH +235 0x3A98 //TX_RATIO_DT_H_TH_CUT +236 0x7FFF //TX_MIN_EQ_RE_EST_13 +237 0x0000 //TX_DTD_THR1_7 +238 0x0000 //TX_DTD_THR2_7 +239 0x0800 //TX_DT_RESRV_7 +240 0x0800 //TX_DT_RESRV_8 +241 0x0000 //TX_DT_RESRV_9 +242 0xF600 //TX_THR_SN_EST_0 +243 0xFA00 //TX_THR_SN_EST_1 +244 0xFA00 //TX_THR_SN_EST_2 +245 0xF800 //TX_THR_SN_EST_3 +246 0xF800 //TX_THR_SN_EST_4 +247 0xF800 //TX_THR_SN_EST_5 +248 0xF800 //TX_THR_SN_EST_6 +249 0xF700 //TX_THR_SN_EST_7 +250 0x0000 //TX_DELTA_THR_SN_EST_0 +251 0x0200 //TX_DELTA_THR_SN_EST_1 +252 0x0200 //TX_DELTA_THR_SN_EST_2 +253 0x0200 //TX_DELTA_THR_SN_EST_3 +254 0x0100 //TX_DELTA_THR_SN_EST_4 +255 0x0200 //TX_DELTA_THR_SN_EST_5 +256 0x0100 //TX_DELTA_THR_SN_EST_6 +257 0x0200 //TX_DELTA_THR_SN_EST_7 +258 0x4000 //TX_LAMBDA_NN_EST_0 +259 0x4000 //TX_LAMBDA_NN_EST_1 +260 0x4000 //TX_LAMBDA_NN_EST_2 +261 0x4000 //TX_LAMBDA_NN_EST_3 +262 0x4000 //TX_LAMBDA_NN_EST_4 +263 0x4000 //TX_LAMBDA_NN_EST_5 +264 0x4000 //TX_LAMBDA_NN_EST_6 +265 0x4000 //TX_LAMBDA_NN_EST_7 +266 0x0400 //TX_N_SN_EST +267 0x001E //TX_INBEAM_T +268 0x0041 //TX_INBEAMHOLDT +269 0x2000 //TX_G_STRICT +270 0x2000 //TX_EQ_THR_BF +271 0x799A //TX_LAMBDA_EQ_BF +272 0x1000 //TX_NE_RTO_TH +273 0x1000 //TX_NE_RTO_TH_L +274 0x1000 //TX_MAINREFRTOH_TH_H +275 0x0600 //TX_MAINREFRTOH_TH_L +276 0x2000 //TX_MAINREFRTO_TH_H +277 0x1400 //TX_MAINREFRTO_TH_L +278 0x0000 //TX_MAINREFRTO_TH_EQ +279 0x1000 //TX_B_POST_FLT_0 +280 0x2000 //TX_B_POST_FLT_1 +281 0x0014 //TX_NS_LVL_CTRL_0 +282 0x0016 //TX_NS_LVL_CTRL_1 +283 0x0016 //TX_NS_LVL_CTRL_2 +284 0x0018 //TX_NS_LVL_CTRL_3 +285 0x0016 //TX_NS_LVL_CTRL_4 +286 0x0012 //TX_NS_LVL_CTRL_5 +287 0x0016 //TX_NS_LVL_CTRL_6 +288 0x0017 //TX_NS_LVL_CTRL_7 +289 0x000E //TX_MIN_GAIN_S_0 +290 0x0007 //TX_MIN_GAIN_S_1 +291 0x0012 //TX_MIN_GAIN_S_2 +292 0x0010 //TX_MIN_GAIN_S_3 +293 0x0012 //TX_MIN_GAIN_S_4 +294 0x0012 //TX_MIN_GAIN_S_5 +295 0x0012 //TX_MIN_GAIN_S_6 +296 0x0012 //TX_MIN_GAIN_S_7 +297 0x6000 //TX_NMOS_SUP +298 0x0000 //TX_NS_MAX_PRI_SNR_TH +299 0x0000 //TX_NMOS_SUP_MENSA +300 0x7FFF //TX_SNRI_SUP_0 +301 0x6000 //TX_SNRI_SUP_1 +302 0x6000 //TX_SNRI_SUP_2 +303 0x6000 //TX_SNRI_SUP_3 +304 0x6000 //TX_SNRI_SUP_4 +305 0x6000 //TX_SNRI_SUP_5 +306 0x6000 //TX_SNRI_SUP_6 +307 0x6000 //TX_SNRI_SUP_7 +308 0x6000 //TX_THR_LFNS +309 0x0017 //TX_G_LFNS +310 0x09C4 //TX_GAIN0_NTH +311 0x000A //TX_MUSIC_MORENS +312 0x7FFF //TX_A_POST_FILT_0 +313 0x2000 //TX_A_POST_FILT_1 +314 0x4000 //TX_A_POST_FILT_S_0 +315 0x4000 //TX_A_POST_FILT_S_1 +316 0x4000 //TX_A_POST_FILT_S_2 +317 0x4000 //TX_A_POST_FILT_S_3 +318 0x4000 //TX_A_POST_FILT_S_4 +319 0x4000 //TX_A_POST_FILT_S_5 +320 0x5000 //TX_A_POST_FILT_S_6 +321 0x7000 //TX_A_POST_FILT_S_7 +322 0x1000 //TX_B_POST_FILT_0 +323 0x2000 //TX_B_POST_FILT_1 +324 0x2000 //TX_B_POST_FILT_2 +325 0x2000 //TX_B_POST_FILT_3 +326 0x2000 //TX_B_POST_FILT_4 +327 0x2000 //TX_B_POST_FILT_5 +328 0x3000 //TX_B_POST_FILT_6 +329 0x3000 //TX_B_POST_FILT_7 +330 0x1000 //TX_B_LESSCUT_RTO_S_0 +331 0x1000 //TX_B_LESSCUT_RTO_S_1 +332 0x1000 //TX_B_LESSCUT_RTO_S_2 +333 0x1000 //TX_B_LESSCUT_RTO_S_3 +334 0x1000 //TX_B_LESSCUT_RTO_S_4 +335 0x1000 //TX_B_LESSCUT_RTO_S_5 +336 0x1000 //TX_B_LESSCUT_RTO_S_6 +337 0x1000 //TX_B_LESSCUT_RTO_S_7 +338 0x7E14 //TX_LAMBDA_PFILT +339 0x7C29 //TX_LAMBDA_PFILT_S_0 +340 0x7C29 //TX_LAMBDA_PFILT_S_1 +341 0x7C29 //TX_LAMBDA_PFILT_S_2 +342 0x7C29 //TX_LAMBDA_PFILT_S_3 +343 0x7C29 //TX_LAMBDA_PFILT_S_4 +344 0x7C29 //TX_LAMBDA_PFILT_S_5 +345 0x7C29 //TX_LAMBDA_PFILT_S_6 +346 0x7C29 //TX_LAMBDA_PFILT_S_7 +347 0x07D0 //TX_K_PEPPER +348 0x0800 //TX_A_PEPPER +349 0x1D4C //TX_K_PEPPER_HF +350 0x0400 //TX_A_PEPPER_HF +351 0x0001 //TX_HMNC_BST_FLG +352 0x4000 //TX_HMNC_BST_THR +353 0x0800 //TX_DT_BINVAD_TH_0 +354 0x0800 //TX_DT_BINVAD_TH_1 +355 0x0800 //TX_DT_BINVAD_TH_2 +356 0x0800 //TX_DT_BINVAD_TH_3 +357 0x0000 //TX_DT_BINVAD_ENDF +358 0x1000 //TX_C_POST_FLT_DT +359 0x7FFF //TX_NS_B_POST_FLT_LESSCUT +360 0x0100 //TX_DT_BOOST +361 0x0000 //TX_BF_SGRAD_FLG +362 0x0005 //TX_BF_DVG_TH +363 0x001E //TX_SN_C_F +364 0x0000 //TX_K_APT +365 0x0001 //TX_NOISEDET +366 0x0190 //TX_NDETCT +367 0x000A //TX_NOISE_TH_0 +368 0x1B58 //TX_NOISE_TH_0_2 +369 0x2134 //TX_NOISE_TH_0_3 +370 0x00C6 //TX_NOISE_TH_1 +371 0x0DAC //TX_NOISE_TH_2 +372 0x2EE0 //TX_NOISE_TH_3 +373 0x47E0 //TX_NOISE_TH_4 +374 0x57E4 //TX_NOISE_TH_5 +375 0x4BD6 //TX_NOISE_TH_5_2 +376 0x0001 //TX_NOISE_TH_5_3 +377 0x4E20 //TX_NOISE_TH_5_4 +378 0x39DF //TX_NOISE_TH_6 +379 0x0014 //TX_MINENOISE_TH +380 0xD508 //TX_MORENS_TFMASK_TH +381 0x0001 //TX_DRC_QUIET_FLOOR +382 0x6D60 //TX_RATIODTL_CUT_TH +383 0x1482 //TX_DT_CUT_K1 +384 0x00A5 //TX_OUT_ENER_S_TH_CLEAN +385 0x00A5 //TX_OUT_ENER_S_TH_LESSCLEAN +386 0x00A5 //TX_OUT_ENER_S_TH_NOISY +387 0x0029 //TX_OUT_ENER_TH_NOISE +388 0x0200 //TX_OUT_ENER_TH_SPEECH +389 0x2000 //TX_SN_NPB_GAIN +390 0x0000 //TX_NN_NPB_GAIN +391 0x3000 //TX_POST_MASK_SUP_HSNE +392 0x07D0 //TX_TAIL_DET_TH +393 0x4000 //TX_B_LESSCUT_RTO_WTA +394 0x0000 //TX_MEL_G_R +395 0x0080 //TX_SUPHIGH_TH +396 0x0000 //TX_MASK_G_R +397 0x0002 //TX_EXTRA_NS_L +398 0x1800 //TX_C_POST_FLT_MASK +399 0x7FFF //TX_A_POST_FLT_WNS +400 0x0148 //TX_MIN_G_LOW300HZ +401 0x0004 //TX_MAXLEVEL_CNG +402 0x00B4 //TX_STN_NOISE_TH +403 0x4000 //TX_POST_MASK_SUP +404 0x7FFF //TX_POST_MASK_ADJUST +405 0x00C8 //TX_NS_ENOISE_MIC0_TH +406 0x0014 //TX_MINENOISE_MIC0_TH +407 0x012C //TX_MINENOISE_MIC0_S_TH +408 0x2900 //TX_MIN_G_CTRL_SSNS +409 0x0800 //TX_METAL_RTO_THR +410 0x0FA0 //TX_NS_FP_K_METAL +411 0x3A98 //TX_NOISEDET_BOOST_TH +412 0x0FA0 //TX_NSMOOTH_TH +413 0x0000 //TX_NS_RESRV_8 +414 0x1800 //TX_RHO_UPB +415 0x2328 //TX_N_HOLD_HS +416 0x006E //TX_N_RHO_BFR0 +417 0x7FFF //TX_LAMBDA_ARSP_EST +418 0x0100 //TX_EXTRA_GAIN_MICBLOCK +419 0x0333 //TX_THR_STD_NSR +420 0x019A //TX_THR_STD_PLH +421 0x03E8 //TX_N_HOLD_STD +422 0x0066 //TX_THR_STD_RHO +423 0x2800 //TX_BF_RESET_THR_HS +424 0x0CCD //TX_SB_RTO_MEAN_TH +425 0x0300 //TX_SB_RHO_MEAN_TH_NTALK +426 0x2000 //TX_SB_RTO_MEAN_TH_ABN +427 0x2EE0 //TX_SB_RTO_MEAN_TH_RUB +428 0x0990 //TX_WTA_EN_RTO_TH +429 0x1400 //TX_TOP_ENER_TH_F +430 0x0100 //TX_DESIRED_TALK_HOLDT +431 0x0800 //TX_MIC_BLOCK_FACTOR +432 0x0000 //TX_NSEST_BFRLRNRDC +433 0x0000 //TX_THR_POST_FLT_HS +434 0x0010 //TX_HS_VAD_BIN +435 0x2666 //TX_THR_VAD_HS +436 0x2CCD //TX_MEAN_RTO_MIN_TH2 +437 0x0032 //TX_SILENCE_T +438 0x0000 //TX_A_POST_FLT_WTA +439 0x799A //TX_LAMBDA_PFLT_WTA +440 0x051E //TX_SB_RHO_MEAN2_TH +441 0x051E //TX_SB_RHO_MEAN3_TH +442 0x0000 //TX_HS_RESRV_4 +443 0x0000 //TX_HS_RESRV_5 +444 0x0001 //TX_DOA_VAD_THR_1 +445 0x003C //TX_DOA_VAD_THR_2 +446 0x0028 //TX_DOA_VAD_THR1_0 +447 0x0028 //TX_DOA_VAD_THR1_1 +448 0x0000 //TX_SRC_DOA_RNG_LOW_0A +449 0x001E //TX_SRC_DOA_RNG_HIGH_0A +450 0x005A //TX_DFLT_SRC_DOA_0A +451 0x0000 //TX_SRC_DOA_RNG_LOW_0B +452 0x0000 //TX_SRC_DOA_RNG_HIGH_0B +453 0x0000 //TX_DFLT_SRC_DOA_0B +454 0x0000 //TX_SRC_DOA_RNG_LOW_0C +455 0x0000 //TX_SRC_DOA_RNG_HIGH_0C +456 0x0000 //TX_DFLT_SRC_DOA_0C +457 0x0000 //TX_SRC_DOA_RNG_LOW_0D +458 0x0000 //TX_SRC_DOA_RNG_HIGH_0D +459 0x0000 //TX_DFLT_SRC_DOA_0D +460 0x0000 //TX_SRC_DOA_RNG_LOW_1A +461 0x00B4 //TX_SRC_DOA_RNG_HIGH_1A +462 0x005A //TX_DFLT_SRC_DOA_1A +463 0x0000 //TX_SRC_DOA_RNG_LOW_1B +464 0x00B4 //TX_SRC_DOA_RNG_HIGH_1B +465 0x005A //TX_DFLT_SRC_DOA_1B +466 0x0000 //TX_SRC_DOA_RNG_LOW_1C +467 0x00B4 //TX_SRC_DOA_RNG_HIGH_1C +468 0x005A //TX_DFLT_SRC_DOA_1C +469 0x0000 //TX_SRC_DOA_RNG_LOW_1D +470 0x00B4 //TX_SRC_DOA_RNG_HIGH_1D +471 0x005A //TX_DFLT_SRC_DOA_1D +472 0x0100 //TX_BF_HOLDOFF_T +473 0x7FFF //TX_DOA_COST_FACTOR +474 0x0D9A //TX_MAINTOREFR_TH0 +475 0x071C //TX_DOA_TRK_THR +476 0x012C //TX_DOA_TRACK_HT +477 0x0200 //TX_N1_HOLD_HF +478 0x0100 //TX_N2_HOLD_HF +479 0x2A3D //TX_BF_RESET_THR_HF +480 0x7333 //TX_DOA_SMOOTH +481 0x0800 //TX_MU_BF +482 0x0800 //TX_BF_MU_LF_B2 +483 0x0040 //TX_BF_FC_END_BIN_B2 +484 0x0020 //TX_BF_FC_END_BIN +485 0x0000 //TX_HF_RESRV_25 +486 0x0000 //TX_HF_RESRV_26 +487 0x0007 //TX_N_DOA_SEED +488 0x0001 //TX_FINE_DOA_SEARCH_FLG +489 0x0000 //TX_HF_RESRV_27 +490 0x038E //TX_DLT_SRC_DOA_RNG +491 0x0200 //TX_BF_MU_LF +492 0x0000 //TX_DFLT_SRC_LOC_0 +493 0x7FFF //TX_DFLT_SRC_LOC_1 +494 0x0000 //TX_DFLT_SRC_LOC_2 +495 0x038E //TX_DOA_TRACK_VADTH +496 0x0000 //TX_DOA_TRACK_NEW +497 0x0300 //TX_NOR_OFF_THR +498 0x7C00 //TX_MORE_ON_700HZ_THR +499 0x2000 //TX_MU_BF_ADPT_NS +500 0x0000 //TX_ADAPT_LEN +501 0x6666 //TX_MORE_SNS +502 0x0000 //TX_NOR_OFF_TH1 +503 0x0000 //TX_WIDE_MASK_TH +504 0xD333 //TX_SUBSNRATIOHIGH4MEANBCK_THR +505 0x6000 //TX_C_POST_FLT_CUT +506 0x2000 //TX_RADIODTLV +507 0x0320 //TX_POWER_LINEIN_TH +508 0x0014 //TX_FE_VADCOUNT_TH_FC +509 0x0000 //TX_ECHO_SUPP_FC +510 0x0C80 //TX_ECHO_TH +511 0x6666 //TX_MIC_TO_BFGAIN +512 0x0000 //TX_MICTOBFGAIN0 +513 0x0000 //TX_FASTMUE_TH +514 0x2CCC //TX_DEREVERB_LF_MU +515 0x3200 //TX_DEREVERB_HF_MU +516 0x0007 //TX_DEREVERB_DELAY +517 0x0004 //TX_DEREVERB_COEF_LEN +518 0x0003 //TX_DEREVERB_DNR +519 0x0000 //TX_DEREVERB_ALPHA +520 0x0000 //TX_DEREVERB_BETA +521 0x7FFF //TX_GSC_RTOL_TH +522 0x7FFF //TX_GSC_RTOH_TH +523 0x7E2C //TX_WIDE2_MEANHTH +524 0x0000 //TX_DR_RESRV_5 +525 0x0000 //TX_DR_RESRV_6 +526 0x0000 //TX_DR_RESRV_7 +527 0x0000 //TX_DR_RESRV_8 +528 0x1333 //TX_WIND_MARK_TH +529 0x399A //TX_CORR_THR +530 0x0004 //TX_SNR_THR +531 0x0010 //TX_ENGY_THR +532 0x1770 //TX_CORR_HIGH_TH +533 0x6000 //TX_ENGY_THR_2 +534 0x3400 //TX_MEAN_RTO_THR +535 0x0028 //TX_WNS_ENOISE_MIC0_TH +536 0x3000 //TX_RATIOMICL_TH +537 0x7FFF //TX_CALIG_HS +538 0x0000 //TX_LVL_CTRL +539 0x0010 //TX_WIND_SUPRTO +540 0x0014 //TX_WNS_MIN_G +541 0x0600 //TX_WNS_B_POST_FLT +542 0x3000 //TX_RATIOMICH_TH +543 0xD120 //TX_WIND_INBEAM_L_TH +544 0x0FA0 //TX_WIND_INBEAM_H_TH +545 0x2000 //TX_WNS_RESRV_0 +546 0x59D8 //TX_WNS_RESRV_1 +547 0x0200 //TX_WNS_RESRV_2 +548 0x0000 //TX_WNS_RESRV_3 +549 0x0000 //TX_WNS_RESRV_4 +550 0x0000 //TX_WNS_RESRV_5 +551 0x0000 //TX_WNS_RESRV_6 +552 0x0000 //TX_BVE_NOISE_FLOOR_0 +553 0x0070 //TX_BVE_NOISE_FLOOR_1 +554 0x0070 //TX_BVE_NOISE_FLOOR_2 +555 0x0010 //TX_BVE_NOISE_FLOOR_3 +556 0x0070 //TX_BVE_NOISE_FLOOR_4 +557 0x00B0 //TX_BVE_NOISE_FLOOR_5 +558 0x0E66 //TX_BVE_NOISE_FLOOR_6 +559 0x0050 //TX_BVE_NOISE_FLOOR_7 +560 0x770A //TX_BVE_NOISE_FLOOR_8 +561 0x0000 //TX_BVE_NOISE_FLOOR_9 +562 0x0000 //TX_BVE_IN_N +563 0x0000 //TX_BVE_OUT_N +564 0x0000 //TX_BVE_MICALPHA_DOWN +565 0x0000 //TX_PB_RESRV_1 +566 0x0030 //TX_FDEQ_SUBNUM +567 0x4C4A //TX_FDEQ_GAIN_0 +568 0x4B4F //TX_FDEQ_GAIN_1 +569 0x504B //TX_FDEQ_GAIN_2 +570 0x4A4C //TX_FDEQ_GAIN_3 +571 0x4A49 //TX_FDEQ_GAIN_4 +572 0x4F48 //TX_FDEQ_GAIN_5 +573 0x4A4E //TX_FDEQ_GAIN_6 +574 0x534E //TX_FDEQ_GAIN_7 +575 0x494F //TX_FDEQ_GAIN_8 +576 0x5E6E //TX_FDEQ_GAIN_9 +577 0x787A //TX_FDEQ_GAIN_10 +578 0x6A58 //TX_FDEQ_GAIN_11 +579 0x5051 //TX_FDEQ_GAIN_12 +580 0x5156 //TX_FDEQ_GAIN_13 +581 0x6168 //TX_FDEQ_GAIN_14 +582 0x7678 //TX_FDEQ_GAIN_15 +583 0x7A87 //TX_FDEQ_GAIN_16 +584 0x9898 //TX_FDEQ_GAIN_17 +585 0x9898 //TX_FDEQ_GAIN_18 +586 0x9848 //TX_FDEQ_GAIN_19 +587 0x4848 //TX_FDEQ_GAIN_20 +588 0x4848 //TX_FDEQ_GAIN_21 +589 0x4848 //TX_FDEQ_GAIN_22 +590 0x4848 //TX_FDEQ_GAIN_23 +591 0x0F03 //TX_FDEQ_BIN_0 +592 0x0909 //TX_FDEQ_BIN_1 +593 0x080F //TX_FDEQ_BIN_2 +594 0x0609 //TX_FDEQ_BIN_3 +595 0x0F03 //TX_FDEQ_BIN_4 +596 0x1402 //TX_FDEQ_BIN_5 +597 0x0E13 //TX_FDEQ_BIN_6 +598 0x110F //TX_FDEQ_BIN_7 +599 0x0E0F //TX_FDEQ_BIN_8 +600 0x0E0F //TX_FDEQ_BIN_9 +601 0x080D //TX_FDEQ_BIN_10 +602 0x0F0F //TX_FDEQ_BIN_11 +603 0x0F0F //TX_FDEQ_BIN_12 +604 0x0A0F //TX_FDEQ_BIN_13 +605 0x0809 //TX_FDEQ_BIN_14 +606 0x0A0B //TX_FDEQ_BIN_15 +607 0x0C0D //TX_FDEQ_BIN_16 +608 0x0E0F //TX_FDEQ_BIN_17 +609 0x1013 //TX_FDEQ_BIN_18 +610 0x0A00 //TX_FDEQ_BIN_19 +611 0x0000 //TX_FDEQ_BIN_20 +612 0x0000 //TX_FDEQ_BIN_21 +613 0x0000 //TX_FDEQ_BIN_22 +614 0x0000 //TX_FDEQ_BIN_23 +615 0x0000 //TX_FDEQ_PADDING +616 0x0030 //TX_PREEQ_SUBNUM_MIC0 +617 0x4848 //TX_PREEQ_GAIN_MIC0_0 +618 0x4848 //TX_PREEQ_GAIN_MIC0_1 +619 0x4848 //TX_PREEQ_GAIN_MIC0_2 +620 0x4848 //TX_PREEQ_GAIN_MIC0_3 +621 0x4848 //TX_PREEQ_GAIN_MIC0_4 +622 0x4848 //TX_PREEQ_GAIN_MIC0_5 +623 0x4848 //TX_PREEQ_GAIN_MIC0_6 +624 0x4848 //TX_PREEQ_GAIN_MIC0_7 +625 0x4848 //TX_PREEQ_GAIN_MIC0_8 +626 0x4848 //TX_PREEQ_GAIN_MIC0_9 +627 0x4848 //TX_PREEQ_GAIN_MIC0_10 +628 0x4848 //TX_PREEQ_GAIN_MIC0_11 +629 0x4848 //TX_PREEQ_GAIN_MIC0_12 +630 0x4848 //TX_PREEQ_GAIN_MIC0_13 +631 0x4848 //TX_PREEQ_GAIN_MIC0_14 +632 0x4848 //TX_PREEQ_GAIN_MIC0_15 +633 0x4848 //TX_PREEQ_GAIN_MIC0_16 +634 0x4848 //TX_PREEQ_GAIN_MIC0_17 +635 0x4848 //TX_PREEQ_GAIN_MIC0_18 +636 0x4848 //TX_PREEQ_GAIN_MIC0_19 +637 0x4848 //TX_PREEQ_GAIN_MIC0_20 +638 0x4848 //TX_PREEQ_GAIN_MIC0_21 +639 0x4848 //TX_PREEQ_GAIN_MIC0_22 +640 0x4848 //TX_PREEQ_GAIN_MIC0_23 +641 0x1812 //TX_PREEQ_BIN_MIC0_0 +642 0x0A0A //TX_PREEQ_BIN_MIC0_1 +643 0x0808 //TX_PREEQ_BIN_MIC0_2 +644 0x080A //TX_PREEQ_BIN_MIC0_3 +645 0x0B09 //TX_PREEQ_BIN_MIC0_4 +646 0x0A06 //TX_PREEQ_BIN_MIC0_5 +647 0x0606 //TX_PREEQ_BIN_MIC0_6 +648 0x0605 //TX_PREEQ_BIN_MIC0_7 +649 0x050A //TX_PREEQ_BIN_MIC0_8 +650 0x1505 //TX_PREEQ_BIN_MIC0_9 +651 0x0506 //TX_PREEQ_BIN_MIC0_10 +652 0x0615 //TX_PREEQ_BIN_MIC0_11 +653 0x1516 //TX_PREEQ_BIN_MIC0_12 +654 0x2021 //TX_PREEQ_BIN_MIC0_13 +655 0x2021 //TX_PREEQ_BIN_MIC0_14 +656 0x2021 //TX_PREEQ_BIN_MIC0_15 +657 0x0800 //TX_PREEQ_BIN_MIC0_16 +658 0x0000 //TX_PREEQ_BIN_MIC0_17 +659 0x0000 //TX_PREEQ_BIN_MIC0_18 +660 0x0000 //TX_PREEQ_BIN_MIC0_19 +661 0x0000 //TX_PREEQ_BIN_MIC0_20 +662 0x0000 //TX_PREEQ_BIN_MIC0_21 +663 0x0000 //TX_PREEQ_BIN_MIC0_22 +664 0x0000 //TX_PREEQ_BIN_MIC0_23 +665 0x0030 //TX_PREEQ_SUBNUM_MIC1 +666 0x4848 //TX_PREEQ_GAIN_MIC1_0 +667 0x4848 //TX_PREEQ_GAIN_MIC1_1 +668 0x4848 //TX_PREEQ_GAIN_MIC1_2 +669 0x4848 //TX_PREEQ_GAIN_MIC1_3 +670 0x4848 //TX_PREEQ_GAIN_MIC1_4 +671 0x4848 //TX_PREEQ_GAIN_MIC1_5 +672 0x4A4C //TX_PREEQ_GAIN_MIC1_6 +673 0x4E50 //TX_PREEQ_GAIN_MIC1_7 +674 0x5456 //TX_PREEQ_GAIN_MIC1_8 +675 0x585C //TX_PREEQ_GAIN_MIC1_9 +676 0x5C64 //TX_PREEQ_GAIN_MIC1_10 +677 0x7478 //TX_PREEQ_GAIN_MIC1_11 +678 0x705C //TX_PREEQ_GAIN_MIC1_12 +679 0x4838 //TX_PREEQ_GAIN_MIC1_13 +680 0x3C70 //TX_PREEQ_GAIN_MIC1_14 +681 0x4848 //TX_PREEQ_GAIN_MIC1_15 +682 0x4848 //TX_PREEQ_GAIN_MIC1_16 +683 0x4848 //TX_PREEQ_GAIN_MIC1_17 +684 0x4848 //TX_PREEQ_GAIN_MIC1_18 +685 0x4848 //TX_PREEQ_GAIN_MIC1_19 +686 0x4848 //TX_PREEQ_GAIN_MIC1_20 +687 0x4848 //TX_PREEQ_GAIN_MIC1_21 +688 0x4848 //TX_PREEQ_GAIN_MIC1_22 +689 0x4848 //TX_PREEQ_GAIN_MIC1_23 +690 0x0202 //TX_PREEQ_BIN_MIC1_0 +691 0x0203 //TX_PREEQ_BIN_MIC1_1 +692 0x0303 //TX_PREEQ_BIN_MIC1_2 +693 0x0304 //TX_PREEQ_BIN_MIC1_3 +694 0x0405 //TX_PREEQ_BIN_MIC1_4 +695 0x0506 //TX_PREEQ_BIN_MIC1_5 +696 0x0708 //TX_PREEQ_BIN_MIC1_6 +697 0x0909 //TX_PREEQ_BIN_MIC1_7 +698 0x090B //TX_PREEQ_BIN_MIC1_8 +699 0x0C10 //TX_PREEQ_BIN_MIC1_9 +700 0x1013 //TX_PREEQ_BIN_MIC1_10 +701 0x1414 //TX_PREEQ_BIN_MIC1_11 +702 0x1414 //TX_PREEQ_BIN_MIC1_12 +703 0x1C1E //TX_PREEQ_BIN_MIC1_13 +704 0x1E28 //TX_PREEQ_BIN_MIC1_14 +705 0x462C //TX_PREEQ_BIN_MIC1_15 +706 0x0000 //TX_PREEQ_BIN_MIC1_16 +707 0x0000 //TX_PREEQ_BIN_MIC1_17 +708 0x0000 //TX_PREEQ_BIN_MIC1_18 +709 0x0000 //TX_PREEQ_BIN_MIC1_19 +710 0x0000 //TX_PREEQ_BIN_MIC1_20 +711 0x0000 //TX_PREEQ_BIN_MIC1_21 +712 0x0000 //TX_PREEQ_BIN_MIC1_22 +713 0x0000 //TX_PREEQ_BIN_MIC1_23 +714 0x0030 //TX_PREEQ_SUBNUM_MIC2 +715 0x4848 //TX_PREEQ_GAIN_MIC2_0 +716 0x4848 //TX_PREEQ_GAIN_MIC2_1 +717 0x4848 //TX_PREEQ_GAIN_MIC2_2 +718 0x4848 //TX_PREEQ_GAIN_MIC2_3 +719 0x4848 //TX_PREEQ_GAIN_MIC2_4 +720 0x4848 //TX_PREEQ_GAIN_MIC2_5 +721 0x4848 //TX_PREEQ_GAIN_MIC2_6 +722 0x4848 //TX_PREEQ_GAIN_MIC2_7 +723 0x4848 //TX_PREEQ_GAIN_MIC2_8 +724 0x4848 //TX_PREEQ_GAIN_MIC2_9 +725 0x4848 //TX_PREEQ_GAIN_MIC2_10 +726 0x4848 //TX_PREEQ_GAIN_MIC2_11 +727 0x4848 //TX_PREEQ_GAIN_MIC2_12 +728 0x4848 //TX_PREEQ_GAIN_MIC2_13 +729 0x4848 //TX_PREEQ_GAIN_MIC2_14 +730 0x4848 //TX_PREEQ_GAIN_MIC2_15 +731 0x4848 //TX_PREEQ_GAIN_MIC2_16 +732 0x4848 //TX_PREEQ_GAIN_MIC2_17 +733 0x4848 //TX_PREEQ_GAIN_MIC2_18 +734 0x4848 //TX_PREEQ_GAIN_MIC2_19 +735 0x4848 //TX_PREEQ_GAIN_MIC2_20 +736 0x4848 //TX_PREEQ_GAIN_MIC2_21 +737 0x4848 //TX_PREEQ_GAIN_MIC2_22 +738 0x4848 //TX_PREEQ_GAIN_MIC2_23 +739 0x0E10 //TX_PREEQ_BIN_MIC2_0 +740 0x1010 //TX_PREEQ_BIN_MIC2_1 +741 0x1010 //TX_PREEQ_BIN_MIC2_2 +742 0x1010 //TX_PREEQ_BIN_MIC2_3 +743 0x1010 //TX_PREEQ_BIN_MIC2_4 +744 0x1010 //TX_PREEQ_BIN_MIC2_5 +745 0x1010 //TX_PREEQ_BIN_MIC2_6 +746 0x1010 //TX_PREEQ_BIN_MIC2_7 +747 0x1010 //TX_PREEQ_BIN_MIC2_8 +748 0x1010 //TX_PREEQ_BIN_MIC2_9 +749 0x1010 //TX_PREEQ_BIN_MIC2_10 +750 0x1010 //TX_PREEQ_BIN_MIC2_11 +751 0x1010 //TX_PREEQ_BIN_MIC2_12 +752 0x1010 //TX_PREEQ_BIN_MIC2_13 +753 0x1010 //TX_PREEQ_BIN_MIC2_14 +754 0x0200 //TX_PREEQ_BIN_MIC2_15 +755 0x0000 //TX_PREEQ_BIN_MIC2_16 +756 0x0000 //TX_PREEQ_BIN_MIC2_17 +757 0x0000 //TX_PREEQ_BIN_MIC2_18 +758 0x0000 //TX_PREEQ_BIN_MIC2_19 +759 0x0000 //TX_PREEQ_BIN_MIC2_20 +760 0x0000 //TX_PREEQ_BIN_MIC2_21 +761 0x0000 //TX_PREEQ_BIN_MIC2_22 +762 0x0000 //TX_PREEQ_BIN_MIC2_23 +763 0x0006 //TX_MASKING_ABILITY +764 0x2000 //TX_NND_WEIGHT +765 0x0060 //TX_MIC_CALIBRATION_0 +766 0x0060 //TX_MIC_CALIBRATION_1 +767 0x0070 //TX_MIC_CALIBRATION_2 +768 0x0070 //TX_MIC_CALIBRATION_3 +769 0x0050 //TX_MIC_PWR_BIAS_0 +770 0x0040 //TX_MIC_PWR_BIAS_1 +771 0x0040 //TX_MIC_PWR_BIAS_2 +772 0x0040 //TX_MIC_PWR_BIAS_3 +773 0x0009 //TX_GAIN_LIMIT_0 +774 0x000F //TX_GAIN_LIMIT_1 +775 0x000F //TX_GAIN_LIMIT_2 +776 0x000F //TX_GAIN_LIMIT_3 +777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN +778 0x7FDE //TX_BVE_VAD0_ALPHAUP +779 0x7F3A //TX_BVE_VAD0_ALPHADOWN +780 0x2000 //TX_BVE_GAINWEIGHT_NOFEVADLI +781 0x7F5B //TX_BVE_FEVADLI_ALPHA +782 0x7F19 //TX_BVE_NOVAD0_ALPHAUP +783 0x1000 //TX_TDDRC_ALPHA_UP_01 +784 0x1000 //TX_TDDRC_ALPHA_UP_02 +785 0x1000 //TX_TDDRC_ALPHA_UP_03 +786 0x1000 //TX_TDDRC_ALPHA_UP_04 +787 0x7EB8 //TX_TDDRC_ALPHA_DWN_01 +788 0x7EB8 //TX_TDDRC_ALPHA_DWN_02 +789 0x7EB8 //TX_TDDRC_ALPHA_DWN_03 +790 0x7EB8 //TX_TDDRC_ALPHA_DWN_04 +791 0x7FFF //TX_TDDRC_TD_DRC_LIMIT +792 0x0800 //TX_TDDRC_POST_LIMIT_GAIN +793 0x0000 //TX_TDDRC_RESRV_0 +794 0x0000 //TX_TDDRC_RESRV_1 +795 0x0018 //TX_FDDRC_BAND_MARGIN_0 +796 0x0030 //TX_FDDRC_BAND_MARGIN_1 +797 0x0050 //TX_FDDRC_BAND_MARGIN_2 +798 0x0080 //TX_FDDRC_BAND_MARGIN_3 +799 0x0007 //TX_FDDRC_BLOCK_EXP +800 0x5000 //TX_FDDRC_THRD_2_0 +801 0x5000 //TX_FDDRC_THRD_2_1 +802 0x5000 //TX_FDDRC_THRD_2_2 +803 0x5000 //TX_FDDRC_THRD_2_3 +804 0x6400 //TX_FDDRC_THRD_3_0 +805 0x6400 //TX_FDDRC_THRD_3_1 +806 0x6400 //TX_FDDRC_THRD_3_2 +807 0x6400 //TX_FDDRC_THRD_3_3 +808 0x2000 //TX_FDDRC_SLANT_0_0 +809 0x2000 //TX_FDDRC_SLANT_0_1 +810 0x2000 //TX_FDDRC_SLANT_0_2 +811 0x2000 //TX_FDDRC_SLANT_0_3 +812 0x5333 //TX_FDDRC_SLANT_1_0 +813 0x5333 //TX_FDDRC_SLANT_1_1 +814 0x5333 //TX_FDDRC_SLANT_1_2 +815 0x5333 //TX_FDDRC_SLANT_1_3 +816 0x0010 //TX_DEADMIC_SILENCE_TH +817 0x0600 //TX_MIC_DEGRADE_TH +818 0x0078 //TX_DEADMIC_CNT +819 0x0078 //TX_MIC_DEGRADE_CNT +820 0x0000 //TX_FDDRC_RESRV_4 +821 0x0000 //TX_FDDRC_RESRV_5 +822 0x0000 //TX_FDDRC_RESRV_6 +823 0x7FFF //TX_KS_NOISEPASTE_FACTOR +824 0x0001 //TX_KS_CONFIG +825 0x7FFF //TX_KS_GAIN_MIN +826 0x0000 //TX_KS_RESRV_0 +827 0x0000 //TX_KS_RESRV_1 +828 0x0000 //TX_KS_RESRV_2 +829 0x7C00 //TX_LAMBDA_PKA_FP +830 0x2000 //TX_TPKA_FP +831 0x0080 //TX_MIN_G_FP +832 0x2000 //TX_MAX_G_FP +833 0x0FA0 //TX_FFP_FP_K_METAL +834 0x4000 //TX_A_POST_FLT_FP +835 0x0F5C //TX_RTO_OUTBEAM_TH +836 0x4CCD //TX_TPKA_FP_THD +837 0x0000 //TX_MAX_G_FP_BLK +838 0x0000 //TX_FFP_FADEIN +839 0x0000 //TX_FFP_FADEOUT +840 0x0000 //TX_WHISPERCTH +841 0x0000 //TX_WHISPERHOLDT +842 0x0000 //TX_WHISP_ENTHH +843 0x0000 //TX_WHISP_ENTHL +844 0x0000 //TX_WHISP_RTOTH +845 0x0000 //TX_WHISP_RTOTH2 +846 0x0096 //TX_MUTE_PERIOD +847 0x0000 //TX_FADE_IN_PERIOD +848 0x0100 //TX_FFP_RESRV_2 +849 0x0020 //TX_FFP_RESRV_3 +850 0x0000 //TX_FFP_RESRV_4 +851 0x0000 //TX_FFP_RESRV_5 +852 0x0000 //TX_FFP_RESRV_6 +853 0x0002 //TX_FILTINDX +854 0x0000 //TX_TDDRC_THRD_0 +855 0x0000 //TX_TDDRC_THRD_1 +856 0x1800 //TX_TDDRC_THRD_2 +857 0x1800 //TX_TDDRC_THRD_3 +858 0x3000 //TX_TDDRC_SLANT_0 +859 0x7E00 //TX_TDDRC_SLANT_1 +860 0x1000 //TX_TDDRC_ALPHA_UP_00 +861 0x7EB8 //TX_TDDRC_ALPHA_DWN_00 +862 0x0000 //TX_TDDRC_HMNC_FLAG +863 0x199A //TX_TDDRC_HMNC_GAIN +864 0x0000 //TX_TDDRC_SMT_FLAG +865 0x0CCD //TX_TDDRC_SMT_W +866 0x0504 //TX_TDDRC_DRC_GAIN +867 0x7FFF //TX_TDDRC_LMT_THRD +868 0x0000 //TX_TDDRC_LMT_ALPHA +869 0x0000 //TX_TFMASKLTH +870 0x0000 //TX_TFMASKLTHL +871 0x0CCD //TX_TFMASKHTH +872 0xECCD //TX_TFMASKLTH_BINVAD +873 0xFCCD //TX_TFMASKLTH_NS_EST +874 0xF800 //TX_TFMASKLTH_DOA +875 0x0CCD //TX_TFMASKTH_BLESSCUT +876 0x1000 //TX_B_LESSCUT_RTO_MASK +877 0x2000 //TX_SB_RHO_MEAN_TH_ABN +878 0x2000 //TX_B_POST_FLT_MASK +879 0x0000 //TX_B_POST_FLT_MASK1 +880 0x6333 //TX_GAIN_WIND_MASK +881 0x0000 //TX_TFMASK_BFSTRICT_MUSIC +882 0x0000 //TX_TFMASK_BFSTRICT_NOMUSIC +883 0x7333 //TX_FASTNS_OUTIN_TH +884 0x0CCD //TX_FASTNS_TFMASK_TH +885 0x0CCD //TX_FASTNS_TFMASKBIN_TH1 +886 0x0CCD //TX_FASTNS_TFMASKBIN_TH2 +887 0x0CCD //TX_FASTNS_TFMASKBIN_TH3 +888 0x0028 //TX_FASTNS_ARSPC_TH +889 0xC000 //TX_FASTNS_MASK5_TH +890 0x0810 //TX_POSTSSA_MIN_G_VR_MASK +891 0x1000 //TX_A_LESSCUT_RTO_MASK +892 0x1770 //TX_FASTNS_NOISETH +893 0xC000 //TX_FASTNS_SSA_THLFL +894 0xC000 //TX_FASTNS_SSA_THHFL +895 0xCCCC //TX_FASTNS_SSA_THLFH +896 0xD999 //TX_FASTNS_SSA_THHFH +897 0x2339 //TX_SENDFUNC_REG_MICMUTE +898 0x0021 //TX_SENDFUNC_REG_MICMUTE1 +899 0x02BC //TX_MICMUTE_RATIO_THR +900 0x0140 //TX_MICMUTE_AMP_THR +901 0x0004 //TX_MICMUTE_HPF_IND +902 0x00C0 //TX_MICMUTE_LOG_EYR_TH +903 0x0008 //TX_MICMUTE_CVG_TIME +904 0x0008 //TX_MICMUTE_RELEASE_TIME +905 0x01FE //TX_MIC_VOLUME_MIC0MUTE +906 0x0020 //TX_MICMUTE_EPD_OFFSET_0 +907 0x001E //TX_MICMUTE_FRQ_AEC_L +908 0x7999 //TX_MICMUTE_EAD_THR +909 0x7FFF //TX_MICMUTE_LAMBDA_CB_NLE +910 0x7FFF //TX_MICMUTE_LAMBDA_RE_EST +911 0x4000 //TX_DTD_THR1_MICMUTE_0 +912 0x7000 //TX_DTD_THR1_MICMUTE_1 +913 0x7FFF //TX_DTD_THR1_MICMUTE_2 +914 0x7FFF //TX_DTD_THR1_MICMUTE_3 +915 0x6CCC //TX_DTD_THR2_MICMUTE_0 +916 0x0400 //TX_MICMUTE_MIN_EQ_RE_EST_0 +917 0x0400 //TX_MICMUTE_MIN_EQ_RE_EST_1 +918 0x1000 //TX_MICMUTE_MIN_EQ_RE_EST_2 +919 0x7FFF //TX_MICMUTE_MIN_EQ_RE_EST_3 +920 0x7FFF //TX_MICMUTE_MIN_EQ_RE_EST_4 +921 0x4000 //TX_MICMUTE_C_POST_FLT +922 0x03E8 //TX_MICMUTE_DT_CUT_K +923 0x0001 //TX_MICMUTE_DT_CUT_THR +924 0x03E8 //TX_MICMUTE_DT_CUT_K2 +925 0x0001 //TX_MICMUTE_DT_CUT_THR2 +926 0x0064 //TX_MICMUTE_DT2_HOLD_N +927 0x1000 //TX_MICMUTE_RATIODTH_THCUT +928 0x1000 //TX_MICMUTE_B_POST_FLT_ECHOL +929 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOH +930 0x0400 //TX_MICMUTE_C_POST_FLT_MASK +931 0x7999 //TX_MICMUTE_RATIODTL_CUT_TH +932 0x0258 //TX_MICMUTE_DT_CUT_K1 +933 0x0800 //TX_MICMUTE_N2_SN_EST +934 0xFC00 //TX_MICMUTE_THR_SN_EST_0 +935 0x001C //TX_MICMUTE_MIN_G_CTRL_0 +936 0x6000 //TX_MICMUTE_A_POST_FILT_S_0 +937 0x7000 //TX_MICMUTE_B_POST_FILT_0 +938 0x2710 //TX_MIC1RUB_AMP_THR +939 0x0010 //TX_MIC1MUTE_RATIO_THR +940 0x0450 //TX_MIC1MUTE_AMP_THR +941 0x0008 //TX_MIC1MUTE_CVG_TIME +942 0x0008 //TX_MIC1MUTE_RELEASE_TIME +943 0x0000 //TX_AMS_RESRV_01 +944 0x0000 //TX_AMS_RESRV_02 +945 0x0000 //TX_AMS_RESRV_03 +946 0x0000 //TX_AMS_RESRV_04 +947 0x0000 //TX_AMS_RESRV_05 +948 0x0000 //TX_AMS_RESRV_06 +949 0x0000 //TX_AMS_RESRV_07 +950 0x0000 //TX_AMS_RESRV_08 +951 0x0000 //TX_AMS_RESRV_09 +952 0x0000 //TX_AMS_RESRV_10 +953 0x0000 //TX_AMS_RESRV_11 +954 0x0000 //TX_AMS_RESRV_12 +955 0x0000 //TX_AMS_RESRV_13 +956 0x0000 //TX_AMS_RESRV_14 +957 0x0000 //TX_AMS_RESRV_15 +958 0x0000 //TX_AMS_RESRV_16 +959 0x0000 //TX_AMS_RESRV_17 +960 0x0000 //TX_AMS_RESRV_18 +961 0x0000 //TX_AMS_RESRV_19 +#RX +0 0x202C //RX_RECVFUNC_MODE_0 +1 0x0000 //RX_RECVFUNC_MODE_1 +2 0x0004 //RX_SAMPLINGFREQ_SIG +3 0x0004 //RX_SAMPLINGFREQ_PROC +4 0x000A //RX_FRAME_SZ +5 0x0000 //RX_DELAY_OPT +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +10 0x0722 //RX_PGA +11 0x7FFF //RX_A_HP +12 0x4000 //RX_B_PE +13 0x5800 //RX_THR_PITCH_DET_0 +14 0x5000 //RX_THR_PITCH_DET_1 +15 0x4000 //RX_THR_PITCH_DET_2 +16 0x0008 //RX_PITCH_BFR_LEN +17 0x0003 //RX_SBD_PITCH_DET +18 0x0100 //RX_PP_RESRV_0 +19 0x0020 //RX_PP_RESRV_1 +20 0x0600 //RX_N_SN_EST +21 0x000C //RX_N2_SN_EST +22 0x000F //RX_NS_LVL_CTRL +23 0xF800 //RX_THR_SN_EST +24 0x7E00 //RX_LAMBDA_PFILT +25 0x000A //RX_FENS_RESRV_0 +26 0x0190 //RX_FENS_RESRV_1 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +30 0x0002 //RX_EXTRA_NS_L +31 0x0800 //RX_EXTRA_NS_A +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +35 0x199A //RX_A_POST_FLT +36 0x0000 //RX_LMT_THRD +37 0x4000 //RX_LMT_ALPHA +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +111 0x0002 //RX_FILTINDX +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +125 0x7C00 //RX_LAMBDA_PKA_FP +126 0x1964 //RX_TPKA_FP +127 0x0080 //RX_MIN_G_FP +128 0x2000 //RX_MAX_G_FP +129 0x000D //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +131 0x0000 //RX_MAXLEVEL_CNG +132 0x3000 //RX_BWE_UV_TH +133 0x3000 //RX_BWE_UV_TH2 +134 0x1800 //RX_BWE_UV_TH3 +135 0x1000 //RX_BWE_V_TH +136 0x04CD //RX_BWE_GAIN1_V_TH1 +137 0x0F33 //RX_BWE_GAIN1_V_TH2 +138 0x7333 //RX_BWE_UV_EQ +139 0x199A //RX_BWE_V_EQ +140 0x7333 //RX_BWE_TONE_TH +141 0x0004 //RX_BWE_UV_HOLD_T +142 0x6CCD //RX_BWE_GAIN2_ALPHA +143 0x799A //RX_BWE_GAIN3_ALPHA +144 0x001E //RX_BWE_CUTOFF +145 0x3000 //RX_BWE_GAINFILL +146 0x3200 //RX_BWE_MAXTH_TONE +147 0x2000 //RX_BWE_EQ_0 +148 0x2000 //RX_BWE_EQ_1 +149 0x2000 //RX_BWE_EQ_2 +150 0x2000 //RX_BWE_EQ_3 +151 0x2000 //RX_BWE_EQ_4 +152 0x2000 //RX_BWE_EQ_5 +153 0x2000 //RX_BWE_EQ_6 +154 0x0000 //RX_BWE_RESRV_0 +155 0x0000 //RX_BWE_RESRV_1 +156 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x000D //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0016 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0024 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x003A //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0059 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0090 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#RX 2 +157 0x002C //RX_RECVFUNC_MODE_0 +158 0x0000 //RX_RECVFUNC_MODE_1 +159 0x0004 //RX_SAMPLINGFREQ_SIG +160 0x0004 //RX_SAMPLINGFREQ_PROC +161 0x000A //RX_FRAME_SZ +162 0x0000 //RX_DELAY_OPT +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +167 0x0722 //RX_PGA +168 0x7FFF //RX_A_HP +169 0x4000 //RX_B_PE +170 0x5800 //RX_THR_PITCH_DET_0 +171 0x5000 //RX_THR_PITCH_DET_1 +172 0x4000 //RX_THR_PITCH_DET_2 +173 0x0008 //RX_PITCH_BFR_LEN +174 0x0003 //RX_SBD_PITCH_DET +175 0x0100 //RX_PP_RESRV_0 +176 0x0020 //RX_PP_RESRV_1 +177 0x0600 //RX_N_SN_EST +178 0x000C //RX_N2_SN_EST +179 0x000F //RX_NS_LVL_CTRL +180 0xF800 //RX_THR_SN_EST +181 0x7E00 //RX_LAMBDA_PFILT +182 0x000A //RX_FENS_RESRV_0 +183 0x0190 //RX_FENS_RESRV_1 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +187 0x0002 //RX_EXTRA_NS_L +188 0x0800 //RX_EXTRA_NS_A +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +192 0x199A //RX_A_POST_FLT +193 0x0000 //RX_LMT_THRD +194 0x4000 //RX_LMT_ALPHA +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +268 0x0002 //RX_FILTINDX +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +282 0x7C00 //RX_LAMBDA_PKA_FP +283 0x1964 //RX_TPKA_FP +284 0x0080 //RX_MIN_G_FP +285 0x2000 //RX_MAX_G_FP +286 0x000D //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +288 0x0000 //RX_MAXLEVEL_CNG +289 0x3000 //RX_BWE_UV_TH +290 0x3000 //RX_BWE_UV_TH2 +291 0x1800 //RX_BWE_UV_TH3 +292 0x1000 //RX_BWE_V_TH +293 0x04CD //RX_BWE_GAIN1_V_TH1 +294 0x0F33 //RX_BWE_GAIN1_V_TH2 +295 0x7333 //RX_BWE_UV_EQ +296 0x199A //RX_BWE_V_EQ +297 0x7333 //RX_BWE_TONE_TH +298 0x0004 //RX_BWE_UV_HOLD_T +299 0x6CCD //RX_BWE_GAIN2_ALPHA +300 0x799A //RX_BWE_GAIN3_ALPHA +301 0x001E //RX_BWE_CUTOFF +302 0x3000 //RX_BWE_GAINFILL +303 0x3200 //RX_BWE_MAXTH_TONE +304 0x2000 //RX_BWE_EQ_0 +305 0x2000 //RX_BWE_EQ_1 +306 0x2000 //RX_BWE_EQ_2 +307 0x2000 //RX_BWE_EQ_3 +308 0x2000 //RX_BWE_EQ_4 +309 0x2000 //RX_BWE_EQ_5 +310 0x2000 //RX_BWE_EQ_6 +311 0x0000 //RX_BWE_RESRV_0 +312 0x0000 //RX_BWE_RESRV_1 +313 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x000D //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0016 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0024 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x003A //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0059 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0090 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 + +#CASE_NAME HANDSET-HANDSET_HAC-VOICE_GENERIC-NB +#PARAM_MODE FULL +#PARAM_TYPE TX+2RX +#TOTAL_CUSTOM_STEP 7+7 +#TX +0 0x0000 //TX_OPERATION_MODE_0 +1 0x0000 //TX_OPERATION_MODE_1 +2 0x0076 //TX_PATCH_REG +3 0x6F7F //TX_SENDFUNC_MODE_0 +4 0x0000 //TX_SENDFUNC_MODE_1 +5 0x0002 //TX_NUM_MIC +6 0x0000 //TX_SAMPLINGFREQ_SIG +7 0x0000 //TX_SAMPLINGFREQ_PROC +8 0x000A //TX_FRAME_SZ_SIG +9 0x000A //TX_FRAME_SZ +10 0x0000 //TX_DELAY_OPT +11 0x0028 //TX_MAX_TAIL_LENGTH +12 0x0001 //TX_NUM_LOUTCHN +13 0x0001 //TX_MAXNUM_AECREF +14 0x0000 //TX_DBG_FUNC_REG +15 0x0000 //TX_DBG_FUNC_REG1 +16 0x0000 //TX_SYS_RESRV_0 +17 0x0000 //TX_SYS_RESRV_1 +18 0x0000 //TX_SYS_RESRV_2 +19 0x0000 //TX_SYS_RESRV_3 +20 0x0000 //TX_DIST2REF0 +21 0x009C //TX_DIST2REF1 +22 0x0000 //TX_DIST2REF_02 +23 0x0000 //TX_DIST2REF_03 +24 0x0000 //TX_DIST2REF_04 +25 0x0000 //TX_DIST2REF_05 +26 0x0000 //TX_MMIC +27 0x1000 //TX_PGA_0 +28 0x1000 //TX_PGA_1 +29 0x1000 //TX_PGA_2 +30 0x0000 //TX_PGA_3 +31 0x0000 //TX_PGA_4 +32 0x0000 //TX_PGA_5 +33 0x0000 //TX_MIC_PAIRS +34 0x0000 //TX_MIC_PAIRS_HS +35 0x0002 //TX_MICS_FOR_BF +36 0x0000 //TX_MIC_PAIRS_FORL1 +37 0x0002 //TX_MICS_OF_PAIR0 +38 0x0002 //TX_MICS_OF_PAIR1 +39 0x0002 //TX_MICS_OF_PAIR2 +40 0x0002 //TX_MICS_OF_PAIR3 +41 0x0000 //TX_MIC_DATA_SRC0 +42 0x0002 //TX_MIC_DATA_SRC1 +43 0x0001 //TX_MIC_DATA_SRC2 +44 0x0000 //TX_MIC_DATA_SRC3 +45 0x0000 //TX_MIC_PAIR_CH_04 +46 0x0000 //TX_MIC_PAIR_CH_05 +47 0x0000 //TX_MIC_PAIR_CH_10 +48 0x0000 //TX_MIC_PAIR_CH_11 +49 0x0000 //TX_MIC_PAIR_CH_12 +50 0x0000 //TX_MIC_PAIR_CH_13 +51 0x0000 //TX_MIC_PAIR_CH_14 +52 0x05DC //TX_HD_BIN_MASK +53 0x0010 //TX_HD_SUBAND_MASK +54 0x19A1 //TX_HD_FRAME_AVG_MASK +55 0x0320 //TX_HD_MIN_FRQ +56 0x1000 //TX_HD_ALPHA_PSD +57 0x1100 //TX_T_PHPR1 +58 0x0000 //TX_T_PHPR2 +59 0x0000 //TX_T_PTPR +60 0x0000 //TX_T_PNPR +61 0x0000 //TX_T_PAPR1 +62 0xEE6C //TX_T_PSDVAT +63 0x0800 //TX_CNT +64 0x4000 //TX_ANTI_HOWL_GAIN +65 0x0001 //TX_MICFORBFMARK_0 +66 0x0001 //TX_MICFORBFMARK_1 +67 0x0001 //TX_MICFORBFMARK_2 +68 0x0001 //TX_MICFORBFMARK_3 +69 0x0001 //TX_MICFORBFMARK_4 +70 0x0001 //TX_MICFORBFMARK_5 +71 0x0000 //TX_DIST2REF_10 +72 0x3A66 //TX_DIST2REF_11 +73 0x0000 //TX_DIST2REF2 +74 0x0000 //TX_DIST2REF_13 +75 0x0000 //TX_DIST2REF_14 +76 0x0000 //TX_DIST2REF_15 +77 0x0000 //TX_DIST2REF_20 +78 0x0000 //TX_DIST2REF_21 +79 0x0000 //TX_DIST2REF_22 +80 0x0000 //TX_DIST2REF_23 +81 0x0000 //TX_DIST2REF_24 +82 0x0000 //TX_DIST2REF_25 +83 0x0000 //TX_DIST2REF_30 +84 0x0000 //TX_DIST2REF_31 +85 0x0000 //TX_DIST2REF_32 +86 0x0000 //TX_DIST2REF_33 +87 0x0000 //TX_DIST2REF_34 +88 0x0000 //TX_DIST2REF_35 +89 0x0000 //TX_MIC_LOC_00 +90 0x0000 //TX_MIC_LOC_01 +91 0x0000 //TX_MIC_LOC_02 +92 0x0000 //TX_MIC_LOC_03 +93 0x0000 //TX_MIC_LOC_04 +94 0x0000 //TX_MIC_LOC_05 +95 0x0000 //TX_MIC_LOC_10 +96 0x0000 //TX_MIC_LOC_11 +97 0x0000 //TX_MIC_LOC_12 +98 0x0000 //TX_MIC_LOC_13 +99 0x0000 //TX_MIC_LOC_14 +100 0x0000 //TX_MIC_LOC_15 +101 0x0000 //TX_MIC_LOC_20 +102 0x0000 //TX_MIC_LOC_21 +103 0x0000 //TX_MIC_LOC_22 +104 0x0000 //TX_MIC_LOC_23 +105 0x0000 //TX_MIC_LOC_24 +106 0x0000 //TX_MIC_LOC_25 +107 0x0200 //TX_MIC_REFBLK_VOLUME +108 0x0AAC //TX_MIC_BLOCK_VOLUME +109 0x0000 //TX_INVERSE_MASK +110 0x0000 //TX_ADCS_MASK +111 0x04D0 //TX_ADCS_GAIN +112 0x4000 //TX_NFC_GAINFAC +113 0x0000 //TX_MAINMIC_BLKFACTOR +114 0x0000 //TX_REFMIC_BLKFACTOR +115 0x0000 //TX_BLMIC_BLKFACTOR +116 0x0000 //TX_BRMIC_BLKFACTOR +117 0x0031 //TX_MICBLK_START_BIN +118 0x0060 //TX_MICBLK_END_BIN +119 0x0015 //TX_MICBLK_FE_HOLD +120 0xFFF2 //TX_MICBLK_MR_EXP_TH +121 0xFFF2 //TX_MICBLK_LR_EXP_TH +122 0x0000 //TX_FENE_HOLD +123 0x4000 //TX_FE_ENER_TH_MTS +124 0x0004 //TX_FE_ENER_TH_EXP +125 0x6000 //TX_C_POST_FLT_MIC_MAINBLK +126 0x6000 //TX_C_POST_FLT_MIC_REFBLK +127 0x0010 //TX_MIC_BLOCK_N +128 0x7646 //TX_A_HP +129 0x4000 //TX_B_PE +130 0x1800 //TX_THR_PITCH_DET_0 +131 0x1000 //TX_THR_PITCH_DET_1 +132 0x0800 //TX_THR_PITCH_DET_2 +133 0x0008 //TX_PITCH_BFR_LEN +134 0x0003 //TX_SBD_PITCH_DET +135 0x0050 //TX_TD_AEC_L +136 0x4000 //TX_MU0_UNP_TD_AEC +137 0x1000 //TX_MU0_PTD_TD_AEC +138 0x0000 //TX_PP_RESRV_0 +139 0x2A94 //TX_PP_RESRV_1 +140 0x55F0 //TX_PP_RESRV_2 +141 0x0000 //TX_PP_RESRV_3 +142 0x0000 //TX_PP_RESRV_4 +143 0x0000 //TX_PP_RESRV_5 +144 0x0000 //TX_PP_RESRV_6 +145 0x0000 //TX_PP_RESRV_7 +146 0x0028 //TX_TAIL_LENGTH +147 0x0800 //TX_AEC_REF_GAIN_0 +148 0x0800 //TX_AEC_REF_GAIN_1 +149 0x0800 //TX_AEC_REF_GAIN_2 +150 0x6000 //TX_EAD_THR +151 0x2000 //TX_THR_RE_EST +152 0x0100 //TX_MIN_EQ_RE_EST_0 +153 0x0100 //TX_MIN_EQ_RE_EST_1 +154 0x0100 //TX_MIN_EQ_RE_EST_2 +155 0x0200 //TX_MIN_EQ_RE_EST_3 +156 0x0200 //TX_MIN_EQ_RE_EST_4 +157 0x0200 //TX_MIN_EQ_RE_EST_5 +158 0x0200 //TX_MIN_EQ_RE_EST_6 +159 0x0200 //TX_MIN_EQ_RE_EST_7 +160 0x1000 //TX_MIN_EQ_RE_EST_8 +161 0x1000 //TX_MIN_EQ_RE_EST_9 +162 0x1000 //TX_MIN_EQ_RE_EST_10 +163 0x0400 //TX_MIN_EQ_RE_EST_11 +164 0x1000 //TX_MIN_EQ_RE_EST_12 +165 0x3000 //TX_LAMBDA_RE_EST +166 0x1000 //TX_LAMBDA_CB_NLE +167 0x0400 //TX_C_POST_FLT +168 0x4000 //TX_GAIN_NP +169 0x003C //TX_SE_HOLD_N +170 0x0046 //TX_DT_HOLD_N +171 0x03E8 //TX_DT2_HOLD_N +172 0x6666 //TX_AEC_RESRV_0 +173 0x0000 //TX_AEC_RESRV_1 +174 0x0014 //TX_AEC_RESRV_2 +175 0x0000 //TX_MIC_DELAY_LENGTH +176 0x0000 //TX_REF_DELAY_LENGTH +177 0x0000 //TX_ADD_LINEIN_GAINL +178 0x0000 //TX_ADD_LINEIN_GAINH +179 0x0000 //TX_MIN_EQ_RE_EST_14 +180 0x0000 //TX_DTD_THR1_8 +181 0x7FFF //TX_DTD_THR2_8 +182 0x0000 //TX_DTD_MIC_BLK2 +183 0x0008 //TX_FRQ_LIN_LEN +184 0x7FFF //TX_FRQ_AEC_LEN_RHO +185 0x6000 //TX_MU0_UNP_FRQ_AEC +186 0x4000 //TX_MU0_PTD_FRQ_AEC +187 0x000A //TX_MINENOISETH +188 0x0800 //TX_MU0_RE_EST +189 0x0001 //TX_AEC_NUM_CH +190 0x0000 //TX_BIGECHOATTENUATION_MAX +191 0x2000 //TX_A_POST_FLT_MICBLK +192 0x0000 //TX_BLKENERTH +193 0x0000 //TX_BLKENERHIGHTH +194 0x0000 //TX_NORMENERTH +195 0x0000 //TX_NORMENERHIGHTH +196 0x0000 //TX_NORMENERHIGHTHL +197 0x7B00 //TX_DTD_THR1_0 +198 0x7B00 //TX_DTD_THR1_1 +199 0x7B00 //TX_DTD_THR1_2 +200 0x7B00 //TX_DTD_THR1_3 +201 0x7B00 //TX_DTD_THR1_4 +202 0x7B00 //TX_DTD_THR1_5 +203 0x7B00 //TX_DTD_THR1_6 +204 0x1000 //TX_DTD_THR2_0 +205 0x1000 //TX_DTD_THR2_1 +206 0x1000 //TX_DTD_THR2_2 +207 0x1000 //TX_DTD_THR2_3 +208 0x1000 //TX_DTD_THR2_4 +209 0x1000 //TX_DTD_THR2_5 +210 0x1000 //TX_DTD_THR2_6 +211 0x7FFF //TX_DTD_THR3 +212 0x0000 //TX_SPK_CUT_K +213 0x0FA0 //TX_DT_CUT_K +214 0x0100 //TX_DT_CUT_THR +215 0x04EB //TX_COMFORT_G +216 0x01F4 //TX_POWER_YOUT_TH +217 0x4000 //TX_FDPFGAINECHO +218 0x0000 //TX_DTD_HD_THR +219 0x0000 //TX_SPK_CUT_K_S +220 0x0000 //TX_DTD_MIC_BLK +221 0x0400 //TX_ADPT_STRICT_L +222 0x0200 //TX_ADPT_STRICT_H +223 0x0000 //TX_RATIO_DT_L_TH_LOW +224 0x0000 //TX_RATIO_DT_H_TH_LOW +225 0x0000 //TX_RATIO_DT_L_TH_HIGH +226 0x0000 //TX_RATIO_DT_H_TH_HIGH +227 0x0000 //TX_RATIO_DT_L0_TH +228 0x2000 //TX_B_POST_FILT_ECHO_L +229 0x2000 //TX_B_POST_FILT_ECHO_H +230 0x0200 //TX_MIN_G_CTRL_ECHO +231 0x7FFF //TX_B_LESSCUT_RTO_ECHO +232 0x0000 //TX_EPD_OFFSET_00 +233 0x0000 //TX_EPD_OFFST_01 +234 0x0000 //TX_RATIO_DT_L0_TH_HIGH +235 0x3A98 //TX_RATIO_DT_H_TH_CUT +236 0x7FFF //TX_MIN_EQ_RE_EST_13 +237 0x0000 //TX_DTD_THR1_7 +238 0x0000 //TX_DTD_THR2_7 +239 0x0800 //TX_DT_RESRV_7 +240 0x0800 //TX_DT_RESRV_8 +241 0x0000 //TX_DT_RESRV_9 +242 0xF800 //TX_THR_SN_EST_0 +243 0xF800 //TX_THR_SN_EST_1 +244 0xFA00 //TX_THR_SN_EST_2 +245 0xF900 //TX_THR_SN_EST_3 +246 0xF900 //TX_THR_SN_EST_4 +247 0xFA00 //TX_THR_SN_EST_5 +248 0xF800 //TX_THR_SN_EST_6 +249 0xF700 //TX_THR_SN_EST_7 +250 0x0000 //TX_DELTA_THR_SN_EST_0 +251 0x0100 //TX_DELTA_THR_SN_EST_1 +252 0x0200 //TX_DELTA_THR_SN_EST_2 +253 0x01A0 //TX_DELTA_THR_SN_EST_3 +254 0x0100 //TX_DELTA_THR_SN_EST_4 +255 0x0000 //TX_DELTA_THR_SN_EST_5 +256 0x01A0 //TX_DELTA_THR_SN_EST_6 +257 0x0200 //TX_DELTA_THR_SN_EST_7 +258 0x4000 //TX_LAMBDA_NN_EST_0 +259 0x3000 //TX_LAMBDA_NN_EST_1 +260 0x4000 //TX_LAMBDA_NN_EST_2 +261 0x3000 //TX_LAMBDA_NN_EST_3 +262 0x3000 //TX_LAMBDA_NN_EST_4 +263 0x4000 //TX_LAMBDA_NN_EST_5 +264 0x4000 //TX_LAMBDA_NN_EST_6 +265 0x4000 //TX_LAMBDA_NN_EST_7 +266 0x0400 //TX_N_SN_EST +267 0x001E //TX_INBEAM_T +268 0x0041 //TX_INBEAMHOLDT +269 0x2000 //TX_G_STRICT +270 0x0000 //TX_EQ_THR_BF +271 0x799A //TX_LAMBDA_EQ_BF +272 0x3000 //TX_NE_RTO_TH +273 0x1000 //TX_NE_RTO_TH_L +274 0x3000 //TX_MAINREFRTOH_TH_H +275 0x1000 //TX_MAINREFRTOH_TH_L +276 0x3000 //TX_MAINREFRTO_TH_H +277 0x1000 //TX_MAINREFRTO_TH_L +278 0x0200 //TX_MAINREFRTO_TH_EQ +279 0x4000 //TX_B_POST_FLT_0 +280 0x4000 //TX_B_POST_FLT_1 +281 0x0014 //TX_NS_LVL_CTRL_0 +282 0x0019 //TX_NS_LVL_CTRL_1 +283 0x001B //TX_NS_LVL_CTRL_2 +284 0x0017 //TX_NS_LVL_CTRL_3 +285 0x0019 //TX_NS_LVL_CTRL_4 +286 0x0014 //TX_NS_LVL_CTRL_5 +287 0x001B //TX_NS_LVL_CTRL_6 +288 0x0010 //TX_NS_LVL_CTRL_7 +289 0x0010 //TX_MIN_GAIN_S_0 +290 0x000C //TX_MIN_GAIN_S_1 +291 0x0010 //TX_MIN_GAIN_S_2 +292 0x0010 //TX_MIN_GAIN_S_3 +293 0x000C //TX_MIN_GAIN_S_4 +294 0x0014 //TX_MIN_GAIN_S_5 +295 0x000C //TX_MIN_GAIN_S_6 +296 0x0014 //TX_MIN_GAIN_S_7 +297 0x5000 //TX_NMOS_SUP +298 0x0000 //TX_NS_MAX_PRI_SNR_TH +299 0x0000 //TX_NMOS_SUP_MENSA +300 0x4000 //TX_SNRI_SUP_0 +301 0x4000 //TX_SNRI_SUP_1 +302 0x4000 //TX_SNRI_SUP_2 +303 0x4000 //TX_SNRI_SUP_3 +304 0x4000 //TX_SNRI_SUP_4 +305 0x7FFF //TX_SNRI_SUP_5 +306 0x4000 //TX_SNRI_SUP_6 +307 0x3000 //TX_SNRI_SUP_7 +308 0x3000 //TX_THR_LFNS +309 0x001A //TX_G_LFNS +310 0x09C4 //TX_GAIN0_NTH +311 0x000A //TX_MUSIC_MORENS +312 0x7FFF //TX_A_POST_FILT_0 +313 0x2000 //TX_A_POST_FILT_1 +314 0x2000 //TX_A_POST_FILT_S_0 +315 0x2000 //TX_A_POST_FILT_S_1 +316 0x1000 //TX_A_POST_FILT_S_2 +317 0x2000 //TX_A_POST_FILT_S_3 +318 0x6000 //TX_A_POST_FILT_S_4 +319 0x2000 //TX_A_POST_FILT_S_5 +320 0x7000 //TX_A_POST_FILT_S_6 +321 0x7000 //TX_A_POST_FILT_S_7 +322 0x4000 //TX_B_POST_FILT_0 +323 0x2000 //TX_B_POST_FILT_1 +324 0x5000 //TX_B_POST_FILT_2 +325 0x4000 //TX_B_POST_FILT_3 +326 0x4000 //TX_B_POST_FILT_4 +327 0x4000 //TX_B_POST_FILT_5 +328 0x4000 //TX_B_POST_FILT_6 +329 0x2000 //TX_B_POST_FILT_7 +330 0x7FFF //TX_B_LESSCUT_RTO_S_0 +331 0x1000 //TX_B_LESSCUT_RTO_S_1 +332 0x1000 //TX_B_LESSCUT_RTO_S_2 +333 0x1000 //TX_B_LESSCUT_RTO_S_3 +334 0x1000 //TX_B_LESSCUT_RTO_S_4 +335 0x1000 //TX_B_LESSCUT_RTO_S_5 +336 0x1000 //TX_B_LESSCUT_RTO_S_6 +337 0x1000 //TX_B_LESSCUT_RTO_S_7 +338 0x7E14 //TX_LAMBDA_PFILT +339 0x7C29 //TX_LAMBDA_PFILT_S_0 +340 0x7200 //TX_LAMBDA_PFILT_S_1 +341 0x7800 //TX_LAMBDA_PFILT_S_2 +342 0x7400 //TX_LAMBDA_PFILT_S_3 +343 0x7200 //TX_LAMBDA_PFILT_S_4 +344 0x7C29 //TX_LAMBDA_PFILT_S_5 +345 0x7C29 //TX_LAMBDA_PFILT_S_6 +346 0x7C29 //TX_LAMBDA_PFILT_S_7 +347 0x0200 //TX_K_PEPPER +348 0x0800 //TX_A_PEPPER +349 0x0C80 //TX_K_PEPPER_HF +350 0x0400 //TX_A_PEPPER_HF +351 0x0001 //TX_HMNC_BST_FLG +352 0x4000 //TX_HMNC_BST_THR +353 0x0800 //TX_DT_BINVAD_TH_0 +354 0x0800 //TX_DT_BINVAD_TH_1 +355 0x0800 //TX_DT_BINVAD_TH_2 +356 0x0800 //TX_DT_BINVAD_TH_3 +357 0x0000 //TX_DT_BINVAD_ENDF +358 0x1000 //TX_C_POST_FLT_DT +359 0x7FFF //TX_NS_B_POST_FLT_LESSCUT +360 0x0100 //TX_DT_BOOST +361 0x0000 //TX_BF_SGRAD_FLG +362 0x0005 //TX_BF_DVG_TH +363 0x001E //TX_SN_C_F +364 0x0000 //TX_K_APT +365 0x0001 //TX_NOISEDET +366 0x0190 //TX_NDETCT +367 0x0004 //TX_NOISE_TH_0 +368 0x1B58 //TX_NOISE_TH_0_2 +369 0x2134 //TX_NOISE_TH_0_3 +370 0x0320 //TX_NOISE_TH_1 +371 0x022C //TX_NOISE_TH_2 +372 0x2260 //TX_NOISE_TH_3 +373 0x6B6C //TX_NOISE_TH_4 +374 0x7FFF //TX_NOISE_TH_5 +375 0x7FFF //TX_NOISE_TH_5_2 +376 0x0000 //TX_NOISE_TH_5_3 +377 0x0000 //TX_NOISE_TH_5_4 +378 0x07D0 //TX_NOISE_TH_6 +379 0x0004 //TX_MINENOISE_TH +380 0xD508 //TX_MORENS_TFMASK_TH +381 0x0001 //TX_DRC_QUIET_FLOOR +382 0x6D60 //TX_RATIODTL_CUT_TH +383 0x0DAC //TX_DT_CUT_K1 +384 0x00A5 //TX_OUT_ENER_S_TH_CLEAN +385 0x00A5 //TX_OUT_ENER_S_TH_LESSCLEAN +386 0x00A5 //TX_OUT_ENER_S_TH_NOISY +387 0x0029 //TX_OUT_ENER_TH_NOISE +388 0x00CE //TX_OUT_ENER_TH_SPEECH +389 0x2000 //TX_SN_NPB_GAIN +390 0x0000 //TX_NN_NPB_GAIN +391 0x3000 //TX_POST_MASK_SUP_HSNE +392 0x07D0 //TX_TAIL_DET_TH +393 0x4000 //TX_B_LESSCUT_RTO_WTA +394 0x0000 //TX_MEL_G_R +395 0x0080 //TX_SUPHIGH_TH +396 0x0000 //TX_MASK_G_R +397 0x0002 //TX_EXTRA_NS_L +398 0x1800 //TX_C_POST_FLT_MASK +399 0x7FFF //TX_A_POST_FLT_WNS +400 0x0148 //TX_MIN_G_LOW300HZ +401 0x0001 //TX_MAXLEVEL_CNG +402 0x00B4 //TX_STN_NOISE_TH +403 0x4000 //TX_POST_MASK_SUP +404 0x7FFF //TX_POST_MASK_ADJUST +405 0x000A //TX_NS_ENOISE_MIC0_TH +406 0x0004 //TX_MINENOISE_MIC0_TH +407 0x0014 //TX_MINENOISE_MIC0_S_TH +408 0x4900 //TX_MIN_G_CTRL_SSNS +409 0x0400 //TX_METAL_RTO_THR +410 0x0FA0 //TX_NS_FP_K_METAL +411 0x3A98 //TX_NOISEDET_BOOST_TH +412 0x0FA0 //TX_NSMOOTH_TH +413 0x0000 //TX_NS_RESRV_8 +414 0x1800 //TX_RHO_UPB +415 0x2328 //TX_N_HOLD_HS +416 0x006E //TX_N_RHO_BFR0 +417 0x7FFF //TX_LAMBDA_ARSP_EST +418 0x0100 //TX_EXTRA_GAIN_MICBLOCK +419 0x0333 //TX_THR_STD_NSR +420 0x019A //TX_THR_STD_PLH +421 0x03E8 //TX_N_HOLD_STD +422 0x0066 //TX_THR_STD_RHO +423 0x4000 //TX_BF_RESET_THR_HS +424 0x0CCD //TX_SB_RTO_MEAN_TH +425 0x0280 //TX_SB_RHO_MEAN_TH_NTALK +426 0x3800 //TX_SB_RTO_MEAN_TH_ABN +427 0x2EE0 //TX_SB_RTO_MEAN_TH_RUB +428 0x0100 //TX_WTA_EN_RTO_TH +429 0x1400 //TX_TOP_ENER_TH_F +430 0x0100 //TX_DESIRED_TALK_HOLDT +431 0x0800 //TX_MIC_BLOCK_FACTOR +432 0x0000 //TX_NSEST_BFRLRNRDC +433 0x0000 //TX_THR_POST_FLT_HS +434 0x0010 //TX_HS_VAD_BIN +435 0x2666 //TX_THR_VAD_HS +436 0x2CCD //TX_MEAN_RTO_MIN_TH2 +437 0x0032 //TX_SILENCE_T +438 0x0000 //TX_A_POST_FLT_WTA +439 0x799A //TX_LAMBDA_PFLT_WTA +440 0x099A //TX_SB_RHO_MEAN2_TH +441 0x0666 //TX_SB_RHO_MEAN3_TH +442 0x0000 //TX_HS_RESRV_4 +443 0x0000 //TX_HS_RESRV_5 +444 0x003C //TX_DOA_VAD_THR_1 +445 0x003C //TX_DOA_VAD_THR_2 +446 0x0028 //TX_DOA_VAD_THR1_0 +447 0x0028 //TX_DOA_VAD_THR1_1 +448 0x0000 //TX_SRC_DOA_RNG_LOW_0A +449 0x00B4 //TX_SRC_DOA_RNG_HIGH_0A +450 0x005A //TX_DFLT_SRC_DOA_0A +451 0x0000 //TX_SRC_DOA_RNG_LOW_0B +452 0x0000 //TX_SRC_DOA_RNG_HIGH_0B +453 0x0000 //TX_DFLT_SRC_DOA_0B +454 0x0000 //TX_SRC_DOA_RNG_LOW_0C +455 0x0000 //TX_SRC_DOA_RNG_HIGH_0C +456 0x0000 //TX_DFLT_SRC_DOA_0C +457 0x0000 //TX_SRC_DOA_RNG_LOW_0D +458 0x0000 //TX_SRC_DOA_RNG_HIGH_0D +459 0x0000 //TX_DFLT_SRC_DOA_0D +460 0x0000 //TX_SRC_DOA_RNG_LOW_1A +461 0x00B4 //TX_SRC_DOA_RNG_HIGH_1A +462 0x005A //TX_DFLT_SRC_DOA_1A +463 0x0000 //TX_SRC_DOA_RNG_LOW_1B +464 0x00B4 //TX_SRC_DOA_RNG_HIGH_1B +465 0x005A //TX_DFLT_SRC_DOA_1B +466 0x0000 //TX_SRC_DOA_RNG_LOW_1C +467 0x00B4 //TX_SRC_DOA_RNG_HIGH_1C +468 0x005A //TX_DFLT_SRC_DOA_1C +469 0x0000 //TX_SRC_DOA_RNG_LOW_1D +470 0x00B4 //TX_SRC_DOA_RNG_HIGH_1D +471 0x005A //TX_DFLT_SRC_DOA_1D +472 0x0100 //TX_BF_HOLDOFF_T +473 0x7FFF //TX_DOA_COST_FACTOR +474 0x0D9A //TX_MAINTOREFR_TH0 +475 0x071C //TX_DOA_TRK_THR +476 0x012C //TX_DOA_TRACK_HT +477 0x0200 //TX_N1_HOLD_HF +478 0x0100 //TX_N2_HOLD_HF +479 0x2A3D //TX_BF_RESET_THR_HF +480 0x7333 //TX_DOA_SMOOTH +481 0x0800 //TX_MU_BF +482 0x0800 //TX_BF_MU_LF_B2 +483 0x0040 //TX_BF_FC_END_BIN_B2 +484 0x0020 //TX_BF_FC_END_BIN +485 0x0000 //TX_HF_RESRV_25 +486 0x0000 //TX_HF_RESRV_26 +487 0x0007 //TX_N_DOA_SEED +488 0x0001 //TX_FINE_DOA_SEARCH_FLG +489 0x0000 //TX_HF_RESRV_27 +490 0x038E //TX_DLT_SRC_DOA_RNG +491 0x0200 //TX_BF_MU_LF +492 0x0000 //TX_DFLT_SRC_LOC_0 +493 0x7FFF //TX_DFLT_SRC_LOC_1 +494 0x0000 //TX_DFLT_SRC_LOC_2 +495 0x038E //TX_DOA_TRACK_VADTH +496 0x0000 //TX_DOA_TRACK_NEW +497 0x01E0 //TX_NOR_OFF_THR +498 0x7C00 //TX_MORE_ON_700HZ_THR +499 0x2000 //TX_MU_BF_ADPT_NS +500 0x0000 //TX_ADAPT_LEN +501 0x6666 //TX_MORE_SNS +502 0x0000 //TX_NOR_OFF_TH1 +503 0x0000 //TX_WIDE_MASK_TH +504 0xD333 //TX_SUBSNRATIOHIGH4MEANBCK_THR +505 0x6000 //TX_C_POST_FLT_CUT +506 0x2000 //TX_RADIODTLV +507 0x0320 //TX_POWER_LINEIN_TH +508 0x0014 //TX_FE_VADCOUNT_TH_FC +509 0x000A //TX_ECHO_SUPP_FC +510 0x0C80 //TX_ECHO_TH +511 0x6666 //TX_MIC_TO_BFGAIN +512 0x0000 //TX_MICTOBFGAIN0 +513 0x0000 //TX_FASTMUE_TH +514 0x3000 //TX_DEREVERB_LF_MU +515 0x34CD //TX_DEREVERB_HF_MU +516 0x0007 //TX_DEREVERB_DELAY +517 0x0004 //TX_DEREVERB_COEF_LEN +518 0x0003 //TX_DEREVERB_DNR +519 0x0000 //TX_DEREVERB_ALPHA +520 0x0000 //TX_DEREVERB_BETA +521 0x3A98 //TX_GSC_RTOL_TH +522 0x3A98 //TX_GSC_RTOH_TH +523 0x6000 //TX_WIDE2_MEANHTH +524 0x0000 //TX_DR_RESRV_5 +525 0x0000 //TX_DR_RESRV_6 +526 0x0000 //TX_DR_RESRV_7 +527 0x0000 //TX_DR_RESRV_8 +528 0x1333 //TX_WIND_MARK_TH +529 0x399A //TX_CORR_THR +530 0x0004 //TX_SNR_THR +531 0x0010 //TX_ENGY_THR +532 0x1770 //TX_CORR_HIGH_TH +533 0x6000 //TX_ENGY_THR_2 +534 0x3400 //TX_MEAN_RTO_THR +535 0x0028 //TX_WNS_ENOISE_MIC0_TH +536 0x3000 //TX_RATIOMICL_TH +537 0x7FFF //TX_CALIG_HS +538 0x0000 //TX_LVL_CTRL +539 0x0014 //TX_WIND_SUPRTO +540 0x001A //TX_WNS_MIN_G +541 0x0600 //TX_WNS_B_POST_FLT +542 0x2800 //TX_RATIOMICH_TH +543 0xD120 //TX_WIND_INBEAM_L_TH +544 0x0FA0 //TX_WIND_INBEAM_H_TH +545 0x2000 //TX_WNS_RESRV_0 +546 0x59D8 //TX_WNS_RESRV_1 +547 0x0080 //TX_WNS_RESRV_2 +548 0x0000 //TX_WNS_RESRV_3 +549 0x0000 //TX_WNS_RESRV_4 +550 0x0000 //TX_WNS_RESRV_5 +551 0x0000 //TX_WNS_RESRV_6 +552 0x0000 //TX_BVE_NOISE_FLOOR_0 +553 0x0070 //TX_BVE_NOISE_FLOOR_1 +554 0x0070 //TX_BVE_NOISE_FLOOR_2 +555 0x0010 //TX_BVE_NOISE_FLOOR_3 +556 0x0070 //TX_BVE_NOISE_FLOOR_4 +557 0x00B0 //TX_BVE_NOISE_FLOOR_5 +558 0x0E66 //TX_BVE_NOISE_FLOOR_6 +559 0x0050 //TX_BVE_NOISE_FLOOR_7 +560 0x770A //TX_BVE_NOISE_FLOOR_8 +561 0x0000 //TX_BVE_NOISE_FLOOR_9 +562 0x0000 //TX_BVE_IN_N +563 0x0000 //TX_BVE_OUT_N +564 0x0000 //TX_BVE_MICALPHA_DOWN +565 0x0000 //TX_PB_RESRV_1 +566 0x0018 //TX_FDEQ_SUBNUM +567 0x6C60 //TX_FDEQ_GAIN_0 +568 0x584F //TX_FDEQ_GAIN_1 +569 0x4F4E //TX_FDEQ_GAIN_2 +570 0x474A //TX_FDEQ_GAIN_3 +571 0x433B //TX_FDEQ_GAIN_4 +572 0x3A40 //TX_FDEQ_GAIN_5 +573 0x4040 //TX_FDEQ_GAIN_6 +574 0x3631 //TX_FDEQ_GAIN_7 +575 0x2220 //TX_FDEQ_GAIN_8 +576 0x383C //TX_FDEQ_GAIN_9 +577 0x4848 //TX_FDEQ_GAIN_10 +578 0x4848 //TX_FDEQ_GAIN_11 +579 0x4848 //TX_FDEQ_GAIN_12 +580 0x4848 //TX_FDEQ_GAIN_13 +581 0x4848 //TX_FDEQ_GAIN_14 +582 0x4848 //TX_FDEQ_GAIN_15 +583 0x4848 //TX_FDEQ_GAIN_16 +584 0x4848 //TX_FDEQ_GAIN_17 +585 0x4848 //TX_FDEQ_GAIN_18 +586 0x4848 //TX_FDEQ_GAIN_19 +587 0x4848 //TX_FDEQ_GAIN_20 +588 0x4848 //TX_FDEQ_GAIN_21 +589 0x4848 //TX_FDEQ_GAIN_22 +590 0x4848 //TX_FDEQ_GAIN_23 +591 0x0202 //TX_FDEQ_BIN_0 +592 0x0104 //TX_FDEQ_BIN_1 +593 0x0502 //TX_FDEQ_BIN_2 +594 0x0202 //TX_FDEQ_BIN_3 +595 0x0504 //TX_FDEQ_BIN_4 +596 0x0708 //TX_FDEQ_BIN_5 +597 0x0808 //TX_FDEQ_BIN_6 +598 0x050E //TX_FDEQ_BIN_7 +599 0x0B0C //TX_FDEQ_BIN_8 +600 0x0F09 //TX_FDEQ_BIN_9 +601 0x0000 //TX_FDEQ_BIN_10 +602 0x0000 //TX_FDEQ_BIN_11 +603 0x0000 //TX_FDEQ_BIN_12 +604 0x0000 //TX_FDEQ_BIN_13 +605 0x0000 //TX_FDEQ_BIN_14 +606 0x0000 //TX_FDEQ_BIN_15 +607 0x0000 //TX_FDEQ_BIN_16 +608 0x0000 //TX_FDEQ_BIN_17 +609 0x0000 //TX_FDEQ_BIN_18 +610 0x0000 //TX_FDEQ_BIN_19 +611 0x0000 //TX_FDEQ_BIN_20 +612 0x0000 //TX_FDEQ_BIN_21 +613 0x0000 //TX_FDEQ_BIN_22 +614 0x0000 //TX_FDEQ_BIN_23 +615 0x0000 //TX_FDEQ_PADDING +616 0x0030 //TX_PREEQ_SUBNUM_MIC0 +617 0x4848 //TX_PREEQ_GAIN_MIC0_0 +618 0x4848 //TX_PREEQ_GAIN_MIC0_1 +619 0x4848 //TX_PREEQ_GAIN_MIC0_2 +620 0x4848 //TX_PREEQ_GAIN_MIC0_3 +621 0x4848 //TX_PREEQ_GAIN_MIC0_4 +622 0x4848 //TX_PREEQ_GAIN_MIC0_5 +623 0x4848 //TX_PREEQ_GAIN_MIC0_6 +624 0x4848 //TX_PREEQ_GAIN_MIC0_7 +625 0x4848 //TX_PREEQ_GAIN_MIC0_8 +626 0x4848 //TX_PREEQ_GAIN_MIC0_9 +627 0x4848 //TX_PREEQ_GAIN_MIC0_10 +628 0x4848 //TX_PREEQ_GAIN_MIC0_11 +629 0x4848 //TX_PREEQ_GAIN_MIC0_12 +630 0x4848 //TX_PREEQ_GAIN_MIC0_13 +631 0x4848 //TX_PREEQ_GAIN_MIC0_14 +632 0x4848 //TX_PREEQ_GAIN_MIC0_15 +633 0x4848 //TX_PREEQ_GAIN_MIC0_16 +634 0x4848 //TX_PREEQ_GAIN_MIC0_17 +635 0x4848 //TX_PREEQ_GAIN_MIC0_18 +636 0x4848 //TX_PREEQ_GAIN_MIC0_19 +637 0x4848 //TX_PREEQ_GAIN_MIC0_20 +638 0x4848 //TX_PREEQ_GAIN_MIC0_21 +639 0x4848 //TX_PREEQ_GAIN_MIC0_22 +640 0x4848 //TX_PREEQ_GAIN_MIC0_23 +641 0x251A //TX_PREEQ_BIN_MIC0_0 +642 0x0F0F //TX_PREEQ_BIN_MIC0_1 +643 0x0C08 //TX_PREEQ_BIN_MIC0_2 +644 0x0700 //TX_PREEQ_BIN_MIC0_3 +645 0x0000 //TX_PREEQ_BIN_MIC0_4 +646 0x0000 //TX_PREEQ_BIN_MIC0_5 +647 0x0000 //TX_PREEQ_BIN_MIC0_6 +648 0x0000 //TX_PREEQ_BIN_MIC0_7 +649 0x0000 //TX_PREEQ_BIN_MIC0_8 +650 0x0000 //TX_PREEQ_BIN_MIC0_9 +651 0x0000 //TX_PREEQ_BIN_MIC0_10 +652 0x0000 //TX_PREEQ_BIN_MIC0_11 +653 0x0000 //TX_PREEQ_BIN_MIC0_12 +654 0x0000 //TX_PREEQ_BIN_MIC0_13 +655 0x0000 //TX_PREEQ_BIN_MIC0_14 +656 0x0000 //TX_PREEQ_BIN_MIC0_15 +657 0x0000 //TX_PREEQ_BIN_MIC0_16 +658 0x0000 //TX_PREEQ_BIN_MIC0_17 +659 0x0000 //TX_PREEQ_BIN_MIC0_18 +660 0x0000 //TX_PREEQ_BIN_MIC0_19 +661 0x0000 //TX_PREEQ_BIN_MIC0_20 +662 0x0000 //TX_PREEQ_BIN_MIC0_21 +663 0x0000 //TX_PREEQ_BIN_MIC0_22 +664 0x0000 //TX_PREEQ_BIN_MIC0_23 +665 0x0030 //TX_PREEQ_SUBNUM_MIC1 +666 0x4848 //TX_PREEQ_GAIN_MIC1_0 +667 0x4848 //TX_PREEQ_GAIN_MIC1_1 +668 0x4848 //TX_PREEQ_GAIN_MIC1_2 +669 0x4848 //TX_PREEQ_GAIN_MIC1_3 +670 0x4848 //TX_PREEQ_GAIN_MIC1_4 +671 0x4848 //TX_PREEQ_GAIN_MIC1_5 +672 0x4A4A //TX_PREEQ_GAIN_MIC1_6 +673 0x4B4B //TX_PREEQ_GAIN_MIC1_7 +674 0x4D4E //TX_PREEQ_GAIN_MIC1_8 +675 0x4848 //TX_PREEQ_GAIN_MIC1_9 +676 0x4848 //TX_PREEQ_GAIN_MIC1_10 +677 0x4848 //TX_PREEQ_GAIN_MIC1_11 +678 0x4848 //TX_PREEQ_GAIN_MIC1_12 +679 0x4848 //TX_PREEQ_GAIN_MIC1_13 +680 0x4848 //TX_PREEQ_GAIN_MIC1_14 +681 0x4848 //TX_PREEQ_GAIN_MIC1_15 +682 0x4848 //TX_PREEQ_GAIN_MIC1_16 +683 0x4848 //TX_PREEQ_GAIN_MIC1_17 +684 0x4848 //TX_PREEQ_GAIN_MIC1_18 +685 0x4848 //TX_PREEQ_GAIN_MIC1_19 +686 0x4848 //TX_PREEQ_GAIN_MIC1_20 +687 0x4848 //TX_PREEQ_GAIN_MIC1_21 +688 0x4848 //TX_PREEQ_GAIN_MIC1_22 +689 0x4848 //TX_PREEQ_GAIN_MIC1_23 +690 0x0202 //TX_PREEQ_BIN_MIC1_0 +691 0x0203 //TX_PREEQ_BIN_MIC1_1 +692 0x0303 //TX_PREEQ_BIN_MIC1_2 +693 0x0304 //TX_PREEQ_BIN_MIC1_3 +694 0x0405 //TX_PREEQ_BIN_MIC1_4 +695 0x0506 //TX_PREEQ_BIN_MIC1_5 +696 0x0708 //TX_PREEQ_BIN_MIC1_6 +697 0x090A //TX_PREEQ_BIN_MIC1_7 +698 0x0B0C //TX_PREEQ_BIN_MIC1_8 +699 0x0D0E //TX_PREEQ_BIN_MIC1_9 +700 0x0000 //TX_PREEQ_BIN_MIC1_10 +701 0x0000 //TX_PREEQ_BIN_MIC1_11 +702 0x0000 //TX_PREEQ_BIN_MIC1_12 +703 0x0000 //TX_PREEQ_BIN_MIC1_13 +704 0x0000 //TX_PREEQ_BIN_MIC1_14 +705 0x0000 //TX_PREEQ_BIN_MIC1_15 +706 0x0000 //TX_PREEQ_BIN_MIC1_16 +707 0x0000 //TX_PREEQ_BIN_MIC1_17 +708 0x0000 //TX_PREEQ_BIN_MIC1_18 +709 0x0000 //TX_PREEQ_BIN_MIC1_19 +710 0x0000 //TX_PREEQ_BIN_MIC1_20 +711 0x0000 //TX_PREEQ_BIN_MIC1_21 +712 0x0000 //TX_PREEQ_BIN_MIC1_22 +713 0x0000 //TX_PREEQ_BIN_MIC1_23 +714 0x0030 //TX_PREEQ_SUBNUM_MIC2 +715 0x4848 //TX_PREEQ_GAIN_MIC2_0 +716 0x4848 //TX_PREEQ_GAIN_MIC2_1 +717 0x4848 //TX_PREEQ_GAIN_MIC2_2 +718 0x4848 //TX_PREEQ_GAIN_MIC2_3 +719 0x4848 //TX_PREEQ_GAIN_MIC2_4 +720 0x4848 //TX_PREEQ_GAIN_MIC2_5 +721 0x4848 //TX_PREEQ_GAIN_MIC2_6 +722 0x4848 //TX_PREEQ_GAIN_MIC2_7 +723 0x4848 //TX_PREEQ_GAIN_MIC2_8 +724 0x4848 //TX_PREEQ_GAIN_MIC2_9 +725 0x4848 //TX_PREEQ_GAIN_MIC2_10 +726 0x4848 //TX_PREEQ_GAIN_MIC2_11 +727 0x4848 //TX_PREEQ_GAIN_MIC2_12 +728 0x4848 //TX_PREEQ_GAIN_MIC2_13 +729 0x4848 //TX_PREEQ_GAIN_MIC2_14 +730 0x4848 //TX_PREEQ_GAIN_MIC2_15 +731 0x4848 //TX_PREEQ_GAIN_MIC2_16 +732 0x4848 //TX_PREEQ_GAIN_MIC2_17 +733 0x4848 //TX_PREEQ_GAIN_MIC2_18 +734 0x4848 //TX_PREEQ_GAIN_MIC2_19 +735 0x4848 //TX_PREEQ_GAIN_MIC2_20 +736 0x4848 //TX_PREEQ_GAIN_MIC2_21 +737 0x4848 //TX_PREEQ_GAIN_MIC2_22 +738 0x4848 //TX_PREEQ_GAIN_MIC2_23 +739 0x0608 //TX_PREEQ_BIN_MIC2_0 +740 0x0808 //TX_PREEQ_BIN_MIC2_1 +741 0x0808 //TX_PREEQ_BIN_MIC2_2 +742 0x0808 //TX_PREEQ_BIN_MIC2_3 +743 0x0808 //TX_PREEQ_BIN_MIC2_4 +744 0x0808 //TX_PREEQ_BIN_MIC2_5 +745 0x0808 //TX_PREEQ_BIN_MIC2_6 +746 0x0808 //TX_PREEQ_BIN_MIC2_7 +747 0x0808 //TX_PREEQ_BIN_MIC2_8 +748 0x0808 //TX_PREEQ_BIN_MIC2_9 +749 0x0808 //TX_PREEQ_BIN_MIC2_10 +750 0x0808 //TX_PREEQ_BIN_MIC2_11 +751 0x0808 //TX_PREEQ_BIN_MIC2_12 +752 0x0808 //TX_PREEQ_BIN_MIC2_13 +753 0x0808 //TX_PREEQ_BIN_MIC2_14 +754 0x0200 //TX_PREEQ_BIN_MIC2_15 +755 0x0000 //TX_PREEQ_BIN_MIC2_16 +756 0x0000 //TX_PREEQ_BIN_MIC2_17 +757 0x0000 //TX_PREEQ_BIN_MIC2_18 +758 0x0000 //TX_PREEQ_BIN_MIC2_19 +759 0x0000 //TX_PREEQ_BIN_MIC2_20 +760 0x0000 //TX_PREEQ_BIN_MIC2_21 +761 0x0000 //TX_PREEQ_BIN_MIC2_22 +762 0x0000 //TX_PREEQ_BIN_MIC2_23 +763 0x0006 //TX_MASKING_ABILITY +764 0x0800 //TX_NND_WEIGHT +765 0x0065 //TX_MIC_CALIBRATION_0 +766 0x0065 //TX_MIC_CALIBRATION_1 +767 0x0065 //TX_MIC_CALIBRATION_2 +768 0x0065 //TX_MIC_CALIBRATION_3 +769 0x0044 //TX_MIC_PWR_BIAS_0 +770 0x0044 //TX_MIC_PWR_BIAS_1 +771 0x0044 //TX_MIC_PWR_BIAS_2 +772 0x0044 //TX_MIC_PWR_BIAS_3 +773 0x0000 //TX_GAIN_LIMIT_0 +774 0x0000 //TX_GAIN_LIMIT_1 +775 0x0007 //TX_GAIN_LIMIT_2 +776 0x0007 //TX_GAIN_LIMIT_3 +777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN +778 0x7FDE //TX_BVE_VAD0_ALPHAUP +779 0x7F3A //TX_BVE_VAD0_ALPHADOWN +780 0x2000 //TX_BVE_GAINWEIGHT_NOFEVADLI +781 0x7F5B //TX_BVE_FEVADLI_ALPHA +782 0x7F19 //TX_BVE_NOVAD0_ALPHAUP +783 0x1000 //TX_TDDRC_ALPHA_UP_01 +784 0x1000 //TX_TDDRC_ALPHA_UP_02 +785 0x1000 //TX_TDDRC_ALPHA_UP_03 +786 0x1000 //TX_TDDRC_ALPHA_UP_04 +787 0x7EB8 //TX_TDDRC_ALPHA_DWN_01 +788 0x7EB8 //TX_TDDRC_ALPHA_DWN_02 +789 0x7EB8 //TX_TDDRC_ALPHA_DWN_03 +790 0x7EB8 //TX_TDDRC_ALPHA_DWN_04 +791 0x7FFF //TX_TDDRC_TD_DRC_LIMIT +792 0x0800 //TX_TDDRC_POST_LIMIT_GAIN +793 0x0000 //TX_TDDRC_RESRV_0 +794 0x0000 //TX_TDDRC_RESRV_1 +795 0x0018 //TX_FDDRC_BAND_MARGIN_0 +796 0x0030 //TX_FDDRC_BAND_MARGIN_1 +797 0x0050 //TX_FDDRC_BAND_MARGIN_2 +798 0x0080 //TX_FDDRC_BAND_MARGIN_3 +799 0x0007 //TX_FDDRC_BLOCK_EXP +800 0x5000 //TX_FDDRC_THRD_2_0 +801 0x5000 //TX_FDDRC_THRD_2_1 +802 0x5000 //TX_FDDRC_THRD_2_2 +803 0x5000 //TX_FDDRC_THRD_2_3 +804 0x6400 //TX_FDDRC_THRD_3_0 +805 0x6400 //TX_FDDRC_THRD_3_1 +806 0x6400 //TX_FDDRC_THRD_3_2 +807 0x6400 //TX_FDDRC_THRD_3_3 +808 0x2000 //TX_FDDRC_SLANT_0_0 +809 0x2000 //TX_FDDRC_SLANT_0_1 +810 0x2000 //TX_FDDRC_SLANT_0_2 +811 0x2000 //TX_FDDRC_SLANT_0_3 +812 0x5333 //TX_FDDRC_SLANT_1_0 +813 0x5333 //TX_FDDRC_SLANT_1_1 +814 0x5333 //TX_FDDRC_SLANT_1_2 +815 0x5333 //TX_FDDRC_SLANT_1_3 +816 0x0010 //TX_DEADMIC_SILENCE_TH +817 0x0600 //TX_MIC_DEGRADE_TH +818 0x0078 //TX_DEADMIC_CNT +819 0x0078 //TX_MIC_DEGRADE_CNT +820 0x0000 //TX_FDDRC_RESRV_4 +821 0x0000 //TX_FDDRC_RESRV_5 +822 0x0000 //TX_FDDRC_RESRV_6 +823 0x7FFF //TX_KS_NOISEPASTE_FACTOR +824 0x0001 //TX_KS_CONFIG +825 0x7FFF //TX_KS_GAIN_MIN +826 0x0000 //TX_KS_RESRV_0 +827 0x0000 //TX_KS_RESRV_1 +828 0x0000 //TX_KS_RESRV_2 +829 0x7C00 //TX_LAMBDA_PKA_FP +830 0x2000 //TX_TPKA_FP +831 0x0080 //TX_MIN_G_FP +832 0x2000 //TX_MAX_G_FP +833 0x0FA0 //TX_FFP_FP_K_METAL +834 0x4000 //TX_A_POST_FLT_FP +835 0x0F5C //TX_RTO_OUTBEAM_TH +836 0x4CCD //TX_TPKA_FP_THD +837 0x0000 //TX_MAX_G_FP_BLK +838 0x0000 //TX_FFP_FADEIN +839 0x0000 //TX_FFP_FADEOUT +840 0x0000 //TX_WHISPERCTH +841 0x0000 //TX_WHISPERHOLDT +842 0x0000 //TX_WHISP_ENTHH +843 0x0000 //TX_WHISP_ENTHL +844 0x0000 //TX_WHISP_RTOTH +845 0x0000 //TX_WHISP_RTOTH2 +846 0x0096 //TX_MUTE_PERIOD +847 0x0000 //TX_FADE_IN_PERIOD +848 0x0100 //TX_FFP_RESRV_2 +849 0x0020 //TX_FFP_RESRV_3 +850 0x0000 //TX_FFP_RESRV_4 +851 0x0000 //TX_FFP_RESRV_5 +852 0x0000 //TX_FFP_RESRV_6 +853 0x0002 //TX_FILTINDX +854 0x0000 //TX_TDDRC_THRD_0 +855 0x0010 //TX_TDDRC_THRD_1 +856 0x1500 //TX_TDDRC_THRD_2 +857 0x1500 //TX_TDDRC_THRD_3 +858 0x3000 //TX_TDDRC_SLANT_0 +859 0x6E00 //TX_TDDRC_SLANT_1 +860 0x1000 //TX_TDDRC_ALPHA_UP_00 +861 0x7EB8 //TX_TDDRC_ALPHA_DWN_00 +862 0x0000 //TX_TDDRC_HMNC_FLAG +863 0x199A //TX_TDDRC_HMNC_GAIN +864 0x0000 //TX_TDDRC_SMT_FLAG +865 0x0CCD //TX_TDDRC_SMT_W +866 0x0531 //TX_TDDRC_DRC_GAIN +867 0x7FFF //TX_TDDRC_LMT_THRD +868 0x0000 //TX_TDDRC_LMT_ALPHA +869 0x0000 //TX_TFMASKLTH +870 0x0000 //TX_TFMASKLTHL +871 0x0CCD //TX_TFMASKHTH +872 0x0CCD //TX_TFMASKLTH_BINVAD +873 0xF333 //TX_TFMASKLTH_NS_EST +874 0xF800 //TX_TFMASKLTH_DOA +875 0x0CCD //TX_TFMASKTH_BLESSCUT +876 0x1000 //TX_B_LESSCUT_RTO_MASK +877 0x3800 //TX_SB_RHO_MEAN_TH_ABN +878 0x2000 //TX_B_POST_FLT_MASK +879 0x0000 //TX_B_POST_FLT_MASK1 +880 0x6333 //TX_GAIN_WIND_MASK +881 0x7FFF //TX_TFMASK_BFSTRICT_MUSIC +882 0x0000 //TX_TFMASK_BFSTRICT_NOMUSIC +883 0x7333 //TX_FASTNS_OUTIN_TH +884 0x0CCD //TX_FASTNS_TFMASK_TH +885 0x0CCD //TX_FASTNS_TFMASKBIN_TH1 +886 0x0CCD //TX_FASTNS_TFMASKBIN_TH2 +887 0x0CCD //TX_FASTNS_TFMASKBIN_TH3 +888 0x0028 //TX_FASTNS_ARSPC_TH +889 0xC000 //TX_FASTNS_MASK5_TH +890 0x0810 //TX_POSTSSA_MIN_G_VR_MASK +891 0x1000 //TX_A_LESSCUT_RTO_MASK +892 0x1770 //TX_FASTNS_NOISETH +893 0xC000 //TX_FASTNS_SSA_THLFL +894 0xC000 //TX_FASTNS_SSA_THHFL +895 0xCCCC //TX_FASTNS_SSA_THLFH +896 0xD999 //TX_FASTNS_SSA_THHFH +897 0x2329 //TX_SENDFUNC_REG_MICMUTE +898 0x0010 //TX_SENDFUNC_REG_MICMUTE1 +899 0x0320 //TX_MICMUTE_RATIO_THR +900 0x00A0 //TX_MICMUTE_AMP_THR +901 0x0004 //TX_MICMUTE_HPF_IND +902 0x00C0 //TX_MICMUTE_LOG_EYR_TH +903 0x0012 //TX_MICMUTE_CVG_TIME +904 0x0008 //TX_MICMUTE_RELEASE_TIME +905 0x0E00 //TX_MIC_VOLUME_MIC0MUTE +906 0x0000 //TX_MICMUTE_EPD_OFFSET_0 +907 0x0028 //TX_MICMUTE_FRQ_AEC_L +908 0x7999 //TX_MICMUTE_EAD_THR +909 0x7FFF //TX_MICMUTE_LAMBDA_CB_NLE +910 0x3000 //TX_MICMUTE_LAMBDA_RE_EST +911 0x7F00 //TX_DTD_THR1_MICMUTE_0 +912 0x7900 //TX_DTD_THR1_MICMUTE_1 +913 0x7FFF //TX_DTD_THR1_MICMUTE_2 +914 0x7FFF //TX_DTD_THR1_MICMUTE_3 +915 0x2000 //TX_DTD_THR2_MICMUTE_0 +916 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_0 +917 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_1 +918 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_2 +919 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_3 +920 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_4 +921 0x7FFF //TX_MICMUTE_C_POST_FLT +922 0x03E8 //TX_MICMUTE_DT_CUT_K +923 0x0001 //TX_MICMUTE_DT_CUT_THR +924 0x03E8 //TX_MICMUTE_DT_CUT_K2 +925 0x0001 //TX_MICMUTE_DT_CUT_THR2 +926 0x0064 //TX_MICMUTE_DT2_HOLD_N +927 0x1000 //TX_MICMUTE_RATIODTH_THCUT +928 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOL +929 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOH +930 0x0400 //TX_MICMUTE_C_POST_FLT_MASK +931 0x7999 //TX_MICMUTE_RATIODTL_CUT_TH +932 0x3E80 //TX_MICMUTE_DT_CUT_K1 +933 0x0800 //TX_MICMUTE_N2_SN_EST +934 0xFC00 //TX_MICMUTE_THR_SN_EST_0 +935 0x001C //TX_MICMUTE_MIN_G_CTRL_0 +936 0x6000 //TX_MICMUTE_A_POST_FILT_S_0 +937 0x7000 //TX_MICMUTE_B_POST_FILT_0 +938 0x2710 //TX_MIC1RUB_AMP_THR +939 0x7FFF //TX_MIC1MUTE_RATIO_THR +940 0x0001 //TX_MIC1MUTE_AMP_THR +941 0x0008 //TX_MIC1MUTE_CVG_TIME +942 0x0008 //TX_MIC1MUTE_RELEASE_TIME +943 0x05A0 //TX_AMS_RESRV_01 +944 0x3FFF //TX_AMS_RESRV_02 +945 0x7FFF //TX_AMS_RESRV_03 +946 0x0000 //TX_AMS_RESRV_04 +947 0x0000 //TX_AMS_RESRV_05 +948 0x0000 //TX_AMS_RESRV_06 +949 0x0000 //TX_AMS_RESRV_07 +950 0x0000 //TX_AMS_RESRV_08 +951 0x0000 //TX_AMS_RESRV_09 +952 0x0000 //TX_AMS_RESRV_10 +953 0x0000 //TX_AMS_RESRV_11 +954 0x0000 //TX_AMS_RESRV_12 +955 0x0000 //TX_AMS_RESRV_13 +956 0x0000 //TX_AMS_RESRV_14 +957 0x0000 //TX_AMS_RESRV_15 +958 0x0000 //TX_AMS_RESRV_16 +959 0x0000 //TX_AMS_RESRV_17 +960 0x0000 //TX_AMS_RESRV_18 +961 0x0000 //TX_AMS_RESRV_19 +#RX +0 0x000C //RX_RECVFUNC_MODE_0 +1 0x0000 //RX_RECVFUNC_MODE_1 +2 0x0000 //RX_SAMPLINGFREQ_SIG +3 0x0000 //RX_SAMPLINGFREQ_PROC +4 0x000A //RX_FRAME_SZ +5 0x0000 //RX_DELAY_OPT +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +10 0x0800 //RX_PGA +11 0x7FFF //RX_A_HP +12 0x4000 //RX_B_PE +13 0x7800 //RX_THR_PITCH_DET_0 +14 0x7000 //RX_THR_PITCH_DET_1 +15 0x6000 //RX_THR_PITCH_DET_2 +16 0x0008 //RX_PITCH_BFR_LEN +17 0x0003 //RX_SBD_PITCH_DET +18 0x0100 //RX_PP_RESRV_0 +19 0x0020 //RX_PP_RESRV_1 +20 0x0400 //RX_N_SN_EST +21 0x000C //RX_N2_SN_EST +22 0x0014 //RX_NS_LVL_CTRL +23 0xF800 //RX_THR_SN_EST +24 0x7E00 //RX_LAMBDA_PFILT +25 0x000A //RX_FENS_RESRV_0 +26 0x0190 //RX_FENS_RESRV_1 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +30 0x0002 //RX_EXTRA_NS_L +31 0x0800 //RX_EXTRA_NS_A +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +35 0x199A //RX_A_POST_FLT +36 0x0000 //RX_LMT_THRD +37 0x4000 //RX_LMT_ALPHA +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4A4C //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5A5C //RX_FDEQ_GAIN_7 +47 0x5C5C //RX_FDEQ_GAIN_8 +48 0x5C5C //RX_FDEQ_GAIN_9 +49 0x5C5C //RX_FDEQ_GAIN_10 +50 0x5C48 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0303 //RX_FDEQ_BIN_3 +67 0x0303 //RX_FDEQ_BIN_4 +68 0x0303 //RX_FDEQ_BIN_5 +69 0x0303 //RX_FDEQ_BIN_6 +70 0x0303 //RX_FDEQ_BIN_7 +71 0x0A0A //RX_FDEQ_BIN_8 +72 0x0A0E //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +111 0x0002 //RX_FILTINDX +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0360 //RX_TDDRC_DRC_GAIN +125 0x7C00 //RX_LAMBDA_PKA_FP +126 0x2000 //RX_TPKA_FP +127 0x2000 //RX_MIN_G_FP +128 0x0080 //RX_MAX_G_FP +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +131 0x0000 //RX_MAXLEVEL_CNG +132 0x3000 //RX_BWE_UV_TH +133 0x3000 //RX_BWE_UV_TH2 +134 0x1800 //RX_BWE_UV_TH3 +135 0x1000 //RX_BWE_V_TH +136 0x04CD //RX_BWE_GAIN1_V_TH1 +137 0x0F33 //RX_BWE_GAIN1_V_TH2 +138 0x7333 //RX_BWE_UV_EQ +139 0x199A //RX_BWE_V_EQ +140 0x7333 //RX_BWE_TONE_TH +141 0x0004 //RX_BWE_UV_HOLD_T +142 0x6CCD //RX_BWE_GAIN2_ALPHA +143 0x799A //RX_BWE_GAIN3_ALPHA +144 0x001E //RX_BWE_CUTOFF +145 0x3000 //RX_BWE_GAINFILL +146 0x3200 //RX_BWE_MAXTH_TONE +147 0x2000 //RX_BWE_EQ_0 +148 0x2000 //RX_BWE_EQ_1 +149 0x2000 //RX_BWE_EQ_2 +150 0x2000 //RX_BWE_EQ_3 +151 0x2000 //RX_BWE_EQ_4 +152 0x2000 //RX_BWE_EQ_5 +153 0x2000 //RX_BWE_EQ_6 +154 0x0000 //RX_BWE_RESRV_0 +155 0x0000 //RX_BWE_RESRV_1 +156 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0360 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4A4C //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5A5C //RX_FDEQ_GAIN_7 +47 0x5C5C //RX_FDEQ_GAIN_8 +48 0x5C5C //RX_FDEQ_GAIN_9 +49 0x5C5C //RX_FDEQ_GAIN_10 +50 0x5C48 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0303 //RX_FDEQ_BIN_3 +67 0x0303 //RX_FDEQ_BIN_4 +68 0x0303 //RX_FDEQ_BIN_5 +69 0x0303 //RX_FDEQ_BIN_6 +70 0x0303 //RX_FDEQ_BIN_7 +71 0x0A0A //RX_FDEQ_BIN_8 +72 0x0A0E //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0360 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4A4C //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5A5C //RX_FDEQ_GAIN_7 +47 0x5C5C //RX_FDEQ_GAIN_8 +48 0x5C5C //RX_FDEQ_GAIN_9 +49 0x5C5C //RX_FDEQ_GAIN_10 +50 0x5C48 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0303 //RX_FDEQ_BIN_3 +67 0x0303 //RX_FDEQ_BIN_4 +68 0x0303 //RX_FDEQ_BIN_5 +69 0x0303 //RX_FDEQ_BIN_6 +70 0x0303 //RX_FDEQ_BIN_7 +71 0x0A0A //RX_FDEQ_BIN_8 +72 0x0A0E //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0360 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4A4C //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5A5C //RX_FDEQ_GAIN_7 +47 0x5C5C //RX_FDEQ_GAIN_8 +48 0x5C5C //RX_FDEQ_GAIN_9 +49 0x5C5C //RX_FDEQ_GAIN_10 +50 0x5C48 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0303 //RX_FDEQ_BIN_3 +67 0x0303 //RX_FDEQ_BIN_4 +68 0x0303 //RX_FDEQ_BIN_5 +69 0x0303 //RX_FDEQ_BIN_6 +70 0x0303 //RX_FDEQ_BIN_7 +71 0x0A0A //RX_FDEQ_BIN_8 +72 0x0A0E //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0360 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4A4C //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5A5C //RX_FDEQ_GAIN_7 +47 0x5C5C //RX_FDEQ_GAIN_8 +48 0x5C5C //RX_FDEQ_GAIN_9 +49 0x5C5C //RX_FDEQ_GAIN_10 +50 0x5C48 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0303 //RX_FDEQ_BIN_3 +67 0x0303 //RX_FDEQ_BIN_4 +68 0x0303 //RX_FDEQ_BIN_5 +69 0x0303 //RX_FDEQ_BIN_6 +70 0x0303 //RX_FDEQ_BIN_7 +71 0x0A0A //RX_FDEQ_BIN_8 +72 0x0A0E //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0360 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4A4C //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5A5C //RX_FDEQ_GAIN_7 +47 0x5C5C //RX_FDEQ_GAIN_8 +48 0x5C5C //RX_FDEQ_GAIN_9 +49 0x5C5C //RX_FDEQ_GAIN_10 +50 0x5C48 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0303 //RX_FDEQ_BIN_3 +67 0x0303 //RX_FDEQ_BIN_4 +68 0x0303 //RX_FDEQ_BIN_5 +69 0x0303 //RX_FDEQ_BIN_6 +70 0x0303 //RX_FDEQ_BIN_7 +71 0x0A0A //RX_FDEQ_BIN_8 +72 0x0A0E //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0360 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4A4C //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5A5C //RX_FDEQ_GAIN_7 +47 0x5C5C //RX_FDEQ_GAIN_8 +48 0x5C5C //RX_FDEQ_GAIN_9 +49 0x5C5C //RX_FDEQ_GAIN_10 +50 0x5C48 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0303 //RX_FDEQ_BIN_3 +67 0x0303 //RX_FDEQ_BIN_4 +68 0x0303 //RX_FDEQ_BIN_5 +69 0x0303 //RX_FDEQ_BIN_6 +70 0x0303 //RX_FDEQ_BIN_7 +71 0x0A0A //RX_FDEQ_BIN_8 +72 0x0A0E //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0360 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4A4C //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5A5C //RX_FDEQ_GAIN_7 +47 0x5C5C //RX_FDEQ_GAIN_8 +48 0x5C5C //RX_FDEQ_GAIN_9 +49 0x5C5C //RX_FDEQ_GAIN_10 +50 0x5C48 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0303 //RX_FDEQ_BIN_3 +67 0x0303 //RX_FDEQ_BIN_4 +68 0x0303 //RX_FDEQ_BIN_5 +69 0x0303 //RX_FDEQ_BIN_6 +70 0x0303 //RX_FDEQ_BIN_7 +71 0x0A0A //RX_FDEQ_BIN_8 +72 0x0A0E //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#RX 2 +157 0x000C //RX_RECVFUNC_MODE_0 +158 0x0000 //RX_RECVFUNC_MODE_1 +159 0x0000 //RX_SAMPLINGFREQ_SIG +160 0x0000 //RX_SAMPLINGFREQ_PROC +161 0x000A //RX_FRAME_SZ +162 0x0000 //RX_DELAY_OPT +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +167 0x0800 //RX_PGA +168 0x7FFF //RX_A_HP +169 0x4000 //RX_B_PE +170 0x7800 //RX_THR_PITCH_DET_0 +171 0x7000 //RX_THR_PITCH_DET_1 +172 0x6000 //RX_THR_PITCH_DET_2 +173 0x0008 //RX_PITCH_BFR_LEN +174 0x0003 //RX_SBD_PITCH_DET +175 0x0100 //RX_PP_RESRV_0 +176 0x0020 //RX_PP_RESRV_1 +177 0x0400 //RX_N_SN_EST +178 0x000C //RX_N2_SN_EST +179 0x0014 //RX_NS_LVL_CTRL +180 0xF800 //RX_THR_SN_EST +181 0x7E00 //RX_LAMBDA_PFILT +182 0x000A //RX_FENS_RESRV_0 +183 0x0190 //RX_FENS_RESRV_1 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +187 0x0002 //RX_EXTRA_NS_L +188 0x0800 //RX_EXTRA_NS_A +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +192 0x199A //RX_A_POST_FLT +193 0x0000 //RX_LMT_THRD +194 0x4000 //RX_LMT_ALPHA +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4A4C //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5A5C //RX_FDEQ_GAIN_7 +204 0x5C5C //RX_FDEQ_GAIN_8 +205 0x5C5C //RX_FDEQ_GAIN_9 +206 0x5C5C //RX_FDEQ_GAIN_10 +207 0x5C48 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0303 //RX_FDEQ_BIN_3 +224 0x0303 //RX_FDEQ_BIN_4 +225 0x0303 //RX_FDEQ_BIN_5 +226 0x0303 //RX_FDEQ_BIN_6 +227 0x0303 //RX_FDEQ_BIN_7 +228 0x0A0A //RX_FDEQ_BIN_8 +229 0x0A0E //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +268 0x0002 //RX_FILTINDX +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0360 //RX_TDDRC_DRC_GAIN +282 0x7C00 //RX_LAMBDA_PKA_FP +283 0x2000 //RX_TPKA_FP +284 0x2000 //RX_MIN_G_FP +285 0x0080 //RX_MAX_G_FP +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +288 0x0000 //RX_MAXLEVEL_CNG +289 0x3000 //RX_BWE_UV_TH +290 0x3000 //RX_BWE_UV_TH2 +291 0x1800 //RX_BWE_UV_TH3 +292 0x1000 //RX_BWE_V_TH +293 0x04CD //RX_BWE_GAIN1_V_TH1 +294 0x0F33 //RX_BWE_GAIN1_V_TH2 +295 0x7333 //RX_BWE_UV_EQ +296 0x199A //RX_BWE_V_EQ +297 0x7333 //RX_BWE_TONE_TH +298 0x0004 //RX_BWE_UV_HOLD_T +299 0x6CCD //RX_BWE_GAIN2_ALPHA +300 0x799A //RX_BWE_GAIN3_ALPHA +301 0x001E //RX_BWE_CUTOFF +302 0x3000 //RX_BWE_GAINFILL +303 0x3200 //RX_BWE_MAXTH_TONE +304 0x2000 //RX_BWE_EQ_0 +305 0x2000 //RX_BWE_EQ_1 +306 0x2000 //RX_BWE_EQ_2 +307 0x2000 //RX_BWE_EQ_3 +308 0x2000 //RX_BWE_EQ_4 +309 0x2000 //RX_BWE_EQ_5 +310 0x2000 //RX_BWE_EQ_6 +311 0x0000 //RX_BWE_RESRV_0 +312 0x0000 //RX_BWE_RESRV_1 +313 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0360 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4A4C //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5A5C //RX_FDEQ_GAIN_7 +204 0x5C5C //RX_FDEQ_GAIN_8 +205 0x5C5C //RX_FDEQ_GAIN_9 +206 0x5C5C //RX_FDEQ_GAIN_10 +207 0x5C48 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0303 //RX_FDEQ_BIN_3 +224 0x0303 //RX_FDEQ_BIN_4 +225 0x0303 //RX_FDEQ_BIN_5 +226 0x0303 //RX_FDEQ_BIN_6 +227 0x0303 //RX_FDEQ_BIN_7 +228 0x0A0A //RX_FDEQ_BIN_8 +229 0x0A0E //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0360 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4A4C //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5A5C //RX_FDEQ_GAIN_7 +204 0x5C5C //RX_FDEQ_GAIN_8 +205 0x5C5C //RX_FDEQ_GAIN_9 +206 0x5C5C //RX_FDEQ_GAIN_10 +207 0x5C48 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0303 //RX_FDEQ_BIN_3 +224 0x0303 //RX_FDEQ_BIN_4 +225 0x0303 //RX_FDEQ_BIN_5 +226 0x0303 //RX_FDEQ_BIN_6 +227 0x0303 //RX_FDEQ_BIN_7 +228 0x0A0A //RX_FDEQ_BIN_8 +229 0x0A0E //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0360 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4A4C //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5A5C //RX_FDEQ_GAIN_7 +204 0x5C5C //RX_FDEQ_GAIN_8 +205 0x5C5C //RX_FDEQ_GAIN_9 +206 0x5C5C //RX_FDEQ_GAIN_10 +207 0x5C48 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0303 //RX_FDEQ_BIN_3 +224 0x0303 //RX_FDEQ_BIN_4 +225 0x0303 //RX_FDEQ_BIN_5 +226 0x0303 //RX_FDEQ_BIN_6 +227 0x0303 //RX_FDEQ_BIN_7 +228 0x0A0A //RX_FDEQ_BIN_8 +229 0x0A0E //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0360 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4A4C //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5A5C //RX_FDEQ_GAIN_7 +204 0x5C5C //RX_FDEQ_GAIN_8 +205 0x5C5C //RX_FDEQ_GAIN_9 +206 0x5C5C //RX_FDEQ_GAIN_10 +207 0x5C48 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0303 //RX_FDEQ_BIN_3 +224 0x0303 //RX_FDEQ_BIN_4 +225 0x0303 //RX_FDEQ_BIN_5 +226 0x0303 //RX_FDEQ_BIN_6 +227 0x0303 //RX_FDEQ_BIN_7 +228 0x0A0A //RX_FDEQ_BIN_8 +229 0x0A0E //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0360 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4A4C //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5A5C //RX_FDEQ_GAIN_7 +204 0x5C5C //RX_FDEQ_GAIN_8 +205 0x5C5C //RX_FDEQ_GAIN_9 +206 0x5C5C //RX_FDEQ_GAIN_10 +207 0x5C48 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0303 //RX_FDEQ_BIN_3 +224 0x0303 //RX_FDEQ_BIN_4 +225 0x0303 //RX_FDEQ_BIN_5 +226 0x0303 //RX_FDEQ_BIN_6 +227 0x0303 //RX_FDEQ_BIN_7 +228 0x0A0A //RX_FDEQ_BIN_8 +229 0x0A0E //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0360 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4A4C //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5A5C //RX_FDEQ_GAIN_7 +204 0x5C5C //RX_FDEQ_GAIN_8 +205 0x5C5C //RX_FDEQ_GAIN_9 +206 0x5C5C //RX_FDEQ_GAIN_10 +207 0x5C48 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0303 //RX_FDEQ_BIN_3 +224 0x0303 //RX_FDEQ_BIN_4 +225 0x0303 //RX_FDEQ_BIN_5 +226 0x0303 //RX_FDEQ_BIN_6 +227 0x0303 //RX_FDEQ_BIN_7 +228 0x0A0A //RX_FDEQ_BIN_8 +229 0x0A0E //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0360 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4A4C //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5A5C //RX_FDEQ_GAIN_7 +204 0x5C5C //RX_FDEQ_GAIN_8 +205 0x5C5C //RX_FDEQ_GAIN_9 +206 0x5C5C //RX_FDEQ_GAIN_10 +207 0x5C48 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0303 //RX_FDEQ_BIN_3 +224 0x0303 //RX_FDEQ_BIN_4 +225 0x0303 //RX_FDEQ_BIN_5 +226 0x0303 //RX_FDEQ_BIN_6 +227 0x0303 //RX_FDEQ_BIN_7 +228 0x0A0A //RX_FDEQ_BIN_8 +229 0x0A0E //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 + +#CASE_NAME HANDSET-HANDSET_HAC-VOICE_GENERIC-WB +#PARAM_MODE FULL +#PARAM_TYPE TX+2RX +#TOTAL_CUSTOM_STEP 7+7 +#TX +0 0x0000 //TX_OPERATION_MODE_0 +1 0x0000 //TX_OPERATION_MODE_1 +2 0x0036 //TX_PATCH_REG +3 0x2F7F //TX_SENDFUNC_MODE_0 +4 0x0000 //TX_SENDFUNC_MODE_1 +5 0x0002 //TX_NUM_MIC +6 0x0001 //TX_SAMPLINGFREQ_SIG +7 0x0001 //TX_SAMPLINGFREQ_PROC +8 0x000A //TX_FRAME_SZ_SIG +9 0x000A //TX_FRAME_SZ +10 0x0000 //TX_DELAY_OPT +11 0x0028 //TX_MAX_TAIL_LENGTH +12 0x0001 //TX_NUM_LOUTCHN +13 0x0001 //TX_MAXNUM_AECREF +14 0x0000 //TX_DBG_FUNC_REG +15 0x0000 //TX_DBG_FUNC_REG1 +16 0x0000 //TX_SYS_RESRV_0 +17 0x0000 //TX_SYS_RESRV_1 +18 0x0000 //TX_SYS_RESRV_2 +19 0x0000 //TX_SYS_RESRV_3 +20 0x0000 //TX_DIST2REF0 +21 0x009C //TX_DIST2REF1 +22 0x0000 //TX_DIST2REF_02 +23 0x0000 //TX_DIST2REF_03 +24 0x0000 //TX_DIST2REF_04 +25 0x0000 //TX_DIST2REF_05 +26 0x0000 //TX_MMIC +27 0x1000 //TX_PGA_0 +28 0x1000 //TX_PGA_1 +29 0x1000 //TX_PGA_2 +30 0x0000 //TX_PGA_3 +31 0x0000 //TX_PGA_4 +32 0x0000 //TX_PGA_5 +33 0x0000 //TX_MIC_PAIRS +34 0x0000 //TX_MIC_PAIRS_HS +35 0x0002 //TX_MICS_FOR_BF +36 0x0000 //TX_MIC_PAIRS_FORL1 +37 0x0002 //TX_MICS_OF_PAIR0 +38 0x0002 //TX_MICS_OF_PAIR1 +39 0x0002 //TX_MICS_OF_PAIR2 +40 0x0002 //TX_MICS_OF_PAIR3 +41 0x0000 //TX_MIC_DATA_SRC0 +42 0x0002 //TX_MIC_DATA_SRC1 +43 0x0001 //TX_MIC_DATA_SRC2 +44 0x0000 //TX_MIC_DATA_SRC3 +45 0x0000 //TX_MIC_PAIR_CH_04 +46 0x0000 //TX_MIC_PAIR_CH_05 +47 0x0000 //TX_MIC_PAIR_CH_10 +48 0x0000 //TX_MIC_PAIR_CH_11 +49 0x0000 //TX_MIC_PAIR_CH_12 +50 0x0000 //TX_MIC_PAIR_CH_13 +51 0x0000 //TX_MIC_PAIR_CH_14 +52 0x05DC //TX_HD_BIN_MASK +53 0x0010 //TX_HD_SUBAND_MASK +54 0x19A1 //TX_HD_FRAME_AVG_MASK +55 0x0320 //TX_HD_MIN_FRQ +56 0x1000 //TX_HD_ALPHA_PSD +57 0x1100 //TX_T_PHPR1 +58 0x0000 //TX_T_PHPR2 +59 0x0000 //TX_T_PTPR +60 0x0000 //TX_T_PNPR +61 0x0000 //TX_T_PAPR1 +62 0xEE6C //TX_T_PSDVAT +63 0x0800 //TX_CNT +64 0x4000 //TX_ANTI_HOWL_GAIN +65 0x0001 //TX_MICFORBFMARK_0 +66 0x0001 //TX_MICFORBFMARK_1 +67 0x0001 //TX_MICFORBFMARK_2 +68 0x0001 //TX_MICFORBFMARK_3 +69 0x0001 //TX_MICFORBFMARK_4 +70 0x0001 //TX_MICFORBFMARK_5 +71 0x0000 //TX_DIST2REF_10 +72 0x3A66 //TX_DIST2REF_11 +73 0x0000 //TX_DIST2REF2 +74 0x0000 //TX_DIST2REF_13 +75 0x0000 //TX_DIST2REF_14 +76 0x0000 //TX_DIST2REF_15 +77 0x0000 //TX_DIST2REF_20 +78 0x0000 //TX_DIST2REF_21 +79 0x0000 //TX_DIST2REF_22 +80 0x0000 //TX_DIST2REF_23 +81 0x0000 //TX_DIST2REF_24 +82 0x0000 //TX_DIST2REF_25 +83 0x0000 //TX_DIST2REF_30 +84 0x0000 //TX_DIST2REF_31 +85 0x0000 //TX_DIST2REF_32 +86 0x0000 //TX_DIST2REF_33 +87 0x0000 //TX_DIST2REF_34 +88 0x0000 //TX_DIST2REF_35 +89 0x0000 //TX_MIC_LOC_00 +90 0x0000 //TX_MIC_LOC_01 +91 0x0000 //TX_MIC_LOC_02 +92 0x0000 //TX_MIC_LOC_03 +93 0x0000 //TX_MIC_LOC_04 +94 0x0000 //TX_MIC_LOC_05 +95 0x0000 //TX_MIC_LOC_10 +96 0x0000 //TX_MIC_LOC_11 +97 0x0000 //TX_MIC_LOC_12 +98 0x0000 //TX_MIC_LOC_13 +99 0x0000 //TX_MIC_LOC_14 +100 0x0000 //TX_MIC_LOC_15 +101 0x0000 //TX_MIC_LOC_20 +102 0x0000 //TX_MIC_LOC_21 +103 0x0000 //TX_MIC_LOC_22 +104 0x0000 //TX_MIC_LOC_23 +105 0x0000 //TX_MIC_LOC_24 +106 0x0000 //TX_MIC_LOC_25 +107 0x0800 //TX_MIC_REFBLK_VOLUME +108 0x0AAC //TX_MIC_BLOCK_VOLUME +109 0x0000 //TX_INVERSE_MASK +110 0x0000 //TX_ADCS_MASK +111 0x04D0 //TX_ADCS_GAIN +112 0x4000 //TX_NFC_GAINFAC +113 0x0000 //TX_MAINMIC_BLKFACTOR +114 0x0000 //TX_REFMIC_BLKFACTOR +115 0x0000 //TX_BLMIC_BLKFACTOR +116 0x0000 //TX_BRMIC_BLKFACTOR +117 0x0031 //TX_MICBLK_START_BIN +118 0x0060 //TX_MICBLK_END_BIN +119 0x0015 //TX_MICBLK_FE_HOLD +120 0xFFF2 //TX_MICBLK_MR_EXP_TH +121 0xFFF2 //TX_MICBLK_LR_EXP_TH +122 0x0000 //TX_FENE_HOLD +123 0x4000 //TX_FE_ENER_TH_MTS +124 0x0004 //TX_FE_ENER_TH_EXP +125 0x6000 //TX_C_POST_FLT_MIC_MAINBLK +126 0x6000 //TX_C_POST_FLT_MIC_REFBLK +127 0x0010 //TX_MIC_BLOCK_N +128 0x7B02 //TX_A_HP +129 0x4000 //TX_B_PE +130 0x1800 //TX_THR_PITCH_DET_0 +131 0x1000 //TX_THR_PITCH_DET_1 +132 0x0800 //TX_THR_PITCH_DET_2 +133 0x0008 //TX_PITCH_BFR_LEN +134 0x0003 //TX_SBD_PITCH_DET +135 0x0050 //TX_TD_AEC_L +136 0x4000 //TX_MU0_UNP_TD_AEC +137 0x1000 //TX_MU0_PTD_TD_AEC +138 0x0000 //TX_PP_RESRV_0 +139 0x2A94 //TX_PP_RESRV_1 +140 0x55F0 //TX_PP_RESRV_2 +141 0x0000 //TX_PP_RESRV_3 +142 0x0000 //TX_PP_RESRV_4 +143 0x0000 //TX_PP_RESRV_5 +144 0x0000 //TX_PP_RESRV_6 +145 0x0000 //TX_PP_RESRV_7 +146 0x0028 //TX_TAIL_LENGTH +147 0x0800 //TX_AEC_REF_GAIN_0 +148 0x0800 //TX_AEC_REF_GAIN_1 +149 0x0800 //TX_AEC_REF_GAIN_2 +150 0x6000 //TX_EAD_THR +151 0x2000 //TX_THR_RE_EST +152 0x0100 //TX_MIN_EQ_RE_EST_0 +153 0x0100 //TX_MIN_EQ_RE_EST_1 +154 0x0100 //TX_MIN_EQ_RE_EST_2 +155 0x0200 //TX_MIN_EQ_RE_EST_3 +156 0x0200 //TX_MIN_EQ_RE_EST_4 +157 0x0200 //TX_MIN_EQ_RE_EST_5 +158 0x0200 //TX_MIN_EQ_RE_EST_6 +159 0x0200 //TX_MIN_EQ_RE_EST_7 +160 0x1000 //TX_MIN_EQ_RE_EST_8 +161 0x1000 //TX_MIN_EQ_RE_EST_9 +162 0x1000 //TX_MIN_EQ_RE_EST_10 +163 0x0400 //TX_MIN_EQ_RE_EST_11 +164 0x1000 //TX_MIN_EQ_RE_EST_12 +165 0x3000 //TX_LAMBDA_RE_EST +166 0x1000 //TX_LAMBDA_CB_NLE +167 0x0400 //TX_C_POST_FLT +168 0x4000 //TX_GAIN_NP +169 0x003C //TX_SE_HOLD_N +170 0x0046 //TX_DT_HOLD_N +171 0x03E8 //TX_DT2_HOLD_N +172 0x6666 //TX_AEC_RESRV_0 +173 0x0000 //TX_AEC_RESRV_1 +174 0x0014 //TX_AEC_RESRV_2 +175 0x0000 //TX_MIC_DELAY_LENGTH +176 0x0000 //TX_REF_DELAY_LENGTH +177 0x0000 //TX_ADD_LINEIN_GAINL +178 0x0000 //TX_ADD_LINEIN_GAINH +179 0x0000 //TX_MIN_EQ_RE_EST_14 +180 0x0000 //TX_DTD_THR1_8 +181 0x7FFF //TX_DTD_THR2_8 +182 0x0000 //TX_DTD_MIC_BLK2 +183 0x0008 //TX_FRQ_LIN_LEN +184 0x7FFF //TX_FRQ_AEC_LEN_RHO +185 0x6000 //TX_MU0_UNP_FRQ_AEC +186 0x4000 //TX_MU0_PTD_FRQ_AEC +187 0x000A //TX_MINENOISETH +188 0x0800 //TX_MU0_RE_EST +189 0x0001 //TX_AEC_NUM_CH +190 0x0000 //TX_BIGECHOATTENUATION_MAX +191 0x2000 //TX_A_POST_FLT_MICBLK +192 0x0000 //TX_BLKENERTH +193 0x0000 //TX_BLKENERHIGHTH +194 0x0000 //TX_NORMENERTH +195 0x0000 //TX_NORMENERHIGHTH +196 0x0000 //TX_NORMENERHIGHTHL +197 0x7000 //TX_DTD_THR1_0 +198 0x7000 //TX_DTD_THR1_1 +199 0x7000 //TX_DTD_THR1_2 +200 0x7F00 //TX_DTD_THR1_3 +201 0x7F00 //TX_DTD_THR1_4 +202 0x7F00 //TX_DTD_THR1_5 +203 0x7F00 //TX_DTD_THR1_6 +204 0x2000 //TX_DTD_THR2_0 +205 0x2000 //TX_DTD_THR2_1 +206 0x2000 //TX_DTD_THR2_2 +207 0x1000 //TX_DTD_THR2_3 +208 0x1000 //TX_DTD_THR2_4 +209 0x1000 //TX_DTD_THR2_5 +210 0x1000 //TX_DTD_THR2_6 +211 0x7FFF //TX_DTD_THR3 +212 0x0000 //TX_SPK_CUT_K +213 0x1B58 //TX_DT_CUT_K +214 0x0100 //TX_DT_CUT_THR +215 0x04EB //TX_COMFORT_G +216 0x01F4 //TX_POWER_YOUT_TH +217 0x4000 //TX_FDPFGAINECHO +218 0x0000 //TX_DTD_HD_THR +219 0x0000 //TX_SPK_CUT_K_S +220 0x0000 //TX_DTD_MIC_BLK +221 0x0400 //TX_ADPT_STRICT_L +222 0x0200 //TX_ADPT_STRICT_H +223 0x0000 //TX_RATIO_DT_L_TH_LOW +224 0x0000 //TX_RATIO_DT_H_TH_LOW +225 0x0000 //TX_RATIO_DT_L_TH_HIGH +226 0x0000 //TX_RATIO_DT_H_TH_HIGH +227 0x0000 //TX_RATIO_DT_L0_TH +228 0x2000 //TX_B_POST_FILT_ECHO_L +229 0x2000 //TX_B_POST_FILT_ECHO_H +230 0x0200 //TX_MIN_G_CTRL_ECHO +231 0x7FFF //TX_B_LESSCUT_RTO_ECHO +232 0x0000 //TX_EPD_OFFSET_00 +233 0x0000 //TX_EPD_OFFST_01 +234 0x0000 //TX_RATIO_DT_L0_TH_HIGH +235 0x3A98 //TX_RATIO_DT_H_TH_CUT +236 0x7FFF //TX_MIN_EQ_RE_EST_13 +237 0x0000 //TX_DTD_THR1_7 +238 0x0000 //TX_DTD_THR2_7 +239 0x0800 //TX_DT_RESRV_7 +240 0x0800 //TX_DT_RESRV_8 +241 0x0000 //TX_DT_RESRV_9 +242 0xF600 //TX_THR_SN_EST_0 +243 0xFA00 //TX_THR_SN_EST_1 +244 0xFB00 //TX_THR_SN_EST_2 +245 0xF800 //TX_THR_SN_EST_3 +246 0xFA00 //TX_THR_SN_EST_4 +247 0xF800 //TX_THR_SN_EST_5 +248 0xF800 //TX_THR_SN_EST_6 +249 0xF700 //TX_THR_SN_EST_7 +250 0x0000 //TX_DELTA_THR_SN_EST_0 +251 0x01A0 //TX_DELTA_THR_SN_EST_1 +252 0x0200 //TX_DELTA_THR_SN_EST_2 +253 0x0200 //TX_DELTA_THR_SN_EST_3 +254 0x0100 //TX_DELTA_THR_SN_EST_4 +255 0x0200 //TX_DELTA_THR_SN_EST_5 +256 0x0100 //TX_DELTA_THR_SN_EST_6 +257 0x0200 //TX_DELTA_THR_SN_EST_7 +258 0x4000 //TX_LAMBDA_NN_EST_0 +259 0x5000 //TX_LAMBDA_NN_EST_1 +260 0x4000 //TX_LAMBDA_NN_EST_2 +261 0x4000 //TX_LAMBDA_NN_EST_3 +262 0x4000 //TX_LAMBDA_NN_EST_4 +263 0x4000 //TX_LAMBDA_NN_EST_5 +264 0x4000 //TX_LAMBDA_NN_EST_6 +265 0x4000 //TX_LAMBDA_NN_EST_7 +266 0x0400 //TX_N_SN_EST +267 0x001E //TX_INBEAM_T +268 0x0041 //TX_INBEAMHOLDT +269 0x2000 //TX_G_STRICT +270 0x0000 //TX_EQ_THR_BF +271 0x799A //TX_LAMBDA_EQ_BF +272 0x1000 //TX_NE_RTO_TH +273 0x1000 //TX_NE_RTO_TH_L +274 0x2000 //TX_MAINREFRTOH_TH_H +275 0x1400 //TX_MAINREFRTOH_TH_L +276 0x2000 //TX_MAINREFRTO_TH_H +277 0x1400 //TX_MAINREFRTO_TH_L +278 0x0000 //TX_MAINREFRTO_TH_EQ +279 0x1000 //TX_B_POST_FLT_0 +280 0x4000 //TX_B_POST_FLT_1 +281 0x0018 //TX_NS_LVL_CTRL_0 +282 0x0019 //TX_NS_LVL_CTRL_1 +283 0x0018 //TX_NS_LVL_CTRL_2 +284 0x0019 //TX_NS_LVL_CTRL_3 +285 0x001A //TX_NS_LVL_CTRL_4 +286 0x001E //TX_NS_LVL_CTRL_5 +287 0x001C //TX_NS_LVL_CTRL_6 +288 0x001C //TX_NS_LVL_CTRL_7 +289 0x000E //TX_MIN_GAIN_S_0 +290 0x0012 //TX_MIN_GAIN_S_1 +291 0x0012 //TX_MIN_GAIN_S_2 +292 0x0012 //TX_MIN_GAIN_S_3 +293 0x0018 //TX_MIN_GAIN_S_4 +294 0x0018 //TX_MIN_GAIN_S_5 +295 0x0018 //TX_MIN_GAIN_S_6 +296 0x0018 //TX_MIN_GAIN_S_7 +297 0x5000 //TX_NMOS_SUP +298 0x0000 //TX_NS_MAX_PRI_SNR_TH +299 0x0000 //TX_NMOS_SUP_MENSA +300 0x7FFF //TX_SNRI_SUP_0 +301 0x5000 //TX_SNRI_SUP_1 +302 0x4000 //TX_SNRI_SUP_2 +303 0x4000 //TX_SNRI_SUP_3 +304 0x4000 //TX_SNRI_SUP_4 +305 0x4000 //TX_SNRI_SUP_5 +306 0x4000 //TX_SNRI_SUP_6 +307 0x4000 //TX_SNRI_SUP_7 +308 0x4000 //TX_THR_LFNS +309 0x0018 //TX_G_LFNS +310 0x09C4 //TX_GAIN0_NTH +311 0x000A //TX_MUSIC_MORENS +312 0x7FFF //TX_A_POST_FILT_0 +313 0x2000 //TX_A_POST_FILT_1 +314 0x7000 //TX_A_POST_FILT_S_0 +315 0x3000 //TX_A_POST_FILT_S_1 +316 0x3000 //TX_A_POST_FILT_S_2 +317 0x2000 //TX_A_POST_FILT_S_3 +318 0x7000 //TX_A_POST_FILT_S_4 +319 0x7000 //TX_A_POST_FILT_S_5 +320 0x7000 //TX_A_POST_FILT_S_6 +321 0x7000 //TX_A_POST_FILT_S_7 +322 0x1000 //TX_B_POST_FILT_0 +323 0x4000 //TX_B_POST_FILT_1 +324 0x4000 //TX_B_POST_FILT_2 +325 0x4000 //TX_B_POST_FILT_3 +326 0x4000 //TX_B_POST_FILT_4 +327 0x4000 //TX_B_POST_FILT_5 +328 0x5000 //TX_B_POST_FILT_6 +329 0x4000 //TX_B_POST_FILT_7 +330 0x4000 //TX_B_LESSCUT_RTO_S_0 +331 0x6000 //TX_B_LESSCUT_RTO_S_1 +332 0x6000 //TX_B_LESSCUT_RTO_S_2 +333 0x6000 //TX_B_LESSCUT_RTO_S_3 +334 0x7FFF //TX_B_LESSCUT_RTO_S_4 +335 0x6000 //TX_B_LESSCUT_RTO_S_5 +336 0x6000 //TX_B_LESSCUT_RTO_S_6 +337 0x7FFF //TX_B_LESSCUT_RTO_S_7 +338 0x7C29 //TX_LAMBDA_PFILT +339 0x7C29 //TX_LAMBDA_PFILT_S_0 +340 0x7C29 //TX_LAMBDA_PFILT_S_1 +341 0x7C29 //TX_LAMBDA_PFILT_S_2 +342 0x7C29 //TX_LAMBDA_PFILT_S_3 +343 0x7C29 //TX_LAMBDA_PFILT_S_4 +344 0x7C29 //TX_LAMBDA_PFILT_S_5 +345 0x7C29 //TX_LAMBDA_PFILT_S_6 +346 0x7C29 //TX_LAMBDA_PFILT_S_7 +347 0x0200 //TX_K_PEPPER +348 0x0600 //TX_A_PEPPER +349 0x1D4C //TX_K_PEPPER_HF +350 0x0400 //TX_A_PEPPER_HF +351 0x0001 //TX_HMNC_BST_FLG +352 0x4000 //TX_HMNC_BST_THR +353 0x0800 //TX_DT_BINVAD_TH_0 +354 0x0800 //TX_DT_BINVAD_TH_1 +355 0x0800 //TX_DT_BINVAD_TH_2 +356 0x0800 //TX_DT_BINVAD_TH_3 +357 0x0000 //TX_DT_BINVAD_ENDF +358 0x1000 //TX_C_POST_FLT_DT +359 0x7FFF //TX_NS_B_POST_FLT_LESSCUT +360 0x0100 //TX_DT_BOOST +361 0x0000 //TX_BF_SGRAD_FLG +362 0x0005 //TX_BF_DVG_TH +363 0x001E //TX_SN_C_F +364 0x0000 //TX_K_APT +365 0x0001 //TX_NOISEDET +366 0x0190 //TX_NDETCT +367 0x000A //TX_NOISE_TH_0 +368 0x7FFF //TX_NOISE_TH_0_2 +369 0x7FFF //TX_NOISE_TH_0_3 +370 0x0139 //TX_NOISE_TH_1 +371 0x0479 //TX_NOISE_TH_2 +372 0x2328 //TX_NOISE_TH_3 +373 0x4422 //TX_NOISE_TH_4 +374 0x5586 //TX_NOISE_TH_5 +375 0x4425 //TX_NOISE_TH_5_2 +376 0x0032 //TX_NOISE_TH_5_3 +377 0x4E20 //TX_NOISE_TH_5_4 +378 0x21E8 //TX_NOISE_TH_6 +379 0x0014 //TX_MINENOISE_TH +380 0xD508 //TX_MORENS_TFMASK_TH +381 0x0001 //TX_DRC_QUIET_FLOOR +382 0x6D60 //TX_RATIODTL_CUT_TH +383 0x0DAC //TX_DT_CUT_K1 +384 0x00A5 //TX_OUT_ENER_S_TH_CLEAN +385 0x00A5 //TX_OUT_ENER_S_TH_LESSCLEAN +386 0x00A5 //TX_OUT_ENER_S_TH_NOISY +387 0x0029 //TX_OUT_ENER_TH_NOISE +388 0x00CE //TX_OUT_ENER_TH_SPEECH +389 0x2000 //TX_SN_NPB_GAIN +390 0x0000 //TX_NN_NPB_GAIN +391 0x3000 //TX_POST_MASK_SUP_HSNE +392 0x07D0 //TX_TAIL_DET_TH +393 0x4000 //TX_B_LESSCUT_RTO_WTA +394 0x0000 //TX_MEL_G_R +395 0x0080 //TX_SUPHIGH_TH +396 0x0500 //TX_MASK_G_R +397 0x0002 //TX_EXTRA_NS_L +398 0x1800 //TX_C_POST_FLT_MASK +399 0x7FFF //TX_A_POST_FLT_WNS +400 0x0148 //TX_MIN_G_LOW300HZ +401 0x0004 //TX_MAXLEVEL_CNG +402 0x00B4 //TX_STN_NOISE_TH +403 0x4000 //TX_POST_MASK_SUP +404 0x7FFF //TX_POST_MASK_ADJUST +405 0x00C8 //TX_NS_ENOISE_MIC0_TH +406 0x0014 //TX_MINENOISE_MIC0_TH +407 0x012C //TX_MINENOISE_MIC0_S_TH +408 0x4900 //TX_MIN_G_CTRL_SSNS +409 0x1000 //TX_METAL_RTO_THR +410 0x0FA0 //TX_NS_FP_K_METAL +411 0x3A98 //TX_NOISEDET_BOOST_TH +412 0x0FA0 //TX_NSMOOTH_TH +413 0x0000 //TX_NS_RESRV_8 +414 0x1800 //TX_RHO_UPB +415 0x2328 //TX_N_HOLD_HS +416 0x006E //TX_N_RHO_BFR0 +417 0x7FFF //TX_LAMBDA_ARSP_EST +418 0x0100 //TX_EXTRA_GAIN_MICBLOCK +419 0x0333 //TX_THR_STD_NSR +420 0x019A //TX_THR_STD_PLH +421 0x03E8 //TX_N_HOLD_STD +422 0x0066 //TX_THR_STD_RHO +423 0x2800 //TX_BF_RESET_THR_HS +424 0x0CCD //TX_SB_RTO_MEAN_TH +425 0x0300 //TX_SB_RHO_MEAN_TH_NTALK +426 0x1C00 //TX_SB_RTO_MEAN_TH_ABN +427 0x2EE0 //TX_SB_RTO_MEAN_TH_RUB +428 0x0000 //TX_WTA_EN_RTO_TH +429 0x1400 //TX_TOP_ENER_TH_F +430 0x0100 //TX_DESIRED_TALK_HOLDT +431 0x0800 //TX_MIC_BLOCK_FACTOR +432 0x0000 //TX_NSEST_BFRLRNRDC +433 0x0000 //TX_THR_POST_FLT_HS +434 0x0010 //TX_HS_VAD_BIN +435 0x2666 //TX_THR_VAD_HS +436 0x2CCD //TX_MEAN_RTO_MIN_TH2 +437 0x0032 //TX_SILENCE_T +438 0x0000 //TX_A_POST_FLT_WTA +439 0x799A //TX_LAMBDA_PFLT_WTA +440 0x05A8 //TX_SB_RHO_MEAN2_TH +441 0x0384 //TX_SB_RHO_MEAN3_TH +442 0x0000 //TX_HS_RESRV_4 +443 0x0000 //TX_HS_RESRV_5 +444 0x0001 //TX_DOA_VAD_THR_1 +445 0x003C //TX_DOA_VAD_THR_2 +446 0x0028 //TX_DOA_VAD_THR1_0 +447 0x0028 //TX_DOA_VAD_THR1_1 +448 0x0000 //TX_SRC_DOA_RNG_LOW_0A +449 0x001E //TX_SRC_DOA_RNG_HIGH_0A +450 0x005A //TX_DFLT_SRC_DOA_0A +451 0x0000 //TX_SRC_DOA_RNG_LOW_0B +452 0x0000 //TX_SRC_DOA_RNG_HIGH_0B +453 0x0000 //TX_DFLT_SRC_DOA_0B +454 0x0000 //TX_SRC_DOA_RNG_LOW_0C +455 0x0000 //TX_SRC_DOA_RNG_HIGH_0C +456 0x0000 //TX_DFLT_SRC_DOA_0C +457 0x0000 //TX_SRC_DOA_RNG_LOW_0D +458 0x0000 //TX_SRC_DOA_RNG_HIGH_0D +459 0x0000 //TX_DFLT_SRC_DOA_0D +460 0x0000 //TX_SRC_DOA_RNG_LOW_1A +461 0x00B4 //TX_SRC_DOA_RNG_HIGH_1A +462 0x005A //TX_DFLT_SRC_DOA_1A +463 0x0000 //TX_SRC_DOA_RNG_LOW_1B +464 0x00B4 //TX_SRC_DOA_RNG_HIGH_1B +465 0x005A //TX_DFLT_SRC_DOA_1B +466 0x0000 //TX_SRC_DOA_RNG_LOW_1C +467 0x00B4 //TX_SRC_DOA_RNG_HIGH_1C +468 0x005A //TX_DFLT_SRC_DOA_1C +469 0x0000 //TX_SRC_DOA_RNG_LOW_1D +470 0x00B4 //TX_SRC_DOA_RNG_HIGH_1D +471 0x005A //TX_DFLT_SRC_DOA_1D +472 0x0100 //TX_BF_HOLDOFF_T +473 0x7FFF //TX_DOA_COST_FACTOR +474 0x0D9A //TX_MAINTOREFR_TH0 +475 0x071C //TX_DOA_TRK_THR +476 0x012C //TX_DOA_TRACK_HT +477 0x0200 //TX_N1_HOLD_HF +478 0x0100 //TX_N2_HOLD_HF +479 0x2A3D //TX_BF_RESET_THR_HF +480 0x7333 //TX_DOA_SMOOTH +481 0x0800 //TX_MU_BF +482 0x0800 //TX_BF_MU_LF_B2 +483 0x0040 //TX_BF_FC_END_BIN_B2 +484 0x0020 //TX_BF_FC_END_BIN +485 0x0000 //TX_HF_RESRV_25 +486 0x0000 //TX_HF_RESRV_26 +487 0x0007 //TX_N_DOA_SEED +488 0x0001 //TX_FINE_DOA_SEARCH_FLG +489 0x0000 //TX_HF_RESRV_27 +490 0x038E //TX_DLT_SRC_DOA_RNG +491 0x0200 //TX_BF_MU_LF +492 0x0000 //TX_DFLT_SRC_LOC_0 +493 0x7FFF //TX_DFLT_SRC_LOC_1 +494 0x0000 //TX_DFLT_SRC_LOC_2 +495 0x038E //TX_DOA_TRACK_VADTH +496 0x0000 //TX_DOA_TRACK_NEW +497 0x0280 //TX_NOR_OFF_THR +498 0x7C00 //TX_MORE_ON_700HZ_THR +499 0x0200 //TX_MU_BF_ADPT_NS +500 0x0000 //TX_ADAPT_LEN +501 0x6666 //TX_MORE_SNS +502 0x0000 //TX_NOR_OFF_TH1 +503 0x0000 //TX_WIDE_MASK_TH +504 0xD333 //TX_SUBSNRATIOHIGH4MEANBCK_THR +505 0x6000 //TX_C_POST_FLT_CUT +506 0x2000 //TX_RADIODTLV +507 0x0320 //TX_POWER_LINEIN_TH +508 0x0014 //TX_FE_VADCOUNT_TH_FC +509 0x000A //TX_ECHO_SUPP_FC +510 0x0C80 //TX_ECHO_TH +511 0x6666 //TX_MIC_TO_BFGAIN +512 0x0000 //TX_MICTOBFGAIN0 +513 0x0000 //TX_FASTMUE_TH +514 0x3000 //TX_DEREVERB_LF_MU +515 0x34CD //TX_DEREVERB_HF_MU +516 0x0007 //TX_DEREVERB_DELAY +517 0x0004 //TX_DEREVERB_COEF_LEN +518 0x0003 //TX_DEREVERB_DNR +519 0x0000 //TX_DEREVERB_ALPHA +520 0x0000 //TX_DEREVERB_BETA +521 0x0000 //TX_GSC_RTOL_TH +522 0x0000 //TX_GSC_RTOH_TH +523 0x7E2C //TX_WIDE2_MEANHTH +524 0x0000 //TX_DR_RESRV_5 +525 0x0000 //TX_DR_RESRV_6 +526 0x0000 //TX_DR_RESRV_7 +527 0x0000 //TX_DR_RESRV_8 +528 0x1333 //TX_WIND_MARK_TH +529 0x399A //TX_CORR_THR +530 0x0004 //TX_SNR_THR +531 0x0010 //TX_ENGY_THR +532 0x1770 //TX_CORR_HIGH_TH +533 0x6000 //TX_ENGY_THR_2 +534 0x3400 //TX_MEAN_RTO_THR +535 0x0028 //TX_WNS_ENOISE_MIC0_TH +536 0x3000 //TX_RATIOMICL_TH +537 0x7FFF //TX_CALIG_HS +538 0x0000 //TX_LVL_CTRL +539 0x0010 //TX_WIND_SUPRTO +540 0x0014 //TX_WNS_MIN_G +541 0x0600 //TX_WNS_B_POST_FLT +542 0x3000 //TX_RATIOMICH_TH +543 0xD120 //TX_WIND_INBEAM_L_TH +544 0x0FA0 //TX_WIND_INBEAM_H_TH +545 0x2000 //TX_WNS_RESRV_0 +546 0x59D8 //TX_WNS_RESRV_1 +547 0x0200 //TX_WNS_RESRV_2 +548 0x0000 //TX_WNS_RESRV_3 +549 0x0000 //TX_WNS_RESRV_4 +550 0x0000 //TX_WNS_RESRV_5 +551 0x0000 //TX_WNS_RESRV_6 +552 0x0000 //TX_BVE_NOISE_FLOOR_0 +553 0x0070 //TX_BVE_NOISE_FLOOR_1 +554 0x0070 //TX_BVE_NOISE_FLOOR_2 +555 0x0010 //TX_BVE_NOISE_FLOOR_3 +556 0x0070 //TX_BVE_NOISE_FLOOR_4 +557 0x00B0 //TX_BVE_NOISE_FLOOR_5 +558 0x0E66 //TX_BVE_NOISE_FLOOR_6 +559 0x0050 //TX_BVE_NOISE_FLOOR_7 +560 0x770A //TX_BVE_NOISE_FLOOR_8 +561 0x0000 //TX_BVE_NOISE_FLOOR_9 +562 0x0000 //TX_BVE_IN_N +563 0x0000 //TX_BVE_OUT_N +564 0x0000 //TX_BVE_MICALPHA_DOWN +565 0x0000 //TX_PB_RESRV_1 +566 0x0030 //TX_FDEQ_SUBNUM +567 0x5C54 //TX_FDEQ_GAIN_0 +568 0x5048 //TX_FDEQ_GAIN_1 +569 0x4C4C //TX_FDEQ_GAIN_2 +570 0x474A //TX_FDEQ_GAIN_3 +571 0x473F //TX_FDEQ_GAIN_4 +572 0x4245 //TX_FDEQ_GAIN_5 +573 0x4B53 //TX_FDEQ_GAIN_6 +574 0x564A //TX_FDEQ_GAIN_7 +575 0x3D3A //TX_FDEQ_GAIN_8 +576 0x3838 //TX_FDEQ_GAIN_9 +577 0x3836 //TX_FDEQ_GAIN_10 +578 0x3633 //TX_FDEQ_GAIN_11 +579 0x3838 //TX_FDEQ_GAIN_12 +580 0x4048 //TX_FDEQ_GAIN_13 +581 0x4848 //TX_FDEQ_GAIN_14 +582 0x4848 //TX_FDEQ_GAIN_15 +583 0x4848 //TX_FDEQ_GAIN_16 +584 0x4848 //TX_FDEQ_GAIN_17 +585 0x4848 //TX_FDEQ_GAIN_18 +586 0x4848 //TX_FDEQ_GAIN_19 +587 0x4848 //TX_FDEQ_GAIN_20 +588 0x4848 //TX_FDEQ_GAIN_21 +589 0x4848 //TX_FDEQ_GAIN_22 +590 0x4848 //TX_FDEQ_GAIN_23 +591 0x0202 //TX_FDEQ_BIN_0 +592 0x0104 //TX_FDEQ_BIN_1 +593 0x0502 //TX_FDEQ_BIN_2 +594 0x0202 //TX_FDEQ_BIN_3 +595 0x0504 //TX_FDEQ_BIN_4 +596 0x0708 //TX_FDEQ_BIN_5 +597 0x0808 //TX_FDEQ_BIN_6 +598 0x050E //TX_FDEQ_BIN_7 +599 0x0B0C //TX_FDEQ_BIN_8 +600 0x0F0F //TX_FDEQ_BIN_9 +601 0x0F0F //TX_FDEQ_BIN_10 +602 0x0F28 //TX_FDEQ_BIN_11 +603 0x0611 //TX_FDEQ_BIN_12 +604 0x0000 //TX_FDEQ_BIN_13 +605 0x0000 //TX_FDEQ_BIN_14 +606 0x0000 //TX_FDEQ_BIN_15 +607 0x0000 //TX_FDEQ_BIN_16 +608 0x0000 //TX_FDEQ_BIN_17 +609 0x0000 //TX_FDEQ_BIN_18 +610 0x0000 //TX_FDEQ_BIN_19 +611 0x0000 //TX_FDEQ_BIN_20 +612 0x0000 //TX_FDEQ_BIN_21 +613 0x0000 //TX_FDEQ_BIN_22 +614 0x0000 //TX_FDEQ_BIN_23 +615 0x0000 //TX_FDEQ_PADDING +616 0x0030 //TX_PREEQ_SUBNUM_MIC0 +617 0x4848 //TX_PREEQ_GAIN_MIC0_0 +618 0x4848 //TX_PREEQ_GAIN_MIC0_1 +619 0x4848 //TX_PREEQ_GAIN_MIC0_2 +620 0x4848 //TX_PREEQ_GAIN_MIC0_3 +621 0x4848 //TX_PREEQ_GAIN_MIC0_4 +622 0x4848 //TX_PREEQ_GAIN_MIC0_5 +623 0x4848 //TX_PREEQ_GAIN_MIC0_6 +624 0x4848 //TX_PREEQ_GAIN_MIC0_7 +625 0x4848 //TX_PREEQ_GAIN_MIC0_8 +626 0x4848 //TX_PREEQ_GAIN_MIC0_9 +627 0x4848 //TX_PREEQ_GAIN_MIC0_10 +628 0x4848 //TX_PREEQ_GAIN_MIC0_11 +629 0x4848 //TX_PREEQ_GAIN_MIC0_12 +630 0x4848 //TX_PREEQ_GAIN_MIC0_13 +631 0x4848 //TX_PREEQ_GAIN_MIC0_14 +632 0x4848 //TX_PREEQ_GAIN_MIC0_15 +633 0x4848 //TX_PREEQ_GAIN_MIC0_16 +634 0x4848 //TX_PREEQ_GAIN_MIC0_17 +635 0x4848 //TX_PREEQ_GAIN_MIC0_18 +636 0x4848 //TX_PREEQ_GAIN_MIC0_19 +637 0x4848 //TX_PREEQ_GAIN_MIC0_20 +638 0x4848 //TX_PREEQ_GAIN_MIC0_21 +639 0x4848 //TX_PREEQ_GAIN_MIC0_22 +640 0x4848 //TX_PREEQ_GAIN_MIC0_23 +641 0x251A //TX_PREEQ_BIN_MIC0_0 +642 0x0F0F //TX_PREEQ_BIN_MIC0_1 +643 0x0C0C //TX_PREEQ_BIN_MIC0_2 +644 0x0C0F //TX_PREEQ_BIN_MIC0_3 +645 0x0F0F //TX_PREEQ_BIN_MIC0_4 +646 0x0F09 //TX_PREEQ_BIN_MIC0_5 +647 0x0909 //TX_PREEQ_BIN_MIC0_6 +648 0x0908 //TX_PREEQ_BIN_MIC0_7 +649 0x0700 //TX_PREEQ_BIN_MIC0_8 +650 0x0000 //TX_PREEQ_BIN_MIC0_9 +651 0x0000 //TX_PREEQ_BIN_MIC0_10 +652 0x0000 //TX_PREEQ_BIN_MIC0_11 +653 0x0000 //TX_PREEQ_BIN_MIC0_12 +654 0x0000 //TX_PREEQ_BIN_MIC0_13 +655 0x0000 //TX_PREEQ_BIN_MIC0_14 +656 0x0000 //TX_PREEQ_BIN_MIC0_15 +657 0x0000 //TX_PREEQ_BIN_MIC0_16 +658 0x0000 //TX_PREEQ_BIN_MIC0_17 +659 0x0000 //TX_PREEQ_BIN_MIC0_18 +660 0x0000 //TX_PREEQ_BIN_MIC0_19 +661 0x0000 //TX_PREEQ_BIN_MIC0_20 +662 0x0000 //TX_PREEQ_BIN_MIC0_21 +663 0x0000 //TX_PREEQ_BIN_MIC0_22 +664 0x0000 //TX_PREEQ_BIN_MIC0_23 +665 0x0030 //TX_PREEQ_SUBNUM_MIC1 +666 0x4848 //TX_PREEQ_GAIN_MIC1_0 +667 0x4848 //TX_PREEQ_GAIN_MIC1_1 +668 0x4848 //TX_PREEQ_GAIN_MIC1_2 +669 0x4848 //TX_PREEQ_GAIN_MIC1_3 +670 0x4848 //TX_PREEQ_GAIN_MIC1_4 +671 0x4848 //TX_PREEQ_GAIN_MIC1_5 +672 0x4848 //TX_PREEQ_GAIN_MIC1_6 +673 0x484A //TX_PREEQ_GAIN_MIC1_7 +674 0x4A4B //TX_PREEQ_GAIN_MIC1_8 +675 0x4C4E //TX_PREEQ_GAIN_MIC1_9 +676 0x4E4F //TX_PREEQ_GAIN_MIC1_10 +677 0x5052 //TX_PREEQ_GAIN_MIC1_11 +678 0x5454 //TX_PREEQ_GAIN_MIC1_12 +679 0x5454 //TX_PREEQ_GAIN_MIC1_13 +680 0x4848 //TX_PREEQ_GAIN_MIC1_14 +681 0x4848 //TX_PREEQ_GAIN_MIC1_15 +682 0x4848 //TX_PREEQ_GAIN_MIC1_16 +683 0x4848 //TX_PREEQ_GAIN_MIC1_17 +684 0x4848 //TX_PREEQ_GAIN_MIC1_18 +685 0x4848 //TX_PREEQ_GAIN_MIC1_19 +686 0x4848 //TX_PREEQ_GAIN_MIC1_20 +687 0x4848 //TX_PREEQ_GAIN_MIC1_21 +688 0x4848 //TX_PREEQ_GAIN_MIC1_22 +689 0x4848 //TX_PREEQ_GAIN_MIC1_23 +690 0x0202 //TX_PREEQ_BIN_MIC1_0 +691 0x0203 //TX_PREEQ_BIN_MIC1_1 +692 0x0303 //TX_PREEQ_BIN_MIC1_2 +693 0x0304 //TX_PREEQ_BIN_MIC1_3 +694 0x0405 //TX_PREEQ_BIN_MIC1_4 +695 0x0506 //TX_PREEQ_BIN_MIC1_5 +696 0x0708 //TX_PREEQ_BIN_MIC1_6 +697 0x090A //TX_PREEQ_BIN_MIC1_7 +698 0x0B0C //TX_PREEQ_BIN_MIC1_8 +699 0x0D0E //TX_PREEQ_BIN_MIC1_9 +700 0x0F10 //TX_PREEQ_BIN_MIC1_10 +701 0x1011 //TX_PREEQ_BIN_MIC1_11 +702 0x1104 //TX_PREEQ_BIN_MIC1_12 +703 0x101B //TX_PREEQ_BIN_MIC1_13 +704 0x0000 //TX_PREEQ_BIN_MIC1_14 +705 0x0000 //TX_PREEQ_BIN_MIC1_15 +706 0x0000 //TX_PREEQ_BIN_MIC1_16 +707 0x0000 //TX_PREEQ_BIN_MIC1_17 +708 0x0000 //TX_PREEQ_BIN_MIC1_18 +709 0x0000 //TX_PREEQ_BIN_MIC1_19 +710 0x0000 //TX_PREEQ_BIN_MIC1_20 +711 0x0000 //TX_PREEQ_BIN_MIC1_21 +712 0x0000 //TX_PREEQ_BIN_MIC1_22 +713 0x0000 //TX_PREEQ_BIN_MIC1_23 +714 0x0030 //TX_PREEQ_SUBNUM_MIC2 +715 0x4848 //TX_PREEQ_GAIN_MIC2_0 +716 0x4848 //TX_PREEQ_GAIN_MIC2_1 +717 0x4848 //TX_PREEQ_GAIN_MIC2_2 +718 0x4848 //TX_PREEQ_GAIN_MIC2_3 +719 0x4848 //TX_PREEQ_GAIN_MIC2_4 +720 0x4848 //TX_PREEQ_GAIN_MIC2_5 +721 0x4848 //TX_PREEQ_GAIN_MIC2_6 +722 0x4848 //TX_PREEQ_GAIN_MIC2_7 +723 0x4848 //TX_PREEQ_GAIN_MIC2_8 +724 0x4848 //TX_PREEQ_GAIN_MIC2_9 +725 0x4848 //TX_PREEQ_GAIN_MIC2_10 +726 0x4848 //TX_PREEQ_GAIN_MIC2_11 +727 0x4848 //TX_PREEQ_GAIN_MIC2_12 +728 0x4848 //TX_PREEQ_GAIN_MIC2_13 +729 0x4848 //TX_PREEQ_GAIN_MIC2_14 +730 0x4848 //TX_PREEQ_GAIN_MIC2_15 +731 0x4848 //TX_PREEQ_GAIN_MIC2_16 +732 0x4848 //TX_PREEQ_GAIN_MIC2_17 +733 0x4848 //TX_PREEQ_GAIN_MIC2_18 +734 0x4848 //TX_PREEQ_GAIN_MIC2_19 +735 0x4848 //TX_PREEQ_GAIN_MIC2_20 +736 0x4848 //TX_PREEQ_GAIN_MIC2_21 +737 0x4848 //TX_PREEQ_GAIN_MIC2_22 +738 0x4848 //TX_PREEQ_GAIN_MIC2_23 +739 0x0608 //TX_PREEQ_BIN_MIC2_0 +740 0x0808 //TX_PREEQ_BIN_MIC2_1 +741 0x0808 //TX_PREEQ_BIN_MIC2_2 +742 0x0808 //TX_PREEQ_BIN_MIC2_3 +743 0x0808 //TX_PREEQ_BIN_MIC2_4 +744 0x0808 //TX_PREEQ_BIN_MIC2_5 +745 0x0808 //TX_PREEQ_BIN_MIC2_6 +746 0x0808 //TX_PREEQ_BIN_MIC2_7 +747 0x0808 //TX_PREEQ_BIN_MIC2_8 +748 0x0808 //TX_PREEQ_BIN_MIC2_9 +749 0x0808 //TX_PREEQ_BIN_MIC2_10 +750 0x0808 //TX_PREEQ_BIN_MIC2_11 +751 0x0808 //TX_PREEQ_BIN_MIC2_12 +752 0x0808 //TX_PREEQ_BIN_MIC2_13 +753 0x0808 //TX_PREEQ_BIN_MIC2_14 +754 0x0200 //TX_PREEQ_BIN_MIC2_15 +755 0x0000 //TX_PREEQ_BIN_MIC2_16 +756 0x0000 //TX_PREEQ_BIN_MIC2_17 +757 0x0000 //TX_PREEQ_BIN_MIC2_18 +758 0x0000 //TX_PREEQ_BIN_MIC2_19 +759 0x0000 //TX_PREEQ_BIN_MIC2_20 +760 0x0000 //TX_PREEQ_BIN_MIC2_21 +761 0x0000 //TX_PREEQ_BIN_MIC2_22 +762 0x0000 //TX_PREEQ_BIN_MIC2_23 +763 0x0006 //TX_MASKING_ABILITY +764 0x0800 //TX_NND_WEIGHT +765 0x0062 //TX_MIC_CALIBRATION_0 +766 0x0062 //TX_MIC_CALIBRATION_1 +767 0x0062 //TX_MIC_CALIBRATION_2 +768 0x0062 //TX_MIC_CALIBRATION_3 +769 0x0046 //TX_MIC_PWR_BIAS_0 +770 0x0046 //TX_MIC_PWR_BIAS_1 +771 0x0046 //TX_MIC_PWR_BIAS_2 +772 0x0046 //TX_MIC_PWR_BIAS_3 +773 0x0000 //TX_GAIN_LIMIT_0 +774 0x0000 //TX_GAIN_LIMIT_1 +775 0x0006 //TX_GAIN_LIMIT_2 +776 0x0007 //TX_GAIN_LIMIT_3 +777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN +778 0x7FDE //TX_BVE_VAD0_ALPHAUP +779 0x7F3A //TX_BVE_VAD0_ALPHADOWN +780 0x2000 //TX_BVE_GAINWEIGHT_NOFEVADLI +781 0x7F5B //TX_BVE_FEVADLI_ALPHA +782 0x7F19 //TX_BVE_NOVAD0_ALPHAUP +783 0x1000 //TX_TDDRC_ALPHA_UP_01 +784 0x1000 //TX_TDDRC_ALPHA_UP_02 +785 0x1000 //TX_TDDRC_ALPHA_UP_03 +786 0x1000 //TX_TDDRC_ALPHA_UP_04 +787 0x7EB8 //TX_TDDRC_ALPHA_DWN_01 +788 0x7EB8 //TX_TDDRC_ALPHA_DWN_02 +789 0x7EB8 //TX_TDDRC_ALPHA_DWN_03 +790 0x7EB8 //TX_TDDRC_ALPHA_DWN_04 +791 0x7FFF //TX_TDDRC_TD_DRC_LIMIT +792 0x0800 //TX_TDDRC_POST_LIMIT_GAIN +793 0x0000 //TX_TDDRC_RESRV_0 +794 0x0000 //TX_TDDRC_RESRV_1 +795 0x0018 //TX_FDDRC_BAND_MARGIN_0 +796 0x0030 //TX_FDDRC_BAND_MARGIN_1 +797 0x0050 //TX_FDDRC_BAND_MARGIN_2 +798 0x0080 //TX_FDDRC_BAND_MARGIN_3 +799 0x0007 //TX_FDDRC_BLOCK_EXP +800 0x5000 //TX_FDDRC_THRD_2_0 +801 0x5000 //TX_FDDRC_THRD_2_1 +802 0x5000 //TX_FDDRC_THRD_2_2 +803 0x5000 //TX_FDDRC_THRD_2_3 +804 0x6400 //TX_FDDRC_THRD_3_0 +805 0x6400 //TX_FDDRC_THRD_3_1 +806 0x6400 //TX_FDDRC_THRD_3_2 +807 0x6400 //TX_FDDRC_THRD_3_3 +808 0x2000 //TX_FDDRC_SLANT_0_0 +809 0x2000 //TX_FDDRC_SLANT_0_1 +810 0x2000 //TX_FDDRC_SLANT_0_2 +811 0x2000 //TX_FDDRC_SLANT_0_3 +812 0x5333 //TX_FDDRC_SLANT_1_0 +813 0x5333 //TX_FDDRC_SLANT_1_1 +814 0x5333 //TX_FDDRC_SLANT_1_2 +815 0x5333 //TX_FDDRC_SLANT_1_3 +816 0x0010 //TX_DEADMIC_SILENCE_TH +817 0x0600 //TX_MIC_DEGRADE_TH +818 0x0078 //TX_DEADMIC_CNT +819 0x0078 //TX_MIC_DEGRADE_CNT +820 0x0000 //TX_FDDRC_RESRV_4 +821 0x0000 //TX_FDDRC_RESRV_5 +822 0x0000 //TX_FDDRC_RESRV_6 +823 0x7FFF //TX_KS_NOISEPASTE_FACTOR +824 0x0001 //TX_KS_CONFIG +825 0x7FFF //TX_KS_GAIN_MIN +826 0x0000 //TX_KS_RESRV_0 +827 0x0000 //TX_KS_RESRV_1 +828 0x0000 //TX_KS_RESRV_2 +829 0x7C00 //TX_LAMBDA_PKA_FP +830 0x2000 //TX_TPKA_FP +831 0x0080 //TX_MIN_G_FP +832 0x2000 //TX_MAX_G_FP +833 0x0FA0 //TX_FFP_FP_K_METAL +834 0x4000 //TX_A_POST_FLT_FP +835 0x0F5C //TX_RTO_OUTBEAM_TH +836 0x4CCD //TX_TPKA_FP_THD +837 0x0000 //TX_MAX_G_FP_BLK +838 0x0000 //TX_FFP_FADEIN +839 0x0000 //TX_FFP_FADEOUT +840 0x0000 //TX_WHISPERCTH +841 0x0000 //TX_WHISPERHOLDT +842 0x0000 //TX_WHISP_ENTHH +843 0x0000 //TX_WHISP_ENTHL +844 0x0000 //TX_WHISP_RTOTH +845 0x0000 //TX_WHISP_RTOTH2 +846 0x0096 //TX_MUTE_PERIOD +847 0x0000 //TX_FADE_IN_PERIOD +848 0x0100 //TX_FFP_RESRV_2 +849 0x0020 //TX_FFP_RESRV_3 +850 0x0000 //TX_FFP_RESRV_4 +851 0x0000 //TX_FFP_RESRV_5 +852 0x0000 //TX_FFP_RESRV_6 +853 0x0002 //TX_FILTINDX +854 0x0002 //TX_TDDRC_THRD_0 +855 0x0003 //TX_TDDRC_THRD_1 +856 0x1500 //TX_TDDRC_THRD_2 +857 0x1500 //TX_TDDRC_THRD_3 +858 0x3000 //TX_TDDRC_SLANT_0 +859 0x6E00 //TX_TDDRC_SLANT_1 +860 0x1000 //TX_TDDRC_ALPHA_UP_00 +861 0x7EB8 //TX_TDDRC_ALPHA_DWN_00 +862 0x0000 //TX_TDDRC_HMNC_FLAG +863 0x199A //TX_TDDRC_HMNC_GAIN +864 0x0000 //TX_TDDRC_SMT_FLAG +865 0x0CCD //TX_TDDRC_SMT_W +866 0x0504 //TX_TDDRC_DRC_GAIN +867 0x7FFF //TX_TDDRC_LMT_THRD +868 0x0000 //TX_TDDRC_LMT_ALPHA +869 0x0000 //TX_TFMASKLTH +870 0x0000 //TX_TFMASKLTHL +871 0x0CCD //TX_TFMASKHTH +872 0x199A //TX_TFMASKLTH_BINVAD +873 0xFCCD //TX_TFMASKLTH_NS_EST +874 0xF800 //TX_TFMASKLTH_DOA +875 0x0CCD //TX_TFMASKTH_BLESSCUT +876 0x2000 //TX_B_LESSCUT_RTO_MASK +877 0x1C00 //TX_SB_RHO_MEAN_TH_ABN +878 0x2000 //TX_B_POST_FLT_MASK +879 0x0000 //TX_B_POST_FLT_MASK1 +880 0x6333 //TX_GAIN_WIND_MASK +881 0x0000 //TX_TFMASK_BFSTRICT_MUSIC +882 0x0000 //TX_TFMASK_BFSTRICT_NOMUSIC +883 0x7333 //TX_FASTNS_OUTIN_TH +884 0x0CCD //TX_FASTNS_TFMASK_TH +885 0x0CCD //TX_FASTNS_TFMASKBIN_TH1 +886 0x0CCD //TX_FASTNS_TFMASKBIN_TH2 +887 0x0CCD //TX_FASTNS_TFMASKBIN_TH3 +888 0x00C8 //TX_FASTNS_ARSPC_TH +889 0xC000 //TX_FASTNS_MASK5_TH +890 0x0810 //TX_POSTSSA_MIN_G_VR_MASK +891 0x1000 //TX_A_LESSCUT_RTO_MASK +892 0x1770 //TX_FASTNS_NOISETH +893 0xC000 //TX_FASTNS_SSA_THLFL +894 0xC000 //TX_FASTNS_SSA_THHFL +895 0xCCCC //TX_FASTNS_SSA_THLFH +896 0xD999 //TX_FASTNS_SSA_THHFH +897 0x2329 //TX_SENDFUNC_REG_MICMUTE +898 0x0010 //TX_SENDFUNC_REG_MICMUTE1 +899 0x0320 //TX_MICMUTE_RATIO_THR +900 0x0140 //TX_MICMUTE_AMP_THR +901 0x0004 //TX_MICMUTE_HPF_IND +902 0x00C0 //TX_MICMUTE_LOG_EYR_TH +903 0x000A //TX_MICMUTE_CVG_TIME +904 0x0008 //TX_MICMUTE_RELEASE_TIME +905 0x0CD0 //TX_MIC_VOLUME_MIC0MUTE +906 0x0000 //TX_MICMUTE_EPD_OFFSET_0 +907 0x0028 //TX_MICMUTE_FRQ_AEC_L +908 0x7999 //TX_MICMUTE_EAD_THR +909 0x7FFF //TX_MICMUTE_LAMBDA_CB_NLE +910 0x3000 //TX_MICMUTE_LAMBDA_RE_EST +911 0x7C00 //TX_DTD_THR1_MICMUTE_0 +912 0x5DC0 //TX_DTD_THR1_MICMUTE_1 +913 0x7FFF //TX_DTD_THR1_MICMUTE_2 +914 0x7FFF //TX_DTD_THR1_MICMUTE_3 +915 0x2000 //TX_DTD_THR2_MICMUTE_0 +916 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_0 +917 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_1 +918 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_2 +919 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_3 +920 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_4 +921 0x7FFF //TX_MICMUTE_C_POST_FLT +922 0x03E8 //TX_MICMUTE_DT_CUT_K +923 0x0001 //TX_MICMUTE_DT_CUT_THR +924 0x03E8 //TX_MICMUTE_DT_CUT_K2 +925 0x0001 //TX_MICMUTE_DT_CUT_THR2 +926 0x0064 //TX_MICMUTE_DT2_HOLD_N +927 0x1000 //TX_MICMUTE_RATIODTH_THCUT +928 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOL +929 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOH +930 0x0400 //TX_MICMUTE_C_POST_FLT_MASK +931 0x7999 //TX_MICMUTE_RATIODTL_CUT_TH +932 0x3E80 //TX_MICMUTE_DT_CUT_K1 +933 0x0800 //TX_MICMUTE_N2_SN_EST +934 0xFC00 //TX_MICMUTE_THR_SN_EST_0 +935 0x001C //TX_MICMUTE_MIN_G_CTRL_0 +936 0x6000 //TX_MICMUTE_A_POST_FILT_S_0 +937 0x7000 //TX_MICMUTE_B_POST_FILT_0 +938 0x2710 //TX_MIC1RUB_AMP_THR +939 0x7FFF //TX_MIC1MUTE_RATIO_THR +940 0x0001 //TX_MIC1MUTE_AMP_THR +941 0x0008 //TX_MIC1MUTE_CVG_TIME +942 0x0008 //TX_MIC1MUTE_RELEASE_TIME +943 0x05A0 //TX_AMS_RESRV_01 +944 0x3FFF //TX_AMS_RESRV_02 +945 0x7FFF //TX_AMS_RESRV_03 +946 0x0000 //TX_AMS_RESRV_04 +947 0x0000 //TX_AMS_RESRV_05 +948 0x0000 //TX_AMS_RESRV_06 +949 0x0000 //TX_AMS_RESRV_07 +950 0x0000 //TX_AMS_RESRV_08 +951 0x0000 //TX_AMS_RESRV_09 +952 0x0000 //TX_AMS_RESRV_10 +953 0x0000 //TX_AMS_RESRV_11 +954 0x0000 //TX_AMS_RESRV_12 +955 0x0000 //TX_AMS_RESRV_13 +956 0x0000 //TX_AMS_RESRV_14 +957 0x0000 //TX_AMS_RESRV_15 +958 0x0000 //TX_AMS_RESRV_16 +959 0x0000 //TX_AMS_RESRV_17 +960 0x0000 //TX_AMS_RESRV_18 +961 0x0000 //TX_AMS_RESRV_19 +#RX +0 0x000C //RX_RECVFUNC_MODE_0 +1 0x0000 //RX_RECVFUNC_MODE_1 +2 0x0001 //RX_SAMPLINGFREQ_SIG +3 0x0001 //RX_SAMPLINGFREQ_PROC +4 0x000A //RX_FRAME_SZ +5 0x0000 //RX_DELAY_OPT +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +10 0x0800 //RX_PGA +11 0x7FFF //RX_A_HP +12 0x4000 //RX_B_PE +13 0x7800 //RX_THR_PITCH_DET_0 +14 0x7000 //RX_THR_PITCH_DET_1 +15 0x6000 //RX_THR_PITCH_DET_2 +16 0x0008 //RX_PITCH_BFR_LEN +17 0x0003 //RX_SBD_PITCH_DET +18 0x0100 //RX_PP_RESRV_0 +19 0x0020 //RX_PP_RESRV_1 +20 0x0400 //RX_N_SN_EST +21 0x000C //RX_N2_SN_EST +22 0x0014 //RX_NS_LVL_CTRL +23 0xF800 //RX_THR_SN_EST +24 0x7E00 //RX_LAMBDA_PFILT +25 0x000A //RX_FENS_RESRV_0 +26 0x0190 //RX_FENS_RESRV_1 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +30 0x0002 //RX_EXTRA_NS_L +31 0x0800 //RX_EXTRA_NS_A +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +35 0x199A //RX_A_POST_FLT +36 0x0000 //RX_LMT_THRD +37 0x4000 //RX_LMT_ALPHA +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4A4C //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5A5C //RX_FDEQ_GAIN_7 +47 0x5C5C //RX_FDEQ_GAIN_8 +48 0x5C5C //RX_FDEQ_GAIN_9 +49 0x5C5C //RX_FDEQ_GAIN_10 +50 0x5C5C //RX_FDEQ_GAIN_11 +51 0x5C5C //RX_FDEQ_GAIN_12 +52 0x5C5C //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0505 //RX_FDEQ_BIN_3 +67 0x0505 //RX_FDEQ_BIN_4 +68 0x0505 //RX_FDEQ_BIN_5 +69 0x0505 //RX_FDEQ_BIN_6 +70 0x0505 //RX_FDEQ_BIN_7 +71 0x160C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F10 //RX_FDEQ_BIN_11 +75 0x1011 //RX_FDEQ_BIN_12 +76 0x1104 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +111 0x0002 //RX_FILTINDX +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0400 //RX_TDDRC_DRC_GAIN +125 0x7C00 //RX_LAMBDA_PKA_FP +126 0x2000 //RX_TPKA_FP +127 0x2000 //RX_MIN_G_FP +128 0x0080 //RX_MAX_G_FP +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +131 0x0000 //RX_MAXLEVEL_CNG +132 0x3000 //RX_BWE_UV_TH +133 0x3000 //RX_BWE_UV_TH2 +134 0x1800 //RX_BWE_UV_TH3 +135 0x1000 //RX_BWE_V_TH +136 0x04CD //RX_BWE_GAIN1_V_TH1 +137 0x0F33 //RX_BWE_GAIN1_V_TH2 +138 0x7333 //RX_BWE_UV_EQ +139 0x199A //RX_BWE_V_EQ +140 0x7333 //RX_BWE_TONE_TH +141 0x0004 //RX_BWE_UV_HOLD_T +142 0x6CCD //RX_BWE_GAIN2_ALPHA +143 0x799A //RX_BWE_GAIN3_ALPHA +144 0x001E //RX_BWE_CUTOFF +145 0x3000 //RX_BWE_GAINFILL +146 0x3200 //RX_BWE_MAXTH_TONE +147 0x2000 //RX_BWE_EQ_0 +148 0x2000 //RX_BWE_EQ_1 +149 0x2000 //RX_BWE_EQ_2 +150 0x2000 //RX_BWE_EQ_3 +151 0x2000 //RX_BWE_EQ_4 +152 0x2000 //RX_BWE_EQ_5 +153 0x2000 //RX_BWE_EQ_6 +154 0x0000 //RX_BWE_RESRV_0 +155 0x0000 //RX_BWE_RESRV_1 +156 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0400 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4A4C //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5A5C //RX_FDEQ_GAIN_7 +47 0x5C5C //RX_FDEQ_GAIN_8 +48 0x5C5C //RX_FDEQ_GAIN_9 +49 0x5C5C //RX_FDEQ_GAIN_10 +50 0x5C5C //RX_FDEQ_GAIN_11 +51 0x5C5C //RX_FDEQ_GAIN_12 +52 0x5C5C //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0505 //RX_FDEQ_BIN_3 +67 0x0505 //RX_FDEQ_BIN_4 +68 0x0505 //RX_FDEQ_BIN_5 +69 0x0505 //RX_FDEQ_BIN_6 +70 0x0505 //RX_FDEQ_BIN_7 +71 0x160C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F10 //RX_FDEQ_BIN_11 +75 0x1011 //RX_FDEQ_BIN_12 +76 0x1104 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0400 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4A4C //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5A5C //RX_FDEQ_GAIN_7 +47 0x5C5C //RX_FDEQ_GAIN_8 +48 0x5C5C //RX_FDEQ_GAIN_9 +49 0x5C5C //RX_FDEQ_GAIN_10 +50 0x5C5C //RX_FDEQ_GAIN_11 +51 0x5C5C //RX_FDEQ_GAIN_12 +52 0x5C5C //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0505 //RX_FDEQ_BIN_3 +67 0x0505 //RX_FDEQ_BIN_4 +68 0x0505 //RX_FDEQ_BIN_5 +69 0x0505 //RX_FDEQ_BIN_6 +70 0x0505 //RX_FDEQ_BIN_7 +71 0x160C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F10 //RX_FDEQ_BIN_11 +75 0x1011 //RX_FDEQ_BIN_12 +76 0x1104 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0400 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4A4C //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5A5C //RX_FDEQ_GAIN_7 +47 0x5C5C //RX_FDEQ_GAIN_8 +48 0x5C5C //RX_FDEQ_GAIN_9 +49 0x5C5C //RX_FDEQ_GAIN_10 +50 0x5C5C //RX_FDEQ_GAIN_11 +51 0x5C5C //RX_FDEQ_GAIN_12 +52 0x5C5C //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0505 //RX_FDEQ_BIN_3 +67 0x0505 //RX_FDEQ_BIN_4 +68 0x0505 //RX_FDEQ_BIN_5 +69 0x0505 //RX_FDEQ_BIN_6 +70 0x0505 //RX_FDEQ_BIN_7 +71 0x160C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F10 //RX_FDEQ_BIN_11 +75 0x1011 //RX_FDEQ_BIN_12 +76 0x1104 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0400 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4A4C //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5A5C //RX_FDEQ_GAIN_7 +47 0x5C5C //RX_FDEQ_GAIN_8 +48 0x5C5C //RX_FDEQ_GAIN_9 +49 0x5C5C //RX_FDEQ_GAIN_10 +50 0x5C5C //RX_FDEQ_GAIN_11 +51 0x5C5C //RX_FDEQ_GAIN_12 +52 0x5C5C //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0505 //RX_FDEQ_BIN_3 +67 0x0505 //RX_FDEQ_BIN_4 +68 0x0505 //RX_FDEQ_BIN_5 +69 0x0505 //RX_FDEQ_BIN_6 +70 0x0505 //RX_FDEQ_BIN_7 +71 0x160C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F10 //RX_FDEQ_BIN_11 +75 0x1011 //RX_FDEQ_BIN_12 +76 0x1104 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0400 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4A4C //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5A5C //RX_FDEQ_GAIN_7 +47 0x5C5C //RX_FDEQ_GAIN_8 +48 0x5C5C //RX_FDEQ_GAIN_9 +49 0x5C5C //RX_FDEQ_GAIN_10 +50 0x5C5C //RX_FDEQ_GAIN_11 +51 0x5C5C //RX_FDEQ_GAIN_12 +52 0x5C5C //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0505 //RX_FDEQ_BIN_3 +67 0x0505 //RX_FDEQ_BIN_4 +68 0x0505 //RX_FDEQ_BIN_5 +69 0x0505 //RX_FDEQ_BIN_6 +70 0x0505 //RX_FDEQ_BIN_7 +71 0x160C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F10 //RX_FDEQ_BIN_11 +75 0x1011 //RX_FDEQ_BIN_12 +76 0x1104 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0400 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4A4C //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5A5C //RX_FDEQ_GAIN_7 +47 0x5C5C //RX_FDEQ_GAIN_8 +48 0x5C5C //RX_FDEQ_GAIN_9 +49 0x5C5C //RX_FDEQ_GAIN_10 +50 0x5C5C //RX_FDEQ_GAIN_11 +51 0x5C5C //RX_FDEQ_GAIN_12 +52 0x5C5C //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0505 //RX_FDEQ_BIN_3 +67 0x0505 //RX_FDEQ_BIN_4 +68 0x0505 //RX_FDEQ_BIN_5 +69 0x0505 //RX_FDEQ_BIN_6 +70 0x0505 //RX_FDEQ_BIN_7 +71 0x160C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F10 //RX_FDEQ_BIN_11 +75 0x1011 //RX_FDEQ_BIN_12 +76 0x1104 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0400 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4A4C //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5A5C //RX_FDEQ_GAIN_7 +47 0x5C5C //RX_FDEQ_GAIN_8 +48 0x5C5C //RX_FDEQ_GAIN_9 +49 0x5C5C //RX_FDEQ_GAIN_10 +50 0x5C5C //RX_FDEQ_GAIN_11 +51 0x5C5C //RX_FDEQ_GAIN_12 +52 0x5C5C //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0505 //RX_FDEQ_BIN_3 +67 0x0505 //RX_FDEQ_BIN_4 +68 0x0505 //RX_FDEQ_BIN_5 +69 0x0505 //RX_FDEQ_BIN_6 +70 0x0505 //RX_FDEQ_BIN_7 +71 0x160C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F10 //RX_FDEQ_BIN_11 +75 0x1011 //RX_FDEQ_BIN_12 +76 0x1104 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#RX 2 +157 0x000C //RX_RECVFUNC_MODE_0 +158 0x0000 //RX_RECVFUNC_MODE_1 +159 0x0001 //RX_SAMPLINGFREQ_SIG +160 0x0001 //RX_SAMPLINGFREQ_PROC +161 0x000A //RX_FRAME_SZ +162 0x0000 //RX_DELAY_OPT +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +167 0x0800 //RX_PGA +168 0x7FFF //RX_A_HP +169 0x4000 //RX_B_PE +170 0x7800 //RX_THR_PITCH_DET_0 +171 0x7000 //RX_THR_PITCH_DET_1 +172 0x6000 //RX_THR_PITCH_DET_2 +173 0x0008 //RX_PITCH_BFR_LEN +174 0x0003 //RX_SBD_PITCH_DET +175 0x0100 //RX_PP_RESRV_0 +176 0x0020 //RX_PP_RESRV_1 +177 0x0400 //RX_N_SN_EST +178 0x000C //RX_N2_SN_EST +179 0x0014 //RX_NS_LVL_CTRL +180 0xF800 //RX_THR_SN_EST +181 0x7E00 //RX_LAMBDA_PFILT +182 0x000A //RX_FENS_RESRV_0 +183 0x0190 //RX_FENS_RESRV_1 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +187 0x0002 //RX_EXTRA_NS_L +188 0x0800 //RX_EXTRA_NS_A +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +192 0x199A //RX_A_POST_FLT +193 0x0000 //RX_LMT_THRD +194 0x4000 //RX_LMT_ALPHA +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4A4C //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5A5C //RX_FDEQ_GAIN_7 +204 0x5C5C //RX_FDEQ_GAIN_8 +205 0x5C5C //RX_FDEQ_GAIN_9 +206 0x5C5C //RX_FDEQ_GAIN_10 +207 0x5C5C //RX_FDEQ_GAIN_11 +208 0x5C5C //RX_FDEQ_GAIN_12 +209 0x5C5C //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0505 //RX_FDEQ_BIN_3 +224 0x0505 //RX_FDEQ_BIN_4 +225 0x0505 //RX_FDEQ_BIN_5 +226 0x0505 //RX_FDEQ_BIN_6 +227 0x0505 //RX_FDEQ_BIN_7 +228 0x160C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F10 //RX_FDEQ_BIN_11 +232 0x1011 //RX_FDEQ_BIN_12 +233 0x1104 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +268 0x0002 //RX_FILTINDX +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0400 //RX_TDDRC_DRC_GAIN +282 0x7C00 //RX_LAMBDA_PKA_FP +283 0x2000 //RX_TPKA_FP +284 0x2000 //RX_MIN_G_FP +285 0x0080 //RX_MAX_G_FP +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +288 0x0000 //RX_MAXLEVEL_CNG +289 0x3000 //RX_BWE_UV_TH +290 0x3000 //RX_BWE_UV_TH2 +291 0x1800 //RX_BWE_UV_TH3 +292 0x1000 //RX_BWE_V_TH +293 0x04CD //RX_BWE_GAIN1_V_TH1 +294 0x0F33 //RX_BWE_GAIN1_V_TH2 +295 0x7333 //RX_BWE_UV_EQ +296 0x199A //RX_BWE_V_EQ +297 0x7333 //RX_BWE_TONE_TH +298 0x0004 //RX_BWE_UV_HOLD_T +299 0x6CCD //RX_BWE_GAIN2_ALPHA +300 0x799A //RX_BWE_GAIN3_ALPHA +301 0x001E //RX_BWE_CUTOFF +302 0x3000 //RX_BWE_GAINFILL +303 0x3200 //RX_BWE_MAXTH_TONE +304 0x2000 //RX_BWE_EQ_0 +305 0x2000 //RX_BWE_EQ_1 +306 0x2000 //RX_BWE_EQ_2 +307 0x2000 //RX_BWE_EQ_3 +308 0x2000 //RX_BWE_EQ_4 +309 0x2000 //RX_BWE_EQ_5 +310 0x2000 //RX_BWE_EQ_6 +311 0x0000 //RX_BWE_RESRV_0 +312 0x0000 //RX_BWE_RESRV_1 +313 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0400 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4A4C //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5A5C //RX_FDEQ_GAIN_7 +204 0x5C5C //RX_FDEQ_GAIN_8 +205 0x5C5C //RX_FDEQ_GAIN_9 +206 0x5C5C //RX_FDEQ_GAIN_10 +207 0x5C5C //RX_FDEQ_GAIN_11 +208 0x5C5C //RX_FDEQ_GAIN_12 +209 0x5C5C //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0505 //RX_FDEQ_BIN_3 +224 0x0505 //RX_FDEQ_BIN_4 +225 0x0505 //RX_FDEQ_BIN_5 +226 0x0505 //RX_FDEQ_BIN_6 +227 0x0505 //RX_FDEQ_BIN_7 +228 0x160C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F10 //RX_FDEQ_BIN_11 +232 0x1011 //RX_FDEQ_BIN_12 +233 0x1104 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0400 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4A4C //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5A5C //RX_FDEQ_GAIN_7 +204 0x5C5C //RX_FDEQ_GAIN_8 +205 0x5C5C //RX_FDEQ_GAIN_9 +206 0x5C5C //RX_FDEQ_GAIN_10 +207 0x5C5C //RX_FDEQ_GAIN_11 +208 0x5C5C //RX_FDEQ_GAIN_12 +209 0x5C5C //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0505 //RX_FDEQ_BIN_3 +224 0x0505 //RX_FDEQ_BIN_4 +225 0x0505 //RX_FDEQ_BIN_5 +226 0x0505 //RX_FDEQ_BIN_6 +227 0x0505 //RX_FDEQ_BIN_7 +228 0x160C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F10 //RX_FDEQ_BIN_11 +232 0x1011 //RX_FDEQ_BIN_12 +233 0x1104 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0400 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4A4C //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5A5C //RX_FDEQ_GAIN_7 +204 0x5C5C //RX_FDEQ_GAIN_8 +205 0x5C5C //RX_FDEQ_GAIN_9 +206 0x5C5C //RX_FDEQ_GAIN_10 +207 0x5C5C //RX_FDEQ_GAIN_11 +208 0x5C5C //RX_FDEQ_GAIN_12 +209 0x5C5C //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0505 //RX_FDEQ_BIN_3 +224 0x0505 //RX_FDEQ_BIN_4 +225 0x0505 //RX_FDEQ_BIN_5 +226 0x0505 //RX_FDEQ_BIN_6 +227 0x0505 //RX_FDEQ_BIN_7 +228 0x160C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F10 //RX_FDEQ_BIN_11 +232 0x1011 //RX_FDEQ_BIN_12 +233 0x1104 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0400 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4A4C //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5A5C //RX_FDEQ_GAIN_7 +204 0x5C5C //RX_FDEQ_GAIN_8 +205 0x5C5C //RX_FDEQ_GAIN_9 +206 0x5C5C //RX_FDEQ_GAIN_10 +207 0x5C5C //RX_FDEQ_GAIN_11 +208 0x5C5C //RX_FDEQ_GAIN_12 +209 0x5C5C //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0505 //RX_FDEQ_BIN_3 +224 0x0505 //RX_FDEQ_BIN_4 +225 0x0505 //RX_FDEQ_BIN_5 +226 0x0505 //RX_FDEQ_BIN_6 +227 0x0505 //RX_FDEQ_BIN_7 +228 0x160C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F10 //RX_FDEQ_BIN_11 +232 0x1011 //RX_FDEQ_BIN_12 +233 0x1104 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0400 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4A4C //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5A5C //RX_FDEQ_GAIN_7 +204 0x5C5C //RX_FDEQ_GAIN_8 +205 0x5C5C //RX_FDEQ_GAIN_9 +206 0x5C5C //RX_FDEQ_GAIN_10 +207 0x5C5C //RX_FDEQ_GAIN_11 +208 0x5C5C //RX_FDEQ_GAIN_12 +209 0x5C5C //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0505 //RX_FDEQ_BIN_3 +224 0x0505 //RX_FDEQ_BIN_4 +225 0x0505 //RX_FDEQ_BIN_5 +226 0x0505 //RX_FDEQ_BIN_6 +227 0x0505 //RX_FDEQ_BIN_7 +228 0x160C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F10 //RX_FDEQ_BIN_11 +232 0x1011 //RX_FDEQ_BIN_12 +233 0x1104 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0400 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4A4C //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5A5C //RX_FDEQ_GAIN_7 +204 0x5C5C //RX_FDEQ_GAIN_8 +205 0x5C5C //RX_FDEQ_GAIN_9 +206 0x5C5C //RX_FDEQ_GAIN_10 +207 0x5C5C //RX_FDEQ_GAIN_11 +208 0x5C5C //RX_FDEQ_GAIN_12 +209 0x5C5C //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0505 //RX_FDEQ_BIN_3 +224 0x0505 //RX_FDEQ_BIN_4 +225 0x0505 //RX_FDEQ_BIN_5 +226 0x0505 //RX_FDEQ_BIN_6 +227 0x0505 //RX_FDEQ_BIN_7 +228 0x160C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F10 //RX_FDEQ_BIN_11 +232 0x1011 //RX_FDEQ_BIN_12 +233 0x1104 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0400 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4A4C //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5A5C //RX_FDEQ_GAIN_7 +204 0x5C5C //RX_FDEQ_GAIN_8 +205 0x5C5C //RX_FDEQ_GAIN_9 +206 0x5C5C //RX_FDEQ_GAIN_10 +207 0x5C5C //RX_FDEQ_GAIN_11 +208 0x5C5C //RX_FDEQ_GAIN_12 +209 0x5C5C //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0505 //RX_FDEQ_BIN_3 +224 0x0505 //RX_FDEQ_BIN_4 +225 0x0505 //RX_FDEQ_BIN_5 +226 0x0505 //RX_FDEQ_BIN_6 +227 0x0505 //RX_FDEQ_BIN_7 +228 0x160C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F10 //RX_FDEQ_BIN_11 +232 0x1011 //RX_FDEQ_BIN_12 +233 0x1104 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 + +#CASE_NAME HANDSET-HANDSET_HAC-VOICE_GENERIC-SWB +#PARAM_MODE FULL +#PARAM_TYPE TX+2RX +#TOTAL_CUSTOM_STEP 7+7 +#TX +0 0x0000 //TX_OPERATION_MODE_0 +1 0x0000 //TX_OPERATION_MODE_1 +2 0x0076 //TX_PATCH_REG +3 0x6F7F //TX_SENDFUNC_MODE_0 +4 0x0000 //TX_SENDFUNC_MODE_1 +5 0x0002 //TX_NUM_MIC +6 0x0003 //TX_SAMPLINGFREQ_SIG +7 0x0003 //TX_SAMPLINGFREQ_PROC +8 0x000A //TX_FRAME_SZ_SIG +9 0x000A //TX_FRAME_SZ +10 0x0000 //TX_DELAY_OPT +11 0x0028 //TX_MAX_TAIL_LENGTH +12 0x0001 //TX_NUM_LOUTCHN +13 0x0001 //TX_MAXNUM_AECREF +14 0x0000 //TX_DBG_FUNC_REG +15 0x0000 //TX_DBG_FUNC_REG1 +16 0x0000 //TX_SYS_RESRV_0 +17 0x0000 //TX_SYS_RESRV_1 +18 0x0000 //TX_SYS_RESRV_2 +19 0x0000 //TX_SYS_RESRV_3 +20 0x0000 //TX_DIST2REF0 +21 0x009C //TX_DIST2REF1 +22 0x0000 //TX_DIST2REF_02 +23 0x0000 //TX_DIST2REF_03 +24 0x0000 //TX_DIST2REF_04 +25 0x0000 //TX_DIST2REF_05 +26 0x0000 //TX_MMIC +27 0x1000 //TX_PGA_0 +28 0x1000 //TX_PGA_1 +29 0x1000 //TX_PGA_2 +30 0x0000 //TX_PGA_3 +31 0x0000 //TX_PGA_4 +32 0x0000 //TX_PGA_5 +33 0x0000 //TX_MIC_PAIRS +34 0x0000 //TX_MIC_PAIRS_HS +35 0x0002 //TX_MICS_FOR_BF +36 0x0000 //TX_MIC_PAIRS_FORL1 +37 0x0002 //TX_MICS_OF_PAIR0 +38 0x0002 //TX_MICS_OF_PAIR1 +39 0x0002 //TX_MICS_OF_PAIR2 +40 0x0002 //TX_MICS_OF_PAIR3 +41 0x0000 //TX_MIC_DATA_SRC0 +42 0x0002 //TX_MIC_DATA_SRC1 +43 0x0001 //TX_MIC_DATA_SRC2 +44 0x0000 //TX_MIC_DATA_SRC3 +45 0x0000 //TX_MIC_PAIR_CH_04 +46 0x0000 //TX_MIC_PAIR_CH_05 +47 0x0000 //TX_MIC_PAIR_CH_10 +48 0x0000 //TX_MIC_PAIR_CH_11 +49 0x0000 //TX_MIC_PAIR_CH_12 +50 0x0000 //TX_MIC_PAIR_CH_13 +51 0x0000 //TX_MIC_PAIR_CH_14 +52 0x05DC //TX_HD_BIN_MASK +53 0x0010 //TX_HD_SUBAND_MASK +54 0x19A1 //TX_HD_FRAME_AVG_MASK +55 0x0320 //TX_HD_MIN_FRQ +56 0x1000 //TX_HD_ALPHA_PSD +57 0x1100 //TX_T_PHPR1 +58 0x0000 //TX_T_PHPR2 +59 0x0000 //TX_T_PTPR +60 0x0000 //TX_T_PNPR +61 0x0000 //TX_T_PAPR1 +62 0xEE6C //TX_T_PSDVAT +63 0x0800 //TX_CNT +64 0x4000 //TX_ANTI_HOWL_GAIN +65 0x0001 //TX_MICFORBFMARK_0 +66 0x0001 //TX_MICFORBFMARK_1 +67 0x0001 //TX_MICFORBFMARK_2 +68 0x0001 //TX_MICFORBFMARK_3 +69 0x0001 //TX_MICFORBFMARK_4 +70 0x0001 //TX_MICFORBFMARK_5 +71 0x0000 //TX_DIST2REF_10 +72 0x3A66 //TX_DIST2REF_11 +73 0x0000 //TX_DIST2REF2 +74 0x0000 //TX_DIST2REF_13 +75 0x0000 //TX_DIST2REF_14 +76 0x0000 //TX_DIST2REF_15 +77 0x0000 //TX_DIST2REF_20 +78 0x0000 //TX_DIST2REF_21 +79 0x0000 //TX_DIST2REF_22 +80 0x0000 //TX_DIST2REF_23 +81 0x0000 //TX_DIST2REF_24 +82 0x0000 //TX_DIST2REF_25 +83 0x0000 //TX_DIST2REF_30 +84 0x0000 //TX_DIST2REF_31 +85 0x0000 //TX_DIST2REF_32 +86 0x0000 //TX_DIST2REF_33 +87 0x0000 //TX_DIST2REF_34 +88 0x0000 //TX_DIST2REF_35 +89 0x0000 //TX_MIC_LOC_00 +90 0x0000 //TX_MIC_LOC_01 +91 0x0000 //TX_MIC_LOC_02 +92 0x0000 //TX_MIC_LOC_03 +93 0x0000 //TX_MIC_LOC_04 +94 0x0000 //TX_MIC_LOC_05 +95 0x0000 //TX_MIC_LOC_10 +96 0x0000 //TX_MIC_LOC_11 +97 0x0000 //TX_MIC_LOC_12 +98 0x0000 //TX_MIC_LOC_13 +99 0x0000 //TX_MIC_LOC_14 +100 0x0000 //TX_MIC_LOC_15 +101 0x0000 //TX_MIC_LOC_20 +102 0x0000 //TX_MIC_LOC_21 +103 0x0000 //TX_MIC_LOC_22 +104 0x0000 //TX_MIC_LOC_23 +105 0x0000 //TX_MIC_LOC_24 +106 0x0000 //TX_MIC_LOC_25 +107 0x0200 //TX_MIC_REFBLK_VOLUME +108 0x0AAC //TX_MIC_BLOCK_VOLUME +109 0x0000 //TX_INVERSE_MASK +110 0x0000 //TX_ADCS_MASK +111 0x04D0 //TX_ADCS_GAIN +112 0x4000 //TX_NFC_GAINFAC +113 0x0000 //TX_MAINMIC_BLKFACTOR +114 0x0000 //TX_REFMIC_BLKFACTOR +115 0x0000 //TX_BLMIC_BLKFACTOR +116 0x0000 //TX_BRMIC_BLKFACTOR +117 0x0031 //TX_MICBLK_START_BIN +118 0x0060 //TX_MICBLK_END_BIN +119 0x0015 //TX_MICBLK_FE_HOLD +120 0xFFF2 //TX_MICBLK_MR_EXP_TH +121 0xFFF2 //TX_MICBLK_LR_EXP_TH +122 0x0000 //TX_FENE_HOLD +123 0x4000 //TX_FE_ENER_TH_MTS +124 0x0004 //TX_FE_ENER_TH_EXP +125 0x6000 //TX_C_POST_FLT_MIC_MAINBLK +126 0x6000 //TX_C_POST_FLT_MIC_REFBLK +127 0x0010 //TX_MIC_BLOCK_N +128 0x7E56 //TX_A_HP +129 0x4000 //TX_B_PE +130 0x1800 //TX_THR_PITCH_DET_0 +131 0x1000 //TX_THR_PITCH_DET_1 +132 0x0800 //TX_THR_PITCH_DET_2 +133 0x0008 //TX_PITCH_BFR_LEN +134 0x0003 //TX_SBD_PITCH_DET +135 0x0050 //TX_TD_AEC_L +136 0x4000 //TX_MU0_UNP_TD_AEC +137 0x1000 //TX_MU0_PTD_TD_AEC +138 0x0000 //TX_PP_RESRV_0 +139 0x2A94 //TX_PP_RESRV_1 +140 0x55F0 //TX_PP_RESRV_2 +141 0x0000 //TX_PP_RESRV_3 +142 0x0000 //TX_PP_RESRV_4 +143 0x0000 //TX_PP_RESRV_5 +144 0x0000 //TX_PP_RESRV_6 +145 0x0000 //TX_PP_RESRV_7 +146 0x0028 //TX_TAIL_LENGTH +147 0x0080 //TX_AEC_REF_GAIN_0 +148 0x0800 //TX_AEC_REF_GAIN_1 +149 0x0800 //TX_AEC_REF_GAIN_2 +150 0x7900 //TX_EAD_THR +151 0x2000 //TX_THR_RE_EST +152 0x0400 //TX_MIN_EQ_RE_EST_0 +153 0x0400 //TX_MIN_EQ_RE_EST_1 +154 0x0800 //TX_MIN_EQ_RE_EST_2 +155 0x0800 //TX_MIN_EQ_RE_EST_3 +156 0x1000 //TX_MIN_EQ_RE_EST_4 +157 0x1000 //TX_MIN_EQ_RE_EST_5 +158 0x1000 //TX_MIN_EQ_RE_EST_6 +159 0x1000 //TX_MIN_EQ_RE_EST_7 +160 0x1000 //TX_MIN_EQ_RE_EST_8 +161 0x1000 //TX_MIN_EQ_RE_EST_9 +162 0x1000 //TX_MIN_EQ_RE_EST_10 +163 0x1000 //TX_MIN_EQ_RE_EST_11 +164 0x1000 //TX_MIN_EQ_RE_EST_12 +165 0x3000 //TX_LAMBDA_RE_EST +166 0x1000 //TX_LAMBDA_CB_NLE +167 0x1800 //TX_C_POST_FLT +168 0x4000 //TX_GAIN_NP +169 0x003C //TX_SE_HOLD_N +170 0x0046 //TX_DT_HOLD_N +171 0x03E8 //TX_DT2_HOLD_N +172 0x6666 //TX_AEC_RESRV_0 +173 0x0000 //TX_AEC_RESRV_1 +174 0x0014 //TX_AEC_RESRV_2 +175 0x0000 //TX_MIC_DELAY_LENGTH +176 0x0000 //TX_REF_DELAY_LENGTH +177 0x0000 //TX_ADD_LINEIN_GAINL +178 0x0000 //TX_ADD_LINEIN_GAINH +179 0x0000 //TX_MIN_EQ_RE_EST_14 +180 0x0000 //TX_DTD_THR1_8 +181 0x7FFF //TX_DTD_THR2_8 +182 0x0000 //TX_DTD_MIC_BLK2 +183 0x0008 //TX_FRQ_LIN_LEN +184 0x7FFF //TX_FRQ_AEC_LEN_RHO +185 0x6000 //TX_MU0_UNP_FRQ_AEC +186 0x4000 //TX_MU0_PTD_FRQ_AEC +187 0x000A //TX_MINENOISETH +188 0x0800 //TX_MU0_RE_EST +189 0x0001 //TX_AEC_NUM_CH +190 0x0000 //TX_BIGECHOATTENUATION_MAX +191 0x2000 //TX_A_POST_FLT_MICBLK +192 0x0000 //TX_BLKENERTH +193 0x0000 //TX_BLKENERHIGHTH +194 0x0000 //TX_NORMENERTH +195 0x0000 //TX_NORMENERHIGHTH +196 0x0000 //TX_NORMENERHIGHTHL +197 0x7000 //TX_DTD_THR1_0 +198 0x7000 //TX_DTD_THR1_1 +199 0x7000 //TX_DTD_THR1_2 +200 0x7F00 //TX_DTD_THR1_3 +201 0x7F00 //TX_DTD_THR1_4 +202 0x7F00 //TX_DTD_THR1_5 +203 0x7F00 //TX_DTD_THR1_6 +204 0x2000 //TX_DTD_THR2_0 +205 0x2000 //TX_DTD_THR2_1 +206 0x2000 //TX_DTD_THR2_2 +207 0x1000 //TX_DTD_THR2_3 +208 0x1000 //TX_DTD_THR2_4 +209 0x1000 //TX_DTD_THR2_5 +210 0x1000 //TX_DTD_THR2_6 +211 0x6000 //TX_DTD_THR3 +212 0x0177 //TX_SPK_CUT_K +213 0x1B58 //TX_DT_CUT_K +214 0x0100 //TX_DT_CUT_THR +215 0x04EB //TX_COMFORT_G +216 0x01F4 //TX_POWER_YOUT_TH +217 0x4000 //TX_FDPFGAINECHO +218 0x0000 //TX_DTD_HD_THR +219 0x0000 //TX_SPK_CUT_K_S +220 0x0000 //TX_DTD_MIC_BLK +221 0x0400 //TX_ADPT_STRICT_L +222 0x0200 //TX_ADPT_STRICT_H +223 0x0C00 //TX_RATIO_DT_L_TH_LOW +224 0x2000 //TX_RATIO_DT_H_TH_LOW +225 0x1800 //TX_RATIO_DT_L_TH_HIGH +226 0x3000 //TX_RATIO_DT_H_TH_HIGH +227 0x0A00 //TX_RATIO_DT_L0_TH +228 0x7000 //TX_B_POST_FILT_ECHO_L +229 0x7FFF //TX_B_POST_FILT_ECHO_H +230 0x0200 //TX_MIN_G_CTRL_ECHO +231 0x7FFF //TX_B_LESSCUT_RTO_ECHO +232 0x0000 //TX_EPD_OFFSET_00 +233 0x0000 //TX_EPD_OFFST_01 +234 0x1388 //TX_RATIO_DT_L0_TH_HIGH +235 0x3A98 //TX_RATIO_DT_H_TH_CUT +236 0x7FFF //TX_MIN_EQ_RE_EST_13 +237 0x0000 //TX_DTD_THR1_7 +238 0x0000 //TX_DTD_THR2_7 +239 0x0800 //TX_DT_RESRV_7 +240 0x0800 //TX_DT_RESRV_8 +241 0x0000 //TX_DT_RESRV_9 +242 0xF600 //TX_THR_SN_EST_0 +243 0xFA00 //TX_THR_SN_EST_1 +244 0xFA00 //TX_THR_SN_EST_2 +245 0xF800 //TX_THR_SN_EST_3 +246 0xF800 //TX_THR_SN_EST_4 +247 0xF800 //TX_THR_SN_EST_5 +248 0xF800 //TX_THR_SN_EST_6 +249 0xF700 //TX_THR_SN_EST_7 +250 0x0000 //TX_DELTA_THR_SN_EST_0 +251 0x0200 //TX_DELTA_THR_SN_EST_1 +252 0x0200 //TX_DELTA_THR_SN_EST_2 +253 0x0200 //TX_DELTA_THR_SN_EST_3 +254 0x0100 //TX_DELTA_THR_SN_EST_4 +255 0x0200 //TX_DELTA_THR_SN_EST_5 +256 0x0100 //TX_DELTA_THR_SN_EST_6 +257 0x0200 //TX_DELTA_THR_SN_EST_7 +258 0x4000 //TX_LAMBDA_NN_EST_0 +259 0x4000 //TX_LAMBDA_NN_EST_1 +260 0x4000 //TX_LAMBDA_NN_EST_2 +261 0x4000 //TX_LAMBDA_NN_EST_3 +262 0x4000 //TX_LAMBDA_NN_EST_4 +263 0x4000 //TX_LAMBDA_NN_EST_5 +264 0x4000 //TX_LAMBDA_NN_EST_6 +265 0x4000 //TX_LAMBDA_NN_EST_7 +266 0x0400 //TX_N_SN_EST +267 0x001E //TX_INBEAM_T +268 0x0041 //TX_INBEAMHOLDT +269 0x2000 //TX_G_STRICT +270 0x2000 //TX_EQ_THR_BF +271 0x799A //TX_LAMBDA_EQ_BF +272 0x1000 //TX_NE_RTO_TH +273 0x1000 //TX_NE_RTO_TH_L +274 0x1000 //TX_MAINREFRTOH_TH_H +275 0x0600 //TX_MAINREFRTOH_TH_L +276 0x2000 //TX_MAINREFRTO_TH_H +277 0x1400 //TX_MAINREFRTO_TH_L +278 0x0000 //TX_MAINREFRTO_TH_EQ +279 0x1000 //TX_B_POST_FLT_0 +280 0x1000 //TX_B_POST_FLT_1 +281 0x0014 //TX_NS_LVL_CTRL_0 +282 0x002C //TX_NS_LVL_CTRL_1 +283 0x0016 //TX_NS_LVL_CTRL_2 +284 0x0018 //TX_NS_LVL_CTRL_3 +285 0x0016 //TX_NS_LVL_CTRL_4 +286 0x0012 //TX_NS_LVL_CTRL_5 +287 0x0016 //TX_NS_LVL_CTRL_6 +288 0x0017 //TX_NS_LVL_CTRL_7 +289 0x000E //TX_MIN_GAIN_S_0 +290 0x000D //TX_MIN_GAIN_S_1 +291 0x0012 //TX_MIN_GAIN_S_2 +292 0x0010 //TX_MIN_GAIN_S_3 +293 0x0012 //TX_MIN_GAIN_S_4 +294 0x0012 //TX_MIN_GAIN_S_5 +295 0x0012 //TX_MIN_GAIN_S_6 +296 0x0012 //TX_MIN_GAIN_S_7 +297 0x6000 //TX_NMOS_SUP +298 0x0000 //TX_NS_MAX_PRI_SNR_TH +299 0x0000 //TX_NMOS_SUP_MENSA +300 0x7FFF //TX_SNRI_SUP_0 +301 0x2000 //TX_SNRI_SUP_1 +302 0x2000 //TX_SNRI_SUP_2 +303 0x6000 //TX_SNRI_SUP_3 +304 0x6000 //TX_SNRI_SUP_4 +305 0x6000 //TX_SNRI_SUP_5 +306 0x3000 //TX_SNRI_SUP_6 +307 0x6000 //TX_SNRI_SUP_7 +308 0x6000 //TX_THR_LFNS +309 0x0017 //TX_G_LFNS +310 0x09C4 //TX_GAIN0_NTH +311 0x000A //TX_MUSIC_MORENS +312 0x7FFF //TX_A_POST_FILT_0 +313 0x2000 //TX_A_POST_FILT_1 +314 0x4000 //TX_A_POST_FILT_S_0 +315 0x4000 //TX_A_POST_FILT_S_1 +316 0x4000 //TX_A_POST_FILT_S_2 +317 0x4000 //TX_A_POST_FILT_S_3 +318 0x4000 //TX_A_POST_FILT_S_4 +319 0x4000 //TX_A_POST_FILT_S_5 +320 0x5000 //TX_A_POST_FILT_S_6 +321 0x7000 //TX_A_POST_FILT_S_7 +322 0x1000 //TX_B_POST_FILT_0 +323 0x5000 //TX_B_POST_FILT_1 +324 0x6000 //TX_B_POST_FILT_2 +325 0x6000 //TX_B_POST_FILT_3 +326 0x2000 //TX_B_POST_FILT_4 +327 0x1000 //TX_B_POST_FILT_5 +328 0x3000 //TX_B_POST_FILT_6 +329 0x3000 //TX_B_POST_FILT_7 +330 0x1000 //TX_B_LESSCUT_RTO_S_0 +331 0x1000 //TX_B_LESSCUT_RTO_S_1 +332 0x1000 //TX_B_LESSCUT_RTO_S_2 +333 0x1000 //TX_B_LESSCUT_RTO_S_3 +334 0x1000 //TX_B_LESSCUT_RTO_S_4 +335 0x1000 //TX_B_LESSCUT_RTO_S_5 +336 0x1000 //TX_B_LESSCUT_RTO_S_6 +337 0x1000 //TX_B_LESSCUT_RTO_S_7 +338 0x7E14 //TX_LAMBDA_PFILT +339 0x7C29 //TX_LAMBDA_PFILT_S_0 +340 0x7C29 //TX_LAMBDA_PFILT_S_1 +341 0x7C29 //TX_LAMBDA_PFILT_S_2 +342 0x7C29 //TX_LAMBDA_PFILT_S_3 +343 0x7C29 //TX_LAMBDA_PFILT_S_4 +344 0x7C29 //TX_LAMBDA_PFILT_S_5 +345 0x7C29 //TX_LAMBDA_PFILT_S_6 +346 0x7C29 //TX_LAMBDA_PFILT_S_7 +347 0x07D0 //TX_K_PEPPER +348 0x0800 //TX_A_PEPPER +349 0x1D4C //TX_K_PEPPER_HF +350 0x0400 //TX_A_PEPPER_HF +351 0x0001 //TX_HMNC_BST_FLG +352 0x4000 //TX_HMNC_BST_THR +353 0x0800 //TX_DT_BINVAD_TH_0 +354 0x0800 //TX_DT_BINVAD_TH_1 +355 0x0800 //TX_DT_BINVAD_TH_2 +356 0x0800 //TX_DT_BINVAD_TH_3 +357 0x0000 //TX_DT_BINVAD_ENDF +358 0x1000 //TX_C_POST_FLT_DT +359 0x7FFF //TX_NS_B_POST_FLT_LESSCUT +360 0x0100 //TX_DT_BOOST +361 0x0000 //TX_BF_SGRAD_FLG +362 0x0005 //TX_BF_DVG_TH +363 0x001E //TX_SN_C_F +364 0x0000 //TX_K_APT +365 0x0001 //TX_NOISEDET +366 0x0190 //TX_NDETCT +367 0x000A //TX_NOISE_TH_0 +368 0x7FFF //TX_NOISE_TH_0_2 +369 0x7FFF //TX_NOISE_TH_0_3 +370 0x01F4 //TX_NOISE_TH_1 +371 0x0DAC //TX_NOISE_TH_2 +372 0x2134 //TX_NOISE_TH_3 +373 0x6978 //TX_NOISE_TH_4 +374 0x57E4 //TX_NOISE_TH_5 +375 0x4BD6 //TX_NOISE_TH_5_2 +376 0x0001 //TX_NOISE_TH_5_3 +377 0x4E20 //TX_NOISE_TH_5_4 +378 0x1194 //TX_NOISE_TH_6 +379 0x0014 //TX_MINENOISE_TH +380 0xD508 //TX_MORENS_TFMASK_TH +381 0x0001 //TX_DRC_QUIET_FLOOR +382 0x6D60 //TX_RATIODTL_CUT_TH +383 0x0DAC //TX_DT_CUT_K1 +384 0x00A5 //TX_OUT_ENER_S_TH_CLEAN +385 0x00A5 //TX_OUT_ENER_S_TH_LESSCLEAN +386 0x00A5 //TX_OUT_ENER_S_TH_NOISY +387 0x0029 //TX_OUT_ENER_TH_NOISE +388 0x0200 //TX_OUT_ENER_TH_SPEECH +389 0x2000 //TX_SN_NPB_GAIN +390 0x0000 //TX_NN_NPB_GAIN +391 0x3000 //TX_POST_MASK_SUP_HSNE +392 0x07D0 //TX_TAIL_DET_TH +393 0x7FFF //TX_B_LESSCUT_RTO_WTA +394 0x0000 //TX_MEL_G_R +395 0x0080 //TX_SUPHIGH_TH +396 0x0000 //TX_MASK_G_R +397 0x0002 //TX_EXTRA_NS_L +398 0x1800 //TX_C_POST_FLT_MASK +399 0x7FFF //TX_A_POST_FLT_WNS +400 0x0148 //TX_MIN_G_LOW300HZ +401 0x0004 //TX_MAXLEVEL_CNG +402 0x00B4 //TX_STN_NOISE_TH +403 0x4000 //TX_POST_MASK_SUP +404 0x7FFF //TX_POST_MASK_ADJUST +405 0x00C8 //TX_NS_ENOISE_MIC0_TH +406 0x0014 //TX_MINENOISE_MIC0_TH +407 0x012C //TX_MINENOISE_MIC0_S_TH +408 0x2900 //TX_MIN_G_CTRL_SSNS +409 0x0800 //TX_METAL_RTO_THR +410 0x07D0 //TX_NS_FP_K_METAL +411 0x3A98 //TX_NOISEDET_BOOST_TH +412 0x0FA0 //TX_NSMOOTH_TH +413 0x0000 //TX_NS_RESRV_8 +414 0x1800 //TX_RHO_UPB +415 0x2328 //TX_N_HOLD_HS +416 0x006E //TX_N_RHO_BFR0 +417 0x7FFF //TX_LAMBDA_ARSP_EST +418 0x0100 //TX_EXTRA_GAIN_MICBLOCK +419 0x0333 //TX_THR_STD_NSR +420 0x019A //TX_THR_STD_PLH +421 0x03E8 //TX_N_HOLD_STD +422 0x0066 //TX_THR_STD_RHO +423 0x2800 //TX_BF_RESET_THR_HS +424 0x0CCD //TX_SB_RTO_MEAN_TH +425 0x0300 //TX_SB_RHO_MEAN_TH_NTALK +426 0x2000 //TX_SB_RTO_MEAN_TH_ABN +427 0x2EE0 //TX_SB_RTO_MEAN_TH_RUB +428 0x0990 //TX_WTA_EN_RTO_TH +429 0x1400 //TX_TOP_ENER_TH_F +430 0x0100 //TX_DESIRED_TALK_HOLDT +431 0x0800 //TX_MIC_BLOCK_FACTOR +432 0x0000 //TX_NSEST_BFRLRNRDC +433 0x0000 //TX_THR_POST_FLT_HS +434 0x0010 //TX_HS_VAD_BIN +435 0x2666 //TX_THR_VAD_HS +436 0x2CCD //TX_MEAN_RTO_MIN_TH2 +437 0x0032 //TX_SILENCE_T +438 0x0000 //TX_A_POST_FLT_WTA +439 0x799A //TX_LAMBDA_PFLT_WTA +440 0x03E8 //TX_SB_RHO_MEAN2_TH +441 0x03E8 //TX_SB_RHO_MEAN3_TH +442 0x0000 //TX_HS_RESRV_4 +443 0x0000 //TX_HS_RESRV_5 +444 0x0001 //TX_DOA_VAD_THR_1 +445 0x003C //TX_DOA_VAD_THR_2 +446 0x0028 //TX_DOA_VAD_THR1_0 +447 0x0028 //TX_DOA_VAD_THR1_1 +448 0x0000 //TX_SRC_DOA_RNG_LOW_0A +449 0x001E //TX_SRC_DOA_RNG_HIGH_0A +450 0x005A //TX_DFLT_SRC_DOA_0A +451 0x0000 //TX_SRC_DOA_RNG_LOW_0B +452 0x0000 //TX_SRC_DOA_RNG_HIGH_0B +453 0x0000 //TX_DFLT_SRC_DOA_0B +454 0x0000 //TX_SRC_DOA_RNG_LOW_0C +455 0x0000 //TX_SRC_DOA_RNG_HIGH_0C +456 0x0000 //TX_DFLT_SRC_DOA_0C +457 0x0000 //TX_SRC_DOA_RNG_LOW_0D +458 0x0000 //TX_SRC_DOA_RNG_HIGH_0D +459 0x0000 //TX_DFLT_SRC_DOA_0D +460 0x0000 //TX_SRC_DOA_RNG_LOW_1A +461 0x00B4 //TX_SRC_DOA_RNG_HIGH_1A +462 0x005A //TX_DFLT_SRC_DOA_1A +463 0x0000 //TX_SRC_DOA_RNG_LOW_1B +464 0x00B4 //TX_SRC_DOA_RNG_HIGH_1B +465 0x005A //TX_DFLT_SRC_DOA_1B +466 0x0000 //TX_SRC_DOA_RNG_LOW_1C +467 0x00B4 //TX_SRC_DOA_RNG_HIGH_1C +468 0x005A //TX_DFLT_SRC_DOA_1C +469 0x0000 //TX_SRC_DOA_RNG_LOW_1D +470 0x00B4 //TX_SRC_DOA_RNG_HIGH_1D +471 0x005A //TX_DFLT_SRC_DOA_1D +472 0x0100 //TX_BF_HOLDOFF_T +473 0x7FFF //TX_DOA_COST_FACTOR +474 0x0D9A //TX_MAINTOREFR_TH0 +475 0x071C //TX_DOA_TRK_THR +476 0x012C //TX_DOA_TRACK_HT +477 0x0200 //TX_N1_HOLD_HF +478 0x0100 //TX_N2_HOLD_HF +479 0x2A3D //TX_BF_RESET_THR_HF +480 0x7333 //TX_DOA_SMOOTH +481 0x0800 //TX_MU_BF +482 0x0800 //TX_BF_MU_LF_B2 +483 0x0040 //TX_BF_FC_END_BIN_B2 +484 0x0020 //TX_BF_FC_END_BIN +485 0x0000 //TX_HF_RESRV_25 +486 0x0000 //TX_HF_RESRV_26 +487 0x0007 //TX_N_DOA_SEED +488 0x0001 //TX_FINE_DOA_SEARCH_FLG +489 0x0000 //TX_HF_RESRV_27 +490 0x038E //TX_DLT_SRC_DOA_RNG +491 0x0200 //TX_BF_MU_LF +492 0x0000 //TX_DFLT_SRC_LOC_0 +493 0x7FFF //TX_DFLT_SRC_LOC_1 +494 0x0000 //TX_DFLT_SRC_LOC_2 +495 0x038E //TX_DOA_TRACK_VADTH +496 0x0000 //TX_DOA_TRACK_NEW +497 0x0300 //TX_NOR_OFF_THR +498 0x7C00 //TX_MORE_ON_700HZ_THR +499 0x2000 //TX_MU_BF_ADPT_NS +500 0x0000 //TX_ADAPT_LEN +501 0x6666 //TX_MORE_SNS +502 0x0000 //TX_NOR_OFF_TH1 +503 0x0000 //TX_WIDE_MASK_TH +504 0xD333 //TX_SUBSNRATIOHIGH4MEANBCK_THR +505 0x6000 //TX_C_POST_FLT_CUT +506 0x2000 //TX_RADIODTLV +507 0x0320 //TX_POWER_LINEIN_TH +508 0x0014 //TX_FE_VADCOUNT_TH_FC +509 0x000A //TX_ECHO_SUPP_FC +510 0x0C80 //TX_ECHO_TH +511 0x6666 //TX_MIC_TO_BFGAIN +512 0x0000 //TX_MICTOBFGAIN0 +513 0x0000 //TX_FASTMUE_TH +514 0x2CCC //TX_DEREVERB_LF_MU +515 0x3200 //TX_DEREVERB_HF_MU +516 0x0007 //TX_DEREVERB_DELAY +517 0x0004 //TX_DEREVERB_COEF_LEN +518 0x0003 //TX_DEREVERB_DNR +519 0x0000 //TX_DEREVERB_ALPHA +520 0x0000 //TX_DEREVERB_BETA +521 0x3A98 //TX_GSC_RTOL_TH +522 0x3A98 //TX_GSC_RTOH_TH +523 0x7E2C //TX_WIDE2_MEANHTH +524 0x0000 //TX_DR_RESRV_5 +525 0x0000 //TX_DR_RESRV_6 +526 0x0000 //TX_DR_RESRV_7 +527 0x0000 //TX_DR_RESRV_8 +528 0x1333 //TX_WIND_MARK_TH +529 0x399A //TX_CORR_THR +530 0x0004 //TX_SNR_THR +531 0x0010 //TX_ENGY_THR +532 0x1770 //TX_CORR_HIGH_TH +533 0x6000 //TX_ENGY_THR_2 +534 0x3400 //TX_MEAN_RTO_THR +535 0x0028 //TX_WNS_ENOISE_MIC0_TH +536 0x3000 //TX_RATIOMICL_TH +537 0x7FFF //TX_CALIG_HS +538 0x0000 //TX_LVL_CTRL +539 0x0010 //TX_WIND_SUPRTO +540 0x0014 //TX_WNS_MIN_G +541 0x0600 //TX_WNS_B_POST_FLT +542 0x3000 //TX_RATIOMICH_TH +543 0xD120 //TX_WIND_INBEAM_L_TH +544 0x0FA0 //TX_WIND_INBEAM_H_TH +545 0x2000 //TX_WNS_RESRV_0 +546 0x59D8 //TX_WNS_RESRV_1 +547 0x0200 //TX_WNS_RESRV_2 +548 0x0000 //TX_WNS_RESRV_3 +549 0x0000 //TX_WNS_RESRV_4 +550 0x0000 //TX_WNS_RESRV_5 +551 0x0000 //TX_WNS_RESRV_6 +552 0x0000 //TX_BVE_NOISE_FLOOR_0 +553 0x0070 //TX_BVE_NOISE_FLOOR_1 +554 0x0070 //TX_BVE_NOISE_FLOOR_2 +555 0x0010 //TX_BVE_NOISE_FLOOR_3 +556 0x0070 //TX_BVE_NOISE_FLOOR_4 +557 0x00B0 //TX_BVE_NOISE_FLOOR_5 +558 0x0E66 //TX_BVE_NOISE_FLOOR_6 +559 0x0050 //TX_BVE_NOISE_FLOOR_7 +560 0x770A //TX_BVE_NOISE_FLOOR_8 +561 0x0000 //TX_BVE_NOISE_FLOOR_9 +562 0x0000 //TX_BVE_IN_N +563 0x0000 //TX_BVE_OUT_N +564 0x0000 //TX_BVE_MICALPHA_DOWN +565 0x0000 //TX_PB_RESRV_1 +566 0x0030 //TX_FDEQ_SUBNUM +567 0x5C54 //TX_FDEQ_GAIN_0 +568 0x5048 //TX_FDEQ_GAIN_1 +569 0x4C4C //TX_FDEQ_GAIN_2 +570 0x494D //TX_FDEQ_GAIN_3 +571 0x4442 //TX_FDEQ_GAIN_4 +572 0x4448 //TX_FDEQ_GAIN_5 +573 0x4C53 //TX_FDEQ_GAIN_6 +574 0x6244 //TX_FDEQ_GAIN_7 +575 0x4348 //TX_FDEQ_GAIN_8 +576 0x4848 //TX_FDEQ_GAIN_9 +577 0x4A49 //TX_FDEQ_GAIN_10 +578 0x484A //TX_FDEQ_GAIN_11 +579 0x4840 //TX_FDEQ_GAIN_12 +580 0x4040 //TX_FDEQ_GAIN_13 +581 0x485C //TX_FDEQ_GAIN_14 +582 0x707E //TX_FDEQ_GAIN_15 +583 0x5D48 //TX_FDEQ_GAIN_16 +584 0x4848 //TX_FDEQ_GAIN_17 +585 0x4848 //TX_FDEQ_GAIN_18 +586 0x4848 //TX_FDEQ_GAIN_19 +587 0x4848 //TX_FDEQ_GAIN_20 +588 0x4848 //TX_FDEQ_GAIN_21 +589 0x4848 //TX_FDEQ_GAIN_22 +590 0x4848 //TX_FDEQ_GAIN_23 +591 0x0202 //TX_FDEQ_BIN_0 +592 0x0104 //TX_FDEQ_BIN_1 +593 0x0502 //TX_FDEQ_BIN_2 +594 0x0202 //TX_FDEQ_BIN_3 +595 0x0504 //TX_FDEQ_BIN_4 +596 0x0708 //TX_FDEQ_BIN_5 +597 0x0808 //TX_FDEQ_BIN_6 +598 0x050E //TX_FDEQ_BIN_7 +599 0x0B0C //TX_FDEQ_BIN_8 +600 0x0F0F //TX_FDEQ_BIN_9 +601 0x0E0D //TX_FDEQ_BIN_10 +602 0x0F28 //TX_FDEQ_BIN_11 +603 0x111B //TX_FDEQ_BIN_12 +604 0x291E //TX_FDEQ_BIN_13 +605 0x1E10 //TX_FDEQ_BIN_14 +606 0x1810 //TX_FDEQ_BIN_15 +607 0x1021 //TX_FDEQ_BIN_16 +608 0x1000 //TX_FDEQ_BIN_17 +609 0x0000 //TX_FDEQ_BIN_18 +610 0x0000 //TX_FDEQ_BIN_19 +611 0x0000 //TX_FDEQ_BIN_20 +612 0x0000 //TX_FDEQ_BIN_21 +613 0x0000 //TX_FDEQ_BIN_22 +614 0x0000 //TX_FDEQ_BIN_23 +615 0x0000 //TX_FDEQ_PADDING +616 0x0030 //TX_PREEQ_SUBNUM_MIC0 +617 0x4848 //TX_PREEQ_GAIN_MIC0_0 +618 0x4848 //TX_PREEQ_GAIN_MIC0_1 +619 0x4848 //TX_PREEQ_GAIN_MIC0_2 +620 0x4848 //TX_PREEQ_GAIN_MIC0_3 +621 0x4848 //TX_PREEQ_GAIN_MIC0_4 +622 0x4848 //TX_PREEQ_GAIN_MIC0_5 +623 0x4848 //TX_PREEQ_GAIN_MIC0_6 +624 0x4848 //TX_PREEQ_GAIN_MIC0_7 +625 0x4848 //TX_PREEQ_GAIN_MIC0_8 +626 0x4848 //TX_PREEQ_GAIN_MIC0_9 +627 0x4848 //TX_PREEQ_GAIN_MIC0_10 +628 0x4848 //TX_PREEQ_GAIN_MIC0_11 +629 0x4848 //TX_PREEQ_GAIN_MIC0_12 +630 0x4848 //TX_PREEQ_GAIN_MIC0_13 +631 0x4848 //TX_PREEQ_GAIN_MIC0_14 +632 0x4848 //TX_PREEQ_GAIN_MIC0_15 +633 0x4848 //TX_PREEQ_GAIN_MIC0_16 +634 0x4848 //TX_PREEQ_GAIN_MIC0_17 +635 0x4848 //TX_PREEQ_GAIN_MIC0_18 +636 0x4848 //TX_PREEQ_GAIN_MIC0_19 +637 0x4848 //TX_PREEQ_GAIN_MIC0_20 +638 0x4848 //TX_PREEQ_GAIN_MIC0_21 +639 0x4848 //TX_PREEQ_GAIN_MIC0_22 +640 0x4848 //TX_PREEQ_GAIN_MIC0_23 +641 0x251A //TX_PREEQ_BIN_MIC0_0 +642 0x0F0F //TX_PREEQ_BIN_MIC0_1 +643 0x0C0C //TX_PREEQ_BIN_MIC0_2 +644 0x0C0F //TX_PREEQ_BIN_MIC0_3 +645 0x0F0F //TX_PREEQ_BIN_MIC0_4 +646 0x0F09 //TX_PREEQ_BIN_MIC0_5 +647 0x0909 //TX_PREEQ_BIN_MIC0_6 +648 0x0908 //TX_PREEQ_BIN_MIC0_7 +649 0x070F //TX_PREEQ_BIN_MIC0_8 +650 0x1F08 //TX_PREEQ_BIN_MIC0_9 +651 0x0808 //TX_PREEQ_BIN_MIC0_10 +652 0x0920 //TX_PREEQ_BIN_MIC0_11 +653 0x2020 //TX_PREEQ_BIN_MIC0_12 +654 0x2021 //TX_PREEQ_BIN_MIC0_13 +655 0x0000 //TX_PREEQ_BIN_MIC0_14 +656 0x0000 //TX_PREEQ_BIN_MIC0_15 +657 0x0000 //TX_PREEQ_BIN_MIC0_16 +658 0x0000 //TX_PREEQ_BIN_MIC0_17 +659 0x0000 //TX_PREEQ_BIN_MIC0_18 +660 0x0000 //TX_PREEQ_BIN_MIC0_19 +661 0x0000 //TX_PREEQ_BIN_MIC0_20 +662 0x0000 //TX_PREEQ_BIN_MIC0_21 +663 0x0000 //TX_PREEQ_BIN_MIC0_22 +664 0x0000 //TX_PREEQ_BIN_MIC0_23 +665 0x0030 //TX_PREEQ_SUBNUM_MIC1 +666 0x4848 //TX_PREEQ_GAIN_MIC1_0 +667 0x4848 //TX_PREEQ_GAIN_MIC1_1 +668 0x4848 //TX_PREEQ_GAIN_MIC1_2 +669 0x4848 //TX_PREEQ_GAIN_MIC1_3 +670 0x4848 //TX_PREEQ_GAIN_MIC1_4 +671 0x4848 //TX_PREEQ_GAIN_MIC1_5 +672 0x4848 //TX_PREEQ_GAIN_MIC1_6 +673 0x4849 //TX_PREEQ_GAIN_MIC1_7 +674 0x4A4A //TX_PREEQ_GAIN_MIC1_8 +675 0x4B4D //TX_PREEQ_GAIN_MIC1_9 +676 0x4E4F //TX_PREEQ_GAIN_MIC1_10 +677 0x5052 //TX_PREEQ_GAIN_MIC1_11 +678 0x5354 //TX_PREEQ_GAIN_MIC1_12 +679 0x5454 //TX_PREEQ_GAIN_MIC1_13 +680 0x5653 //TX_PREEQ_GAIN_MIC1_14 +681 0x4C48 //TX_PREEQ_GAIN_MIC1_15 +682 0x4444 //TX_PREEQ_GAIN_MIC1_16 +683 0x4848 //TX_PREEQ_GAIN_MIC1_17 +684 0x4848 //TX_PREEQ_GAIN_MIC1_18 +685 0x4848 //TX_PREEQ_GAIN_MIC1_19 +686 0x4848 //TX_PREEQ_GAIN_MIC1_20 +687 0x4848 //TX_PREEQ_GAIN_MIC1_21 +688 0x4848 //TX_PREEQ_GAIN_MIC1_22 +689 0x4848 //TX_PREEQ_GAIN_MIC1_23 +690 0x0202 //TX_PREEQ_BIN_MIC1_0 +691 0x0203 //TX_PREEQ_BIN_MIC1_1 +692 0x0303 //TX_PREEQ_BIN_MIC1_2 +693 0x0304 //TX_PREEQ_BIN_MIC1_3 +694 0x0405 //TX_PREEQ_BIN_MIC1_4 +695 0x0506 //TX_PREEQ_BIN_MIC1_5 +696 0x0808 //TX_PREEQ_BIN_MIC1_6 +697 0x0809 //TX_PREEQ_BIN_MIC1_7 +698 0x0A0A //TX_PREEQ_BIN_MIC1_8 +699 0x0C10 //TX_PREEQ_BIN_MIC1_9 +700 0x1013 //TX_PREEQ_BIN_MIC1_10 +701 0x1414 //TX_PREEQ_BIN_MIC1_11 +702 0x261E //TX_PREEQ_BIN_MIC1_12 +703 0x1E14 //TX_PREEQ_BIN_MIC1_13 +704 0x1414 //TX_PREEQ_BIN_MIC1_14 +705 0x2814 //TX_PREEQ_BIN_MIC1_15 +706 0x401E //TX_PREEQ_BIN_MIC1_16 +707 0x0000 //TX_PREEQ_BIN_MIC1_17 +708 0x0000 //TX_PREEQ_BIN_MIC1_18 +709 0x0000 //TX_PREEQ_BIN_MIC1_19 +710 0x0000 //TX_PREEQ_BIN_MIC1_20 +711 0x0000 //TX_PREEQ_BIN_MIC1_21 +712 0x0000 //TX_PREEQ_BIN_MIC1_22 +713 0x0000 //TX_PREEQ_BIN_MIC1_23 +714 0x0030 //TX_PREEQ_SUBNUM_MIC2 +715 0x4848 //TX_PREEQ_GAIN_MIC2_0 +716 0x4848 //TX_PREEQ_GAIN_MIC2_1 +717 0x4848 //TX_PREEQ_GAIN_MIC2_2 +718 0x4848 //TX_PREEQ_GAIN_MIC2_3 +719 0x4848 //TX_PREEQ_GAIN_MIC2_4 +720 0x4848 //TX_PREEQ_GAIN_MIC2_5 +721 0x4848 //TX_PREEQ_GAIN_MIC2_6 +722 0x4848 //TX_PREEQ_GAIN_MIC2_7 +723 0x4848 //TX_PREEQ_GAIN_MIC2_8 +724 0x4848 //TX_PREEQ_GAIN_MIC2_9 +725 0x4848 //TX_PREEQ_GAIN_MIC2_10 +726 0x4848 //TX_PREEQ_GAIN_MIC2_11 +727 0x4848 //TX_PREEQ_GAIN_MIC2_12 +728 0x4848 //TX_PREEQ_GAIN_MIC2_13 +729 0x4848 //TX_PREEQ_GAIN_MIC2_14 +730 0x4848 //TX_PREEQ_GAIN_MIC2_15 +731 0x4848 //TX_PREEQ_GAIN_MIC2_16 +732 0x4848 //TX_PREEQ_GAIN_MIC2_17 +733 0x4848 //TX_PREEQ_GAIN_MIC2_18 +734 0x4848 //TX_PREEQ_GAIN_MIC2_19 +735 0x4848 //TX_PREEQ_GAIN_MIC2_20 +736 0x4848 //TX_PREEQ_GAIN_MIC2_21 +737 0x4848 //TX_PREEQ_GAIN_MIC2_22 +738 0x4848 //TX_PREEQ_GAIN_MIC2_23 +739 0x0608 //TX_PREEQ_BIN_MIC2_0 +740 0x0808 //TX_PREEQ_BIN_MIC2_1 +741 0x0808 //TX_PREEQ_BIN_MIC2_2 +742 0x0808 //TX_PREEQ_BIN_MIC2_3 +743 0x0808 //TX_PREEQ_BIN_MIC2_4 +744 0x0808 //TX_PREEQ_BIN_MIC2_5 +745 0x0808 //TX_PREEQ_BIN_MIC2_6 +746 0x0808 //TX_PREEQ_BIN_MIC2_7 +747 0x0808 //TX_PREEQ_BIN_MIC2_8 +748 0x0808 //TX_PREEQ_BIN_MIC2_9 +749 0x0808 //TX_PREEQ_BIN_MIC2_10 +750 0x0808 //TX_PREEQ_BIN_MIC2_11 +751 0x0808 //TX_PREEQ_BIN_MIC2_12 +752 0x0808 //TX_PREEQ_BIN_MIC2_13 +753 0x0808 //TX_PREEQ_BIN_MIC2_14 +754 0x0200 //TX_PREEQ_BIN_MIC2_15 +755 0x0000 //TX_PREEQ_BIN_MIC2_16 +756 0x0000 //TX_PREEQ_BIN_MIC2_17 +757 0x0000 //TX_PREEQ_BIN_MIC2_18 +758 0x0000 //TX_PREEQ_BIN_MIC2_19 +759 0x0000 //TX_PREEQ_BIN_MIC2_20 +760 0x0000 //TX_PREEQ_BIN_MIC2_21 +761 0x0000 //TX_PREEQ_BIN_MIC2_22 +762 0x0000 //TX_PREEQ_BIN_MIC2_23 +763 0x0006 //TX_MASKING_ABILITY +764 0x0800 //TX_NND_WEIGHT +765 0x0050 //TX_MIC_CALIBRATION_0 +766 0x0056 //TX_MIC_CALIBRATION_1 +767 0x0050 //TX_MIC_CALIBRATION_2 +768 0x0050 //TX_MIC_CALIBRATION_3 +769 0x0046 //TX_MIC_PWR_BIAS_0 +770 0x0042 //TX_MIC_PWR_BIAS_1 +771 0x0046 //TX_MIC_PWR_BIAS_2 +772 0x0046 //TX_MIC_PWR_BIAS_3 +773 0x0000 //TX_GAIN_LIMIT_0 +774 0x0006 //TX_GAIN_LIMIT_1 +775 0x0000 //TX_GAIN_LIMIT_2 +776 0x0000 //TX_GAIN_LIMIT_3 +777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN +778 0x7FDE //TX_BVE_VAD0_ALPHAUP +779 0x7F3A //TX_BVE_VAD0_ALPHADOWN +780 0x2000 //TX_BVE_GAINWEIGHT_NOFEVADLI +781 0x7F5B //TX_BVE_FEVADLI_ALPHA +782 0x7F19 //TX_BVE_NOVAD0_ALPHAUP +783 0x1000 //TX_TDDRC_ALPHA_UP_01 +784 0x1000 //TX_TDDRC_ALPHA_UP_02 +785 0x1000 //TX_TDDRC_ALPHA_UP_03 +786 0x1000 //TX_TDDRC_ALPHA_UP_04 +787 0x7EB8 //TX_TDDRC_ALPHA_DWN_01 +788 0x7EB8 //TX_TDDRC_ALPHA_DWN_02 +789 0x7EB8 //TX_TDDRC_ALPHA_DWN_03 +790 0x7EB8 //TX_TDDRC_ALPHA_DWN_04 +791 0x7FFF //TX_TDDRC_TD_DRC_LIMIT +792 0x0800 //TX_TDDRC_POST_LIMIT_GAIN +793 0x0000 //TX_TDDRC_RESRV_0 +794 0x0000 //TX_TDDRC_RESRV_1 +795 0x0018 //TX_FDDRC_BAND_MARGIN_0 +796 0x0030 //TX_FDDRC_BAND_MARGIN_1 +797 0x0050 //TX_FDDRC_BAND_MARGIN_2 +798 0x0080 //TX_FDDRC_BAND_MARGIN_3 +799 0x0007 //TX_FDDRC_BLOCK_EXP +800 0x5000 //TX_FDDRC_THRD_2_0 +801 0x5000 //TX_FDDRC_THRD_2_1 +802 0x5000 //TX_FDDRC_THRD_2_2 +803 0x5000 //TX_FDDRC_THRD_2_3 +804 0x6400 //TX_FDDRC_THRD_3_0 +805 0x6400 //TX_FDDRC_THRD_3_1 +806 0x6400 //TX_FDDRC_THRD_3_2 +807 0x6400 //TX_FDDRC_THRD_3_3 +808 0x2000 //TX_FDDRC_SLANT_0_0 +809 0x2000 //TX_FDDRC_SLANT_0_1 +810 0x2000 //TX_FDDRC_SLANT_0_2 +811 0x2000 //TX_FDDRC_SLANT_0_3 +812 0x5333 //TX_FDDRC_SLANT_1_0 +813 0x5333 //TX_FDDRC_SLANT_1_1 +814 0x5333 //TX_FDDRC_SLANT_1_2 +815 0x5333 //TX_FDDRC_SLANT_1_3 +816 0x0010 //TX_DEADMIC_SILENCE_TH +817 0x0600 //TX_MIC_DEGRADE_TH +818 0x0078 //TX_DEADMIC_CNT +819 0x0078 //TX_MIC_DEGRADE_CNT +820 0x0000 //TX_FDDRC_RESRV_4 +821 0x0000 //TX_FDDRC_RESRV_5 +822 0x0000 //TX_FDDRC_RESRV_6 +823 0x7FFF //TX_KS_NOISEPASTE_FACTOR +824 0x0001 //TX_KS_CONFIG +825 0x7FFF //TX_KS_GAIN_MIN +826 0x0000 //TX_KS_RESRV_0 +827 0x0000 //TX_KS_RESRV_1 +828 0x0000 //TX_KS_RESRV_2 +829 0x7C00 //TX_LAMBDA_PKA_FP +830 0x2000 //TX_TPKA_FP +831 0x0080 //TX_MIN_G_FP +832 0x2000 //TX_MAX_G_FP +833 0x0FA0 //TX_FFP_FP_K_METAL +834 0x4000 //TX_A_POST_FLT_FP +835 0x0F5C //TX_RTO_OUTBEAM_TH +836 0x4CCD //TX_TPKA_FP_THD +837 0x0000 //TX_MAX_G_FP_BLK +838 0x0000 //TX_FFP_FADEIN +839 0x0000 //TX_FFP_FADEOUT +840 0x0000 //TX_WHISPERCTH +841 0x0000 //TX_WHISPERHOLDT +842 0x0000 //TX_WHISP_ENTHH +843 0x0000 //TX_WHISP_ENTHL +844 0x0000 //TX_WHISP_RTOTH +845 0x0000 //TX_WHISP_RTOTH2 +846 0x0096 //TX_MUTE_PERIOD +847 0x0000 //TX_FADE_IN_PERIOD +848 0x0100 //TX_FFP_RESRV_2 +849 0x0020 //TX_FFP_RESRV_3 +850 0x0000 //TX_FFP_RESRV_4 +851 0x0000 //TX_FFP_RESRV_5 +852 0x0000 //TX_FFP_RESRV_6 +853 0x0002 //TX_FILTINDX +854 0x0002 //TX_TDDRC_THRD_0 +855 0x0003 //TX_TDDRC_THRD_1 +856 0x1500 //TX_TDDRC_THRD_2 +857 0x1500 //TX_TDDRC_THRD_3 +858 0x3000 //TX_TDDRC_SLANT_0 +859 0x6E00 //TX_TDDRC_SLANT_1 +860 0x1000 //TX_TDDRC_ALPHA_UP_00 +861 0x7EB8 //TX_TDDRC_ALPHA_DWN_00 +862 0x0000 //TX_TDDRC_HMNC_FLAG +863 0x199A //TX_TDDRC_HMNC_GAIN +864 0x0000 //TX_TDDRC_SMT_FLAG +865 0x0CCD //TX_TDDRC_SMT_W +866 0x0550 //TX_TDDRC_DRC_GAIN +867 0x7FFF //TX_TDDRC_LMT_THRD +868 0x0000 //TX_TDDRC_LMT_ALPHA +869 0x0000 //TX_TFMASKLTH +870 0x0000 //TX_TFMASKLTHL +871 0x0CCD //TX_TFMASKHTH +872 0xECCD //TX_TFMASKLTH_BINVAD +873 0xFCCD //TX_TFMASKLTH_NS_EST +874 0xF800 //TX_TFMASKLTH_DOA +875 0x0CCD //TX_TFMASKTH_BLESSCUT +876 0x1000 //TX_B_LESSCUT_RTO_MASK +877 0x2000 //TX_SB_RHO_MEAN_TH_ABN +878 0x2000 //TX_B_POST_FLT_MASK +879 0x0000 //TX_B_POST_FLT_MASK1 +880 0x6333 //TX_GAIN_WIND_MASK +881 0x0000 //TX_TFMASK_BFSTRICT_MUSIC +882 0x0000 //TX_TFMASK_BFSTRICT_NOMUSIC +883 0x7333 //TX_FASTNS_OUTIN_TH +884 0x0CCD //TX_FASTNS_TFMASK_TH +885 0x0CCD //TX_FASTNS_TFMASKBIN_TH1 +886 0x0CCD //TX_FASTNS_TFMASKBIN_TH2 +887 0x0CCD //TX_FASTNS_TFMASKBIN_TH3 +888 0x0028 //TX_FASTNS_ARSPC_TH +889 0xC000 //TX_FASTNS_MASK5_TH +890 0x0810 //TX_POSTSSA_MIN_G_VR_MASK +891 0x1000 //TX_A_LESSCUT_RTO_MASK +892 0x1770 //TX_FASTNS_NOISETH +893 0xC000 //TX_FASTNS_SSA_THLFL +894 0xC000 //TX_FASTNS_SSA_THHFL +895 0xCCCC //TX_FASTNS_SSA_THLFH +896 0xD999 //TX_FASTNS_SSA_THHFH +897 0x2329 //TX_SENDFUNC_REG_MICMUTE +898 0x0010 //TX_SENDFUNC_REG_MICMUTE1 +899 0x03E8 //TX_MICMUTE_RATIO_THR +900 0x01A4 //TX_MICMUTE_AMP_THR +901 0x0004 //TX_MICMUTE_HPF_IND +902 0x00C0 //TX_MICMUTE_LOG_EYR_TH +903 0x0008 //TX_MICMUTE_CVG_TIME +904 0x0008 //TX_MICMUTE_RELEASE_TIME +905 0x0CD0 //TX_MIC_VOLUME_MIC0MUTE +906 0x0000 //TX_MICMUTE_EPD_OFFSET_0 +907 0x0028 //TX_MICMUTE_FRQ_AEC_L +908 0x7999 //TX_MICMUTE_EAD_THR +909 0x7FFF //TX_MICMUTE_LAMBDA_CB_NLE +910 0x3000 //TX_MICMUTE_LAMBDA_RE_EST +911 0x7F00 //TX_DTD_THR1_MICMUTE_0 +912 0x7000 //TX_DTD_THR1_MICMUTE_1 +913 0x7FFF //TX_DTD_THR1_MICMUTE_2 +914 0x7FFF //TX_DTD_THR1_MICMUTE_3 +915 0x2000 //TX_DTD_THR2_MICMUTE_0 +916 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_0 +917 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_1 +918 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_2 +919 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_3 +920 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_4 +921 0x7FFF //TX_MICMUTE_C_POST_FLT +922 0x03E8 //TX_MICMUTE_DT_CUT_K +923 0x0001 //TX_MICMUTE_DT_CUT_THR +924 0x03E8 //TX_MICMUTE_DT_CUT_K2 +925 0x0001 //TX_MICMUTE_DT_CUT_THR2 +926 0x0064 //TX_MICMUTE_DT2_HOLD_N +927 0x1000 //TX_MICMUTE_RATIODTH_THCUT +928 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOL +929 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOH +930 0x0400 //TX_MICMUTE_C_POST_FLT_MASK +931 0x7999 //TX_MICMUTE_RATIODTL_CUT_TH +932 0x3E80 //TX_MICMUTE_DT_CUT_K1 +933 0x0800 //TX_MICMUTE_N2_SN_EST +934 0xFC00 //TX_MICMUTE_THR_SN_EST_0 +935 0x001C //TX_MICMUTE_MIN_G_CTRL_0 +936 0x6000 //TX_MICMUTE_A_POST_FILT_S_0 +937 0x7000 //TX_MICMUTE_B_POST_FILT_0 +938 0x2710 //TX_MIC1RUB_AMP_THR +939 0x7FFF //TX_MIC1MUTE_RATIO_THR +940 0x0001 //TX_MIC1MUTE_AMP_THR +941 0x0008 //TX_MIC1MUTE_CVG_TIME +942 0x0008 //TX_MIC1MUTE_RELEASE_TIME +943 0x05A0 //TX_AMS_RESRV_01 +944 0x3FFF //TX_AMS_RESRV_02 +945 0x7FFF //TX_AMS_RESRV_03 +946 0x0000 //TX_AMS_RESRV_04 +947 0x0000 //TX_AMS_RESRV_05 +948 0x0000 //TX_AMS_RESRV_06 +949 0x0000 //TX_AMS_RESRV_07 +950 0x0000 //TX_AMS_RESRV_08 +951 0x0000 //TX_AMS_RESRV_09 +952 0x0000 //TX_AMS_RESRV_10 +953 0x0000 //TX_AMS_RESRV_11 +954 0x0000 //TX_AMS_RESRV_12 +955 0x0000 //TX_AMS_RESRV_13 +956 0x0000 //TX_AMS_RESRV_14 +957 0x0000 //TX_AMS_RESRV_15 +958 0x0000 //TX_AMS_RESRV_16 +959 0x0000 //TX_AMS_RESRV_17 +960 0x0000 //TX_AMS_RESRV_18 +961 0x0000 //TX_AMS_RESRV_19 +#RX +0 0x000C //RX_RECVFUNC_MODE_0 +1 0x0000 //RX_RECVFUNC_MODE_1 +2 0x0003 //RX_SAMPLINGFREQ_SIG +3 0x0003 //RX_SAMPLINGFREQ_PROC +4 0x000A //RX_FRAME_SZ +5 0x0000 //RX_DELAY_OPT +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +10 0x0800 //RX_PGA +11 0x7FFF //RX_A_HP +12 0x4000 //RX_B_PE +13 0x5800 //RX_THR_PITCH_DET_0 +14 0x5000 //RX_THR_PITCH_DET_1 +15 0x4000 //RX_THR_PITCH_DET_2 +16 0x0008 //RX_PITCH_BFR_LEN +17 0x0003 //RX_SBD_PITCH_DET +18 0x0100 //RX_PP_RESRV_0 +19 0x0020 //RX_PP_RESRV_1 +20 0x0600 //RX_N_SN_EST +21 0x000C //RX_N2_SN_EST +22 0x000F //RX_NS_LVL_CTRL +23 0xF800 //RX_THR_SN_EST +24 0x7E00 //RX_LAMBDA_PFILT +25 0x000A //RX_FENS_RESRV_0 +26 0x0190 //RX_FENS_RESRV_1 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +30 0x0002 //RX_EXTRA_NS_L +31 0x0800 //RX_EXTRA_NS_A +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +35 0x199A //RX_A_POST_FLT +36 0x0000 //RX_LMT_THRD +37 0x4000 //RX_LMT_ALPHA +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +111 0x0002 //RX_FILTINDX +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +125 0x7C00 //RX_LAMBDA_PKA_FP +126 0x2000 //RX_TPKA_FP +127 0x2000 //RX_MIN_G_FP +128 0x0080 //RX_MAX_G_FP +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +131 0x0000 //RX_MAXLEVEL_CNG +132 0x3000 //RX_BWE_UV_TH +133 0x3000 //RX_BWE_UV_TH2 +134 0x1800 //RX_BWE_UV_TH3 +135 0x1000 //RX_BWE_V_TH +136 0x04CD //RX_BWE_GAIN1_V_TH1 +137 0x0F33 //RX_BWE_GAIN1_V_TH2 +138 0x7333 //RX_BWE_UV_EQ +139 0x199A //RX_BWE_V_EQ +140 0x7333 //RX_BWE_TONE_TH +141 0x0004 //RX_BWE_UV_HOLD_T +142 0x6CCD //RX_BWE_GAIN2_ALPHA +143 0x799A //RX_BWE_GAIN3_ALPHA +144 0x001E //RX_BWE_CUTOFF +145 0x3000 //RX_BWE_GAINFILL +146 0x3200 //RX_BWE_MAXTH_TONE +147 0x2000 //RX_BWE_EQ_0 +148 0x2000 //RX_BWE_EQ_1 +149 0x2000 //RX_BWE_EQ_2 +150 0x2000 //RX_BWE_EQ_3 +151 0x2000 //RX_BWE_EQ_4 +152 0x2000 //RX_BWE_EQ_5 +153 0x2000 //RX_BWE_EQ_6 +154 0x0000 //RX_BWE_RESRV_0 +155 0x0000 //RX_BWE_RESRV_1 +156 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#RX 2 +157 0x000C //RX_RECVFUNC_MODE_0 +158 0x0000 //RX_RECVFUNC_MODE_1 +159 0x0003 //RX_SAMPLINGFREQ_SIG +160 0x0003 //RX_SAMPLINGFREQ_PROC +161 0x000A //RX_FRAME_SZ +162 0x0000 //RX_DELAY_OPT +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +167 0x0800 //RX_PGA +168 0x7FFF //RX_A_HP +169 0x4000 //RX_B_PE +170 0x5800 //RX_THR_PITCH_DET_0 +171 0x5000 //RX_THR_PITCH_DET_1 +172 0x4000 //RX_THR_PITCH_DET_2 +173 0x0008 //RX_PITCH_BFR_LEN +174 0x0003 //RX_SBD_PITCH_DET +175 0x0100 //RX_PP_RESRV_0 +176 0x0020 //RX_PP_RESRV_1 +177 0x0600 //RX_N_SN_EST +178 0x000C //RX_N2_SN_EST +179 0x000F //RX_NS_LVL_CTRL +180 0xF800 //RX_THR_SN_EST +181 0x7E00 //RX_LAMBDA_PFILT +182 0x000A //RX_FENS_RESRV_0 +183 0x0190 //RX_FENS_RESRV_1 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +187 0x0002 //RX_EXTRA_NS_L +188 0x0800 //RX_EXTRA_NS_A +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +192 0x199A //RX_A_POST_FLT +193 0x0000 //RX_LMT_THRD +194 0x4000 //RX_LMT_ALPHA +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +268 0x0002 //RX_FILTINDX +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +282 0x7C00 //RX_LAMBDA_PKA_FP +283 0x2000 //RX_TPKA_FP +284 0x2000 //RX_MIN_G_FP +285 0x0080 //RX_MAX_G_FP +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +288 0x0000 //RX_MAXLEVEL_CNG +289 0x3000 //RX_BWE_UV_TH +290 0x3000 //RX_BWE_UV_TH2 +291 0x1800 //RX_BWE_UV_TH3 +292 0x1000 //RX_BWE_V_TH +293 0x04CD //RX_BWE_GAIN1_V_TH1 +294 0x0F33 //RX_BWE_GAIN1_V_TH2 +295 0x7333 //RX_BWE_UV_EQ +296 0x199A //RX_BWE_V_EQ +297 0x7333 //RX_BWE_TONE_TH +298 0x0004 //RX_BWE_UV_HOLD_T +299 0x6CCD //RX_BWE_GAIN2_ALPHA +300 0x799A //RX_BWE_GAIN3_ALPHA +301 0x001E //RX_BWE_CUTOFF +302 0x3000 //RX_BWE_GAINFILL +303 0x3200 //RX_BWE_MAXTH_TONE +304 0x2000 //RX_BWE_EQ_0 +305 0x2000 //RX_BWE_EQ_1 +306 0x2000 //RX_BWE_EQ_2 +307 0x2000 //RX_BWE_EQ_3 +308 0x2000 //RX_BWE_EQ_4 +309 0x2000 //RX_BWE_EQ_5 +310 0x2000 //RX_BWE_EQ_6 +311 0x0000 //RX_BWE_RESRV_0 +312 0x0000 //RX_BWE_RESRV_1 +313 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 + +#CASE_NAME HANDSET-HANDSET_HAC-VOICE_GENERIC-FB +#PARAM_MODE FULL +#PARAM_TYPE TX+2RX +#TOTAL_CUSTOM_STEP 7+7 +#TX +0 0x0000 //TX_OPERATION_MODE_0 +1 0x0000 //TX_OPERATION_MODE_1 +2 0x0026 //TX_PATCH_REG +3 0x6B7E //TX_SENDFUNC_MODE_0 +4 0x0001 //TX_SENDFUNC_MODE_1 +5 0x0002 //TX_NUM_MIC +6 0x0004 //TX_SAMPLINGFREQ_SIG +7 0x0004 //TX_SAMPLINGFREQ_PROC +8 0x000A //TX_FRAME_SZ_SIG +9 0x000A //TX_FRAME_SZ +10 0x0000 //TX_DELAY_OPT +11 0x0028 //TX_MAX_TAIL_LENGTH +12 0x0001 //TX_NUM_LOUTCHN +13 0x0001 //TX_MAXNUM_AECREF +14 0x0000 //TX_DBG_FUNC_REG +15 0x0000 //TX_DBG_FUNC_REG1 +16 0x0000 //TX_SYS_RESRV_0 +17 0x0000 //TX_SYS_RESRV_1 +18 0x0000 //TX_SYS_RESRV_2 +19 0x0000 //TX_SYS_RESRV_3 +20 0x0000 //TX_DIST2REF0 +21 0x009C //TX_DIST2REF1 +22 0x0000 //TX_DIST2REF_02 +23 0x0000 //TX_DIST2REF_03 +24 0x0000 //TX_DIST2REF_04 +25 0x0000 //TX_DIST2REF_05 +26 0x0000 //TX_MMIC +27 0x1000 //TX_PGA_0 +28 0x1000 //TX_PGA_1 +29 0x1000 //TX_PGA_2 +30 0x0000 //TX_PGA_3 +31 0x0000 //TX_PGA_4 +32 0x0000 //TX_PGA_5 +33 0x0000 //TX_MIC_PAIRS +34 0x0000 //TX_MIC_PAIRS_HS +35 0x0002 //TX_MICS_FOR_BF +36 0x0000 //TX_MIC_PAIRS_FORL1 +37 0x0002 //TX_MICS_OF_PAIR0 +38 0x0002 //TX_MICS_OF_PAIR1 +39 0x0002 //TX_MICS_OF_PAIR2 +40 0x0002 //TX_MICS_OF_PAIR3 +41 0x0000 //TX_MIC_DATA_SRC0 +42 0x0002 //TX_MIC_DATA_SRC1 +43 0x0001 //TX_MIC_DATA_SRC2 +44 0x0000 //TX_MIC_DATA_SRC3 +45 0x0000 //TX_MIC_PAIR_CH_04 +46 0x0000 //TX_MIC_PAIR_CH_05 +47 0x0000 //TX_MIC_PAIR_CH_10 +48 0x0000 //TX_MIC_PAIR_CH_11 +49 0x0000 //TX_MIC_PAIR_CH_12 +50 0x0000 //TX_MIC_PAIR_CH_13 +51 0x0000 //TX_MIC_PAIR_CH_14 +52 0x05DC //TX_HD_BIN_MASK +53 0x0010 //TX_HD_SUBAND_MASK +54 0x19A1 //TX_HD_FRAME_AVG_MASK +55 0x0320 //TX_HD_MIN_FRQ +56 0x1000 //TX_HD_ALPHA_PSD +57 0x1100 //TX_T_PHPR1 +58 0x0000 //TX_T_PHPR2 +59 0x0000 //TX_T_PTPR +60 0x0000 //TX_T_PNPR +61 0x0000 //TX_T_PAPR1 +62 0xEE6C //TX_T_PSDVAT +63 0x0800 //TX_CNT +64 0x4000 //TX_ANTI_HOWL_GAIN +65 0x0001 //TX_MICFORBFMARK_0 +66 0x0001 //TX_MICFORBFMARK_1 +67 0x0001 //TX_MICFORBFMARK_2 +68 0x0001 //TX_MICFORBFMARK_3 +69 0x0001 //TX_MICFORBFMARK_4 +70 0x0001 //TX_MICFORBFMARK_5 +71 0x0000 //TX_DIST2REF_10 +72 0x3A66 //TX_DIST2REF_11 +73 0x0000 //TX_DIST2REF2 +74 0x0000 //TX_DIST2REF_13 +75 0x0000 //TX_DIST2REF_14 +76 0x0000 //TX_DIST2REF_15 +77 0x0000 //TX_DIST2REF_20 +78 0x0000 //TX_DIST2REF_21 +79 0x0000 //TX_DIST2REF_22 +80 0x0000 //TX_DIST2REF_23 +81 0x0000 //TX_DIST2REF_24 +82 0x0000 //TX_DIST2REF_25 +83 0x0000 //TX_DIST2REF_30 +84 0x0000 //TX_DIST2REF_31 +85 0x0000 //TX_DIST2REF_32 +86 0x0000 //TX_DIST2REF_33 +87 0x0000 //TX_DIST2REF_34 +88 0x0000 //TX_DIST2REF_35 +89 0x0000 //TX_MIC_LOC_00 +90 0x0000 //TX_MIC_LOC_01 +91 0x0000 //TX_MIC_LOC_02 +92 0x0000 //TX_MIC_LOC_03 +93 0x0000 //TX_MIC_LOC_04 +94 0x0000 //TX_MIC_LOC_05 +95 0x0000 //TX_MIC_LOC_10 +96 0x0000 //TX_MIC_LOC_11 +97 0x0000 //TX_MIC_LOC_12 +98 0x0000 //TX_MIC_LOC_13 +99 0x0000 //TX_MIC_LOC_14 +100 0x0000 //TX_MIC_LOC_15 +101 0x0000 //TX_MIC_LOC_20 +102 0x0000 //TX_MIC_LOC_21 +103 0x0000 //TX_MIC_LOC_22 +104 0x0000 //TX_MIC_LOC_23 +105 0x0000 //TX_MIC_LOC_24 +106 0x0000 //TX_MIC_LOC_25 +107 0x0200 //TX_MIC_REFBLK_VOLUME +108 0x0AAC //TX_MIC_BLOCK_VOLUME +109 0x0000 //TX_INVERSE_MASK +110 0x0000 //TX_ADCS_MASK +111 0x04D0 //TX_ADCS_GAIN +112 0x4000 //TX_NFC_GAINFAC +113 0x0000 //TX_MAINMIC_BLKFACTOR +114 0x0000 //TX_REFMIC_BLKFACTOR +115 0x0000 //TX_BLMIC_BLKFACTOR +116 0x0000 //TX_BRMIC_BLKFACTOR +117 0x0031 //TX_MICBLK_START_BIN +118 0x0060 //TX_MICBLK_END_BIN +119 0x0015 //TX_MICBLK_FE_HOLD +120 0xFFF2 //TX_MICBLK_MR_EXP_TH +121 0xFFF2 //TX_MICBLK_LR_EXP_TH +122 0x0000 //TX_FENE_HOLD +123 0x4000 //TX_FE_ENER_TH_MTS +124 0x0004 //TX_FE_ENER_TH_EXP +125 0x6000 //TX_C_POST_FLT_MIC_MAINBLK +126 0x6000 //TX_C_POST_FLT_MIC_REFBLK +127 0x0010 //TX_MIC_BLOCK_N +128 0x7E56 //TX_A_HP +129 0x4000 //TX_B_PE +130 0x1800 //TX_THR_PITCH_DET_0 +131 0x1000 //TX_THR_PITCH_DET_1 +132 0x0800 //TX_THR_PITCH_DET_2 +133 0x0008 //TX_PITCH_BFR_LEN +134 0x0003 //TX_SBD_PITCH_DET +135 0x0050 //TX_TD_AEC_L +136 0x4000 //TX_MU0_UNP_TD_AEC +137 0x1000 //TX_MU0_PTD_TD_AEC +138 0x0000 //TX_PP_RESRV_0 +139 0x2A94 //TX_PP_RESRV_1 +140 0x55F0 //TX_PP_RESRV_2 +141 0x0000 //TX_PP_RESRV_3 +142 0x0000 //TX_PP_RESRV_4 +143 0x0000 //TX_PP_RESRV_5 +144 0x0000 //TX_PP_RESRV_6 +145 0x0000 //TX_PP_RESRV_7 +146 0x0028 //TX_TAIL_LENGTH +147 0x0080 //TX_AEC_REF_GAIN_0 +148 0x0800 //TX_AEC_REF_GAIN_1 +149 0x0800 //TX_AEC_REF_GAIN_2 +150 0x7900 //TX_EAD_THR +151 0x2000 //TX_THR_RE_EST +152 0x0400 //TX_MIN_EQ_RE_EST_0 +153 0x0400 //TX_MIN_EQ_RE_EST_1 +154 0x0800 //TX_MIN_EQ_RE_EST_2 +155 0x0800 //TX_MIN_EQ_RE_EST_3 +156 0x1000 //TX_MIN_EQ_RE_EST_4 +157 0x1000 //TX_MIN_EQ_RE_EST_5 +158 0x1000 //TX_MIN_EQ_RE_EST_6 +159 0x1000 //TX_MIN_EQ_RE_EST_7 +160 0x1000 //TX_MIN_EQ_RE_EST_8 +161 0x1000 //TX_MIN_EQ_RE_EST_9 +162 0x1000 //TX_MIN_EQ_RE_EST_10 +163 0x1000 //TX_MIN_EQ_RE_EST_11 +164 0x1000 //TX_MIN_EQ_RE_EST_12 +165 0x3000 //TX_LAMBDA_RE_EST +166 0x1000 //TX_LAMBDA_CB_NLE +167 0x1800 //TX_C_POST_FLT +168 0x4000 //TX_GAIN_NP +169 0x003C //TX_SE_HOLD_N +170 0x0046 //TX_DT_HOLD_N +171 0x03E8 //TX_DT2_HOLD_N +172 0x6666 //TX_AEC_RESRV_0 +173 0x0000 //TX_AEC_RESRV_1 +174 0x0014 //TX_AEC_RESRV_2 +175 0x0000 //TX_MIC_DELAY_LENGTH +176 0x0000 //TX_REF_DELAY_LENGTH +177 0x0000 //TX_ADD_LINEIN_GAINL +178 0x0000 //TX_ADD_LINEIN_GAINH +179 0x0000 //TX_MIN_EQ_RE_EST_14 +180 0x0000 //TX_DTD_THR1_8 +181 0x7FFF //TX_DTD_THR2_8 +182 0x0000 //TX_DTD_MIC_BLK2 +183 0x0008 //TX_FRQ_LIN_LEN +184 0x7FFF //TX_FRQ_AEC_LEN_RHO +185 0x6000 //TX_MU0_UNP_FRQ_AEC +186 0x4000 //TX_MU0_PTD_FRQ_AEC +187 0x000A //TX_MINENOISETH +188 0x0800 //TX_MU0_RE_EST +189 0x0001 //TX_AEC_NUM_CH +190 0x0000 //TX_BIGECHOATTENUATION_MAX +191 0x2000 //TX_A_POST_FLT_MICBLK +192 0x0000 //TX_BLKENERTH +193 0x0000 //TX_BLKENERHIGHTH +194 0x0000 //TX_NORMENERTH +195 0x0000 //TX_NORMENERHIGHTH +196 0x0000 //TX_NORMENERHIGHTHL +197 0x7000 //TX_DTD_THR1_0 +198 0x7000 //TX_DTD_THR1_1 +199 0x7000 //TX_DTD_THR1_2 +200 0x7F00 //TX_DTD_THR1_3 +201 0x7F00 //TX_DTD_THR1_4 +202 0x7F00 //TX_DTD_THR1_5 +203 0x7F00 //TX_DTD_THR1_6 +204 0x2000 //TX_DTD_THR2_0 +205 0x2000 //TX_DTD_THR2_1 +206 0x2000 //TX_DTD_THR2_2 +207 0x1000 //TX_DTD_THR2_3 +208 0x1000 //TX_DTD_THR2_4 +209 0x1000 //TX_DTD_THR2_5 +210 0x1000 //TX_DTD_THR2_6 +211 0x6000 //TX_DTD_THR3 +212 0x0177 //TX_SPK_CUT_K +213 0x1B58 //TX_DT_CUT_K +214 0x0100 //TX_DT_CUT_THR +215 0x04EB //TX_COMFORT_G +216 0x01F4 //TX_POWER_YOUT_TH +217 0x4000 //TX_FDPFGAINECHO +218 0x0000 //TX_DTD_HD_THR +219 0x0000 //TX_SPK_CUT_K_S +220 0x0000 //TX_DTD_MIC_BLK +221 0x0400 //TX_ADPT_STRICT_L +222 0x0200 //TX_ADPT_STRICT_H +223 0x0C00 //TX_RATIO_DT_L_TH_LOW +224 0x2000 //TX_RATIO_DT_H_TH_LOW +225 0x1800 //TX_RATIO_DT_L_TH_HIGH +226 0x3000 //TX_RATIO_DT_H_TH_HIGH +227 0x0A00 //TX_RATIO_DT_L0_TH +228 0x7000 //TX_B_POST_FILT_ECHO_L +229 0x7FFF //TX_B_POST_FILT_ECHO_H +230 0x0200 //TX_MIN_G_CTRL_ECHO +231 0x7FFF //TX_B_LESSCUT_RTO_ECHO +232 0x0000 //TX_EPD_OFFSET_00 +233 0x0000 //TX_EPD_OFFST_01 +234 0x1388 //TX_RATIO_DT_L0_TH_HIGH +235 0x3A98 //TX_RATIO_DT_H_TH_CUT +236 0x7FFF //TX_MIN_EQ_RE_EST_13 +237 0x0000 //TX_DTD_THR1_7 +238 0x0000 //TX_DTD_THR2_7 +239 0x0800 //TX_DT_RESRV_7 +240 0x0800 //TX_DT_RESRV_8 +241 0x0000 //TX_DT_RESRV_9 +242 0xF600 //TX_THR_SN_EST_0 +243 0xFA00 //TX_THR_SN_EST_1 +244 0xFA00 //TX_THR_SN_EST_2 +245 0xF800 //TX_THR_SN_EST_3 +246 0xF800 //TX_THR_SN_EST_4 +247 0xF800 //TX_THR_SN_EST_5 +248 0xF800 //TX_THR_SN_EST_6 +249 0xF700 //TX_THR_SN_EST_7 +250 0x0000 //TX_DELTA_THR_SN_EST_0 +251 0x0200 //TX_DELTA_THR_SN_EST_1 +252 0x0200 //TX_DELTA_THR_SN_EST_2 +253 0x0200 //TX_DELTA_THR_SN_EST_3 +254 0x0100 //TX_DELTA_THR_SN_EST_4 +255 0x0200 //TX_DELTA_THR_SN_EST_5 +256 0x0100 //TX_DELTA_THR_SN_EST_6 +257 0x0200 //TX_DELTA_THR_SN_EST_7 +258 0x4000 //TX_LAMBDA_NN_EST_0 +259 0x4000 //TX_LAMBDA_NN_EST_1 +260 0x4000 //TX_LAMBDA_NN_EST_2 +261 0x4000 //TX_LAMBDA_NN_EST_3 +262 0x4000 //TX_LAMBDA_NN_EST_4 +263 0x4000 //TX_LAMBDA_NN_EST_5 +264 0x4000 //TX_LAMBDA_NN_EST_6 +265 0x4000 //TX_LAMBDA_NN_EST_7 +266 0x0400 //TX_N_SN_EST +267 0x001E //TX_INBEAM_T +268 0x0041 //TX_INBEAMHOLDT +269 0x2000 //TX_G_STRICT +270 0x2000 //TX_EQ_THR_BF +271 0x799A //TX_LAMBDA_EQ_BF +272 0x1000 //TX_NE_RTO_TH +273 0x1000 //TX_NE_RTO_TH_L +274 0x1000 //TX_MAINREFRTOH_TH_H +275 0x0600 //TX_MAINREFRTOH_TH_L +276 0x2000 //TX_MAINREFRTO_TH_H +277 0x1400 //TX_MAINREFRTO_TH_L +278 0x0000 //TX_MAINREFRTO_TH_EQ +279 0x1000 //TX_B_POST_FLT_0 +280 0x2000 //TX_B_POST_FLT_1 +281 0x0014 //TX_NS_LVL_CTRL_0 +282 0x0016 //TX_NS_LVL_CTRL_1 +283 0x0016 //TX_NS_LVL_CTRL_2 +284 0x0018 //TX_NS_LVL_CTRL_3 +285 0x0016 //TX_NS_LVL_CTRL_4 +286 0x0012 //TX_NS_LVL_CTRL_5 +287 0x0016 //TX_NS_LVL_CTRL_6 +288 0x0017 //TX_NS_LVL_CTRL_7 +289 0x000E //TX_MIN_GAIN_S_0 +290 0x0007 //TX_MIN_GAIN_S_1 +291 0x0012 //TX_MIN_GAIN_S_2 +292 0x0010 //TX_MIN_GAIN_S_3 +293 0x0012 //TX_MIN_GAIN_S_4 +294 0x0012 //TX_MIN_GAIN_S_5 +295 0x0012 //TX_MIN_GAIN_S_6 +296 0x0012 //TX_MIN_GAIN_S_7 +297 0x6000 //TX_NMOS_SUP +298 0x0000 //TX_NS_MAX_PRI_SNR_TH +299 0x0000 //TX_NMOS_SUP_MENSA +300 0x7FFF //TX_SNRI_SUP_0 +301 0x6000 //TX_SNRI_SUP_1 +302 0x6000 //TX_SNRI_SUP_2 +303 0x6000 //TX_SNRI_SUP_3 +304 0x6000 //TX_SNRI_SUP_4 +305 0x6000 //TX_SNRI_SUP_5 +306 0x6000 //TX_SNRI_SUP_6 +307 0x6000 //TX_SNRI_SUP_7 +308 0x6000 //TX_THR_LFNS +309 0x0017 //TX_G_LFNS +310 0x09C4 //TX_GAIN0_NTH +311 0x000A //TX_MUSIC_MORENS +312 0x7FFF //TX_A_POST_FILT_0 +313 0x2000 //TX_A_POST_FILT_1 +314 0x4000 //TX_A_POST_FILT_S_0 +315 0x4000 //TX_A_POST_FILT_S_1 +316 0x4000 //TX_A_POST_FILT_S_2 +317 0x4000 //TX_A_POST_FILT_S_3 +318 0x4000 //TX_A_POST_FILT_S_4 +319 0x4000 //TX_A_POST_FILT_S_5 +320 0x5000 //TX_A_POST_FILT_S_6 +321 0x7000 //TX_A_POST_FILT_S_7 +322 0x1000 //TX_B_POST_FILT_0 +323 0x2000 //TX_B_POST_FILT_1 +324 0x2000 //TX_B_POST_FILT_2 +325 0x2000 //TX_B_POST_FILT_3 +326 0x2000 //TX_B_POST_FILT_4 +327 0x2000 //TX_B_POST_FILT_5 +328 0x3000 //TX_B_POST_FILT_6 +329 0x3000 //TX_B_POST_FILT_7 +330 0x1000 //TX_B_LESSCUT_RTO_S_0 +331 0x1000 //TX_B_LESSCUT_RTO_S_1 +332 0x1000 //TX_B_LESSCUT_RTO_S_2 +333 0x1000 //TX_B_LESSCUT_RTO_S_3 +334 0x1000 //TX_B_LESSCUT_RTO_S_4 +335 0x1000 //TX_B_LESSCUT_RTO_S_5 +336 0x1000 //TX_B_LESSCUT_RTO_S_6 +337 0x1000 //TX_B_LESSCUT_RTO_S_7 +338 0x7E14 //TX_LAMBDA_PFILT +339 0x7C29 //TX_LAMBDA_PFILT_S_0 +340 0x7C29 //TX_LAMBDA_PFILT_S_1 +341 0x7C29 //TX_LAMBDA_PFILT_S_2 +342 0x7C29 //TX_LAMBDA_PFILT_S_3 +343 0x7C29 //TX_LAMBDA_PFILT_S_4 +344 0x7C29 //TX_LAMBDA_PFILT_S_5 +345 0x7C29 //TX_LAMBDA_PFILT_S_6 +346 0x7C29 //TX_LAMBDA_PFILT_S_7 +347 0x07D0 //TX_K_PEPPER +348 0x0800 //TX_A_PEPPER +349 0x1D4C //TX_K_PEPPER_HF +350 0x0400 //TX_A_PEPPER_HF +351 0x0001 //TX_HMNC_BST_FLG +352 0x4000 //TX_HMNC_BST_THR +353 0x0800 //TX_DT_BINVAD_TH_0 +354 0x0800 //TX_DT_BINVAD_TH_1 +355 0x0800 //TX_DT_BINVAD_TH_2 +356 0x0800 //TX_DT_BINVAD_TH_3 +357 0x0000 //TX_DT_BINVAD_ENDF +358 0x1000 //TX_C_POST_FLT_DT +359 0x7FFF //TX_NS_B_POST_FLT_LESSCUT +360 0x0100 //TX_DT_BOOST +361 0x0000 //TX_BF_SGRAD_FLG +362 0x0005 //TX_BF_DVG_TH +363 0x001E //TX_SN_C_F +364 0x0000 //TX_K_APT +365 0x0001 //TX_NOISEDET +366 0x0190 //TX_NDETCT +367 0x000A //TX_NOISE_TH_0 +368 0x1B58 //TX_NOISE_TH_0_2 +369 0x2134 //TX_NOISE_TH_0_3 +370 0x00C6 //TX_NOISE_TH_1 +371 0x0DAC //TX_NOISE_TH_2 +372 0x2EE0 //TX_NOISE_TH_3 +373 0x47E0 //TX_NOISE_TH_4 +374 0x57E4 //TX_NOISE_TH_5 +375 0x4BD6 //TX_NOISE_TH_5_2 +376 0x0001 //TX_NOISE_TH_5_3 +377 0x4E20 //TX_NOISE_TH_5_4 +378 0x39DF //TX_NOISE_TH_6 +379 0x0014 //TX_MINENOISE_TH +380 0xD508 //TX_MORENS_TFMASK_TH +381 0x0001 //TX_DRC_QUIET_FLOOR +382 0x6D60 //TX_RATIODTL_CUT_TH +383 0x1482 //TX_DT_CUT_K1 +384 0x00A5 //TX_OUT_ENER_S_TH_CLEAN +385 0x00A5 //TX_OUT_ENER_S_TH_LESSCLEAN +386 0x00A5 //TX_OUT_ENER_S_TH_NOISY +387 0x0029 //TX_OUT_ENER_TH_NOISE +388 0x0200 //TX_OUT_ENER_TH_SPEECH +389 0x2000 //TX_SN_NPB_GAIN +390 0x0000 //TX_NN_NPB_GAIN +391 0x3000 //TX_POST_MASK_SUP_HSNE +392 0x07D0 //TX_TAIL_DET_TH +393 0x4000 //TX_B_LESSCUT_RTO_WTA +394 0x0000 //TX_MEL_G_R +395 0x0080 //TX_SUPHIGH_TH +396 0x0000 //TX_MASK_G_R +397 0x0002 //TX_EXTRA_NS_L +398 0x1800 //TX_C_POST_FLT_MASK +399 0x7FFF //TX_A_POST_FLT_WNS +400 0x0148 //TX_MIN_G_LOW300HZ +401 0x0004 //TX_MAXLEVEL_CNG +402 0x00B4 //TX_STN_NOISE_TH +403 0x4000 //TX_POST_MASK_SUP +404 0x7FFF //TX_POST_MASK_ADJUST +405 0x00C8 //TX_NS_ENOISE_MIC0_TH +406 0x0014 //TX_MINENOISE_MIC0_TH +407 0x012C //TX_MINENOISE_MIC0_S_TH +408 0x2900 //TX_MIN_G_CTRL_SSNS +409 0x0800 //TX_METAL_RTO_THR +410 0x0FA0 //TX_NS_FP_K_METAL +411 0x3A98 //TX_NOISEDET_BOOST_TH +412 0x0FA0 //TX_NSMOOTH_TH +413 0x0000 //TX_NS_RESRV_8 +414 0x1800 //TX_RHO_UPB +415 0x2328 //TX_N_HOLD_HS +416 0x006E //TX_N_RHO_BFR0 +417 0x7FFF //TX_LAMBDA_ARSP_EST +418 0x0100 //TX_EXTRA_GAIN_MICBLOCK +419 0x0333 //TX_THR_STD_NSR +420 0x019A //TX_THR_STD_PLH +421 0x03E8 //TX_N_HOLD_STD +422 0x0066 //TX_THR_STD_RHO +423 0x2800 //TX_BF_RESET_THR_HS +424 0x0CCD //TX_SB_RTO_MEAN_TH +425 0x0300 //TX_SB_RHO_MEAN_TH_NTALK +426 0x2000 //TX_SB_RTO_MEAN_TH_ABN +427 0x2EE0 //TX_SB_RTO_MEAN_TH_RUB +428 0x0990 //TX_WTA_EN_RTO_TH +429 0x1400 //TX_TOP_ENER_TH_F +430 0x0100 //TX_DESIRED_TALK_HOLDT +431 0x0800 //TX_MIC_BLOCK_FACTOR +432 0x0000 //TX_NSEST_BFRLRNRDC +433 0x0000 //TX_THR_POST_FLT_HS +434 0x0010 //TX_HS_VAD_BIN +435 0x2666 //TX_THR_VAD_HS +436 0x2CCD //TX_MEAN_RTO_MIN_TH2 +437 0x0032 //TX_SILENCE_T +438 0x0000 //TX_A_POST_FLT_WTA +439 0x799A //TX_LAMBDA_PFLT_WTA +440 0x051E //TX_SB_RHO_MEAN2_TH +441 0x051E //TX_SB_RHO_MEAN3_TH +442 0x0000 //TX_HS_RESRV_4 +443 0x0000 //TX_HS_RESRV_5 +444 0x0001 //TX_DOA_VAD_THR_1 +445 0x003C //TX_DOA_VAD_THR_2 +446 0x0028 //TX_DOA_VAD_THR1_0 +447 0x0028 //TX_DOA_VAD_THR1_1 +448 0x0000 //TX_SRC_DOA_RNG_LOW_0A +449 0x001E //TX_SRC_DOA_RNG_HIGH_0A +450 0x005A //TX_DFLT_SRC_DOA_0A +451 0x0000 //TX_SRC_DOA_RNG_LOW_0B +452 0x0000 //TX_SRC_DOA_RNG_HIGH_0B +453 0x0000 //TX_DFLT_SRC_DOA_0B +454 0x0000 //TX_SRC_DOA_RNG_LOW_0C +455 0x0000 //TX_SRC_DOA_RNG_HIGH_0C +456 0x0000 //TX_DFLT_SRC_DOA_0C +457 0x0000 //TX_SRC_DOA_RNG_LOW_0D +458 0x0000 //TX_SRC_DOA_RNG_HIGH_0D +459 0x0000 //TX_DFLT_SRC_DOA_0D +460 0x0000 //TX_SRC_DOA_RNG_LOW_1A +461 0x00B4 //TX_SRC_DOA_RNG_HIGH_1A +462 0x005A //TX_DFLT_SRC_DOA_1A +463 0x0000 //TX_SRC_DOA_RNG_LOW_1B +464 0x00B4 //TX_SRC_DOA_RNG_HIGH_1B +465 0x005A //TX_DFLT_SRC_DOA_1B +466 0x0000 //TX_SRC_DOA_RNG_LOW_1C +467 0x00B4 //TX_SRC_DOA_RNG_HIGH_1C +468 0x005A //TX_DFLT_SRC_DOA_1C +469 0x0000 //TX_SRC_DOA_RNG_LOW_1D +470 0x00B4 //TX_SRC_DOA_RNG_HIGH_1D +471 0x005A //TX_DFLT_SRC_DOA_1D +472 0x0100 //TX_BF_HOLDOFF_T +473 0x7FFF //TX_DOA_COST_FACTOR +474 0x0D9A //TX_MAINTOREFR_TH0 +475 0x071C //TX_DOA_TRK_THR +476 0x012C //TX_DOA_TRACK_HT +477 0x0200 //TX_N1_HOLD_HF +478 0x0100 //TX_N2_HOLD_HF +479 0x2A3D //TX_BF_RESET_THR_HF +480 0x7333 //TX_DOA_SMOOTH +481 0x0800 //TX_MU_BF +482 0x0800 //TX_BF_MU_LF_B2 +483 0x0040 //TX_BF_FC_END_BIN_B2 +484 0x0020 //TX_BF_FC_END_BIN +485 0x0000 //TX_HF_RESRV_25 +486 0x0000 //TX_HF_RESRV_26 +487 0x0007 //TX_N_DOA_SEED +488 0x0001 //TX_FINE_DOA_SEARCH_FLG +489 0x0000 //TX_HF_RESRV_27 +490 0x038E //TX_DLT_SRC_DOA_RNG +491 0x0200 //TX_BF_MU_LF +492 0x0000 //TX_DFLT_SRC_LOC_0 +493 0x7FFF //TX_DFLT_SRC_LOC_1 +494 0x0000 //TX_DFLT_SRC_LOC_2 +495 0x038E //TX_DOA_TRACK_VADTH +496 0x0000 //TX_DOA_TRACK_NEW +497 0x0300 //TX_NOR_OFF_THR +498 0x7C00 //TX_MORE_ON_700HZ_THR +499 0x2000 //TX_MU_BF_ADPT_NS +500 0x0000 //TX_ADAPT_LEN +501 0x6666 //TX_MORE_SNS +502 0x0000 //TX_NOR_OFF_TH1 +503 0x0000 //TX_WIDE_MASK_TH +504 0xD333 //TX_SUBSNRATIOHIGH4MEANBCK_THR +505 0x6000 //TX_C_POST_FLT_CUT +506 0x2000 //TX_RADIODTLV +507 0x0320 //TX_POWER_LINEIN_TH +508 0x0014 //TX_FE_VADCOUNT_TH_FC +509 0x0000 //TX_ECHO_SUPP_FC +510 0x0C80 //TX_ECHO_TH +511 0x6666 //TX_MIC_TO_BFGAIN +512 0x0000 //TX_MICTOBFGAIN0 +513 0x0000 //TX_FASTMUE_TH +514 0x2CCC //TX_DEREVERB_LF_MU +515 0x3200 //TX_DEREVERB_HF_MU +516 0x0007 //TX_DEREVERB_DELAY +517 0x0004 //TX_DEREVERB_COEF_LEN +518 0x0003 //TX_DEREVERB_DNR +519 0x0000 //TX_DEREVERB_ALPHA +520 0x0000 //TX_DEREVERB_BETA +521 0x7FFF //TX_GSC_RTOL_TH +522 0x7FFF //TX_GSC_RTOH_TH +523 0x7E2C //TX_WIDE2_MEANHTH +524 0x0000 //TX_DR_RESRV_5 +525 0x0000 //TX_DR_RESRV_6 +526 0x0000 //TX_DR_RESRV_7 +527 0x0000 //TX_DR_RESRV_8 +528 0x1333 //TX_WIND_MARK_TH +529 0x399A //TX_CORR_THR +530 0x0004 //TX_SNR_THR +531 0x0010 //TX_ENGY_THR +532 0x1770 //TX_CORR_HIGH_TH +533 0x6000 //TX_ENGY_THR_2 +534 0x3400 //TX_MEAN_RTO_THR +535 0x0028 //TX_WNS_ENOISE_MIC0_TH +536 0x3000 //TX_RATIOMICL_TH +537 0x7FFF //TX_CALIG_HS +538 0x0000 //TX_LVL_CTRL +539 0x0010 //TX_WIND_SUPRTO +540 0x0014 //TX_WNS_MIN_G +541 0x0600 //TX_WNS_B_POST_FLT +542 0x3000 //TX_RATIOMICH_TH +543 0xD120 //TX_WIND_INBEAM_L_TH +544 0x0FA0 //TX_WIND_INBEAM_H_TH +545 0x2000 //TX_WNS_RESRV_0 +546 0x59D8 //TX_WNS_RESRV_1 +547 0x0200 //TX_WNS_RESRV_2 +548 0x0000 //TX_WNS_RESRV_3 +549 0x0000 //TX_WNS_RESRV_4 +550 0x0000 //TX_WNS_RESRV_5 +551 0x0000 //TX_WNS_RESRV_6 +552 0x0000 //TX_BVE_NOISE_FLOOR_0 +553 0x0070 //TX_BVE_NOISE_FLOOR_1 +554 0x0070 //TX_BVE_NOISE_FLOOR_2 +555 0x0010 //TX_BVE_NOISE_FLOOR_3 +556 0x0070 //TX_BVE_NOISE_FLOOR_4 +557 0x00B0 //TX_BVE_NOISE_FLOOR_5 +558 0x0E66 //TX_BVE_NOISE_FLOOR_6 +559 0x0050 //TX_BVE_NOISE_FLOOR_7 +560 0x770A //TX_BVE_NOISE_FLOOR_8 +561 0x0000 //TX_BVE_NOISE_FLOOR_9 +562 0x0000 //TX_BVE_IN_N +563 0x0000 //TX_BVE_OUT_N +564 0x0000 //TX_BVE_MICALPHA_DOWN +565 0x0000 //TX_PB_RESRV_1 +566 0x0030 //TX_FDEQ_SUBNUM +567 0x4C4A //TX_FDEQ_GAIN_0 +568 0x4B4F //TX_FDEQ_GAIN_1 +569 0x504B //TX_FDEQ_GAIN_2 +570 0x4A4C //TX_FDEQ_GAIN_3 +571 0x4A49 //TX_FDEQ_GAIN_4 +572 0x4F48 //TX_FDEQ_GAIN_5 +573 0x4A4E //TX_FDEQ_GAIN_6 +574 0x534E //TX_FDEQ_GAIN_7 +575 0x494F //TX_FDEQ_GAIN_8 +576 0x5E6E //TX_FDEQ_GAIN_9 +577 0x787A //TX_FDEQ_GAIN_10 +578 0x6A58 //TX_FDEQ_GAIN_11 +579 0x5051 //TX_FDEQ_GAIN_12 +580 0x5156 //TX_FDEQ_GAIN_13 +581 0x6168 //TX_FDEQ_GAIN_14 +582 0x7678 //TX_FDEQ_GAIN_15 +583 0x7A87 //TX_FDEQ_GAIN_16 +584 0x9898 //TX_FDEQ_GAIN_17 +585 0x9898 //TX_FDEQ_GAIN_18 +586 0x9848 //TX_FDEQ_GAIN_19 +587 0x4848 //TX_FDEQ_GAIN_20 +588 0x4848 //TX_FDEQ_GAIN_21 +589 0x4848 //TX_FDEQ_GAIN_22 +590 0x4848 //TX_FDEQ_GAIN_23 +591 0x0F03 //TX_FDEQ_BIN_0 +592 0x0909 //TX_FDEQ_BIN_1 +593 0x080F //TX_FDEQ_BIN_2 +594 0x0609 //TX_FDEQ_BIN_3 +595 0x0F03 //TX_FDEQ_BIN_4 +596 0x1402 //TX_FDEQ_BIN_5 +597 0x0E13 //TX_FDEQ_BIN_6 +598 0x110F //TX_FDEQ_BIN_7 +599 0x0E0F //TX_FDEQ_BIN_8 +600 0x0E0F //TX_FDEQ_BIN_9 +601 0x080D //TX_FDEQ_BIN_10 +602 0x0F0F //TX_FDEQ_BIN_11 +603 0x0F0F //TX_FDEQ_BIN_12 +604 0x0A0F //TX_FDEQ_BIN_13 +605 0x0809 //TX_FDEQ_BIN_14 +606 0x0A0B //TX_FDEQ_BIN_15 +607 0x0C0D //TX_FDEQ_BIN_16 +608 0x0E0F //TX_FDEQ_BIN_17 +609 0x1013 //TX_FDEQ_BIN_18 +610 0x0A00 //TX_FDEQ_BIN_19 +611 0x0000 //TX_FDEQ_BIN_20 +612 0x0000 //TX_FDEQ_BIN_21 +613 0x0000 //TX_FDEQ_BIN_22 +614 0x0000 //TX_FDEQ_BIN_23 +615 0x0000 //TX_FDEQ_PADDING +616 0x0030 //TX_PREEQ_SUBNUM_MIC0 +617 0x4848 //TX_PREEQ_GAIN_MIC0_0 +618 0x4848 //TX_PREEQ_GAIN_MIC0_1 +619 0x4848 //TX_PREEQ_GAIN_MIC0_2 +620 0x4848 //TX_PREEQ_GAIN_MIC0_3 +621 0x4848 //TX_PREEQ_GAIN_MIC0_4 +622 0x4848 //TX_PREEQ_GAIN_MIC0_5 +623 0x4848 //TX_PREEQ_GAIN_MIC0_6 +624 0x4848 //TX_PREEQ_GAIN_MIC0_7 +625 0x4848 //TX_PREEQ_GAIN_MIC0_8 +626 0x4848 //TX_PREEQ_GAIN_MIC0_9 +627 0x4848 //TX_PREEQ_GAIN_MIC0_10 +628 0x4848 //TX_PREEQ_GAIN_MIC0_11 +629 0x4848 //TX_PREEQ_GAIN_MIC0_12 +630 0x4848 //TX_PREEQ_GAIN_MIC0_13 +631 0x4848 //TX_PREEQ_GAIN_MIC0_14 +632 0x4848 //TX_PREEQ_GAIN_MIC0_15 +633 0x4848 //TX_PREEQ_GAIN_MIC0_16 +634 0x4848 //TX_PREEQ_GAIN_MIC0_17 +635 0x4848 //TX_PREEQ_GAIN_MIC0_18 +636 0x4848 //TX_PREEQ_GAIN_MIC0_19 +637 0x4848 //TX_PREEQ_GAIN_MIC0_20 +638 0x4848 //TX_PREEQ_GAIN_MIC0_21 +639 0x4848 //TX_PREEQ_GAIN_MIC0_22 +640 0x4848 //TX_PREEQ_GAIN_MIC0_23 +641 0x1812 //TX_PREEQ_BIN_MIC0_0 +642 0x0A0A //TX_PREEQ_BIN_MIC0_1 +643 0x0808 //TX_PREEQ_BIN_MIC0_2 +644 0x080A //TX_PREEQ_BIN_MIC0_3 +645 0x0B09 //TX_PREEQ_BIN_MIC0_4 +646 0x0A06 //TX_PREEQ_BIN_MIC0_5 +647 0x0606 //TX_PREEQ_BIN_MIC0_6 +648 0x0605 //TX_PREEQ_BIN_MIC0_7 +649 0x050A //TX_PREEQ_BIN_MIC0_8 +650 0x1505 //TX_PREEQ_BIN_MIC0_9 +651 0x0506 //TX_PREEQ_BIN_MIC0_10 +652 0x0615 //TX_PREEQ_BIN_MIC0_11 +653 0x1516 //TX_PREEQ_BIN_MIC0_12 +654 0x2021 //TX_PREEQ_BIN_MIC0_13 +655 0x2021 //TX_PREEQ_BIN_MIC0_14 +656 0x2021 //TX_PREEQ_BIN_MIC0_15 +657 0x0800 //TX_PREEQ_BIN_MIC0_16 +658 0x0000 //TX_PREEQ_BIN_MIC0_17 +659 0x0000 //TX_PREEQ_BIN_MIC0_18 +660 0x0000 //TX_PREEQ_BIN_MIC0_19 +661 0x0000 //TX_PREEQ_BIN_MIC0_20 +662 0x0000 //TX_PREEQ_BIN_MIC0_21 +663 0x0000 //TX_PREEQ_BIN_MIC0_22 +664 0x0000 //TX_PREEQ_BIN_MIC0_23 +665 0x0030 //TX_PREEQ_SUBNUM_MIC1 +666 0x4848 //TX_PREEQ_GAIN_MIC1_0 +667 0x4848 //TX_PREEQ_GAIN_MIC1_1 +668 0x4848 //TX_PREEQ_GAIN_MIC1_2 +669 0x4848 //TX_PREEQ_GAIN_MIC1_3 +670 0x4848 //TX_PREEQ_GAIN_MIC1_4 +671 0x4848 //TX_PREEQ_GAIN_MIC1_5 +672 0x4A4C //TX_PREEQ_GAIN_MIC1_6 +673 0x4E50 //TX_PREEQ_GAIN_MIC1_7 +674 0x5456 //TX_PREEQ_GAIN_MIC1_8 +675 0x585C //TX_PREEQ_GAIN_MIC1_9 +676 0x5C64 //TX_PREEQ_GAIN_MIC1_10 +677 0x7478 //TX_PREEQ_GAIN_MIC1_11 +678 0x705C //TX_PREEQ_GAIN_MIC1_12 +679 0x4838 //TX_PREEQ_GAIN_MIC1_13 +680 0x3C70 //TX_PREEQ_GAIN_MIC1_14 +681 0x4848 //TX_PREEQ_GAIN_MIC1_15 +682 0x4848 //TX_PREEQ_GAIN_MIC1_16 +683 0x4848 //TX_PREEQ_GAIN_MIC1_17 +684 0x4848 //TX_PREEQ_GAIN_MIC1_18 +685 0x4848 //TX_PREEQ_GAIN_MIC1_19 +686 0x4848 //TX_PREEQ_GAIN_MIC1_20 +687 0x4848 //TX_PREEQ_GAIN_MIC1_21 +688 0x4848 //TX_PREEQ_GAIN_MIC1_22 +689 0x4848 //TX_PREEQ_GAIN_MIC1_23 +690 0x0202 //TX_PREEQ_BIN_MIC1_0 +691 0x0203 //TX_PREEQ_BIN_MIC1_1 +692 0x0303 //TX_PREEQ_BIN_MIC1_2 +693 0x0304 //TX_PREEQ_BIN_MIC1_3 +694 0x0405 //TX_PREEQ_BIN_MIC1_4 +695 0x0506 //TX_PREEQ_BIN_MIC1_5 +696 0x0708 //TX_PREEQ_BIN_MIC1_6 +697 0x0909 //TX_PREEQ_BIN_MIC1_7 +698 0x090B //TX_PREEQ_BIN_MIC1_8 +699 0x0C10 //TX_PREEQ_BIN_MIC1_9 +700 0x1013 //TX_PREEQ_BIN_MIC1_10 +701 0x1414 //TX_PREEQ_BIN_MIC1_11 +702 0x1414 //TX_PREEQ_BIN_MIC1_12 +703 0x1C1E //TX_PREEQ_BIN_MIC1_13 +704 0x1E28 //TX_PREEQ_BIN_MIC1_14 +705 0x462C //TX_PREEQ_BIN_MIC1_15 +706 0x0000 //TX_PREEQ_BIN_MIC1_16 +707 0x0000 //TX_PREEQ_BIN_MIC1_17 +708 0x0000 //TX_PREEQ_BIN_MIC1_18 +709 0x0000 //TX_PREEQ_BIN_MIC1_19 +710 0x0000 //TX_PREEQ_BIN_MIC1_20 +711 0x0000 //TX_PREEQ_BIN_MIC1_21 +712 0x0000 //TX_PREEQ_BIN_MIC1_22 +713 0x0000 //TX_PREEQ_BIN_MIC1_23 +714 0x0030 //TX_PREEQ_SUBNUM_MIC2 +715 0x4848 //TX_PREEQ_GAIN_MIC2_0 +716 0x4848 //TX_PREEQ_GAIN_MIC2_1 +717 0x4848 //TX_PREEQ_GAIN_MIC2_2 +718 0x4848 //TX_PREEQ_GAIN_MIC2_3 +719 0x4848 //TX_PREEQ_GAIN_MIC2_4 +720 0x4848 //TX_PREEQ_GAIN_MIC2_5 +721 0x4848 //TX_PREEQ_GAIN_MIC2_6 +722 0x4848 //TX_PREEQ_GAIN_MIC2_7 +723 0x4848 //TX_PREEQ_GAIN_MIC2_8 +724 0x4848 //TX_PREEQ_GAIN_MIC2_9 +725 0x4848 //TX_PREEQ_GAIN_MIC2_10 +726 0x4848 //TX_PREEQ_GAIN_MIC2_11 +727 0x4848 //TX_PREEQ_GAIN_MIC2_12 +728 0x4848 //TX_PREEQ_GAIN_MIC2_13 +729 0x4848 //TX_PREEQ_GAIN_MIC2_14 +730 0x4848 //TX_PREEQ_GAIN_MIC2_15 +731 0x4848 //TX_PREEQ_GAIN_MIC2_16 +732 0x4848 //TX_PREEQ_GAIN_MIC2_17 +733 0x4848 //TX_PREEQ_GAIN_MIC2_18 +734 0x4848 //TX_PREEQ_GAIN_MIC2_19 +735 0x4848 //TX_PREEQ_GAIN_MIC2_20 +736 0x4848 //TX_PREEQ_GAIN_MIC2_21 +737 0x4848 //TX_PREEQ_GAIN_MIC2_22 +738 0x4848 //TX_PREEQ_GAIN_MIC2_23 +739 0x0E10 //TX_PREEQ_BIN_MIC2_0 +740 0x1010 //TX_PREEQ_BIN_MIC2_1 +741 0x1010 //TX_PREEQ_BIN_MIC2_2 +742 0x1010 //TX_PREEQ_BIN_MIC2_3 +743 0x1010 //TX_PREEQ_BIN_MIC2_4 +744 0x1010 //TX_PREEQ_BIN_MIC2_5 +745 0x1010 //TX_PREEQ_BIN_MIC2_6 +746 0x1010 //TX_PREEQ_BIN_MIC2_7 +747 0x1010 //TX_PREEQ_BIN_MIC2_8 +748 0x1010 //TX_PREEQ_BIN_MIC2_9 +749 0x1010 //TX_PREEQ_BIN_MIC2_10 +750 0x1010 //TX_PREEQ_BIN_MIC2_11 +751 0x1010 //TX_PREEQ_BIN_MIC2_12 +752 0x1010 //TX_PREEQ_BIN_MIC2_13 +753 0x1010 //TX_PREEQ_BIN_MIC2_14 +754 0x0200 //TX_PREEQ_BIN_MIC2_15 +755 0x0000 //TX_PREEQ_BIN_MIC2_16 +756 0x0000 //TX_PREEQ_BIN_MIC2_17 +757 0x0000 //TX_PREEQ_BIN_MIC2_18 +758 0x0000 //TX_PREEQ_BIN_MIC2_19 +759 0x0000 //TX_PREEQ_BIN_MIC2_20 +760 0x0000 //TX_PREEQ_BIN_MIC2_21 +761 0x0000 //TX_PREEQ_BIN_MIC2_22 +762 0x0000 //TX_PREEQ_BIN_MIC2_23 +763 0x0006 //TX_MASKING_ABILITY +764 0x2000 //TX_NND_WEIGHT +765 0x0060 //TX_MIC_CALIBRATION_0 +766 0x0060 //TX_MIC_CALIBRATION_1 +767 0x0070 //TX_MIC_CALIBRATION_2 +768 0x0070 //TX_MIC_CALIBRATION_3 +769 0x0050 //TX_MIC_PWR_BIAS_0 +770 0x0040 //TX_MIC_PWR_BIAS_1 +771 0x0040 //TX_MIC_PWR_BIAS_2 +772 0x0040 //TX_MIC_PWR_BIAS_3 +773 0x0009 //TX_GAIN_LIMIT_0 +774 0x000F //TX_GAIN_LIMIT_1 +775 0x000F //TX_GAIN_LIMIT_2 +776 0x000F //TX_GAIN_LIMIT_3 +777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN +778 0x7FDE //TX_BVE_VAD0_ALPHAUP +779 0x7F3A //TX_BVE_VAD0_ALPHADOWN +780 0x2000 //TX_BVE_GAINWEIGHT_NOFEVADLI +781 0x7F5B //TX_BVE_FEVADLI_ALPHA +782 0x7F19 //TX_BVE_NOVAD0_ALPHAUP +783 0x1000 //TX_TDDRC_ALPHA_UP_01 +784 0x1000 //TX_TDDRC_ALPHA_UP_02 +785 0x1000 //TX_TDDRC_ALPHA_UP_03 +786 0x1000 //TX_TDDRC_ALPHA_UP_04 +787 0x7EB8 //TX_TDDRC_ALPHA_DWN_01 +788 0x7EB8 //TX_TDDRC_ALPHA_DWN_02 +789 0x7EB8 //TX_TDDRC_ALPHA_DWN_03 +790 0x7EB8 //TX_TDDRC_ALPHA_DWN_04 +791 0x7FFF //TX_TDDRC_TD_DRC_LIMIT +792 0x0800 //TX_TDDRC_POST_LIMIT_GAIN +793 0x0000 //TX_TDDRC_RESRV_0 +794 0x0000 //TX_TDDRC_RESRV_1 +795 0x0018 //TX_FDDRC_BAND_MARGIN_0 +796 0x0030 //TX_FDDRC_BAND_MARGIN_1 +797 0x0050 //TX_FDDRC_BAND_MARGIN_2 +798 0x0080 //TX_FDDRC_BAND_MARGIN_3 +799 0x0007 //TX_FDDRC_BLOCK_EXP +800 0x5000 //TX_FDDRC_THRD_2_0 +801 0x5000 //TX_FDDRC_THRD_2_1 +802 0x5000 //TX_FDDRC_THRD_2_2 +803 0x5000 //TX_FDDRC_THRD_2_3 +804 0x6400 //TX_FDDRC_THRD_3_0 +805 0x6400 //TX_FDDRC_THRD_3_1 +806 0x6400 //TX_FDDRC_THRD_3_2 +807 0x6400 //TX_FDDRC_THRD_3_3 +808 0x2000 //TX_FDDRC_SLANT_0_0 +809 0x2000 //TX_FDDRC_SLANT_0_1 +810 0x2000 //TX_FDDRC_SLANT_0_2 +811 0x2000 //TX_FDDRC_SLANT_0_3 +812 0x5333 //TX_FDDRC_SLANT_1_0 +813 0x5333 //TX_FDDRC_SLANT_1_1 +814 0x5333 //TX_FDDRC_SLANT_1_2 +815 0x5333 //TX_FDDRC_SLANT_1_3 +816 0x0010 //TX_DEADMIC_SILENCE_TH +817 0x0600 //TX_MIC_DEGRADE_TH +818 0x0078 //TX_DEADMIC_CNT +819 0x0078 //TX_MIC_DEGRADE_CNT +820 0x0000 //TX_FDDRC_RESRV_4 +821 0x0000 //TX_FDDRC_RESRV_5 +822 0x0000 //TX_FDDRC_RESRV_6 +823 0x7FFF //TX_KS_NOISEPASTE_FACTOR +824 0x0001 //TX_KS_CONFIG +825 0x7FFF //TX_KS_GAIN_MIN +826 0x0000 //TX_KS_RESRV_0 +827 0x0000 //TX_KS_RESRV_1 +828 0x0000 //TX_KS_RESRV_2 +829 0x7C00 //TX_LAMBDA_PKA_FP +830 0x2000 //TX_TPKA_FP +831 0x0080 //TX_MIN_G_FP +832 0x2000 //TX_MAX_G_FP +833 0x0FA0 //TX_FFP_FP_K_METAL +834 0x4000 //TX_A_POST_FLT_FP +835 0x0F5C //TX_RTO_OUTBEAM_TH +836 0x4CCD //TX_TPKA_FP_THD +837 0x0000 //TX_MAX_G_FP_BLK +838 0x0000 //TX_FFP_FADEIN +839 0x0000 //TX_FFP_FADEOUT +840 0x0000 //TX_WHISPERCTH +841 0x0000 //TX_WHISPERHOLDT +842 0x0000 //TX_WHISP_ENTHH +843 0x0000 //TX_WHISP_ENTHL +844 0x0000 //TX_WHISP_RTOTH +845 0x0000 //TX_WHISP_RTOTH2 +846 0x0096 //TX_MUTE_PERIOD +847 0x0000 //TX_FADE_IN_PERIOD +848 0x0100 //TX_FFP_RESRV_2 +849 0x0020 //TX_FFP_RESRV_3 +850 0x0000 //TX_FFP_RESRV_4 +851 0x0000 //TX_FFP_RESRV_5 +852 0x0000 //TX_FFP_RESRV_6 +853 0x0002 //TX_FILTINDX +854 0x0000 //TX_TDDRC_THRD_0 +855 0x0000 //TX_TDDRC_THRD_1 +856 0x1800 //TX_TDDRC_THRD_2 +857 0x1800 //TX_TDDRC_THRD_3 +858 0x3000 //TX_TDDRC_SLANT_0 +859 0x7E00 //TX_TDDRC_SLANT_1 +860 0x1000 //TX_TDDRC_ALPHA_UP_00 +861 0x7EB8 //TX_TDDRC_ALPHA_DWN_00 +862 0x0000 //TX_TDDRC_HMNC_FLAG +863 0x199A //TX_TDDRC_HMNC_GAIN +864 0x0000 //TX_TDDRC_SMT_FLAG +865 0x0CCD //TX_TDDRC_SMT_W +866 0x0504 //TX_TDDRC_DRC_GAIN +867 0x7FFF //TX_TDDRC_LMT_THRD +868 0x0000 //TX_TDDRC_LMT_ALPHA +869 0x0000 //TX_TFMASKLTH +870 0x0000 //TX_TFMASKLTHL +871 0x0CCD //TX_TFMASKHTH +872 0xECCD //TX_TFMASKLTH_BINVAD +873 0xFCCD //TX_TFMASKLTH_NS_EST +874 0xF800 //TX_TFMASKLTH_DOA +875 0x0CCD //TX_TFMASKTH_BLESSCUT +876 0x1000 //TX_B_LESSCUT_RTO_MASK +877 0x2000 //TX_SB_RHO_MEAN_TH_ABN +878 0x2000 //TX_B_POST_FLT_MASK +879 0x0000 //TX_B_POST_FLT_MASK1 +880 0x6333 //TX_GAIN_WIND_MASK +881 0x0000 //TX_TFMASK_BFSTRICT_MUSIC +882 0x0000 //TX_TFMASK_BFSTRICT_NOMUSIC +883 0x7333 //TX_FASTNS_OUTIN_TH +884 0x0CCD //TX_FASTNS_TFMASK_TH +885 0x0CCD //TX_FASTNS_TFMASKBIN_TH1 +886 0x0CCD //TX_FASTNS_TFMASKBIN_TH2 +887 0x0CCD //TX_FASTNS_TFMASKBIN_TH3 +888 0x0028 //TX_FASTNS_ARSPC_TH +889 0xC000 //TX_FASTNS_MASK5_TH +890 0x0810 //TX_POSTSSA_MIN_G_VR_MASK +891 0x1000 //TX_A_LESSCUT_RTO_MASK +892 0x1770 //TX_FASTNS_NOISETH +893 0xC000 //TX_FASTNS_SSA_THLFL +894 0xC000 //TX_FASTNS_SSA_THHFL +895 0xCCCC //TX_FASTNS_SSA_THLFH +896 0xD999 //TX_FASTNS_SSA_THHFH +897 0x2339 //TX_SENDFUNC_REG_MICMUTE +898 0x0021 //TX_SENDFUNC_REG_MICMUTE1 +899 0x02BC //TX_MICMUTE_RATIO_THR +900 0x0140 //TX_MICMUTE_AMP_THR +901 0x0004 //TX_MICMUTE_HPF_IND +902 0x00C0 //TX_MICMUTE_LOG_EYR_TH +903 0x0008 //TX_MICMUTE_CVG_TIME +904 0x0008 //TX_MICMUTE_RELEASE_TIME +905 0x01FE //TX_MIC_VOLUME_MIC0MUTE +906 0x0020 //TX_MICMUTE_EPD_OFFSET_0 +907 0x001E //TX_MICMUTE_FRQ_AEC_L +908 0x7999 //TX_MICMUTE_EAD_THR +909 0x7FFF //TX_MICMUTE_LAMBDA_CB_NLE +910 0x7FFF //TX_MICMUTE_LAMBDA_RE_EST +911 0x4000 //TX_DTD_THR1_MICMUTE_0 +912 0x7000 //TX_DTD_THR1_MICMUTE_1 +913 0x7FFF //TX_DTD_THR1_MICMUTE_2 +914 0x7FFF //TX_DTD_THR1_MICMUTE_3 +915 0x6CCC //TX_DTD_THR2_MICMUTE_0 +916 0x0400 //TX_MICMUTE_MIN_EQ_RE_EST_0 +917 0x0400 //TX_MICMUTE_MIN_EQ_RE_EST_1 +918 0x1000 //TX_MICMUTE_MIN_EQ_RE_EST_2 +919 0x7FFF //TX_MICMUTE_MIN_EQ_RE_EST_3 +920 0x7FFF //TX_MICMUTE_MIN_EQ_RE_EST_4 +921 0x4000 //TX_MICMUTE_C_POST_FLT +922 0x03E8 //TX_MICMUTE_DT_CUT_K +923 0x0001 //TX_MICMUTE_DT_CUT_THR +924 0x03E8 //TX_MICMUTE_DT_CUT_K2 +925 0x0001 //TX_MICMUTE_DT_CUT_THR2 +926 0x0064 //TX_MICMUTE_DT2_HOLD_N +927 0x1000 //TX_MICMUTE_RATIODTH_THCUT +928 0x1000 //TX_MICMUTE_B_POST_FLT_ECHOL +929 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOH +930 0x0400 //TX_MICMUTE_C_POST_FLT_MASK +931 0x7999 //TX_MICMUTE_RATIODTL_CUT_TH +932 0x0258 //TX_MICMUTE_DT_CUT_K1 +933 0x0800 //TX_MICMUTE_N2_SN_EST +934 0xFC00 //TX_MICMUTE_THR_SN_EST_0 +935 0x001C //TX_MICMUTE_MIN_G_CTRL_0 +936 0x6000 //TX_MICMUTE_A_POST_FILT_S_0 +937 0x7000 //TX_MICMUTE_B_POST_FILT_0 +938 0x2710 //TX_MIC1RUB_AMP_THR +939 0x0010 //TX_MIC1MUTE_RATIO_THR +940 0x0450 //TX_MIC1MUTE_AMP_THR +941 0x0008 //TX_MIC1MUTE_CVG_TIME +942 0x0008 //TX_MIC1MUTE_RELEASE_TIME +943 0x0000 //TX_AMS_RESRV_01 +944 0x0000 //TX_AMS_RESRV_02 +945 0x0000 //TX_AMS_RESRV_03 +946 0x0000 //TX_AMS_RESRV_04 +947 0x0000 //TX_AMS_RESRV_05 +948 0x0000 //TX_AMS_RESRV_06 +949 0x0000 //TX_AMS_RESRV_07 +950 0x0000 //TX_AMS_RESRV_08 +951 0x0000 //TX_AMS_RESRV_09 +952 0x0000 //TX_AMS_RESRV_10 +953 0x0000 //TX_AMS_RESRV_11 +954 0x0000 //TX_AMS_RESRV_12 +955 0x0000 //TX_AMS_RESRV_13 +956 0x0000 //TX_AMS_RESRV_14 +957 0x0000 //TX_AMS_RESRV_15 +958 0x0000 //TX_AMS_RESRV_16 +959 0x0000 //TX_AMS_RESRV_17 +960 0x0000 //TX_AMS_RESRV_18 +961 0x0000 //TX_AMS_RESRV_19 +#RX +0 0x000C //RX_RECVFUNC_MODE_0 +1 0x0000 //RX_RECVFUNC_MODE_1 +2 0x0004 //RX_SAMPLINGFREQ_SIG +3 0x0004 //RX_SAMPLINGFREQ_PROC +4 0x000A //RX_FRAME_SZ +5 0x0000 //RX_DELAY_OPT +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +10 0x0800 //RX_PGA +11 0x7FFF //RX_A_HP +12 0x4000 //RX_B_PE +13 0x5800 //RX_THR_PITCH_DET_0 +14 0x5000 //RX_THR_PITCH_DET_1 +15 0x4000 //RX_THR_PITCH_DET_2 +16 0x0008 //RX_PITCH_BFR_LEN +17 0x0003 //RX_SBD_PITCH_DET +18 0x0100 //RX_PP_RESRV_0 +19 0x0020 //RX_PP_RESRV_1 +20 0x0600 //RX_N_SN_EST +21 0x000C //RX_N2_SN_EST +22 0x000F //RX_NS_LVL_CTRL +23 0xF800 //RX_THR_SN_EST +24 0x7E00 //RX_LAMBDA_PFILT +25 0x000A //RX_FENS_RESRV_0 +26 0x0190 //RX_FENS_RESRV_1 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +30 0x0002 //RX_EXTRA_NS_L +31 0x0800 //RX_EXTRA_NS_A +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +35 0x199A //RX_A_POST_FLT +36 0x0000 //RX_LMT_THRD +37 0x4000 //RX_LMT_ALPHA +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +111 0x0002 //RX_FILTINDX +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +125 0x7C00 //RX_LAMBDA_PKA_FP +126 0x2000 //RX_TPKA_FP +127 0x2000 //RX_MIN_G_FP +128 0x0080 //RX_MAX_G_FP +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +131 0x0000 //RX_MAXLEVEL_CNG +132 0x3000 //RX_BWE_UV_TH +133 0x3000 //RX_BWE_UV_TH2 +134 0x1800 //RX_BWE_UV_TH3 +135 0x1000 //RX_BWE_V_TH +136 0x04CD //RX_BWE_GAIN1_V_TH1 +137 0x0F33 //RX_BWE_GAIN1_V_TH2 +138 0x7333 //RX_BWE_UV_EQ +139 0x199A //RX_BWE_V_EQ +140 0x7333 //RX_BWE_TONE_TH +141 0x0004 //RX_BWE_UV_HOLD_T +142 0x6CCD //RX_BWE_GAIN2_ALPHA +143 0x799A //RX_BWE_GAIN3_ALPHA +144 0x001E //RX_BWE_CUTOFF +145 0x3000 //RX_BWE_GAINFILL +146 0x3200 //RX_BWE_MAXTH_TONE +147 0x2000 //RX_BWE_EQ_0 +148 0x2000 //RX_BWE_EQ_1 +149 0x2000 //RX_BWE_EQ_2 +150 0x2000 //RX_BWE_EQ_3 +151 0x2000 //RX_BWE_EQ_4 +152 0x2000 //RX_BWE_EQ_5 +153 0x2000 //RX_BWE_EQ_6 +154 0x0000 //RX_BWE_RESRV_0 +155 0x0000 //RX_BWE_RESRV_1 +156 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#RX 2 +157 0x000C //RX_RECVFUNC_MODE_0 +158 0x0000 //RX_RECVFUNC_MODE_1 +159 0x0004 //RX_SAMPLINGFREQ_SIG +160 0x0004 //RX_SAMPLINGFREQ_PROC +161 0x000A //RX_FRAME_SZ +162 0x0000 //RX_DELAY_OPT +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +167 0x0800 //RX_PGA +168 0x7FFF //RX_A_HP +169 0x4000 //RX_B_PE +170 0x5800 //RX_THR_PITCH_DET_0 +171 0x5000 //RX_THR_PITCH_DET_1 +172 0x4000 //RX_THR_PITCH_DET_2 +173 0x0008 //RX_PITCH_BFR_LEN +174 0x0003 //RX_SBD_PITCH_DET +175 0x0100 //RX_PP_RESRV_0 +176 0x0020 //RX_PP_RESRV_1 +177 0x0600 //RX_N_SN_EST +178 0x000C //RX_N2_SN_EST +179 0x000F //RX_NS_LVL_CTRL +180 0xF800 //RX_THR_SN_EST +181 0x7E00 //RX_LAMBDA_PFILT +182 0x000A //RX_FENS_RESRV_0 +183 0x0190 //RX_FENS_RESRV_1 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +187 0x0002 //RX_EXTRA_NS_L +188 0x0800 //RX_EXTRA_NS_A +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +192 0x199A //RX_A_POST_FLT +193 0x0000 //RX_LMT_THRD +194 0x4000 //RX_LMT_ALPHA +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +268 0x0002 //RX_FILTINDX +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +282 0x7C00 //RX_LAMBDA_PKA_FP +283 0x2000 //RX_TPKA_FP +284 0x2000 //RX_MIN_G_FP +285 0x0080 //RX_MAX_G_FP +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +288 0x0000 //RX_MAXLEVEL_CNG +289 0x3000 //RX_BWE_UV_TH +290 0x3000 //RX_BWE_UV_TH2 +291 0x1800 //RX_BWE_UV_TH3 +292 0x1000 //RX_BWE_V_TH +293 0x04CD //RX_BWE_GAIN1_V_TH1 +294 0x0F33 //RX_BWE_GAIN1_V_TH2 +295 0x7333 //RX_BWE_UV_EQ +296 0x199A //RX_BWE_V_EQ +297 0x7333 //RX_BWE_TONE_TH +298 0x0004 //RX_BWE_UV_HOLD_T +299 0x6CCD //RX_BWE_GAIN2_ALPHA +300 0x799A //RX_BWE_GAIN3_ALPHA +301 0x001E //RX_BWE_CUTOFF +302 0x3000 //RX_BWE_GAINFILL +303 0x3200 //RX_BWE_MAXTH_TONE +304 0x2000 //RX_BWE_EQ_0 +305 0x2000 //RX_BWE_EQ_1 +306 0x2000 //RX_BWE_EQ_2 +307 0x2000 //RX_BWE_EQ_3 +308 0x2000 //RX_BWE_EQ_4 +309 0x2000 //RX_BWE_EQ_5 +310 0x2000 //RX_BWE_EQ_6 +311 0x0000 //RX_BWE_RESRV_0 +312 0x0000 //RX_BWE_RESRV_1 +313 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 + +#CASE_NAME HANDSET-HANDSET-TMOBILE_US-NB +#PARAM_MODE FULL +#PARAM_TYPE TX+2RX +#TOTAL_CUSTOM_STEP 7+7 +#TX +0 0x0000 //TX_OPERATION_MODE_0 +1 0x0000 //TX_OPERATION_MODE_1 +2 0x0076 //TX_PATCH_REG +3 0x6F7F //TX_SENDFUNC_MODE_0 +4 0x0000 //TX_SENDFUNC_MODE_1 +5 0x0002 //TX_NUM_MIC +6 0x0000 //TX_SAMPLINGFREQ_SIG +7 0x0000 //TX_SAMPLINGFREQ_PROC +8 0x000A //TX_FRAME_SZ_SIG +9 0x000A //TX_FRAME_SZ +10 0x0000 //TX_DELAY_OPT +11 0x0028 //TX_MAX_TAIL_LENGTH +12 0x0001 //TX_NUM_LOUTCHN +13 0x0001 //TX_MAXNUM_AECREF +14 0x0000 //TX_DBG_FUNC_REG +15 0x0000 //TX_DBG_FUNC_REG1 +16 0x0000 //TX_SYS_RESRV_0 +17 0x0000 //TX_SYS_RESRV_1 +18 0x0000 //TX_SYS_RESRV_2 +19 0x0000 //TX_SYS_RESRV_3 +20 0x0000 //TX_DIST2REF0 +21 0x009C //TX_DIST2REF1 +22 0x0000 //TX_DIST2REF_02 +23 0x0000 //TX_DIST2REF_03 +24 0x0000 //TX_DIST2REF_04 +25 0x0000 //TX_DIST2REF_05 +26 0x0000 //TX_MMIC +27 0x1000 //TX_PGA_0 +28 0x1000 //TX_PGA_1 +29 0x1000 //TX_PGA_2 +30 0x0000 //TX_PGA_3 +31 0x0000 //TX_PGA_4 +32 0x0000 //TX_PGA_5 +33 0x0000 //TX_MIC_PAIRS +34 0x0000 //TX_MIC_PAIRS_HS +35 0x0002 //TX_MICS_FOR_BF +36 0x0000 //TX_MIC_PAIRS_FORL1 +37 0x0002 //TX_MICS_OF_PAIR0 +38 0x0002 //TX_MICS_OF_PAIR1 +39 0x0002 //TX_MICS_OF_PAIR2 +40 0x0002 //TX_MICS_OF_PAIR3 +41 0x0000 //TX_MIC_DATA_SRC0 +42 0x0002 //TX_MIC_DATA_SRC1 +43 0x0001 //TX_MIC_DATA_SRC2 +44 0x0000 //TX_MIC_DATA_SRC3 +45 0x0000 //TX_MIC_PAIR_CH_04 +46 0x0000 //TX_MIC_PAIR_CH_05 +47 0x0000 //TX_MIC_PAIR_CH_10 +48 0x0000 //TX_MIC_PAIR_CH_11 +49 0x0000 //TX_MIC_PAIR_CH_12 +50 0x0000 //TX_MIC_PAIR_CH_13 +51 0x0000 //TX_MIC_PAIR_CH_14 +52 0x05DC //TX_HD_BIN_MASK +53 0x0010 //TX_HD_SUBAND_MASK +54 0x19A1 //TX_HD_FRAME_AVG_MASK +55 0x0320 //TX_HD_MIN_FRQ +56 0x1000 //TX_HD_ALPHA_PSD +57 0x1100 //TX_T_PHPR1 +58 0x0000 //TX_T_PHPR2 +59 0x0000 //TX_T_PTPR +60 0x0000 //TX_T_PNPR +61 0x0000 //TX_T_PAPR1 +62 0xEE6C //TX_T_PSDVAT +63 0x0800 //TX_CNT +64 0x4000 //TX_ANTI_HOWL_GAIN +65 0x0001 //TX_MICFORBFMARK_0 +66 0x0001 //TX_MICFORBFMARK_1 +67 0x0001 //TX_MICFORBFMARK_2 +68 0x0001 //TX_MICFORBFMARK_3 +69 0x0001 //TX_MICFORBFMARK_4 +70 0x0001 //TX_MICFORBFMARK_5 +71 0x0000 //TX_DIST2REF_10 +72 0x3A66 //TX_DIST2REF_11 +73 0x0000 //TX_DIST2REF2 +74 0x0000 //TX_DIST2REF_13 +75 0x0000 //TX_DIST2REF_14 +76 0x0000 //TX_DIST2REF_15 +77 0x0000 //TX_DIST2REF_20 +78 0x0000 //TX_DIST2REF_21 +79 0x0000 //TX_DIST2REF_22 +80 0x0000 //TX_DIST2REF_23 +81 0x0000 //TX_DIST2REF_24 +82 0x0000 //TX_DIST2REF_25 +83 0x0000 //TX_DIST2REF_30 +84 0x0000 //TX_DIST2REF_31 +85 0x0000 //TX_DIST2REF_32 +86 0x0000 //TX_DIST2REF_33 +87 0x0000 //TX_DIST2REF_34 +88 0x0000 //TX_DIST2REF_35 +89 0x0000 //TX_MIC_LOC_00 +90 0x0000 //TX_MIC_LOC_01 +91 0x0000 //TX_MIC_LOC_02 +92 0x0000 //TX_MIC_LOC_03 +93 0x0000 //TX_MIC_LOC_04 +94 0x0000 //TX_MIC_LOC_05 +95 0x0000 //TX_MIC_LOC_10 +96 0x0000 //TX_MIC_LOC_11 +97 0x0000 //TX_MIC_LOC_12 +98 0x0000 //TX_MIC_LOC_13 +99 0x0000 //TX_MIC_LOC_14 +100 0x0000 //TX_MIC_LOC_15 +101 0x0000 //TX_MIC_LOC_20 +102 0x0000 //TX_MIC_LOC_21 +103 0x0000 //TX_MIC_LOC_22 +104 0x0000 //TX_MIC_LOC_23 +105 0x0000 //TX_MIC_LOC_24 +106 0x0000 //TX_MIC_LOC_25 +107 0x0200 //TX_MIC_REFBLK_VOLUME +108 0x0AAC //TX_MIC_BLOCK_VOLUME +109 0x0000 //TX_INVERSE_MASK +110 0x0000 //TX_ADCS_MASK +111 0x04D0 //TX_ADCS_GAIN +112 0x4000 //TX_NFC_GAINFAC +113 0x0000 //TX_MAINMIC_BLKFACTOR +114 0x0000 //TX_REFMIC_BLKFACTOR +115 0x0000 //TX_BLMIC_BLKFACTOR +116 0x0000 //TX_BRMIC_BLKFACTOR +117 0x0031 //TX_MICBLK_START_BIN +118 0x0060 //TX_MICBLK_END_BIN +119 0x0015 //TX_MICBLK_FE_HOLD +120 0xFFF2 //TX_MICBLK_MR_EXP_TH +121 0xFFF2 //TX_MICBLK_LR_EXP_TH +122 0x0000 //TX_FENE_HOLD +123 0x4000 //TX_FE_ENER_TH_MTS +124 0x0004 //TX_FE_ENER_TH_EXP +125 0x6000 //TX_C_POST_FLT_MIC_MAINBLK +126 0x6000 //TX_C_POST_FLT_MIC_REFBLK +127 0x0010 //TX_MIC_BLOCK_N +128 0x7646 //TX_A_HP +129 0x4000 //TX_B_PE +130 0x1800 //TX_THR_PITCH_DET_0 +131 0x1000 //TX_THR_PITCH_DET_1 +132 0x0800 //TX_THR_PITCH_DET_2 +133 0x0008 //TX_PITCH_BFR_LEN +134 0x0003 //TX_SBD_PITCH_DET +135 0x0050 //TX_TD_AEC_L +136 0x4000 //TX_MU0_UNP_TD_AEC +137 0x1000 //TX_MU0_PTD_TD_AEC +138 0x0000 //TX_PP_RESRV_0 +139 0x2A94 //TX_PP_RESRV_1 +140 0x55F0 //TX_PP_RESRV_2 +141 0x0000 //TX_PP_RESRV_3 +142 0x0000 //TX_PP_RESRV_4 +143 0x0000 //TX_PP_RESRV_5 +144 0x0000 //TX_PP_RESRV_6 +145 0x0000 //TX_PP_RESRV_7 +146 0x0028 //TX_TAIL_LENGTH +147 0x0800 //TX_AEC_REF_GAIN_0 +148 0x0800 //TX_AEC_REF_GAIN_1 +149 0x0800 //TX_AEC_REF_GAIN_2 +150 0x6000 //TX_EAD_THR +151 0x2000 //TX_THR_RE_EST +152 0x0100 //TX_MIN_EQ_RE_EST_0 +153 0x0100 //TX_MIN_EQ_RE_EST_1 +154 0x0100 //TX_MIN_EQ_RE_EST_2 +155 0x0200 //TX_MIN_EQ_RE_EST_3 +156 0x0200 //TX_MIN_EQ_RE_EST_4 +157 0x0200 //TX_MIN_EQ_RE_EST_5 +158 0x0200 //TX_MIN_EQ_RE_EST_6 +159 0x0200 //TX_MIN_EQ_RE_EST_7 +160 0x1000 //TX_MIN_EQ_RE_EST_8 +161 0x1000 //TX_MIN_EQ_RE_EST_9 +162 0x1000 //TX_MIN_EQ_RE_EST_10 +163 0x0400 //TX_MIN_EQ_RE_EST_11 +164 0x1000 //TX_MIN_EQ_RE_EST_12 +165 0x3000 //TX_LAMBDA_RE_EST +166 0x1000 //TX_LAMBDA_CB_NLE +167 0x0400 //TX_C_POST_FLT +168 0x4000 //TX_GAIN_NP +169 0x003C //TX_SE_HOLD_N +170 0x0046 //TX_DT_HOLD_N +171 0x03E8 //TX_DT2_HOLD_N +172 0x6666 //TX_AEC_RESRV_0 +173 0x0000 //TX_AEC_RESRV_1 +174 0x0014 //TX_AEC_RESRV_2 +175 0x0000 //TX_MIC_DELAY_LENGTH +176 0x0000 //TX_REF_DELAY_LENGTH +177 0x0000 //TX_ADD_LINEIN_GAINL +178 0x0000 //TX_ADD_LINEIN_GAINH +179 0x0000 //TX_MIN_EQ_RE_EST_14 +180 0x0000 //TX_DTD_THR1_8 +181 0x7FFF //TX_DTD_THR2_8 +182 0x0000 //TX_DTD_MIC_BLK2 +183 0x0008 //TX_FRQ_LIN_LEN +184 0x7FFF //TX_FRQ_AEC_LEN_RHO +185 0x6000 //TX_MU0_UNP_FRQ_AEC +186 0x4000 //TX_MU0_PTD_FRQ_AEC +187 0x000A //TX_MINENOISETH +188 0x0800 //TX_MU0_RE_EST +189 0x0001 //TX_AEC_NUM_CH +190 0x0000 //TX_BIGECHOATTENUATION_MAX +191 0x2000 //TX_A_POST_FLT_MICBLK +192 0x0000 //TX_BLKENERTH +193 0x0000 //TX_BLKENERHIGHTH +194 0x0000 //TX_NORMENERTH +195 0x0000 //TX_NORMENERHIGHTH +196 0x0000 //TX_NORMENERHIGHTHL +197 0x7B00 //TX_DTD_THR1_0 +198 0x7B00 //TX_DTD_THR1_1 +199 0x7B00 //TX_DTD_THR1_2 +200 0x7B00 //TX_DTD_THR1_3 +201 0x7B00 //TX_DTD_THR1_4 +202 0x7B00 //TX_DTD_THR1_5 +203 0x7B00 //TX_DTD_THR1_6 +204 0x1000 //TX_DTD_THR2_0 +205 0x1000 //TX_DTD_THR2_1 +206 0x1000 //TX_DTD_THR2_2 +207 0x1000 //TX_DTD_THR2_3 +208 0x1000 //TX_DTD_THR2_4 +209 0x1000 //TX_DTD_THR2_5 +210 0x1000 //TX_DTD_THR2_6 +211 0x7FFF //TX_DTD_THR3 +212 0x0000 //TX_SPK_CUT_K +213 0x0FA0 //TX_DT_CUT_K +214 0x0100 //TX_DT_CUT_THR +215 0x04EB //TX_COMFORT_G +216 0x01F4 //TX_POWER_YOUT_TH +217 0x4000 //TX_FDPFGAINECHO +218 0x0000 //TX_DTD_HD_THR +219 0x0000 //TX_SPK_CUT_K_S +220 0x0000 //TX_DTD_MIC_BLK +221 0x0400 //TX_ADPT_STRICT_L +222 0x0200 //TX_ADPT_STRICT_H +223 0x0000 //TX_RATIO_DT_L_TH_LOW +224 0x0000 //TX_RATIO_DT_H_TH_LOW +225 0x0000 //TX_RATIO_DT_L_TH_HIGH +226 0x0000 //TX_RATIO_DT_H_TH_HIGH +227 0x0000 //TX_RATIO_DT_L0_TH +228 0x2000 //TX_B_POST_FILT_ECHO_L +229 0x2000 //TX_B_POST_FILT_ECHO_H +230 0x0200 //TX_MIN_G_CTRL_ECHO +231 0x7FFF //TX_B_LESSCUT_RTO_ECHO +232 0x0000 //TX_EPD_OFFSET_00 +233 0x0000 //TX_EPD_OFFST_01 +234 0x0000 //TX_RATIO_DT_L0_TH_HIGH +235 0x3A98 //TX_RATIO_DT_H_TH_CUT +236 0x7FFF //TX_MIN_EQ_RE_EST_13 +237 0x0000 //TX_DTD_THR1_7 +238 0x0000 //TX_DTD_THR2_7 +239 0x0800 //TX_DT_RESRV_7 +240 0x0800 //TX_DT_RESRV_8 +241 0x0000 //TX_DT_RESRV_9 +242 0xF800 //TX_THR_SN_EST_0 +243 0xF800 //TX_THR_SN_EST_1 +244 0xFA00 //TX_THR_SN_EST_2 +245 0xF900 //TX_THR_SN_EST_3 +246 0xF900 //TX_THR_SN_EST_4 +247 0xFA00 //TX_THR_SN_EST_5 +248 0xF800 //TX_THR_SN_EST_6 +249 0xF700 //TX_THR_SN_EST_7 +250 0x0000 //TX_DELTA_THR_SN_EST_0 +251 0x0100 //TX_DELTA_THR_SN_EST_1 +252 0x0200 //TX_DELTA_THR_SN_EST_2 +253 0x01A0 //TX_DELTA_THR_SN_EST_3 +254 0x0100 //TX_DELTA_THR_SN_EST_4 +255 0x0000 //TX_DELTA_THR_SN_EST_5 +256 0x01A0 //TX_DELTA_THR_SN_EST_6 +257 0x0200 //TX_DELTA_THR_SN_EST_7 +258 0x4000 //TX_LAMBDA_NN_EST_0 +259 0x3000 //TX_LAMBDA_NN_EST_1 +260 0x4000 //TX_LAMBDA_NN_EST_2 +261 0x3000 //TX_LAMBDA_NN_EST_3 +262 0x3000 //TX_LAMBDA_NN_EST_4 +263 0x4000 //TX_LAMBDA_NN_EST_5 +264 0x4000 //TX_LAMBDA_NN_EST_6 +265 0x4000 //TX_LAMBDA_NN_EST_7 +266 0x0400 //TX_N_SN_EST +267 0x001E //TX_INBEAM_T +268 0x0041 //TX_INBEAMHOLDT +269 0x2000 //TX_G_STRICT +270 0x0000 //TX_EQ_THR_BF +271 0x799A //TX_LAMBDA_EQ_BF +272 0x3000 //TX_NE_RTO_TH +273 0x1000 //TX_NE_RTO_TH_L +274 0x3000 //TX_MAINREFRTOH_TH_H +275 0x1000 //TX_MAINREFRTOH_TH_L +276 0x3000 //TX_MAINREFRTO_TH_H +277 0x1000 //TX_MAINREFRTO_TH_L +278 0x0200 //TX_MAINREFRTO_TH_EQ +279 0x4000 //TX_B_POST_FLT_0 +280 0x4000 //TX_B_POST_FLT_1 +281 0x0014 //TX_NS_LVL_CTRL_0 +282 0x0019 //TX_NS_LVL_CTRL_1 +283 0x001B //TX_NS_LVL_CTRL_2 +284 0x0017 //TX_NS_LVL_CTRL_3 +285 0x0019 //TX_NS_LVL_CTRL_4 +286 0x0014 //TX_NS_LVL_CTRL_5 +287 0x001B //TX_NS_LVL_CTRL_6 +288 0x0010 //TX_NS_LVL_CTRL_7 +289 0x0010 //TX_MIN_GAIN_S_0 +290 0x000C //TX_MIN_GAIN_S_1 +291 0x0010 //TX_MIN_GAIN_S_2 +292 0x0010 //TX_MIN_GAIN_S_3 +293 0x000C //TX_MIN_GAIN_S_4 +294 0x0014 //TX_MIN_GAIN_S_5 +295 0x000C //TX_MIN_GAIN_S_6 +296 0x0014 //TX_MIN_GAIN_S_7 +297 0x5000 //TX_NMOS_SUP +298 0x0000 //TX_NS_MAX_PRI_SNR_TH +299 0x0000 //TX_NMOS_SUP_MENSA +300 0x4000 //TX_SNRI_SUP_0 +301 0x4000 //TX_SNRI_SUP_1 +302 0x4000 //TX_SNRI_SUP_2 +303 0x4000 //TX_SNRI_SUP_3 +304 0x4000 //TX_SNRI_SUP_4 +305 0x7FFF //TX_SNRI_SUP_5 +306 0x4000 //TX_SNRI_SUP_6 +307 0x3000 //TX_SNRI_SUP_7 +308 0x3000 //TX_THR_LFNS +309 0x001A //TX_G_LFNS +310 0x09C4 //TX_GAIN0_NTH +311 0x000A //TX_MUSIC_MORENS +312 0x7FFF //TX_A_POST_FILT_0 +313 0x2000 //TX_A_POST_FILT_1 +314 0x2000 //TX_A_POST_FILT_S_0 +315 0x2000 //TX_A_POST_FILT_S_1 +316 0x1000 //TX_A_POST_FILT_S_2 +317 0x2000 //TX_A_POST_FILT_S_3 +318 0x6000 //TX_A_POST_FILT_S_4 +319 0x2000 //TX_A_POST_FILT_S_5 +320 0x7000 //TX_A_POST_FILT_S_6 +321 0x7000 //TX_A_POST_FILT_S_7 +322 0x4000 //TX_B_POST_FILT_0 +323 0x2000 //TX_B_POST_FILT_1 +324 0x5000 //TX_B_POST_FILT_2 +325 0x4000 //TX_B_POST_FILT_3 +326 0x4000 //TX_B_POST_FILT_4 +327 0x4000 //TX_B_POST_FILT_5 +328 0x4000 //TX_B_POST_FILT_6 +329 0x2000 //TX_B_POST_FILT_7 +330 0x7FFF //TX_B_LESSCUT_RTO_S_0 +331 0x1000 //TX_B_LESSCUT_RTO_S_1 +332 0x1000 //TX_B_LESSCUT_RTO_S_2 +333 0x1000 //TX_B_LESSCUT_RTO_S_3 +334 0x1000 //TX_B_LESSCUT_RTO_S_4 +335 0x1000 //TX_B_LESSCUT_RTO_S_5 +336 0x1000 //TX_B_LESSCUT_RTO_S_6 +337 0x1000 //TX_B_LESSCUT_RTO_S_7 +338 0x7E14 //TX_LAMBDA_PFILT +339 0x7C29 //TX_LAMBDA_PFILT_S_0 +340 0x7200 //TX_LAMBDA_PFILT_S_1 +341 0x7800 //TX_LAMBDA_PFILT_S_2 +342 0x7400 //TX_LAMBDA_PFILT_S_3 +343 0x7200 //TX_LAMBDA_PFILT_S_4 +344 0x7C29 //TX_LAMBDA_PFILT_S_5 +345 0x7C29 //TX_LAMBDA_PFILT_S_6 +346 0x7C29 //TX_LAMBDA_PFILT_S_7 +347 0x0200 //TX_K_PEPPER +348 0x0800 //TX_A_PEPPER +349 0x0C80 //TX_K_PEPPER_HF +350 0x0400 //TX_A_PEPPER_HF +351 0x0001 //TX_HMNC_BST_FLG +352 0x4000 //TX_HMNC_BST_THR +353 0x0800 //TX_DT_BINVAD_TH_0 +354 0x0800 //TX_DT_BINVAD_TH_1 +355 0x0800 //TX_DT_BINVAD_TH_2 +356 0x0800 //TX_DT_BINVAD_TH_3 +357 0x0000 //TX_DT_BINVAD_ENDF +358 0x1000 //TX_C_POST_FLT_DT +359 0x7FFF //TX_NS_B_POST_FLT_LESSCUT +360 0x0100 //TX_DT_BOOST +361 0x0000 //TX_BF_SGRAD_FLG +362 0x0005 //TX_BF_DVG_TH +363 0x001E //TX_SN_C_F +364 0x0000 //TX_K_APT +365 0x0001 //TX_NOISEDET +366 0x0190 //TX_NDETCT +367 0x0004 //TX_NOISE_TH_0 +368 0x1B58 //TX_NOISE_TH_0_2 +369 0x2134 //TX_NOISE_TH_0_3 +370 0x0320 //TX_NOISE_TH_1 +371 0x022C //TX_NOISE_TH_2 +372 0x2260 //TX_NOISE_TH_3 +373 0x6B6C //TX_NOISE_TH_4 +374 0x7FFF //TX_NOISE_TH_5 +375 0x7FFF //TX_NOISE_TH_5_2 +376 0x0000 //TX_NOISE_TH_5_3 +377 0x0000 //TX_NOISE_TH_5_4 +378 0x07D0 //TX_NOISE_TH_6 +379 0x0004 //TX_MINENOISE_TH +380 0xD508 //TX_MORENS_TFMASK_TH +381 0x0001 //TX_DRC_QUIET_FLOOR +382 0x6D60 //TX_RATIODTL_CUT_TH +383 0x0DAC //TX_DT_CUT_K1 +384 0x00A5 //TX_OUT_ENER_S_TH_CLEAN +385 0x00A5 //TX_OUT_ENER_S_TH_LESSCLEAN +386 0x00A5 //TX_OUT_ENER_S_TH_NOISY +387 0x0029 //TX_OUT_ENER_TH_NOISE +388 0x00CE //TX_OUT_ENER_TH_SPEECH +389 0x2000 //TX_SN_NPB_GAIN +390 0x0000 //TX_NN_NPB_GAIN +391 0x3000 //TX_POST_MASK_SUP_HSNE +392 0x07D0 //TX_TAIL_DET_TH +393 0x4000 //TX_B_LESSCUT_RTO_WTA +394 0x0000 //TX_MEL_G_R +395 0x0080 //TX_SUPHIGH_TH +396 0x0000 //TX_MASK_G_R +397 0x0002 //TX_EXTRA_NS_L +398 0x1800 //TX_C_POST_FLT_MASK +399 0x7FFF //TX_A_POST_FLT_WNS +400 0x0148 //TX_MIN_G_LOW300HZ +401 0x0001 //TX_MAXLEVEL_CNG +402 0x00B4 //TX_STN_NOISE_TH +403 0x4000 //TX_POST_MASK_SUP +404 0x7FFF //TX_POST_MASK_ADJUST +405 0x000A //TX_NS_ENOISE_MIC0_TH +406 0x0004 //TX_MINENOISE_MIC0_TH +407 0x0014 //TX_MINENOISE_MIC0_S_TH +408 0x4900 //TX_MIN_G_CTRL_SSNS +409 0x0400 //TX_METAL_RTO_THR +410 0x0FA0 //TX_NS_FP_K_METAL +411 0x3A98 //TX_NOISEDET_BOOST_TH +412 0x0FA0 //TX_NSMOOTH_TH +413 0x0000 //TX_NS_RESRV_8 +414 0x1800 //TX_RHO_UPB +415 0x2328 //TX_N_HOLD_HS +416 0x006E //TX_N_RHO_BFR0 +417 0x7FFF //TX_LAMBDA_ARSP_EST +418 0x0100 //TX_EXTRA_GAIN_MICBLOCK +419 0x0333 //TX_THR_STD_NSR +420 0x019A //TX_THR_STD_PLH +421 0x03E8 //TX_N_HOLD_STD +422 0x0066 //TX_THR_STD_RHO +423 0x4000 //TX_BF_RESET_THR_HS +424 0x0CCD //TX_SB_RTO_MEAN_TH +425 0x0280 //TX_SB_RHO_MEAN_TH_NTALK +426 0x3800 //TX_SB_RTO_MEAN_TH_ABN +427 0x2EE0 //TX_SB_RTO_MEAN_TH_RUB +428 0x0100 //TX_WTA_EN_RTO_TH +429 0x1400 //TX_TOP_ENER_TH_F +430 0x0100 //TX_DESIRED_TALK_HOLDT +431 0x0800 //TX_MIC_BLOCK_FACTOR +432 0x0000 //TX_NSEST_BFRLRNRDC +433 0x0000 //TX_THR_POST_FLT_HS +434 0x0010 //TX_HS_VAD_BIN +435 0x2666 //TX_THR_VAD_HS +436 0x2CCD //TX_MEAN_RTO_MIN_TH2 +437 0x0032 //TX_SILENCE_T +438 0x0000 //TX_A_POST_FLT_WTA +439 0x799A //TX_LAMBDA_PFLT_WTA +440 0x099A //TX_SB_RHO_MEAN2_TH +441 0x0666 //TX_SB_RHO_MEAN3_TH +442 0x0000 //TX_HS_RESRV_4 +443 0x0000 //TX_HS_RESRV_5 +444 0x003C //TX_DOA_VAD_THR_1 +445 0x003C //TX_DOA_VAD_THR_2 +446 0x0028 //TX_DOA_VAD_THR1_0 +447 0x0028 //TX_DOA_VAD_THR1_1 +448 0x0000 //TX_SRC_DOA_RNG_LOW_0A +449 0x00B4 //TX_SRC_DOA_RNG_HIGH_0A +450 0x005A //TX_DFLT_SRC_DOA_0A +451 0x0000 //TX_SRC_DOA_RNG_LOW_0B +452 0x0000 //TX_SRC_DOA_RNG_HIGH_0B +453 0x0000 //TX_DFLT_SRC_DOA_0B +454 0x0000 //TX_SRC_DOA_RNG_LOW_0C +455 0x0000 //TX_SRC_DOA_RNG_HIGH_0C +456 0x0000 //TX_DFLT_SRC_DOA_0C +457 0x0000 //TX_SRC_DOA_RNG_LOW_0D +458 0x0000 //TX_SRC_DOA_RNG_HIGH_0D +459 0x0000 //TX_DFLT_SRC_DOA_0D +460 0x0000 //TX_SRC_DOA_RNG_LOW_1A +461 0x00B4 //TX_SRC_DOA_RNG_HIGH_1A +462 0x005A //TX_DFLT_SRC_DOA_1A +463 0x0000 //TX_SRC_DOA_RNG_LOW_1B +464 0x00B4 //TX_SRC_DOA_RNG_HIGH_1B +465 0x005A //TX_DFLT_SRC_DOA_1B +466 0x0000 //TX_SRC_DOA_RNG_LOW_1C +467 0x00B4 //TX_SRC_DOA_RNG_HIGH_1C +468 0x005A //TX_DFLT_SRC_DOA_1C +469 0x0000 //TX_SRC_DOA_RNG_LOW_1D +470 0x00B4 //TX_SRC_DOA_RNG_HIGH_1D +471 0x005A //TX_DFLT_SRC_DOA_1D +472 0x0100 //TX_BF_HOLDOFF_T +473 0x7FFF //TX_DOA_COST_FACTOR +474 0x0D9A //TX_MAINTOREFR_TH0 +475 0x071C //TX_DOA_TRK_THR +476 0x012C //TX_DOA_TRACK_HT +477 0x0200 //TX_N1_HOLD_HF +478 0x0100 //TX_N2_HOLD_HF +479 0x2A3D //TX_BF_RESET_THR_HF +480 0x7333 //TX_DOA_SMOOTH +481 0x0800 //TX_MU_BF +482 0x0800 //TX_BF_MU_LF_B2 +483 0x0040 //TX_BF_FC_END_BIN_B2 +484 0x0020 //TX_BF_FC_END_BIN +485 0x0000 //TX_HF_RESRV_25 +486 0x0000 //TX_HF_RESRV_26 +487 0x0007 //TX_N_DOA_SEED +488 0x0001 //TX_FINE_DOA_SEARCH_FLG +489 0x0000 //TX_HF_RESRV_27 +490 0x038E //TX_DLT_SRC_DOA_RNG +491 0x0200 //TX_BF_MU_LF +492 0x0000 //TX_DFLT_SRC_LOC_0 +493 0x7FFF //TX_DFLT_SRC_LOC_1 +494 0x0000 //TX_DFLT_SRC_LOC_2 +495 0x038E //TX_DOA_TRACK_VADTH +496 0x0000 //TX_DOA_TRACK_NEW +497 0x01E0 //TX_NOR_OFF_THR +498 0x7C00 //TX_MORE_ON_700HZ_THR +499 0x2000 //TX_MU_BF_ADPT_NS +500 0x0000 //TX_ADAPT_LEN +501 0x6666 //TX_MORE_SNS +502 0x0000 //TX_NOR_OFF_TH1 +503 0x0000 //TX_WIDE_MASK_TH +504 0xD333 //TX_SUBSNRATIOHIGH4MEANBCK_THR +505 0x6000 //TX_C_POST_FLT_CUT +506 0x2000 //TX_RADIODTLV +507 0x0320 //TX_POWER_LINEIN_TH +508 0x0014 //TX_FE_VADCOUNT_TH_FC +509 0x000A //TX_ECHO_SUPP_FC +510 0x0C80 //TX_ECHO_TH +511 0x6666 //TX_MIC_TO_BFGAIN +512 0x0000 //TX_MICTOBFGAIN0 +513 0x0000 //TX_FASTMUE_TH +514 0x3000 //TX_DEREVERB_LF_MU +515 0x34CD //TX_DEREVERB_HF_MU +516 0x0007 //TX_DEREVERB_DELAY +517 0x0004 //TX_DEREVERB_COEF_LEN +518 0x0003 //TX_DEREVERB_DNR +519 0x0000 //TX_DEREVERB_ALPHA +520 0x0000 //TX_DEREVERB_BETA +521 0x3A98 //TX_GSC_RTOL_TH +522 0x3A98 //TX_GSC_RTOH_TH +523 0x6000 //TX_WIDE2_MEANHTH +524 0x0000 //TX_DR_RESRV_5 +525 0x0000 //TX_DR_RESRV_6 +526 0x0000 //TX_DR_RESRV_7 +527 0x0000 //TX_DR_RESRV_8 +528 0x1333 //TX_WIND_MARK_TH +529 0x399A //TX_CORR_THR +530 0x0004 //TX_SNR_THR +531 0x0010 //TX_ENGY_THR +532 0x1770 //TX_CORR_HIGH_TH +533 0x6000 //TX_ENGY_THR_2 +534 0x3400 //TX_MEAN_RTO_THR +535 0x0028 //TX_WNS_ENOISE_MIC0_TH +536 0x3000 //TX_RATIOMICL_TH +537 0x7FFF //TX_CALIG_HS +538 0x0000 //TX_LVL_CTRL +539 0x0014 //TX_WIND_SUPRTO +540 0x001A //TX_WNS_MIN_G +541 0x0600 //TX_WNS_B_POST_FLT +542 0x2800 //TX_RATIOMICH_TH +543 0xD120 //TX_WIND_INBEAM_L_TH +544 0x0FA0 //TX_WIND_INBEAM_H_TH +545 0x2000 //TX_WNS_RESRV_0 +546 0x59D8 //TX_WNS_RESRV_1 +547 0x0080 //TX_WNS_RESRV_2 +548 0x0000 //TX_WNS_RESRV_3 +549 0x0000 //TX_WNS_RESRV_4 +550 0x0000 //TX_WNS_RESRV_5 +551 0x0000 //TX_WNS_RESRV_6 +552 0x0000 //TX_BVE_NOISE_FLOOR_0 +553 0x0070 //TX_BVE_NOISE_FLOOR_1 +554 0x0070 //TX_BVE_NOISE_FLOOR_2 +555 0x0010 //TX_BVE_NOISE_FLOOR_3 +556 0x0070 //TX_BVE_NOISE_FLOOR_4 +557 0x00B0 //TX_BVE_NOISE_FLOOR_5 +558 0x0E66 //TX_BVE_NOISE_FLOOR_6 +559 0x0050 //TX_BVE_NOISE_FLOOR_7 +560 0x770A //TX_BVE_NOISE_FLOOR_8 +561 0x0000 //TX_BVE_NOISE_FLOOR_9 +562 0x0000 //TX_BVE_IN_N +563 0x0000 //TX_BVE_OUT_N +564 0x0000 //TX_BVE_MICALPHA_DOWN +565 0x0000 //TX_PB_RESRV_1 +566 0x0018 //TX_FDEQ_SUBNUM +567 0x6C60 //TX_FDEQ_GAIN_0 +568 0x584F //TX_FDEQ_GAIN_1 +569 0x4F4E //TX_FDEQ_GAIN_2 +570 0x474A //TX_FDEQ_GAIN_3 +571 0x473F //TX_FDEQ_GAIN_4 +572 0x3E40 //TX_FDEQ_GAIN_5 +573 0x403C //TX_FDEQ_GAIN_6 +574 0x3431 //TX_FDEQ_GAIN_7 +575 0x2424 //TX_FDEQ_GAIN_8 +576 0x383C //TX_FDEQ_GAIN_9 +577 0x4848 //TX_FDEQ_GAIN_10 +578 0x4848 //TX_FDEQ_GAIN_11 +579 0x4848 //TX_FDEQ_GAIN_12 +580 0x4848 //TX_FDEQ_GAIN_13 +581 0x4848 //TX_FDEQ_GAIN_14 +582 0x4848 //TX_FDEQ_GAIN_15 +583 0x4848 //TX_FDEQ_GAIN_16 +584 0x4848 //TX_FDEQ_GAIN_17 +585 0x4848 //TX_FDEQ_GAIN_18 +586 0x4848 //TX_FDEQ_GAIN_19 +587 0x4848 //TX_FDEQ_GAIN_20 +588 0x4848 //TX_FDEQ_GAIN_21 +589 0x4848 //TX_FDEQ_GAIN_22 +590 0x4848 //TX_FDEQ_GAIN_23 +591 0x0202 //TX_FDEQ_BIN_0 +592 0x0104 //TX_FDEQ_BIN_1 +593 0x0502 //TX_FDEQ_BIN_2 +594 0x0202 //TX_FDEQ_BIN_3 +595 0x0504 //TX_FDEQ_BIN_4 +596 0x0708 //TX_FDEQ_BIN_5 +597 0x0808 //TX_FDEQ_BIN_6 +598 0x050E //TX_FDEQ_BIN_7 +599 0x0B0C //TX_FDEQ_BIN_8 +600 0x0F09 //TX_FDEQ_BIN_9 +601 0x0000 //TX_FDEQ_BIN_10 +602 0x0000 //TX_FDEQ_BIN_11 +603 0x0000 //TX_FDEQ_BIN_12 +604 0x0000 //TX_FDEQ_BIN_13 +605 0x0000 //TX_FDEQ_BIN_14 +606 0x0000 //TX_FDEQ_BIN_15 +607 0x0000 //TX_FDEQ_BIN_16 +608 0x0000 //TX_FDEQ_BIN_17 +609 0x0000 //TX_FDEQ_BIN_18 +610 0x0000 //TX_FDEQ_BIN_19 +611 0x0000 //TX_FDEQ_BIN_20 +612 0x0000 //TX_FDEQ_BIN_21 +613 0x0000 //TX_FDEQ_BIN_22 +614 0x0000 //TX_FDEQ_BIN_23 +615 0x0000 //TX_FDEQ_PADDING +616 0x0030 //TX_PREEQ_SUBNUM_MIC0 +617 0x4848 //TX_PREEQ_GAIN_MIC0_0 +618 0x4848 //TX_PREEQ_GAIN_MIC0_1 +619 0x4848 //TX_PREEQ_GAIN_MIC0_2 +620 0x4848 //TX_PREEQ_GAIN_MIC0_3 +621 0x4848 //TX_PREEQ_GAIN_MIC0_4 +622 0x4848 //TX_PREEQ_GAIN_MIC0_5 +623 0x4848 //TX_PREEQ_GAIN_MIC0_6 +624 0x4848 //TX_PREEQ_GAIN_MIC0_7 +625 0x4848 //TX_PREEQ_GAIN_MIC0_8 +626 0x4848 //TX_PREEQ_GAIN_MIC0_9 +627 0x4848 //TX_PREEQ_GAIN_MIC0_10 +628 0x4848 //TX_PREEQ_GAIN_MIC0_11 +629 0x4848 //TX_PREEQ_GAIN_MIC0_12 +630 0x4848 //TX_PREEQ_GAIN_MIC0_13 +631 0x4848 //TX_PREEQ_GAIN_MIC0_14 +632 0x4848 //TX_PREEQ_GAIN_MIC0_15 +633 0x4848 //TX_PREEQ_GAIN_MIC0_16 +634 0x4848 //TX_PREEQ_GAIN_MIC0_17 +635 0x4848 //TX_PREEQ_GAIN_MIC0_18 +636 0x4848 //TX_PREEQ_GAIN_MIC0_19 +637 0x4848 //TX_PREEQ_GAIN_MIC0_20 +638 0x4848 //TX_PREEQ_GAIN_MIC0_21 +639 0x4848 //TX_PREEQ_GAIN_MIC0_22 +640 0x4848 //TX_PREEQ_GAIN_MIC0_23 +641 0x251A //TX_PREEQ_BIN_MIC0_0 +642 0x0F0F //TX_PREEQ_BIN_MIC0_1 +643 0x0C08 //TX_PREEQ_BIN_MIC0_2 +644 0x0700 //TX_PREEQ_BIN_MIC0_3 +645 0x0000 //TX_PREEQ_BIN_MIC0_4 +646 0x0000 //TX_PREEQ_BIN_MIC0_5 +647 0x0000 //TX_PREEQ_BIN_MIC0_6 +648 0x0000 //TX_PREEQ_BIN_MIC0_7 +649 0x0000 //TX_PREEQ_BIN_MIC0_8 +650 0x0000 //TX_PREEQ_BIN_MIC0_9 +651 0x0000 //TX_PREEQ_BIN_MIC0_10 +652 0x0000 //TX_PREEQ_BIN_MIC0_11 +653 0x0000 //TX_PREEQ_BIN_MIC0_12 +654 0x0000 //TX_PREEQ_BIN_MIC0_13 +655 0x0000 //TX_PREEQ_BIN_MIC0_14 +656 0x0000 //TX_PREEQ_BIN_MIC0_15 +657 0x0000 //TX_PREEQ_BIN_MIC0_16 +658 0x0000 //TX_PREEQ_BIN_MIC0_17 +659 0x0000 //TX_PREEQ_BIN_MIC0_18 +660 0x0000 //TX_PREEQ_BIN_MIC0_19 +661 0x0000 //TX_PREEQ_BIN_MIC0_20 +662 0x0000 //TX_PREEQ_BIN_MIC0_21 +663 0x0000 //TX_PREEQ_BIN_MIC0_22 +664 0x0000 //TX_PREEQ_BIN_MIC0_23 +665 0x0030 //TX_PREEQ_SUBNUM_MIC1 +666 0x4848 //TX_PREEQ_GAIN_MIC1_0 +667 0x4848 //TX_PREEQ_GAIN_MIC1_1 +668 0x4848 //TX_PREEQ_GAIN_MIC1_2 +669 0x4848 //TX_PREEQ_GAIN_MIC1_3 +670 0x4848 //TX_PREEQ_GAIN_MIC1_4 +671 0x4848 //TX_PREEQ_GAIN_MIC1_5 +672 0x4A4A //TX_PREEQ_GAIN_MIC1_6 +673 0x4B4B //TX_PREEQ_GAIN_MIC1_7 +674 0x4D4E //TX_PREEQ_GAIN_MIC1_8 +675 0x4848 //TX_PREEQ_GAIN_MIC1_9 +676 0x4848 //TX_PREEQ_GAIN_MIC1_10 +677 0x4848 //TX_PREEQ_GAIN_MIC1_11 +678 0x4848 //TX_PREEQ_GAIN_MIC1_12 +679 0x4848 //TX_PREEQ_GAIN_MIC1_13 +680 0x4848 //TX_PREEQ_GAIN_MIC1_14 +681 0x4848 //TX_PREEQ_GAIN_MIC1_15 +682 0x4848 //TX_PREEQ_GAIN_MIC1_16 +683 0x4848 //TX_PREEQ_GAIN_MIC1_17 +684 0x4848 //TX_PREEQ_GAIN_MIC1_18 +685 0x4848 //TX_PREEQ_GAIN_MIC1_19 +686 0x4848 //TX_PREEQ_GAIN_MIC1_20 +687 0x4848 //TX_PREEQ_GAIN_MIC1_21 +688 0x4848 //TX_PREEQ_GAIN_MIC1_22 +689 0x4848 //TX_PREEQ_GAIN_MIC1_23 +690 0x0202 //TX_PREEQ_BIN_MIC1_0 +691 0x0203 //TX_PREEQ_BIN_MIC1_1 +692 0x0303 //TX_PREEQ_BIN_MIC1_2 +693 0x0304 //TX_PREEQ_BIN_MIC1_3 +694 0x0405 //TX_PREEQ_BIN_MIC1_4 +695 0x0506 //TX_PREEQ_BIN_MIC1_5 +696 0x0708 //TX_PREEQ_BIN_MIC1_6 +697 0x090A //TX_PREEQ_BIN_MIC1_7 +698 0x0B0C //TX_PREEQ_BIN_MIC1_8 +699 0x0D0E //TX_PREEQ_BIN_MIC1_9 +700 0x0000 //TX_PREEQ_BIN_MIC1_10 +701 0x0000 //TX_PREEQ_BIN_MIC1_11 +702 0x0000 //TX_PREEQ_BIN_MIC1_12 +703 0x0000 //TX_PREEQ_BIN_MIC1_13 +704 0x0000 //TX_PREEQ_BIN_MIC1_14 +705 0x0000 //TX_PREEQ_BIN_MIC1_15 +706 0x0000 //TX_PREEQ_BIN_MIC1_16 +707 0x0000 //TX_PREEQ_BIN_MIC1_17 +708 0x0000 //TX_PREEQ_BIN_MIC1_18 +709 0x0000 //TX_PREEQ_BIN_MIC1_19 +710 0x0000 //TX_PREEQ_BIN_MIC1_20 +711 0x0000 //TX_PREEQ_BIN_MIC1_21 +712 0x0000 //TX_PREEQ_BIN_MIC1_22 +713 0x0000 //TX_PREEQ_BIN_MIC1_23 +714 0x0030 //TX_PREEQ_SUBNUM_MIC2 +715 0x4848 //TX_PREEQ_GAIN_MIC2_0 +716 0x4848 //TX_PREEQ_GAIN_MIC2_1 +717 0x4848 //TX_PREEQ_GAIN_MIC2_2 +718 0x4848 //TX_PREEQ_GAIN_MIC2_3 +719 0x4848 //TX_PREEQ_GAIN_MIC2_4 +720 0x4848 //TX_PREEQ_GAIN_MIC2_5 +721 0x4848 //TX_PREEQ_GAIN_MIC2_6 +722 0x4848 //TX_PREEQ_GAIN_MIC2_7 +723 0x4848 //TX_PREEQ_GAIN_MIC2_8 +724 0x4848 //TX_PREEQ_GAIN_MIC2_9 +725 0x4848 //TX_PREEQ_GAIN_MIC2_10 +726 0x4848 //TX_PREEQ_GAIN_MIC2_11 +727 0x4848 //TX_PREEQ_GAIN_MIC2_12 +728 0x4848 //TX_PREEQ_GAIN_MIC2_13 +729 0x4848 //TX_PREEQ_GAIN_MIC2_14 +730 0x4848 //TX_PREEQ_GAIN_MIC2_15 +731 0x4848 //TX_PREEQ_GAIN_MIC2_16 +732 0x4848 //TX_PREEQ_GAIN_MIC2_17 +733 0x4848 //TX_PREEQ_GAIN_MIC2_18 +734 0x4848 //TX_PREEQ_GAIN_MIC2_19 +735 0x4848 //TX_PREEQ_GAIN_MIC2_20 +736 0x4848 //TX_PREEQ_GAIN_MIC2_21 +737 0x4848 //TX_PREEQ_GAIN_MIC2_22 +738 0x4848 //TX_PREEQ_GAIN_MIC2_23 +739 0x0608 //TX_PREEQ_BIN_MIC2_0 +740 0x0808 //TX_PREEQ_BIN_MIC2_1 +741 0x0808 //TX_PREEQ_BIN_MIC2_2 +742 0x0808 //TX_PREEQ_BIN_MIC2_3 +743 0x0808 //TX_PREEQ_BIN_MIC2_4 +744 0x0808 //TX_PREEQ_BIN_MIC2_5 +745 0x0808 //TX_PREEQ_BIN_MIC2_6 +746 0x0808 //TX_PREEQ_BIN_MIC2_7 +747 0x0808 //TX_PREEQ_BIN_MIC2_8 +748 0x0808 //TX_PREEQ_BIN_MIC2_9 +749 0x0808 //TX_PREEQ_BIN_MIC2_10 +750 0x0808 //TX_PREEQ_BIN_MIC2_11 +751 0x0808 //TX_PREEQ_BIN_MIC2_12 +752 0x0808 //TX_PREEQ_BIN_MIC2_13 +753 0x0808 //TX_PREEQ_BIN_MIC2_14 +754 0x0200 //TX_PREEQ_BIN_MIC2_15 +755 0x0000 //TX_PREEQ_BIN_MIC2_16 +756 0x0000 //TX_PREEQ_BIN_MIC2_17 +757 0x0000 //TX_PREEQ_BIN_MIC2_18 +758 0x0000 //TX_PREEQ_BIN_MIC2_19 +759 0x0000 //TX_PREEQ_BIN_MIC2_20 +760 0x0000 //TX_PREEQ_BIN_MIC2_21 +761 0x0000 //TX_PREEQ_BIN_MIC2_22 +762 0x0000 //TX_PREEQ_BIN_MIC2_23 +763 0x0006 //TX_MASKING_ABILITY +764 0x0800 //TX_NND_WEIGHT +765 0x0065 //TX_MIC_CALIBRATION_0 +766 0x0065 //TX_MIC_CALIBRATION_1 +767 0x0065 //TX_MIC_CALIBRATION_2 +768 0x0065 //TX_MIC_CALIBRATION_3 +769 0x0044 //TX_MIC_PWR_BIAS_0 +770 0x0044 //TX_MIC_PWR_BIAS_1 +771 0x0044 //TX_MIC_PWR_BIAS_2 +772 0x0044 //TX_MIC_PWR_BIAS_3 +773 0x0000 //TX_GAIN_LIMIT_0 +774 0x0000 //TX_GAIN_LIMIT_1 +775 0x0007 //TX_GAIN_LIMIT_2 +776 0x0007 //TX_GAIN_LIMIT_3 +777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN +778 0x7FDE //TX_BVE_VAD0_ALPHAUP +779 0x7F3A //TX_BVE_VAD0_ALPHADOWN +780 0x2000 //TX_BVE_GAINWEIGHT_NOFEVADLI +781 0x7F5B //TX_BVE_FEVADLI_ALPHA +782 0x7F19 //TX_BVE_NOVAD0_ALPHAUP +783 0x1000 //TX_TDDRC_ALPHA_UP_01 +784 0x1000 //TX_TDDRC_ALPHA_UP_02 +785 0x1000 //TX_TDDRC_ALPHA_UP_03 +786 0x1000 //TX_TDDRC_ALPHA_UP_04 +787 0x7EB8 //TX_TDDRC_ALPHA_DWN_01 +788 0x7EB8 //TX_TDDRC_ALPHA_DWN_02 +789 0x7EB8 //TX_TDDRC_ALPHA_DWN_03 +790 0x7EB8 //TX_TDDRC_ALPHA_DWN_04 +791 0x7FFF //TX_TDDRC_TD_DRC_LIMIT +792 0x0800 //TX_TDDRC_POST_LIMIT_GAIN +793 0x0000 //TX_TDDRC_RESRV_0 +794 0x0000 //TX_TDDRC_RESRV_1 +795 0x0018 //TX_FDDRC_BAND_MARGIN_0 +796 0x0030 //TX_FDDRC_BAND_MARGIN_1 +797 0x0050 //TX_FDDRC_BAND_MARGIN_2 +798 0x0080 //TX_FDDRC_BAND_MARGIN_3 +799 0x0007 //TX_FDDRC_BLOCK_EXP +800 0x5000 //TX_FDDRC_THRD_2_0 +801 0x5000 //TX_FDDRC_THRD_2_1 +802 0x5000 //TX_FDDRC_THRD_2_2 +803 0x5000 //TX_FDDRC_THRD_2_3 +804 0x6400 //TX_FDDRC_THRD_3_0 +805 0x6400 //TX_FDDRC_THRD_3_1 +806 0x6400 //TX_FDDRC_THRD_3_2 +807 0x6400 //TX_FDDRC_THRD_3_3 +808 0x2000 //TX_FDDRC_SLANT_0_0 +809 0x2000 //TX_FDDRC_SLANT_0_1 +810 0x2000 //TX_FDDRC_SLANT_0_2 +811 0x2000 //TX_FDDRC_SLANT_0_3 +812 0x5333 //TX_FDDRC_SLANT_1_0 +813 0x5333 //TX_FDDRC_SLANT_1_1 +814 0x5333 //TX_FDDRC_SLANT_1_2 +815 0x5333 //TX_FDDRC_SLANT_1_3 +816 0x0010 //TX_DEADMIC_SILENCE_TH +817 0x0600 //TX_MIC_DEGRADE_TH +818 0x0078 //TX_DEADMIC_CNT +819 0x0078 //TX_MIC_DEGRADE_CNT +820 0x0000 //TX_FDDRC_RESRV_4 +821 0x0000 //TX_FDDRC_RESRV_5 +822 0x0000 //TX_FDDRC_RESRV_6 +823 0x7FFF //TX_KS_NOISEPASTE_FACTOR +824 0x0001 //TX_KS_CONFIG +825 0x7FFF //TX_KS_GAIN_MIN +826 0x0000 //TX_KS_RESRV_0 +827 0x0000 //TX_KS_RESRV_1 +828 0x0000 //TX_KS_RESRV_2 +829 0x7C00 //TX_LAMBDA_PKA_FP +830 0x2000 //TX_TPKA_FP +831 0x0080 //TX_MIN_G_FP +832 0x2000 //TX_MAX_G_FP +833 0x0FA0 //TX_FFP_FP_K_METAL +834 0x4000 //TX_A_POST_FLT_FP +835 0x0F5C //TX_RTO_OUTBEAM_TH +836 0x4CCD //TX_TPKA_FP_THD +837 0x0000 //TX_MAX_G_FP_BLK +838 0x0000 //TX_FFP_FADEIN +839 0x0000 //TX_FFP_FADEOUT +840 0x0000 //TX_WHISPERCTH +841 0x0000 //TX_WHISPERHOLDT +842 0x0000 //TX_WHISP_ENTHH +843 0x0000 //TX_WHISP_ENTHL +844 0x0000 //TX_WHISP_RTOTH +845 0x0000 //TX_WHISP_RTOTH2 +846 0x0096 //TX_MUTE_PERIOD +847 0x0000 //TX_FADE_IN_PERIOD +848 0x0100 //TX_FFP_RESRV_2 +849 0x0020 //TX_FFP_RESRV_3 +850 0x0000 //TX_FFP_RESRV_4 +851 0x0000 //TX_FFP_RESRV_5 +852 0x0000 //TX_FFP_RESRV_6 +853 0x0002 //TX_FILTINDX +854 0x0000 //TX_TDDRC_THRD_0 +855 0x0010 //TX_TDDRC_THRD_1 +856 0x1500 //TX_TDDRC_THRD_2 +857 0x1500 //TX_TDDRC_THRD_3 +858 0x3000 //TX_TDDRC_SLANT_0 +859 0x6E00 //TX_TDDRC_SLANT_1 +860 0x1000 //TX_TDDRC_ALPHA_UP_00 +861 0x7EB8 //TX_TDDRC_ALPHA_DWN_00 +862 0x0000 //TX_TDDRC_HMNC_FLAG +863 0x199A //TX_TDDRC_HMNC_GAIN +864 0x0000 //TX_TDDRC_SMT_FLAG +865 0x0CCD //TX_TDDRC_SMT_W +866 0x0650 //TX_TDDRC_DRC_GAIN +867 0x7FFF //TX_TDDRC_LMT_THRD +868 0x0000 //TX_TDDRC_LMT_ALPHA +869 0x0000 //TX_TFMASKLTH +870 0x0000 //TX_TFMASKLTHL +871 0x0CCD //TX_TFMASKHTH +872 0x0CCD //TX_TFMASKLTH_BINVAD +873 0xF333 //TX_TFMASKLTH_NS_EST +874 0xF800 //TX_TFMASKLTH_DOA +875 0x0CCD //TX_TFMASKTH_BLESSCUT +876 0x1000 //TX_B_LESSCUT_RTO_MASK +877 0x3800 //TX_SB_RHO_MEAN_TH_ABN +878 0x2000 //TX_B_POST_FLT_MASK +879 0x0000 //TX_B_POST_FLT_MASK1 +880 0x6333 //TX_GAIN_WIND_MASK +881 0x7FFF //TX_TFMASK_BFSTRICT_MUSIC +882 0x0000 //TX_TFMASK_BFSTRICT_NOMUSIC +883 0x7333 //TX_FASTNS_OUTIN_TH +884 0x0CCD //TX_FASTNS_TFMASK_TH +885 0x0CCD //TX_FASTNS_TFMASKBIN_TH1 +886 0x0CCD //TX_FASTNS_TFMASKBIN_TH2 +887 0x0CCD //TX_FASTNS_TFMASKBIN_TH3 +888 0x0028 //TX_FASTNS_ARSPC_TH +889 0xC000 //TX_FASTNS_MASK5_TH +890 0x0810 //TX_POSTSSA_MIN_G_VR_MASK +891 0x1000 //TX_A_LESSCUT_RTO_MASK +892 0x1770 //TX_FASTNS_NOISETH +893 0xC000 //TX_FASTNS_SSA_THLFL +894 0xC000 //TX_FASTNS_SSA_THHFL +895 0xCCCC //TX_FASTNS_SSA_THLFH +896 0xD999 //TX_FASTNS_SSA_THHFH +897 0x2329 //TX_SENDFUNC_REG_MICMUTE +898 0x0010 //TX_SENDFUNC_REG_MICMUTE1 +899 0x0320 //TX_MICMUTE_RATIO_THR +900 0x00A0 //TX_MICMUTE_AMP_THR +901 0x0004 //TX_MICMUTE_HPF_IND +902 0x00C0 //TX_MICMUTE_LOG_EYR_TH +903 0x0012 //TX_MICMUTE_CVG_TIME +904 0x0008 //TX_MICMUTE_RELEASE_TIME +905 0x0E00 //TX_MIC_VOLUME_MIC0MUTE +906 0x0000 //TX_MICMUTE_EPD_OFFSET_0 +907 0x0028 //TX_MICMUTE_FRQ_AEC_L +908 0x7999 //TX_MICMUTE_EAD_THR +909 0x7FFF //TX_MICMUTE_LAMBDA_CB_NLE +910 0x3000 //TX_MICMUTE_LAMBDA_RE_EST +911 0x7F00 //TX_DTD_THR1_MICMUTE_0 +912 0x7900 //TX_DTD_THR1_MICMUTE_1 +913 0x7FFF //TX_DTD_THR1_MICMUTE_2 +914 0x7FFF //TX_DTD_THR1_MICMUTE_3 +915 0x2000 //TX_DTD_THR2_MICMUTE_0 +916 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_0 +917 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_1 +918 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_2 +919 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_3 +920 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_4 +921 0x7FFF //TX_MICMUTE_C_POST_FLT +922 0x03E8 //TX_MICMUTE_DT_CUT_K +923 0x0001 //TX_MICMUTE_DT_CUT_THR +924 0x03E8 //TX_MICMUTE_DT_CUT_K2 +925 0x0001 //TX_MICMUTE_DT_CUT_THR2 +926 0x0064 //TX_MICMUTE_DT2_HOLD_N +927 0x1000 //TX_MICMUTE_RATIODTH_THCUT +928 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOL +929 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOH +930 0x0400 //TX_MICMUTE_C_POST_FLT_MASK +931 0x7999 //TX_MICMUTE_RATIODTL_CUT_TH +932 0x3E80 //TX_MICMUTE_DT_CUT_K1 +933 0x0800 //TX_MICMUTE_N2_SN_EST +934 0xFC00 //TX_MICMUTE_THR_SN_EST_0 +935 0x001C //TX_MICMUTE_MIN_G_CTRL_0 +936 0x6000 //TX_MICMUTE_A_POST_FILT_S_0 +937 0x7000 //TX_MICMUTE_B_POST_FILT_0 +938 0x2710 //TX_MIC1RUB_AMP_THR +939 0x7FFF //TX_MIC1MUTE_RATIO_THR +940 0x0001 //TX_MIC1MUTE_AMP_THR +941 0x0008 //TX_MIC1MUTE_CVG_TIME +942 0x0008 //TX_MIC1MUTE_RELEASE_TIME +943 0x05A0 //TX_AMS_RESRV_01 +944 0x3FFF //TX_AMS_RESRV_02 +945 0x7FFF //TX_AMS_RESRV_03 +946 0x0000 //TX_AMS_RESRV_04 +947 0x0000 //TX_AMS_RESRV_05 +948 0x0000 //TX_AMS_RESRV_06 +949 0x0000 //TX_AMS_RESRV_07 +950 0x0000 //TX_AMS_RESRV_08 +951 0x0000 //TX_AMS_RESRV_09 +952 0x0000 //TX_AMS_RESRV_10 +953 0x0000 //TX_AMS_RESRV_11 +954 0x0000 //TX_AMS_RESRV_12 +955 0x0000 //TX_AMS_RESRV_13 +956 0x0000 //TX_AMS_RESRV_14 +957 0x0000 //TX_AMS_RESRV_15 +958 0x0000 //TX_AMS_RESRV_16 +959 0x0000 //TX_AMS_RESRV_17 +960 0x0000 //TX_AMS_RESRV_18 +961 0x0000 //TX_AMS_RESRV_19 +#RX +0 0x243C //RX_RECVFUNC_MODE_0 +1 0x0000 //RX_RECVFUNC_MODE_1 +2 0x0000 //RX_SAMPLINGFREQ_SIG +3 0x0000 //RX_SAMPLINGFREQ_PROC +4 0x000A //RX_FRAME_SZ +5 0x0000 //RX_DELAY_OPT +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +10 0x050E //RX_PGA +11 0x7FFF //RX_A_HP +12 0x4000 //RX_B_PE +13 0x7800 //RX_THR_PITCH_DET_0 +14 0x7000 //RX_THR_PITCH_DET_1 +15 0x6000 //RX_THR_PITCH_DET_2 +16 0x0008 //RX_PITCH_BFR_LEN +17 0x0003 //RX_SBD_PITCH_DET +18 0x0100 //RX_PP_RESRV_0 +19 0x0020 //RX_PP_RESRV_1 +20 0x0400 //RX_N_SN_EST +21 0x000C //RX_N2_SN_EST +22 0x0006 //RX_NS_LVL_CTRL +23 0xF800 //RX_THR_SN_EST +24 0x7CCD //RX_LAMBDA_PFILT +25 0x000A //RX_FENS_RESRV_0 +26 0x0190 //RX_FENS_RESRV_1 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +30 0x0002 //RX_EXTRA_NS_L +31 0x0800 //RX_EXTRA_NS_A +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +35 0x199A //RX_A_POST_FLT +36 0x0000 //RX_LMT_THRD +37 0x4000 //RX_LMT_ALPHA +38 0x0014 //RX_FDEQ_SUBNUM +39 0x4840 //RX_FDEQ_GAIN_0 +40 0x3E40 //RX_FDEQ_GAIN_1 +41 0x515E //RX_FDEQ_GAIN_2 +42 0x6470 //RX_FDEQ_GAIN_3 +43 0x7A84 //RX_FDEQ_GAIN_4 +44 0x7C7A //RX_FDEQ_GAIN_5 +45 0x7C7C //RX_FDEQ_GAIN_6 +46 0x7D7C //RX_FDEQ_GAIN_7 +47 0x7E82 //RX_FDEQ_GAIN_8 +48 0x7C80 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0204 //RX_FDEQ_BIN_1 +65 0x0203 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D08 //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +111 0x0002 //RX_FILTINDX +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x055F //RX_TDDRC_DRC_GAIN +125 0x7C00 //RX_LAMBDA_PKA_FP +126 0x1450 //RX_TPKA_FP +127 0x0400 //RX_MIN_G_FP +128 0x0700 //RX_MAX_G_FP +129 0x000A //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +131 0x0000 //RX_MAXLEVEL_CNG +132 0x3000 //RX_BWE_UV_TH +133 0x3000 //RX_BWE_UV_TH2 +134 0x1800 //RX_BWE_UV_TH3 +135 0x1000 //RX_BWE_V_TH +136 0x04CD //RX_BWE_GAIN1_V_TH1 +137 0x0F33 //RX_BWE_GAIN1_V_TH2 +138 0x7333 //RX_BWE_UV_EQ +139 0x199A //RX_BWE_V_EQ +140 0x7333 //RX_BWE_TONE_TH +141 0x0004 //RX_BWE_UV_HOLD_T +142 0x6CCD //RX_BWE_GAIN2_ALPHA +143 0x799A //RX_BWE_GAIN3_ALPHA +144 0x001E //RX_BWE_CUTOFF +145 0x3000 //RX_BWE_GAINFILL +146 0x3200 //RX_BWE_MAXTH_TONE +147 0x2000 //RX_BWE_EQ_0 +148 0x2000 //RX_BWE_EQ_1 +149 0x2000 //RX_BWE_EQ_2 +150 0x2000 //RX_BWE_EQ_3 +151 0x2000 //RX_BWE_EQ_4 +152 0x2000 //RX_BWE_EQ_5 +153 0x2000 //RX_BWE_EQ_6 +154 0x0000 //RX_BWE_RESRV_0 +155 0x0000 //RX_BWE_RESRV_1 +156 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0321 //RX_TDDRC_DRC_GAIN +38 0x0014 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x4A54 //RX_FDEQ_GAIN_2 +42 0x5E7E //RX_FDEQ_GAIN_3 +43 0x909E //RX_FDEQ_GAIN_4 +44 0x9686 //RX_FDEQ_GAIN_5 +45 0x8078 //RX_FDEQ_GAIN_6 +46 0x7978 //RX_FDEQ_GAIN_7 +47 0x808A //RX_FDEQ_GAIN_8 +48 0x96A0 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0204 //RX_FDEQ_BIN_1 +65 0x0203 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D08 //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x000D //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x030F //RX_TDDRC_DRC_GAIN +38 0x0014 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x4A54 //RX_FDEQ_GAIN_2 +42 0x5E7E //RX_FDEQ_GAIN_3 +43 0x909E //RX_FDEQ_GAIN_4 +44 0x9686 //RX_FDEQ_GAIN_5 +45 0x8078 //RX_FDEQ_GAIN_6 +46 0x7978 //RX_FDEQ_GAIN_7 +47 0x808A //RX_FDEQ_GAIN_8 +48 0x96A0 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0204 //RX_FDEQ_BIN_1 +65 0x0203 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D08 //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0016 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0321 //RX_TDDRC_DRC_GAIN +38 0x0014 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x4A54 //RX_FDEQ_GAIN_2 +42 0x5E7E //RX_FDEQ_GAIN_3 +43 0x909E //RX_FDEQ_GAIN_4 +44 0x9686 //RX_FDEQ_GAIN_5 +45 0x8078 //RX_FDEQ_GAIN_6 +46 0x7978 //RX_FDEQ_GAIN_7 +47 0x808A //RX_FDEQ_GAIN_8 +48 0x96A0 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0204 //RX_FDEQ_BIN_1 +65 0x0203 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D08 //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0024 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0321 //RX_TDDRC_DRC_GAIN +38 0x0014 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x4A54 //RX_FDEQ_GAIN_2 +42 0x5E7E //RX_FDEQ_GAIN_3 +43 0x909E //RX_FDEQ_GAIN_4 +44 0x9686 //RX_FDEQ_GAIN_5 +45 0x8078 //RX_FDEQ_GAIN_6 +46 0x7978 //RX_FDEQ_GAIN_7 +47 0x808A //RX_FDEQ_GAIN_8 +48 0x96A0 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0204 //RX_FDEQ_BIN_1 +65 0x0203 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D08 //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x003C //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0321 //RX_TDDRC_DRC_GAIN +38 0x0014 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x4A54 //RX_FDEQ_GAIN_2 +42 0x5E7E //RX_FDEQ_GAIN_3 +43 0x909E //RX_FDEQ_GAIN_4 +44 0x9686 //RX_FDEQ_GAIN_5 +45 0x8078 //RX_FDEQ_GAIN_6 +46 0x7978 //RX_FDEQ_GAIN_7 +47 0x808A //RX_FDEQ_GAIN_8 +48 0x96A0 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0204 //RX_FDEQ_BIN_1 +65 0x0203 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D08 //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0060 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0321 //RX_TDDRC_DRC_GAIN +38 0x0014 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x4A54 //RX_FDEQ_GAIN_2 +42 0x5E7E //RX_FDEQ_GAIN_3 +43 0x909E //RX_FDEQ_GAIN_4 +44 0x9686 //RX_FDEQ_GAIN_5 +45 0x8078 //RX_FDEQ_GAIN_6 +46 0x7978 //RX_FDEQ_GAIN_7 +47 0x808A //RX_FDEQ_GAIN_8 +48 0x96A0 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0204 //RX_FDEQ_BIN_1 +65 0x0203 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D08 //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0098 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0321 //RX_TDDRC_DRC_GAIN +38 0x0014 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x4A54 //RX_FDEQ_GAIN_2 +42 0x5E7E //RX_FDEQ_GAIN_3 +43 0x909E //RX_FDEQ_GAIN_4 +44 0x9686 //RX_FDEQ_GAIN_5 +45 0x8078 //RX_FDEQ_GAIN_6 +46 0x7978 //RX_FDEQ_GAIN_7 +47 0x808A //RX_FDEQ_GAIN_8 +48 0x96A0 //RX_FDEQ_GAIN_9 +49 0x4848 //RX_FDEQ_GAIN_10 +50 0x4848 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0204 //RX_FDEQ_BIN_1 +65 0x0203 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D08 //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#RX 2 +157 0x003C //RX_RECVFUNC_MODE_0 +158 0x0000 //RX_RECVFUNC_MODE_1 +159 0x0000 //RX_SAMPLINGFREQ_SIG +160 0x0000 //RX_SAMPLINGFREQ_PROC +161 0x000A //RX_FRAME_SZ +162 0x0000 //RX_DELAY_OPT +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +167 0x0600 //RX_PGA +168 0x7FFF //RX_A_HP +169 0x4000 //RX_B_PE +170 0x7800 //RX_THR_PITCH_DET_0 +171 0x7000 //RX_THR_PITCH_DET_1 +172 0x6000 //RX_THR_PITCH_DET_2 +173 0x0008 //RX_PITCH_BFR_LEN +174 0x0003 //RX_SBD_PITCH_DET +175 0x0100 //RX_PP_RESRV_0 +176 0x0020 //RX_PP_RESRV_1 +177 0x0400 //RX_N_SN_EST +178 0x000C //RX_N2_SN_EST +179 0x0014 //RX_NS_LVL_CTRL +180 0xF800 //RX_THR_SN_EST +181 0x7E00 //RX_LAMBDA_PFILT +182 0x000A //RX_FENS_RESRV_0 +183 0x0190 //RX_FENS_RESRV_1 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +187 0x0002 //RX_EXTRA_NS_L +188 0x0800 //RX_EXTRA_NS_A +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +192 0x199A //RX_A_POST_FLT +193 0x0000 //RX_LMT_THRD +194 0x4000 //RX_LMT_ALPHA +195 0x0014 //RX_FDEQ_SUBNUM +196 0x4840 //RX_FDEQ_GAIN_0 +197 0x3E40 //RX_FDEQ_GAIN_1 +198 0x515E //RX_FDEQ_GAIN_2 +199 0x6470 //RX_FDEQ_GAIN_3 +200 0x7A84 //RX_FDEQ_GAIN_4 +201 0x7C7A //RX_FDEQ_GAIN_5 +202 0x7C7C //RX_FDEQ_GAIN_6 +203 0x7D7C //RX_FDEQ_GAIN_7 +204 0x7E82 //RX_FDEQ_GAIN_8 +205 0x7C80 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0204 //RX_FDEQ_BIN_1 +222 0x0203 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D08 //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +268 0x0002 //RX_FILTINDX +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x055F //RX_TDDRC_DRC_GAIN +282 0x7C00 //RX_LAMBDA_PKA_FP +283 0x13E0 //RX_TPKA_FP +284 0x0080 //RX_MIN_G_FP +285 0x2000 //RX_MAX_G_FP +286 0x000A //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +288 0x0000 //RX_MAXLEVEL_CNG +289 0x3000 //RX_BWE_UV_TH +290 0x3000 //RX_BWE_UV_TH2 +291 0x1800 //RX_BWE_UV_TH3 +292 0x1000 //RX_BWE_V_TH +293 0x04CD //RX_BWE_GAIN1_V_TH1 +294 0x0F33 //RX_BWE_GAIN1_V_TH2 +295 0x7333 //RX_BWE_UV_EQ +296 0x199A //RX_BWE_V_EQ +297 0x7333 //RX_BWE_TONE_TH +298 0x0004 //RX_BWE_UV_HOLD_T +299 0x6CCD //RX_BWE_GAIN2_ALPHA +300 0x799A //RX_BWE_GAIN3_ALPHA +301 0x001E //RX_BWE_CUTOFF +302 0x3000 //RX_BWE_GAINFILL +303 0x3200 //RX_BWE_MAXTH_TONE +304 0x2000 //RX_BWE_EQ_0 +305 0x2000 //RX_BWE_EQ_1 +306 0x2000 //RX_BWE_EQ_2 +307 0x2000 //RX_BWE_EQ_3 +308 0x2000 //RX_BWE_EQ_4 +309 0x2000 //RX_BWE_EQ_5 +310 0x2000 //RX_BWE_EQ_6 +311 0x0000 //RX_BWE_RESRV_0 +312 0x0000 //RX_BWE_RESRV_1 +313 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x055F //RX_TDDRC_DRC_GAIN +195 0x0014 //RX_FDEQ_SUBNUM +196 0x4840 //RX_FDEQ_GAIN_0 +197 0x3E40 //RX_FDEQ_GAIN_1 +198 0x515E //RX_FDEQ_GAIN_2 +199 0x6470 //RX_FDEQ_GAIN_3 +200 0x7A84 //RX_FDEQ_GAIN_4 +201 0x7C7A //RX_FDEQ_GAIN_5 +202 0x7C7C //RX_FDEQ_GAIN_6 +203 0x7D7C //RX_FDEQ_GAIN_7 +204 0x7E82 //RX_FDEQ_GAIN_8 +205 0x7C80 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0204 //RX_FDEQ_BIN_1 +222 0x0203 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D08 //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x000A //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x055F //RX_TDDRC_DRC_GAIN +195 0x0014 //RX_FDEQ_SUBNUM +196 0x4840 //RX_FDEQ_GAIN_0 +197 0x3E40 //RX_FDEQ_GAIN_1 +198 0x515E //RX_FDEQ_GAIN_2 +199 0x6470 //RX_FDEQ_GAIN_3 +200 0x7A84 //RX_FDEQ_GAIN_4 +201 0x7C7A //RX_FDEQ_GAIN_5 +202 0x7C7C //RX_FDEQ_GAIN_6 +203 0x7D7C //RX_FDEQ_GAIN_7 +204 0x7E82 //RX_FDEQ_GAIN_8 +205 0x7C80 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0204 //RX_FDEQ_BIN_1 +222 0x0203 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D08 //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0010 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x055F //RX_TDDRC_DRC_GAIN +195 0x0014 //RX_FDEQ_SUBNUM +196 0x4840 //RX_FDEQ_GAIN_0 +197 0x3E40 //RX_FDEQ_GAIN_1 +198 0x515E //RX_FDEQ_GAIN_2 +199 0x6470 //RX_FDEQ_GAIN_3 +200 0x7A84 //RX_FDEQ_GAIN_4 +201 0x7C7A //RX_FDEQ_GAIN_5 +202 0x7C7C //RX_FDEQ_GAIN_6 +203 0x7D7C //RX_FDEQ_GAIN_7 +204 0x7E82 //RX_FDEQ_GAIN_8 +205 0x7C80 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0204 //RX_FDEQ_BIN_1 +222 0x0203 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D08 //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x001A //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x055F //RX_TDDRC_DRC_GAIN +195 0x0014 //RX_FDEQ_SUBNUM +196 0x4840 //RX_FDEQ_GAIN_0 +197 0x3E40 //RX_FDEQ_GAIN_1 +198 0x515E //RX_FDEQ_GAIN_2 +199 0x6470 //RX_FDEQ_GAIN_3 +200 0x7A84 //RX_FDEQ_GAIN_4 +201 0x7C7A //RX_FDEQ_GAIN_5 +202 0x7C7C //RX_FDEQ_GAIN_6 +203 0x7D7C //RX_FDEQ_GAIN_7 +204 0x7E82 //RX_FDEQ_GAIN_8 +205 0x7C80 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0204 //RX_FDEQ_BIN_1 +222 0x0203 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D08 //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0034 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x055F //RX_TDDRC_DRC_GAIN +195 0x0014 //RX_FDEQ_SUBNUM +196 0x4840 //RX_FDEQ_GAIN_0 +197 0x3E40 //RX_FDEQ_GAIN_1 +198 0x515E //RX_FDEQ_GAIN_2 +199 0x6470 //RX_FDEQ_GAIN_3 +200 0x7A84 //RX_FDEQ_GAIN_4 +201 0x7C7A //RX_FDEQ_GAIN_5 +202 0x7C7C //RX_FDEQ_GAIN_6 +203 0x7D7C //RX_FDEQ_GAIN_7 +204 0x7E82 //RX_FDEQ_GAIN_8 +205 0x7C80 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0204 //RX_FDEQ_BIN_1 +222 0x0203 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D08 //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0045 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x055F //RX_TDDRC_DRC_GAIN +195 0x0014 //RX_FDEQ_SUBNUM +196 0x4840 //RX_FDEQ_GAIN_0 +197 0x3E40 //RX_FDEQ_GAIN_1 +198 0x515E //RX_FDEQ_GAIN_2 +199 0x6470 //RX_FDEQ_GAIN_3 +200 0x7A84 //RX_FDEQ_GAIN_4 +201 0x7C7A //RX_FDEQ_GAIN_5 +202 0x7C7C //RX_FDEQ_GAIN_6 +203 0x7D7C //RX_FDEQ_GAIN_7 +204 0x7E82 //RX_FDEQ_GAIN_8 +205 0x7C80 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0204 //RX_FDEQ_BIN_1 +222 0x0203 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D08 //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0074 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x055F //RX_TDDRC_DRC_GAIN +195 0x0014 //RX_FDEQ_SUBNUM +196 0x4840 //RX_FDEQ_GAIN_0 +197 0x3E40 //RX_FDEQ_GAIN_1 +198 0x515E //RX_FDEQ_GAIN_2 +199 0x6470 //RX_FDEQ_GAIN_3 +200 0x7A84 //RX_FDEQ_GAIN_4 +201 0x7C7A //RX_FDEQ_GAIN_5 +202 0x7C7C //RX_FDEQ_GAIN_6 +203 0x7D7C //RX_FDEQ_GAIN_7 +204 0x7E82 //RX_FDEQ_GAIN_8 +205 0x7C80 //RX_FDEQ_GAIN_9 +206 0x4848 //RX_FDEQ_GAIN_10 +207 0x4848 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0204 //RX_FDEQ_BIN_1 +222 0x0203 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D08 //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 + +#CASE_NAME HANDSET-HANDSET-TMOBILE_US-WB +#PARAM_MODE FULL +#PARAM_TYPE TX+2RX +#TOTAL_CUSTOM_STEP 7+7 +#TX +0 0x0000 //TX_OPERATION_MODE_0 +1 0x0000 //TX_OPERATION_MODE_1 +2 0x0036 //TX_PATCH_REG +3 0x2F7F //TX_SENDFUNC_MODE_0 +4 0x0000 //TX_SENDFUNC_MODE_1 +5 0x0002 //TX_NUM_MIC +6 0x0001 //TX_SAMPLINGFREQ_SIG +7 0x0001 //TX_SAMPLINGFREQ_PROC +8 0x000A //TX_FRAME_SZ_SIG +9 0x000A //TX_FRAME_SZ +10 0x0000 //TX_DELAY_OPT +11 0x0028 //TX_MAX_TAIL_LENGTH +12 0x0001 //TX_NUM_LOUTCHN +13 0x0001 //TX_MAXNUM_AECREF +14 0x0000 //TX_DBG_FUNC_REG +15 0x0000 //TX_DBG_FUNC_REG1 +16 0x0000 //TX_SYS_RESRV_0 +17 0x0000 //TX_SYS_RESRV_1 +18 0x0000 //TX_SYS_RESRV_2 +19 0x0000 //TX_SYS_RESRV_3 +20 0x0000 //TX_DIST2REF0 +21 0x009C //TX_DIST2REF1 +22 0x0000 //TX_DIST2REF_02 +23 0x0000 //TX_DIST2REF_03 +24 0x0000 //TX_DIST2REF_04 +25 0x0000 //TX_DIST2REF_05 +26 0x0000 //TX_MMIC +27 0x1000 //TX_PGA_0 +28 0x1000 //TX_PGA_1 +29 0x1000 //TX_PGA_2 +30 0x0000 //TX_PGA_3 +31 0x0000 //TX_PGA_4 +32 0x0000 //TX_PGA_5 +33 0x0000 //TX_MIC_PAIRS +34 0x0000 //TX_MIC_PAIRS_HS +35 0x0002 //TX_MICS_FOR_BF +36 0x0000 //TX_MIC_PAIRS_FORL1 +37 0x0002 //TX_MICS_OF_PAIR0 +38 0x0002 //TX_MICS_OF_PAIR1 +39 0x0002 //TX_MICS_OF_PAIR2 +40 0x0002 //TX_MICS_OF_PAIR3 +41 0x0000 //TX_MIC_DATA_SRC0 +42 0x0002 //TX_MIC_DATA_SRC1 +43 0x0001 //TX_MIC_DATA_SRC2 +44 0x0000 //TX_MIC_DATA_SRC3 +45 0x0000 //TX_MIC_PAIR_CH_04 +46 0x0000 //TX_MIC_PAIR_CH_05 +47 0x0000 //TX_MIC_PAIR_CH_10 +48 0x0000 //TX_MIC_PAIR_CH_11 +49 0x0000 //TX_MIC_PAIR_CH_12 +50 0x0000 //TX_MIC_PAIR_CH_13 +51 0x0000 //TX_MIC_PAIR_CH_14 +52 0x05DC //TX_HD_BIN_MASK +53 0x0010 //TX_HD_SUBAND_MASK +54 0x19A1 //TX_HD_FRAME_AVG_MASK +55 0x0320 //TX_HD_MIN_FRQ +56 0x1000 //TX_HD_ALPHA_PSD +57 0x1100 //TX_T_PHPR1 +58 0x0000 //TX_T_PHPR2 +59 0x0000 //TX_T_PTPR +60 0x0000 //TX_T_PNPR +61 0x0000 //TX_T_PAPR1 +62 0xEE6C //TX_T_PSDVAT +63 0x0800 //TX_CNT +64 0x4000 //TX_ANTI_HOWL_GAIN +65 0x0001 //TX_MICFORBFMARK_0 +66 0x0001 //TX_MICFORBFMARK_1 +67 0x0001 //TX_MICFORBFMARK_2 +68 0x0001 //TX_MICFORBFMARK_3 +69 0x0001 //TX_MICFORBFMARK_4 +70 0x0001 //TX_MICFORBFMARK_5 +71 0x0000 //TX_DIST2REF_10 +72 0x3A66 //TX_DIST2REF_11 +73 0x0000 //TX_DIST2REF2 +74 0x0000 //TX_DIST2REF_13 +75 0x0000 //TX_DIST2REF_14 +76 0x0000 //TX_DIST2REF_15 +77 0x0000 //TX_DIST2REF_20 +78 0x0000 //TX_DIST2REF_21 +79 0x0000 //TX_DIST2REF_22 +80 0x0000 //TX_DIST2REF_23 +81 0x0000 //TX_DIST2REF_24 +82 0x0000 //TX_DIST2REF_25 +83 0x0000 //TX_DIST2REF_30 +84 0x0000 //TX_DIST2REF_31 +85 0x0000 //TX_DIST2REF_32 +86 0x0000 //TX_DIST2REF_33 +87 0x0000 //TX_DIST2REF_34 +88 0x0000 //TX_DIST2REF_35 +89 0x0000 //TX_MIC_LOC_00 +90 0x0000 //TX_MIC_LOC_01 +91 0x0000 //TX_MIC_LOC_02 +92 0x0000 //TX_MIC_LOC_03 +93 0x0000 //TX_MIC_LOC_04 +94 0x0000 //TX_MIC_LOC_05 +95 0x0000 //TX_MIC_LOC_10 +96 0x0000 //TX_MIC_LOC_11 +97 0x0000 //TX_MIC_LOC_12 +98 0x0000 //TX_MIC_LOC_13 +99 0x0000 //TX_MIC_LOC_14 +100 0x0000 //TX_MIC_LOC_15 +101 0x0000 //TX_MIC_LOC_20 +102 0x0000 //TX_MIC_LOC_21 +103 0x0000 //TX_MIC_LOC_22 +104 0x0000 //TX_MIC_LOC_23 +105 0x0000 //TX_MIC_LOC_24 +106 0x0000 //TX_MIC_LOC_25 +107 0x0800 //TX_MIC_REFBLK_VOLUME +108 0x0AAC //TX_MIC_BLOCK_VOLUME +109 0x0000 //TX_INVERSE_MASK +110 0x0000 //TX_ADCS_MASK +111 0x04D0 //TX_ADCS_GAIN +112 0x4000 //TX_NFC_GAINFAC +113 0x0000 //TX_MAINMIC_BLKFACTOR +114 0x0000 //TX_REFMIC_BLKFACTOR +115 0x0000 //TX_BLMIC_BLKFACTOR +116 0x0000 //TX_BRMIC_BLKFACTOR +117 0x0031 //TX_MICBLK_START_BIN +118 0x0060 //TX_MICBLK_END_BIN +119 0x0015 //TX_MICBLK_FE_HOLD +120 0xFFF2 //TX_MICBLK_MR_EXP_TH +121 0xFFF2 //TX_MICBLK_LR_EXP_TH +122 0x0000 //TX_FENE_HOLD +123 0x4000 //TX_FE_ENER_TH_MTS +124 0x0004 //TX_FE_ENER_TH_EXP +125 0x6000 //TX_C_POST_FLT_MIC_MAINBLK +126 0x6000 //TX_C_POST_FLT_MIC_REFBLK +127 0x0010 //TX_MIC_BLOCK_N +128 0x7B02 //TX_A_HP +129 0x4000 //TX_B_PE +130 0x1800 //TX_THR_PITCH_DET_0 +131 0x1000 //TX_THR_PITCH_DET_1 +132 0x0800 //TX_THR_PITCH_DET_2 +133 0x0008 //TX_PITCH_BFR_LEN +134 0x0003 //TX_SBD_PITCH_DET +135 0x0050 //TX_TD_AEC_L +136 0x4000 //TX_MU0_UNP_TD_AEC +137 0x1000 //TX_MU0_PTD_TD_AEC +138 0x0000 //TX_PP_RESRV_0 +139 0x2A94 //TX_PP_RESRV_1 +140 0x55F0 //TX_PP_RESRV_2 +141 0x0000 //TX_PP_RESRV_3 +142 0x0000 //TX_PP_RESRV_4 +143 0x0000 //TX_PP_RESRV_5 +144 0x0000 //TX_PP_RESRV_6 +145 0x0000 //TX_PP_RESRV_7 +146 0x0028 //TX_TAIL_LENGTH +147 0x0800 //TX_AEC_REF_GAIN_0 +148 0x0800 //TX_AEC_REF_GAIN_1 +149 0x0800 //TX_AEC_REF_GAIN_2 +150 0x6000 //TX_EAD_THR +151 0x2000 //TX_THR_RE_EST +152 0x0100 //TX_MIN_EQ_RE_EST_0 +153 0x0100 //TX_MIN_EQ_RE_EST_1 +154 0x0100 //TX_MIN_EQ_RE_EST_2 +155 0x0200 //TX_MIN_EQ_RE_EST_3 +156 0x0200 //TX_MIN_EQ_RE_EST_4 +157 0x0200 //TX_MIN_EQ_RE_EST_5 +158 0x0200 //TX_MIN_EQ_RE_EST_6 +159 0x0200 //TX_MIN_EQ_RE_EST_7 +160 0x1000 //TX_MIN_EQ_RE_EST_8 +161 0x1000 //TX_MIN_EQ_RE_EST_9 +162 0x1000 //TX_MIN_EQ_RE_EST_10 +163 0x0400 //TX_MIN_EQ_RE_EST_11 +164 0x1000 //TX_MIN_EQ_RE_EST_12 +165 0x3000 //TX_LAMBDA_RE_EST +166 0x1000 //TX_LAMBDA_CB_NLE +167 0x0400 //TX_C_POST_FLT +168 0x4000 //TX_GAIN_NP +169 0x003C //TX_SE_HOLD_N +170 0x0046 //TX_DT_HOLD_N +171 0x03E8 //TX_DT2_HOLD_N +172 0x6666 //TX_AEC_RESRV_0 +173 0x0000 //TX_AEC_RESRV_1 +174 0x0014 //TX_AEC_RESRV_2 +175 0x0000 //TX_MIC_DELAY_LENGTH +176 0x0000 //TX_REF_DELAY_LENGTH +177 0x0000 //TX_ADD_LINEIN_GAINL +178 0x0000 //TX_ADD_LINEIN_GAINH +179 0x0000 //TX_MIN_EQ_RE_EST_14 +180 0x0000 //TX_DTD_THR1_8 +181 0x7FFF //TX_DTD_THR2_8 +182 0x0000 //TX_DTD_MIC_BLK2 +183 0x0008 //TX_FRQ_LIN_LEN +184 0x7FFF //TX_FRQ_AEC_LEN_RHO +185 0x6000 //TX_MU0_UNP_FRQ_AEC +186 0x4000 //TX_MU0_PTD_FRQ_AEC +187 0x000A //TX_MINENOISETH +188 0x0800 //TX_MU0_RE_EST +189 0x0001 //TX_AEC_NUM_CH +190 0x0000 //TX_BIGECHOATTENUATION_MAX +191 0x2000 //TX_A_POST_FLT_MICBLK +192 0x0000 //TX_BLKENERTH +193 0x0000 //TX_BLKENERHIGHTH +194 0x0000 //TX_NORMENERTH +195 0x0000 //TX_NORMENERHIGHTH +196 0x0000 //TX_NORMENERHIGHTHL +197 0x7000 //TX_DTD_THR1_0 +198 0x7000 //TX_DTD_THR1_1 +199 0x7000 //TX_DTD_THR1_2 +200 0x7F00 //TX_DTD_THR1_3 +201 0x7F00 //TX_DTD_THR1_4 +202 0x7F00 //TX_DTD_THR1_5 +203 0x7F00 //TX_DTD_THR1_6 +204 0x2000 //TX_DTD_THR2_0 +205 0x2000 //TX_DTD_THR2_1 +206 0x2000 //TX_DTD_THR2_2 +207 0x1000 //TX_DTD_THR2_3 +208 0x1000 //TX_DTD_THR2_4 +209 0x1000 //TX_DTD_THR2_5 +210 0x1000 //TX_DTD_THR2_6 +211 0x7FFF //TX_DTD_THR3 +212 0x0000 //TX_SPK_CUT_K +213 0x1B58 //TX_DT_CUT_K +214 0x0100 //TX_DT_CUT_THR +215 0x04EB //TX_COMFORT_G +216 0x01F4 //TX_POWER_YOUT_TH +217 0x4000 //TX_FDPFGAINECHO +218 0x0000 //TX_DTD_HD_THR +219 0x0000 //TX_SPK_CUT_K_S +220 0x0000 //TX_DTD_MIC_BLK +221 0x0400 //TX_ADPT_STRICT_L +222 0x0200 //TX_ADPT_STRICT_H +223 0x0000 //TX_RATIO_DT_L_TH_LOW +224 0x0000 //TX_RATIO_DT_H_TH_LOW +225 0x0000 //TX_RATIO_DT_L_TH_HIGH +226 0x0000 //TX_RATIO_DT_H_TH_HIGH +227 0x0000 //TX_RATIO_DT_L0_TH +228 0x2000 //TX_B_POST_FILT_ECHO_L +229 0x2000 //TX_B_POST_FILT_ECHO_H +230 0x0200 //TX_MIN_G_CTRL_ECHO +231 0x7FFF //TX_B_LESSCUT_RTO_ECHO +232 0x0000 //TX_EPD_OFFSET_00 +233 0x0000 //TX_EPD_OFFST_01 +234 0x0000 //TX_RATIO_DT_L0_TH_HIGH +235 0x3A98 //TX_RATIO_DT_H_TH_CUT +236 0x7FFF //TX_MIN_EQ_RE_EST_13 +237 0x0000 //TX_DTD_THR1_7 +238 0x0000 //TX_DTD_THR2_7 +239 0x0800 //TX_DT_RESRV_7 +240 0x0800 //TX_DT_RESRV_8 +241 0x0000 //TX_DT_RESRV_9 +242 0xF600 //TX_THR_SN_EST_0 +243 0xFA00 //TX_THR_SN_EST_1 +244 0xFB00 //TX_THR_SN_EST_2 +245 0xF800 //TX_THR_SN_EST_3 +246 0xFA00 //TX_THR_SN_EST_4 +247 0xF800 //TX_THR_SN_EST_5 +248 0xF800 //TX_THR_SN_EST_6 +249 0xF700 //TX_THR_SN_EST_7 +250 0x0000 //TX_DELTA_THR_SN_EST_0 +251 0x01A0 //TX_DELTA_THR_SN_EST_1 +252 0x0200 //TX_DELTA_THR_SN_EST_2 +253 0x0200 //TX_DELTA_THR_SN_EST_3 +254 0x0100 //TX_DELTA_THR_SN_EST_4 +255 0x0200 //TX_DELTA_THR_SN_EST_5 +256 0x0100 //TX_DELTA_THR_SN_EST_6 +257 0x0200 //TX_DELTA_THR_SN_EST_7 +258 0x4000 //TX_LAMBDA_NN_EST_0 +259 0x5000 //TX_LAMBDA_NN_EST_1 +260 0x4000 //TX_LAMBDA_NN_EST_2 +261 0x4000 //TX_LAMBDA_NN_EST_3 +262 0x4000 //TX_LAMBDA_NN_EST_4 +263 0x4000 //TX_LAMBDA_NN_EST_5 +264 0x4000 //TX_LAMBDA_NN_EST_6 +265 0x4000 //TX_LAMBDA_NN_EST_7 +266 0x0400 //TX_N_SN_EST +267 0x001E //TX_INBEAM_T +268 0x0041 //TX_INBEAMHOLDT +269 0x2000 //TX_G_STRICT +270 0x0000 //TX_EQ_THR_BF +271 0x799A //TX_LAMBDA_EQ_BF +272 0x1000 //TX_NE_RTO_TH +273 0x1000 //TX_NE_RTO_TH_L +274 0x2000 //TX_MAINREFRTOH_TH_H +275 0x1400 //TX_MAINREFRTOH_TH_L +276 0x2000 //TX_MAINREFRTO_TH_H +277 0x1400 //TX_MAINREFRTO_TH_L +278 0x0000 //TX_MAINREFRTO_TH_EQ +279 0x1000 //TX_B_POST_FLT_0 +280 0x4000 //TX_B_POST_FLT_1 +281 0x0018 //TX_NS_LVL_CTRL_0 +282 0x0019 //TX_NS_LVL_CTRL_1 +283 0x0018 //TX_NS_LVL_CTRL_2 +284 0x0019 //TX_NS_LVL_CTRL_3 +285 0x001A //TX_NS_LVL_CTRL_4 +286 0x001E //TX_NS_LVL_CTRL_5 +287 0x001C //TX_NS_LVL_CTRL_6 +288 0x001C //TX_NS_LVL_CTRL_7 +289 0x000E //TX_MIN_GAIN_S_0 +290 0x0012 //TX_MIN_GAIN_S_1 +291 0x0012 //TX_MIN_GAIN_S_2 +292 0x0012 //TX_MIN_GAIN_S_3 +293 0x0018 //TX_MIN_GAIN_S_4 +294 0x0018 //TX_MIN_GAIN_S_5 +295 0x0018 //TX_MIN_GAIN_S_6 +296 0x0018 //TX_MIN_GAIN_S_7 +297 0x5000 //TX_NMOS_SUP +298 0x0000 //TX_NS_MAX_PRI_SNR_TH +299 0x0000 //TX_NMOS_SUP_MENSA +300 0x7FFF //TX_SNRI_SUP_0 +301 0x5000 //TX_SNRI_SUP_1 +302 0x4000 //TX_SNRI_SUP_2 +303 0x4000 //TX_SNRI_SUP_3 +304 0x4000 //TX_SNRI_SUP_4 +305 0x4000 //TX_SNRI_SUP_5 +306 0x4000 //TX_SNRI_SUP_6 +307 0x4000 //TX_SNRI_SUP_7 +308 0x4000 //TX_THR_LFNS +309 0x0018 //TX_G_LFNS +310 0x09C4 //TX_GAIN0_NTH +311 0x000A //TX_MUSIC_MORENS +312 0x7FFF //TX_A_POST_FILT_0 +313 0x2000 //TX_A_POST_FILT_1 +314 0x7000 //TX_A_POST_FILT_S_0 +315 0x3000 //TX_A_POST_FILT_S_1 +316 0x3000 //TX_A_POST_FILT_S_2 +317 0x2000 //TX_A_POST_FILT_S_3 +318 0x7000 //TX_A_POST_FILT_S_4 +319 0x7000 //TX_A_POST_FILT_S_5 +320 0x7000 //TX_A_POST_FILT_S_6 +321 0x7000 //TX_A_POST_FILT_S_7 +322 0x1000 //TX_B_POST_FILT_0 +323 0x4000 //TX_B_POST_FILT_1 +324 0x4000 //TX_B_POST_FILT_2 +325 0x4000 //TX_B_POST_FILT_3 +326 0x4000 //TX_B_POST_FILT_4 +327 0x4000 //TX_B_POST_FILT_5 +328 0x5000 //TX_B_POST_FILT_6 +329 0x4000 //TX_B_POST_FILT_7 +330 0x4000 //TX_B_LESSCUT_RTO_S_0 +331 0x6000 //TX_B_LESSCUT_RTO_S_1 +332 0x6000 //TX_B_LESSCUT_RTO_S_2 +333 0x6000 //TX_B_LESSCUT_RTO_S_3 +334 0x7FFF //TX_B_LESSCUT_RTO_S_4 +335 0x6000 //TX_B_LESSCUT_RTO_S_5 +336 0x6000 //TX_B_LESSCUT_RTO_S_6 +337 0x7FFF //TX_B_LESSCUT_RTO_S_7 +338 0x7C29 //TX_LAMBDA_PFILT +339 0x7C29 //TX_LAMBDA_PFILT_S_0 +340 0x7C29 //TX_LAMBDA_PFILT_S_1 +341 0x7C29 //TX_LAMBDA_PFILT_S_2 +342 0x7C29 //TX_LAMBDA_PFILT_S_3 +343 0x7C29 //TX_LAMBDA_PFILT_S_4 +344 0x7C29 //TX_LAMBDA_PFILT_S_5 +345 0x7C29 //TX_LAMBDA_PFILT_S_6 +346 0x7C29 //TX_LAMBDA_PFILT_S_7 +347 0x0200 //TX_K_PEPPER +348 0x0600 //TX_A_PEPPER +349 0x1D4C //TX_K_PEPPER_HF +350 0x0400 //TX_A_PEPPER_HF +351 0x0001 //TX_HMNC_BST_FLG +352 0x4000 //TX_HMNC_BST_THR +353 0x0800 //TX_DT_BINVAD_TH_0 +354 0x0800 //TX_DT_BINVAD_TH_1 +355 0x0800 //TX_DT_BINVAD_TH_2 +356 0x0800 //TX_DT_BINVAD_TH_3 +357 0x0000 //TX_DT_BINVAD_ENDF +358 0x1000 //TX_C_POST_FLT_DT +359 0x7FFF //TX_NS_B_POST_FLT_LESSCUT +360 0x0100 //TX_DT_BOOST +361 0x0000 //TX_BF_SGRAD_FLG +362 0x0005 //TX_BF_DVG_TH +363 0x001E //TX_SN_C_F +364 0x0000 //TX_K_APT +365 0x0001 //TX_NOISEDET +366 0x0190 //TX_NDETCT +367 0x000A //TX_NOISE_TH_0 +368 0x7FFF //TX_NOISE_TH_0_2 +369 0x7FFF //TX_NOISE_TH_0_3 +370 0x0139 //TX_NOISE_TH_1 +371 0x0479 //TX_NOISE_TH_2 +372 0x2328 //TX_NOISE_TH_3 +373 0x4422 //TX_NOISE_TH_4 +374 0x5586 //TX_NOISE_TH_5 +375 0x4425 //TX_NOISE_TH_5_2 +376 0x0032 //TX_NOISE_TH_5_3 +377 0x4E20 //TX_NOISE_TH_5_4 +378 0x21E8 //TX_NOISE_TH_6 +379 0x0014 //TX_MINENOISE_TH +380 0xD508 //TX_MORENS_TFMASK_TH +381 0x0001 //TX_DRC_QUIET_FLOOR +382 0x6D60 //TX_RATIODTL_CUT_TH +383 0x0DAC //TX_DT_CUT_K1 +384 0x00A5 //TX_OUT_ENER_S_TH_CLEAN +385 0x00A5 //TX_OUT_ENER_S_TH_LESSCLEAN +386 0x00A5 //TX_OUT_ENER_S_TH_NOISY +387 0x0029 //TX_OUT_ENER_TH_NOISE +388 0x00CE //TX_OUT_ENER_TH_SPEECH +389 0x2000 //TX_SN_NPB_GAIN +390 0x0000 //TX_NN_NPB_GAIN +391 0x3000 //TX_POST_MASK_SUP_HSNE +392 0x07D0 //TX_TAIL_DET_TH +393 0x4000 //TX_B_LESSCUT_RTO_WTA +394 0x0000 //TX_MEL_G_R +395 0x0080 //TX_SUPHIGH_TH +396 0x0500 //TX_MASK_G_R +397 0x0002 //TX_EXTRA_NS_L +398 0x1800 //TX_C_POST_FLT_MASK +399 0x7FFF //TX_A_POST_FLT_WNS +400 0x0148 //TX_MIN_G_LOW300HZ +401 0x0004 //TX_MAXLEVEL_CNG +402 0x00B4 //TX_STN_NOISE_TH +403 0x4000 //TX_POST_MASK_SUP +404 0x7FFF //TX_POST_MASK_ADJUST +405 0x00C8 //TX_NS_ENOISE_MIC0_TH +406 0x0014 //TX_MINENOISE_MIC0_TH +407 0x012C //TX_MINENOISE_MIC0_S_TH +408 0x4900 //TX_MIN_G_CTRL_SSNS +409 0x1000 //TX_METAL_RTO_THR +410 0x0FA0 //TX_NS_FP_K_METAL +411 0x3A98 //TX_NOISEDET_BOOST_TH +412 0x0FA0 //TX_NSMOOTH_TH +413 0x0000 //TX_NS_RESRV_8 +414 0x1800 //TX_RHO_UPB +415 0x2328 //TX_N_HOLD_HS +416 0x006E //TX_N_RHO_BFR0 +417 0x7FFF //TX_LAMBDA_ARSP_EST +418 0x0100 //TX_EXTRA_GAIN_MICBLOCK +419 0x0333 //TX_THR_STD_NSR +420 0x019A //TX_THR_STD_PLH +421 0x03E8 //TX_N_HOLD_STD +422 0x0066 //TX_THR_STD_RHO +423 0x2800 //TX_BF_RESET_THR_HS +424 0x0CCD //TX_SB_RTO_MEAN_TH +425 0x0300 //TX_SB_RHO_MEAN_TH_NTALK +426 0x1C00 //TX_SB_RTO_MEAN_TH_ABN +427 0x2EE0 //TX_SB_RTO_MEAN_TH_RUB +428 0x0000 //TX_WTA_EN_RTO_TH +429 0x1400 //TX_TOP_ENER_TH_F +430 0x0100 //TX_DESIRED_TALK_HOLDT +431 0x0800 //TX_MIC_BLOCK_FACTOR +432 0x0000 //TX_NSEST_BFRLRNRDC +433 0x0000 //TX_THR_POST_FLT_HS +434 0x0010 //TX_HS_VAD_BIN +435 0x2666 //TX_THR_VAD_HS +436 0x2CCD //TX_MEAN_RTO_MIN_TH2 +437 0x0032 //TX_SILENCE_T +438 0x0000 //TX_A_POST_FLT_WTA +439 0x799A //TX_LAMBDA_PFLT_WTA +440 0x05A8 //TX_SB_RHO_MEAN2_TH +441 0x0384 //TX_SB_RHO_MEAN3_TH +442 0x0000 //TX_HS_RESRV_4 +443 0x0000 //TX_HS_RESRV_5 +444 0x0001 //TX_DOA_VAD_THR_1 +445 0x003C //TX_DOA_VAD_THR_2 +446 0x0028 //TX_DOA_VAD_THR1_0 +447 0x0028 //TX_DOA_VAD_THR1_1 +448 0x0000 //TX_SRC_DOA_RNG_LOW_0A +449 0x001E //TX_SRC_DOA_RNG_HIGH_0A +450 0x005A //TX_DFLT_SRC_DOA_0A +451 0x0000 //TX_SRC_DOA_RNG_LOW_0B +452 0x0000 //TX_SRC_DOA_RNG_HIGH_0B +453 0x0000 //TX_DFLT_SRC_DOA_0B +454 0x0000 //TX_SRC_DOA_RNG_LOW_0C +455 0x0000 //TX_SRC_DOA_RNG_HIGH_0C +456 0x0000 //TX_DFLT_SRC_DOA_0C +457 0x0000 //TX_SRC_DOA_RNG_LOW_0D +458 0x0000 //TX_SRC_DOA_RNG_HIGH_0D +459 0x0000 //TX_DFLT_SRC_DOA_0D +460 0x0000 //TX_SRC_DOA_RNG_LOW_1A +461 0x00B4 //TX_SRC_DOA_RNG_HIGH_1A +462 0x005A //TX_DFLT_SRC_DOA_1A +463 0x0000 //TX_SRC_DOA_RNG_LOW_1B +464 0x00B4 //TX_SRC_DOA_RNG_HIGH_1B +465 0x005A //TX_DFLT_SRC_DOA_1B +466 0x0000 //TX_SRC_DOA_RNG_LOW_1C +467 0x00B4 //TX_SRC_DOA_RNG_HIGH_1C +468 0x005A //TX_DFLT_SRC_DOA_1C +469 0x0000 //TX_SRC_DOA_RNG_LOW_1D +470 0x00B4 //TX_SRC_DOA_RNG_HIGH_1D +471 0x005A //TX_DFLT_SRC_DOA_1D +472 0x0100 //TX_BF_HOLDOFF_T +473 0x7FFF //TX_DOA_COST_FACTOR +474 0x0D9A //TX_MAINTOREFR_TH0 +475 0x071C //TX_DOA_TRK_THR +476 0x012C //TX_DOA_TRACK_HT +477 0x0200 //TX_N1_HOLD_HF +478 0x0100 //TX_N2_HOLD_HF +479 0x2A3D //TX_BF_RESET_THR_HF +480 0x7333 //TX_DOA_SMOOTH +481 0x0800 //TX_MU_BF +482 0x0800 //TX_BF_MU_LF_B2 +483 0x0040 //TX_BF_FC_END_BIN_B2 +484 0x0020 //TX_BF_FC_END_BIN +485 0x0000 //TX_HF_RESRV_25 +486 0x0000 //TX_HF_RESRV_26 +487 0x0007 //TX_N_DOA_SEED +488 0x0001 //TX_FINE_DOA_SEARCH_FLG +489 0x0000 //TX_HF_RESRV_27 +490 0x038E //TX_DLT_SRC_DOA_RNG +491 0x0200 //TX_BF_MU_LF +492 0x0000 //TX_DFLT_SRC_LOC_0 +493 0x7FFF //TX_DFLT_SRC_LOC_1 +494 0x0000 //TX_DFLT_SRC_LOC_2 +495 0x038E //TX_DOA_TRACK_VADTH +496 0x0000 //TX_DOA_TRACK_NEW +497 0x0280 //TX_NOR_OFF_THR +498 0x7C00 //TX_MORE_ON_700HZ_THR +499 0x0200 //TX_MU_BF_ADPT_NS +500 0x0000 //TX_ADAPT_LEN +501 0x6666 //TX_MORE_SNS +502 0x0000 //TX_NOR_OFF_TH1 +503 0x0000 //TX_WIDE_MASK_TH +504 0xD333 //TX_SUBSNRATIOHIGH4MEANBCK_THR +505 0x6000 //TX_C_POST_FLT_CUT +506 0x2000 //TX_RADIODTLV +507 0x0320 //TX_POWER_LINEIN_TH +508 0x0014 //TX_FE_VADCOUNT_TH_FC +509 0x000A //TX_ECHO_SUPP_FC +510 0x0C80 //TX_ECHO_TH +511 0x6666 //TX_MIC_TO_BFGAIN +512 0x0000 //TX_MICTOBFGAIN0 +513 0x0000 //TX_FASTMUE_TH +514 0x3000 //TX_DEREVERB_LF_MU +515 0x34CD //TX_DEREVERB_HF_MU +516 0x0007 //TX_DEREVERB_DELAY +517 0x0004 //TX_DEREVERB_COEF_LEN +518 0x0003 //TX_DEREVERB_DNR +519 0x0000 //TX_DEREVERB_ALPHA +520 0x0000 //TX_DEREVERB_BETA +521 0x0000 //TX_GSC_RTOL_TH +522 0x0000 //TX_GSC_RTOH_TH +523 0x7E2C //TX_WIDE2_MEANHTH +524 0x0000 //TX_DR_RESRV_5 +525 0x0000 //TX_DR_RESRV_6 +526 0x0000 //TX_DR_RESRV_7 +527 0x0000 //TX_DR_RESRV_8 +528 0x1333 //TX_WIND_MARK_TH +529 0x399A //TX_CORR_THR +530 0x0004 //TX_SNR_THR +531 0x0010 //TX_ENGY_THR +532 0x1770 //TX_CORR_HIGH_TH +533 0x6000 //TX_ENGY_THR_2 +534 0x3400 //TX_MEAN_RTO_THR +535 0x0028 //TX_WNS_ENOISE_MIC0_TH +536 0x3000 //TX_RATIOMICL_TH +537 0x7FFF //TX_CALIG_HS +538 0x0000 //TX_LVL_CTRL +539 0x0010 //TX_WIND_SUPRTO +540 0x0014 //TX_WNS_MIN_G +541 0x0600 //TX_WNS_B_POST_FLT +542 0x3000 //TX_RATIOMICH_TH +543 0xD120 //TX_WIND_INBEAM_L_TH +544 0x0FA0 //TX_WIND_INBEAM_H_TH +545 0x2000 //TX_WNS_RESRV_0 +546 0x59D8 //TX_WNS_RESRV_1 +547 0x0200 //TX_WNS_RESRV_2 +548 0x0000 //TX_WNS_RESRV_3 +549 0x0000 //TX_WNS_RESRV_4 +550 0x0000 //TX_WNS_RESRV_5 +551 0x0000 //TX_WNS_RESRV_6 +552 0x0000 //TX_BVE_NOISE_FLOOR_0 +553 0x0070 //TX_BVE_NOISE_FLOOR_1 +554 0x0070 //TX_BVE_NOISE_FLOOR_2 +555 0x0010 //TX_BVE_NOISE_FLOOR_3 +556 0x0070 //TX_BVE_NOISE_FLOOR_4 +557 0x00B0 //TX_BVE_NOISE_FLOOR_5 +558 0x0E66 //TX_BVE_NOISE_FLOOR_6 +559 0x0050 //TX_BVE_NOISE_FLOOR_7 +560 0x770A //TX_BVE_NOISE_FLOOR_8 +561 0x0000 //TX_BVE_NOISE_FLOOR_9 +562 0x0000 //TX_BVE_IN_N +563 0x0000 //TX_BVE_OUT_N +564 0x0000 //TX_BVE_MICALPHA_DOWN +565 0x0000 //TX_PB_RESRV_1 +566 0x0030 //TX_FDEQ_SUBNUM +567 0x5C54 //TX_FDEQ_GAIN_0 +568 0x5048 //TX_FDEQ_GAIN_1 +569 0x4C4C //TX_FDEQ_GAIN_2 +570 0x474A //TX_FDEQ_GAIN_3 +571 0x473F //TX_FDEQ_GAIN_4 +572 0x4245 //TX_FDEQ_GAIN_5 +573 0x4B53 //TX_FDEQ_GAIN_6 +574 0x564A //TX_FDEQ_GAIN_7 +575 0x3D3A //TX_FDEQ_GAIN_8 +576 0x3838 //TX_FDEQ_GAIN_9 +577 0x3836 //TX_FDEQ_GAIN_10 +578 0x3633 //TX_FDEQ_GAIN_11 +579 0x3838 //TX_FDEQ_GAIN_12 +580 0x4048 //TX_FDEQ_GAIN_13 +581 0x4848 //TX_FDEQ_GAIN_14 +582 0x4848 //TX_FDEQ_GAIN_15 +583 0x4848 //TX_FDEQ_GAIN_16 +584 0x4848 //TX_FDEQ_GAIN_17 +585 0x4848 //TX_FDEQ_GAIN_18 +586 0x4848 //TX_FDEQ_GAIN_19 +587 0x4848 //TX_FDEQ_GAIN_20 +588 0x4848 //TX_FDEQ_GAIN_21 +589 0x4848 //TX_FDEQ_GAIN_22 +590 0x4848 //TX_FDEQ_GAIN_23 +591 0x0202 //TX_FDEQ_BIN_0 +592 0x0104 //TX_FDEQ_BIN_1 +593 0x0502 //TX_FDEQ_BIN_2 +594 0x0202 //TX_FDEQ_BIN_3 +595 0x0504 //TX_FDEQ_BIN_4 +596 0x0708 //TX_FDEQ_BIN_5 +597 0x0808 //TX_FDEQ_BIN_6 +598 0x050E //TX_FDEQ_BIN_7 +599 0x0B0C //TX_FDEQ_BIN_8 +600 0x0F0F //TX_FDEQ_BIN_9 +601 0x0F0F //TX_FDEQ_BIN_10 +602 0x0F28 //TX_FDEQ_BIN_11 +603 0x0611 //TX_FDEQ_BIN_12 +604 0x0000 //TX_FDEQ_BIN_13 +605 0x0000 //TX_FDEQ_BIN_14 +606 0x0000 //TX_FDEQ_BIN_15 +607 0x0000 //TX_FDEQ_BIN_16 +608 0x0000 //TX_FDEQ_BIN_17 +609 0x0000 //TX_FDEQ_BIN_18 +610 0x0000 //TX_FDEQ_BIN_19 +611 0x0000 //TX_FDEQ_BIN_20 +612 0x0000 //TX_FDEQ_BIN_21 +613 0x0000 //TX_FDEQ_BIN_22 +614 0x0000 //TX_FDEQ_BIN_23 +615 0x0000 //TX_FDEQ_PADDING +616 0x0030 //TX_PREEQ_SUBNUM_MIC0 +617 0x4848 //TX_PREEQ_GAIN_MIC0_0 +618 0x4848 //TX_PREEQ_GAIN_MIC0_1 +619 0x4848 //TX_PREEQ_GAIN_MIC0_2 +620 0x4848 //TX_PREEQ_GAIN_MIC0_3 +621 0x4848 //TX_PREEQ_GAIN_MIC0_4 +622 0x4848 //TX_PREEQ_GAIN_MIC0_5 +623 0x4848 //TX_PREEQ_GAIN_MIC0_6 +624 0x4848 //TX_PREEQ_GAIN_MIC0_7 +625 0x4848 //TX_PREEQ_GAIN_MIC0_8 +626 0x4848 //TX_PREEQ_GAIN_MIC0_9 +627 0x4848 //TX_PREEQ_GAIN_MIC0_10 +628 0x4848 //TX_PREEQ_GAIN_MIC0_11 +629 0x4848 //TX_PREEQ_GAIN_MIC0_12 +630 0x4848 //TX_PREEQ_GAIN_MIC0_13 +631 0x4848 //TX_PREEQ_GAIN_MIC0_14 +632 0x4848 //TX_PREEQ_GAIN_MIC0_15 +633 0x4848 //TX_PREEQ_GAIN_MIC0_16 +634 0x4848 //TX_PREEQ_GAIN_MIC0_17 +635 0x4848 //TX_PREEQ_GAIN_MIC0_18 +636 0x4848 //TX_PREEQ_GAIN_MIC0_19 +637 0x4848 //TX_PREEQ_GAIN_MIC0_20 +638 0x4848 //TX_PREEQ_GAIN_MIC0_21 +639 0x4848 //TX_PREEQ_GAIN_MIC0_22 +640 0x4848 //TX_PREEQ_GAIN_MIC0_23 +641 0x251A //TX_PREEQ_BIN_MIC0_0 +642 0x0F0F //TX_PREEQ_BIN_MIC0_1 +643 0x0C0C //TX_PREEQ_BIN_MIC0_2 +644 0x0C0F //TX_PREEQ_BIN_MIC0_3 +645 0x0F0F //TX_PREEQ_BIN_MIC0_4 +646 0x0F09 //TX_PREEQ_BIN_MIC0_5 +647 0x0909 //TX_PREEQ_BIN_MIC0_6 +648 0x0908 //TX_PREEQ_BIN_MIC0_7 +649 0x0700 //TX_PREEQ_BIN_MIC0_8 +650 0x0000 //TX_PREEQ_BIN_MIC0_9 +651 0x0000 //TX_PREEQ_BIN_MIC0_10 +652 0x0000 //TX_PREEQ_BIN_MIC0_11 +653 0x0000 //TX_PREEQ_BIN_MIC0_12 +654 0x0000 //TX_PREEQ_BIN_MIC0_13 +655 0x0000 //TX_PREEQ_BIN_MIC0_14 +656 0x0000 //TX_PREEQ_BIN_MIC0_15 +657 0x0000 //TX_PREEQ_BIN_MIC0_16 +658 0x0000 //TX_PREEQ_BIN_MIC0_17 +659 0x0000 //TX_PREEQ_BIN_MIC0_18 +660 0x0000 //TX_PREEQ_BIN_MIC0_19 +661 0x0000 //TX_PREEQ_BIN_MIC0_20 +662 0x0000 //TX_PREEQ_BIN_MIC0_21 +663 0x0000 //TX_PREEQ_BIN_MIC0_22 +664 0x0000 //TX_PREEQ_BIN_MIC0_23 +665 0x0030 //TX_PREEQ_SUBNUM_MIC1 +666 0x4848 //TX_PREEQ_GAIN_MIC1_0 +667 0x4848 //TX_PREEQ_GAIN_MIC1_1 +668 0x4848 //TX_PREEQ_GAIN_MIC1_2 +669 0x4848 //TX_PREEQ_GAIN_MIC1_3 +670 0x4848 //TX_PREEQ_GAIN_MIC1_4 +671 0x4848 //TX_PREEQ_GAIN_MIC1_5 +672 0x4848 //TX_PREEQ_GAIN_MIC1_6 +673 0x484A //TX_PREEQ_GAIN_MIC1_7 +674 0x4A4B //TX_PREEQ_GAIN_MIC1_8 +675 0x4C4E //TX_PREEQ_GAIN_MIC1_9 +676 0x4E4F //TX_PREEQ_GAIN_MIC1_10 +677 0x5052 //TX_PREEQ_GAIN_MIC1_11 +678 0x5454 //TX_PREEQ_GAIN_MIC1_12 +679 0x5454 //TX_PREEQ_GAIN_MIC1_13 +680 0x4848 //TX_PREEQ_GAIN_MIC1_14 +681 0x4848 //TX_PREEQ_GAIN_MIC1_15 +682 0x4848 //TX_PREEQ_GAIN_MIC1_16 +683 0x4848 //TX_PREEQ_GAIN_MIC1_17 +684 0x4848 //TX_PREEQ_GAIN_MIC1_18 +685 0x4848 //TX_PREEQ_GAIN_MIC1_19 +686 0x4848 //TX_PREEQ_GAIN_MIC1_20 +687 0x4848 //TX_PREEQ_GAIN_MIC1_21 +688 0x4848 //TX_PREEQ_GAIN_MIC1_22 +689 0x4848 //TX_PREEQ_GAIN_MIC1_23 +690 0x0202 //TX_PREEQ_BIN_MIC1_0 +691 0x0203 //TX_PREEQ_BIN_MIC1_1 +692 0x0303 //TX_PREEQ_BIN_MIC1_2 +693 0x0304 //TX_PREEQ_BIN_MIC1_3 +694 0x0405 //TX_PREEQ_BIN_MIC1_4 +695 0x0506 //TX_PREEQ_BIN_MIC1_5 +696 0x0708 //TX_PREEQ_BIN_MIC1_6 +697 0x090A //TX_PREEQ_BIN_MIC1_7 +698 0x0B0C //TX_PREEQ_BIN_MIC1_8 +699 0x0D0E //TX_PREEQ_BIN_MIC1_9 +700 0x0F10 //TX_PREEQ_BIN_MIC1_10 +701 0x1011 //TX_PREEQ_BIN_MIC1_11 +702 0x1104 //TX_PREEQ_BIN_MIC1_12 +703 0x101B //TX_PREEQ_BIN_MIC1_13 +704 0x0000 //TX_PREEQ_BIN_MIC1_14 +705 0x0000 //TX_PREEQ_BIN_MIC1_15 +706 0x0000 //TX_PREEQ_BIN_MIC1_16 +707 0x0000 //TX_PREEQ_BIN_MIC1_17 +708 0x0000 //TX_PREEQ_BIN_MIC1_18 +709 0x0000 //TX_PREEQ_BIN_MIC1_19 +710 0x0000 //TX_PREEQ_BIN_MIC1_20 +711 0x0000 //TX_PREEQ_BIN_MIC1_21 +712 0x0000 //TX_PREEQ_BIN_MIC1_22 +713 0x0000 //TX_PREEQ_BIN_MIC1_23 +714 0x0030 //TX_PREEQ_SUBNUM_MIC2 +715 0x4848 //TX_PREEQ_GAIN_MIC2_0 +716 0x4848 //TX_PREEQ_GAIN_MIC2_1 +717 0x4848 //TX_PREEQ_GAIN_MIC2_2 +718 0x4848 //TX_PREEQ_GAIN_MIC2_3 +719 0x4848 //TX_PREEQ_GAIN_MIC2_4 +720 0x4848 //TX_PREEQ_GAIN_MIC2_5 +721 0x4848 //TX_PREEQ_GAIN_MIC2_6 +722 0x4848 //TX_PREEQ_GAIN_MIC2_7 +723 0x4848 //TX_PREEQ_GAIN_MIC2_8 +724 0x4848 //TX_PREEQ_GAIN_MIC2_9 +725 0x4848 //TX_PREEQ_GAIN_MIC2_10 +726 0x4848 //TX_PREEQ_GAIN_MIC2_11 +727 0x4848 //TX_PREEQ_GAIN_MIC2_12 +728 0x4848 //TX_PREEQ_GAIN_MIC2_13 +729 0x4848 //TX_PREEQ_GAIN_MIC2_14 +730 0x4848 //TX_PREEQ_GAIN_MIC2_15 +731 0x4848 //TX_PREEQ_GAIN_MIC2_16 +732 0x4848 //TX_PREEQ_GAIN_MIC2_17 +733 0x4848 //TX_PREEQ_GAIN_MIC2_18 +734 0x4848 //TX_PREEQ_GAIN_MIC2_19 +735 0x4848 //TX_PREEQ_GAIN_MIC2_20 +736 0x4848 //TX_PREEQ_GAIN_MIC2_21 +737 0x4848 //TX_PREEQ_GAIN_MIC2_22 +738 0x4848 //TX_PREEQ_GAIN_MIC2_23 +739 0x0608 //TX_PREEQ_BIN_MIC2_0 +740 0x0808 //TX_PREEQ_BIN_MIC2_1 +741 0x0808 //TX_PREEQ_BIN_MIC2_2 +742 0x0808 //TX_PREEQ_BIN_MIC2_3 +743 0x0808 //TX_PREEQ_BIN_MIC2_4 +744 0x0808 //TX_PREEQ_BIN_MIC2_5 +745 0x0808 //TX_PREEQ_BIN_MIC2_6 +746 0x0808 //TX_PREEQ_BIN_MIC2_7 +747 0x0808 //TX_PREEQ_BIN_MIC2_8 +748 0x0808 //TX_PREEQ_BIN_MIC2_9 +749 0x0808 //TX_PREEQ_BIN_MIC2_10 +750 0x0808 //TX_PREEQ_BIN_MIC2_11 +751 0x0808 //TX_PREEQ_BIN_MIC2_12 +752 0x0808 //TX_PREEQ_BIN_MIC2_13 +753 0x0808 //TX_PREEQ_BIN_MIC2_14 +754 0x0200 //TX_PREEQ_BIN_MIC2_15 +755 0x0000 //TX_PREEQ_BIN_MIC2_16 +756 0x0000 //TX_PREEQ_BIN_MIC2_17 +757 0x0000 //TX_PREEQ_BIN_MIC2_18 +758 0x0000 //TX_PREEQ_BIN_MIC2_19 +759 0x0000 //TX_PREEQ_BIN_MIC2_20 +760 0x0000 //TX_PREEQ_BIN_MIC2_21 +761 0x0000 //TX_PREEQ_BIN_MIC2_22 +762 0x0000 //TX_PREEQ_BIN_MIC2_23 +763 0x0006 //TX_MASKING_ABILITY +764 0x0800 //TX_NND_WEIGHT +765 0x0062 //TX_MIC_CALIBRATION_0 +766 0x0062 //TX_MIC_CALIBRATION_1 +767 0x0062 //TX_MIC_CALIBRATION_2 +768 0x0062 //TX_MIC_CALIBRATION_3 +769 0x0046 //TX_MIC_PWR_BIAS_0 +770 0x0046 //TX_MIC_PWR_BIAS_1 +771 0x0046 //TX_MIC_PWR_BIAS_2 +772 0x0046 //TX_MIC_PWR_BIAS_3 +773 0x0000 //TX_GAIN_LIMIT_0 +774 0x0000 //TX_GAIN_LIMIT_1 +775 0x0006 //TX_GAIN_LIMIT_2 +776 0x0007 //TX_GAIN_LIMIT_3 +777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN +778 0x7FDE //TX_BVE_VAD0_ALPHAUP +779 0x7F3A //TX_BVE_VAD0_ALPHADOWN +780 0x2000 //TX_BVE_GAINWEIGHT_NOFEVADLI +781 0x7F5B //TX_BVE_FEVADLI_ALPHA +782 0x7F19 //TX_BVE_NOVAD0_ALPHAUP +783 0x1000 //TX_TDDRC_ALPHA_UP_01 +784 0x1000 //TX_TDDRC_ALPHA_UP_02 +785 0x1000 //TX_TDDRC_ALPHA_UP_03 +786 0x1000 //TX_TDDRC_ALPHA_UP_04 +787 0x7EB8 //TX_TDDRC_ALPHA_DWN_01 +788 0x7EB8 //TX_TDDRC_ALPHA_DWN_02 +789 0x7EB8 //TX_TDDRC_ALPHA_DWN_03 +790 0x7EB8 //TX_TDDRC_ALPHA_DWN_04 +791 0x7FFF //TX_TDDRC_TD_DRC_LIMIT +792 0x0800 //TX_TDDRC_POST_LIMIT_GAIN +793 0x0000 //TX_TDDRC_RESRV_0 +794 0x0000 //TX_TDDRC_RESRV_1 +795 0x0018 //TX_FDDRC_BAND_MARGIN_0 +796 0x0030 //TX_FDDRC_BAND_MARGIN_1 +797 0x0050 //TX_FDDRC_BAND_MARGIN_2 +798 0x0080 //TX_FDDRC_BAND_MARGIN_3 +799 0x0007 //TX_FDDRC_BLOCK_EXP +800 0x5000 //TX_FDDRC_THRD_2_0 +801 0x5000 //TX_FDDRC_THRD_2_1 +802 0x5000 //TX_FDDRC_THRD_2_2 +803 0x5000 //TX_FDDRC_THRD_2_3 +804 0x6400 //TX_FDDRC_THRD_3_0 +805 0x6400 //TX_FDDRC_THRD_3_1 +806 0x6400 //TX_FDDRC_THRD_3_2 +807 0x6400 //TX_FDDRC_THRD_3_3 +808 0x2000 //TX_FDDRC_SLANT_0_0 +809 0x2000 //TX_FDDRC_SLANT_0_1 +810 0x2000 //TX_FDDRC_SLANT_0_2 +811 0x2000 //TX_FDDRC_SLANT_0_3 +812 0x5333 //TX_FDDRC_SLANT_1_0 +813 0x5333 //TX_FDDRC_SLANT_1_1 +814 0x5333 //TX_FDDRC_SLANT_1_2 +815 0x5333 //TX_FDDRC_SLANT_1_3 +816 0x0010 //TX_DEADMIC_SILENCE_TH +817 0x0600 //TX_MIC_DEGRADE_TH +818 0x0078 //TX_DEADMIC_CNT +819 0x0078 //TX_MIC_DEGRADE_CNT +820 0x0000 //TX_FDDRC_RESRV_4 +821 0x0000 //TX_FDDRC_RESRV_5 +822 0x0000 //TX_FDDRC_RESRV_6 +823 0x7FFF //TX_KS_NOISEPASTE_FACTOR +824 0x0001 //TX_KS_CONFIG +825 0x7FFF //TX_KS_GAIN_MIN +826 0x0000 //TX_KS_RESRV_0 +827 0x0000 //TX_KS_RESRV_1 +828 0x0000 //TX_KS_RESRV_2 +829 0x7C00 //TX_LAMBDA_PKA_FP +830 0x2000 //TX_TPKA_FP +831 0x0080 //TX_MIN_G_FP +832 0x2000 //TX_MAX_G_FP +833 0x0FA0 //TX_FFP_FP_K_METAL +834 0x4000 //TX_A_POST_FLT_FP +835 0x0F5C //TX_RTO_OUTBEAM_TH +836 0x4CCD //TX_TPKA_FP_THD +837 0x0000 //TX_MAX_G_FP_BLK +838 0x0000 //TX_FFP_FADEIN +839 0x0000 //TX_FFP_FADEOUT +840 0x0000 //TX_WHISPERCTH +841 0x0000 //TX_WHISPERHOLDT +842 0x0000 //TX_WHISP_ENTHH +843 0x0000 //TX_WHISP_ENTHL +844 0x0000 //TX_WHISP_RTOTH +845 0x0000 //TX_WHISP_RTOTH2 +846 0x0096 //TX_MUTE_PERIOD +847 0x0000 //TX_FADE_IN_PERIOD +848 0x0100 //TX_FFP_RESRV_2 +849 0x0020 //TX_FFP_RESRV_3 +850 0x0000 //TX_FFP_RESRV_4 +851 0x0000 //TX_FFP_RESRV_5 +852 0x0000 //TX_FFP_RESRV_6 +853 0x0002 //TX_FILTINDX +854 0x0002 //TX_TDDRC_THRD_0 +855 0x0003 //TX_TDDRC_THRD_1 +856 0x1500 //TX_TDDRC_THRD_2 +857 0x1500 //TX_TDDRC_THRD_3 +858 0x3000 //TX_TDDRC_SLANT_0 +859 0x6E00 //TX_TDDRC_SLANT_1 +860 0x1000 //TX_TDDRC_ALPHA_UP_00 +861 0x7EB8 //TX_TDDRC_ALPHA_DWN_00 +862 0x0000 //TX_TDDRC_HMNC_FLAG +863 0x199A //TX_TDDRC_HMNC_GAIN +864 0x0000 //TX_TDDRC_SMT_FLAG +865 0x0CCD //TX_TDDRC_SMT_W +866 0x0652 //TX_TDDRC_DRC_GAIN +867 0x7FFF //TX_TDDRC_LMT_THRD +868 0x0000 //TX_TDDRC_LMT_ALPHA +869 0x0000 //TX_TFMASKLTH +870 0x0000 //TX_TFMASKLTHL +871 0x0CCD //TX_TFMASKHTH +872 0x199A //TX_TFMASKLTH_BINVAD +873 0xFCCD //TX_TFMASKLTH_NS_EST +874 0xF800 //TX_TFMASKLTH_DOA +875 0x0CCD //TX_TFMASKTH_BLESSCUT +876 0x2000 //TX_B_LESSCUT_RTO_MASK +877 0x1C00 //TX_SB_RHO_MEAN_TH_ABN +878 0x2000 //TX_B_POST_FLT_MASK +879 0x0000 //TX_B_POST_FLT_MASK1 +880 0x6333 //TX_GAIN_WIND_MASK +881 0x0000 //TX_TFMASK_BFSTRICT_MUSIC +882 0x0000 //TX_TFMASK_BFSTRICT_NOMUSIC +883 0x7333 //TX_FASTNS_OUTIN_TH +884 0x0CCD //TX_FASTNS_TFMASK_TH +885 0x0CCD //TX_FASTNS_TFMASKBIN_TH1 +886 0x0CCD //TX_FASTNS_TFMASKBIN_TH2 +887 0x0CCD //TX_FASTNS_TFMASKBIN_TH3 +888 0x00C8 //TX_FASTNS_ARSPC_TH +889 0xC000 //TX_FASTNS_MASK5_TH +890 0x0810 //TX_POSTSSA_MIN_G_VR_MASK +891 0x1000 //TX_A_LESSCUT_RTO_MASK +892 0x1770 //TX_FASTNS_NOISETH +893 0xC000 //TX_FASTNS_SSA_THLFL +894 0xC000 //TX_FASTNS_SSA_THHFL +895 0xCCCC //TX_FASTNS_SSA_THLFH +896 0xD999 //TX_FASTNS_SSA_THHFH +897 0x2329 //TX_SENDFUNC_REG_MICMUTE +898 0x0010 //TX_SENDFUNC_REG_MICMUTE1 +899 0x0320 //TX_MICMUTE_RATIO_THR +900 0x0140 //TX_MICMUTE_AMP_THR +901 0x0004 //TX_MICMUTE_HPF_IND +902 0x00C0 //TX_MICMUTE_LOG_EYR_TH +903 0x000A //TX_MICMUTE_CVG_TIME +904 0x0008 //TX_MICMUTE_RELEASE_TIME +905 0x0CD0 //TX_MIC_VOLUME_MIC0MUTE +906 0x0000 //TX_MICMUTE_EPD_OFFSET_0 +907 0x0028 //TX_MICMUTE_FRQ_AEC_L +908 0x7999 //TX_MICMUTE_EAD_THR +909 0x7FFF //TX_MICMUTE_LAMBDA_CB_NLE +910 0x3000 //TX_MICMUTE_LAMBDA_RE_EST +911 0x7C00 //TX_DTD_THR1_MICMUTE_0 +912 0x5DC0 //TX_DTD_THR1_MICMUTE_1 +913 0x7FFF //TX_DTD_THR1_MICMUTE_2 +914 0x7FFF //TX_DTD_THR1_MICMUTE_3 +915 0x2000 //TX_DTD_THR2_MICMUTE_0 +916 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_0 +917 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_1 +918 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_2 +919 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_3 +920 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_4 +921 0x7FFF //TX_MICMUTE_C_POST_FLT +922 0x03E8 //TX_MICMUTE_DT_CUT_K +923 0x0001 //TX_MICMUTE_DT_CUT_THR +924 0x03E8 //TX_MICMUTE_DT_CUT_K2 +925 0x0001 //TX_MICMUTE_DT_CUT_THR2 +926 0x0064 //TX_MICMUTE_DT2_HOLD_N +927 0x1000 //TX_MICMUTE_RATIODTH_THCUT +928 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOL +929 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOH +930 0x0400 //TX_MICMUTE_C_POST_FLT_MASK +931 0x7999 //TX_MICMUTE_RATIODTL_CUT_TH +932 0x3E80 //TX_MICMUTE_DT_CUT_K1 +933 0x0800 //TX_MICMUTE_N2_SN_EST +934 0xFC00 //TX_MICMUTE_THR_SN_EST_0 +935 0x001C //TX_MICMUTE_MIN_G_CTRL_0 +936 0x6000 //TX_MICMUTE_A_POST_FILT_S_0 +937 0x7000 //TX_MICMUTE_B_POST_FILT_0 +938 0x2710 //TX_MIC1RUB_AMP_THR +939 0x7FFF //TX_MIC1MUTE_RATIO_THR +940 0x0001 //TX_MIC1MUTE_AMP_THR +941 0x0008 //TX_MIC1MUTE_CVG_TIME +942 0x0008 //TX_MIC1MUTE_RELEASE_TIME +943 0x05A0 //TX_AMS_RESRV_01 +944 0x3FFF //TX_AMS_RESRV_02 +945 0x7FFF //TX_AMS_RESRV_03 +946 0x0000 //TX_AMS_RESRV_04 +947 0x0000 //TX_AMS_RESRV_05 +948 0x0000 //TX_AMS_RESRV_06 +949 0x0000 //TX_AMS_RESRV_07 +950 0x0000 //TX_AMS_RESRV_08 +951 0x0000 //TX_AMS_RESRV_09 +952 0x0000 //TX_AMS_RESRV_10 +953 0x0000 //TX_AMS_RESRV_11 +954 0x0000 //TX_AMS_RESRV_12 +955 0x0000 //TX_AMS_RESRV_13 +956 0x0000 //TX_AMS_RESRV_14 +957 0x0000 //TX_AMS_RESRV_15 +958 0x0000 //TX_AMS_RESRV_16 +959 0x0000 //TX_AMS_RESRV_17 +960 0x0000 //TX_AMS_RESRV_18 +961 0x0000 //TX_AMS_RESRV_19 +#RX +0 0x243C //RX_RECVFUNC_MODE_0 +1 0x0000 //RX_RECVFUNC_MODE_1 +2 0x0001 //RX_SAMPLINGFREQ_SIG +3 0x0001 //RX_SAMPLINGFREQ_PROC +4 0x000A //RX_FRAME_SZ +5 0x0000 //RX_DELAY_OPT +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +10 0x0480 //RX_PGA +11 0x7FFF //RX_A_HP +12 0x4000 //RX_B_PE +13 0x7800 //RX_THR_PITCH_DET_0 +14 0x7000 //RX_THR_PITCH_DET_1 +15 0x6000 //RX_THR_PITCH_DET_2 +16 0x0008 //RX_PITCH_BFR_LEN +17 0x0003 //RX_SBD_PITCH_DET +18 0x0100 //RX_PP_RESRV_0 +19 0x0020 //RX_PP_RESRV_1 +20 0x0400 //RX_N_SN_EST +21 0x000C //RX_N2_SN_EST +22 0x0006 //RX_NS_LVL_CTRL +23 0xF800 //RX_THR_SN_EST +24 0x7CCD //RX_LAMBDA_PFILT +25 0x000A //RX_FENS_RESRV_0 +26 0x0190 //RX_FENS_RESRV_1 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +30 0x0002 //RX_EXTRA_NS_L +31 0x0800 //RX_EXTRA_NS_A +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +35 0x199A //RX_A_POST_FLT +36 0x1000 //RX_LMT_THRD +37 0x7FDF //RX_LMT_ALPHA +38 0x001C //RX_FDEQ_SUBNUM +39 0x4840 //RX_FDEQ_GAIN_0 +40 0x4040 //RX_FDEQ_GAIN_1 +41 0x4659 //RX_FDEQ_GAIN_2 +42 0x6474 //RX_FDEQ_GAIN_3 +43 0x7A82 //RX_FDEQ_GAIN_4 +44 0x8180 //RX_FDEQ_GAIN_5 +45 0x8084 //RX_FDEQ_GAIN_6 +46 0x8A88 //RX_FDEQ_GAIN_7 +47 0x8C8C //RX_FDEQ_GAIN_8 +48 0x8A95 //RX_FDEQ_GAIN_9 +49 0x978E //RX_FDEQ_GAIN_10 +50 0x8C8C //RX_FDEQ_GAIN_11 +51 0x7068 //RX_FDEQ_GAIN_12 +52 0x6050 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F0E //RX_FDEQ_BIN_11 +75 0x100D //RX_FDEQ_BIN_12 +76 0x110A //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +111 0x0002 //RX_FILTINDX +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x04E6 //RX_TDDRC_DRC_GAIN +125 0x7C00 //RX_LAMBDA_PKA_FP +126 0x1450 //RX_TPKA_FP +127 0x0400 //RX_MIN_G_FP +128 0x0700 //RX_MAX_G_FP +129 0x000B //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +131 0x0000 //RX_MAXLEVEL_CNG +132 0x3000 //RX_BWE_UV_TH +133 0x3000 //RX_BWE_UV_TH2 +134 0x1800 //RX_BWE_UV_TH3 +135 0x1000 //RX_BWE_V_TH +136 0x04CD //RX_BWE_GAIN1_V_TH1 +137 0x0F33 //RX_BWE_GAIN1_V_TH2 +138 0x7333 //RX_BWE_UV_EQ +139 0x199A //RX_BWE_V_EQ +140 0x7333 //RX_BWE_TONE_TH +141 0x0004 //RX_BWE_UV_HOLD_T +142 0x6CCD //RX_BWE_GAIN2_ALPHA +143 0x799A //RX_BWE_GAIN3_ALPHA +144 0x001E //RX_BWE_CUTOFF +145 0x3000 //RX_BWE_GAINFILL +146 0x3200 //RX_BWE_MAXTH_TONE +147 0x2000 //RX_BWE_EQ_0 +148 0x2000 //RX_BWE_EQ_1 +149 0x2000 //RX_BWE_EQ_2 +150 0x2000 //RX_BWE_EQ_3 +151 0x2000 //RX_BWE_EQ_4 +152 0x2000 //RX_BWE_EQ_5 +153 0x2000 //RX_BWE_EQ_6 +154 0x0000 //RX_BWE_RESRV_0 +155 0x0000 //RX_BWE_RESRV_1 +156 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0378 //RX_TDDRC_DRC_GAIN +38 0x001C //RX_FDEQ_SUBNUM +39 0x4836 //RX_FDEQ_GAIN_0 +40 0x3636 //RX_FDEQ_GAIN_1 +41 0x3C4A //RX_FDEQ_GAIN_2 +42 0x5A78 //RX_FDEQ_GAIN_3 +43 0x849A //RX_FDEQ_GAIN_4 +44 0x9C9A //RX_FDEQ_GAIN_5 +45 0x948E //RX_FDEQ_GAIN_6 +46 0x9086 //RX_FDEQ_GAIN_7 +47 0x8A94 //RX_FDEQ_GAIN_8 +48 0x929E //RX_FDEQ_GAIN_9 +49 0x9080 //RX_FDEQ_GAIN_10 +50 0x7285 //RX_FDEQ_GAIN_11 +51 0x7868 //RX_FDEQ_GAIN_12 +52 0x6050 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F0E //RX_FDEQ_BIN_11 +75 0x100D //RX_FDEQ_BIN_12 +76 0x110A //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x000C //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0378 //RX_TDDRC_DRC_GAIN +38 0x001C //RX_FDEQ_SUBNUM +39 0x4836 //RX_FDEQ_GAIN_0 +40 0x3636 //RX_FDEQ_GAIN_1 +41 0x3C4A //RX_FDEQ_GAIN_2 +42 0x5A78 //RX_FDEQ_GAIN_3 +43 0x849A //RX_FDEQ_GAIN_4 +44 0x9C9A //RX_FDEQ_GAIN_5 +45 0x948E //RX_FDEQ_GAIN_6 +46 0x9086 //RX_FDEQ_GAIN_7 +47 0x8A94 //RX_FDEQ_GAIN_8 +48 0x929E //RX_FDEQ_GAIN_9 +49 0x9080 //RX_FDEQ_GAIN_10 +50 0x7285 //RX_FDEQ_GAIN_11 +51 0x7868 //RX_FDEQ_GAIN_12 +52 0x6050 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F0E //RX_FDEQ_BIN_11 +75 0x100D //RX_FDEQ_BIN_12 +76 0x110A //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0014 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0378 //RX_TDDRC_DRC_GAIN +38 0x001C //RX_FDEQ_SUBNUM +39 0x4836 //RX_FDEQ_GAIN_0 +40 0x3636 //RX_FDEQ_GAIN_1 +41 0x3C4A //RX_FDEQ_GAIN_2 +42 0x5A78 //RX_FDEQ_GAIN_3 +43 0x849A //RX_FDEQ_GAIN_4 +44 0x9C9A //RX_FDEQ_GAIN_5 +45 0x948E //RX_FDEQ_GAIN_6 +46 0x9086 //RX_FDEQ_GAIN_7 +47 0x8A94 //RX_FDEQ_GAIN_8 +48 0x929E //RX_FDEQ_GAIN_9 +49 0x9080 //RX_FDEQ_GAIN_10 +50 0x7285 //RX_FDEQ_GAIN_11 +51 0x7868 //RX_FDEQ_GAIN_12 +52 0x6050 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F0E //RX_FDEQ_BIN_11 +75 0x100D //RX_FDEQ_BIN_12 +76 0x110A //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0022 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0378 //RX_TDDRC_DRC_GAIN +38 0x001C //RX_FDEQ_SUBNUM +39 0x4836 //RX_FDEQ_GAIN_0 +40 0x3636 //RX_FDEQ_GAIN_1 +41 0x3C4A //RX_FDEQ_GAIN_2 +42 0x5A78 //RX_FDEQ_GAIN_3 +43 0x849A //RX_FDEQ_GAIN_4 +44 0x9C9A //RX_FDEQ_GAIN_5 +45 0x948E //RX_FDEQ_GAIN_6 +46 0x9086 //RX_FDEQ_GAIN_7 +47 0x8A94 //RX_FDEQ_GAIN_8 +48 0x929E //RX_FDEQ_GAIN_9 +49 0x9080 //RX_FDEQ_GAIN_10 +50 0x7285 //RX_FDEQ_GAIN_11 +51 0x7868 //RX_FDEQ_GAIN_12 +52 0x6050 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F0E //RX_FDEQ_BIN_11 +75 0x100D //RX_FDEQ_BIN_12 +76 0x110A //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0039 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0378 //RX_TDDRC_DRC_GAIN +38 0x001C //RX_FDEQ_SUBNUM +39 0x4836 //RX_FDEQ_GAIN_0 +40 0x3636 //RX_FDEQ_GAIN_1 +41 0x3C4A //RX_FDEQ_GAIN_2 +42 0x5A78 //RX_FDEQ_GAIN_3 +43 0x849A //RX_FDEQ_GAIN_4 +44 0x9C9A //RX_FDEQ_GAIN_5 +45 0x948E //RX_FDEQ_GAIN_6 +46 0x9086 //RX_FDEQ_GAIN_7 +47 0x8A94 //RX_FDEQ_GAIN_8 +48 0x929E //RX_FDEQ_GAIN_9 +49 0x9080 //RX_FDEQ_GAIN_10 +50 0x7285 //RX_FDEQ_GAIN_11 +51 0x7868 //RX_FDEQ_GAIN_12 +52 0x6050 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F0E //RX_FDEQ_BIN_11 +75 0x100D //RX_FDEQ_BIN_12 +76 0x110A //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x005D //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0378 //RX_TDDRC_DRC_GAIN +38 0x001C //RX_FDEQ_SUBNUM +39 0x4836 //RX_FDEQ_GAIN_0 +40 0x3636 //RX_FDEQ_GAIN_1 +41 0x3C4A //RX_FDEQ_GAIN_2 +42 0x5A78 //RX_FDEQ_GAIN_3 +43 0x849A //RX_FDEQ_GAIN_4 +44 0x9C9A //RX_FDEQ_GAIN_5 +45 0x948E //RX_FDEQ_GAIN_6 +46 0x9086 //RX_FDEQ_GAIN_7 +47 0x8A94 //RX_FDEQ_GAIN_8 +48 0x929E //RX_FDEQ_GAIN_9 +49 0x9080 //RX_FDEQ_GAIN_10 +50 0x7285 //RX_FDEQ_GAIN_11 +51 0x7868 //RX_FDEQ_GAIN_12 +52 0x6050 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F0E //RX_FDEQ_BIN_11 +75 0x100D //RX_FDEQ_BIN_12 +76 0x110A //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0094 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0378 //RX_TDDRC_DRC_GAIN +38 0x001C //RX_FDEQ_SUBNUM +39 0x4836 //RX_FDEQ_GAIN_0 +40 0x3636 //RX_FDEQ_GAIN_1 +41 0x3C4A //RX_FDEQ_GAIN_2 +42 0x5A78 //RX_FDEQ_GAIN_3 +43 0x849A //RX_FDEQ_GAIN_4 +44 0x9C9A //RX_FDEQ_GAIN_5 +45 0x948E //RX_FDEQ_GAIN_6 +46 0x9086 //RX_FDEQ_GAIN_7 +47 0x8A94 //RX_FDEQ_GAIN_8 +48 0x929E //RX_FDEQ_GAIN_9 +49 0x9080 //RX_FDEQ_GAIN_10 +50 0x7285 //RX_FDEQ_GAIN_11 +51 0x7868 //RX_FDEQ_GAIN_12 +52 0x6050 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0303 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F0E //RX_FDEQ_BIN_11 +75 0x100D //RX_FDEQ_BIN_12 +76 0x110A //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#RX 2 +157 0x003C //RX_RECVFUNC_MODE_0 +158 0x0000 //RX_RECVFUNC_MODE_1 +159 0x0001 //RX_SAMPLINGFREQ_SIG +160 0x0001 //RX_SAMPLINGFREQ_PROC +161 0x000A //RX_FRAME_SZ +162 0x0000 //RX_DELAY_OPT +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +167 0x0600 //RX_PGA +168 0x7FFF //RX_A_HP +169 0x4000 //RX_B_PE +170 0x7800 //RX_THR_PITCH_DET_0 +171 0x7000 //RX_THR_PITCH_DET_1 +172 0x6000 //RX_THR_PITCH_DET_2 +173 0x0008 //RX_PITCH_BFR_LEN +174 0x0003 //RX_SBD_PITCH_DET +175 0x0100 //RX_PP_RESRV_0 +176 0x0020 //RX_PP_RESRV_1 +177 0x0400 //RX_N_SN_EST +178 0x000C //RX_N2_SN_EST +179 0x0014 //RX_NS_LVL_CTRL +180 0xF800 //RX_THR_SN_EST +181 0x7E00 //RX_LAMBDA_PFILT +182 0x000A //RX_FENS_RESRV_0 +183 0x0190 //RX_FENS_RESRV_1 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +187 0x0002 //RX_EXTRA_NS_L +188 0x0800 //RX_EXTRA_NS_A +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +192 0x199A //RX_A_POST_FLT +193 0x1000 //RX_LMT_THRD +194 0x7FDF //RX_LMT_ALPHA +195 0x001C //RX_FDEQ_SUBNUM +196 0x4840 //RX_FDEQ_GAIN_0 +197 0x4040 //RX_FDEQ_GAIN_1 +198 0x4659 //RX_FDEQ_GAIN_2 +199 0x6474 //RX_FDEQ_GAIN_3 +200 0x7A82 //RX_FDEQ_GAIN_4 +201 0x8180 //RX_FDEQ_GAIN_5 +202 0x8084 //RX_FDEQ_GAIN_6 +203 0x8A88 //RX_FDEQ_GAIN_7 +204 0x8C8C //RX_FDEQ_GAIN_8 +205 0x8A95 //RX_FDEQ_GAIN_9 +206 0x978E //RX_FDEQ_GAIN_10 +207 0x8C8C //RX_FDEQ_GAIN_11 +208 0x7068 //RX_FDEQ_GAIN_12 +209 0x6050 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F0E //RX_FDEQ_BIN_11 +232 0x100D //RX_FDEQ_BIN_12 +233 0x110A //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +268 0x0002 //RX_FILTINDX +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x04E6 //RX_TDDRC_DRC_GAIN +282 0x7C00 //RX_LAMBDA_PKA_FP +283 0x13E0 //RX_TPKA_FP +284 0x0080 //RX_MIN_G_FP +285 0x2000 //RX_MAX_G_FP +286 0x000B //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +288 0x0000 //RX_MAXLEVEL_CNG +289 0x3000 //RX_BWE_UV_TH +290 0x3000 //RX_BWE_UV_TH2 +291 0x1800 //RX_BWE_UV_TH3 +292 0x1000 //RX_BWE_V_TH +293 0x04CD //RX_BWE_GAIN1_V_TH1 +294 0x0F33 //RX_BWE_GAIN1_V_TH2 +295 0x7333 //RX_BWE_UV_EQ +296 0x199A //RX_BWE_V_EQ +297 0x7333 //RX_BWE_TONE_TH +298 0x0004 //RX_BWE_UV_HOLD_T +299 0x6CCD //RX_BWE_GAIN2_ALPHA +300 0x799A //RX_BWE_GAIN3_ALPHA +301 0x001E //RX_BWE_CUTOFF +302 0x3000 //RX_BWE_GAINFILL +303 0x3200 //RX_BWE_MAXTH_TONE +304 0x2000 //RX_BWE_EQ_0 +305 0x2000 //RX_BWE_EQ_1 +306 0x2000 //RX_BWE_EQ_2 +307 0x2000 //RX_BWE_EQ_3 +308 0x2000 //RX_BWE_EQ_4 +309 0x2000 //RX_BWE_EQ_5 +310 0x2000 //RX_BWE_EQ_6 +311 0x0000 //RX_BWE_RESRV_0 +312 0x0000 //RX_BWE_RESRV_1 +313 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x04E6 //RX_TDDRC_DRC_GAIN +195 0x001C //RX_FDEQ_SUBNUM +196 0x4840 //RX_FDEQ_GAIN_0 +197 0x4040 //RX_FDEQ_GAIN_1 +198 0x4659 //RX_FDEQ_GAIN_2 +199 0x6474 //RX_FDEQ_GAIN_3 +200 0x7A82 //RX_FDEQ_GAIN_4 +201 0x8180 //RX_FDEQ_GAIN_5 +202 0x8084 //RX_FDEQ_GAIN_6 +203 0x8A88 //RX_FDEQ_GAIN_7 +204 0x8C8C //RX_FDEQ_GAIN_8 +205 0x8A95 //RX_FDEQ_GAIN_9 +206 0x978E //RX_FDEQ_GAIN_10 +207 0x8C8C //RX_FDEQ_GAIN_11 +208 0x7068 //RX_FDEQ_GAIN_12 +209 0x6050 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F0E //RX_FDEQ_BIN_11 +232 0x100D //RX_FDEQ_BIN_12 +233 0x110A //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x000B //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x04E6 //RX_TDDRC_DRC_GAIN +195 0x001C //RX_FDEQ_SUBNUM +196 0x4840 //RX_FDEQ_GAIN_0 +197 0x4040 //RX_FDEQ_GAIN_1 +198 0x4659 //RX_FDEQ_GAIN_2 +199 0x6474 //RX_FDEQ_GAIN_3 +200 0x7A82 //RX_FDEQ_GAIN_4 +201 0x8180 //RX_FDEQ_GAIN_5 +202 0x8084 //RX_FDEQ_GAIN_6 +203 0x8A88 //RX_FDEQ_GAIN_7 +204 0x8C8C //RX_FDEQ_GAIN_8 +205 0x8A95 //RX_FDEQ_GAIN_9 +206 0x978E //RX_FDEQ_GAIN_10 +207 0x8C8C //RX_FDEQ_GAIN_11 +208 0x7068 //RX_FDEQ_GAIN_12 +209 0x6050 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F0E //RX_FDEQ_BIN_11 +232 0x100D //RX_FDEQ_BIN_12 +233 0x110A //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0012 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x04E6 //RX_TDDRC_DRC_GAIN +195 0x001C //RX_FDEQ_SUBNUM +196 0x4840 //RX_FDEQ_GAIN_0 +197 0x4040 //RX_FDEQ_GAIN_1 +198 0x4659 //RX_FDEQ_GAIN_2 +199 0x6474 //RX_FDEQ_GAIN_3 +200 0x7A82 //RX_FDEQ_GAIN_4 +201 0x8180 //RX_FDEQ_GAIN_5 +202 0x8084 //RX_FDEQ_GAIN_6 +203 0x8A88 //RX_FDEQ_GAIN_7 +204 0x8C8C //RX_FDEQ_GAIN_8 +205 0x8A95 //RX_FDEQ_GAIN_9 +206 0x978E //RX_FDEQ_GAIN_10 +207 0x8C8C //RX_FDEQ_GAIN_11 +208 0x7068 //RX_FDEQ_GAIN_12 +209 0x6050 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F0E //RX_FDEQ_BIN_11 +232 0x100D //RX_FDEQ_BIN_12 +233 0x110A //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x001E //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x04E6 //RX_TDDRC_DRC_GAIN +195 0x001C //RX_FDEQ_SUBNUM +196 0x4840 //RX_FDEQ_GAIN_0 +197 0x4040 //RX_FDEQ_GAIN_1 +198 0x4659 //RX_FDEQ_GAIN_2 +199 0x6474 //RX_FDEQ_GAIN_3 +200 0x7A82 //RX_FDEQ_GAIN_4 +201 0x8180 //RX_FDEQ_GAIN_5 +202 0x8084 //RX_FDEQ_GAIN_6 +203 0x8A88 //RX_FDEQ_GAIN_7 +204 0x8C8C //RX_FDEQ_GAIN_8 +205 0x8A95 //RX_FDEQ_GAIN_9 +206 0x978E //RX_FDEQ_GAIN_10 +207 0x8C8C //RX_FDEQ_GAIN_11 +208 0x7068 //RX_FDEQ_GAIN_12 +209 0x6050 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F0E //RX_FDEQ_BIN_11 +232 0x100D //RX_FDEQ_BIN_12 +233 0x110A //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0031 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x04E6 //RX_TDDRC_DRC_GAIN +195 0x001C //RX_FDEQ_SUBNUM +196 0x4840 //RX_FDEQ_GAIN_0 +197 0x4040 //RX_FDEQ_GAIN_1 +198 0x4659 //RX_FDEQ_GAIN_2 +199 0x6474 //RX_FDEQ_GAIN_3 +200 0x7A82 //RX_FDEQ_GAIN_4 +201 0x8180 //RX_FDEQ_GAIN_5 +202 0x8084 //RX_FDEQ_GAIN_6 +203 0x8A88 //RX_FDEQ_GAIN_7 +204 0x8C8C //RX_FDEQ_GAIN_8 +205 0x8A95 //RX_FDEQ_GAIN_9 +206 0x978E //RX_FDEQ_GAIN_10 +207 0x8C8C //RX_FDEQ_GAIN_11 +208 0x7068 //RX_FDEQ_GAIN_12 +209 0x6050 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F0E //RX_FDEQ_BIN_11 +232 0x100D //RX_FDEQ_BIN_12 +233 0x110A //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0050 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x04E6 //RX_TDDRC_DRC_GAIN +195 0x001C //RX_FDEQ_SUBNUM +196 0x4840 //RX_FDEQ_GAIN_0 +197 0x4040 //RX_FDEQ_GAIN_1 +198 0x4659 //RX_FDEQ_GAIN_2 +199 0x6474 //RX_FDEQ_GAIN_3 +200 0x7A82 //RX_FDEQ_GAIN_4 +201 0x8180 //RX_FDEQ_GAIN_5 +202 0x8084 //RX_FDEQ_GAIN_6 +203 0x8A88 //RX_FDEQ_GAIN_7 +204 0x8C8C //RX_FDEQ_GAIN_8 +205 0x8A95 //RX_FDEQ_GAIN_9 +206 0x978E //RX_FDEQ_GAIN_10 +207 0x8C8C //RX_FDEQ_GAIN_11 +208 0x7068 //RX_FDEQ_GAIN_12 +209 0x6050 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F0E //RX_FDEQ_BIN_11 +232 0x100D //RX_FDEQ_BIN_12 +233 0x110A //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0086 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x04E6 //RX_TDDRC_DRC_GAIN +195 0x001C //RX_FDEQ_SUBNUM +196 0x4840 //RX_FDEQ_GAIN_0 +197 0x4040 //RX_FDEQ_GAIN_1 +198 0x4659 //RX_FDEQ_GAIN_2 +199 0x6474 //RX_FDEQ_GAIN_3 +200 0x7A82 //RX_FDEQ_GAIN_4 +201 0x8180 //RX_FDEQ_GAIN_5 +202 0x8084 //RX_FDEQ_GAIN_6 +203 0x8A88 //RX_FDEQ_GAIN_7 +204 0x8C8C //RX_FDEQ_GAIN_8 +205 0x8A95 //RX_FDEQ_GAIN_9 +206 0x978E //RX_FDEQ_GAIN_10 +207 0x8C8C //RX_FDEQ_GAIN_11 +208 0x7068 //RX_FDEQ_GAIN_12 +209 0x6050 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F0E //RX_FDEQ_BIN_11 +232 0x100D //RX_FDEQ_BIN_12 +233 0x110A //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 + +#CASE_NAME HANDSET-HANDSET-TMOBILE_US-SWB +#PARAM_MODE FULL +#PARAM_TYPE TX+2RX +#TOTAL_CUSTOM_STEP 7+7 +#TX +0 0x0000 //TX_OPERATION_MODE_0 +1 0x0000 //TX_OPERATION_MODE_1 +2 0x0076 //TX_PATCH_REG +3 0x6F7F //TX_SENDFUNC_MODE_0 +4 0x0000 //TX_SENDFUNC_MODE_1 +5 0x0002 //TX_NUM_MIC +6 0x0003 //TX_SAMPLINGFREQ_SIG +7 0x0003 //TX_SAMPLINGFREQ_PROC +8 0x000A //TX_FRAME_SZ_SIG +9 0x000A //TX_FRAME_SZ +10 0x0000 //TX_DELAY_OPT +11 0x0028 //TX_MAX_TAIL_LENGTH +12 0x0001 //TX_NUM_LOUTCHN +13 0x0001 //TX_MAXNUM_AECREF +14 0x0000 //TX_DBG_FUNC_REG +15 0x0000 //TX_DBG_FUNC_REG1 +16 0x0000 //TX_SYS_RESRV_0 +17 0x0000 //TX_SYS_RESRV_1 +18 0x0000 //TX_SYS_RESRV_2 +19 0x0000 //TX_SYS_RESRV_3 +20 0x0000 //TX_DIST2REF0 +21 0x009C //TX_DIST2REF1 +22 0x0000 //TX_DIST2REF_02 +23 0x0000 //TX_DIST2REF_03 +24 0x0000 //TX_DIST2REF_04 +25 0x0000 //TX_DIST2REF_05 +26 0x0000 //TX_MMIC +27 0x1000 //TX_PGA_0 +28 0x1000 //TX_PGA_1 +29 0x1000 //TX_PGA_2 +30 0x0000 //TX_PGA_3 +31 0x0000 //TX_PGA_4 +32 0x0000 //TX_PGA_5 +33 0x0000 //TX_MIC_PAIRS +34 0x0000 //TX_MIC_PAIRS_HS +35 0x0002 //TX_MICS_FOR_BF +36 0x0000 //TX_MIC_PAIRS_FORL1 +37 0x0002 //TX_MICS_OF_PAIR0 +38 0x0002 //TX_MICS_OF_PAIR1 +39 0x0002 //TX_MICS_OF_PAIR2 +40 0x0002 //TX_MICS_OF_PAIR3 +41 0x0000 //TX_MIC_DATA_SRC0 +42 0x0002 //TX_MIC_DATA_SRC1 +43 0x0001 //TX_MIC_DATA_SRC2 +44 0x0000 //TX_MIC_DATA_SRC3 +45 0x0000 //TX_MIC_PAIR_CH_04 +46 0x0000 //TX_MIC_PAIR_CH_05 +47 0x0000 //TX_MIC_PAIR_CH_10 +48 0x0000 //TX_MIC_PAIR_CH_11 +49 0x0000 //TX_MIC_PAIR_CH_12 +50 0x0000 //TX_MIC_PAIR_CH_13 +51 0x0000 //TX_MIC_PAIR_CH_14 +52 0x05DC //TX_HD_BIN_MASK +53 0x0010 //TX_HD_SUBAND_MASK +54 0x19A1 //TX_HD_FRAME_AVG_MASK +55 0x0320 //TX_HD_MIN_FRQ +56 0x1000 //TX_HD_ALPHA_PSD +57 0x1100 //TX_T_PHPR1 +58 0x0000 //TX_T_PHPR2 +59 0x0000 //TX_T_PTPR +60 0x0000 //TX_T_PNPR +61 0x0000 //TX_T_PAPR1 +62 0xEE6C //TX_T_PSDVAT +63 0x0800 //TX_CNT +64 0x4000 //TX_ANTI_HOWL_GAIN +65 0x0001 //TX_MICFORBFMARK_0 +66 0x0001 //TX_MICFORBFMARK_1 +67 0x0001 //TX_MICFORBFMARK_2 +68 0x0001 //TX_MICFORBFMARK_3 +69 0x0001 //TX_MICFORBFMARK_4 +70 0x0001 //TX_MICFORBFMARK_5 +71 0x0000 //TX_DIST2REF_10 +72 0x3A66 //TX_DIST2REF_11 +73 0x0000 //TX_DIST2REF2 +74 0x0000 //TX_DIST2REF_13 +75 0x0000 //TX_DIST2REF_14 +76 0x0000 //TX_DIST2REF_15 +77 0x0000 //TX_DIST2REF_20 +78 0x0000 //TX_DIST2REF_21 +79 0x0000 //TX_DIST2REF_22 +80 0x0000 //TX_DIST2REF_23 +81 0x0000 //TX_DIST2REF_24 +82 0x0000 //TX_DIST2REF_25 +83 0x0000 //TX_DIST2REF_30 +84 0x0000 //TX_DIST2REF_31 +85 0x0000 //TX_DIST2REF_32 +86 0x0000 //TX_DIST2REF_33 +87 0x0000 //TX_DIST2REF_34 +88 0x0000 //TX_DIST2REF_35 +89 0x0000 //TX_MIC_LOC_00 +90 0x0000 //TX_MIC_LOC_01 +91 0x0000 //TX_MIC_LOC_02 +92 0x0000 //TX_MIC_LOC_03 +93 0x0000 //TX_MIC_LOC_04 +94 0x0000 //TX_MIC_LOC_05 +95 0x0000 //TX_MIC_LOC_10 +96 0x0000 //TX_MIC_LOC_11 +97 0x0000 //TX_MIC_LOC_12 +98 0x0000 //TX_MIC_LOC_13 +99 0x0000 //TX_MIC_LOC_14 +100 0x0000 //TX_MIC_LOC_15 +101 0x0000 //TX_MIC_LOC_20 +102 0x0000 //TX_MIC_LOC_21 +103 0x0000 //TX_MIC_LOC_22 +104 0x0000 //TX_MIC_LOC_23 +105 0x0000 //TX_MIC_LOC_24 +106 0x0000 //TX_MIC_LOC_25 +107 0x0200 //TX_MIC_REFBLK_VOLUME +108 0x0AAC //TX_MIC_BLOCK_VOLUME +109 0x0000 //TX_INVERSE_MASK +110 0x0000 //TX_ADCS_MASK +111 0x04D0 //TX_ADCS_GAIN +112 0x4000 //TX_NFC_GAINFAC +113 0x0000 //TX_MAINMIC_BLKFACTOR +114 0x0000 //TX_REFMIC_BLKFACTOR +115 0x0000 //TX_BLMIC_BLKFACTOR +116 0x0000 //TX_BRMIC_BLKFACTOR +117 0x0031 //TX_MICBLK_START_BIN +118 0x0060 //TX_MICBLK_END_BIN +119 0x0015 //TX_MICBLK_FE_HOLD +120 0xFFF2 //TX_MICBLK_MR_EXP_TH +121 0xFFF2 //TX_MICBLK_LR_EXP_TH +122 0x0000 //TX_FENE_HOLD +123 0x4000 //TX_FE_ENER_TH_MTS +124 0x0004 //TX_FE_ENER_TH_EXP +125 0x6000 //TX_C_POST_FLT_MIC_MAINBLK +126 0x6000 //TX_C_POST_FLT_MIC_REFBLK +127 0x0010 //TX_MIC_BLOCK_N +128 0x7E56 //TX_A_HP +129 0x4000 //TX_B_PE +130 0x1800 //TX_THR_PITCH_DET_0 +131 0x1000 //TX_THR_PITCH_DET_1 +132 0x0800 //TX_THR_PITCH_DET_2 +133 0x0008 //TX_PITCH_BFR_LEN +134 0x0003 //TX_SBD_PITCH_DET +135 0x0050 //TX_TD_AEC_L +136 0x4000 //TX_MU0_UNP_TD_AEC +137 0x1000 //TX_MU0_PTD_TD_AEC +138 0x0000 //TX_PP_RESRV_0 +139 0x2A94 //TX_PP_RESRV_1 +140 0x55F0 //TX_PP_RESRV_2 +141 0x0000 //TX_PP_RESRV_3 +142 0x0000 //TX_PP_RESRV_4 +143 0x0000 //TX_PP_RESRV_5 +144 0x0000 //TX_PP_RESRV_6 +145 0x0000 //TX_PP_RESRV_7 +146 0x0028 //TX_TAIL_LENGTH +147 0x0080 //TX_AEC_REF_GAIN_0 +148 0x0800 //TX_AEC_REF_GAIN_1 +149 0x0800 //TX_AEC_REF_GAIN_2 +150 0x7900 //TX_EAD_THR +151 0x2000 //TX_THR_RE_EST +152 0x0400 //TX_MIN_EQ_RE_EST_0 +153 0x0400 //TX_MIN_EQ_RE_EST_1 +154 0x0800 //TX_MIN_EQ_RE_EST_2 +155 0x0800 //TX_MIN_EQ_RE_EST_3 +156 0x1000 //TX_MIN_EQ_RE_EST_4 +157 0x1000 //TX_MIN_EQ_RE_EST_5 +158 0x1000 //TX_MIN_EQ_RE_EST_6 +159 0x1000 //TX_MIN_EQ_RE_EST_7 +160 0x1000 //TX_MIN_EQ_RE_EST_8 +161 0x1000 //TX_MIN_EQ_RE_EST_9 +162 0x1000 //TX_MIN_EQ_RE_EST_10 +163 0x1000 //TX_MIN_EQ_RE_EST_11 +164 0x1000 //TX_MIN_EQ_RE_EST_12 +165 0x3000 //TX_LAMBDA_RE_EST +166 0x1000 //TX_LAMBDA_CB_NLE +167 0x1800 //TX_C_POST_FLT +168 0x4000 //TX_GAIN_NP +169 0x003C //TX_SE_HOLD_N +170 0x0046 //TX_DT_HOLD_N +171 0x03E8 //TX_DT2_HOLD_N +172 0x6666 //TX_AEC_RESRV_0 +173 0x0000 //TX_AEC_RESRV_1 +174 0x0014 //TX_AEC_RESRV_2 +175 0x0000 //TX_MIC_DELAY_LENGTH +176 0x0000 //TX_REF_DELAY_LENGTH +177 0x0000 //TX_ADD_LINEIN_GAINL +178 0x0000 //TX_ADD_LINEIN_GAINH +179 0x0000 //TX_MIN_EQ_RE_EST_14 +180 0x0000 //TX_DTD_THR1_8 +181 0x7FFF //TX_DTD_THR2_8 +182 0x0000 //TX_DTD_MIC_BLK2 +183 0x0008 //TX_FRQ_LIN_LEN +184 0x7FFF //TX_FRQ_AEC_LEN_RHO +185 0x6000 //TX_MU0_UNP_FRQ_AEC +186 0x4000 //TX_MU0_PTD_FRQ_AEC +187 0x000A //TX_MINENOISETH +188 0x0800 //TX_MU0_RE_EST +189 0x0001 //TX_AEC_NUM_CH +190 0x0000 //TX_BIGECHOATTENUATION_MAX +191 0x2000 //TX_A_POST_FLT_MICBLK +192 0x0000 //TX_BLKENERTH +193 0x0000 //TX_BLKENERHIGHTH +194 0x0000 //TX_NORMENERTH +195 0x0000 //TX_NORMENERHIGHTH +196 0x0000 //TX_NORMENERHIGHTHL +197 0x7000 //TX_DTD_THR1_0 +198 0x7000 //TX_DTD_THR1_1 +199 0x7000 //TX_DTD_THR1_2 +200 0x7F00 //TX_DTD_THR1_3 +201 0x7F00 //TX_DTD_THR1_4 +202 0x7F00 //TX_DTD_THR1_5 +203 0x7F00 //TX_DTD_THR1_6 +204 0x2000 //TX_DTD_THR2_0 +205 0x2000 //TX_DTD_THR2_1 +206 0x2000 //TX_DTD_THR2_2 +207 0x1000 //TX_DTD_THR2_3 +208 0x1000 //TX_DTD_THR2_4 +209 0x1000 //TX_DTD_THR2_5 +210 0x1000 //TX_DTD_THR2_6 +211 0x6000 //TX_DTD_THR3 +212 0x0177 //TX_SPK_CUT_K +213 0x1B58 //TX_DT_CUT_K +214 0x0100 //TX_DT_CUT_THR +215 0x04EB //TX_COMFORT_G +216 0x01F4 //TX_POWER_YOUT_TH +217 0x4000 //TX_FDPFGAINECHO +218 0x0000 //TX_DTD_HD_THR +219 0x0000 //TX_SPK_CUT_K_S +220 0x0000 //TX_DTD_MIC_BLK +221 0x0400 //TX_ADPT_STRICT_L +222 0x0200 //TX_ADPT_STRICT_H +223 0x0C00 //TX_RATIO_DT_L_TH_LOW +224 0x2000 //TX_RATIO_DT_H_TH_LOW +225 0x1800 //TX_RATIO_DT_L_TH_HIGH +226 0x3000 //TX_RATIO_DT_H_TH_HIGH +227 0x0A00 //TX_RATIO_DT_L0_TH +228 0x7000 //TX_B_POST_FILT_ECHO_L +229 0x7FFF //TX_B_POST_FILT_ECHO_H +230 0x0200 //TX_MIN_G_CTRL_ECHO +231 0x7FFF //TX_B_LESSCUT_RTO_ECHO +232 0x0000 //TX_EPD_OFFSET_00 +233 0x0000 //TX_EPD_OFFST_01 +234 0x1388 //TX_RATIO_DT_L0_TH_HIGH +235 0x3A98 //TX_RATIO_DT_H_TH_CUT +236 0x7FFF //TX_MIN_EQ_RE_EST_13 +237 0x0000 //TX_DTD_THR1_7 +238 0x0000 //TX_DTD_THR2_7 +239 0x0800 //TX_DT_RESRV_7 +240 0x0800 //TX_DT_RESRV_8 +241 0x0000 //TX_DT_RESRV_9 +242 0xF600 //TX_THR_SN_EST_0 +243 0xFA00 //TX_THR_SN_EST_1 +244 0xFA00 //TX_THR_SN_EST_2 +245 0xF800 //TX_THR_SN_EST_3 +246 0xF800 //TX_THR_SN_EST_4 +247 0xF800 //TX_THR_SN_EST_5 +248 0xF800 //TX_THR_SN_EST_6 +249 0xF700 //TX_THR_SN_EST_7 +250 0x0000 //TX_DELTA_THR_SN_EST_0 +251 0x0200 //TX_DELTA_THR_SN_EST_1 +252 0x0200 //TX_DELTA_THR_SN_EST_2 +253 0x0200 //TX_DELTA_THR_SN_EST_3 +254 0x0100 //TX_DELTA_THR_SN_EST_4 +255 0x0200 //TX_DELTA_THR_SN_EST_5 +256 0x0100 //TX_DELTA_THR_SN_EST_6 +257 0x0200 //TX_DELTA_THR_SN_EST_7 +258 0x4000 //TX_LAMBDA_NN_EST_0 +259 0x4000 //TX_LAMBDA_NN_EST_1 +260 0x4000 //TX_LAMBDA_NN_EST_2 +261 0x4000 //TX_LAMBDA_NN_EST_3 +262 0x4000 //TX_LAMBDA_NN_EST_4 +263 0x4000 //TX_LAMBDA_NN_EST_5 +264 0x4000 //TX_LAMBDA_NN_EST_6 +265 0x4000 //TX_LAMBDA_NN_EST_7 +266 0x0400 //TX_N_SN_EST +267 0x001E //TX_INBEAM_T +268 0x0041 //TX_INBEAMHOLDT +269 0x2000 //TX_G_STRICT +270 0x2000 //TX_EQ_THR_BF +271 0x799A //TX_LAMBDA_EQ_BF +272 0x1000 //TX_NE_RTO_TH +273 0x1000 //TX_NE_RTO_TH_L +274 0x1000 //TX_MAINREFRTOH_TH_H +275 0x0600 //TX_MAINREFRTOH_TH_L +276 0x2000 //TX_MAINREFRTO_TH_H +277 0x1400 //TX_MAINREFRTO_TH_L +278 0x0000 //TX_MAINREFRTO_TH_EQ +279 0x1000 //TX_B_POST_FLT_0 +280 0x1000 //TX_B_POST_FLT_1 +281 0x0014 //TX_NS_LVL_CTRL_0 +282 0x002C //TX_NS_LVL_CTRL_1 +283 0x0016 //TX_NS_LVL_CTRL_2 +284 0x0018 //TX_NS_LVL_CTRL_3 +285 0x0016 //TX_NS_LVL_CTRL_4 +286 0x0012 //TX_NS_LVL_CTRL_5 +287 0x0016 //TX_NS_LVL_CTRL_6 +288 0x0017 //TX_NS_LVL_CTRL_7 +289 0x000E //TX_MIN_GAIN_S_0 +290 0x000D //TX_MIN_GAIN_S_1 +291 0x0012 //TX_MIN_GAIN_S_2 +292 0x0010 //TX_MIN_GAIN_S_3 +293 0x0012 //TX_MIN_GAIN_S_4 +294 0x0012 //TX_MIN_GAIN_S_5 +295 0x0012 //TX_MIN_GAIN_S_6 +296 0x0012 //TX_MIN_GAIN_S_7 +297 0x6000 //TX_NMOS_SUP +298 0x0000 //TX_NS_MAX_PRI_SNR_TH +299 0x0000 //TX_NMOS_SUP_MENSA +300 0x7FFF //TX_SNRI_SUP_0 +301 0x2000 //TX_SNRI_SUP_1 +302 0x2000 //TX_SNRI_SUP_2 +303 0x6000 //TX_SNRI_SUP_3 +304 0x6000 //TX_SNRI_SUP_4 +305 0x6000 //TX_SNRI_SUP_5 +306 0x3000 //TX_SNRI_SUP_6 +307 0x6000 //TX_SNRI_SUP_7 +308 0x6000 //TX_THR_LFNS +309 0x0017 //TX_G_LFNS +310 0x09C4 //TX_GAIN0_NTH +311 0x000A //TX_MUSIC_MORENS +312 0x7FFF //TX_A_POST_FILT_0 +313 0x2000 //TX_A_POST_FILT_1 +314 0x4000 //TX_A_POST_FILT_S_0 +315 0x4000 //TX_A_POST_FILT_S_1 +316 0x4000 //TX_A_POST_FILT_S_2 +317 0x4000 //TX_A_POST_FILT_S_3 +318 0x4000 //TX_A_POST_FILT_S_4 +319 0x4000 //TX_A_POST_FILT_S_5 +320 0x5000 //TX_A_POST_FILT_S_6 +321 0x7000 //TX_A_POST_FILT_S_7 +322 0x1000 //TX_B_POST_FILT_0 +323 0x5000 //TX_B_POST_FILT_1 +324 0x6000 //TX_B_POST_FILT_2 +325 0x6000 //TX_B_POST_FILT_3 +326 0x2000 //TX_B_POST_FILT_4 +327 0x1000 //TX_B_POST_FILT_5 +328 0x3000 //TX_B_POST_FILT_6 +329 0x3000 //TX_B_POST_FILT_7 +330 0x1000 //TX_B_LESSCUT_RTO_S_0 +331 0x1000 //TX_B_LESSCUT_RTO_S_1 +332 0x1000 //TX_B_LESSCUT_RTO_S_2 +333 0x1000 //TX_B_LESSCUT_RTO_S_3 +334 0x1000 //TX_B_LESSCUT_RTO_S_4 +335 0x1000 //TX_B_LESSCUT_RTO_S_5 +336 0x1000 //TX_B_LESSCUT_RTO_S_6 +337 0x1000 //TX_B_LESSCUT_RTO_S_7 +338 0x7E14 //TX_LAMBDA_PFILT +339 0x7C29 //TX_LAMBDA_PFILT_S_0 +340 0x7C29 //TX_LAMBDA_PFILT_S_1 +341 0x7C29 //TX_LAMBDA_PFILT_S_2 +342 0x7C29 //TX_LAMBDA_PFILT_S_3 +343 0x7C29 //TX_LAMBDA_PFILT_S_4 +344 0x7C29 //TX_LAMBDA_PFILT_S_5 +345 0x7C29 //TX_LAMBDA_PFILT_S_6 +346 0x7C29 //TX_LAMBDA_PFILT_S_7 +347 0x07D0 //TX_K_PEPPER +348 0x0800 //TX_A_PEPPER +349 0x1D4C //TX_K_PEPPER_HF +350 0x0400 //TX_A_PEPPER_HF +351 0x0001 //TX_HMNC_BST_FLG +352 0x4000 //TX_HMNC_BST_THR +353 0x0800 //TX_DT_BINVAD_TH_0 +354 0x0800 //TX_DT_BINVAD_TH_1 +355 0x0800 //TX_DT_BINVAD_TH_2 +356 0x0800 //TX_DT_BINVAD_TH_3 +357 0x0000 //TX_DT_BINVAD_ENDF +358 0x1000 //TX_C_POST_FLT_DT +359 0x7FFF //TX_NS_B_POST_FLT_LESSCUT +360 0x0100 //TX_DT_BOOST +361 0x0000 //TX_BF_SGRAD_FLG +362 0x0005 //TX_BF_DVG_TH +363 0x001E //TX_SN_C_F +364 0x0000 //TX_K_APT +365 0x0001 //TX_NOISEDET +366 0x0190 //TX_NDETCT +367 0x000A //TX_NOISE_TH_0 +368 0x7FFF //TX_NOISE_TH_0_2 +369 0x7FFF //TX_NOISE_TH_0_3 +370 0x01F4 //TX_NOISE_TH_1 +371 0x0DAC //TX_NOISE_TH_2 +372 0x2134 //TX_NOISE_TH_3 +373 0x6978 //TX_NOISE_TH_4 +374 0x57E4 //TX_NOISE_TH_5 +375 0x4BD6 //TX_NOISE_TH_5_2 +376 0x0001 //TX_NOISE_TH_5_3 +377 0x4E20 //TX_NOISE_TH_5_4 +378 0x1194 //TX_NOISE_TH_6 +379 0x0014 //TX_MINENOISE_TH +380 0xD508 //TX_MORENS_TFMASK_TH +381 0x0001 //TX_DRC_QUIET_FLOOR +382 0x6D60 //TX_RATIODTL_CUT_TH +383 0x0DAC //TX_DT_CUT_K1 +384 0x00A5 //TX_OUT_ENER_S_TH_CLEAN +385 0x00A5 //TX_OUT_ENER_S_TH_LESSCLEAN +386 0x00A5 //TX_OUT_ENER_S_TH_NOISY +387 0x0029 //TX_OUT_ENER_TH_NOISE +388 0x0200 //TX_OUT_ENER_TH_SPEECH +389 0x2000 //TX_SN_NPB_GAIN +390 0x0000 //TX_NN_NPB_GAIN +391 0x3000 //TX_POST_MASK_SUP_HSNE +392 0x07D0 //TX_TAIL_DET_TH +393 0x7FFF //TX_B_LESSCUT_RTO_WTA +394 0x0000 //TX_MEL_G_R +395 0x0080 //TX_SUPHIGH_TH +396 0x0000 //TX_MASK_G_R +397 0x0002 //TX_EXTRA_NS_L +398 0x1800 //TX_C_POST_FLT_MASK +399 0x7FFF //TX_A_POST_FLT_WNS +400 0x0148 //TX_MIN_G_LOW300HZ +401 0x0004 //TX_MAXLEVEL_CNG +402 0x00B4 //TX_STN_NOISE_TH +403 0x4000 //TX_POST_MASK_SUP +404 0x7FFF //TX_POST_MASK_ADJUST +405 0x00C8 //TX_NS_ENOISE_MIC0_TH +406 0x0014 //TX_MINENOISE_MIC0_TH +407 0x012C //TX_MINENOISE_MIC0_S_TH +408 0x2900 //TX_MIN_G_CTRL_SSNS +409 0x0800 //TX_METAL_RTO_THR +410 0x07D0 //TX_NS_FP_K_METAL +411 0x3A98 //TX_NOISEDET_BOOST_TH +412 0x0FA0 //TX_NSMOOTH_TH +413 0x0000 //TX_NS_RESRV_8 +414 0x1800 //TX_RHO_UPB +415 0x2328 //TX_N_HOLD_HS +416 0x006E //TX_N_RHO_BFR0 +417 0x7FFF //TX_LAMBDA_ARSP_EST +418 0x0100 //TX_EXTRA_GAIN_MICBLOCK +419 0x0333 //TX_THR_STD_NSR +420 0x019A //TX_THR_STD_PLH +421 0x03E8 //TX_N_HOLD_STD +422 0x0066 //TX_THR_STD_RHO +423 0x2800 //TX_BF_RESET_THR_HS +424 0x0CCD //TX_SB_RTO_MEAN_TH +425 0x0300 //TX_SB_RHO_MEAN_TH_NTALK +426 0x2000 //TX_SB_RTO_MEAN_TH_ABN +427 0x2EE0 //TX_SB_RTO_MEAN_TH_RUB +428 0x0990 //TX_WTA_EN_RTO_TH +429 0x1400 //TX_TOP_ENER_TH_F +430 0x0100 //TX_DESIRED_TALK_HOLDT +431 0x0800 //TX_MIC_BLOCK_FACTOR +432 0x0000 //TX_NSEST_BFRLRNRDC +433 0x0000 //TX_THR_POST_FLT_HS +434 0x0010 //TX_HS_VAD_BIN +435 0x2666 //TX_THR_VAD_HS +436 0x2CCD //TX_MEAN_RTO_MIN_TH2 +437 0x0032 //TX_SILENCE_T +438 0x0000 //TX_A_POST_FLT_WTA +439 0x799A //TX_LAMBDA_PFLT_WTA +440 0x03E8 //TX_SB_RHO_MEAN2_TH +441 0x03E8 //TX_SB_RHO_MEAN3_TH +442 0x0000 //TX_HS_RESRV_4 +443 0x0000 //TX_HS_RESRV_5 +444 0x0001 //TX_DOA_VAD_THR_1 +445 0x003C //TX_DOA_VAD_THR_2 +446 0x0028 //TX_DOA_VAD_THR1_0 +447 0x0028 //TX_DOA_VAD_THR1_1 +448 0x0000 //TX_SRC_DOA_RNG_LOW_0A +449 0x001E //TX_SRC_DOA_RNG_HIGH_0A +450 0x005A //TX_DFLT_SRC_DOA_0A +451 0x0000 //TX_SRC_DOA_RNG_LOW_0B +452 0x0000 //TX_SRC_DOA_RNG_HIGH_0B +453 0x0000 //TX_DFLT_SRC_DOA_0B +454 0x0000 //TX_SRC_DOA_RNG_LOW_0C +455 0x0000 //TX_SRC_DOA_RNG_HIGH_0C +456 0x0000 //TX_DFLT_SRC_DOA_0C +457 0x0000 //TX_SRC_DOA_RNG_LOW_0D +458 0x0000 //TX_SRC_DOA_RNG_HIGH_0D +459 0x0000 //TX_DFLT_SRC_DOA_0D +460 0x0000 //TX_SRC_DOA_RNG_LOW_1A +461 0x00B4 //TX_SRC_DOA_RNG_HIGH_1A +462 0x005A //TX_DFLT_SRC_DOA_1A +463 0x0000 //TX_SRC_DOA_RNG_LOW_1B +464 0x00B4 //TX_SRC_DOA_RNG_HIGH_1B +465 0x005A //TX_DFLT_SRC_DOA_1B +466 0x0000 //TX_SRC_DOA_RNG_LOW_1C +467 0x00B4 //TX_SRC_DOA_RNG_HIGH_1C +468 0x005A //TX_DFLT_SRC_DOA_1C +469 0x0000 //TX_SRC_DOA_RNG_LOW_1D +470 0x00B4 //TX_SRC_DOA_RNG_HIGH_1D +471 0x005A //TX_DFLT_SRC_DOA_1D +472 0x0100 //TX_BF_HOLDOFF_T +473 0x7FFF //TX_DOA_COST_FACTOR +474 0x0D9A //TX_MAINTOREFR_TH0 +475 0x071C //TX_DOA_TRK_THR +476 0x012C //TX_DOA_TRACK_HT +477 0x0200 //TX_N1_HOLD_HF +478 0x0100 //TX_N2_HOLD_HF +479 0x2A3D //TX_BF_RESET_THR_HF +480 0x7333 //TX_DOA_SMOOTH +481 0x0800 //TX_MU_BF +482 0x0800 //TX_BF_MU_LF_B2 +483 0x0040 //TX_BF_FC_END_BIN_B2 +484 0x0020 //TX_BF_FC_END_BIN +485 0x0000 //TX_HF_RESRV_25 +486 0x0000 //TX_HF_RESRV_26 +487 0x0007 //TX_N_DOA_SEED +488 0x0001 //TX_FINE_DOA_SEARCH_FLG +489 0x0000 //TX_HF_RESRV_27 +490 0x038E //TX_DLT_SRC_DOA_RNG +491 0x0200 //TX_BF_MU_LF +492 0x0000 //TX_DFLT_SRC_LOC_0 +493 0x7FFF //TX_DFLT_SRC_LOC_1 +494 0x0000 //TX_DFLT_SRC_LOC_2 +495 0x038E //TX_DOA_TRACK_VADTH +496 0x0000 //TX_DOA_TRACK_NEW +497 0x0300 //TX_NOR_OFF_THR +498 0x7C00 //TX_MORE_ON_700HZ_THR +499 0x2000 //TX_MU_BF_ADPT_NS +500 0x0000 //TX_ADAPT_LEN +501 0x6666 //TX_MORE_SNS +502 0x0000 //TX_NOR_OFF_TH1 +503 0x0000 //TX_WIDE_MASK_TH +504 0xD333 //TX_SUBSNRATIOHIGH4MEANBCK_THR +505 0x6000 //TX_C_POST_FLT_CUT +506 0x2000 //TX_RADIODTLV +507 0x0320 //TX_POWER_LINEIN_TH +508 0x0014 //TX_FE_VADCOUNT_TH_FC +509 0x000A //TX_ECHO_SUPP_FC +510 0x0C80 //TX_ECHO_TH +511 0x6666 //TX_MIC_TO_BFGAIN +512 0x0000 //TX_MICTOBFGAIN0 +513 0x0000 //TX_FASTMUE_TH +514 0x2CCC //TX_DEREVERB_LF_MU +515 0x3200 //TX_DEREVERB_HF_MU +516 0x0007 //TX_DEREVERB_DELAY +517 0x0004 //TX_DEREVERB_COEF_LEN +518 0x0003 //TX_DEREVERB_DNR +519 0x0000 //TX_DEREVERB_ALPHA +520 0x0000 //TX_DEREVERB_BETA +521 0x3A98 //TX_GSC_RTOL_TH +522 0x3A98 //TX_GSC_RTOH_TH +523 0x7E2C //TX_WIDE2_MEANHTH +524 0x0000 //TX_DR_RESRV_5 +525 0x0000 //TX_DR_RESRV_6 +526 0x0000 //TX_DR_RESRV_7 +527 0x0000 //TX_DR_RESRV_8 +528 0x1333 //TX_WIND_MARK_TH +529 0x399A //TX_CORR_THR +530 0x0004 //TX_SNR_THR +531 0x0010 //TX_ENGY_THR +532 0x1770 //TX_CORR_HIGH_TH +533 0x6000 //TX_ENGY_THR_2 +534 0x3400 //TX_MEAN_RTO_THR +535 0x0028 //TX_WNS_ENOISE_MIC0_TH +536 0x3000 //TX_RATIOMICL_TH +537 0x7FFF //TX_CALIG_HS +538 0x0000 //TX_LVL_CTRL +539 0x0010 //TX_WIND_SUPRTO +540 0x0014 //TX_WNS_MIN_G +541 0x0600 //TX_WNS_B_POST_FLT +542 0x3000 //TX_RATIOMICH_TH +543 0xD120 //TX_WIND_INBEAM_L_TH +544 0x0FA0 //TX_WIND_INBEAM_H_TH +545 0x2000 //TX_WNS_RESRV_0 +546 0x59D8 //TX_WNS_RESRV_1 +547 0x0200 //TX_WNS_RESRV_2 +548 0x0000 //TX_WNS_RESRV_3 +549 0x0000 //TX_WNS_RESRV_4 +550 0x0000 //TX_WNS_RESRV_5 +551 0x0000 //TX_WNS_RESRV_6 +552 0x0000 //TX_BVE_NOISE_FLOOR_0 +553 0x0070 //TX_BVE_NOISE_FLOOR_1 +554 0x0070 //TX_BVE_NOISE_FLOOR_2 +555 0x0010 //TX_BVE_NOISE_FLOOR_3 +556 0x0070 //TX_BVE_NOISE_FLOOR_4 +557 0x00B0 //TX_BVE_NOISE_FLOOR_5 +558 0x0E66 //TX_BVE_NOISE_FLOOR_6 +559 0x0050 //TX_BVE_NOISE_FLOOR_7 +560 0x770A //TX_BVE_NOISE_FLOOR_8 +561 0x0000 //TX_BVE_NOISE_FLOOR_9 +562 0x0000 //TX_BVE_IN_N +563 0x0000 //TX_BVE_OUT_N +564 0x0000 //TX_BVE_MICALPHA_DOWN +565 0x0000 //TX_PB_RESRV_1 +566 0x0030 //TX_FDEQ_SUBNUM +567 0x5C54 //TX_FDEQ_GAIN_0 +568 0x5048 //TX_FDEQ_GAIN_1 +569 0x4C4C //TX_FDEQ_GAIN_2 +570 0x494D //TX_FDEQ_GAIN_3 +571 0x4846 //TX_FDEQ_GAIN_4 +572 0x4848 //TX_FDEQ_GAIN_5 +573 0x4C53 //TX_FDEQ_GAIN_6 +574 0x5C44 //TX_FDEQ_GAIN_7 +575 0x4348 //TX_FDEQ_GAIN_8 +576 0x4848 //TX_FDEQ_GAIN_9 +577 0x4A44 //TX_FDEQ_GAIN_10 +578 0x4442 //TX_FDEQ_GAIN_11 +579 0x443E //TX_FDEQ_GAIN_12 +580 0x3E3D //TX_FDEQ_GAIN_13 +581 0x3D54 //TX_FDEQ_GAIN_14 +582 0x6882 //TX_FDEQ_GAIN_15 +583 0x4848 //TX_FDEQ_GAIN_16 +584 0x4848 //TX_FDEQ_GAIN_17 +585 0x4848 //TX_FDEQ_GAIN_18 +586 0x4848 //TX_FDEQ_GAIN_19 +587 0x4848 //TX_FDEQ_GAIN_20 +588 0x4848 //TX_FDEQ_GAIN_21 +589 0x4848 //TX_FDEQ_GAIN_22 +590 0x4848 //TX_FDEQ_GAIN_23 +591 0x0202 //TX_FDEQ_BIN_0 +592 0x0104 //TX_FDEQ_BIN_1 +593 0x0502 //TX_FDEQ_BIN_2 +594 0x0202 //TX_FDEQ_BIN_3 +595 0x0504 //TX_FDEQ_BIN_4 +596 0x0708 //TX_FDEQ_BIN_5 +597 0x0808 //TX_FDEQ_BIN_6 +598 0x050E //TX_FDEQ_BIN_7 +599 0x0B0C //TX_FDEQ_BIN_8 +600 0x0F0F //TX_FDEQ_BIN_9 +601 0x0E0D //TX_FDEQ_BIN_10 +602 0x0F28 //TX_FDEQ_BIN_11 +603 0x111B //TX_FDEQ_BIN_12 +604 0x291E //TX_FDEQ_BIN_13 +605 0x1E10 //TX_FDEQ_BIN_14 +606 0x1810 //TX_FDEQ_BIN_15 +607 0x1021 //TX_FDEQ_BIN_16 +608 0x1000 //TX_FDEQ_BIN_17 +609 0x0000 //TX_FDEQ_BIN_18 +610 0x0000 //TX_FDEQ_BIN_19 +611 0x0000 //TX_FDEQ_BIN_20 +612 0x0000 //TX_FDEQ_BIN_21 +613 0x0000 //TX_FDEQ_BIN_22 +614 0x0000 //TX_FDEQ_BIN_23 +615 0x0000 //TX_FDEQ_PADDING +616 0x0030 //TX_PREEQ_SUBNUM_MIC0 +617 0x4848 //TX_PREEQ_GAIN_MIC0_0 +618 0x4848 //TX_PREEQ_GAIN_MIC0_1 +619 0x4848 //TX_PREEQ_GAIN_MIC0_2 +620 0x4848 //TX_PREEQ_GAIN_MIC0_3 +621 0x4848 //TX_PREEQ_GAIN_MIC0_4 +622 0x4848 //TX_PREEQ_GAIN_MIC0_5 +623 0x4848 //TX_PREEQ_GAIN_MIC0_6 +624 0x4848 //TX_PREEQ_GAIN_MIC0_7 +625 0x4848 //TX_PREEQ_GAIN_MIC0_8 +626 0x4848 //TX_PREEQ_GAIN_MIC0_9 +627 0x4848 //TX_PREEQ_GAIN_MIC0_10 +628 0x4848 //TX_PREEQ_GAIN_MIC0_11 +629 0x4848 //TX_PREEQ_GAIN_MIC0_12 +630 0x4848 //TX_PREEQ_GAIN_MIC0_13 +631 0x4848 //TX_PREEQ_GAIN_MIC0_14 +632 0x4848 //TX_PREEQ_GAIN_MIC0_15 +633 0x4848 //TX_PREEQ_GAIN_MIC0_16 +634 0x4848 //TX_PREEQ_GAIN_MIC0_17 +635 0x4848 //TX_PREEQ_GAIN_MIC0_18 +636 0x4848 //TX_PREEQ_GAIN_MIC0_19 +637 0x4848 //TX_PREEQ_GAIN_MIC0_20 +638 0x4848 //TX_PREEQ_GAIN_MIC0_21 +639 0x4848 //TX_PREEQ_GAIN_MIC0_22 +640 0x4848 //TX_PREEQ_GAIN_MIC0_23 +641 0x251A //TX_PREEQ_BIN_MIC0_0 +642 0x0F0F //TX_PREEQ_BIN_MIC0_1 +643 0x0C0C //TX_PREEQ_BIN_MIC0_2 +644 0x0C0F //TX_PREEQ_BIN_MIC0_3 +645 0x0F0F //TX_PREEQ_BIN_MIC0_4 +646 0x0F09 //TX_PREEQ_BIN_MIC0_5 +647 0x0909 //TX_PREEQ_BIN_MIC0_6 +648 0x0908 //TX_PREEQ_BIN_MIC0_7 +649 0x070F //TX_PREEQ_BIN_MIC0_8 +650 0x1F08 //TX_PREEQ_BIN_MIC0_9 +651 0x0808 //TX_PREEQ_BIN_MIC0_10 +652 0x0920 //TX_PREEQ_BIN_MIC0_11 +653 0x2020 //TX_PREEQ_BIN_MIC0_12 +654 0x2021 //TX_PREEQ_BIN_MIC0_13 +655 0x0000 //TX_PREEQ_BIN_MIC0_14 +656 0x0000 //TX_PREEQ_BIN_MIC0_15 +657 0x0000 //TX_PREEQ_BIN_MIC0_16 +658 0x0000 //TX_PREEQ_BIN_MIC0_17 +659 0x0000 //TX_PREEQ_BIN_MIC0_18 +660 0x0000 //TX_PREEQ_BIN_MIC0_19 +661 0x0000 //TX_PREEQ_BIN_MIC0_20 +662 0x0000 //TX_PREEQ_BIN_MIC0_21 +663 0x0000 //TX_PREEQ_BIN_MIC0_22 +664 0x0000 //TX_PREEQ_BIN_MIC0_23 +665 0x0030 //TX_PREEQ_SUBNUM_MIC1 +666 0x4848 //TX_PREEQ_GAIN_MIC1_0 +667 0x4848 //TX_PREEQ_GAIN_MIC1_1 +668 0x4848 //TX_PREEQ_GAIN_MIC1_2 +669 0x4848 //TX_PREEQ_GAIN_MIC1_3 +670 0x4848 //TX_PREEQ_GAIN_MIC1_4 +671 0x4848 //TX_PREEQ_GAIN_MIC1_5 +672 0x4848 //TX_PREEQ_GAIN_MIC1_6 +673 0x4849 //TX_PREEQ_GAIN_MIC1_7 +674 0x4A4A //TX_PREEQ_GAIN_MIC1_8 +675 0x4B4D //TX_PREEQ_GAIN_MIC1_9 +676 0x4E4F //TX_PREEQ_GAIN_MIC1_10 +677 0x5052 //TX_PREEQ_GAIN_MIC1_11 +678 0x5354 //TX_PREEQ_GAIN_MIC1_12 +679 0x5454 //TX_PREEQ_GAIN_MIC1_13 +680 0x5653 //TX_PREEQ_GAIN_MIC1_14 +681 0x4C48 //TX_PREEQ_GAIN_MIC1_15 +682 0x4444 //TX_PREEQ_GAIN_MIC1_16 +683 0x4848 //TX_PREEQ_GAIN_MIC1_17 +684 0x4848 //TX_PREEQ_GAIN_MIC1_18 +685 0x4848 //TX_PREEQ_GAIN_MIC1_19 +686 0x4848 //TX_PREEQ_GAIN_MIC1_20 +687 0x4848 //TX_PREEQ_GAIN_MIC1_21 +688 0x4848 //TX_PREEQ_GAIN_MIC1_22 +689 0x4848 //TX_PREEQ_GAIN_MIC1_23 +690 0x0202 //TX_PREEQ_BIN_MIC1_0 +691 0x0203 //TX_PREEQ_BIN_MIC1_1 +692 0x0303 //TX_PREEQ_BIN_MIC1_2 +693 0x0304 //TX_PREEQ_BIN_MIC1_3 +694 0x0405 //TX_PREEQ_BIN_MIC1_4 +695 0x0506 //TX_PREEQ_BIN_MIC1_5 +696 0x0808 //TX_PREEQ_BIN_MIC1_6 +697 0x0809 //TX_PREEQ_BIN_MIC1_7 +698 0x0A0A //TX_PREEQ_BIN_MIC1_8 +699 0x0C10 //TX_PREEQ_BIN_MIC1_9 +700 0x1013 //TX_PREEQ_BIN_MIC1_10 +701 0x1414 //TX_PREEQ_BIN_MIC1_11 +702 0x261E //TX_PREEQ_BIN_MIC1_12 +703 0x1E14 //TX_PREEQ_BIN_MIC1_13 +704 0x1414 //TX_PREEQ_BIN_MIC1_14 +705 0x2814 //TX_PREEQ_BIN_MIC1_15 +706 0x401E //TX_PREEQ_BIN_MIC1_16 +707 0x0000 //TX_PREEQ_BIN_MIC1_17 +708 0x0000 //TX_PREEQ_BIN_MIC1_18 +709 0x0000 //TX_PREEQ_BIN_MIC1_19 +710 0x0000 //TX_PREEQ_BIN_MIC1_20 +711 0x0000 //TX_PREEQ_BIN_MIC1_21 +712 0x0000 //TX_PREEQ_BIN_MIC1_22 +713 0x0000 //TX_PREEQ_BIN_MIC1_23 +714 0x0030 //TX_PREEQ_SUBNUM_MIC2 +715 0x4848 //TX_PREEQ_GAIN_MIC2_0 +716 0x4848 //TX_PREEQ_GAIN_MIC2_1 +717 0x4848 //TX_PREEQ_GAIN_MIC2_2 +718 0x4848 //TX_PREEQ_GAIN_MIC2_3 +719 0x4848 //TX_PREEQ_GAIN_MIC2_4 +720 0x4848 //TX_PREEQ_GAIN_MIC2_5 +721 0x4848 //TX_PREEQ_GAIN_MIC2_6 +722 0x4848 //TX_PREEQ_GAIN_MIC2_7 +723 0x4848 //TX_PREEQ_GAIN_MIC2_8 +724 0x4848 //TX_PREEQ_GAIN_MIC2_9 +725 0x4848 //TX_PREEQ_GAIN_MIC2_10 +726 0x4848 //TX_PREEQ_GAIN_MIC2_11 +727 0x4848 //TX_PREEQ_GAIN_MIC2_12 +728 0x4848 //TX_PREEQ_GAIN_MIC2_13 +729 0x4848 //TX_PREEQ_GAIN_MIC2_14 +730 0x4848 //TX_PREEQ_GAIN_MIC2_15 +731 0x4848 //TX_PREEQ_GAIN_MIC2_16 +732 0x4848 //TX_PREEQ_GAIN_MIC2_17 +733 0x4848 //TX_PREEQ_GAIN_MIC2_18 +734 0x4848 //TX_PREEQ_GAIN_MIC2_19 +735 0x4848 //TX_PREEQ_GAIN_MIC2_20 +736 0x4848 //TX_PREEQ_GAIN_MIC2_21 +737 0x4848 //TX_PREEQ_GAIN_MIC2_22 +738 0x4848 //TX_PREEQ_GAIN_MIC2_23 +739 0x0608 //TX_PREEQ_BIN_MIC2_0 +740 0x0808 //TX_PREEQ_BIN_MIC2_1 +741 0x0808 //TX_PREEQ_BIN_MIC2_2 +742 0x0808 //TX_PREEQ_BIN_MIC2_3 +743 0x0808 //TX_PREEQ_BIN_MIC2_4 +744 0x0808 //TX_PREEQ_BIN_MIC2_5 +745 0x0808 //TX_PREEQ_BIN_MIC2_6 +746 0x0808 //TX_PREEQ_BIN_MIC2_7 +747 0x0808 //TX_PREEQ_BIN_MIC2_8 +748 0x0808 //TX_PREEQ_BIN_MIC2_9 +749 0x0808 //TX_PREEQ_BIN_MIC2_10 +750 0x0808 //TX_PREEQ_BIN_MIC2_11 +751 0x0808 //TX_PREEQ_BIN_MIC2_12 +752 0x0808 //TX_PREEQ_BIN_MIC2_13 +753 0x0808 //TX_PREEQ_BIN_MIC2_14 +754 0x0200 //TX_PREEQ_BIN_MIC2_15 +755 0x0000 //TX_PREEQ_BIN_MIC2_16 +756 0x0000 //TX_PREEQ_BIN_MIC2_17 +757 0x0000 //TX_PREEQ_BIN_MIC2_18 +758 0x0000 //TX_PREEQ_BIN_MIC2_19 +759 0x0000 //TX_PREEQ_BIN_MIC2_20 +760 0x0000 //TX_PREEQ_BIN_MIC2_21 +761 0x0000 //TX_PREEQ_BIN_MIC2_22 +762 0x0000 //TX_PREEQ_BIN_MIC2_23 +763 0x0006 //TX_MASKING_ABILITY +764 0x0800 //TX_NND_WEIGHT +765 0x0050 //TX_MIC_CALIBRATION_0 +766 0x0056 //TX_MIC_CALIBRATION_1 +767 0x0050 //TX_MIC_CALIBRATION_2 +768 0x0050 //TX_MIC_CALIBRATION_3 +769 0x0046 //TX_MIC_PWR_BIAS_0 +770 0x0042 //TX_MIC_PWR_BIAS_1 +771 0x0046 //TX_MIC_PWR_BIAS_2 +772 0x0046 //TX_MIC_PWR_BIAS_3 +773 0x0000 //TX_GAIN_LIMIT_0 +774 0x0006 //TX_GAIN_LIMIT_1 +775 0x0000 //TX_GAIN_LIMIT_2 +776 0x0000 //TX_GAIN_LIMIT_3 +777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN +778 0x7FDE //TX_BVE_VAD0_ALPHAUP +779 0x7F3A //TX_BVE_VAD0_ALPHADOWN +780 0x2000 //TX_BVE_GAINWEIGHT_NOFEVADLI +781 0x7F5B //TX_BVE_FEVADLI_ALPHA +782 0x7F19 //TX_BVE_NOVAD0_ALPHAUP +783 0x1000 //TX_TDDRC_ALPHA_UP_01 +784 0x1000 //TX_TDDRC_ALPHA_UP_02 +785 0x1000 //TX_TDDRC_ALPHA_UP_03 +786 0x1000 //TX_TDDRC_ALPHA_UP_04 +787 0x7EB8 //TX_TDDRC_ALPHA_DWN_01 +788 0x7EB8 //TX_TDDRC_ALPHA_DWN_02 +789 0x7EB8 //TX_TDDRC_ALPHA_DWN_03 +790 0x7EB8 //TX_TDDRC_ALPHA_DWN_04 +791 0x7FFF //TX_TDDRC_TD_DRC_LIMIT +792 0x0800 //TX_TDDRC_POST_LIMIT_GAIN +793 0x0000 //TX_TDDRC_RESRV_0 +794 0x0000 //TX_TDDRC_RESRV_1 +795 0x0018 //TX_FDDRC_BAND_MARGIN_0 +796 0x0030 //TX_FDDRC_BAND_MARGIN_1 +797 0x0050 //TX_FDDRC_BAND_MARGIN_2 +798 0x0080 //TX_FDDRC_BAND_MARGIN_3 +799 0x0007 //TX_FDDRC_BLOCK_EXP +800 0x5000 //TX_FDDRC_THRD_2_0 +801 0x5000 //TX_FDDRC_THRD_2_1 +802 0x5000 //TX_FDDRC_THRD_2_2 +803 0x5000 //TX_FDDRC_THRD_2_3 +804 0x6400 //TX_FDDRC_THRD_3_0 +805 0x6400 //TX_FDDRC_THRD_3_1 +806 0x6400 //TX_FDDRC_THRD_3_2 +807 0x6400 //TX_FDDRC_THRD_3_3 +808 0x2000 //TX_FDDRC_SLANT_0_0 +809 0x2000 //TX_FDDRC_SLANT_0_1 +810 0x2000 //TX_FDDRC_SLANT_0_2 +811 0x2000 //TX_FDDRC_SLANT_0_3 +812 0x5333 //TX_FDDRC_SLANT_1_0 +813 0x5333 //TX_FDDRC_SLANT_1_1 +814 0x5333 //TX_FDDRC_SLANT_1_2 +815 0x5333 //TX_FDDRC_SLANT_1_3 +816 0x0010 //TX_DEADMIC_SILENCE_TH +817 0x0600 //TX_MIC_DEGRADE_TH +818 0x0078 //TX_DEADMIC_CNT +819 0x0078 //TX_MIC_DEGRADE_CNT +820 0x0000 //TX_FDDRC_RESRV_4 +821 0x0000 //TX_FDDRC_RESRV_5 +822 0x0000 //TX_FDDRC_RESRV_6 +823 0x7FFF //TX_KS_NOISEPASTE_FACTOR +824 0x0001 //TX_KS_CONFIG +825 0x7FFF //TX_KS_GAIN_MIN +826 0x0000 //TX_KS_RESRV_0 +827 0x0000 //TX_KS_RESRV_1 +828 0x0000 //TX_KS_RESRV_2 +829 0x7C00 //TX_LAMBDA_PKA_FP +830 0x2000 //TX_TPKA_FP +831 0x0080 //TX_MIN_G_FP +832 0x2000 //TX_MAX_G_FP +833 0x0FA0 //TX_FFP_FP_K_METAL +834 0x4000 //TX_A_POST_FLT_FP +835 0x0F5C //TX_RTO_OUTBEAM_TH +836 0x4CCD //TX_TPKA_FP_THD +837 0x0000 //TX_MAX_G_FP_BLK +838 0x0000 //TX_FFP_FADEIN +839 0x0000 //TX_FFP_FADEOUT +840 0x0000 //TX_WHISPERCTH +841 0x0000 //TX_WHISPERHOLDT +842 0x0000 //TX_WHISP_ENTHH +843 0x0000 //TX_WHISP_ENTHL +844 0x0000 //TX_WHISP_RTOTH +845 0x0000 //TX_WHISP_RTOTH2 +846 0x0096 //TX_MUTE_PERIOD +847 0x0000 //TX_FADE_IN_PERIOD +848 0x0100 //TX_FFP_RESRV_2 +849 0x0020 //TX_FFP_RESRV_3 +850 0x0000 //TX_FFP_RESRV_4 +851 0x0000 //TX_FFP_RESRV_5 +852 0x0000 //TX_FFP_RESRV_6 +853 0x0002 //TX_FILTINDX +854 0x0002 //TX_TDDRC_THRD_0 +855 0x0003 //TX_TDDRC_THRD_1 +856 0x1500 //TX_TDDRC_THRD_2 +857 0x1500 //TX_TDDRC_THRD_3 +858 0x3000 //TX_TDDRC_SLANT_0 +859 0x6E00 //TX_TDDRC_SLANT_1 +860 0x1000 //TX_TDDRC_ALPHA_UP_00 +861 0x7EB8 //TX_TDDRC_ALPHA_DWN_00 +862 0x0000 //TX_TDDRC_HMNC_FLAG +863 0x199A //TX_TDDRC_HMNC_GAIN +864 0x0000 //TX_TDDRC_SMT_FLAG +865 0x0CCD //TX_TDDRC_SMT_W +866 0x0715 //TX_TDDRC_DRC_GAIN +867 0x7FFF //TX_TDDRC_LMT_THRD +868 0x0000 //TX_TDDRC_LMT_ALPHA +869 0x0000 //TX_TFMASKLTH +870 0x0000 //TX_TFMASKLTHL +871 0x0CCD //TX_TFMASKHTH +872 0xECCD //TX_TFMASKLTH_BINVAD +873 0xFCCD //TX_TFMASKLTH_NS_EST +874 0xF800 //TX_TFMASKLTH_DOA +875 0x0CCD //TX_TFMASKTH_BLESSCUT +876 0x1000 //TX_B_LESSCUT_RTO_MASK +877 0x2000 //TX_SB_RHO_MEAN_TH_ABN +878 0x2000 //TX_B_POST_FLT_MASK +879 0x0000 //TX_B_POST_FLT_MASK1 +880 0x6333 //TX_GAIN_WIND_MASK +881 0x0000 //TX_TFMASK_BFSTRICT_MUSIC +882 0x0000 //TX_TFMASK_BFSTRICT_NOMUSIC +883 0x7333 //TX_FASTNS_OUTIN_TH +884 0x0CCD //TX_FASTNS_TFMASK_TH +885 0x0CCD //TX_FASTNS_TFMASKBIN_TH1 +886 0x0CCD //TX_FASTNS_TFMASKBIN_TH2 +887 0x0CCD //TX_FASTNS_TFMASKBIN_TH3 +888 0x0028 //TX_FASTNS_ARSPC_TH +889 0xC000 //TX_FASTNS_MASK5_TH +890 0x0810 //TX_POSTSSA_MIN_G_VR_MASK +891 0x1000 //TX_A_LESSCUT_RTO_MASK +892 0x1770 //TX_FASTNS_NOISETH +893 0xC000 //TX_FASTNS_SSA_THLFL +894 0xC000 //TX_FASTNS_SSA_THHFL +895 0xCCCC //TX_FASTNS_SSA_THLFH +896 0xD999 //TX_FASTNS_SSA_THHFH +897 0x2329 //TX_SENDFUNC_REG_MICMUTE +898 0x0010 //TX_SENDFUNC_REG_MICMUTE1 +899 0x03E8 //TX_MICMUTE_RATIO_THR +900 0x01A4 //TX_MICMUTE_AMP_THR +901 0x0004 //TX_MICMUTE_HPF_IND +902 0x00C0 //TX_MICMUTE_LOG_EYR_TH +903 0x0008 //TX_MICMUTE_CVG_TIME +904 0x0008 //TX_MICMUTE_RELEASE_TIME +905 0x0CD0 //TX_MIC_VOLUME_MIC0MUTE +906 0x0000 //TX_MICMUTE_EPD_OFFSET_0 +907 0x0028 //TX_MICMUTE_FRQ_AEC_L +908 0x7999 //TX_MICMUTE_EAD_THR +909 0x7FFF //TX_MICMUTE_LAMBDA_CB_NLE +910 0x3000 //TX_MICMUTE_LAMBDA_RE_EST +911 0x7F00 //TX_DTD_THR1_MICMUTE_0 +912 0x7000 //TX_DTD_THR1_MICMUTE_1 +913 0x7FFF //TX_DTD_THR1_MICMUTE_2 +914 0x7FFF //TX_DTD_THR1_MICMUTE_3 +915 0x2000 //TX_DTD_THR2_MICMUTE_0 +916 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_0 +917 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_1 +918 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_2 +919 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_3 +920 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_4 +921 0x7FFF //TX_MICMUTE_C_POST_FLT +922 0x03E8 //TX_MICMUTE_DT_CUT_K +923 0x0001 //TX_MICMUTE_DT_CUT_THR +924 0x03E8 //TX_MICMUTE_DT_CUT_K2 +925 0x0001 //TX_MICMUTE_DT_CUT_THR2 +926 0x0064 //TX_MICMUTE_DT2_HOLD_N +927 0x1000 //TX_MICMUTE_RATIODTH_THCUT +928 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOL +929 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOH +930 0x0400 //TX_MICMUTE_C_POST_FLT_MASK +931 0x7999 //TX_MICMUTE_RATIODTL_CUT_TH +932 0x3E80 //TX_MICMUTE_DT_CUT_K1 +933 0x0800 //TX_MICMUTE_N2_SN_EST +934 0xFC00 //TX_MICMUTE_THR_SN_EST_0 +935 0x001C //TX_MICMUTE_MIN_G_CTRL_0 +936 0x6000 //TX_MICMUTE_A_POST_FILT_S_0 +937 0x7000 //TX_MICMUTE_B_POST_FILT_0 +938 0x2710 //TX_MIC1RUB_AMP_THR +939 0x7FFF //TX_MIC1MUTE_RATIO_THR +940 0x0001 //TX_MIC1MUTE_AMP_THR +941 0x0008 //TX_MIC1MUTE_CVG_TIME +942 0x0008 //TX_MIC1MUTE_RELEASE_TIME +943 0x05A0 //TX_AMS_RESRV_01 +944 0x3FFF //TX_AMS_RESRV_02 +945 0x7FFF //TX_AMS_RESRV_03 +946 0x0000 //TX_AMS_RESRV_04 +947 0x0000 //TX_AMS_RESRV_05 +948 0x0000 //TX_AMS_RESRV_06 +949 0x0000 //TX_AMS_RESRV_07 +950 0x0000 //TX_AMS_RESRV_08 +951 0x0000 //TX_AMS_RESRV_09 +952 0x0000 //TX_AMS_RESRV_10 +953 0x0000 //TX_AMS_RESRV_11 +954 0x0000 //TX_AMS_RESRV_12 +955 0x0000 //TX_AMS_RESRV_13 +956 0x0000 //TX_AMS_RESRV_14 +957 0x0000 //TX_AMS_RESRV_15 +958 0x0000 //TX_AMS_RESRV_16 +959 0x0000 //TX_AMS_RESRV_17 +960 0x0000 //TX_AMS_RESRV_18 +961 0x0000 //TX_AMS_RESRV_19 +#RX +0 0x243C //RX_RECVFUNC_MODE_0 +1 0x0000 //RX_RECVFUNC_MODE_1 +2 0x0003 //RX_SAMPLINGFREQ_SIG +3 0x0003 //RX_SAMPLINGFREQ_PROC +4 0x000A //RX_FRAME_SZ +5 0x0000 //RX_DELAY_OPT +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +10 0x05AA //RX_PGA +11 0x7FFF //RX_A_HP +12 0x4000 //RX_B_PE +13 0x5800 //RX_THR_PITCH_DET_0 +14 0x5000 //RX_THR_PITCH_DET_1 +15 0x4000 //RX_THR_PITCH_DET_2 +16 0x0008 //RX_PITCH_BFR_LEN +17 0x0003 //RX_SBD_PITCH_DET +18 0x0100 //RX_PP_RESRV_0 +19 0x0020 //RX_PP_RESRV_1 +20 0x0600 //RX_N_SN_EST +21 0x000C //RX_N2_SN_EST +22 0x000F //RX_NS_LVL_CTRL +23 0xF800 //RX_THR_SN_EST +24 0x7E00 //RX_LAMBDA_PFILT +25 0x000A //RX_FENS_RESRV_0 +26 0x0190 //RX_FENS_RESRV_1 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +30 0x0002 //RX_EXTRA_NS_L +31 0x0800 //RX_EXTRA_NS_A +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +35 0x199A //RX_A_POST_FLT +36 0x0000 //RX_LMT_THRD +37 0x4000 //RX_LMT_ALPHA +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4C //RX_FDEQ_GAIN_2 +42 0x5064 //RX_FDEQ_GAIN_3 +43 0x7076 //RX_FDEQ_GAIN_4 +44 0x897A //RX_FDEQ_GAIN_5 +45 0x7C80 //RX_FDEQ_GAIN_6 +46 0x8888 //RX_FDEQ_GAIN_7 +47 0x949C //RX_FDEQ_GAIN_8 +48 0x96A4 //RX_FDEQ_GAIN_9 +49 0xA9A0 //RX_FDEQ_GAIN_10 +50 0x9487 //RX_FDEQ_GAIN_11 +51 0x6F64 //RX_FDEQ_GAIN_12 +52 0x625A //RX_FDEQ_GAIN_13 +53 0x5D80 //RX_FDEQ_GAIN_14 +54 0x8890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0404 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x141E //RX_FDEQ_BIN_13 +77 0x3728 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +111 0x0002 //RX_FILTINDX +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0551 //RX_TDDRC_DRC_GAIN +125 0x7C00 //RX_LAMBDA_PKA_FP +126 0x1450 //RX_TPKA_FP +127 0x0400 //RX_MIN_G_FP +128 0x0850 //RX_MAX_G_FP +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +131 0x0000 //RX_MAXLEVEL_CNG +132 0x3000 //RX_BWE_UV_TH +133 0x3000 //RX_BWE_UV_TH2 +134 0x1800 //RX_BWE_UV_TH3 +135 0x1000 //RX_BWE_V_TH +136 0x04CD //RX_BWE_GAIN1_V_TH1 +137 0x0F33 //RX_BWE_GAIN1_V_TH2 +138 0x7333 //RX_BWE_UV_EQ +139 0x199A //RX_BWE_V_EQ +140 0x7333 //RX_BWE_TONE_TH +141 0x0004 //RX_BWE_UV_HOLD_T +142 0x6CCD //RX_BWE_GAIN2_ALPHA +143 0x799A //RX_BWE_GAIN3_ALPHA +144 0x001E //RX_BWE_CUTOFF +145 0x3000 //RX_BWE_GAINFILL +146 0x3200 //RX_BWE_MAXTH_TONE +147 0x2000 //RX_BWE_EQ_0 +148 0x2000 //RX_BWE_EQ_1 +149 0x2000 //RX_BWE_EQ_2 +150 0x2000 //RX_BWE_EQ_3 +151 0x2000 //RX_BWE_EQ_4 +152 0x2000 //RX_BWE_EQ_5 +153 0x2000 //RX_BWE_EQ_6 +154 0x0000 //RX_BWE_RESRV_0 +155 0x0000 //RX_BWE_RESRV_1 +156 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x03B8 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x4654 //RX_FDEQ_GAIN_2 +42 0x6076 //RX_FDEQ_GAIN_3 +43 0x8EA2 //RX_FDEQ_GAIN_4 +44 0xA2A0 //RX_FDEQ_GAIN_5 +45 0x9498 //RX_FDEQ_GAIN_6 +46 0x9C94 //RX_FDEQ_GAIN_7 +47 0xAAB2 //RX_FDEQ_GAIN_8 +48 0xB0B4 //RX_FDEQ_GAIN_9 +49 0xC5C2 //RX_FDEQ_GAIN_10 +50 0x998D //RX_FDEQ_GAIN_11 +51 0x7566 //RX_FDEQ_GAIN_12 +52 0x6468 //RX_FDEQ_GAIN_13 +53 0x484B //RX_FDEQ_GAIN_14 +54 0x4E90 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0404 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D09 //RX_FDEQ_BIN_9 +73 0x0819 //RX_FDEQ_BIN_10 +74 0x1E19 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x141E //RX_FDEQ_BIN_13 +77 0x3728 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x000C //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x03B8 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x4654 //RX_FDEQ_GAIN_2 +42 0x6076 //RX_FDEQ_GAIN_3 +43 0x8EA2 //RX_FDEQ_GAIN_4 +44 0xA2A0 //RX_FDEQ_GAIN_5 +45 0x9498 //RX_FDEQ_GAIN_6 +46 0x9C94 //RX_FDEQ_GAIN_7 +47 0xAAB2 //RX_FDEQ_GAIN_8 +48 0xB0B4 //RX_FDEQ_GAIN_9 +49 0xC5C2 //RX_FDEQ_GAIN_10 +50 0x998D //RX_FDEQ_GAIN_11 +51 0x7566 //RX_FDEQ_GAIN_12 +52 0x6468 //RX_FDEQ_GAIN_13 +53 0x484B //RX_FDEQ_GAIN_14 +54 0x4E90 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0404 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D09 //RX_FDEQ_BIN_9 +73 0x0819 //RX_FDEQ_BIN_10 +74 0x1E19 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x141E //RX_FDEQ_BIN_13 +77 0x3728 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0014 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x03B8 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x4654 //RX_FDEQ_GAIN_2 +42 0x6076 //RX_FDEQ_GAIN_3 +43 0x8EA2 //RX_FDEQ_GAIN_4 +44 0xA2A0 //RX_FDEQ_GAIN_5 +45 0x9498 //RX_FDEQ_GAIN_6 +46 0x9C94 //RX_FDEQ_GAIN_7 +47 0xAAB2 //RX_FDEQ_GAIN_8 +48 0xB0B4 //RX_FDEQ_GAIN_9 +49 0xC5C2 //RX_FDEQ_GAIN_10 +50 0x998D //RX_FDEQ_GAIN_11 +51 0x7566 //RX_FDEQ_GAIN_12 +52 0x6468 //RX_FDEQ_GAIN_13 +53 0x484B //RX_FDEQ_GAIN_14 +54 0x4E90 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0404 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D09 //RX_FDEQ_BIN_9 +73 0x0819 //RX_FDEQ_BIN_10 +74 0x1E19 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x141E //RX_FDEQ_BIN_13 +77 0x3728 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0022 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x03B8 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x4654 //RX_FDEQ_GAIN_2 +42 0x6076 //RX_FDEQ_GAIN_3 +43 0x8EA2 //RX_FDEQ_GAIN_4 +44 0xA2A0 //RX_FDEQ_GAIN_5 +45 0x9498 //RX_FDEQ_GAIN_6 +46 0x9C94 //RX_FDEQ_GAIN_7 +47 0xAAB2 //RX_FDEQ_GAIN_8 +48 0xB0B4 //RX_FDEQ_GAIN_9 +49 0xC5C2 //RX_FDEQ_GAIN_10 +50 0x998D //RX_FDEQ_GAIN_11 +51 0x7566 //RX_FDEQ_GAIN_12 +52 0x6468 //RX_FDEQ_GAIN_13 +53 0x484B //RX_FDEQ_GAIN_14 +54 0x4E90 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0404 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D09 //RX_FDEQ_BIN_9 +73 0x0819 //RX_FDEQ_BIN_10 +74 0x1E19 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x141E //RX_FDEQ_BIN_13 +77 0x3728 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0039 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x03B8 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x4654 //RX_FDEQ_GAIN_2 +42 0x6076 //RX_FDEQ_GAIN_3 +43 0x8EA2 //RX_FDEQ_GAIN_4 +44 0xA2A0 //RX_FDEQ_GAIN_5 +45 0x9498 //RX_FDEQ_GAIN_6 +46 0x9C94 //RX_FDEQ_GAIN_7 +47 0xAAB2 //RX_FDEQ_GAIN_8 +48 0xB0B4 //RX_FDEQ_GAIN_9 +49 0xC5C2 //RX_FDEQ_GAIN_10 +50 0x998D //RX_FDEQ_GAIN_11 +51 0x7566 //RX_FDEQ_GAIN_12 +52 0x6468 //RX_FDEQ_GAIN_13 +53 0x484B //RX_FDEQ_GAIN_14 +54 0x4E90 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0404 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D09 //RX_FDEQ_BIN_9 +73 0x0819 //RX_FDEQ_BIN_10 +74 0x1E19 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x141E //RX_FDEQ_BIN_13 +77 0x3728 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x005D //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x03B8 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x4654 //RX_FDEQ_GAIN_2 +42 0x6076 //RX_FDEQ_GAIN_3 +43 0x8EA2 //RX_FDEQ_GAIN_4 +44 0xA2A0 //RX_FDEQ_GAIN_5 +45 0x9498 //RX_FDEQ_GAIN_6 +46 0x9C94 //RX_FDEQ_GAIN_7 +47 0xAAB2 //RX_FDEQ_GAIN_8 +48 0xB0B4 //RX_FDEQ_GAIN_9 +49 0xC5C2 //RX_FDEQ_GAIN_10 +50 0x998D //RX_FDEQ_GAIN_11 +51 0x7566 //RX_FDEQ_GAIN_12 +52 0x6468 //RX_FDEQ_GAIN_13 +53 0x484B //RX_FDEQ_GAIN_14 +54 0x4E90 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0404 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D09 //RX_FDEQ_BIN_9 +73 0x0819 //RX_FDEQ_BIN_10 +74 0x1E19 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x141E //RX_FDEQ_BIN_13 +77 0x3728 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0094 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x03B8 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x4654 //RX_FDEQ_GAIN_2 +42 0x6076 //RX_FDEQ_GAIN_3 +43 0x8EA2 //RX_FDEQ_GAIN_4 +44 0xA2A0 //RX_FDEQ_GAIN_5 +45 0x9498 //RX_FDEQ_GAIN_6 +46 0x9C94 //RX_FDEQ_GAIN_7 +47 0xAAB2 //RX_FDEQ_GAIN_8 +48 0xB0B4 //RX_FDEQ_GAIN_9 +49 0xC5C2 //RX_FDEQ_GAIN_10 +50 0x998D //RX_FDEQ_GAIN_11 +51 0x7566 //RX_FDEQ_GAIN_12 +52 0x6468 //RX_FDEQ_GAIN_13 +53 0x484B //RX_FDEQ_GAIN_14 +54 0x4E90 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0404 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D09 //RX_FDEQ_BIN_9 +73 0x0819 //RX_FDEQ_BIN_10 +74 0x1E19 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x141E //RX_FDEQ_BIN_13 +77 0x3728 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#RX 2 +157 0x003C //RX_RECVFUNC_MODE_0 +158 0x0000 //RX_RECVFUNC_MODE_1 +159 0x0003 //RX_SAMPLINGFREQ_SIG +160 0x0003 //RX_SAMPLINGFREQ_PROC +161 0x000A //RX_FRAME_SZ +162 0x0000 //RX_DELAY_OPT +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +167 0x05AA //RX_PGA +168 0x7FFF //RX_A_HP +169 0x4000 //RX_B_PE +170 0x5800 //RX_THR_PITCH_DET_0 +171 0x5000 //RX_THR_PITCH_DET_1 +172 0x4000 //RX_THR_PITCH_DET_2 +173 0x0008 //RX_PITCH_BFR_LEN +174 0x0003 //RX_SBD_PITCH_DET +175 0x0100 //RX_PP_RESRV_0 +176 0x0020 //RX_PP_RESRV_1 +177 0x0600 //RX_N_SN_EST +178 0x000C //RX_N2_SN_EST +179 0x000F //RX_NS_LVL_CTRL +180 0xF800 //RX_THR_SN_EST +181 0x7E00 //RX_LAMBDA_PFILT +182 0x000A //RX_FENS_RESRV_0 +183 0x0190 //RX_FENS_RESRV_1 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +187 0x0002 //RX_EXTRA_NS_L +188 0x0800 //RX_EXTRA_NS_A +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +192 0x199A //RX_A_POST_FLT +193 0x0000 //RX_LMT_THRD +194 0x4000 //RX_LMT_ALPHA +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +268 0x0002 //RX_FILTINDX +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +282 0x7C00 //RX_LAMBDA_PKA_FP +283 0x13E0 //RX_TPKA_FP +284 0x0080 //RX_MIN_G_FP +285 0x2000 //RX_MAX_G_FP +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +288 0x0000 //RX_MAXLEVEL_CNG +289 0x3000 //RX_BWE_UV_TH +290 0x3000 //RX_BWE_UV_TH2 +291 0x1800 //RX_BWE_UV_TH3 +292 0x1000 //RX_BWE_V_TH +293 0x04CD //RX_BWE_GAIN1_V_TH1 +294 0x0F33 //RX_BWE_GAIN1_V_TH2 +295 0x7333 //RX_BWE_UV_EQ +296 0x199A //RX_BWE_V_EQ +297 0x7333 //RX_BWE_TONE_TH +298 0x0004 //RX_BWE_UV_HOLD_T +299 0x6CCD //RX_BWE_GAIN2_ALPHA +300 0x799A //RX_BWE_GAIN3_ALPHA +301 0x001E //RX_BWE_CUTOFF +302 0x3000 //RX_BWE_GAINFILL +303 0x3200 //RX_BWE_MAXTH_TONE +304 0x2000 //RX_BWE_EQ_0 +305 0x2000 //RX_BWE_EQ_1 +306 0x2000 //RX_BWE_EQ_2 +307 0x2000 //RX_BWE_EQ_3 +308 0x2000 //RX_BWE_EQ_4 +309 0x2000 //RX_BWE_EQ_5 +310 0x2000 //RX_BWE_EQ_6 +311 0x0000 //RX_BWE_RESRV_0 +312 0x0000 //RX_BWE_RESRV_1 +313 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x000A //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0010 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x001B //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0032 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0047 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0076 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 + +#CASE_NAME HANDSET-HANDSET-TMOBILE_US-FB +#PARAM_MODE FULL +#PARAM_TYPE TX+2RX +#TOTAL_CUSTOM_STEP 7+7 +#TX +0 0x0000 //TX_OPERATION_MODE_0 +1 0x0000 //TX_OPERATION_MODE_1 +2 0x0026 //TX_PATCH_REG +3 0x6B7E //TX_SENDFUNC_MODE_0 +4 0x0001 //TX_SENDFUNC_MODE_1 +5 0x0002 //TX_NUM_MIC +6 0x0004 //TX_SAMPLINGFREQ_SIG +7 0x0004 //TX_SAMPLINGFREQ_PROC +8 0x000A //TX_FRAME_SZ_SIG +9 0x000A //TX_FRAME_SZ +10 0x0000 //TX_DELAY_OPT +11 0x0028 //TX_MAX_TAIL_LENGTH +12 0x0001 //TX_NUM_LOUTCHN +13 0x0001 //TX_MAXNUM_AECREF +14 0x0000 //TX_DBG_FUNC_REG +15 0x0000 //TX_DBG_FUNC_REG1 +16 0x0000 //TX_SYS_RESRV_0 +17 0x0000 //TX_SYS_RESRV_1 +18 0x0000 //TX_SYS_RESRV_2 +19 0x0000 //TX_SYS_RESRV_3 +20 0x0000 //TX_DIST2REF0 +21 0x009C //TX_DIST2REF1 +22 0x0000 //TX_DIST2REF_02 +23 0x0000 //TX_DIST2REF_03 +24 0x0000 //TX_DIST2REF_04 +25 0x0000 //TX_DIST2REF_05 +26 0x0000 //TX_MMIC +27 0x1000 //TX_PGA_0 +28 0x1000 //TX_PGA_1 +29 0x1000 //TX_PGA_2 +30 0x0000 //TX_PGA_3 +31 0x0000 //TX_PGA_4 +32 0x0000 //TX_PGA_5 +33 0x0000 //TX_MIC_PAIRS +34 0x0000 //TX_MIC_PAIRS_HS +35 0x0002 //TX_MICS_FOR_BF +36 0x0000 //TX_MIC_PAIRS_FORL1 +37 0x0002 //TX_MICS_OF_PAIR0 +38 0x0002 //TX_MICS_OF_PAIR1 +39 0x0002 //TX_MICS_OF_PAIR2 +40 0x0002 //TX_MICS_OF_PAIR3 +41 0x0000 //TX_MIC_DATA_SRC0 +42 0x0002 //TX_MIC_DATA_SRC1 +43 0x0001 //TX_MIC_DATA_SRC2 +44 0x0000 //TX_MIC_DATA_SRC3 +45 0x0000 //TX_MIC_PAIR_CH_04 +46 0x0000 //TX_MIC_PAIR_CH_05 +47 0x0000 //TX_MIC_PAIR_CH_10 +48 0x0000 //TX_MIC_PAIR_CH_11 +49 0x0000 //TX_MIC_PAIR_CH_12 +50 0x0000 //TX_MIC_PAIR_CH_13 +51 0x0000 //TX_MIC_PAIR_CH_14 +52 0x05DC //TX_HD_BIN_MASK +53 0x0010 //TX_HD_SUBAND_MASK +54 0x19A1 //TX_HD_FRAME_AVG_MASK +55 0x0320 //TX_HD_MIN_FRQ +56 0x1000 //TX_HD_ALPHA_PSD +57 0x1100 //TX_T_PHPR1 +58 0x0000 //TX_T_PHPR2 +59 0x0000 //TX_T_PTPR +60 0x0000 //TX_T_PNPR +61 0x0000 //TX_T_PAPR1 +62 0xEE6C //TX_T_PSDVAT +63 0x0800 //TX_CNT +64 0x4000 //TX_ANTI_HOWL_GAIN +65 0x0001 //TX_MICFORBFMARK_0 +66 0x0001 //TX_MICFORBFMARK_1 +67 0x0001 //TX_MICFORBFMARK_2 +68 0x0001 //TX_MICFORBFMARK_3 +69 0x0001 //TX_MICFORBFMARK_4 +70 0x0001 //TX_MICFORBFMARK_5 +71 0x0000 //TX_DIST2REF_10 +72 0x3A66 //TX_DIST2REF_11 +73 0x0000 //TX_DIST2REF2 +74 0x0000 //TX_DIST2REF_13 +75 0x0000 //TX_DIST2REF_14 +76 0x0000 //TX_DIST2REF_15 +77 0x0000 //TX_DIST2REF_20 +78 0x0000 //TX_DIST2REF_21 +79 0x0000 //TX_DIST2REF_22 +80 0x0000 //TX_DIST2REF_23 +81 0x0000 //TX_DIST2REF_24 +82 0x0000 //TX_DIST2REF_25 +83 0x0000 //TX_DIST2REF_30 +84 0x0000 //TX_DIST2REF_31 +85 0x0000 //TX_DIST2REF_32 +86 0x0000 //TX_DIST2REF_33 +87 0x0000 //TX_DIST2REF_34 +88 0x0000 //TX_DIST2REF_35 +89 0x0000 //TX_MIC_LOC_00 +90 0x0000 //TX_MIC_LOC_01 +91 0x0000 //TX_MIC_LOC_02 +92 0x0000 //TX_MIC_LOC_03 +93 0x0000 //TX_MIC_LOC_04 +94 0x0000 //TX_MIC_LOC_05 +95 0x0000 //TX_MIC_LOC_10 +96 0x0000 //TX_MIC_LOC_11 +97 0x0000 //TX_MIC_LOC_12 +98 0x0000 //TX_MIC_LOC_13 +99 0x0000 //TX_MIC_LOC_14 +100 0x0000 //TX_MIC_LOC_15 +101 0x0000 //TX_MIC_LOC_20 +102 0x0000 //TX_MIC_LOC_21 +103 0x0000 //TX_MIC_LOC_22 +104 0x0000 //TX_MIC_LOC_23 +105 0x0000 //TX_MIC_LOC_24 +106 0x0000 //TX_MIC_LOC_25 +107 0x0200 //TX_MIC_REFBLK_VOLUME +108 0x0AAC //TX_MIC_BLOCK_VOLUME +109 0x0000 //TX_INVERSE_MASK +110 0x0000 //TX_ADCS_MASK +111 0x04D0 //TX_ADCS_GAIN +112 0x4000 //TX_NFC_GAINFAC +113 0x0000 //TX_MAINMIC_BLKFACTOR +114 0x0000 //TX_REFMIC_BLKFACTOR +115 0x0000 //TX_BLMIC_BLKFACTOR +116 0x0000 //TX_BRMIC_BLKFACTOR +117 0x0031 //TX_MICBLK_START_BIN +118 0x0060 //TX_MICBLK_END_BIN +119 0x0015 //TX_MICBLK_FE_HOLD +120 0xFFF2 //TX_MICBLK_MR_EXP_TH +121 0xFFF2 //TX_MICBLK_LR_EXP_TH +122 0x0000 //TX_FENE_HOLD +123 0x4000 //TX_FE_ENER_TH_MTS +124 0x0004 //TX_FE_ENER_TH_EXP +125 0x6000 //TX_C_POST_FLT_MIC_MAINBLK +126 0x6000 //TX_C_POST_FLT_MIC_REFBLK +127 0x0010 //TX_MIC_BLOCK_N +128 0x7E56 //TX_A_HP +129 0x4000 //TX_B_PE +130 0x1800 //TX_THR_PITCH_DET_0 +131 0x1000 //TX_THR_PITCH_DET_1 +132 0x0800 //TX_THR_PITCH_DET_2 +133 0x0008 //TX_PITCH_BFR_LEN +134 0x0003 //TX_SBD_PITCH_DET +135 0x0050 //TX_TD_AEC_L +136 0x4000 //TX_MU0_UNP_TD_AEC +137 0x1000 //TX_MU0_PTD_TD_AEC +138 0x0000 //TX_PP_RESRV_0 +139 0x2A94 //TX_PP_RESRV_1 +140 0x55F0 //TX_PP_RESRV_2 +141 0x0000 //TX_PP_RESRV_3 +142 0x0000 //TX_PP_RESRV_4 +143 0x0000 //TX_PP_RESRV_5 +144 0x0000 //TX_PP_RESRV_6 +145 0x0000 //TX_PP_RESRV_7 +146 0x0028 //TX_TAIL_LENGTH +147 0x0080 //TX_AEC_REF_GAIN_0 +148 0x0800 //TX_AEC_REF_GAIN_1 +149 0x0800 //TX_AEC_REF_GAIN_2 +150 0x7900 //TX_EAD_THR +151 0x2000 //TX_THR_RE_EST +152 0x0400 //TX_MIN_EQ_RE_EST_0 +153 0x0400 //TX_MIN_EQ_RE_EST_1 +154 0x0800 //TX_MIN_EQ_RE_EST_2 +155 0x0800 //TX_MIN_EQ_RE_EST_3 +156 0x1000 //TX_MIN_EQ_RE_EST_4 +157 0x1000 //TX_MIN_EQ_RE_EST_5 +158 0x1000 //TX_MIN_EQ_RE_EST_6 +159 0x1000 //TX_MIN_EQ_RE_EST_7 +160 0x1000 //TX_MIN_EQ_RE_EST_8 +161 0x1000 //TX_MIN_EQ_RE_EST_9 +162 0x1000 //TX_MIN_EQ_RE_EST_10 +163 0x1000 //TX_MIN_EQ_RE_EST_11 +164 0x1000 //TX_MIN_EQ_RE_EST_12 +165 0x3000 //TX_LAMBDA_RE_EST +166 0x1000 //TX_LAMBDA_CB_NLE +167 0x1800 //TX_C_POST_FLT +168 0x4000 //TX_GAIN_NP +169 0x003C //TX_SE_HOLD_N +170 0x0046 //TX_DT_HOLD_N +171 0x03E8 //TX_DT2_HOLD_N +172 0x6666 //TX_AEC_RESRV_0 +173 0x0000 //TX_AEC_RESRV_1 +174 0x0014 //TX_AEC_RESRV_2 +175 0x0000 //TX_MIC_DELAY_LENGTH +176 0x0000 //TX_REF_DELAY_LENGTH +177 0x0000 //TX_ADD_LINEIN_GAINL +178 0x0000 //TX_ADD_LINEIN_GAINH +179 0x0000 //TX_MIN_EQ_RE_EST_14 +180 0x0000 //TX_DTD_THR1_8 +181 0x7FFF //TX_DTD_THR2_8 +182 0x0000 //TX_DTD_MIC_BLK2 +183 0x0008 //TX_FRQ_LIN_LEN +184 0x7FFF //TX_FRQ_AEC_LEN_RHO +185 0x6000 //TX_MU0_UNP_FRQ_AEC +186 0x4000 //TX_MU0_PTD_FRQ_AEC +187 0x000A //TX_MINENOISETH +188 0x0800 //TX_MU0_RE_EST +189 0x0001 //TX_AEC_NUM_CH +190 0x0000 //TX_BIGECHOATTENUATION_MAX +191 0x2000 //TX_A_POST_FLT_MICBLK +192 0x0000 //TX_BLKENERTH +193 0x0000 //TX_BLKENERHIGHTH +194 0x0000 //TX_NORMENERTH +195 0x0000 //TX_NORMENERHIGHTH +196 0x0000 //TX_NORMENERHIGHTHL +197 0x7000 //TX_DTD_THR1_0 +198 0x7000 //TX_DTD_THR1_1 +199 0x7000 //TX_DTD_THR1_2 +200 0x7F00 //TX_DTD_THR1_3 +201 0x7F00 //TX_DTD_THR1_4 +202 0x7F00 //TX_DTD_THR1_5 +203 0x7F00 //TX_DTD_THR1_6 +204 0x2000 //TX_DTD_THR2_0 +205 0x2000 //TX_DTD_THR2_1 +206 0x2000 //TX_DTD_THR2_2 +207 0x1000 //TX_DTD_THR2_3 +208 0x1000 //TX_DTD_THR2_4 +209 0x1000 //TX_DTD_THR2_5 +210 0x1000 //TX_DTD_THR2_6 +211 0x6000 //TX_DTD_THR3 +212 0x0177 //TX_SPK_CUT_K +213 0x1B58 //TX_DT_CUT_K +214 0x0100 //TX_DT_CUT_THR +215 0x04EB //TX_COMFORT_G +216 0x01F4 //TX_POWER_YOUT_TH +217 0x4000 //TX_FDPFGAINECHO +218 0x0000 //TX_DTD_HD_THR +219 0x0000 //TX_SPK_CUT_K_S +220 0x0000 //TX_DTD_MIC_BLK +221 0x0400 //TX_ADPT_STRICT_L +222 0x0200 //TX_ADPT_STRICT_H +223 0x0C00 //TX_RATIO_DT_L_TH_LOW +224 0x2000 //TX_RATIO_DT_H_TH_LOW +225 0x1800 //TX_RATIO_DT_L_TH_HIGH +226 0x3000 //TX_RATIO_DT_H_TH_HIGH +227 0x0A00 //TX_RATIO_DT_L0_TH +228 0x7000 //TX_B_POST_FILT_ECHO_L +229 0x7FFF //TX_B_POST_FILT_ECHO_H +230 0x0200 //TX_MIN_G_CTRL_ECHO +231 0x7FFF //TX_B_LESSCUT_RTO_ECHO +232 0x0000 //TX_EPD_OFFSET_00 +233 0x0000 //TX_EPD_OFFST_01 +234 0x1388 //TX_RATIO_DT_L0_TH_HIGH +235 0x3A98 //TX_RATIO_DT_H_TH_CUT +236 0x7FFF //TX_MIN_EQ_RE_EST_13 +237 0x0000 //TX_DTD_THR1_7 +238 0x0000 //TX_DTD_THR2_7 +239 0x0800 //TX_DT_RESRV_7 +240 0x0800 //TX_DT_RESRV_8 +241 0x0000 //TX_DT_RESRV_9 +242 0xF600 //TX_THR_SN_EST_0 +243 0xFA00 //TX_THR_SN_EST_1 +244 0xFA00 //TX_THR_SN_EST_2 +245 0xF800 //TX_THR_SN_EST_3 +246 0xF800 //TX_THR_SN_EST_4 +247 0xF800 //TX_THR_SN_EST_5 +248 0xF800 //TX_THR_SN_EST_6 +249 0xF700 //TX_THR_SN_EST_7 +250 0x0000 //TX_DELTA_THR_SN_EST_0 +251 0x0200 //TX_DELTA_THR_SN_EST_1 +252 0x0200 //TX_DELTA_THR_SN_EST_2 +253 0x0200 //TX_DELTA_THR_SN_EST_3 +254 0x0100 //TX_DELTA_THR_SN_EST_4 +255 0x0200 //TX_DELTA_THR_SN_EST_5 +256 0x0100 //TX_DELTA_THR_SN_EST_6 +257 0x0200 //TX_DELTA_THR_SN_EST_7 +258 0x4000 //TX_LAMBDA_NN_EST_0 +259 0x4000 //TX_LAMBDA_NN_EST_1 +260 0x4000 //TX_LAMBDA_NN_EST_2 +261 0x4000 //TX_LAMBDA_NN_EST_3 +262 0x4000 //TX_LAMBDA_NN_EST_4 +263 0x4000 //TX_LAMBDA_NN_EST_5 +264 0x4000 //TX_LAMBDA_NN_EST_6 +265 0x4000 //TX_LAMBDA_NN_EST_7 +266 0x0400 //TX_N_SN_EST +267 0x001E //TX_INBEAM_T +268 0x0041 //TX_INBEAMHOLDT +269 0x2000 //TX_G_STRICT +270 0x2000 //TX_EQ_THR_BF +271 0x799A //TX_LAMBDA_EQ_BF +272 0x1000 //TX_NE_RTO_TH +273 0x1000 //TX_NE_RTO_TH_L +274 0x1000 //TX_MAINREFRTOH_TH_H +275 0x0600 //TX_MAINREFRTOH_TH_L +276 0x2000 //TX_MAINREFRTO_TH_H +277 0x1400 //TX_MAINREFRTO_TH_L +278 0x0000 //TX_MAINREFRTO_TH_EQ +279 0x1000 //TX_B_POST_FLT_0 +280 0x2000 //TX_B_POST_FLT_1 +281 0x0014 //TX_NS_LVL_CTRL_0 +282 0x0016 //TX_NS_LVL_CTRL_1 +283 0x0016 //TX_NS_LVL_CTRL_2 +284 0x0018 //TX_NS_LVL_CTRL_3 +285 0x0016 //TX_NS_LVL_CTRL_4 +286 0x0012 //TX_NS_LVL_CTRL_5 +287 0x0016 //TX_NS_LVL_CTRL_6 +288 0x0017 //TX_NS_LVL_CTRL_7 +289 0x000E //TX_MIN_GAIN_S_0 +290 0x0007 //TX_MIN_GAIN_S_1 +291 0x0012 //TX_MIN_GAIN_S_2 +292 0x0010 //TX_MIN_GAIN_S_3 +293 0x0012 //TX_MIN_GAIN_S_4 +294 0x0012 //TX_MIN_GAIN_S_5 +295 0x0012 //TX_MIN_GAIN_S_6 +296 0x0012 //TX_MIN_GAIN_S_7 +297 0x6000 //TX_NMOS_SUP +298 0x0000 //TX_NS_MAX_PRI_SNR_TH +299 0x0000 //TX_NMOS_SUP_MENSA +300 0x7FFF //TX_SNRI_SUP_0 +301 0x6000 //TX_SNRI_SUP_1 +302 0x6000 //TX_SNRI_SUP_2 +303 0x6000 //TX_SNRI_SUP_3 +304 0x6000 //TX_SNRI_SUP_4 +305 0x6000 //TX_SNRI_SUP_5 +306 0x6000 //TX_SNRI_SUP_6 +307 0x6000 //TX_SNRI_SUP_7 +308 0x6000 //TX_THR_LFNS +309 0x0017 //TX_G_LFNS +310 0x09C4 //TX_GAIN0_NTH +311 0x000A //TX_MUSIC_MORENS +312 0x7FFF //TX_A_POST_FILT_0 +313 0x2000 //TX_A_POST_FILT_1 +314 0x4000 //TX_A_POST_FILT_S_0 +315 0x4000 //TX_A_POST_FILT_S_1 +316 0x4000 //TX_A_POST_FILT_S_2 +317 0x4000 //TX_A_POST_FILT_S_3 +318 0x4000 //TX_A_POST_FILT_S_4 +319 0x4000 //TX_A_POST_FILT_S_5 +320 0x5000 //TX_A_POST_FILT_S_6 +321 0x7000 //TX_A_POST_FILT_S_7 +322 0x1000 //TX_B_POST_FILT_0 +323 0x2000 //TX_B_POST_FILT_1 +324 0x2000 //TX_B_POST_FILT_2 +325 0x2000 //TX_B_POST_FILT_3 +326 0x2000 //TX_B_POST_FILT_4 +327 0x2000 //TX_B_POST_FILT_5 +328 0x3000 //TX_B_POST_FILT_6 +329 0x3000 //TX_B_POST_FILT_7 +330 0x1000 //TX_B_LESSCUT_RTO_S_0 +331 0x1000 //TX_B_LESSCUT_RTO_S_1 +332 0x1000 //TX_B_LESSCUT_RTO_S_2 +333 0x1000 //TX_B_LESSCUT_RTO_S_3 +334 0x1000 //TX_B_LESSCUT_RTO_S_4 +335 0x1000 //TX_B_LESSCUT_RTO_S_5 +336 0x1000 //TX_B_LESSCUT_RTO_S_6 +337 0x1000 //TX_B_LESSCUT_RTO_S_7 +338 0x7E14 //TX_LAMBDA_PFILT +339 0x7C29 //TX_LAMBDA_PFILT_S_0 +340 0x7C29 //TX_LAMBDA_PFILT_S_1 +341 0x7C29 //TX_LAMBDA_PFILT_S_2 +342 0x7C29 //TX_LAMBDA_PFILT_S_3 +343 0x7C29 //TX_LAMBDA_PFILT_S_4 +344 0x7C29 //TX_LAMBDA_PFILT_S_5 +345 0x7C29 //TX_LAMBDA_PFILT_S_6 +346 0x7C29 //TX_LAMBDA_PFILT_S_7 +347 0x07D0 //TX_K_PEPPER +348 0x0800 //TX_A_PEPPER +349 0x1D4C //TX_K_PEPPER_HF +350 0x0400 //TX_A_PEPPER_HF +351 0x0001 //TX_HMNC_BST_FLG +352 0x4000 //TX_HMNC_BST_THR +353 0x0800 //TX_DT_BINVAD_TH_0 +354 0x0800 //TX_DT_BINVAD_TH_1 +355 0x0800 //TX_DT_BINVAD_TH_2 +356 0x0800 //TX_DT_BINVAD_TH_3 +357 0x0000 //TX_DT_BINVAD_ENDF +358 0x1000 //TX_C_POST_FLT_DT +359 0x7FFF //TX_NS_B_POST_FLT_LESSCUT +360 0x0100 //TX_DT_BOOST +361 0x0000 //TX_BF_SGRAD_FLG +362 0x0005 //TX_BF_DVG_TH +363 0x001E //TX_SN_C_F +364 0x0000 //TX_K_APT +365 0x0001 //TX_NOISEDET +366 0x0190 //TX_NDETCT +367 0x000A //TX_NOISE_TH_0 +368 0x1B58 //TX_NOISE_TH_0_2 +369 0x2134 //TX_NOISE_TH_0_3 +370 0x00C6 //TX_NOISE_TH_1 +371 0x0DAC //TX_NOISE_TH_2 +372 0x2EE0 //TX_NOISE_TH_3 +373 0x47E0 //TX_NOISE_TH_4 +374 0x57E4 //TX_NOISE_TH_5 +375 0x4BD6 //TX_NOISE_TH_5_2 +376 0x0001 //TX_NOISE_TH_5_3 +377 0x4E20 //TX_NOISE_TH_5_4 +378 0x39DF //TX_NOISE_TH_6 +379 0x0014 //TX_MINENOISE_TH +380 0xD508 //TX_MORENS_TFMASK_TH +381 0x0001 //TX_DRC_QUIET_FLOOR +382 0x6D60 //TX_RATIODTL_CUT_TH +383 0x1482 //TX_DT_CUT_K1 +384 0x00A5 //TX_OUT_ENER_S_TH_CLEAN +385 0x00A5 //TX_OUT_ENER_S_TH_LESSCLEAN +386 0x00A5 //TX_OUT_ENER_S_TH_NOISY +387 0x0029 //TX_OUT_ENER_TH_NOISE +388 0x0200 //TX_OUT_ENER_TH_SPEECH +389 0x2000 //TX_SN_NPB_GAIN +390 0x0000 //TX_NN_NPB_GAIN +391 0x3000 //TX_POST_MASK_SUP_HSNE +392 0x07D0 //TX_TAIL_DET_TH +393 0x4000 //TX_B_LESSCUT_RTO_WTA +394 0x0000 //TX_MEL_G_R +395 0x0080 //TX_SUPHIGH_TH +396 0x0000 //TX_MASK_G_R +397 0x0002 //TX_EXTRA_NS_L +398 0x1800 //TX_C_POST_FLT_MASK +399 0x7FFF //TX_A_POST_FLT_WNS +400 0x0148 //TX_MIN_G_LOW300HZ +401 0x0004 //TX_MAXLEVEL_CNG +402 0x00B4 //TX_STN_NOISE_TH +403 0x4000 //TX_POST_MASK_SUP +404 0x7FFF //TX_POST_MASK_ADJUST +405 0x00C8 //TX_NS_ENOISE_MIC0_TH +406 0x0014 //TX_MINENOISE_MIC0_TH +407 0x012C //TX_MINENOISE_MIC0_S_TH +408 0x2900 //TX_MIN_G_CTRL_SSNS +409 0x0800 //TX_METAL_RTO_THR +410 0x0FA0 //TX_NS_FP_K_METAL +411 0x3A98 //TX_NOISEDET_BOOST_TH +412 0x0FA0 //TX_NSMOOTH_TH +413 0x0000 //TX_NS_RESRV_8 +414 0x1800 //TX_RHO_UPB +415 0x2328 //TX_N_HOLD_HS +416 0x006E //TX_N_RHO_BFR0 +417 0x7FFF //TX_LAMBDA_ARSP_EST +418 0x0100 //TX_EXTRA_GAIN_MICBLOCK +419 0x0333 //TX_THR_STD_NSR +420 0x019A //TX_THR_STD_PLH +421 0x03E8 //TX_N_HOLD_STD +422 0x0066 //TX_THR_STD_RHO +423 0x2800 //TX_BF_RESET_THR_HS +424 0x0CCD //TX_SB_RTO_MEAN_TH +425 0x0300 //TX_SB_RHO_MEAN_TH_NTALK +426 0x2000 //TX_SB_RTO_MEAN_TH_ABN +427 0x2EE0 //TX_SB_RTO_MEAN_TH_RUB +428 0x0990 //TX_WTA_EN_RTO_TH +429 0x1400 //TX_TOP_ENER_TH_F +430 0x0100 //TX_DESIRED_TALK_HOLDT +431 0x0800 //TX_MIC_BLOCK_FACTOR +432 0x0000 //TX_NSEST_BFRLRNRDC +433 0x0000 //TX_THR_POST_FLT_HS +434 0x0010 //TX_HS_VAD_BIN +435 0x2666 //TX_THR_VAD_HS +436 0x2CCD //TX_MEAN_RTO_MIN_TH2 +437 0x0032 //TX_SILENCE_T +438 0x0000 //TX_A_POST_FLT_WTA +439 0x799A //TX_LAMBDA_PFLT_WTA +440 0x051E //TX_SB_RHO_MEAN2_TH +441 0x051E //TX_SB_RHO_MEAN3_TH +442 0x0000 //TX_HS_RESRV_4 +443 0x0000 //TX_HS_RESRV_5 +444 0x0001 //TX_DOA_VAD_THR_1 +445 0x003C //TX_DOA_VAD_THR_2 +446 0x0028 //TX_DOA_VAD_THR1_0 +447 0x0028 //TX_DOA_VAD_THR1_1 +448 0x0000 //TX_SRC_DOA_RNG_LOW_0A +449 0x001E //TX_SRC_DOA_RNG_HIGH_0A +450 0x005A //TX_DFLT_SRC_DOA_0A +451 0x0000 //TX_SRC_DOA_RNG_LOW_0B +452 0x0000 //TX_SRC_DOA_RNG_HIGH_0B +453 0x0000 //TX_DFLT_SRC_DOA_0B +454 0x0000 //TX_SRC_DOA_RNG_LOW_0C +455 0x0000 //TX_SRC_DOA_RNG_HIGH_0C +456 0x0000 //TX_DFLT_SRC_DOA_0C +457 0x0000 //TX_SRC_DOA_RNG_LOW_0D +458 0x0000 //TX_SRC_DOA_RNG_HIGH_0D +459 0x0000 //TX_DFLT_SRC_DOA_0D +460 0x0000 //TX_SRC_DOA_RNG_LOW_1A +461 0x00B4 //TX_SRC_DOA_RNG_HIGH_1A +462 0x005A //TX_DFLT_SRC_DOA_1A +463 0x0000 //TX_SRC_DOA_RNG_LOW_1B +464 0x00B4 //TX_SRC_DOA_RNG_HIGH_1B +465 0x005A //TX_DFLT_SRC_DOA_1B +466 0x0000 //TX_SRC_DOA_RNG_LOW_1C +467 0x00B4 //TX_SRC_DOA_RNG_HIGH_1C +468 0x005A //TX_DFLT_SRC_DOA_1C +469 0x0000 //TX_SRC_DOA_RNG_LOW_1D +470 0x00B4 //TX_SRC_DOA_RNG_HIGH_1D +471 0x005A //TX_DFLT_SRC_DOA_1D +472 0x0100 //TX_BF_HOLDOFF_T +473 0x7FFF //TX_DOA_COST_FACTOR +474 0x0D9A //TX_MAINTOREFR_TH0 +475 0x071C //TX_DOA_TRK_THR +476 0x012C //TX_DOA_TRACK_HT +477 0x0200 //TX_N1_HOLD_HF +478 0x0100 //TX_N2_HOLD_HF +479 0x2A3D //TX_BF_RESET_THR_HF +480 0x7333 //TX_DOA_SMOOTH +481 0x0800 //TX_MU_BF +482 0x0800 //TX_BF_MU_LF_B2 +483 0x0040 //TX_BF_FC_END_BIN_B2 +484 0x0020 //TX_BF_FC_END_BIN +485 0x0000 //TX_HF_RESRV_25 +486 0x0000 //TX_HF_RESRV_26 +487 0x0007 //TX_N_DOA_SEED +488 0x0001 //TX_FINE_DOA_SEARCH_FLG +489 0x0000 //TX_HF_RESRV_27 +490 0x038E //TX_DLT_SRC_DOA_RNG +491 0x0200 //TX_BF_MU_LF +492 0x0000 //TX_DFLT_SRC_LOC_0 +493 0x7FFF //TX_DFLT_SRC_LOC_1 +494 0x0000 //TX_DFLT_SRC_LOC_2 +495 0x038E //TX_DOA_TRACK_VADTH +496 0x0000 //TX_DOA_TRACK_NEW +497 0x0300 //TX_NOR_OFF_THR +498 0x7C00 //TX_MORE_ON_700HZ_THR +499 0x2000 //TX_MU_BF_ADPT_NS +500 0x0000 //TX_ADAPT_LEN +501 0x6666 //TX_MORE_SNS +502 0x0000 //TX_NOR_OFF_TH1 +503 0x0000 //TX_WIDE_MASK_TH +504 0xD333 //TX_SUBSNRATIOHIGH4MEANBCK_THR +505 0x6000 //TX_C_POST_FLT_CUT +506 0x2000 //TX_RADIODTLV +507 0x0320 //TX_POWER_LINEIN_TH +508 0x0014 //TX_FE_VADCOUNT_TH_FC +509 0x0000 //TX_ECHO_SUPP_FC +510 0x0C80 //TX_ECHO_TH +511 0x6666 //TX_MIC_TO_BFGAIN +512 0x0000 //TX_MICTOBFGAIN0 +513 0x0000 //TX_FASTMUE_TH +514 0x2CCC //TX_DEREVERB_LF_MU +515 0x3200 //TX_DEREVERB_HF_MU +516 0x0007 //TX_DEREVERB_DELAY +517 0x0004 //TX_DEREVERB_COEF_LEN +518 0x0003 //TX_DEREVERB_DNR +519 0x0000 //TX_DEREVERB_ALPHA +520 0x0000 //TX_DEREVERB_BETA +521 0x7FFF //TX_GSC_RTOL_TH +522 0x7FFF //TX_GSC_RTOH_TH +523 0x7E2C //TX_WIDE2_MEANHTH +524 0x0000 //TX_DR_RESRV_5 +525 0x0000 //TX_DR_RESRV_6 +526 0x0000 //TX_DR_RESRV_7 +527 0x0000 //TX_DR_RESRV_8 +528 0x1333 //TX_WIND_MARK_TH +529 0x399A //TX_CORR_THR +530 0x0004 //TX_SNR_THR +531 0x0010 //TX_ENGY_THR +532 0x1770 //TX_CORR_HIGH_TH +533 0x6000 //TX_ENGY_THR_2 +534 0x3400 //TX_MEAN_RTO_THR +535 0x0028 //TX_WNS_ENOISE_MIC0_TH +536 0x3000 //TX_RATIOMICL_TH +537 0x7FFF //TX_CALIG_HS +538 0x0000 //TX_LVL_CTRL +539 0x0010 //TX_WIND_SUPRTO +540 0x0014 //TX_WNS_MIN_G +541 0x0600 //TX_WNS_B_POST_FLT +542 0x3000 //TX_RATIOMICH_TH +543 0xD120 //TX_WIND_INBEAM_L_TH +544 0x0FA0 //TX_WIND_INBEAM_H_TH +545 0x2000 //TX_WNS_RESRV_0 +546 0x59D8 //TX_WNS_RESRV_1 +547 0x0200 //TX_WNS_RESRV_2 +548 0x0000 //TX_WNS_RESRV_3 +549 0x0000 //TX_WNS_RESRV_4 +550 0x0000 //TX_WNS_RESRV_5 +551 0x0000 //TX_WNS_RESRV_6 +552 0x0000 //TX_BVE_NOISE_FLOOR_0 +553 0x0070 //TX_BVE_NOISE_FLOOR_1 +554 0x0070 //TX_BVE_NOISE_FLOOR_2 +555 0x0010 //TX_BVE_NOISE_FLOOR_3 +556 0x0070 //TX_BVE_NOISE_FLOOR_4 +557 0x00B0 //TX_BVE_NOISE_FLOOR_5 +558 0x0E66 //TX_BVE_NOISE_FLOOR_6 +559 0x0050 //TX_BVE_NOISE_FLOOR_7 +560 0x770A //TX_BVE_NOISE_FLOOR_8 +561 0x0000 //TX_BVE_NOISE_FLOOR_9 +562 0x0000 //TX_BVE_IN_N +563 0x0000 //TX_BVE_OUT_N +564 0x0000 //TX_BVE_MICALPHA_DOWN +565 0x0000 //TX_PB_RESRV_1 +566 0x0030 //TX_FDEQ_SUBNUM +567 0x4C4A //TX_FDEQ_GAIN_0 +568 0x4B4F //TX_FDEQ_GAIN_1 +569 0x504B //TX_FDEQ_GAIN_2 +570 0x4A4C //TX_FDEQ_GAIN_3 +571 0x4A49 //TX_FDEQ_GAIN_4 +572 0x4F48 //TX_FDEQ_GAIN_5 +573 0x4A4E //TX_FDEQ_GAIN_6 +574 0x534E //TX_FDEQ_GAIN_7 +575 0x494F //TX_FDEQ_GAIN_8 +576 0x5E6E //TX_FDEQ_GAIN_9 +577 0x787A //TX_FDEQ_GAIN_10 +578 0x6A58 //TX_FDEQ_GAIN_11 +579 0x5051 //TX_FDEQ_GAIN_12 +580 0x5156 //TX_FDEQ_GAIN_13 +581 0x6168 //TX_FDEQ_GAIN_14 +582 0x7678 //TX_FDEQ_GAIN_15 +583 0x7A87 //TX_FDEQ_GAIN_16 +584 0x9898 //TX_FDEQ_GAIN_17 +585 0x9898 //TX_FDEQ_GAIN_18 +586 0x9848 //TX_FDEQ_GAIN_19 +587 0x4848 //TX_FDEQ_GAIN_20 +588 0x4848 //TX_FDEQ_GAIN_21 +589 0x4848 //TX_FDEQ_GAIN_22 +590 0x4848 //TX_FDEQ_GAIN_23 +591 0x0F03 //TX_FDEQ_BIN_0 +592 0x0909 //TX_FDEQ_BIN_1 +593 0x080F //TX_FDEQ_BIN_2 +594 0x0609 //TX_FDEQ_BIN_3 +595 0x0F03 //TX_FDEQ_BIN_4 +596 0x1402 //TX_FDEQ_BIN_5 +597 0x0E13 //TX_FDEQ_BIN_6 +598 0x110F //TX_FDEQ_BIN_7 +599 0x0E0F //TX_FDEQ_BIN_8 +600 0x0E0F //TX_FDEQ_BIN_9 +601 0x080D //TX_FDEQ_BIN_10 +602 0x0F0F //TX_FDEQ_BIN_11 +603 0x0F0F //TX_FDEQ_BIN_12 +604 0x0A0F //TX_FDEQ_BIN_13 +605 0x0809 //TX_FDEQ_BIN_14 +606 0x0A0B //TX_FDEQ_BIN_15 +607 0x0C0D //TX_FDEQ_BIN_16 +608 0x0E0F //TX_FDEQ_BIN_17 +609 0x1013 //TX_FDEQ_BIN_18 +610 0x0A00 //TX_FDEQ_BIN_19 +611 0x0000 //TX_FDEQ_BIN_20 +612 0x0000 //TX_FDEQ_BIN_21 +613 0x0000 //TX_FDEQ_BIN_22 +614 0x0000 //TX_FDEQ_BIN_23 +615 0x0000 //TX_FDEQ_PADDING +616 0x0030 //TX_PREEQ_SUBNUM_MIC0 +617 0x4848 //TX_PREEQ_GAIN_MIC0_0 +618 0x4848 //TX_PREEQ_GAIN_MIC0_1 +619 0x4848 //TX_PREEQ_GAIN_MIC0_2 +620 0x4848 //TX_PREEQ_GAIN_MIC0_3 +621 0x4848 //TX_PREEQ_GAIN_MIC0_4 +622 0x4848 //TX_PREEQ_GAIN_MIC0_5 +623 0x4848 //TX_PREEQ_GAIN_MIC0_6 +624 0x4848 //TX_PREEQ_GAIN_MIC0_7 +625 0x4848 //TX_PREEQ_GAIN_MIC0_8 +626 0x4848 //TX_PREEQ_GAIN_MIC0_9 +627 0x4848 //TX_PREEQ_GAIN_MIC0_10 +628 0x4848 //TX_PREEQ_GAIN_MIC0_11 +629 0x4848 //TX_PREEQ_GAIN_MIC0_12 +630 0x4848 //TX_PREEQ_GAIN_MIC0_13 +631 0x4848 //TX_PREEQ_GAIN_MIC0_14 +632 0x4848 //TX_PREEQ_GAIN_MIC0_15 +633 0x4848 //TX_PREEQ_GAIN_MIC0_16 +634 0x4848 //TX_PREEQ_GAIN_MIC0_17 +635 0x4848 //TX_PREEQ_GAIN_MIC0_18 +636 0x4848 //TX_PREEQ_GAIN_MIC0_19 +637 0x4848 //TX_PREEQ_GAIN_MIC0_20 +638 0x4848 //TX_PREEQ_GAIN_MIC0_21 +639 0x4848 //TX_PREEQ_GAIN_MIC0_22 +640 0x4848 //TX_PREEQ_GAIN_MIC0_23 +641 0x1812 //TX_PREEQ_BIN_MIC0_0 +642 0x0A0A //TX_PREEQ_BIN_MIC0_1 +643 0x0808 //TX_PREEQ_BIN_MIC0_2 +644 0x080A //TX_PREEQ_BIN_MIC0_3 +645 0x0B09 //TX_PREEQ_BIN_MIC0_4 +646 0x0A06 //TX_PREEQ_BIN_MIC0_5 +647 0x0606 //TX_PREEQ_BIN_MIC0_6 +648 0x0605 //TX_PREEQ_BIN_MIC0_7 +649 0x050A //TX_PREEQ_BIN_MIC0_8 +650 0x1505 //TX_PREEQ_BIN_MIC0_9 +651 0x0506 //TX_PREEQ_BIN_MIC0_10 +652 0x0615 //TX_PREEQ_BIN_MIC0_11 +653 0x1516 //TX_PREEQ_BIN_MIC0_12 +654 0x2021 //TX_PREEQ_BIN_MIC0_13 +655 0x2021 //TX_PREEQ_BIN_MIC0_14 +656 0x2021 //TX_PREEQ_BIN_MIC0_15 +657 0x0800 //TX_PREEQ_BIN_MIC0_16 +658 0x0000 //TX_PREEQ_BIN_MIC0_17 +659 0x0000 //TX_PREEQ_BIN_MIC0_18 +660 0x0000 //TX_PREEQ_BIN_MIC0_19 +661 0x0000 //TX_PREEQ_BIN_MIC0_20 +662 0x0000 //TX_PREEQ_BIN_MIC0_21 +663 0x0000 //TX_PREEQ_BIN_MIC0_22 +664 0x0000 //TX_PREEQ_BIN_MIC0_23 +665 0x0030 //TX_PREEQ_SUBNUM_MIC1 +666 0x4848 //TX_PREEQ_GAIN_MIC1_0 +667 0x4848 //TX_PREEQ_GAIN_MIC1_1 +668 0x4848 //TX_PREEQ_GAIN_MIC1_2 +669 0x4848 //TX_PREEQ_GAIN_MIC1_3 +670 0x4848 //TX_PREEQ_GAIN_MIC1_4 +671 0x4848 //TX_PREEQ_GAIN_MIC1_5 +672 0x4A4C //TX_PREEQ_GAIN_MIC1_6 +673 0x4E50 //TX_PREEQ_GAIN_MIC1_7 +674 0x5456 //TX_PREEQ_GAIN_MIC1_8 +675 0x585C //TX_PREEQ_GAIN_MIC1_9 +676 0x5C64 //TX_PREEQ_GAIN_MIC1_10 +677 0x7478 //TX_PREEQ_GAIN_MIC1_11 +678 0x705C //TX_PREEQ_GAIN_MIC1_12 +679 0x4838 //TX_PREEQ_GAIN_MIC1_13 +680 0x3C70 //TX_PREEQ_GAIN_MIC1_14 +681 0x4848 //TX_PREEQ_GAIN_MIC1_15 +682 0x4848 //TX_PREEQ_GAIN_MIC1_16 +683 0x4848 //TX_PREEQ_GAIN_MIC1_17 +684 0x4848 //TX_PREEQ_GAIN_MIC1_18 +685 0x4848 //TX_PREEQ_GAIN_MIC1_19 +686 0x4848 //TX_PREEQ_GAIN_MIC1_20 +687 0x4848 //TX_PREEQ_GAIN_MIC1_21 +688 0x4848 //TX_PREEQ_GAIN_MIC1_22 +689 0x4848 //TX_PREEQ_GAIN_MIC1_23 +690 0x0202 //TX_PREEQ_BIN_MIC1_0 +691 0x0203 //TX_PREEQ_BIN_MIC1_1 +692 0x0303 //TX_PREEQ_BIN_MIC1_2 +693 0x0304 //TX_PREEQ_BIN_MIC1_3 +694 0x0405 //TX_PREEQ_BIN_MIC1_4 +695 0x0506 //TX_PREEQ_BIN_MIC1_5 +696 0x0708 //TX_PREEQ_BIN_MIC1_6 +697 0x0909 //TX_PREEQ_BIN_MIC1_7 +698 0x090B //TX_PREEQ_BIN_MIC1_8 +699 0x0C10 //TX_PREEQ_BIN_MIC1_9 +700 0x1013 //TX_PREEQ_BIN_MIC1_10 +701 0x1414 //TX_PREEQ_BIN_MIC1_11 +702 0x1414 //TX_PREEQ_BIN_MIC1_12 +703 0x1C1E //TX_PREEQ_BIN_MIC1_13 +704 0x1E28 //TX_PREEQ_BIN_MIC1_14 +705 0x462C //TX_PREEQ_BIN_MIC1_15 +706 0x0000 //TX_PREEQ_BIN_MIC1_16 +707 0x0000 //TX_PREEQ_BIN_MIC1_17 +708 0x0000 //TX_PREEQ_BIN_MIC1_18 +709 0x0000 //TX_PREEQ_BIN_MIC1_19 +710 0x0000 //TX_PREEQ_BIN_MIC1_20 +711 0x0000 //TX_PREEQ_BIN_MIC1_21 +712 0x0000 //TX_PREEQ_BIN_MIC1_22 +713 0x0000 //TX_PREEQ_BIN_MIC1_23 +714 0x0030 //TX_PREEQ_SUBNUM_MIC2 +715 0x4848 //TX_PREEQ_GAIN_MIC2_0 +716 0x4848 //TX_PREEQ_GAIN_MIC2_1 +717 0x4848 //TX_PREEQ_GAIN_MIC2_2 +718 0x4848 //TX_PREEQ_GAIN_MIC2_3 +719 0x4848 //TX_PREEQ_GAIN_MIC2_4 +720 0x4848 //TX_PREEQ_GAIN_MIC2_5 +721 0x4848 //TX_PREEQ_GAIN_MIC2_6 +722 0x4848 //TX_PREEQ_GAIN_MIC2_7 +723 0x4848 //TX_PREEQ_GAIN_MIC2_8 +724 0x4848 //TX_PREEQ_GAIN_MIC2_9 +725 0x4848 //TX_PREEQ_GAIN_MIC2_10 +726 0x4848 //TX_PREEQ_GAIN_MIC2_11 +727 0x4848 //TX_PREEQ_GAIN_MIC2_12 +728 0x4848 //TX_PREEQ_GAIN_MIC2_13 +729 0x4848 //TX_PREEQ_GAIN_MIC2_14 +730 0x4848 //TX_PREEQ_GAIN_MIC2_15 +731 0x4848 //TX_PREEQ_GAIN_MIC2_16 +732 0x4848 //TX_PREEQ_GAIN_MIC2_17 +733 0x4848 //TX_PREEQ_GAIN_MIC2_18 +734 0x4848 //TX_PREEQ_GAIN_MIC2_19 +735 0x4848 //TX_PREEQ_GAIN_MIC2_20 +736 0x4848 //TX_PREEQ_GAIN_MIC2_21 +737 0x4848 //TX_PREEQ_GAIN_MIC2_22 +738 0x4848 //TX_PREEQ_GAIN_MIC2_23 +739 0x0E10 //TX_PREEQ_BIN_MIC2_0 +740 0x1010 //TX_PREEQ_BIN_MIC2_1 +741 0x1010 //TX_PREEQ_BIN_MIC2_2 +742 0x1010 //TX_PREEQ_BIN_MIC2_3 +743 0x1010 //TX_PREEQ_BIN_MIC2_4 +744 0x1010 //TX_PREEQ_BIN_MIC2_5 +745 0x1010 //TX_PREEQ_BIN_MIC2_6 +746 0x1010 //TX_PREEQ_BIN_MIC2_7 +747 0x1010 //TX_PREEQ_BIN_MIC2_8 +748 0x1010 //TX_PREEQ_BIN_MIC2_9 +749 0x1010 //TX_PREEQ_BIN_MIC2_10 +750 0x1010 //TX_PREEQ_BIN_MIC2_11 +751 0x1010 //TX_PREEQ_BIN_MIC2_12 +752 0x1010 //TX_PREEQ_BIN_MIC2_13 +753 0x1010 //TX_PREEQ_BIN_MIC2_14 +754 0x0200 //TX_PREEQ_BIN_MIC2_15 +755 0x0000 //TX_PREEQ_BIN_MIC2_16 +756 0x0000 //TX_PREEQ_BIN_MIC2_17 +757 0x0000 //TX_PREEQ_BIN_MIC2_18 +758 0x0000 //TX_PREEQ_BIN_MIC2_19 +759 0x0000 //TX_PREEQ_BIN_MIC2_20 +760 0x0000 //TX_PREEQ_BIN_MIC2_21 +761 0x0000 //TX_PREEQ_BIN_MIC2_22 +762 0x0000 //TX_PREEQ_BIN_MIC2_23 +763 0x0006 //TX_MASKING_ABILITY +764 0x2000 //TX_NND_WEIGHT +765 0x0060 //TX_MIC_CALIBRATION_0 +766 0x0060 //TX_MIC_CALIBRATION_1 +767 0x0070 //TX_MIC_CALIBRATION_2 +768 0x0070 //TX_MIC_CALIBRATION_3 +769 0x0050 //TX_MIC_PWR_BIAS_0 +770 0x0040 //TX_MIC_PWR_BIAS_1 +771 0x0040 //TX_MIC_PWR_BIAS_2 +772 0x0040 //TX_MIC_PWR_BIAS_3 +773 0x0009 //TX_GAIN_LIMIT_0 +774 0x000F //TX_GAIN_LIMIT_1 +775 0x000F //TX_GAIN_LIMIT_2 +776 0x000F //TX_GAIN_LIMIT_3 +777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN +778 0x7FDE //TX_BVE_VAD0_ALPHAUP +779 0x7F3A //TX_BVE_VAD0_ALPHADOWN +780 0x2000 //TX_BVE_GAINWEIGHT_NOFEVADLI +781 0x7F5B //TX_BVE_FEVADLI_ALPHA +782 0x7F19 //TX_BVE_NOVAD0_ALPHAUP +783 0x1000 //TX_TDDRC_ALPHA_UP_01 +784 0x1000 //TX_TDDRC_ALPHA_UP_02 +785 0x1000 //TX_TDDRC_ALPHA_UP_03 +786 0x1000 //TX_TDDRC_ALPHA_UP_04 +787 0x7EB8 //TX_TDDRC_ALPHA_DWN_01 +788 0x7EB8 //TX_TDDRC_ALPHA_DWN_02 +789 0x7EB8 //TX_TDDRC_ALPHA_DWN_03 +790 0x7EB8 //TX_TDDRC_ALPHA_DWN_04 +791 0x7FFF //TX_TDDRC_TD_DRC_LIMIT +792 0x0800 //TX_TDDRC_POST_LIMIT_GAIN +793 0x0000 //TX_TDDRC_RESRV_0 +794 0x0000 //TX_TDDRC_RESRV_1 +795 0x0018 //TX_FDDRC_BAND_MARGIN_0 +796 0x0030 //TX_FDDRC_BAND_MARGIN_1 +797 0x0050 //TX_FDDRC_BAND_MARGIN_2 +798 0x0080 //TX_FDDRC_BAND_MARGIN_3 +799 0x0007 //TX_FDDRC_BLOCK_EXP +800 0x5000 //TX_FDDRC_THRD_2_0 +801 0x5000 //TX_FDDRC_THRD_2_1 +802 0x5000 //TX_FDDRC_THRD_2_2 +803 0x5000 //TX_FDDRC_THRD_2_3 +804 0x6400 //TX_FDDRC_THRD_3_0 +805 0x6400 //TX_FDDRC_THRD_3_1 +806 0x6400 //TX_FDDRC_THRD_3_2 +807 0x6400 //TX_FDDRC_THRD_3_3 +808 0x2000 //TX_FDDRC_SLANT_0_0 +809 0x2000 //TX_FDDRC_SLANT_0_1 +810 0x2000 //TX_FDDRC_SLANT_0_2 +811 0x2000 //TX_FDDRC_SLANT_0_3 +812 0x5333 //TX_FDDRC_SLANT_1_0 +813 0x5333 //TX_FDDRC_SLANT_1_1 +814 0x5333 //TX_FDDRC_SLANT_1_2 +815 0x5333 //TX_FDDRC_SLANT_1_3 +816 0x0010 //TX_DEADMIC_SILENCE_TH +817 0x0600 //TX_MIC_DEGRADE_TH +818 0x0078 //TX_DEADMIC_CNT +819 0x0078 //TX_MIC_DEGRADE_CNT +820 0x0000 //TX_FDDRC_RESRV_4 +821 0x0000 //TX_FDDRC_RESRV_5 +822 0x0000 //TX_FDDRC_RESRV_6 +823 0x7FFF //TX_KS_NOISEPASTE_FACTOR +824 0x0001 //TX_KS_CONFIG +825 0x7FFF //TX_KS_GAIN_MIN +826 0x0000 //TX_KS_RESRV_0 +827 0x0000 //TX_KS_RESRV_1 +828 0x0000 //TX_KS_RESRV_2 +829 0x7C00 //TX_LAMBDA_PKA_FP +830 0x2000 //TX_TPKA_FP +831 0x0080 //TX_MIN_G_FP +832 0x2000 //TX_MAX_G_FP +833 0x0FA0 //TX_FFP_FP_K_METAL +834 0x4000 //TX_A_POST_FLT_FP +835 0x0F5C //TX_RTO_OUTBEAM_TH +836 0x4CCD //TX_TPKA_FP_THD +837 0x0000 //TX_MAX_G_FP_BLK +838 0x0000 //TX_FFP_FADEIN +839 0x0000 //TX_FFP_FADEOUT +840 0x0000 //TX_WHISPERCTH +841 0x0000 //TX_WHISPERHOLDT +842 0x0000 //TX_WHISP_ENTHH +843 0x0000 //TX_WHISP_ENTHL +844 0x0000 //TX_WHISP_RTOTH +845 0x0000 //TX_WHISP_RTOTH2 +846 0x0096 //TX_MUTE_PERIOD +847 0x0000 //TX_FADE_IN_PERIOD +848 0x0100 //TX_FFP_RESRV_2 +849 0x0020 //TX_FFP_RESRV_3 +850 0x0000 //TX_FFP_RESRV_4 +851 0x0000 //TX_FFP_RESRV_5 +852 0x0000 //TX_FFP_RESRV_6 +853 0x0002 //TX_FILTINDX +854 0x0000 //TX_TDDRC_THRD_0 +855 0x0000 //TX_TDDRC_THRD_1 +856 0x1800 //TX_TDDRC_THRD_2 +857 0x1800 //TX_TDDRC_THRD_3 +858 0x3000 //TX_TDDRC_SLANT_0 +859 0x7E00 //TX_TDDRC_SLANT_1 +860 0x1000 //TX_TDDRC_ALPHA_UP_00 +861 0x7EB8 //TX_TDDRC_ALPHA_DWN_00 +862 0x0000 //TX_TDDRC_HMNC_FLAG +863 0x199A //TX_TDDRC_HMNC_GAIN +864 0x0000 //TX_TDDRC_SMT_FLAG +865 0x0CCD //TX_TDDRC_SMT_W +866 0x0504 //TX_TDDRC_DRC_GAIN +867 0x7FFF //TX_TDDRC_LMT_THRD +868 0x0000 //TX_TDDRC_LMT_ALPHA +869 0x0000 //TX_TFMASKLTH +870 0x0000 //TX_TFMASKLTHL +871 0x0CCD //TX_TFMASKHTH +872 0xECCD //TX_TFMASKLTH_BINVAD +873 0xFCCD //TX_TFMASKLTH_NS_EST +874 0xF800 //TX_TFMASKLTH_DOA +875 0x0CCD //TX_TFMASKTH_BLESSCUT +876 0x1000 //TX_B_LESSCUT_RTO_MASK +877 0x2000 //TX_SB_RHO_MEAN_TH_ABN +878 0x2000 //TX_B_POST_FLT_MASK +879 0x0000 //TX_B_POST_FLT_MASK1 +880 0x6333 //TX_GAIN_WIND_MASK +881 0x0000 //TX_TFMASK_BFSTRICT_MUSIC +882 0x0000 //TX_TFMASK_BFSTRICT_NOMUSIC +883 0x7333 //TX_FASTNS_OUTIN_TH +884 0x0CCD //TX_FASTNS_TFMASK_TH +885 0x0CCD //TX_FASTNS_TFMASKBIN_TH1 +886 0x0CCD //TX_FASTNS_TFMASKBIN_TH2 +887 0x0CCD //TX_FASTNS_TFMASKBIN_TH3 +888 0x0028 //TX_FASTNS_ARSPC_TH +889 0xC000 //TX_FASTNS_MASK5_TH +890 0x0810 //TX_POSTSSA_MIN_G_VR_MASK +891 0x1000 //TX_A_LESSCUT_RTO_MASK +892 0x1770 //TX_FASTNS_NOISETH +893 0xC000 //TX_FASTNS_SSA_THLFL +894 0xC000 //TX_FASTNS_SSA_THHFL +895 0xCCCC //TX_FASTNS_SSA_THLFH +896 0xD999 //TX_FASTNS_SSA_THHFH +897 0x2339 //TX_SENDFUNC_REG_MICMUTE +898 0x0021 //TX_SENDFUNC_REG_MICMUTE1 +899 0x02BC //TX_MICMUTE_RATIO_THR +900 0x0140 //TX_MICMUTE_AMP_THR +901 0x0004 //TX_MICMUTE_HPF_IND +902 0x00C0 //TX_MICMUTE_LOG_EYR_TH +903 0x0008 //TX_MICMUTE_CVG_TIME +904 0x0008 //TX_MICMUTE_RELEASE_TIME +905 0x01FE //TX_MIC_VOLUME_MIC0MUTE +906 0x0020 //TX_MICMUTE_EPD_OFFSET_0 +907 0x001E //TX_MICMUTE_FRQ_AEC_L +908 0x7999 //TX_MICMUTE_EAD_THR +909 0x7FFF //TX_MICMUTE_LAMBDA_CB_NLE +910 0x7FFF //TX_MICMUTE_LAMBDA_RE_EST +911 0x4000 //TX_DTD_THR1_MICMUTE_0 +912 0x7000 //TX_DTD_THR1_MICMUTE_1 +913 0x7FFF //TX_DTD_THR1_MICMUTE_2 +914 0x7FFF //TX_DTD_THR1_MICMUTE_3 +915 0x6CCC //TX_DTD_THR2_MICMUTE_0 +916 0x0400 //TX_MICMUTE_MIN_EQ_RE_EST_0 +917 0x0400 //TX_MICMUTE_MIN_EQ_RE_EST_1 +918 0x1000 //TX_MICMUTE_MIN_EQ_RE_EST_2 +919 0x7FFF //TX_MICMUTE_MIN_EQ_RE_EST_3 +920 0x7FFF //TX_MICMUTE_MIN_EQ_RE_EST_4 +921 0x4000 //TX_MICMUTE_C_POST_FLT +922 0x03E8 //TX_MICMUTE_DT_CUT_K +923 0x0001 //TX_MICMUTE_DT_CUT_THR +924 0x03E8 //TX_MICMUTE_DT_CUT_K2 +925 0x0001 //TX_MICMUTE_DT_CUT_THR2 +926 0x0064 //TX_MICMUTE_DT2_HOLD_N +927 0x1000 //TX_MICMUTE_RATIODTH_THCUT +928 0x1000 //TX_MICMUTE_B_POST_FLT_ECHOL +929 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOH +930 0x0400 //TX_MICMUTE_C_POST_FLT_MASK +931 0x7999 //TX_MICMUTE_RATIODTL_CUT_TH +932 0x0258 //TX_MICMUTE_DT_CUT_K1 +933 0x0800 //TX_MICMUTE_N2_SN_EST +934 0xFC00 //TX_MICMUTE_THR_SN_EST_0 +935 0x001C //TX_MICMUTE_MIN_G_CTRL_0 +936 0x6000 //TX_MICMUTE_A_POST_FILT_S_0 +937 0x7000 //TX_MICMUTE_B_POST_FILT_0 +938 0x2710 //TX_MIC1RUB_AMP_THR +939 0x0010 //TX_MIC1MUTE_RATIO_THR +940 0x0450 //TX_MIC1MUTE_AMP_THR +941 0x0008 //TX_MIC1MUTE_CVG_TIME +942 0x0008 //TX_MIC1MUTE_RELEASE_TIME +943 0x0000 //TX_AMS_RESRV_01 +944 0x0000 //TX_AMS_RESRV_02 +945 0x0000 //TX_AMS_RESRV_03 +946 0x0000 //TX_AMS_RESRV_04 +947 0x0000 //TX_AMS_RESRV_05 +948 0x0000 //TX_AMS_RESRV_06 +949 0x0000 //TX_AMS_RESRV_07 +950 0x0000 //TX_AMS_RESRV_08 +951 0x0000 //TX_AMS_RESRV_09 +952 0x0000 //TX_AMS_RESRV_10 +953 0x0000 //TX_AMS_RESRV_11 +954 0x0000 //TX_AMS_RESRV_12 +955 0x0000 //TX_AMS_RESRV_13 +956 0x0000 //TX_AMS_RESRV_14 +957 0x0000 //TX_AMS_RESRV_15 +958 0x0000 //TX_AMS_RESRV_16 +959 0x0000 //TX_AMS_RESRV_17 +960 0x0000 //TX_AMS_RESRV_18 +961 0x0000 //TX_AMS_RESRV_19 +#RX +0 0x202C //RX_RECVFUNC_MODE_0 +1 0x0000 //RX_RECVFUNC_MODE_1 +2 0x0004 //RX_SAMPLINGFREQ_SIG +3 0x0004 //RX_SAMPLINGFREQ_PROC +4 0x000A //RX_FRAME_SZ +5 0x0000 //RX_DELAY_OPT +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +10 0x0722 //RX_PGA +11 0x7FFF //RX_A_HP +12 0x4000 //RX_B_PE +13 0x5800 //RX_THR_PITCH_DET_0 +14 0x5000 //RX_THR_PITCH_DET_1 +15 0x4000 //RX_THR_PITCH_DET_2 +16 0x0008 //RX_PITCH_BFR_LEN +17 0x0003 //RX_SBD_PITCH_DET +18 0x0100 //RX_PP_RESRV_0 +19 0x0020 //RX_PP_RESRV_1 +20 0x0600 //RX_N_SN_EST +21 0x000C //RX_N2_SN_EST +22 0x000F //RX_NS_LVL_CTRL +23 0xF800 //RX_THR_SN_EST +24 0x7E00 //RX_LAMBDA_PFILT +25 0x000A //RX_FENS_RESRV_0 +26 0x0190 //RX_FENS_RESRV_1 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +30 0x0002 //RX_EXTRA_NS_L +31 0x0800 //RX_EXTRA_NS_A +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +35 0x199A //RX_A_POST_FLT +36 0x0000 //RX_LMT_THRD +37 0x4000 //RX_LMT_ALPHA +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +111 0x0002 //RX_FILTINDX +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +125 0x7C00 //RX_LAMBDA_PKA_FP +126 0x1964 //RX_TPKA_FP +127 0x0080 //RX_MIN_G_FP +128 0x2000 //RX_MAX_G_FP +129 0x000D //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +131 0x0000 //RX_MAXLEVEL_CNG +132 0x3000 //RX_BWE_UV_TH +133 0x3000 //RX_BWE_UV_TH2 +134 0x1800 //RX_BWE_UV_TH3 +135 0x1000 //RX_BWE_V_TH +136 0x04CD //RX_BWE_GAIN1_V_TH1 +137 0x0F33 //RX_BWE_GAIN1_V_TH2 +138 0x7333 //RX_BWE_UV_EQ +139 0x199A //RX_BWE_V_EQ +140 0x7333 //RX_BWE_TONE_TH +141 0x0004 //RX_BWE_UV_HOLD_T +142 0x6CCD //RX_BWE_GAIN2_ALPHA +143 0x799A //RX_BWE_GAIN3_ALPHA +144 0x001E //RX_BWE_CUTOFF +145 0x3000 //RX_BWE_GAINFILL +146 0x3200 //RX_BWE_MAXTH_TONE +147 0x2000 //RX_BWE_EQ_0 +148 0x2000 //RX_BWE_EQ_1 +149 0x2000 //RX_BWE_EQ_2 +150 0x2000 //RX_BWE_EQ_3 +151 0x2000 //RX_BWE_EQ_4 +152 0x2000 //RX_BWE_EQ_5 +153 0x2000 //RX_BWE_EQ_6 +154 0x0000 //RX_BWE_RESRV_0 +155 0x0000 //RX_BWE_RESRV_1 +156 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x000D //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0016 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0024 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x003A //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0059 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0090 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x02FD //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4E4E //RX_FDEQ_GAIN_0 +40 0x4E56 //RX_FDEQ_GAIN_1 +41 0x6878 //RX_FDEQ_GAIN_2 +42 0x8088 //RX_FDEQ_GAIN_3 +43 0x848B //RX_FDEQ_GAIN_4 +44 0x8F8E //RX_FDEQ_GAIN_5 +45 0x9494 //RX_FDEQ_GAIN_6 +46 0x96A0 //RX_FDEQ_GAIN_7 +47 0xB8A0 //RX_FDEQ_GAIN_8 +48 0xA99D //RX_FDEQ_GAIN_9 +49 0x9D6A //RX_FDEQ_GAIN_10 +50 0x626B //RX_FDEQ_GAIN_11 +51 0x6C78 //RX_FDEQ_GAIN_12 +52 0x7884 //RX_FDEQ_GAIN_13 +53 0x9098 //RX_FDEQ_GAIN_14 +54 0x9CAC //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0302 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E28 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#RX 2 +157 0x002C //RX_RECVFUNC_MODE_0 +158 0x0000 //RX_RECVFUNC_MODE_1 +159 0x0004 //RX_SAMPLINGFREQ_SIG +160 0x0004 //RX_SAMPLINGFREQ_PROC +161 0x000A //RX_FRAME_SZ +162 0x0000 //RX_DELAY_OPT +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +167 0x0722 //RX_PGA +168 0x7FFF //RX_A_HP +169 0x4000 //RX_B_PE +170 0x5800 //RX_THR_PITCH_DET_0 +171 0x5000 //RX_THR_PITCH_DET_1 +172 0x4000 //RX_THR_PITCH_DET_2 +173 0x0008 //RX_PITCH_BFR_LEN +174 0x0003 //RX_SBD_PITCH_DET +175 0x0100 //RX_PP_RESRV_0 +176 0x0020 //RX_PP_RESRV_1 +177 0x0600 //RX_N_SN_EST +178 0x000C //RX_N2_SN_EST +179 0x000F //RX_NS_LVL_CTRL +180 0xF800 //RX_THR_SN_EST +181 0x7E00 //RX_LAMBDA_PFILT +182 0x000A //RX_FENS_RESRV_0 +183 0x0190 //RX_FENS_RESRV_1 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +187 0x0002 //RX_EXTRA_NS_L +188 0x0800 //RX_EXTRA_NS_A +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +192 0x199A //RX_A_POST_FLT +193 0x0000 //RX_LMT_THRD +194 0x4000 //RX_LMT_ALPHA +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +268 0x0002 //RX_FILTINDX +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +282 0x7C00 //RX_LAMBDA_PKA_FP +283 0x1964 //RX_TPKA_FP +284 0x0080 //RX_MIN_G_FP +285 0x2000 //RX_MAX_G_FP +286 0x000D //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +288 0x0000 //RX_MAXLEVEL_CNG +289 0x3000 //RX_BWE_UV_TH +290 0x3000 //RX_BWE_UV_TH2 +291 0x1800 //RX_BWE_UV_TH3 +292 0x1000 //RX_BWE_V_TH +293 0x04CD //RX_BWE_GAIN1_V_TH1 +294 0x0F33 //RX_BWE_GAIN1_V_TH2 +295 0x7333 //RX_BWE_UV_EQ +296 0x199A //RX_BWE_V_EQ +297 0x7333 //RX_BWE_TONE_TH +298 0x0004 //RX_BWE_UV_HOLD_T +299 0x6CCD //RX_BWE_GAIN2_ALPHA +300 0x799A //RX_BWE_GAIN3_ALPHA +301 0x001E //RX_BWE_CUTOFF +302 0x3000 //RX_BWE_GAINFILL +303 0x3200 //RX_BWE_MAXTH_TONE +304 0x2000 //RX_BWE_EQ_0 +305 0x2000 //RX_BWE_EQ_1 +306 0x2000 //RX_BWE_EQ_2 +307 0x2000 //RX_BWE_EQ_3 +308 0x2000 //RX_BWE_EQ_4 +309 0x2000 //RX_BWE_EQ_5 +310 0x2000 //RX_BWE_EQ_6 +311 0x0000 //RX_BWE_RESRV_0 +312 0x0000 //RX_BWE_RESRV_1 +313 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x000D //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0016 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0024 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x003A //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0059 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0090 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x02FD //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x4E4E //RX_FDEQ_GAIN_0 +197 0x4E56 //RX_FDEQ_GAIN_1 +198 0x6878 //RX_FDEQ_GAIN_2 +199 0x8088 //RX_FDEQ_GAIN_3 +200 0x848B //RX_FDEQ_GAIN_4 +201 0x8F8E //RX_FDEQ_GAIN_5 +202 0x9494 //RX_FDEQ_GAIN_6 +203 0x96A0 //RX_FDEQ_GAIN_7 +204 0xB8A0 //RX_FDEQ_GAIN_8 +205 0xA99D //RX_FDEQ_GAIN_9 +206 0x9D6A //RX_FDEQ_GAIN_10 +207 0x626B //RX_FDEQ_GAIN_11 +208 0x6C78 //RX_FDEQ_GAIN_12 +209 0x7884 //RX_FDEQ_GAIN_13 +210 0x9098 //RX_FDEQ_GAIN_14 +211 0x9CAC //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0302 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 + +#CASE_NAME HANDSET-HANDSET_HAC-TMOBILE_US-NB +#PARAM_MODE FULL +#PARAM_TYPE TX+2RX +#TOTAL_CUSTOM_STEP 7+7 +#TX +0 0x0000 //TX_OPERATION_MODE_0 +1 0x0000 //TX_OPERATION_MODE_1 +2 0x0076 //TX_PATCH_REG +3 0x6F7F //TX_SENDFUNC_MODE_0 +4 0x0000 //TX_SENDFUNC_MODE_1 +5 0x0002 //TX_NUM_MIC +6 0x0000 //TX_SAMPLINGFREQ_SIG +7 0x0000 //TX_SAMPLINGFREQ_PROC +8 0x000A //TX_FRAME_SZ_SIG +9 0x000A //TX_FRAME_SZ +10 0x0000 //TX_DELAY_OPT +11 0x0028 //TX_MAX_TAIL_LENGTH +12 0x0001 //TX_NUM_LOUTCHN +13 0x0001 //TX_MAXNUM_AECREF +14 0x0000 //TX_DBG_FUNC_REG +15 0x0000 //TX_DBG_FUNC_REG1 +16 0x0000 //TX_SYS_RESRV_0 +17 0x0000 //TX_SYS_RESRV_1 +18 0x0000 //TX_SYS_RESRV_2 +19 0x0000 //TX_SYS_RESRV_3 +20 0x0000 //TX_DIST2REF0 +21 0x009C //TX_DIST2REF1 +22 0x0000 //TX_DIST2REF_02 +23 0x0000 //TX_DIST2REF_03 +24 0x0000 //TX_DIST2REF_04 +25 0x0000 //TX_DIST2REF_05 +26 0x0000 //TX_MMIC +27 0x1000 //TX_PGA_0 +28 0x1000 //TX_PGA_1 +29 0x1000 //TX_PGA_2 +30 0x0000 //TX_PGA_3 +31 0x0000 //TX_PGA_4 +32 0x0000 //TX_PGA_5 +33 0x0000 //TX_MIC_PAIRS +34 0x0000 //TX_MIC_PAIRS_HS +35 0x0002 //TX_MICS_FOR_BF +36 0x0000 //TX_MIC_PAIRS_FORL1 +37 0x0002 //TX_MICS_OF_PAIR0 +38 0x0002 //TX_MICS_OF_PAIR1 +39 0x0002 //TX_MICS_OF_PAIR2 +40 0x0002 //TX_MICS_OF_PAIR3 +41 0x0000 //TX_MIC_DATA_SRC0 +42 0x0002 //TX_MIC_DATA_SRC1 +43 0x0001 //TX_MIC_DATA_SRC2 +44 0x0000 //TX_MIC_DATA_SRC3 +45 0x0000 //TX_MIC_PAIR_CH_04 +46 0x0000 //TX_MIC_PAIR_CH_05 +47 0x0000 //TX_MIC_PAIR_CH_10 +48 0x0000 //TX_MIC_PAIR_CH_11 +49 0x0000 //TX_MIC_PAIR_CH_12 +50 0x0000 //TX_MIC_PAIR_CH_13 +51 0x0000 //TX_MIC_PAIR_CH_14 +52 0x05DC //TX_HD_BIN_MASK +53 0x0010 //TX_HD_SUBAND_MASK +54 0x19A1 //TX_HD_FRAME_AVG_MASK +55 0x0320 //TX_HD_MIN_FRQ +56 0x1000 //TX_HD_ALPHA_PSD +57 0x1100 //TX_T_PHPR1 +58 0x0000 //TX_T_PHPR2 +59 0x0000 //TX_T_PTPR +60 0x0000 //TX_T_PNPR +61 0x0000 //TX_T_PAPR1 +62 0xEE6C //TX_T_PSDVAT +63 0x0800 //TX_CNT +64 0x4000 //TX_ANTI_HOWL_GAIN +65 0x0001 //TX_MICFORBFMARK_0 +66 0x0001 //TX_MICFORBFMARK_1 +67 0x0001 //TX_MICFORBFMARK_2 +68 0x0001 //TX_MICFORBFMARK_3 +69 0x0001 //TX_MICFORBFMARK_4 +70 0x0001 //TX_MICFORBFMARK_5 +71 0x0000 //TX_DIST2REF_10 +72 0x3A66 //TX_DIST2REF_11 +73 0x0000 //TX_DIST2REF2 +74 0x0000 //TX_DIST2REF_13 +75 0x0000 //TX_DIST2REF_14 +76 0x0000 //TX_DIST2REF_15 +77 0x0000 //TX_DIST2REF_20 +78 0x0000 //TX_DIST2REF_21 +79 0x0000 //TX_DIST2REF_22 +80 0x0000 //TX_DIST2REF_23 +81 0x0000 //TX_DIST2REF_24 +82 0x0000 //TX_DIST2REF_25 +83 0x0000 //TX_DIST2REF_30 +84 0x0000 //TX_DIST2REF_31 +85 0x0000 //TX_DIST2REF_32 +86 0x0000 //TX_DIST2REF_33 +87 0x0000 //TX_DIST2REF_34 +88 0x0000 //TX_DIST2REF_35 +89 0x0000 //TX_MIC_LOC_00 +90 0x0000 //TX_MIC_LOC_01 +91 0x0000 //TX_MIC_LOC_02 +92 0x0000 //TX_MIC_LOC_03 +93 0x0000 //TX_MIC_LOC_04 +94 0x0000 //TX_MIC_LOC_05 +95 0x0000 //TX_MIC_LOC_10 +96 0x0000 //TX_MIC_LOC_11 +97 0x0000 //TX_MIC_LOC_12 +98 0x0000 //TX_MIC_LOC_13 +99 0x0000 //TX_MIC_LOC_14 +100 0x0000 //TX_MIC_LOC_15 +101 0x0000 //TX_MIC_LOC_20 +102 0x0000 //TX_MIC_LOC_21 +103 0x0000 //TX_MIC_LOC_22 +104 0x0000 //TX_MIC_LOC_23 +105 0x0000 //TX_MIC_LOC_24 +106 0x0000 //TX_MIC_LOC_25 +107 0x0200 //TX_MIC_REFBLK_VOLUME +108 0x0AAC //TX_MIC_BLOCK_VOLUME +109 0x0000 //TX_INVERSE_MASK +110 0x0000 //TX_ADCS_MASK +111 0x04D0 //TX_ADCS_GAIN +112 0x4000 //TX_NFC_GAINFAC +113 0x0000 //TX_MAINMIC_BLKFACTOR +114 0x0000 //TX_REFMIC_BLKFACTOR +115 0x0000 //TX_BLMIC_BLKFACTOR +116 0x0000 //TX_BRMIC_BLKFACTOR +117 0x0031 //TX_MICBLK_START_BIN +118 0x0060 //TX_MICBLK_END_BIN +119 0x0015 //TX_MICBLK_FE_HOLD +120 0xFFF2 //TX_MICBLK_MR_EXP_TH +121 0xFFF2 //TX_MICBLK_LR_EXP_TH +122 0x0000 //TX_FENE_HOLD +123 0x4000 //TX_FE_ENER_TH_MTS +124 0x0004 //TX_FE_ENER_TH_EXP +125 0x6000 //TX_C_POST_FLT_MIC_MAINBLK +126 0x6000 //TX_C_POST_FLT_MIC_REFBLK +127 0x0010 //TX_MIC_BLOCK_N +128 0x7646 //TX_A_HP +129 0x4000 //TX_B_PE +130 0x1800 //TX_THR_PITCH_DET_0 +131 0x1000 //TX_THR_PITCH_DET_1 +132 0x0800 //TX_THR_PITCH_DET_2 +133 0x0008 //TX_PITCH_BFR_LEN +134 0x0003 //TX_SBD_PITCH_DET +135 0x0050 //TX_TD_AEC_L +136 0x4000 //TX_MU0_UNP_TD_AEC +137 0x1000 //TX_MU0_PTD_TD_AEC +138 0x0000 //TX_PP_RESRV_0 +139 0x2A94 //TX_PP_RESRV_1 +140 0x55F0 //TX_PP_RESRV_2 +141 0x0000 //TX_PP_RESRV_3 +142 0x0000 //TX_PP_RESRV_4 +143 0x0000 //TX_PP_RESRV_5 +144 0x0000 //TX_PP_RESRV_6 +145 0x0000 //TX_PP_RESRV_7 +146 0x0028 //TX_TAIL_LENGTH +147 0x0800 //TX_AEC_REF_GAIN_0 +148 0x0800 //TX_AEC_REF_GAIN_1 +149 0x0800 //TX_AEC_REF_GAIN_2 +150 0x6000 //TX_EAD_THR +151 0x2000 //TX_THR_RE_EST +152 0x0100 //TX_MIN_EQ_RE_EST_0 +153 0x0100 //TX_MIN_EQ_RE_EST_1 +154 0x0100 //TX_MIN_EQ_RE_EST_2 +155 0x0200 //TX_MIN_EQ_RE_EST_3 +156 0x0200 //TX_MIN_EQ_RE_EST_4 +157 0x0200 //TX_MIN_EQ_RE_EST_5 +158 0x0200 //TX_MIN_EQ_RE_EST_6 +159 0x0200 //TX_MIN_EQ_RE_EST_7 +160 0x1000 //TX_MIN_EQ_RE_EST_8 +161 0x1000 //TX_MIN_EQ_RE_EST_9 +162 0x1000 //TX_MIN_EQ_RE_EST_10 +163 0x0400 //TX_MIN_EQ_RE_EST_11 +164 0x1000 //TX_MIN_EQ_RE_EST_12 +165 0x3000 //TX_LAMBDA_RE_EST +166 0x1000 //TX_LAMBDA_CB_NLE +167 0x0400 //TX_C_POST_FLT +168 0x4000 //TX_GAIN_NP +169 0x003C //TX_SE_HOLD_N +170 0x0046 //TX_DT_HOLD_N +171 0x03E8 //TX_DT2_HOLD_N +172 0x6666 //TX_AEC_RESRV_0 +173 0x0000 //TX_AEC_RESRV_1 +174 0x0014 //TX_AEC_RESRV_2 +175 0x0000 //TX_MIC_DELAY_LENGTH +176 0x0000 //TX_REF_DELAY_LENGTH +177 0x0000 //TX_ADD_LINEIN_GAINL +178 0x0000 //TX_ADD_LINEIN_GAINH +179 0x0000 //TX_MIN_EQ_RE_EST_14 +180 0x0000 //TX_DTD_THR1_8 +181 0x7FFF //TX_DTD_THR2_8 +182 0x0000 //TX_DTD_MIC_BLK2 +183 0x0008 //TX_FRQ_LIN_LEN +184 0x7FFF //TX_FRQ_AEC_LEN_RHO +185 0x6000 //TX_MU0_UNP_FRQ_AEC +186 0x4000 //TX_MU0_PTD_FRQ_AEC +187 0x000A //TX_MINENOISETH +188 0x0800 //TX_MU0_RE_EST +189 0x0001 //TX_AEC_NUM_CH +190 0x0000 //TX_BIGECHOATTENUATION_MAX +191 0x2000 //TX_A_POST_FLT_MICBLK +192 0x0000 //TX_BLKENERTH +193 0x0000 //TX_BLKENERHIGHTH +194 0x0000 //TX_NORMENERTH +195 0x0000 //TX_NORMENERHIGHTH +196 0x0000 //TX_NORMENERHIGHTHL +197 0x7B00 //TX_DTD_THR1_0 +198 0x7B00 //TX_DTD_THR1_1 +199 0x7B00 //TX_DTD_THR1_2 +200 0x7B00 //TX_DTD_THR1_3 +201 0x7B00 //TX_DTD_THR1_4 +202 0x7B00 //TX_DTD_THR1_5 +203 0x7B00 //TX_DTD_THR1_6 +204 0x1000 //TX_DTD_THR2_0 +205 0x1000 //TX_DTD_THR2_1 +206 0x1000 //TX_DTD_THR2_2 +207 0x1000 //TX_DTD_THR2_3 +208 0x1000 //TX_DTD_THR2_4 +209 0x1000 //TX_DTD_THR2_5 +210 0x1000 //TX_DTD_THR2_6 +211 0x7FFF //TX_DTD_THR3 +212 0x0000 //TX_SPK_CUT_K +213 0x0FA0 //TX_DT_CUT_K +214 0x0100 //TX_DT_CUT_THR +215 0x04EB //TX_COMFORT_G +216 0x01F4 //TX_POWER_YOUT_TH +217 0x4000 //TX_FDPFGAINECHO +218 0x0000 //TX_DTD_HD_THR +219 0x0000 //TX_SPK_CUT_K_S +220 0x0000 //TX_DTD_MIC_BLK +221 0x0400 //TX_ADPT_STRICT_L +222 0x0200 //TX_ADPT_STRICT_H +223 0x0000 //TX_RATIO_DT_L_TH_LOW +224 0x0000 //TX_RATIO_DT_H_TH_LOW +225 0x0000 //TX_RATIO_DT_L_TH_HIGH +226 0x0000 //TX_RATIO_DT_H_TH_HIGH +227 0x0000 //TX_RATIO_DT_L0_TH +228 0x2000 //TX_B_POST_FILT_ECHO_L +229 0x2000 //TX_B_POST_FILT_ECHO_H +230 0x0200 //TX_MIN_G_CTRL_ECHO +231 0x7FFF //TX_B_LESSCUT_RTO_ECHO +232 0x0000 //TX_EPD_OFFSET_00 +233 0x0000 //TX_EPD_OFFST_01 +234 0x0000 //TX_RATIO_DT_L0_TH_HIGH +235 0x3A98 //TX_RATIO_DT_H_TH_CUT +236 0x7FFF //TX_MIN_EQ_RE_EST_13 +237 0x0000 //TX_DTD_THR1_7 +238 0x0000 //TX_DTD_THR2_7 +239 0x0800 //TX_DT_RESRV_7 +240 0x0800 //TX_DT_RESRV_8 +241 0x0000 //TX_DT_RESRV_9 +242 0xF800 //TX_THR_SN_EST_0 +243 0xF800 //TX_THR_SN_EST_1 +244 0xFA00 //TX_THR_SN_EST_2 +245 0xF900 //TX_THR_SN_EST_3 +246 0xF900 //TX_THR_SN_EST_4 +247 0xFA00 //TX_THR_SN_EST_5 +248 0xF800 //TX_THR_SN_EST_6 +249 0xF700 //TX_THR_SN_EST_7 +250 0x0000 //TX_DELTA_THR_SN_EST_0 +251 0x0100 //TX_DELTA_THR_SN_EST_1 +252 0x0200 //TX_DELTA_THR_SN_EST_2 +253 0x01A0 //TX_DELTA_THR_SN_EST_3 +254 0x0100 //TX_DELTA_THR_SN_EST_4 +255 0x0000 //TX_DELTA_THR_SN_EST_5 +256 0x01A0 //TX_DELTA_THR_SN_EST_6 +257 0x0200 //TX_DELTA_THR_SN_EST_7 +258 0x4000 //TX_LAMBDA_NN_EST_0 +259 0x3000 //TX_LAMBDA_NN_EST_1 +260 0x4000 //TX_LAMBDA_NN_EST_2 +261 0x3000 //TX_LAMBDA_NN_EST_3 +262 0x3000 //TX_LAMBDA_NN_EST_4 +263 0x4000 //TX_LAMBDA_NN_EST_5 +264 0x4000 //TX_LAMBDA_NN_EST_6 +265 0x4000 //TX_LAMBDA_NN_EST_7 +266 0x0400 //TX_N_SN_EST +267 0x001E //TX_INBEAM_T +268 0x0041 //TX_INBEAMHOLDT +269 0x2000 //TX_G_STRICT +270 0x0000 //TX_EQ_THR_BF +271 0x799A //TX_LAMBDA_EQ_BF +272 0x3000 //TX_NE_RTO_TH +273 0x1000 //TX_NE_RTO_TH_L +274 0x3000 //TX_MAINREFRTOH_TH_H +275 0x1000 //TX_MAINREFRTOH_TH_L +276 0x3000 //TX_MAINREFRTO_TH_H +277 0x1000 //TX_MAINREFRTO_TH_L +278 0x0200 //TX_MAINREFRTO_TH_EQ +279 0x4000 //TX_B_POST_FLT_0 +280 0x4000 //TX_B_POST_FLT_1 +281 0x0014 //TX_NS_LVL_CTRL_0 +282 0x0019 //TX_NS_LVL_CTRL_1 +283 0x001B //TX_NS_LVL_CTRL_2 +284 0x0017 //TX_NS_LVL_CTRL_3 +285 0x0019 //TX_NS_LVL_CTRL_4 +286 0x0014 //TX_NS_LVL_CTRL_5 +287 0x001B //TX_NS_LVL_CTRL_6 +288 0x0010 //TX_NS_LVL_CTRL_7 +289 0x0010 //TX_MIN_GAIN_S_0 +290 0x000C //TX_MIN_GAIN_S_1 +291 0x0010 //TX_MIN_GAIN_S_2 +292 0x0010 //TX_MIN_GAIN_S_3 +293 0x000C //TX_MIN_GAIN_S_4 +294 0x0014 //TX_MIN_GAIN_S_5 +295 0x000C //TX_MIN_GAIN_S_6 +296 0x0014 //TX_MIN_GAIN_S_7 +297 0x5000 //TX_NMOS_SUP +298 0x0000 //TX_NS_MAX_PRI_SNR_TH +299 0x0000 //TX_NMOS_SUP_MENSA +300 0x4000 //TX_SNRI_SUP_0 +301 0x4000 //TX_SNRI_SUP_1 +302 0x4000 //TX_SNRI_SUP_2 +303 0x4000 //TX_SNRI_SUP_3 +304 0x4000 //TX_SNRI_SUP_4 +305 0x7FFF //TX_SNRI_SUP_5 +306 0x4000 //TX_SNRI_SUP_6 +307 0x3000 //TX_SNRI_SUP_7 +308 0x3000 //TX_THR_LFNS +309 0x001A //TX_G_LFNS +310 0x09C4 //TX_GAIN0_NTH +311 0x000A //TX_MUSIC_MORENS +312 0x7FFF //TX_A_POST_FILT_0 +313 0x2000 //TX_A_POST_FILT_1 +314 0x2000 //TX_A_POST_FILT_S_0 +315 0x2000 //TX_A_POST_FILT_S_1 +316 0x1000 //TX_A_POST_FILT_S_2 +317 0x2000 //TX_A_POST_FILT_S_3 +318 0x6000 //TX_A_POST_FILT_S_4 +319 0x2000 //TX_A_POST_FILT_S_5 +320 0x7000 //TX_A_POST_FILT_S_6 +321 0x7000 //TX_A_POST_FILT_S_7 +322 0x4000 //TX_B_POST_FILT_0 +323 0x2000 //TX_B_POST_FILT_1 +324 0x5000 //TX_B_POST_FILT_2 +325 0x4000 //TX_B_POST_FILT_3 +326 0x4000 //TX_B_POST_FILT_4 +327 0x4000 //TX_B_POST_FILT_5 +328 0x4000 //TX_B_POST_FILT_6 +329 0x2000 //TX_B_POST_FILT_7 +330 0x7FFF //TX_B_LESSCUT_RTO_S_0 +331 0x1000 //TX_B_LESSCUT_RTO_S_1 +332 0x1000 //TX_B_LESSCUT_RTO_S_2 +333 0x1000 //TX_B_LESSCUT_RTO_S_3 +334 0x1000 //TX_B_LESSCUT_RTO_S_4 +335 0x1000 //TX_B_LESSCUT_RTO_S_5 +336 0x1000 //TX_B_LESSCUT_RTO_S_6 +337 0x1000 //TX_B_LESSCUT_RTO_S_7 +338 0x7E14 //TX_LAMBDA_PFILT +339 0x7C29 //TX_LAMBDA_PFILT_S_0 +340 0x7200 //TX_LAMBDA_PFILT_S_1 +341 0x7800 //TX_LAMBDA_PFILT_S_2 +342 0x7400 //TX_LAMBDA_PFILT_S_3 +343 0x7200 //TX_LAMBDA_PFILT_S_4 +344 0x7C29 //TX_LAMBDA_PFILT_S_5 +345 0x7C29 //TX_LAMBDA_PFILT_S_6 +346 0x7C29 //TX_LAMBDA_PFILT_S_7 +347 0x0200 //TX_K_PEPPER +348 0x0800 //TX_A_PEPPER +349 0x0C80 //TX_K_PEPPER_HF +350 0x0400 //TX_A_PEPPER_HF +351 0x0001 //TX_HMNC_BST_FLG +352 0x4000 //TX_HMNC_BST_THR +353 0x0800 //TX_DT_BINVAD_TH_0 +354 0x0800 //TX_DT_BINVAD_TH_1 +355 0x0800 //TX_DT_BINVAD_TH_2 +356 0x0800 //TX_DT_BINVAD_TH_3 +357 0x0000 //TX_DT_BINVAD_ENDF +358 0x1000 //TX_C_POST_FLT_DT +359 0x7FFF //TX_NS_B_POST_FLT_LESSCUT +360 0x0100 //TX_DT_BOOST +361 0x0000 //TX_BF_SGRAD_FLG +362 0x0005 //TX_BF_DVG_TH +363 0x001E //TX_SN_C_F +364 0x0000 //TX_K_APT +365 0x0001 //TX_NOISEDET +366 0x0190 //TX_NDETCT +367 0x0004 //TX_NOISE_TH_0 +368 0x1B58 //TX_NOISE_TH_0_2 +369 0x2134 //TX_NOISE_TH_0_3 +370 0x0320 //TX_NOISE_TH_1 +371 0x022C //TX_NOISE_TH_2 +372 0x2260 //TX_NOISE_TH_3 +373 0x6B6C //TX_NOISE_TH_4 +374 0x7FFF //TX_NOISE_TH_5 +375 0x7FFF //TX_NOISE_TH_5_2 +376 0x0000 //TX_NOISE_TH_5_3 +377 0x0000 //TX_NOISE_TH_5_4 +378 0x07D0 //TX_NOISE_TH_6 +379 0x0004 //TX_MINENOISE_TH +380 0xD508 //TX_MORENS_TFMASK_TH +381 0x0001 //TX_DRC_QUIET_FLOOR +382 0x6D60 //TX_RATIODTL_CUT_TH +383 0x0DAC //TX_DT_CUT_K1 +384 0x00A5 //TX_OUT_ENER_S_TH_CLEAN +385 0x00A5 //TX_OUT_ENER_S_TH_LESSCLEAN +386 0x00A5 //TX_OUT_ENER_S_TH_NOISY +387 0x0029 //TX_OUT_ENER_TH_NOISE +388 0x00CE //TX_OUT_ENER_TH_SPEECH +389 0x2000 //TX_SN_NPB_GAIN +390 0x0000 //TX_NN_NPB_GAIN +391 0x3000 //TX_POST_MASK_SUP_HSNE +392 0x07D0 //TX_TAIL_DET_TH +393 0x4000 //TX_B_LESSCUT_RTO_WTA +394 0x0000 //TX_MEL_G_R +395 0x0080 //TX_SUPHIGH_TH +396 0x0000 //TX_MASK_G_R +397 0x0002 //TX_EXTRA_NS_L +398 0x1800 //TX_C_POST_FLT_MASK +399 0x7FFF //TX_A_POST_FLT_WNS +400 0x0148 //TX_MIN_G_LOW300HZ +401 0x0001 //TX_MAXLEVEL_CNG +402 0x00B4 //TX_STN_NOISE_TH +403 0x4000 //TX_POST_MASK_SUP +404 0x7FFF //TX_POST_MASK_ADJUST +405 0x000A //TX_NS_ENOISE_MIC0_TH +406 0x0004 //TX_MINENOISE_MIC0_TH +407 0x0014 //TX_MINENOISE_MIC0_S_TH +408 0x4900 //TX_MIN_G_CTRL_SSNS +409 0x0400 //TX_METAL_RTO_THR +410 0x0FA0 //TX_NS_FP_K_METAL +411 0x3A98 //TX_NOISEDET_BOOST_TH +412 0x0FA0 //TX_NSMOOTH_TH +413 0x0000 //TX_NS_RESRV_8 +414 0x1800 //TX_RHO_UPB +415 0x2328 //TX_N_HOLD_HS +416 0x006E //TX_N_RHO_BFR0 +417 0x7FFF //TX_LAMBDA_ARSP_EST +418 0x0100 //TX_EXTRA_GAIN_MICBLOCK +419 0x0333 //TX_THR_STD_NSR +420 0x019A //TX_THR_STD_PLH +421 0x03E8 //TX_N_HOLD_STD +422 0x0066 //TX_THR_STD_RHO +423 0x4000 //TX_BF_RESET_THR_HS +424 0x0CCD //TX_SB_RTO_MEAN_TH +425 0x0280 //TX_SB_RHO_MEAN_TH_NTALK +426 0x3800 //TX_SB_RTO_MEAN_TH_ABN +427 0x2EE0 //TX_SB_RTO_MEAN_TH_RUB +428 0x0100 //TX_WTA_EN_RTO_TH +429 0x1400 //TX_TOP_ENER_TH_F +430 0x0100 //TX_DESIRED_TALK_HOLDT +431 0x0800 //TX_MIC_BLOCK_FACTOR +432 0x0000 //TX_NSEST_BFRLRNRDC +433 0x0000 //TX_THR_POST_FLT_HS +434 0x0010 //TX_HS_VAD_BIN +435 0x2666 //TX_THR_VAD_HS +436 0x2CCD //TX_MEAN_RTO_MIN_TH2 +437 0x0032 //TX_SILENCE_T +438 0x0000 //TX_A_POST_FLT_WTA +439 0x799A //TX_LAMBDA_PFLT_WTA +440 0x099A //TX_SB_RHO_MEAN2_TH +441 0x0666 //TX_SB_RHO_MEAN3_TH +442 0x0000 //TX_HS_RESRV_4 +443 0x0000 //TX_HS_RESRV_5 +444 0x003C //TX_DOA_VAD_THR_1 +445 0x003C //TX_DOA_VAD_THR_2 +446 0x0028 //TX_DOA_VAD_THR1_0 +447 0x0028 //TX_DOA_VAD_THR1_1 +448 0x0000 //TX_SRC_DOA_RNG_LOW_0A +449 0x00B4 //TX_SRC_DOA_RNG_HIGH_0A +450 0x005A //TX_DFLT_SRC_DOA_0A +451 0x0000 //TX_SRC_DOA_RNG_LOW_0B +452 0x0000 //TX_SRC_DOA_RNG_HIGH_0B +453 0x0000 //TX_DFLT_SRC_DOA_0B +454 0x0000 //TX_SRC_DOA_RNG_LOW_0C +455 0x0000 //TX_SRC_DOA_RNG_HIGH_0C +456 0x0000 //TX_DFLT_SRC_DOA_0C +457 0x0000 //TX_SRC_DOA_RNG_LOW_0D +458 0x0000 //TX_SRC_DOA_RNG_HIGH_0D +459 0x0000 //TX_DFLT_SRC_DOA_0D +460 0x0000 //TX_SRC_DOA_RNG_LOW_1A +461 0x00B4 //TX_SRC_DOA_RNG_HIGH_1A +462 0x005A //TX_DFLT_SRC_DOA_1A +463 0x0000 //TX_SRC_DOA_RNG_LOW_1B +464 0x00B4 //TX_SRC_DOA_RNG_HIGH_1B +465 0x005A //TX_DFLT_SRC_DOA_1B +466 0x0000 //TX_SRC_DOA_RNG_LOW_1C +467 0x00B4 //TX_SRC_DOA_RNG_HIGH_1C +468 0x005A //TX_DFLT_SRC_DOA_1C +469 0x0000 //TX_SRC_DOA_RNG_LOW_1D +470 0x00B4 //TX_SRC_DOA_RNG_HIGH_1D +471 0x005A //TX_DFLT_SRC_DOA_1D +472 0x0100 //TX_BF_HOLDOFF_T +473 0x7FFF //TX_DOA_COST_FACTOR +474 0x0D9A //TX_MAINTOREFR_TH0 +475 0x071C //TX_DOA_TRK_THR +476 0x012C //TX_DOA_TRACK_HT +477 0x0200 //TX_N1_HOLD_HF +478 0x0100 //TX_N2_HOLD_HF +479 0x2A3D //TX_BF_RESET_THR_HF +480 0x7333 //TX_DOA_SMOOTH +481 0x0800 //TX_MU_BF +482 0x0800 //TX_BF_MU_LF_B2 +483 0x0040 //TX_BF_FC_END_BIN_B2 +484 0x0020 //TX_BF_FC_END_BIN +485 0x0000 //TX_HF_RESRV_25 +486 0x0000 //TX_HF_RESRV_26 +487 0x0007 //TX_N_DOA_SEED +488 0x0001 //TX_FINE_DOA_SEARCH_FLG +489 0x0000 //TX_HF_RESRV_27 +490 0x038E //TX_DLT_SRC_DOA_RNG +491 0x0200 //TX_BF_MU_LF +492 0x0000 //TX_DFLT_SRC_LOC_0 +493 0x7FFF //TX_DFLT_SRC_LOC_1 +494 0x0000 //TX_DFLT_SRC_LOC_2 +495 0x038E //TX_DOA_TRACK_VADTH +496 0x0000 //TX_DOA_TRACK_NEW +497 0x01E0 //TX_NOR_OFF_THR +498 0x7C00 //TX_MORE_ON_700HZ_THR +499 0x2000 //TX_MU_BF_ADPT_NS +500 0x0000 //TX_ADAPT_LEN +501 0x6666 //TX_MORE_SNS +502 0x0000 //TX_NOR_OFF_TH1 +503 0x0000 //TX_WIDE_MASK_TH +504 0xD333 //TX_SUBSNRATIOHIGH4MEANBCK_THR +505 0x6000 //TX_C_POST_FLT_CUT +506 0x2000 //TX_RADIODTLV +507 0x0320 //TX_POWER_LINEIN_TH +508 0x0014 //TX_FE_VADCOUNT_TH_FC +509 0x000A //TX_ECHO_SUPP_FC +510 0x0C80 //TX_ECHO_TH +511 0x6666 //TX_MIC_TO_BFGAIN +512 0x0000 //TX_MICTOBFGAIN0 +513 0x0000 //TX_FASTMUE_TH +514 0x3000 //TX_DEREVERB_LF_MU +515 0x34CD //TX_DEREVERB_HF_MU +516 0x0007 //TX_DEREVERB_DELAY +517 0x0004 //TX_DEREVERB_COEF_LEN +518 0x0003 //TX_DEREVERB_DNR +519 0x0000 //TX_DEREVERB_ALPHA +520 0x0000 //TX_DEREVERB_BETA +521 0x3A98 //TX_GSC_RTOL_TH +522 0x3A98 //TX_GSC_RTOH_TH +523 0x6000 //TX_WIDE2_MEANHTH +524 0x0000 //TX_DR_RESRV_5 +525 0x0000 //TX_DR_RESRV_6 +526 0x0000 //TX_DR_RESRV_7 +527 0x0000 //TX_DR_RESRV_8 +528 0x1333 //TX_WIND_MARK_TH +529 0x399A //TX_CORR_THR +530 0x0004 //TX_SNR_THR +531 0x0010 //TX_ENGY_THR +532 0x1770 //TX_CORR_HIGH_TH +533 0x6000 //TX_ENGY_THR_2 +534 0x3400 //TX_MEAN_RTO_THR +535 0x0028 //TX_WNS_ENOISE_MIC0_TH +536 0x3000 //TX_RATIOMICL_TH +537 0x7FFF //TX_CALIG_HS +538 0x0000 //TX_LVL_CTRL +539 0x0014 //TX_WIND_SUPRTO +540 0x001A //TX_WNS_MIN_G +541 0x0600 //TX_WNS_B_POST_FLT +542 0x2800 //TX_RATIOMICH_TH +543 0xD120 //TX_WIND_INBEAM_L_TH +544 0x0FA0 //TX_WIND_INBEAM_H_TH +545 0x2000 //TX_WNS_RESRV_0 +546 0x59D8 //TX_WNS_RESRV_1 +547 0x0080 //TX_WNS_RESRV_2 +548 0x0000 //TX_WNS_RESRV_3 +549 0x0000 //TX_WNS_RESRV_4 +550 0x0000 //TX_WNS_RESRV_5 +551 0x0000 //TX_WNS_RESRV_6 +552 0x0000 //TX_BVE_NOISE_FLOOR_0 +553 0x0070 //TX_BVE_NOISE_FLOOR_1 +554 0x0070 //TX_BVE_NOISE_FLOOR_2 +555 0x0010 //TX_BVE_NOISE_FLOOR_3 +556 0x0070 //TX_BVE_NOISE_FLOOR_4 +557 0x00B0 //TX_BVE_NOISE_FLOOR_5 +558 0x0E66 //TX_BVE_NOISE_FLOOR_6 +559 0x0050 //TX_BVE_NOISE_FLOOR_7 +560 0x770A //TX_BVE_NOISE_FLOOR_8 +561 0x0000 //TX_BVE_NOISE_FLOOR_9 +562 0x0000 //TX_BVE_IN_N +563 0x0000 //TX_BVE_OUT_N +564 0x0000 //TX_BVE_MICALPHA_DOWN +565 0x0000 //TX_PB_RESRV_1 +566 0x0018 //TX_FDEQ_SUBNUM +567 0x6C60 //TX_FDEQ_GAIN_0 +568 0x584F //TX_FDEQ_GAIN_1 +569 0x4F4E //TX_FDEQ_GAIN_2 +570 0x474A //TX_FDEQ_GAIN_3 +571 0x473F //TX_FDEQ_GAIN_4 +572 0x3E40 //TX_FDEQ_GAIN_5 +573 0x403C //TX_FDEQ_GAIN_6 +574 0x3431 //TX_FDEQ_GAIN_7 +575 0x2424 //TX_FDEQ_GAIN_8 +576 0x383C //TX_FDEQ_GAIN_9 +577 0x4848 //TX_FDEQ_GAIN_10 +578 0x4848 //TX_FDEQ_GAIN_11 +579 0x4848 //TX_FDEQ_GAIN_12 +580 0x4848 //TX_FDEQ_GAIN_13 +581 0x4848 //TX_FDEQ_GAIN_14 +582 0x4848 //TX_FDEQ_GAIN_15 +583 0x4848 //TX_FDEQ_GAIN_16 +584 0x4848 //TX_FDEQ_GAIN_17 +585 0x4848 //TX_FDEQ_GAIN_18 +586 0x4848 //TX_FDEQ_GAIN_19 +587 0x4848 //TX_FDEQ_GAIN_20 +588 0x4848 //TX_FDEQ_GAIN_21 +589 0x4848 //TX_FDEQ_GAIN_22 +590 0x4848 //TX_FDEQ_GAIN_23 +591 0x0202 //TX_FDEQ_BIN_0 +592 0x0104 //TX_FDEQ_BIN_1 +593 0x0502 //TX_FDEQ_BIN_2 +594 0x0202 //TX_FDEQ_BIN_3 +595 0x0504 //TX_FDEQ_BIN_4 +596 0x0708 //TX_FDEQ_BIN_5 +597 0x0808 //TX_FDEQ_BIN_6 +598 0x050E //TX_FDEQ_BIN_7 +599 0x0B0C //TX_FDEQ_BIN_8 +600 0x0F09 //TX_FDEQ_BIN_9 +601 0x0000 //TX_FDEQ_BIN_10 +602 0x0000 //TX_FDEQ_BIN_11 +603 0x0000 //TX_FDEQ_BIN_12 +604 0x0000 //TX_FDEQ_BIN_13 +605 0x0000 //TX_FDEQ_BIN_14 +606 0x0000 //TX_FDEQ_BIN_15 +607 0x0000 //TX_FDEQ_BIN_16 +608 0x0000 //TX_FDEQ_BIN_17 +609 0x0000 //TX_FDEQ_BIN_18 +610 0x0000 //TX_FDEQ_BIN_19 +611 0x0000 //TX_FDEQ_BIN_20 +612 0x0000 //TX_FDEQ_BIN_21 +613 0x0000 //TX_FDEQ_BIN_22 +614 0x0000 //TX_FDEQ_BIN_23 +615 0x0000 //TX_FDEQ_PADDING +616 0x0030 //TX_PREEQ_SUBNUM_MIC0 +617 0x4848 //TX_PREEQ_GAIN_MIC0_0 +618 0x4848 //TX_PREEQ_GAIN_MIC0_1 +619 0x4848 //TX_PREEQ_GAIN_MIC0_2 +620 0x4848 //TX_PREEQ_GAIN_MIC0_3 +621 0x4848 //TX_PREEQ_GAIN_MIC0_4 +622 0x4848 //TX_PREEQ_GAIN_MIC0_5 +623 0x4848 //TX_PREEQ_GAIN_MIC0_6 +624 0x4848 //TX_PREEQ_GAIN_MIC0_7 +625 0x4848 //TX_PREEQ_GAIN_MIC0_8 +626 0x4848 //TX_PREEQ_GAIN_MIC0_9 +627 0x4848 //TX_PREEQ_GAIN_MIC0_10 +628 0x4848 //TX_PREEQ_GAIN_MIC0_11 +629 0x4848 //TX_PREEQ_GAIN_MIC0_12 +630 0x4848 //TX_PREEQ_GAIN_MIC0_13 +631 0x4848 //TX_PREEQ_GAIN_MIC0_14 +632 0x4848 //TX_PREEQ_GAIN_MIC0_15 +633 0x4848 //TX_PREEQ_GAIN_MIC0_16 +634 0x4848 //TX_PREEQ_GAIN_MIC0_17 +635 0x4848 //TX_PREEQ_GAIN_MIC0_18 +636 0x4848 //TX_PREEQ_GAIN_MIC0_19 +637 0x4848 //TX_PREEQ_GAIN_MIC0_20 +638 0x4848 //TX_PREEQ_GAIN_MIC0_21 +639 0x4848 //TX_PREEQ_GAIN_MIC0_22 +640 0x4848 //TX_PREEQ_GAIN_MIC0_23 +641 0x251A //TX_PREEQ_BIN_MIC0_0 +642 0x0F0F //TX_PREEQ_BIN_MIC0_1 +643 0x0C08 //TX_PREEQ_BIN_MIC0_2 +644 0x0700 //TX_PREEQ_BIN_MIC0_3 +645 0x0000 //TX_PREEQ_BIN_MIC0_4 +646 0x0000 //TX_PREEQ_BIN_MIC0_5 +647 0x0000 //TX_PREEQ_BIN_MIC0_6 +648 0x0000 //TX_PREEQ_BIN_MIC0_7 +649 0x0000 //TX_PREEQ_BIN_MIC0_8 +650 0x0000 //TX_PREEQ_BIN_MIC0_9 +651 0x0000 //TX_PREEQ_BIN_MIC0_10 +652 0x0000 //TX_PREEQ_BIN_MIC0_11 +653 0x0000 //TX_PREEQ_BIN_MIC0_12 +654 0x0000 //TX_PREEQ_BIN_MIC0_13 +655 0x0000 //TX_PREEQ_BIN_MIC0_14 +656 0x0000 //TX_PREEQ_BIN_MIC0_15 +657 0x0000 //TX_PREEQ_BIN_MIC0_16 +658 0x0000 //TX_PREEQ_BIN_MIC0_17 +659 0x0000 //TX_PREEQ_BIN_MIC0_18 +660 0x0000 //TX_PREEQ_BIN_MIC0_19 +661 0x0000 //TX_PREEQ_BIN_MIC0_20 +662 0x0000 //TX_PREEQ_BIN_MIC0_21 +663 0x0000 //TX_PREEQ_BIN_MIC0_22 +664 0x0000 //TX_PREEQ_BIN_MIC0_23 +665 0x0030 //TX_PREEQ_SUBNUM_MIC1 +666 0x4848 //TX_PREEQ_GAIN_MIC1_0 +667 0x4848 //TX_PREEQ_GAIN_MIC1_1 +668 0x4848 //TX_PREEQ_GAIN_MIC1_2 +669 0x4848 //TX_PREEQ_GAIN_MIC1_3 +670 0x4848 //TX_PREEQ_GAIN_MIC1_4 +671 0x4848 //TX_PREEQ_GAIN_MIC1_5 +672 0x4A4A //TX_PREEQ_GAIN_MIC1_6 +673 0x4B4B //TX_PREEQ_GAIN_MIC1_7 +674 0x4D4E //TX_PREEQ_GAIN_MIC1_8 +675 0x4848 //TX_PREEQ_GAIN_MIC1_9 +676 0x4848 //TX_PREEQ_GAIN_MIC1_10 +677 0x4848 //TX_PREEQ_GAIN_MIC1_11 +678 0x4848 //TX_PREEQ_GAIN_MIC1_12 +679 0x4848 //TX_PREEQ_GAIN_MIC1_13 +680 0x4848 //TX_PREEQ_GAIN_MIC1_14 +681 0x4848 //TX_PREEQ_GAIN_MIC1_15 +682 0x4848 //TX_PREEQ_GAIN_MIC1_16 +683 0x4848 //TX_PREEQ_GAIN_MIC1_17 +684 0x4848 //TX_PREEQ_GAIN_MIC1_18 +685 0x4848 //TX_PREEQ_GAIN_MIC1_19 +686 0x4848 //TX_PREEQ_GAIN_MIC1_20 +687 0x4848 //TX_PREEQ_GAIN_MIC1_21 +688 0x4848 //TX_PREEQ_GAIN_MIC1_22 +689 0x4848 //TX_PREEQ_GAIN_MIC1_23 +690 0x0202 //TX_PREEQ_BIN_MIC1_0 +691 0x0203 //TX_PREEQ_BIN_MIC1_1 +692 0x0303 //TX_PREEQ_BIN_MIC1_2 +693 0x0304 //TX_PREEQ_BIN_MIC1_3 +694 0x0405 //TX_PREEQ_BIN_MIC1_4 +695 0x0506 //TX_PREEQ_BIN_MIC1_5 +696 0x0708 //TX_PREEQ_BIN_MIC1_6 +697 0x090A //TX_PREEQ_BIN_MIC1_7 +698 0x0B0C //TX_PREEQ_BIN_MIC1_8 +699 0x0D0E //TX_PREEQ_BIN_MIC1_9 +700 0x0000 //TX_PREEQ_BIN_MIC1_10 +701 0x0000 //TX_PREEQ_BIN_MIC1_11 +702 0x0000 //TX_PREEQ_BIN_MIC1_12 +703 0x0000 //TX_PREEQ_BIN_MIC1_13 +704 0x0000 //TX_PREEQ_BIN_MIC1_14 +705 0x0000 //TX_PREEQ_BIN_MIC1_15 +706 0x0000 //TX_PREEQ_BIN_MIC1_16 +707 0x0000 //TX_PREEQ_BIN_MIC1_17 +708 0x0000 //TX_PREEQ_BIN_MIC1_18 +709 0x0000 //TX_PREEQ_BIN_MIC1_19 +710 0x0000 //TX_PREEQ_BIN_MIC1_20 +711 0x0000 //TX_PREEQ_BIN_MIC1_21 +712 0x0000 //TX_PREEQ_BIN_MIC1_22 +713 0x0000 //TX_PREEQ_BIN_MIC1_23 +714 0x0030 //TX_PREEQ_SUBNUM_MIC2 +715 0x4848 //TX_PREEQ_GAIN_MIC2_0 +716 0x4848 //TX_PREEQ_GAIN_MIC2_1 +717 0x4848 //TX_PREEQ_GAIN_MIC2_2 +718 0x4848 //TX_PREEQ_GAIN_MIC2_3 +719 0x4848 //TX_PREEQ_GAIN_MIC2_4 +720 0x4848 //TX_PREEQ_GAIN_MIC2_5 +721 0x4848 //TX_PREEQ_GAIN_MIC2_6 +722 0x4848 //TX_PREEQ_GAIN_MIC2_7 +723 0x4848 //TX_PREEQ_GAIN_MIC2_8 +724 0x4848 //TX_PREEQ_GAIN_MIC2_9 +725 0x4848 //TX_PREEQ_GAIN_MIC2_10 +726 0x4848 //TX_PREEQ_GAIN_MIC2_11 +727 0x4848 //TX_PREEQ_GAIN_MIC2_12 +728 0x4848 //TX_PREEQ_GAIN_MIC2_13 +729 0x4848 //TX_PREEQ_GAIN_MIC2_14 +730 0x4848 //TX_PREEQ_GAIN_MIC2_15 +731 0x4848 //TX_PREEQ_GAIN_MIC2_16 +732 0x4848 //TX_PREEQ_GAIN_MIC2_17 +733 0x4848 //TX_PREEQ_GAIN_MIC2_18 +734 0x4848 //TX_PREEQ_GAIN_MIC2_19 +735 0x4848 //TX_PREEQ_GAIN_MIC2_20 +736 0x4848 //TX_PREEQ_GAIN_MIC2_21 +737 0x4848 //TX_PREEQ_GAIN_MIC2_22 +738 0x4848 //TX_PREEQ_GAIN_MIC2_23 +739 0x0608 //TX_PREEQ_BIN_MIC2_0 +740 0x0808 //TX_PREEQ_BIN_MIC2_1 +741 0x0808 //TX_PREEQ_BIN_MIC2_2 +742 0x0808 //TX_PREEQ_BIN_MIC2_3 +743 0x0808 //TX_PREEQ_BIN_MIC2_4 +744 0x0808 //TX_PREEQ_BIN_MIC2_5 +745 0x0808 //TX_PREEQ_BIN_MIC2_6 +746 0x0808 //TX_PREEQ_BIN_MIC2_7 +747 0x0808 //TX_PREEQ_BIN_MIC2_8 +748 0x0808 //TX_PREEQ_BIN_MIC2_9 +749 0x0808 //TX_PREEQ_BIN_MIC2_10 +750 0x0808 //TX_PREEQ_BIN_MIC2_11 +751 0x0808 //TX_PREEQ_BIN_MIC2_12 +752 0x0808 //TX_PREEQ_BIN_MIC2_13 +753 0x0808 //TX_PREEQ_BIN_MIC2_14 +754 0x0200 //TX_PREEQ_BIN_MIC2_15 +755 0x0000 //TX_PREEQ_BIN_MIC2_16 +756 0x0000 //TX_PREEQ_BIN_MIC2_17 +757 0x0000 //TX_PREEQ_BIN_MIC2_18 +758 0x0000 //TX_PREEQ_BIN_MIC2_19 +759 0x0000 //TX_PREEQ_BIN_MIC2_20 +760 0x0000 //TX_PREEQ_BIN_MIC2_21 +761 0x0000 //TX_PREEQ_BIN_MIC2_22 +762 0x0000 //TX_PREEQ_BIN_MIC2_23 +763 0x0006 //TX_MASKING_ABILITY +764 0x0800 //TX_NND_WEIGHT +765 0x0065 //TX_MIC_CALIBRATION_0 +766 0x0065 //TX_MIC_CALIBRATION_1 +767 0x0065 //TX_MIC_CALIBRATION_2 +768 0x0065 //TX_MIC_CALIBRATION_3 +769 0x0044 //TX_MIC_PWR_BIAS_0 +770 0x0044 //TX_MIC_PWR_BIAS_1 +771 0x0044 //TX_MIC_PWR_BIAS_2 +772 0x0044 //TX_MIC_PWR_BIAS_3 +773 0x0000 //TX_GAIN_LIMIT_0 +774 0x0000 //TX_GAIN_LIMIT_1 +775 0x0007 //TX_GAIN_LIMIT_2 +776 0x0007 //TX_GAIN_LIMIT_3 +777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN +778 0x7FDE //TX_BVE_VAD0_ALPHAUP +779 0x7F3A //TX_BVE_VAD0_ALPHADOWN +780 0x2000 //TX_BVE_GAINWEIGHT_NOFEVADLI +781 0x7F5B //TX_BVE_FEVADLI_ALPHA +782 0x7F19 //TX_BVE_NOVAD0_ALPHAUP +783 0x1000 //TX_TDDRC_ALPHA_UP_01 +784 0x1000 //TX_TDDRC_ALPHA_UP_02 +785 0x1000 //TX_TDDRC_ALPHA_UP_03 +786 0x1000 //TX_TDDRC_ALPHA_UP_04 +787 0x7EB8 //TX_TDDRC_ALPHA_DWN_01 +788 0x7EB8 //TX_TDDRC_ALPHA_DWN_02 +789 0x7EB8 //TX_TDDRC_ALPHA_DWN_03 +790 0x7EB8 //TX_TDDRC_ALPHA_DWN_04 +791 0x7FFF //TX_TDDRC_TD_DRC_LIMIT +792 0x0800 //TX_TDDRC_POST_LIMIT_GAIN +793 0x0000 //TX_TDDRC_RESRV_0 +794 0x0000 //TX_TDDRC_RESRV_1 +795 0x0018 //TX_FDDRC_BAND_MARGIN_0 +796 0x0030 //TX_FDDRC_BAND_MARGIN_1 +797 0x0050 //TX_FDDRC_BAND_MARGIN_2 +798 0x0080 //TX_FDDRC_BAND_MARGIN_3 +799 0x0007 //TX_FDDRC_BLOCK_EXP +800 0x5000 //TX_FDDRC_THRD_2_0 +801 0x5000 //TX_FDDRC_THRD_2_1 +802 0x5000 //TX_FDDRC_THRD_2_2 +803 0x5000 //TX_FDDRC_THRD_2_3 +804 0x6400 //TX_FDDRC_THRD_3_0 +805 0x6400 //TX_FDDRC_THRD_3_1 +806 0x6400 //TX_FDDRC_THRD_3_2 +807 0x6400 //TX_FDDRC_THRD_3_3 +808 0x2000 //TX_FDDRC_SLANT_0_0 +809 0x2000 //TX_FDDRC_SLANT_0_1 +810 0x2000 //TX_FDDRC_SLANT_0_2 +811 0x2000 //TX_FDDRC_SLANT_0_3 +812 0x5333 //TX_FDDRC_SLANT_1_0 +813 0x5333 //TX_FDDRC_SLANT_1_1 +814 0x5333 //TX_FDDRC_SLANT_1_2 +815 0x5333 //TX_FDDRC_SLANT_1_3 +816 0x0010 //TX_DEADMIC_SILENCE_TH +817 0x0600 //TX_MIC_DEGRADE_TH +818 0x0078 //TX_DEADMIC_CNT +819 0x0078 //TX_MIC_DEGRADE_CNT +820 0x0000 //TX_FDDRC_RESRV_4 +821 0x0000 //TX_FDDRC_RESRV_5 +822 0x0000 //TX_FDDRC_RESRV_6 +823 0x7FFF //TX_KS_NOISEPASTE_FACTOR +824 0x0001 //TX_KS_CONFIG +825 0x7FFF //TX_KS_GAIN_MIN +826 0x0000 //TX_KS_RESRV_0 +827 0x0000 //TX_KS_RESRV_1 +828 0x0000 //TX_KS_RESRV_2 +829 0x7C00 //TX_LAMBDA_PKA_FP +830 0x2000 //TX_TPKA_FP +831 0x0080 //TX_MIN_G_FP +832 0x2000 //TX_MAX_G_FP +833 0x0FA0 //TX_FFP_FP_K_METAL +834 0x4000 //TX_A_POST_FLT_FP +835 0x0F5C //TX_RTO_OUTBEAM_TH +836 0x4CCD //TX_TPKA_FP_THD +837 0x0000 //TX_MAX_G_FP_BLK +838 0x0000 //TX_FFP_FADEIN +839 0x0000 //TX_FFP_FADEOUT +840 0x0000 //TX_WHISPERCTH +841 0x0000 //TX_WHISPERHOLDT +842 0x0000 //TX_WHISP_ENTHH +843 0x0000 //TX_WHISP_ENTHL +844 0x0000 //TX_WHISP_RTOTH +845 0x0000 //TX_WHISP_RTOTH2 +846 0x0096 //TX_MUTE_PERIOD +847 0x0000 //TX_FADE_IN_PERIOD +848 0x0100 //TX_FFP_RESRV_2 +849 0x0020 //TX_FFP_RESRV_3 +850 0x0000 //TX_FFP_RESRV_4 +851 0x0000 //TX_FFP_RESRV_5 +852 0x0000 //TX_FFP_RESRV_6 +853 0x0002 //TX_FILTINDX +854 0x0000 //TX_TDDRC_THRD_0 +855 0x0010 //TX_TDDRC_THRD_1 +856 0x1500 //TX_TDDRC_THRD_2 +857 0x1500 //TX_TDDRC_THRD_3 +858 0x3000 //TX_TDDRC_SLANT_0 +859 0x6E00 //TX_TDDRC_SLANT_1 +860 0x1000 //TX_TDDRC_ALPHA_UP_00 +861 0x7EB8 //TX_TDDRC_ALPHA_DWN_00 +862 0x0000 //TX_TDDRC_HMNC_FLAG +863 0x199A //TX_TDDRC_HMNC_GAIN +864 0x0000 //TX_TDDRC_SMT_FLAG +865 0x0CCD //TX_TDDRC_SMT_W +866 0x0650 //TX_TDDRC_DRC_GAIN +867 0x7FFF //TX_TDDRC_LMT_THRD +868 0x0000 //TX_TDDRC_LMT_ALPHA +869 0x0000 //TX_TFMASKLTH +870 0x0000 //TX_TFMASKLTHL +871 0x0CCD //TX_TFMASKHTH +872 0x0CCD //TX_TFMASKLTH_BINVAD +873 0xF333 //TX_TFMASKLTH_NS_EST +874 0xF800 //TX_TFMASKLTH_DOA +875 0x0CCD //TX_TFMASKTH_BLESSCUT +876 0x1000 //TX_B_LESSCUT_RTO_MASK +877 0x3800 //TX_SB_RHO_MEAN_TH_ABN +878 0x2000 //TX_B_POST_FLT_MASK +879 0x0000 //TX_B_POST_FLT_MASK1 +880 0x6333 //TX_GAIN_WIND_MASK +881 0x7FFF //TX_TFMASK_BFSTRICT_MUSIC +882 0x0000 //TX_TFMASK_BFSTRICT_NOMUSIC +883 0x7333 //TX_FASTNS_OUTIN_TH +884 0x0CCD //TX_FASTNS_TFMASK_TH +885 0x0CCD //TX_FASTNS_TFMASKBIN_TH1 +886 0x0CCD //TX_FASTNS_TFMASKBIN_TH2 +887 0x0CCD //TX_FASTNS_TFMASKBIN_TH3 +888 0x0028 //TX_FASTNS_ARSPC_TH +889 0xC000 //TX_FASTNS_MASK5_TH +890 0x0810 //TX_POSTSSA_MIN_G_VR_MASK +891 0x1000 //TX_A_LESSCUT_RTO_MASK +892 0x1770 //TX_FASTNS_NOISETH +893 0xC000 //TX_FASTNS_SSA_THLFL +894 0xC000 //TX_FASTNS_SSA_THHFL +895 0xCCCC //TX_FASTNS_SSA_THLFH +896 0xD999 //TX_FASTNS_SSA_THHFH +897 0x2329 //TX_SENDFUNC_REG_MICMUTE +898 0x0010 //TX_SENDFUNC_REG_MICMUTE1 +899 0x0320 //TX_MICMUTE_RATIO_THR +900 0x00A0 //TX_MICMUTE_AMP_THR +901 0x0004 //TX_MICMUTE_HPF_IND +902 0x00C0 //TX_MICMUTE_LOG_EYR_TH +903 0x0012 //TX_MICMUTE_CVG_TIME +904 0x0008 //TX_MICMUTE_RELEASE_TIME +905 0x0E00 //TX_MIC_VOLUME_MIC0MUTE +906 0x0000 //TX_MICMUTE_EPD_OFFSET_0 +907 0x0028 //TX_MICMUTE_FRQ_AEC_L +908 0x7999 //TX_MICMUTE_EAD_THR +909 0x7FFF //TX_MICMUTE_LAMBDA_CB_NLE +910 0x3000 //TX_MICMUTE_LAMBDA_RE_EST +911 0x7F00 //TX_DTD_THR1_MICMUTE_0 +912 0x7900 //TX_DTD_THR1_MICMUTE_1 +913 0x7FFF //TX_DTD_THR1_MICMUTE_2 +914 0x7FFF //TX_DTD_THR1_MICMUTE_3 +915 0x2000 //TX_DTD_THR2_MICMUTE_0 +916 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_0 +917 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_1 +918 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_2 +919 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_3 +920 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_4 +921 0x7FFF //TX_MICMUTE_C_POST_FLT +922 0x03E8 //TX_MICMUTE_DT_CUT_K +923 0x0001 //TX_MICMUTE_DT_CUT_THR +924 0x03E8 //TX_MICMUTE_DT_CUT_K2 +925 0x0001 //TX_MICMUTE_DT_CUT_THR2 +926 0x0064 //TX_MICMUTE_DT2_HOLD_N +927 0x1000 //TX_MICMUTE_RATIODTH_THCUT +928 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOL +929 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOH +930 0x0400 //TX_MICMUTE_C_POST_FLT_MASK +931 0x7999 //TX_MICMUTE_RATIODTL_CUT_TH +932 0x3E80 //TX_MICMUTE_DT_CUT_K1 +933 0x0800 //TX_MICMUTE_N2_SN_EST +934 0xFC00 //TX_MICMUTE_THR_SN_EST_0 +935 0x001C //TX_MICMUTE_MIN_G_CTRL_0 +936 0x6000 //TX_MICMUTE_A_POST_FILT_S_0 +937 0x7000 //TX_MICMUTE_B_POST_FILT_0 +938 0x2710 //TX_MIC1RUB_AMP_THR +939 0x7FFF //TX_MIC1MUTE_RATIO_THR +940 0x0001 //TX_MIC1MUTE_AMP_THR +941 0x0008 //TX_MIC1MUTE_CVG_TIME +942 0x0008 //TX_MIC1MUTE_RELEASE_TIME +943 0x05A0 //TX_AMS_RESRV_01 +944 0x3FFF //TX_AMS_RESRV_02 +945 0x7FFF //TX_AMS_RESRV_03 +946 0x0000 //TX_AMS_RESRV_04 +947 0x0000 //TX_AMS_RESRV_05 +948 0x0000 //TX_AMS_RESRV_06 +949 0x0000 //TX_AMS_RESRV_07 +950 0x0000 //TX_AMS_RESRV_08 +951 0x0000 //TX_AMS_RESRV_09 +952 0x0000 //TX_AMS_RESRV_10 +953 0x0000 //TX_AMS_RESRV_11 +954 0x0000 //TX_AMS_RESRV_12 +955 0x0000 //TX_AMS_RESRV_13 +956 0x0000 //TX_AMS_RESRV_14 +957 0x0000 //TX_AMS_RESRV_15 +958 0x0000 //TX_AMS_RESRV_16 +959 0x0000 //TX_AMS_RESRV_17 +960 0x0000 //TX_AMS_RESRV_18 +961 0x0000 //TX_AMS_RESRV_19 +#RX +0 0x000C //RX_RECVFUNC_MODE_0 +1 0x0000 //RX_RECVFUNC_MODE_1 +2 0x0000 //RX_SAMPLINGFREQ_SIG +3 0x0000 //RX_SAMPLINGFREQ_PROC +4 0x000A //RX_FRAME_SZ +5 0x0000 //RX_DELAY_OPT +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +10 0x0800 //RX_PGA +11 0x7FFF //RX_A_HP +12 0x4000 //RX_B_PE +13 0x7800 //RX_THR_PITCH_DET_0 +14 0x7000 //RX_THR_PITCH_DET_1 +15 0x6000 //RX_THR_PITCH_DET_2 +16 0x0008 //RX_PITCH_BFR_LEN +17 0x0003 //RX_SBD_PITCH_DET +18 0x0100 //RX_PP_RESRV_0 +19 0x0020 //RX_PP_RESRV_1 +20 0x0400 //RX_N_SN_EST +21 0x000C //RX_N2_SN_EST +22 0x0014 //RX_NS_LVL_CTRL +23 0xF800 //RX_THR_SN_EST +24 0x7E00 //RX_LAMBDA_PFILT +25 0x000A //RX_FENS_RESRV_0 +26 0x0190 //RX_FENS_RESRV_1 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +30 0x0002 //RX_EXTRA_NS_L +31 0x0800 //RX_EXTRA_NS_A +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +35 0x199A //RX_A_POST_FLT +36 0x0000 //RX_LMT_THRD +37 0x4000 //RX_LMT_ALPHA +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4A4C //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5A5C //RX_FDEQ_GAIN_7 +47 0x5C5C //RX_FDEQ_GAIN_8 +48 0x5C5C //RX_FDEQ_GAIN_9 +49 0x5C5C //RX_FDEQ_GAIN_10 +50 0x5C48 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0303 //RX_FDEQ_BIN_3 +67 0x0303 //RX_FDEQ_BIN_4 +68 0x0303 //RX_FDEQ_BIN_5 +69 0x0303 //RX_FDEQ_BIN_6 +70 0x0303 //RX_FDEQ_BIN_7 +71 0x0A0A //RX_FDEQ_BIN_8 +72 0x0A0E //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +111 0x0002 //RX_FILTINDX +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0360 //RX_TDDRC_DRC_GAIN +125 0x7C00 //RX_LAMBDA_PKA_FP +126 0x2000 //RX_TPKA_FP +127 0x2000 //RX_MIN_G_FP +128 0x0080 //RX_MAX_G_FP +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +131 0x0000 //RX_MAXLEVEL_CNG +132 0x3000 //RX_BWE_UV_TH +133 0x3000 //RX_BWE_UV_TH2 +134 0x1800 //RX_BWE_UV_TH3 +135 0x1000 //RX_BWE_V_TH +136 0x04CD //RX_BWE_GAIN1_V_TH1 +137 0x0F33 //RX_BWE_GAIN1_V_TH2 +138 0x7333 //RX_BWE_UV_EQ +139 0x199A //RX_BWE_V_EQ +140 0x7333 //RX_BWE_TONE_TH +141 0x0004 //RX_BWE_UV_HOLD_T +142 0x6CCD //RX_BWE_GAIN2_ALPHA +143 0x799A //RX_BWE_GAIN3_ALPHA +144 0x001E //RX_BWE_CUTOFF +145 0x3000 //RX_BWE_GAINFILL +146 0x3200 //RX_BWE_MAXTH_TONE +147 0x2000 //RX_BWE_EQ_0 +148 0x2000 //RX_BWE_EQ_1 +149 0x2000 //RX_BWE_EQ_2 +150 0x2000 //RX_BWE_EQ_3 +151 0x2000 //RX_BWE_EQ_4 +152 0x2000 //RX_BWE_EQ_5 +153 0x2000 //RX_BWE_EQ_6 +154 0x0000 //RX_BWE_RESRV_0 +155 0x0000 //RX_BWE_RESRV_1 +156 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0360 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4A4C //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5A5C //RX_FDEQ_GAIN_7 +47 0x5C5C //RX_FDEQ_GAIN_8 +48 0x5C5C //RX_FDEQ_GAIN_9 +49 0x5C5C //RX_FDEQ_GAIN_10 +50 0x5C48 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0303 //RX_FDEQ_BIN_3 +67 0x0303 //RX_FDEQ_BIN_4 +68 0x0303 //RX_FDEQ_BIN_5 +69 0x0303 //RX_FDEQ_BIN_6 +70 0x0303 //RX_FDEQ_BIN_7 +71 0x0A0A //RX_FDEQ_BIN_8 +72 0x0A0E //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0360 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4A4C //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5A5C //RX_FDEQ_GAIN_7 +47 0x5C5C //RX_FDEQ_GAIN_8 +48 0x5C5C //RX_FDEQ_GAIN_9 +49 0x5C5C //RX_FDEQ_GAIN_10 +50 0x5C48 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0303 //RX_FDEQ_BIN_3 +67 0x0303 //RX_FDEQ_BIN_4 +68 0x0303 //RX_FDEQ_BIN_5 +69 0x0303 //RX_FDEQ_BIN_6 +70 0x0303 //RX_FDEQ_BIN_7 +71 0x0A0A //RX_FDEQ_BIN_8 +72 0x0A0E //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0360 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4A4C //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5A5C //RX_FDEQ_GAIN_7 +47 0x5C5C //RX_FDEQ_GAIN_8 +48 0x5C5C //RX_FDEQ_GAIN_9 +49 0x5C5C //RX_FDEQ_GAIN_10 +50 0x5C48 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0303 //RX_FDEQ_BIN_3 +67 0x0303 //RX_FDEQ_BIN_4 +68 0x0303 //RX_FDEQ_BIN_5 +69 0x0303 //RX_FDEQ_BIN_6 +70 0x0303 //RX_FDEQ_BIN_7 +71 0x0A0A //RX_FDEQ_BIN_8 +72 0x0A0E //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0360 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4A4C //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5A5C //RX_FDEQ_GAIN_7 +47 0x5C5C //RX_FDEQ_GAIN_8 +48 0x5C5C //RX_FDEQ_GAIN_9 +49 0x5C5C //RX_FDEQ_GAIN_10 +50 0x5C48 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0303 //RX_FDEQ_BIN_3 +67 0x0303 //RX_FDEQ_BIN_4 +68 0x0303 //RX_FDEQ_BIN_5 +69 0x0303 //RX_FDEQ_BIN_6 +70 0x0303 //RX_FDEQ_BIN_7 +71 0x0A0A //RX_FDEQ_BIN_8 +72 0x0A0E //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0360 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4A4C //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5A5C //RX_FDEQ_GAIN_7 +47 0x5C5C //RX_FDEQ_GAIN_8 +48 0x5C5C //RX_FDEQ_GAIN_9 +49 0x5C5C //RX_FDEQ_GAIN_10 +50 0x5C48 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0303 //RX_FDEQ_BIN_3 +67 0x0303 //RX_FDEQ_BIN_4 +68 0x0303 //RX_FDEQ_BIN_5 +69 0x0303 //RX_FDEQ_BIN_6 +70 0x0303 //RX_FDEQ_BIN_7 +71 0x0A0A //RX_FDEQ_BIN_8 +72 0x0A0E //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0360 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4A4C //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5A5C //RX_FDEQ_GAIN_7 +47 0x5C5C //RX_FDEQ_GAIN_8 +48 0x5C5C //RX_FDEQ_GAIN_9 +49 0x5C5C //RX_FDEQ_GAIN_10 +50 0x5C48 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0303 //RX_FDEQ_BIN_3 +67 0x0303 //RX_FDEQ_BIN_4 +68 0x0303 //RX_FDEQ_BIN_5 +69 0x0303 //RX_FDEQ_BIN_6 +70 0x0303 //RX_FDEQ_BIN_7 +71 0x0A0A //RX_FDEQ_BIN_8 +72 0x0A0E //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0360 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4A4C //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5A5C //RX_FDEQ_GAIN_7 +47 0x5C5C //RX_FDEQ_GAIN_8 +48 0x5C5C //RX_FDEQ_GAIN_9 +49 0x5C5C //RX_FDEQ_GAIN_10 +50 0x5C48 //RX_FDEQ_GAIN_11 +51 0x4848 //RX_FDEQ_GAIN_12 +52 0x4848 //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0303 //RX_FDEQ_BIN_3 +67 0x0303 //RX_FDEQ_BIN_4 +68 0x0303 //RX_FDEQ_BIN_5 +69 0x0303 //RX_FDEQ_BIN_6 +70 0x0303 //RX_FDEQ_BIN_7 +71 0x0A0A //RX_FDEQ_BIN_8 +72 0x0A0E //RX_FDEQ_BIN_9 +73 0x0000 //RX_FDEQ_BIN_10 +74 0x0000 //RX_FDEQ_BIN_11 +75 0x0000 //RX_FDEQ_BIN_12 +76 0x0000 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#RX 2 +157 0x000C //RX_RECVFUNC_MODE_0 +158 0x0000 //RX_RECVFUNC_MODE_1 +159 0x0000 //RX_SAMPLINGFREQ_SIG +160 0x0000 //RX_SAMPLINGFREQ_PROC +161 0x000A //RX_FRAME_SZ +162 0x0000 //RX_DELAY_OPT +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +167 0x0800 //RX_PGA +168 0x7FFF //RX_A_HP +169 0x4000 //RX_B_PE +170 0x7800 //RX_THR_PITCH_DET_0 +171 0x7000 //RX_THR_PITCH_DET_1 +172 0x6000 //RX_THR_PITCH_DET_2 +173 0x0008 //RX_PITCH_BFR_LEN +174 0x0003 //RX_SBD_PITCH_DET +175 0x0100 //RX_PP_RESRV_0 +176 0x0020 //RX_PP_RESRV_1 +177 0x0400 //RX_N_SN_EST +178 0x000C //RX_N2_SN_EST +179 0x0014 //RX_NS_LVL_CTRL +180 0xF800 //RX_THR_SN_EST +181 0x7E00 //RX_LAMBDA_PFILT +182 0x000A //RX_FENS_RESRV_0 +183 0x0190 //RX_FENS_RESRV_1 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +187 0x0002 //RX_EXTRA_NS_L +188 0x0800 //RX_EXTRA_NS_A +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +192 0x199A //RX_A_POST_FLT +193 0x0000 //RX_LMT_THRD +194 0x4000 //RX_LMT_ALPHA +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4A4C //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5A5C //RX_FDEQ_GAIN_7 +204 0x5C5C //RX_FDEQ_GAIN_8 +205 0x5C5C //RX_FDEQ_GAIN_9 +206 0x5C5C //RX_FDEQ_GAIN_10 +207 0x5C48 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0303 //RX_FDEQ_BIN_3 +224 0x0303 //RX_FDEQ_BIN_4 +225 0x0303 //RX_FDEQ_BIN_5 +226 0x0303 //RX_FDEQ_BIN_6 +227 0x0303 //RX_FDEQ_BIN_7 +228 0x0A0A //RX_FDEQ_BIN_8 +229 0x0A0E //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +268 0x0002 //RX_FILTINDX +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0360 //RX_TDDRC_DRC_GAIN +282 0x7C00 //RX_LAMBDA_PKA_FP +283 0x2000 //RX_TPKA_FP +284 0x2000 //RX_MIN_G_FP +285 0x0080 //RX_MAX_G_FP +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +288 0x0000 //RX_MAXLEVEL_CNG +289 0x3000 //RX_BWE_UV_TH +290 0x3000 //RX_BWE_UV_TH2 +291 0x1800 //RX_BWE_UV_TH3 +292 0x1000 //RX_BWE_V_TH +293 0x04CD //RX_BWE_GAIN1_V_TH1 +294 0x0F33 //RX_BWE_GAIN1_V_TH2 +295 0x7333 //RX_BWE_UV_EQ +296 0x199A //RX_BWE_V_EQ +297 0x7333 //RX_BWE_TONE_TH +298 0x0004 //RX_BWE_UV_HOLD_T +299 0x6CCD //RX_BWE_GAIN2_ALPHA +300 0x799A //RX_BWE_GAIN3_ALPHA +301 0x001E //RX_BWE_CUTOFF +302 0x3000 //RX_BWE_GAINFILL +303 0x3200 //RX_BWE_MAXTH_TONE +304 0x2000 //RX_BWE_EQ_0 +305 0x2000 //RX_BWE_EQ_1 +306 0x2000 //RX_BWE_EQ_2 +307 0x2000 //RX_BWE_EQ_3 +308 0x2000 //RX_BWE_EQ_4 +309 0x2000 //RX_BWE_EQ_5 +310 0x2000 //RX_BWE_EQ_6 +311 0x0000 //RX_BWE_RESRV_0 +312 0x0000 //RX_BWE_RESRV_1 +313 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0360 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4A4C //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5A5C //RX_FDEQ_GAIN_7 +204 0x5C5C //RX_FDEQ_GAIN_8 +205 0x5C5C //RX_FDEQ_GAIN_9 +206 0x5C5C //RX_FDEQ_GAIN_10 +207 0x5C48 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0303 //RX_FDEQ_BIN_3 +224 0x0303 //RX_FDEQ_BIN_4 +225 0x0303 //RX_FDEQ_BIN_5 +226 0x0303 //RX_FDEQ_BIN_6 +227 0x0303 //RX_FDEQ_BIN_7 +228 0x0A0A //RX_FDEQ_BIN_8 +229 0x0A0E //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0360 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4A4C //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5A5C //RX_FDEQ_GAIN_7 +204 0x5C5C //RX_FDEQ_GAIN_8 +205 0x5C5C //RX_FDEQ_GAIN_9 +206 0x5C5C //RX_FDEQ_GAIN_10 +207 0x5C48 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0303 //RX_FDEQ_BIN_3 +224 0x0303 //RX_FDEQ_BIN_4 +225 0x0303 //RX_FDEQ_BIN_5 +226 0x0303 //RX_FDEQ_BIN_6 +227 0x0303 //RX_FDEQ_BIN_7 +228 0x0A0A //RX_FDEQ_BIN_8 +229 0x0A0E //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0360 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4A4C //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5A5C //RX_FDEQ_GAIN_7 +204 0x5C5C //RX_FDEQ_GAIN_8 +205 0x5C5C //RX_FDEQ_GAIN_9 +206 0x5C5C //RX_FDEQ_GAIN_10 +207 0x5C48 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0303 //RX_FDEQ_BIN_3 +224 0x0303 //RX_FDEQ_BIN_4 +225 0x0303 //RX_FDEQ_BIN_5 +226 0x0303 //RX_FDEQ_BIN_6 +227 0x0303 //RX_FDEQ_BIN_7 +228 0x0A0A //RX_FDEQ_BIN_8 +229 0x0A0E //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0360 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4A4C //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5A5C //RX_FDEQ_GAIN_7 +204 0x5C5C //RX_FDEQ_GAIN_8 +205 0x5C5C //RX_FDEQ_GAIN_9 +206 0x5C5C //RX_FDEQ_GAIN_10 +207 0x5C48 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0303 //RX_FDEQ_BIN_3 +224 0x0303 //RX_FDEQ_BIN_4 +225 0x0303 //RX_FDEQ_BIN_5 +226 0x0303 //RX_FDEQ_BIN_6 +227 0x0303 //RX_FDEQ_BIN_7 +228 0x0A0A //RX_FDEQ_BIN_8 +229 0x0A0E //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0360 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4A4C //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5A5C //RX_FDEQ_GAIN_7 +204 0x5C5C //RX_FDEQ_GAIN_8 +205 0x5C5C //RX_FDEQ_GAIN_9 +206 0x5C5C //RX_FDEQ_GAIN_10 +207 0x5C48 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0303 //RX_FDEQ_BIN_3 +224 0x0303 //RX_FDEQ_BIN_4 +225 0x0303 //RX_FDEQ_BIN_5 +226 0x0303 //RX_FDEQ_BIN_6 +227 0x0303 //RX_FDEQ_BIN_7 +228 0x0A0A //RX_FDEQ_BIN_8 +229 0x0A0E //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0360 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4A4C //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5A5C //RX_FDEQ_GAIN_7 +204 0x5C5C //RX_FDEQ_GAIN_8 +205 0x5C5C //RX_FDEQ_GAIN_9 +206 0x5C5C //RX_FDEQ_GAIN_10 +207 0x5C48 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0303 //RX_FDEQ_BIN_3 +224 0x0303 //RX_FDEQ_BIN_4 +225 0x0303 //RX_FDEQ_BIN_5 +226 0x0303 //RX_FDEQ_BIN_6 +227 0x0303 //RX_FDEQ_BIN_7 +228 0x0A0A //RX_FDEQ_BIN_8 +229 0x0A0E //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0360 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4A4C //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5A5C //RX_FDEQ_GAIN_7 +204 0x5C5C //RX_FDEQ_GAIN_8 +205 0x5C5C //RX_FDEQ_GAIN_9 +206 0x5C5C //RX_FDEQ_GAIN_10 +207 0x5C48 //RX_FDEQ_GAIN_11 +208 0x4848 //RX_FDEQ_GAIN_12 +209 0x4848 //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0303 //RX_FDEQ_BIN_3 +224 0x0303 //RX_FDEQ_BIN_4 +225 0x0303 //RX_FDEQ_BIN_5 +226 0x0303 //RX_FDEQ_BIN_6 +227 0x0303 //RX_FDEQ_BIN_7 +228 0x0A0A //RX_FDEQ_BIN_8 +229 0x0A0E //RX_FDEQ_BIN_9 +230 0x0000 //RX_FDEQ_BIN_10 +231 0x0000 //RX_FDEQ_BIN_11 +232 0x0000 //RX_FDEQ_BIN_12 +233 0x0000 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 + +#CASE_NAME HANDSET-HANDSET_HAC-TMOBILE_US-WB +#PARAM_MODE FULL +#PARAM_TYPE TX+2RX +#TOTAL_CUSTOM_STEP 7+7 +#TX +0 0x0000 //TX_OPERATION_MODE_0 +1 0x0000 //TX_OPERATION_MODE_1 +2 0x0036 //TX_PATCH_REG +3 0x2F7F //TX_SENDFUNC_MODE_0 +4 0x0000 //TX_SENDFUNC_MODE_1 +5 0x0002 //TX_NUM_MIC +6 0x0001 //TX_SAMPLINGFREQ_SIG +7 0x0001 //TX_SAMPLINGFREQ_PROC +8 0x000A //TX_FRAME_SZ_SIG +9 0x000A //TX_FRAME_SZ +10 0x0000 //TX_DELAY_OPT +11 0x0028 //TX_MAX_TAIL_LENGTH +12 0x0001 //TX_NUM_LOUTCHN +13 0x0001 //TX_MAXNUM_AECREF +14 0x0000 //TX_DBG_FUNC_REG +15 0x0000 //TX_DBG_FUNC_REG1 +16 0x0000 //TX_SYS_RESRV_0 +17 0x0000 //TX_SYS_RESRV_1 +18 0x0000 //TX_SYS_RESRV_2 +19 0x0000 //TX_SYS_RESRV_3 +20 0x0000 //TX_DIST2REF0 +21 0x009C //TX_DIST2REF1 +22 0x0000 //TX_DIST2REF_02 +23 0x0000 //TX_DIST2REF_03 +24 0x0000 //TX_DIST2REF_04 +25 0x0000 //TX_DIST2REF_05 +26 0x0000 //TX_MMIC +27 0x1000 //TX_PGA_0 +28 0x1000 //TX_PGA_1 +29 0x1000 //TX_PGA_2 +30 0x0000 //TX_PGA_3 +31 0x0000 //TX_PGA_4 +32 0x0000 //TX_PGA_5 +33 0x0000 //TX_MIC_PAIRS +34 0x0000 //TX_MIC_PAIRS_HS +35 0x0002 //TX_MICS_FOR_BF +36 0x0000 //TX_MIC_PAIRS_FORL1 +37 0x0002 //TX_MICS_OF_PAIR0 +38 0x0002 //TX_MICS_OF_PAIR1 +39 0x0002 //TX_MICS_OF_PAIR2 +40 0x0002 //TX_MICS_OF_PAIR3 +41 0x0000 //TX_MIC_DATA_SRC0 +42 0x0002 //TX_MIC_DATA_SRC1 +43 0x0001 //TX_MIC_DATA_SRC2 +44 0x0000 //TX_MIC_DATA_SRC3 +45 0x0000 //TX_MIC_PAIR_CH_04 +46 0x0000 //TX_MIC_PAIR_CH_05 +47 0x0000 //TX_MIC_PAIR_CH_10 +48 0x0000 //TX_MIC_PAIR_CH_11 +49 0x0000 //TX_MIC_PAIR_CH_12 +50 0x0000 //TX_MIC_PAIR_CH_13 +51 0x0000 //TX_MIC_PAIR_CH_14 +52 0x05DC //TX_HD_BIN_MASK +53 0x0010 //TX_HD_SUBAND_MASK +54 0x19A1 //TX_HD_FRAME_AVG_MASK +55 0x0320 //TX_HD_MIN_FRQ +56 0x1000 //TX_HD_ALPHA_PSD +57 0x1100 //TX_T_PHPR1 +58 0x0000 //TX_T_PHPR2 +59 0x0000 //TX_T_PTPR +60 0x0000 //TX_T_PNPR +61 0x0000 //TX_T_PAPR1 +62 0xEE6C //TX_T_PSDVAT +63 0x0800 //TX_CNT +64 0x4000 //TX_ANTI_HOWL_GAIN +65 0x0001 //TX_MICFORBFMARK_0 +66 0x0001 //TX_MICFORBFMARK_1 +67 0x0001 //TX_MICFORBFMARK_2 +68 0x0001 //TX_MICFORBFMARK_3 +69 0x0001 //TX_MICFORBFMARK_4 +70 0x0001 //TX_MICFORBFMARK_5 +71 0x0000 //TX_DIST2REF_10 +72 0x3A66 //TX_DIST2REF_11 +73 0x0000 //TX_DIST2REF2 +74 0x0000 //TX_DIST2REF_13 +75 0x0000 //TX_DIST2REF_14 +76 0x0000 //TX_DIST2REF_15 +77 0x0000 //TX_DIST2REF_20 +78 0x0000 //TX_DIST2REF_21 +79 0x0000 //TX_DIST2REF_22 +80 0x0000 //TX_DIST2REF_23 +81 0x0000 //TX_DIST2REF_24 +82 0x0000 //TX_DIST2REF_25 +83 0x0000 //TX_DIST2REF_30 +84 0x0000 //TX_DIST2REF_31 +85 0x0000 //TX_DIST2REF_32 +86 0x0000 //TX_DIST2REF_33 +87 0x0000 //TX_DIST2REF_34 +88 0x0000 //TX_DIST2REF_35 +89 0x0000 //TX_MIC_LOC_00 +90 0x0000 //TX_MIC_LOC_01 +91 0x0000 //TX_MIC_LOC_02 +92 0x0000 //TX_MIC_LOC_03 +93 0x0000 //TX_MIC_LOC_04 +94 0x0000 //TX_MIC_LOC_05 +95 0x0000 //TX_MIC_LOC_10 +96 0x0000 //TX_MIC_LOC_11 +97 0x0000 //TX_MIC_LOC_12 +98 0x0000 //TX_MIC_LOC_13 +99 0x0000 //TX_MIC_LOC_14 +100 0x0000 //TX_MIC_LOC_15 +101 0x0000 //TX_MIC_LOC_20 +102 0x0000 //TX_MIC_LOC_21 +103 0x0000 //TX_MIC_LOC_22 +104 0x0000 //TX_MIC_LOC_23 +105 0x0000 //TX_MIC_LOC_24 +106 0x0000 //TX_MIC_LOC_25 +107 0x0800 //TX_MIC_REFBLK_VOLUME +108 0x0AAC //TX_MIC_BLOCK_VOLUME +109 0x0000 //TX_INVERSE_MASK +110 0x0000 //TX_ADCS_MASK +111 0x04D0 //TX_ADCS_GAIN +112 0x4000 //TX_NFC_GAINFAC +113 0x0000 //TX_MAINMIC_BLKFACTOR +114 0x0000 //TX_REFMIC_BLKFACTOR +115 0x0000 //TX_BLMIC_BLKFACTOR +116 0x0000 //TX_BRMIC_BLKFACTOR +117 0x0031 //TX_MICBLK_START_BIN +118 0x0060 //TX_MICBLK_END_BIN +119 0x0015 //TX_MICBLK_FE_HOLD +120 0xFFF2 //TX_MICBLK_MR_EXP_TH +121 0xFFF2 //TX_MICBLK_LR_EXP_TH +122 0x0000 //TX_FENE_HOLD +123 0x4000 //TX_FE_ENER_TH_MTS +124 0x0004 //TX_FE_ENER_TH_EXP +125 0x6000 //TX_C_POST_FLT_MIC_MAINBLK +126 0x6000 //TX_C_POST_FLT_MIC_REFBLK +127 0x0010 //TX_MIC_BLOCK_N +128 0x7B02 //TX_A_HP +129 0x4000 //TX_B_PE +130 0x1800 //TX_THR_PITCH_DET_0 +131 0x1000 //TX_THR_PITCH_DET_1 +132 0x0800 //TX_THR_PITCH_DET_2 +133 0x0008 //TX_PITCH_BFR_LEN +134 0x0003 //TX_SBD_PITCH_DET +135 0x0050 //TX_TD_AEC_L +136 0x4000 //TX_MU0_UNP_TD_AEC +137 0x1000 //TX_MU0_PTD_TD_AEC +138 0x0000 //TX_PP_RESRV_0 +139 0x2A94 //TX_PP_RESRV_1 +140 0x55F0 //TX_PP_RESRV_2 +141 0x0000 //TX_PP_RESRV_3 +142 0x0000 //TX_PP_RESRV_4 +143 0x0000 //TX_PP_RESRV_5 +144 0x0000 //TX_PP_RESRV_6 +145 0x0000 //TX_PP_RESRV_7 +146 0x0028 //TX_TAIL_LENGTH +147 0x0800 //TX_AEC_REF_GAIN_0 +148 0x0800 //TX_AEC_REF_GAIN_1 +149 0x0800 //TX_AEC_REF_GAIN_2 +150 0x6000 //TX_EAD_THR +151 0x2000 //TX_THR_RE_EST +152 0x0100 //TX_MIN_EQ_RE_EST_0 +153 0x0100 //TX_MIN_EQ_RE_EST_1 +154 0x0100 //TX_MIN_EQ_RE_EST_2 +155 0x0200 //TX_MIN_EQ_RE_EST_3 +156 0x0200 //TX_MIN_EQ_RE_EST_4 +157 0x0200 //TX_MIN_EQ_RE_EST_5 +158 0x0200 //TX_MIN_EQ_RE_EST_6 +159 0x0200 //TX_MIN_EQ_RE_EST_7 +160 0x1000 //TX_MIN_EQ_RE_EST_8 +161 0x1000 //TX_MIN_EQ_RE_EST_9 +162 0x1000 //TX_MIN_EQ_RE_EST_10 +163 0x0400 //TX_MIN_EQ_RE_EST_11 +164 0x1000 //TX_MIN_EQ_RE_EST_12 +165 0x3000 //TX_LAMBDA_RE_EST +166 0x1000 //TX_LAMBDA_CB_NLE +167 0x0400 //TX_C_POST_FLT +168 0x4000 //TX_GAIN_NP +169 0x003C //TX_SE_HOLD_N +170 0x0046 //TX_DT_HOLD_N +171 0x03E8 //TX_DT2_HOLD_N +172 0x6666 //TX_AEC_RESRV_0 +173 0x0000 //TX_AEC_RESRV_1 +174 0x0014 //TX_AEC_RESRV_2 +175 0x0000 //TX_MIC_DELAY_LENGTH +176 0x0000 //TX_REF_DELAY_LENGTH +177 0x0000 //TX_ADD_LINEIN_GAINL +178 0x0000 //TX_ADD_LINEIN_GAINH +179 0x0000 //TX_MIN_EQ_RE_EST_14 +180 0x0000 //TX_DTD_THR1_8 +181 0x7FFF //TX_DTD_THR2_8 +182 0x0000 //TX_DTD_MIC_BLK2 +183 0x0008 //TX_FRQ_LIN_LEN +184 0x7FFF //TX_FRQ_AEC_LEN_RHO +185 0x6000 //TX_MU0_UNP_FRQ_AEC +186 0x4000 //TX_MU0_PTD_FRQ_AEC +187 0x000A //TX_MINENOISETH +188 0x0800 //TX_MU0_RE_EST +189 0x0001 //TX_AEC_NUM_CH +190 0x0000 //TX_BIGECHOATTENUATION_MAX +191 0x2000 //TX_A_POST_FLT_MICBLK +192 0x0000 //TX_BLKENERTH +193 0x0000 //TX_BLKENERHIGHTH +194 0x0000 //TX_NORMENERTH +195 0x0000 //TX_NORMENERHIGHTH +196 0x0000 //TX_NORMENERHIGHTHL +197 0x7000 //TX_DTD_THR1_0 +198 0x7000 //TX_DTD_THR1_1 +199 0x7000 //TX_DTD_THR1_2 +200 0x7F00 //TX_DTD_THR1_3 +201 0x7F00 //TX_DTD_THR1_4 +202 0x7F00 //TX_DTD_THR1_5 +203 0x7F00 //TX_DTD_THR1_6 +204 0x2000 //TX_DTD_THR2_0 +205 0x2000 //TX_DTD_THR2_1 +206 0x2000 //TX_DTD_THR2_2 +207 0x1000 //TX_DTD_THR2_3 +208 0x1000 //TX_DTD_THR2_4 +209 0x1000 //TX_DTD_THR2_5 +210 0x1000 //TX_DTD_THR2_6 +211 0x7FFF //TX_DTD_THR3 +212 0x0000 //TX_SPK_CUT_K +213 0x1B58 //TX_DT_CUT_K +214 0x0100 //TX_DT_CUT_THR +215 0x04EB //TX_COMFORT_G +216 0x01F4 //TX_POWER_YOUT_TH +217 0x4000 //TX_FDPFGAINECHO +218 0x0000 //TX_DTD_HD_THR +219 0x0000 //TX_SPK_CUT_K_S +220 0x0000 //TX_DTD_MIC_BLK +221 0x0400 //TX_ADPT_STRICT_L +222 0x0200 //TX_ADPT_STRICT_H +223 0x0000 //TX_RATIO_DT_L_TH_LOW +224 0x0000 //TX_RATIO_DT_H_TH_LOW +225 0x0000 //TX_RATIO_DT_L_TH_HIGH +226 0x0000 //TX_RATIO_DT_H_TH_HIGH +227 0x0000 //TX_RATIO_DT_L0_TH +228 0x2000 //TX_B_POST_FILT_ECHO_L +229 0x2000 //TX_B_POST_FILT_ECHO_H +230 0x0200 //TX_MIN_G_CTRL_ECHO +231 0x7FFF //TX_B_LESSCUT_RTO_ECHO +232 0x0000 //TX_EPD_OFFSET_00 +233 0x0000 //TX_EPD_OFFST_01 +234 0x0000 //TX_RATIO_DT_L0_TH_HIGH +235 0x3A98 //TX_RATIO_DT_H_TH_CUT +236 0x7FFF //TX_MIN_EQ_RE_EST_13 +237 0x0000 //TX_DTD_THR1_7 +238 0x0000 //TX_DTD_THR2_7 +239 0x0800 //TX_DT_RESRV_7 +240 0x0800 //TX_DT_RESRV_8 +241 0x0000 //TX_DT_RESRV_9 +242 0xF600 //TX_THR_SN_EST_0 +243 0xFA00 //TX_THR_SN_EST_1 +244 0xFB00 //TX_THR_SN_EST_2 +245 0xF800 //TX_THR_SN_EST_3 +246 0xFA00 //TX_THR_SN_EST_4 +247 0xF800 //TX_THR_SN_EST_5 +248 0xF800 //TX_THR_SN_EST_6 +249 0xF700 //TX_THR_SN_EST_7 +250 0x0000 //TX_DELTA_THR_SN_EST_0 +251 0x01A0 //TX_DELTA_THR_SN_EST_1 +252 0x0200 //TX_DELTA_THR_SN_EST_2 +253 0x0200 //TX_DELTA_THR_SN_EST_3 +254 0x0100 //TX_DELTA_THR_SN_EST_4 +255 0x0200 //TX_DELTA_THR_SN_EST_5 +256 0x0100 //TX_DELTA_THR_SN_EST_6 +257 0x0200 //TX_DELTA_THR_SN_EST_7 +258 0x4000 //TX_LAMBDA_NN_EST_0 +259 0x5000 //TX_LAMBDA_NN_EST_1 +260 0x4000 //TX_LAMBDA_NN_EST_2 +261 0x4000 //TX_LAMBDA_NN_EST_3 +262 0x4000 //TX_LAMBDA_NN_EST_4 +263 0x4000 //TX_LAMBDA_NN_EST_5 +264 0x4000 //TX_LAMBDA_NN_EST_6 +265 0x4000 //TX_LAMBDA_NN_EST_7 +266 0x0400 //TX_N_SN_EST +267 0x001E //TX_INBEAM_T +268 0x0041 //TX_INBEAMHOLDT +269 0x2000 //TX_G_STRICT +270 0x0000 //TX_EQ_THR_BF +271 0x799A //TX_LAMBDA_EQ_BF +272 0x1000 //TX_NE_RTO_TH +273 0x1000 //TX_NE_RTO_TH_L +274 0x2000 //TX_MAINREFRTOH_TH_H +275 0x1400 //TX_MAINREFRTOH_TH_L +276 0x2000 //TX_MAINREFRTO_TH_H +277 0x1400 //TX_MAINREFRTO_TH_L +278 0x0000 //TX_MAINREFRTO_TH_EQ +279 0x1000 //TX_B_POST_FLT_0 +280 0x4000 //TX_B_POST_FLT_1 +281 0x0018 //TX_NS_LVL_CTRL_0 +282 0x0019 //TX_NS_LVL_CTRL_1 +283 0x0018 //TX_NS_LVL_CTRL_2 +284 0x0019 //TX_NS_LVL_CTRL_3 +285 0x001A //TX_NS_LVL_CTRL_4 +286 0x001E //TX_NS_LVL_CTRL_5 +287 0x001C //TX_NS_LVL_CTRL_6 +288 0x001C //TX_NS_LVL_CTRL_7 +289 0x000E //TX_MIN_GAIN_S_0 +290 0x0012 //TX_MIN_GAIN_S_1 +291 0x0012 //TX_MIN_GAIN_S_2 +292 0x0012 //TX_MIN_GAIN_S_3 +293 0x0018 //TX_MIN_GAIN_S_4 +294 0x0018 //TX_MIN_GAIN_S_5 +295 0x0018 //TX_MIN_GAIN_S_6 +296 0x0018 //TX_MIN_GAIN_S_7 +297 0x5000 //TX_NMOS_SUP +298 0x0000 //TX_NS_MAX_PRI_SNR_TH +299 0x0000 //TX_NMOS_SUP_MENSA +300 0x7FFF //TX_SNRI_SUP_0 +301 0x5000 //TX_SNRI_SUP_1 +302 0x4000 //TX_SNRI_SUP_2 +303 0x4000 //TX_SNRI_SUP_3 +304 0x4000 //TX_SNRI_SUP_4 +305 0x4000 //TX_SNRI_SUP_5 +306 0x4000 //TX_SNRI_SUP_6 +307 0x4000 //TX_SNRI_SUP_7 +308 0x4000 //TX_THR_LFNS +309 0x0018 //TX_G_LFNS +310 0x09C4 //TX_GAIN0_NTH +311 0x000A //TX_MUSIC_MORENS +312 0x7FFF //TX_A_POST_FILT_0 +313 0x2000 //TX_A_POST_FILT_1 +314 0x7000 //TX_A_POST_FILT_S_0 +315 0x3000 //TX_A_POST_FILT_S_1 +316 0x3000 //TX_A_POST_FILT_S_2 +317 0x2000 //TX_A_POST_FILT_S_3 +318 0x7000 //TX_A_POST_FILT_S_4 +319 0x7000 //TX_A_POST_FILT_S_5 +320 0x7000 //TX_A_POST_FILT_S_6 +321 0x7000 //TX_A_POST_FILT_S_7 +322 0x1000 //TX_B_POST_FILT_0 +323 0x4000 //TX_B_POST_FILT_1 +324 0x4000 //TX_B_POST_FILT_2 +325 0x4000 //TX_B_POST_FILT_3 +326 0x4000 //TX_B_POST_FILT_4 +327 0x4000 //TX_B_POST_FILT_5 +328 0x5000 //TX_B_POST_FILT_6 +329 0x4000 //TX_B_POST_FILT_7 +330 0x4000 //TX_B_LESSCUT_RTO_S_0 +331 0x6000 //TX_B_LESSCUT_RTO_S_1 +332 0x6000 //TX_B_LESSCUT_RTO_S_2 +333 0x6000 //TX_B_LESSCUT_RTO_S_3 +334 0x7FFF //TX_B_LESSCUT_RTO_S_4 +335 0x6000 //TX_B_LESSCUT_RTO_S_5 +336 0x6000 //TX_B_LESSCUT_RTO_S_6 +337 0x7FFF //TX_B_LESSCUT_RTO_S_7 +338 0x7C29 //TX_LAMBDA_PFILT +339 0x7C29 //TX_LAMBDA_PFILT_S_0 +340 0x7C29 //TX_LAMBDA_PFILT_S_1 +341 0x7C29 //TX_LAMBDA_PFILT_S_2 +342 0x7C29 //TX_LAMBDA_PFILT_S_3 +343 0x7C29 //TX_LAMBDA_PFILT_S_4 +344 0x7C29 //TX_LAMBDA_PFILT_S_5 +345 0x7C29 //TX_LAMBDA_PFILT_S_6 +346 0x7C29 //TX_LAMBDA_PFILT_S_7 +347 0x0200 //TX_K_PEPPER +348 0x0600 //TX_A_PEPPER +349 0x1D4C //TX_K_PEPPER_HF +350 0x0400 //TX_A_PEPPER_HF +351 0x0001 //TX_HMNC_BST_FLG +352 0x4000 //TX_HMNC_BST_THR +353 0x0800 //TX_DT_BINVAD_TH_0 +354 0x0800 //TX_DT_BINVAD_TH_1 +355 0x0800 //TX_DT_BINVAD_TH_2 +356 0x0800 //TX_DT_BINVAD_TH_3 +357 0x0000 //TX_DT_BINVAD_ENDF +358 0x1000 //TX_C_POST_FLT_DT +359 0x7FFF //TX_NS_B_POST_FLT_LESSCUT +360 0x0100 //TX_DT_BOOST +361 0x0000 //TX_BF_SGRAD_FLG +362 0x0005 //TX_BF_DVG_TH +363 0x001E //TX_SN_C_F +364 0x0000 //TX_K_APT +365 0x0001 //TX_NOISEDET +366 0x0190 //TX_NDETCT +367 0x000A //TX_NOISE_TH_0 +368 0x7FFF //TX_NOISE_TH_0_2 +369 0x7FFF //TX_NOISE_TH_0_3 +370 0x0139 //TX_NOISE_TH_1 +371 0x0479 //TX_NOISE_TH_2 +372 0x2328 //TX_NOISE_TH_3 +373 0x4422 //TX_NOISE_TH_4 +374 0x5586 //TX_NOISE_TH_5 +375 0x4425 //TX_NOISE_TH_5_2 +376 0x0032 //TX_NOISE_TH_5_3 +377 0x4E20 //TX_NOISE_TH_5_4 +378 0x21E8 //TX_NOISE_TH_6 +379 0x0014 //TX_MINENOISE_TH +380 0xD508 //TX_MORENS_TFMASK_TH +381 0x0001 //TX_DRC_QUIET_FLOOR +382 0x6D60 //TX_RATIODTL_CUT_TH +383 0x0DAC //TX_DT_CUT_K1 +384 0x00A5 //TX_OUT_ENER_S_TH_CLEAN +385 0x00A5 //TX_OUT_ENER_S_TH_LESSCLEAN +386 0x00A5 //TX_OUT_ENER_S_TH_NOISY +387 0x0029 //TX_OUT_ENER_TH_NOISE +388 0x00CE //TX_OUT_ENER_TH_SPEECH +389 0x2000 //TX_SN_NPB_GAIN +390 0x0000 //TX_NN_NPB_GAIN +391 0x3000 //TX_POST_MASK_SUP_HSNE +392 0x07D0 //TX_TAIL_DET_TH +393 0x4000 //TX_B_LESSCUT_RTO_WTA +394 0x0000 //TX_MEL_G_R +395 0x0080 //TX_SUPHIGH_TH +396 0x0500 //TX_MASK_G_R +397 0x0002 //TX_EXTRA_NS_L +398 0x1800 //TX_C_POST_FLT_MASK +399 0x7FFF //TX_A_POST_FLT_WNS +400 0x0148 //TX_MIN_G_LOW300HZ +401 0x0004 //TX_MAXLEVEL_CNG +402 0x00B4 //TX_STN_NOISE_TH +403 0x4000 //TX_POST_MASK_SUP +404 0x7FFF //TX_POST_MASK_ADJUST +405 0x00C8 //TX_NS_ENOISE_MIC0_TH +406 0x0014 //TX_MINENOISE_MIC0_TH +407 0x012C //TX_MINENOISE_MIC0_S_TH +408 0x4900 //TX_MIN_G_CTRL_SSNS +409 0x1000 //TX_METAL_RTO_THR +410 0x0FA0 //TX_NS_FP_K_METAL +411 0x3A98 //TX_NOISEDET_BOOST_TH +412 0x0FA0 //TX_NSMOOTH_TH +413 0x0000 //TX_NS_RESRV_8 +414 0x1800 //TX_RHO_UPB +415 0x2328 //TX_N_HOLD_HS +416 0x006E //TX_N_RHO_BFR0 +417 0x7FFF //TX_LAMBDA_ARSP_EST +418 0x0100 //TX_EXTRA_GAIN_MICBLOCK +419 0x0333 //TX_THR_STD_NSR +420 0x019A //TX_THR_STD_PLH +421 0x03E8 //TX_N_HOLD_STD +422 0x0066 //TX_THR_STD_RHO +423 0x2800 //TX_BF_RESET_THR_HS +424 0x0CCD //TX_SB_RTO_MEAN_TH +425 0x0300 //TX_SB_RHO_MEAN_TH_NTALK +426 0x1C00 //TX_SB_RTO_MEAN_TH_ABN +427 0x2EE0 //TX_SB_RTO_MEAN_TH_RUB +428 0x0000 //TX_WTA_EN_RTO_TH +429 0x1400 //TX_TOP_ENER_TH_F +430 0x0100 //TX_DESIRED_TALK_HOLDT +431 0x0800 //TX_MIC_BLOCK_FACTOR +432 0x0000 //TX_NSEST_BFRLRNRDC +433 0x0000 //TX_THR_POST_FLT_HS +434 0x0010 //TX_HS_VAD_BIN +435 0x2666 //TX_THR_VAD_HS +436 0x2CCD //TX_MEAN_RTO_MIN_TH2 +437 0x0032 //TX_SILENCE_T +438 0x0000 //TX_A_POST_FLT_WTA +439 0x799A //TX_LAMBDA_PFLT_WTA +440 0x05A8 //TX_SB_RHO_MEAN2_TH +441 0x0384 //TX_SB_RHO_MEAN3_TH +442 0x0000 //TX_HS_RESRV_4 +443 0x0000 //TX_HS_RESRV_5 +444 0x0001 //TX_DOA_VAD_THR_1 +445 0x003C //TX_DOA_VAD_THR_2 +446 0x0028 //TX_DOA_VAD_THR1_0 +447 0x0028 //TX_DOA_VAD_THR1_1 +448 0x0000 //TX_SRC_DOA_RNG_LOW_0A +449 0x001E //TX_SRC_DOA_RNG_HIGH_0A +450 0x005A //TX_DFLT_SRC_DOA_0A +451 0x0000 //TX_SRC_DOA_RNG_LOW_0B +452 0x0000 //TX_SRC_DOA_RNG_HIGH_0B +453 0x0000 //TX_DFLT_SRC_DOA_0B +454 0x0000 //TX_SRC_DOA_RNG_LOW_0C +455 0x0000 //TX_SRC_DOA_RNG_HIGH_0C +456 0x0000 //TX_DFLT_SRC_DOA_0C +457 0x0000 //TX_SRC_DOA_RNG_LOW_0D +458 0x0000 //TX_SRC_DOA_RNG_HIGH_0D +459 0x0000 //TX_DFLT_SRC_DOA_0D +460 0x0000 //TX_SRC_DOA_RNG_LOW_1A +461 0x00B4 //TX_SRC_DOA_RNG_HIGH_1A +462 0x005A //TX_DFLT_SRC_DOA_1A +463 0x0000 //TX_SRC_DOA_RNG_LOW_1B +464 0x00B4 //TX_SRC_DOA_RNG_HIGH_1B +465 0x005A //TX_DFLT_SRC_DOA_1B +466 0x0000 //TX_SRC_DOA_RNG_LOW_1C +467 0x00B4 //TX_SRC_DOA_RNG_HIGH_1C +468 0x005A //TX_DFLT_SRC_DOA_1C +469 0x0000 //TX_SRC_DOA_RNG_LOW_1D +470 0x00B4 //TX_SRC_DOA_RNG_HIGH_1D +471 0x005A //TX_DFLT_SRC_DOA_1D +472 0x0100 //TX_BF_HOLDOFF_T +473 0x7FFF //TX_DOA_COST_FACTOR +474 0x0D9A //TX_MAINTOREFR_TH0 +475 0x071C //TX_DOA_TRK_THR +476 0x012C //TX_DOA_TRACK_HT +477 0x0200 //TX_N1_HOLD_HF +478 0x0100 //TX_N2_HOLD_HF +479 0x2A3D //TX_BF_RESET_THR_HF +480 0x7333 //TX_DOA_SMOOTH +481 0x0800 //TX_MU_BF +482 0x0800 //TX_BF_MU_LF_B2 +483 0x0040 //TX_BF_FC_END_BIN_B2 +484 0x0020 //TX_BF_FC_END_BIN +485 0x0000 //TX_HF_RESRV_25 +486 0x0000 //TX_HF_RESRV_26 +487 0x0007 //TX_N_DOA_SEED +488 0x0001 //TX_FINE_DOA_SEARCH_FLG +489 0x0000 //TX_HF_RESRV_27 +490 0x038E //TX_DLT_SRC_DOA_RNG +491 0x0200 //TX_BF_MU_LF +492 0x0000 //TX_DFLT_SRC_LOC_0 +493 0x7FFF //TX_DFLT_SRC_LOC_1 +494 0x0000 //TX_DFLT_SRC_LOC_2 +495 0x038E //TX_DOA_TRACK_VADTH +496 0x0000 //TX_DOA_TRACK_NEW +497 0x0280 //TX_NOR_OFF_THR +498 0x7C00 //TX_MORE_ON_700HZ_THR +499 0x0200 //TX_MU_BF_ADPT_NS +500 0x0000 //TX_ADAPT_LEN +501 0x6666 //TX_MORE_SNS +502 0x0000 //TX_NOR_OFF_TH1 +503 0x0000 //TX_WIDE_MASK_TH +504 0xD333 //TX_SUBSNRATIOHIGH4MEANBCK_THR +505 0x6000 //TX_C_POST_FLT_CUT +506 0x2000 //TX_RADIODTLV +507 0x0320 //TX_POWER_LINEIN_TH +508 0x0014 //TX_FE_VADCOUNT_TH_FC +509 0x000A //TX_ECHO_SUPP_FC +510 0x0C80 //TX_ECHO_TH +511 0x6666 //TX_MIC_TO_BFGAIN +512 0x0000 //TX_MICTOBFGAIN0 +513 0x0000 //TX_FASTMUE_TH +514 0x3000 //TX_DEREVERB_LF_MU +515 0x34CD //TX_DEREVERB_HF_MU +516 0x0007 //TX_DEREVERB_DELAY +517 0x0004 //TX_DEREVERB_COEF_LEN +518 0x0003 //TX_DEREVERB_DNR +519 0x0000 //TX_DEREVERB_ALPHA +520 0x0000 //TX_DEREVERB_BETA +521 0x0000 //TX_GSC_RTOL_TH +522 0x0000 //TX_GSC_RTOH_TH +523 0x7E2C //TX_WIDE2_MEANHTH +524 0x0000 //TX_DR_RESRV_5 +525 0x0000 //TX_DR_RESRV_6 +526 0x0000 //TX_DR_RESRV_7 +527 0x0000 //TX_DR_RESRV_8 +528 0x1333 //TX_WIND_MARK_TH +529 0x399A //TX_CORR_THR +530 0x0004 //TX_SNR_THR +531 0x0010 //TX_ENGY_THR +532 0x1770 //TX_CORR_HIGH_TH +533 0x6000 //TX_ENGY_THR_2 +534 0x3400 //TX_MEAN_RTO_THR +535 0x0028 //TX_WNS_ENOISE_MIC0_TH +536 0x3000 //TX_RATIOMICL_TH +537 0x7FFF //TX_CALIG_HS +538 0x0000 //TX_LVL_CTRL +539 0x0010 //TX_WIND_SUPRTO +540 0x0014 //TX_WNS_MIN_G +541 0x0600 //TX_WNS_B_POST_FLT +542 0x3000 //TX_RATIOMICH_TH +543 0xD120 //TX_WIND_INBEAM_L_TH +544 0x0FA0 //TX_WIND_INBEAM_H_TH +545 0x2000 //TX_WNS_RESRV_0 +546 0x59D8 //TX_WNS_RESRV_1 +547 0x0200 //TX_WNS_RESRV_2 +548 0x0000 //TX_WNS_RESRV_3 +549 0x0000 //TX_WNS_RESRV_4 +550 0x0000 //TX_WNS_RESRV_5 +551 0x0000 //TX_WNS_RESRV_6 +552 0x0000 //TX_BVE_NOISE_FLOOR_0 +553 0x0070 //TX_BVE_NOISE_FLOOR_1 +554 0x0070 //TX_BVE_NOISE_FLOOR_2 +555 0x0010 //TX_BVE_NOISE_FLOOR_3 +556 0x0070 //TX_BVE_NOISE_FLOOR_4 +557 0x00B0 //TX_BVE_NOISE_FLOOR_5 +558 0x0E66 //TX_BVE_NOISE_FLOOR_6 +559 0x0050 //TX_BVE_NOISE_FLOOR_7 +560 0x770A //TX_BVE_NOISE_FLOOR_8 +561 0x0000 //TX_BVE_NOISE_FLOOR_9 +562 0x0000 //TX_BVE_IN_N +563 0x0000 //TX_BVE_OUT_N +564 0x0000 //TX_BVE_MICALPHA_DOWN +565 0x0000 //TX_PB_RESRV_1 +566 0x0030 //TX_FDEQ_SUBNUM +567 0x5C54 //TX_FDEQ_GAIN_0 +568 0x5048 //TX_FDEQ_GAIN_1 +569 0x4C4C //TX_FDEQ_GAIN_2 +570 0x474A //TX_FDEQ_GAIN_3 +571 0x473F //TX_FDEQ_GAIN_4 +572 0x4245 //TX_FDEQ_GAIN_5 +573 0x4B53 //TX_FDEQ_GAIN_6 +574 0x564A //TX_FDEQ_GAIN_7 +575 0x3D3A //TX_FDEQ_GAIN_8 +576 0x3838 //TX_FDEQ_GAIN_9 +577 0x3836 //TX_FDEQ_GAIN_10 +578 0x3633 //TX_FDEQ_GAIN_11 +579 0x3838 //TX_FDEQ_GAIN_12 +580 0x4048 //TX_FDEQ_GAIN_13 +581 0x4848 //TX_FDEQ_GAIN_14 +582 0x4848 //TX_FDEQ_GAIN_15 +583 0x4848 //TX_FDEQ_GAIN_16 +584 0x4848 //TX_FDEQ_GAIN_17 +585 0x4848 //TX_FDEQ_GAIN_18 +586 0x4848 //TX_FDEQ_GAIN_19 +587 0x4848 //TX_FDEQ_GAIN_20 +588 0x4848 //TX_FDEQ_GAIN_21 +589 0x4848 //TX_FDEQ_GAIN_22 +590 0x4848 //TX_FDEQ_GAIN_23 +591 0x0202 //TX_FDEQ_BIN_0 +592 0x0104 //TX_FDEQ_BIN_1 +593 0x0502 //TX_FDEQ_BIN_2 +594 0x0202 //TX_FDEQ_BIN_3 +595 0x0504 //TX_FDEQ_BIN_4 +596 0x0708 //TX_FDEQ_BIN_5 +597 0x0808 //TX_FDEQ_BIN_6 +598 0x050E //TX_FDEQ_BIN_7 +599 0x0B0C //TX_FDEQ_BIN_8 +600 0x0F0F //TX_FDEQ_BIN_9 +601 0x0F0F //TX_FDEQ_BIN_10 +602 0x0F28 //TX_FDEQ_BIN_11 +603 0x0611 //TX_FDEQ_BIN_12 +604 0x0000 //TX_FDEQ_BIN_13 +605 0x0000 //TX_FDEQ_BIN_14 +606 0x0000 //TX_FDEQ_BIN_15 +607 0x0000 //TX_FDEQ_BIN_16 +608 0x0000 //TX_FDEQ_BIN_17 +609 0x0000 //TX_FDEQ_BIN_18 +610 0x0000 //TX_FDEQ_BIN_19 +611 0x0000 //TX_FDEQ_BIN_20 +612 0x0000 //TX_FDEQ_BIN_21 +613 0x0000 //TX_FDEQ_BIN_22 +614 0x0000 //TX_FDEQ_BIN_23 +615 0x0000 //TX_FDEQ_PADDING +616 0x0030 //TX_PREEQ_SUBNUM_MIC0 +617 0x4848 //TX_PREEQ_GAIN_MIC0_0 +618 0x4848 //TX_PREEQ_GAIN_MIC0_1 +619 0x4848 //TX_PREEQ_GAIN_MIC0_2 +620 0x4848 //TX_PREEQ_GAIN_MIC0_3 +621 0x4848 //TX_PREEQ_GAIN_MIC0_4 +622 0x4848 //TX_PREEQ_GAIN_MIC0_5 +623 0x4848 //TX_PREEQ_GAIN_MIC0_6 +624 0x4848 //TX_PREEQ_GAIN_MIC0_7 +625 0x4848 //TX_PREEQ_GAIN_MIC0_8 +626 0x4848 //TX_PREEQ_GAIN_MIC0_9 +627 0x4848 //TX_PREEQ_GAIN_MIC0_10 +628 0x4848 //TX_PREEQ_GAIN_MIC0_11 +629 0x4848 //TX_PREEQ_GAIN_MIC0_12 +630 0x4848 //TX_PREEQ_GAIN_MIC0_13 +631 0x4848 //TX_PREEQ_GAIN_MIC0_14 +632 0x4848 //TX_PREEQ_GAIN_MIC0_15 +633 0x4848 //TX_PREEQ_GAIN_MIC0_16 +634 0x4848 //TX_PREEQ_GAIN_MIC0_17 +635 0x4848 //TX_PREEQ_GAIN_MIC0_18 +636 0x4848 //TX_PREEQ_GAIN_MIC0_19 +637 0x4848 //TX_PREEQ_GAIN_MIC0_20 +638 0x4848 //TX_PREEQ_GAIN_MIC0_21 +639 0x4848 //TX_PREEQ_GAIN_MIC0_22 +640 0x4848 //TX_PREEQ_GAIN_MIC0_23 +641 0x251A //TX_PREEQ_BIN_MIC0_0 +642 0x0F0F //TX_PREEQ_BIN_MIC0_1 +643 0x0C0C //TX_PREEQ_BIN_MIC0_2 +644 0x0C0F //TX_PREEQ_BIN_MIC0_3 +645 0x0F0F //TX_PREEQ_BIN_MIC0_4 +646 0x0F09 //TX_PREEQ_BIN_MIC0_5 +647 0x0909 //TX_PREEQ_BIN_MIC0_6 +648 0x0908 //TX_PREEQ_BIN_MIC0_7 +649 0x0700 //TX_PREEQ_BIN_MIC0_8 +650 0x0000 //TX_PREEQ_BIN_MIC0_9 +651 0x0000 //TX_PREEQ_BIN_MIC0_10 +652 0x0000 //TX_PREEQ_BIN_MIC0_11 +653 0x0000 //TX_PREEQ_BIN_MIC0_12 +654 0x0000 //TX_PREEQ_BIN_MIC0_13 +655 0x0000 //TX_PREEQ_BIN_MIC0_14 +656 0x0000 //TX_PREEQ_BIN_MIC0_15 +657 0x0000 //TX_PREEQ_BIN_MIC0_16 +658 0x0000 //TX_PREEQ_BIN_MIC0_17 +659 0x0000 //TX_PREEQ_BIN_MIC0_18 +660 0x0000 //TX_PREEQ_BIN_MIC0_19 +661 0x0000 //TX_PREEQ_BIN_MIC0_20 +662 0x0000 //TX_PREEQ_BIN_MIC0_21 +663 0x0000 //TX_PREEQ_BIN_MIC0_22 +664 0x0000 //TX_PREEQ_BIN_MIC0_23 +665 0x0030 //TX_PREEQ_SUBNUM_MIC1 +666 0x4848 //TX_PREEQ_GAIN_MIC1_0 +667 0x4848 //TX_PREEQ_GAIN_MIC1_1 +668 0x4848 //TX_PREEQ_GAIN_MIC1_2 +669 0x4848 //TX_PREEQ_GAIN_MIC1_3 +670 0x4848 //TX_PREEQ_GAIN_MIC1_4 +671 0x4848 //TX_PREEQ_GAIN_MIC1_5 +672 0x4848 //TX_PREEQ_GAIN_MIC1_6 +673 0x484A //TX_PREEQ_GAIN_MIC1_7 +674 0x4A4B //TX_PREEQ_GAIN_MIC1_8 +675 0x4C4E //TX_PREEQ_GAIN_MIC1_9 +676 0x4E4F //TX_PREEQ_GAIN_MIC1_10 +677 0x5052 //TX_PREEQ_GAIN_MIC1_11 +678 0x5454 //TX_PREEQ_GAIN_MIC1_12 +679 0x5454 //TX_PREEQ_GAIN_MIC1_13 +680 0x4848 //TX_PREEQ_GAIN_MIC1_14 +681 0x4848 //TX_PREEQ_GAIN_MIC1_15 +682 0x4848 //TX_PREEQ_GAIN_MIC1_16 +683 0x4848 //TX_PREEQ_GAIN_MIC1_17 +684 0x4848 //TX_PREEQ_GAIN_MIC1_18 +685 0x4848 //TX_PREEQ_GAIN_MIC1_19 +686 0x4848 //TX_PREEQ_GAIN_MIC1_20 +687 0x4848 //TX_PREEQ_GAIN_MIC1_21 +688 0x4848 //TX_PREEQ_GAIN_MIC1_22 +689 0x4848 //TX_PREEQ_GAIN_MIC1_23 +690 0x0202 //TX_PREEQ_BIN_MIC1_0 +691 0x0203 //TX_PREEQ_BIN_MIC1_1 +692 0x0303 //TX_PREEQ_BIN_MIC1_2 +693 0x0304 //TX_PREEQ_BIN_MIC1_3 +694 0x0405 //TX_PREEQ_BIN_MIC1_4 +695 0x0506 //TX_PREEQ_BIN_MIC1_5 +696 0x0708 //TX_PREEQ_BIN_MIC1_6 +697 0x090A //TX_PREEQ_BIN_MIC1_7 +698 0x0B0C //TX_PREEQ_BIN_MIC1_8 +699 0x0D0E //TX_PREEQ_BIN_MIC1_9 +700 0x0F10 //TX_PREEQ_BIN_MIC1_10 +701 0x1011 //TX_PREEQ_BIN_MIC1_11 +702 0x1104 //TX_PREEQ_BIN_MIC1_12 +703 0x101B //TX_PREEQ_BIN_MIC1_13 +704 0x0000 //TX_PREEQ_BIN_MIC1_14 +705 0x0000 //TX_PREEQ_BIN_MIC1_15 +706 0x0000 //TX_PREEQ_BIN_MIC1_16 +707 0x0000 //TX_PREEQ_BIN_MIC1_17 +708 0x0000 //TX_PREEQ_BIN_MIC1_18 +709 0x0000 //TX_PREEQ_BIN_MIC1_19 +710 0x0000 //TX_PREEQ_BIN_MIC1_20 +711 0x0000 //TX_PREEQ_BIN_MIC1_21 +712 0x0000 //TX_PREEQ_BIN_MIC1_22 +713 0x0000 //TX_PREEQ_BIN_MIC1_23 +714 0x0030 //TX_PREEQ_SUBNUM_MIC2 +715 0x4848 //TX_PREEQ_GAIN_MIC2_0 +716 0x4848 //TX_PREEQ_GAIN_MIC2_1 +717 0x4848 //TX_PREEQ_GAIN_MIC2_2 +718 0x4848 //TX_PREEQ_GAIN_MIC2_3 +719 0x4848 //TX_PREEQ_GAIN_MIC2_4 +720 0x4848 //TX_PREEQ_GAIN_MIC2_5 +721 0x4848 //TX_PREEQ_GAIN_MIC2_6 +722 0x4848 //TX_PREEQ_GAIN_MIC2_7 +723 0x4848 //TX_PREEQ_GAIN_MIC2_8 +724 0x4848 //TX_PREEQ_GAIN_MIC2_9 +725 0x4848 //TX_PREEQ_GAIN_MIC2_10 +726 0x4848 //TX_PREEQ_GAIN_MIC2_11 +727 0x4848 //TX_PREEQ_GAIN_MIC2_12 +728 0x4848 //TX_PREEQ_GAIN_MIC2_13 +729 0x4848 //TX_PREEQ_GAIN_MIC2_14 +730 0x4848 //TX_PREEQ_GAIN_MIC2_15 +731 0x4848 //TX_PREEQ_GAIN_MIC2_16 +732 0x4848 //TX_PREEQ_GAIN_MIC2_17 +733 0x4848 //TX_PREEQ_GAIN_MIC2_18 +734 0x4848 //TX_PREEQ_GAIN_MIC2_19 +735 0x4848 //TX_PREEQ_GAIN_MIC2_20 +736 0x4848 //TX_PREEQ_GAIN_MIC2_21 +737 0x4848 //TX_PREEQ_GAIN_MIC2_22 +738 0x4848 //TX_PREEQ_GAIN_MIC2_23 +739 0x0608 //TX_PREEQ_BIN_MIC2_0 +740 0x0808 //TX_PREEQ_BIN_MIC2_1 +741 0x0808 //TX_PREEQ_BIN_MIC2_2 +742 0x0808 //TX_PREEQ_BIN_MIC2_3 +743 0x0808 //TX_PREEQ_BIN_MIC2_4 +744 0x0808 //TX_PREEQ_BIN_MIC2_5 +745 0x0808 //TX_PREEQ_BIN_MIC2_6 +746 0x0808 //TX_PREEQ_BIN_MIC2_7 +747 0x0808 //TX_PREEQ_BIN_MIC2_8 +748 0x0808 //TX_PREEQ_BIN_MIC2_9 +749 0x0808 //TX_PREEQ_BIN_MIC2_10 +750 0x0808 //TX_PREEQ_BIN_MIC2_11 +751 0x0808 //TX_PREEQ_BIN_MIC2_12 +752 0x0808 //TX_PREEQ_BIN_MIC2_13 +753 0x0808 //TX_PREEQ_BIN_MIC2_14 +754 0x0200 //TX_PREEQ_BIN_MIC2_15 +755 0x0000 //TX_PREEQ_BIN_MIC2_16 +756 0x0000 //TX_PREEQ_BIN_MIC2_17 +757 0x0000 //TX_PREEQ_BIN_MIC2_18 +758 0x0000 //TX_PREEQ_BIN_MIC2_19 +759 0x0000 //TX_PREEQ_BIN_MIC2_20 +760 0x0000 //TX_PREEQ_BIN_MIC2_21 +761 0x0000 //TX_PREEQ_BIN_MIC2_22 +762 0x0000 //TX_PREEQ_BIN_MIC2_23 +763 0x0006 //TX_MASKING_ABILITY +764 0x0800 //TX_NND_WEIGHT +765 0x0062 //TX_MIC_CALIBRATION_0 +766 0x0062 //TX_MIC_CALIBRATION_1 +767 0x0062 //TX_MIC_CALIBRATION_2 +768 0x0062 //TX_MIC_CALIBRATION_3 +769 0x0046 //TX_MIC_PWR_BIAS_0 +770 0x0046 //TX_MIC_PWR_BIAS_1 +771 0x0046 //TX_MIC_PWR_BIAS_2 +772 0x0046 //TX_MIC_PWR_BIAS_3 +773 0x0000 //TX_GAIN_LIMIT_0 +774 0x0000 //TX_GAIN_LIMIT_1 +775 0x0006 //TX_GAIN_LIMIT_2 +776 0x0007 //TX_GAIN_LIMIT_3 +777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN +778 0x7FDE //TX_BVE_VAD0_ALPHAUP +779 0x7F3A //TX_BVE_VAD0_ALPHADOWN +780 0x2000 //TX_BVE_GAINWEIGHT_NOFEVADLI +781 0x7F5B //TX_BVE_FEVADLI_ALPHA +782 0x7F19 //TX_BVE_NOVAD0_ALPHAUP +783 0x1000 //TX_TDDRC_ALPHA_UP_01 +784 0x1000 //TX_TDDRC_ALPHA_UP_02 +785 0x1000 //TX_TDDRC_ALPHA_UP_03 +786 0x1000 //TX_TDDRC_ALPHA_UP_04 +787 0x7EB8 //TX_TDDRC_ALPHA_DWN_01 +788 0x7EB8 //TX_TDDRC_ALPHA_DWN_02 +789 0x7EB8 //TX_TDDRC_ALPHA_DWN_03 +790 0x7EB8 //TX_TDDRC_ALPHA_DWN_04 +791 0x7FFF //TX_TDDRC_TD_DRC_LIMIT +792 0x0800 //TX_TDDRC_POST_LIMIT_GAIN +793 0x0000 //TX_TDDRC_RESRV_0 +794 0x0000 //TX_TDDRC_RESRV_1 +795 0x0018 //TX_FDDRC_BAND_MARGIN_0 +796 0x0030 //TX_FDDRC_BAND_MARGIN_1 +797 0x0050 //TX_FDDRC_BAND_MARGIN_2 +798 0x0080 //TX_FDDRC_BAND_MARGIN_3 +799 0x0007 //TX_FDDRC_BLOCK_EXP +800 0x5000 //TX_FDDRC_THRD_2_0 +801 0x5000 //TX_FDDRC_THRD_2_1 +802 0x5000 //TX_FDDRC_THRD_2_2 +803 0x5000 //TX_FDDRC_THRD_2_3 +804 0x6400 //TX_FDDRC_THRD_3_0 +805 0x6400 //TX_FDDRC_THRD_3_1 +806 0x6400 //TX_FDDRC_THRD_3_2 +807 0x6400 //TX_FDDRC_THRD_3_3 +808 0x2000 //TX_FDDRC_SLANT_0_0 +809 0x2000 //TX_FDDRC_SLANT_0_1 +810 0x2000 //TX_FDDRC_SLANT_0_2 +811 0x2000 //TX_FDDRC_SLANT_0_3 +812 0x5333 //TX_FDDRC_SLANT_1_0 +813 0x5333 //TX_FDDRC_SLANT_1_1 +814 0x5333 //TX_FDDRC_SLANT_1_2 +815 0x5333 //TX_FDDRC_SLANT_1_3 +816 0x0010 //TX_DEADMIC_SILENCE_TH +817 0x0600 //TX_MIC_DEGRADE_TH +818 0x0078 //TX_DEADMIC_CNT +819 0x0078 //TX_MIC_DEGRADE_CNT +820 0x0000 //TX_FDDRC_RESRV_4 +821 0x0000 //TX_FDDRC_RESRV_5 +822 0x0000 //TX_FDDRC_RESRV_6 +823 0x7FFF //TX_KS_NOISEPASTE_FACTOR +824 0x0001 //TX_KS_CONFIG +825 0x7FFF //TX_KS_GAIN_MIN +826 0x0000 //TX_KS_RESRV_0 +827 0x0000 //TX_KS_RESRV_1 +828 0x0000 //TX_KS_RESRV_2 +829 0x7C00 //TX_LAMBDA_PKA_FP +830 0x2000 //TX_TPKA_FP +831 0x0080 //TX_MIN_G_FP +832 0x2000 //TX_MAX_G_FP +833 0x0FA0 //TX_FFP_FP_K_METAL +834 0x4000 //TX_A_POST_FLT_FP +835 0x0F5C //TX_RTO_OUTBEAM_TH +836 0x4CCD //TX_TPKA_FP_THD +837 0x0000 //TX_MAX_G_FP_BLK +838 0x0000 //TX_FFP_FADEIN +839 0x0000 //TX_FFP_FADEOUT +840 0x0000 //TX_WHISPERCTH +841 0x0000 //TX_WHISPERHOLDT +842 0x0000 //TX_WHISP_ENTHH +843 0x0000 //TX_WHISP_ENTHL +844 0x0000 //TX_WHISP_RTOTH +845 0x0000 //TX_WHISP_RTOTH2 +846 0x0096 //TX_MUTE_PERIOD +847 0x0000 //TX_FADE_IN_PERIOD +848 0x0100 //TX_FFP_RESRV_2 +849 0x0020 //TX_FFP_RESRV_3 +850 0x0000 //TX_FFP_RESRV_4 +851 0x0000 //TX_FFP_RESRV_5 +852 0x0000 //TX_FFP_RESRV_6 +853 0x0002 //TX_FILTINDX +854 0x0002 //TX_TDDRC_THRD_0 +855 0x0003 //TX_TDDRC_THRD_1 +856 0x1500 //TX_TDDRC_THRD_2 +857 0x1500 //TX_TDDRC_THRD_3 +858 0x3000 //TX_TDDRC_SLANT_0 +859 0x6E00 //TX_TDDRC_SLANT_1 +860 0x1000 //TX_TDDRC_ALPHA_UP_00 +861 0x7EB8 //TX_TDDRC_ALPHA_DWN_00 +862 0x0000 //TX_TDDRC_HMNC_FLAG +863 0x199A //TX_TDDRC_HMNC_GAIN +864 0x0000 //TX_TDDRC_SMT_FLAG +865 0x0CCD //TX_TDDRC_SMT_W +866 0x0652 //TX_TDDRC_DRC_GAIN +867 0x7FFF //TX_TDDRC_LMT_THRD +868 0x0000 //TX_TDDRC_LMT_ALPHA +869 0x0000 //TX_TFMASKLTH +870 0x0000 //TX_TFMASKLTHL +871 0x0CCD //TX_TFMASKHTH +872 0x199A //TX_TFMASKLTH_BINVAD +873 0xFCCD //TX_TFMASKLTH_NS_EST +874 0xF800 //TX_TFMASKLTH_DOA +875 0x0CCD //TX_TFMASKTH_BLESSCUT +876 0x2000 //TX_B_LESSCUT_RTO_MASK +877 0x1C00 //TX_SB_RHO_MEAN_TH_ABN +878 0x2000 //TX_B_POST_FLT_MASK +879 0x0000 //TX_B_POST_FLT_MASK1 +880 0x6333 //TX_GAIN_WIND_MASK +881 0x0000 //TX_TFMASK_BFSTRICT_MUSIC +882 0x0000 //TX_TFMASK_BFSTRICT_NOMUSIC +883 0x7333 //TX_FASTNS_OUTIN_TH +884 0x0CCD //TX_FASTNS_TFMASK_TH +885 0x0CCD //TX_FASTNS_TFMASKBIN_TH1 +886 0x0CCD //TX_FASTNS_TFMASKBIN_TH2 +887 0x0CCD //TX_FASTNS_TFMASKBIN_TH3 +888 0x00C8 //TX_FASTNS_ARSPC_TH +889 0xC000 //TX_FASTNS_MASK5_TH +890 0x0810 //TX_POSTSSA_MIN_G_VR_MASK +891 0x1000 //TX_A_LESSCUT_RTO_MASK +892 0x1770 //TX_FASTNS_NOISETH +893 0xC000 //TX_FASTNS_SSA_THLFL +894 0xC000 //TX_FASTNS_SSA_THHFL +895 0xCCCC //TX_FASTNS_SSA_THLFH +896 0xD999 //TX_FASTNS_SSA_THHFH +897 0x2329 //TX_SENDFUNC_REG_MICMUTE +898 0x0010 //TX_SENDFUNC_REG_MICMUTE1 +899 0x0320 //TX_MICMUTE_RATIO_THR +900 0x0140 //TX_MICMUTE_AMP_THR +901 0x0004 //TX_MICMUTE_HPF_IND +902 0x00C0 //TX_MICMUTE_LOG_EYR_TH +903 0x000A //TX_MICMUTE_CVG_TIME +904 0x0008 //TX_MICMUTE_RELEASE_TIME +905 0x0CD0 //TX_MIC_VOLUME_MIC0MUTE +906 0x0000 //TX_MICMUTE_EPD_OFFSET_0 +907 0x0028 //TX_MICMUTE_FRQ_AEC_L +908 0x7999 //TX_MICMUTE_EAD_THR +909 0x7FFF //TX_MICMUTE_LAMBDA_CB_NLE +910 0x3000 //TX_MICMUTE_LAMBDA_RE_EST +911 0x7C00 //TX_DTD_THR1_MICMUTE_0 +912 0x5DC0 //TX_DTD_THR1_MICMUTE_1 +913 0x7FFF //TX_DTD_THR1_MICMUTE_2 +914 0x7FFF //TX_DTD_THR1_MICMUTE_3 +915 0x2000 //TX_DTD_THR2_MICMUTE_0 +916 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_0 +917 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_1 +918 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_2 +919 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_3 +920 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_4 +921 0x7FFF //TX_MICMUTE_C_POST_FLT +922 0x03E8 //TX_MICMUTE_DT_CUT_K +923 0x0001 //TX_MICMUTE_DT_CUT_THR +924 0x03E8 //TX_MICMUTE_DT_CUT_K2 +925 0x0001 //TX_MICMUTE_DT_CUT_THR2 +926 0x0064 //TX_MICMUTE_DT2_HOLD_N +927 0x1000 //TX_MICMUTE_RATIODTH_THCUT +928 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOL +929 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOH +930 0x0400 //TX_MICMUTE_C_POST_FLT_MASK +931 0x7999 //TX_MICMUTE_RATIODTL_CUT_TH +932 0x3E80 //TX_MICMUTE_DT_CUT_K1 +933 0x0800 //TX_MICMUTE_N2_SN_EST +934 0xFC00 //TX_MICMUTE_THR_SN_EST_0 +935 0x001C //TX_MICMUTE_MIN_G_CTRL_0 +936 0x6000 //TX_MICMUTE_A_POST_FILT_S_0 +937 0x7000 //TX_MICMUTE_B_POST_FILT_0 +938 0x2710 //TX_MIC1RUB_AMP_THR +939 0x7FFF //TX_MIC1MUTE_RATIO_THR +940 0x0001 //TX_MIC1MUTE_AMP_THR +941 0x0008 //TX_MIC1MUTE_CVG_TIME +942 0x0008 //TX_MIC1MUTE_RELEASE_TIME +943 0x05A0 //TX_AMS_RESRV_01 +944 0x3FFF //TX_AMS_RESRV_02 +945 0x7FFF //TX_AMS_RESRV_03 +946 0x0000 //TX_AMS_RESRV_04 +947 0x0000 //TX_AMS_RESRV_05 +948 0x0000 //TX_AMS_RESRV_06 +949 0x0000 //TX_AMS_RESRV_07 +950 0x0000 //TX_AMS_RESRV_08 +951 0x0000 //TX_AMS_RESRV_09 +952 0x0000 //TX_AMS_RESRV_10 +953 0x0000 //TX_AMS_RESRV_11 +954 0x0000 //TX_AMS_RESRV_12 +955 0x0000 //TX_AMS_RESRV_13 +956 0x0000 //TX_AMS_RESRV_14 +957 0x0000 //TX_AMS_RESRV_15 +958 0x0000 //TX_AMS_RESRV_16 +959 0x0000 //TX_AMS_RESRV_17 +960 0x0000 //TX_AMS_RESRV_18 +961 0x0000 //TX_AMS_RESRV_19 +#RX +0 0x000C //RX_RECVFUNC_MODE_0 +1 0x0000 //RX_RECVFUNC_MODE_1 +2 0x0001 //RX_SAMPLINGFREQ_SIG +3 0x0001 //RX_SAMPLINGFREQ_PROC +4 0x000A //RX_FRAME_SZ +5 0x0000 //RX_DELAY_OPT +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +10 0x0800 //RX_PGA +11 0x7FFF //RX_A_HP +12 0x4000 //RX_B_PE +13 0x7800 //RX_THR_PITCH_DET_0 +14 0x7000 //RX_THR_PITCH_DET_1 +15 0x6000 //RX_THR_PITCH_DET_2 +16 0x0008 //RX_PITCH_BFR_LEN +17 0x0003 //RX_SBD_PITCH_DET +18 0x0100 //RX_PP_RESRV_0 +19 0x0020 //RX_PP_RESRV_1 +20 0x0400 //RX_N_SN_EST +21 0x000C //RX_N2_SN_EST +22 0x0014 //RX_NS_LVL_CTRL +23 0xF800 //RX_THR_SN_EST +24 0x7E00 //RX_LAMBDA_PFILT +25 0x000A //RX_FENS_RESRV_0 +26 0x0190 //RX_FENS_RESRV_1 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +30 0x0002 //RX_EXTRA_NS_L +31 0x0800 //RX_EXTRA_NS_A +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +35 0x199A //RX_A_POST_FLT +36 0x0000 //RX_LMT_THRD +37 0x4000 //RX_LMT_ALPHA +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4A4C //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5A5C //RX_FDEQ_GAIN_7 +47 0x5C5C //RX_FDEQ_GAIN_8 +48 0x5C5C //RX_FDEQ_GAIN_9 +49 0x5C5C //RX_FDEQ_GAIN_10 +50 0x5C5C //RX_FDEQ_GAIN_11 +51 0x5C5C //RX_FDEQ_GAIN_12 +52 0x5C5C //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0505 //RX_FDEQ_BIN_3 +67 0x0505 //RX_FDEQ_BIN_4 +68 0x0505 //RX_FDEQ_BIN_5 +69 0x0505 //RX_FDEQ_BIN_6 +70 0x0505 //RX_FDEQ_BIN_7 +71 0x160C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F10 //RX_FDEQ_BIN_11 +75 0x1011 //RX_FDEQ_BIN_12 +76 0x1104 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +111 0x0002 //RX_FILTINDX +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0400 //RX_TDDRC_DRC_GAIN +125 0x7C00 //RX_LAMBDA_PKA_FP +126 0x2000 //RX_TPKA_FP +127 0x2000 //RX_MIN_G_FP +128 0x0080 //RX_MAX_G_FP +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +131 0x0000 //RX_MAXLEVEL_CNG +132 0x3000 //RX_BWE_UV_TH +133 0x3000 //RX_BWE_UV_TH2 +134 0x1800 //RX_BWE_UV_TH3 +135 0x1000 //RX_BWE_V_TH +136 0x04CD //RX_BWE_GAIN1_V_TH1 +137 0x0F33 //RX_BWE_GAIN1_V_TH2 +138 0x7333 //RX_BWE_UV_EQ +139 0x199A //RX_BWE_V_EQ +140 0x7333 //RX_BWE_TONE_TH +141 0x0004 //RX_BWE_UV_HOLD_T +142 0x6CCD //RX_BWE_GAIN2_ALPHA +143 0x799A //RX_BWE_GAIN3_ALPHA +144 0x001E //RX_BWE_CUTOFF +145 0x3000 //RX_BWE_GAINFILL +146 0x3200 //RX_BWE_MAXTH_TONE +147 0x2000 //RX_BWE_EQ_0 +148 0x2000 //RX_BWE_EQ_1 +149 0x2000 //RX_BWE_EQ_2 +150 0x2000 //RX_BWE_EQ_3 +151 0x2000 //RX_BWE_EQ_4 +152 0x2000 //RX_BWE_EQ_5 +153 0x2000 //RX_BWE_EQ_6 +154 0x0000 //RX_BWE_RESRV_0 +155 0x0000 //RX_BWE_RESRV_1 +156 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0400 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4A4C //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5A5C //RX_FDEQ_GAIN_7 +47 0x5C5C //RX_FDEQ_GAIN_8 +48 0x5C5C //RX_FDEQ_GAIN_9 +49 0x5C5C //RX_FDEQ_GAIN_10 +50 0x5C5C //RX_FDEQ_GAIN_11 +51 0x5C5C //RX_FDEQ_GAIN_12 +52 0x5C5C //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0505 //RX_FDEQ_BIN_3 +67 0x0505 //RX_FDEQ_BIN_4 +68 0x0505 //RX_FDEQ_BIN_5 +69 0x0505 //RX_FDEQ_BIN_6 +70 0x0505 //RX_FDEQ_BIN_7 +71 0x160C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F10 //RX_FDEQ_BIN_11 +75 0x1011 //RX_FDEQ_BIN_12 +76 0x1104 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0400 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4A4C //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5A5C //RX_FDEQ_GAIN_7 +47 0x5C5C //RX_FDEQ_GAIN_8 +48 0x5C5C //RX_FDEQ_GAIN_9 +49 0x5C5C //RX_FDEQ_GAIN_10 +50 0x5C5C //RX_FDEQ_GAIN_11 +51 0x5C5C //RX_FDEQ_GAIN_12 +52 0x5C5C //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0505 //RX_FDEQ_BIN_3 +67 0x0505 //RX_FDEQ_BIN_4 +68 0x0505 //RX_FDEQ_BIN_5 +69 0x0505 //RX_FDEQ_BIN_6 +70 0x0505 //RX_FDEQ_BIN_7 +71 0x160C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F10 //RX_FDEQ_BIN_11 +75 0x1011 //RX_FDEQ_BIN_12 +76 0x1104 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0400 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4A4C //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5A5C //RX_FDEQ_GAIN_7 +47 0x5C5C //RX_FDEQ_GAIN_8 +48 0x5C5C //RX_FDEQ_GAIN_9 +49 0x5C5C //RX_FDEQ_GAIN_10 +50 0x5C5C //RX_FDEQ_GAIN_11 +51 0x5C5C //RX_FDEQ_GAIN_12 +52 0x5C5C //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0505 //RX_FDEQ_BIN_3 +67 0x0505 //RX_FDEQ_BIN_4 +68 0x0505 //RX_FDEQ_BIN_5 +69 0x0505 //RX_FDEQ_BIN_6 +70 0x0505 //RX_FDEQ_BIN_7 +71 0x160C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F10 //RX_FDEQ_BIN_11 +75 0x1011 //RX_FDEQ_BIN_12 +76 0x1104 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0400 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4A4C //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5A5C //RX_FDEQ_GAIN_7 +47 0x5C5C //RX_FDEQ_GAIN_8 +48 0x5C5C //RX_FDEQ_GAIN_9 +49 0x5C5C //RX_FDEQ_GAIN_10 +50 0x5C5C //RX_FDEQ_GAIN_11 +51 0x5C5C //RX_FDEQ_GAIN_12 +52 0x5C5C //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0505 //RX_FDEQ_BIN_3 +67 0x0505 //RX_FDEQ_BIN_4 +68 0x0505 //RX_FDEQ_BIN_5 +69 0x0505 //RX_FDEQ_BIN_6 +70 0x0505 //RX_FDEQ_BIN_7 +71 0x160C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F10 //RX_FDEQ_BIN_11 +75 0x1011 //RX_FDEQ_BIN_12 +76 0x1104 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0400 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4A4C //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5A5C //RX_FDEQ_GAIN_7 +47 0x5C5C //RX_FDEQ_GAIN_8 +48 0x5C5C //RX_FDEQ_GAIN_9 +49 0x5C5C //RX_FDEQ_GAIN_10 +50 0x5C5C //RX_FDEQ_GAIN_11 +51 0x5C5C //RX_FDEQ_GAIN_12 +52 0x5C5C //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0505 //RX_FDEQ_BIN_3 +67 0x0505 //RX_FDEQ_BIN_4 +68 0x0505 //RX_FDEQ_BIN_5 +69 0x0505 //RX_FDEQ_BIN_6 +70 0x0505 //RX_FDEQ_BIN_7 +71 0x160C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F10 //RX_FDEQ_BIN_11 +75 0x1011 //RX_FDEQ_BIN_12 +76 0x1104 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0400 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4A4C //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5A5C //RX_FDEQ_GAIN_7 +47 0x5C5C //RX_FDEQ_GAIN_8 +48 0x5C5C //RX_FDEQ_GAIN_9 +49 0x5C5C //RX_FDEQ_GAIN_10 +50 0x5C5C //RX_FDEQ_GAIN_11 +51 0x5C5C //RX_FDEQ_GAIN_12 +52 0x5C5C //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0505 //RX_FDEQ_BIN_3 +67 0x0505 //RX_FDEQ_BIN_4 +68 0x0505 //RX_FDEQ_BIN_5 +69 0x0505 //RX_FDEQ_BIN_6 +70 0x0505 //RX_FDEQ_BIN_7 +71 0x160C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F10 //RX_FDEQ_BIN_11 +75 0x1011 //RX_FDEQ_BIN_12 +76 0x1104 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0400 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4A4C //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5A5C //RX_FDEQ_GAIN_7 +47 0x5C5C //RX_FDEQ_GAIN_8 +48 0x5C5C //RX_FDEQ_GAIN_9 +49 0x5C5C //RX_FDEQ_GAIN_10 +50 0x5C5C //RX_FDEQ_GAIN_11 +51 0x5C5C //RX_FDEQ_GAIN_12 +52 0x5C5C //RX_FDEQ_GAIN_13 +53 0x4848 //RX_FDEQ_GAIN_14 +54 0x4848 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0505 //RX_FDEQ_BIN_3 +67 0x0505 //RX_FDEQ_BIN_4 +68 0x0505 //RX_FDEQ_BIN_5 +69 0x0505 //RX_FDEQ_BIN_6 +70 0x0505 //RX_FDEQ_BIN_7 +71 0x160C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x0E0F //RX_FDEQ_BIN_10 +74 0x0F10 //RX_FDEQ_BIN_11 +75 0x1011 //RX_FDEQ_BIN_12 +76 0x1104 //RX_FDEQ_BIN_13 +77 0x0000 //RX_FDEQ_BIN_14 +78 0x0000 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#RX 2 +157 0x000C //RX_RECVFUNC_MODE_0 +158 0x0000 //RX_RECVFUNC_MODE_1 +159 0x0001 //RX_SAMPLINGFREQ_SIG +160 0x0001 //RX_SAMPLINGFREQ_PROC +161 0x000A //RX_FRAME_SZ +162 0x0000 //RX_DELAY_OPT +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +167 0x0800 //RX_PGA +168 0x7FFF //RX_A_HP +169 0x4000 //RX_B_PE +170 0x7800 //RX_THR_PITCH_DET_0 +171 0x7000 //RX_THR_PITCH_DET_1 +172 0x6000 //RX_THR_PITCH_DET_2 +173 0x0008 //RX_PITCH_BFR_LEN +174 0x0003 //RX_SBD_PITCH_DET +175 0x0100 //RX_PP_RESRV_0 +176 0x0020 //RX_PP_RESRV_1 +177 0x0400 //RX_N_SN_EST +178 0x000C //RX_N2_SN_EST +179 0x0014 //RX_NS_LVL_CTRL +180 0xF800 //RX_THR_SN_EST +181 0x7E00 //RX_LAMBDA_PFILT +182 0x000A //RX_FENS_RESRV_0 +183 0x0190 //RX_FENS_RESRV_1 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +187 0x0002 //RX_EXTRA_NS_L +188 0x0800 //RX_EXTRA_NS_A +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +192 0x199A //RX_A_POST_FLT +193 0x0000 //RX_LMT_THRD +194 0x4000 //RX_LMT_ALPHA +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4A4C //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5A5C //RX_FDEQ_GAIN_7 +204 0x5C5C //RX_FDEQ_GAIN_8 +205 0x5C5C //RX_FDEQ_GAIN_9 +206 0x5C5C //RX_FDEQ_GAIN_10 +207 0x5C5C //RX_FDEQ_GAIN_11 +208 0x5C5C //RX_FDEQ_GAIN_12 +209 0x5C5C //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0505 //RX_FDEQ_BIN_3 +224 0x0505 //RX_FDEQ_BIN_4 +225 0x0505 //RX_FDEQ_BIN_5 +226 0x0505 //RX_FDEQ_BIN_6 +227 0x0505 //RX_FDEQ_BIN_7 +228 0x160C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F10 //RX_FDEQ_BIN_11 +232 0x1011 //RX_FDEQ_BIN_12 +233 0x1104 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +268 0x0002 //RX_FILTINDX +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0400 //RX_TDDRC_DRC_GAIN +282 0x7C00 //RX_LAMBDA_PKA_FP +283 0x2000 //RX_TPKA_FP +284 0x2000 //RX_MIN_G_FP +285 0x0080 //RX_MAX_G_FP +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +288 0x0000 //RX_MAXLEVEL_CNG +289 0x3000 //RX_BWE_UV_TH +290 0x3000 //RX_BWE_UV_TH2 +291 0x1800 //RX_BWE_UV_TH3 +292 0x1000 //RX_BWE_V_TH +293 0x04CD //RX_BWE_GAIN1_V_TH1 +294 0x0F33 //RX_BWE_GAIN1_V_TH2 +295 0x7333 //RX_BWE_UV_EQ +296 0x199A //RX_BWE_V_EQ +297 0x7333 //RX_BWE_TONE_TH +298 0x0004 //RX_BWE_UV_HOLD_T +299 0x6CCD //RX_BWE_GAIN2_ALPHA +300 0x799A //RX_BWE_GAIN3_ALPHA +301 0x001E //RX_BWE_CUTOFF +302 0x3000 //RX_BWE_GAINFILL +303 0x3200 //RX_BWE_MAXTH_TONE +304 0x2000 //RX_BWE_EQ_0 +305 0x2000 //RX_BWE_EQ_1 +306 0x2000 //RX_BWE_EQ_2 +307 0x2000 //RX_BWE_EQ_3 +308 0x2000 //RX_BWE_EQ_4 +309 0x2000 //RX_BWE_EQ_5 +310 0x2000 //RX_BWE_EQ_6 +311 0x0000 //RX_BWE_RESRV_0 +312 0x0000 //RX_BWE_RESRV_1 +313 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0400 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4A4C //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5A5C //RX_FDEQ_GAIN_7 +204 0x5C5C //RX_FDEQ_GAIN_8 +205 0x5C5C //RX_FDEQ_GAIN_9 +206 0x5C5C //RX_FDEQ_GAIN_10 +207 0x5C5C //RX_FDEQ_GAIN_11 +208 0x5C5C //RX_FDEQ_GAIN_12 +209 0x5C5C //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0505 //RX_FDEQ_BIN_3 +224 0x0505 //RX_FDEQ_BIN_4 +225 0x0505 //RX_FDEQ_BIN_5 +226 0x0505 //RX_FDEQ_BIN_6 +227 0x0505 //RX_FDEQ_BIN_7 +228 0x160C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F10 //RX_FDEQ_BIN_11 +232 0x1011 //RX_FDEQ_BIN_12 +233 0x1104 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0400 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4A4C //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5A5C //RX_FDEQ_GAIN_7 +204 0x5C5C //RX_FDEQ_GAIN_8 +205 0x5C5C //RX_FDEQ_GAIN_9 +206 0x5C5C //RX_FDEQ_GAIN_10 +207 0x5C5C //RX_FDEQ_GAIN_11 +208 0x5C5C //RX_FDEQ_GAIN_12 +209 0x5C5C //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0505 //RX_FDEQ_BIN_3 +224 0x0505 //RX_FDEQ_BIN_4 +225 0x0505 //RX_FDEQ_BIN_5 +226 0x0505 //RX_FDEQ_BIN_6 +227 0x0505 //RX_FDEQ_BIN_7 +228 0x160C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F10 //RX_FDEQ_BIN_11 +232 0x1011 //RX_FDEQ_BIN_12 +233 0x1104 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0400 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4A4C //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5A5C //RX_FDEQ_GAIN_7 +204 0x5C5C //RX_FDEQ_GAIN_8 +205 0x5C5C //RX_FDEQ_GAIN_9 +206 0x5C5C //RX_FDEQ_GAIN_10 +207 0x5C5C //RX_FDEQ_GAIN_11 +208 0x5C5C //RX_FDEQ_GAIN_12 +209 0x5C5C //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0505 //RX_FDEQ_BIN_3 +224 0x0505 //RX_FDEQ_BIN_4 +225 0x0505 //RX_FDEQ_BIN_5 +226 0x0505 //RX_FDEQ_BIN_6 +227 0x0505 //RX_FDEQ_BIN_7 +228 0x160C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F10 //RX_FDEQ_BIN_11 +232 0x1011 //RX_FDEQ_BIN_12 +233 0x1104 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0400 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4A4C //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5A5C //RX_FDEQ_GAIN_7 +204 0x5C5C //RX_FDEQ_GAIN_8 +205 0x5C5C //RX_FDEQ_GAIN_9 +206 0x5C5C //RX_FDEQ_GAIN_10 +207 0x5C5C //RX_FDEQ_GAIN_11 +208 0x5C5C //RX_FDEQ_GAIN_12 +209 0x5C5C //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0505 //RX_FDEQ_BIN_3 +224 0x0505 //RX_FDEQ_BIN_4 +225 0x0505 //RX_FDEQ_BIN_5 +226 0x0505 //RX_FDEQ_BIN_6 +227 0x0505 //RX_FDEQ_BIN_7 +228 0x160C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F10 //RX_FDEQ_BIN_11 +232 0x1011 //RX_FDEQ_BIN_12 +233 0x1104 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0400 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4A4C //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5A5C //RX_FDEQ_GAIN_7 +204 0x5C5C //RX_FDEQ_GAIN_8 +205 0x5C5C //RX_FDEQ_GAIN_9 +206 0x5C5C //RX_FDEQ_GAIN_10 +207 0x5C5C //RX_FDEQ_GAIN_11 +208 0x5C5C //RX_FDEQ_GAIN_12 +209 0x5C5C //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0505 //RX_FDEQ_BIN_3 +224 0x0505 //RX_FDEQ_BIN_4 +225 0x0505 //RX_FDEQ_BIN_5 +226 0x0505 //RX_FDEQ_BIN_6 +227 0x0505 //RX_FDEQ_BIN_7 +228 0x160C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F10 //RX_FDEQ_BIN_11 +232 0x1011 //RX_FDEQ_BIN_12 +233 0x1104 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0400 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4A4C //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5A5C //RX_FDEQ_GAIN_7 +204 0x5C5C //RX_FDEQ_GAIN_8 +205 0x5C5C //RX_FDEQ_GAIN_9 +206 0x5C5C //RX_FDEQ_GAIN_10 +207 0x5C5C //RX_FDEQ_GAIN_11 +208 0x5C5C //RX_FDEQ_GAIN_12 +209 0x5C5C //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0505 //RX_FDEQ_BIN_3 +224 0x0505 //RX_FDEQ_BIN_4 +225 0x0505 //RX_FDEQ_BIN_5 +226 0x0505 //RX_FDEQ_BIN_6 +227 0x0505 //RX_FDEQ_BIN_7 +228 0x160C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F10 //RX_FDEQ_BIN_11 +232 0x1011 //RX_FDEQ_BIN_12 +233 0x1104 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0400 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4A4C //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5A5C //RX_FDEQ_GAIN_7 +204 0x5C5C //RX_FDEQ_GAIN_8 +205 0x5C5C //RX_FDEQ_GAIN_9 +206 0x5C5C //RX_FDEQ_GAIN_10 +207 0x5C5C //RX_FDEQ_GAIN_11 +208 0x5C5C //RX_FDEQ_GAIN_12 +209 0x5C5C //RX_FDEQ_GAIN_13 +210 0x4848 //RX_FDEQ_GAIN_14 +211 0x4848 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0505 //RX_FDEQ_BIN_3 +224 0x0505 //RX_FDEQ_BIN_4 +225 0x0505 //RX_FDEQ_BIN_5 +226 0x0505 //RX_FDEQ_BIN_6 +227 0x0505 //RX_FDEQ_BIN_7 +228 0x160C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x0E0F //RX_FDEQ_BIN_10 +231 0x0F10 //RX_FDEQ_BIN_11 +232 0x1011 //RX_FDEQ_BIN_12 +233 0x1104 //RX_FDEQ_BIN_13 +234 0x0000 //RX_FDEQ_BIN_14 +235 0x0000 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 + +#CASE_NAME HANDSET-HANDSET_HAC-TMOBILE_US-SWB +#PARAM_MODE FULL +#PARAM_TYPE TX+2RX +#TOTAL_CUSTOM_STEP 7+7 +#TX +0 0x0000 //TX_OPERATION_MODE_0 +1 0x0000 //TX_OPERATION_MODE_1 +2 0x0076 //TX_PATCH_REG +3 0x6F7F //TX_SENDFUNC_MODE_0 +4 0x0000 //TX_SENDFUNC_MODE_1 +5 0x0002 //TX_NUM_MIC +6 0x0003 //TX_SAMPLINGFREQ_SIG +7 0x0003 //TX_SAMPLINGFREQ_PROC +8 0x000A //TX_FRAME_SZ_SIG +9 0x000A //TX_FRAME_SZ +10 0x0000 //TX_DELAY_OPT +11 0x0028 //TX_MAX_TAIL_LENGTH +12 0x0001 //TX_NUM_LOUTCHN +13 0x0001 //TX_MAXNUM_AECREF +14 0x0000 //TX_DBG_FUNC_REG +15 0x0000 //TX_DBG_FUNC_REG1 +16 0x0000 //TX_SYS_RESRV_0 +17 0x0000 //TX_SYS_RESRV_1 +18 0x0000 //TX_SYS_RESRV_2 +19 0x0000 //TX_SYS_RESRV_3 +20 0x0000 //TX_DIST2REF0 +21 0x009C //TX_DIST2REF1 +22 0x0000 //TX_DIST2REF_02 +23 0x0000 //TX_DIST2REF_03 +24 0x0000 //TX_DIST2REF_04 +25 0x0000 //TX_DIST2REF_05 +26 0x0000 //TX_MMIC +27 0x1000 //TX_PGA_0 +28 0x1000 //TX_PGA_1 +29 0x1000 //TX_PGA_2 +30 0x0000 //TX_PGA_3 +31 0x0000 //TX_PGA_4 +32 0x0000 //TX_PGA_5 +33 0x0000 //TX_MIC_PAIRS +34 0x0000 //TX_MIC_PAIRS_HS +35 0x0002 //TX_MICS_FOR_BF +36 0x0000 //TX_MIC_PAIRS_FORL1 +37 0x0002 //TX_MICS_OF_PAIR0 +38 0x0002 //TX_MICS_OF_PAIR1 +39 0x0002 //TX_MICS_OF_PAIR2 +40 0x0002 //TX_MICS_OF_PAIR3 +41 0x0000 //TX_MIC_DATA_SRC0 +42 0x0002 //TX_MIC_DATA_SRC1 +43 0x0001 //TX_MIC_DATA_SRC2 +44 0x0000 //TX_MIC_DATA_SRC3 +45 0x0000 //TX_MIC_PAIR_CH_04 +46 0x0000 //TX_MIC_PAIR_CH_05 +47 0x0000 //TX_MIC_PAIR_CH_10 +48 0x0000 //TX_MIC_PAIR_CH_11 +49 0x0000 //TX_MIC_PAIR_CH_12 +50 0x0000 //TX_MIC_PAIR_CH_13 +51 0x0000 //TX_MIC_PAIR_CH_14 +52 0x05DC //TX_HD_BIN_MASK +53 0x0010 //TX_HD_SUBAND_MASK +54 0x19A1 //TX_HD_FRAME_AVG_MASK +55 0x0320 //TX_HD_MIN_FRQ +56 0x1000 //TX_HD_ALPHA_PSD +57 0x1100 //TX_T_PHPR1 +58 0x0000 //TX_T_PHPR2 +59 0x0000 //TX_T_PTPR +60 0x0000 //TX_T_PNPR +61 0x0000 //TX_T_PAPR1 +62 0xEE6C //TX_T_PSDVAT +63 0x0800 //TX_CNT +64 0x4000 //TX_ANTI_HOWL_GAIN +65 0x0001 //TX_MICFORBFMARK_0 +66 0x0001 //TX_MICFORBFMARK_1 +67 0x0001 //TX_MICFORBFMARK_2 +68 0x0001 //TX_MICFORBFMARK_3 +69 0x0001 //TX_MICFORBFMARK_4 +70 0x0001 //TX_MICFORBFMARK_5 +71 0x0000 //TX_DIST2REF_10 +72 0x3A66 //TX_DIST2REF_11 +73 0x0000 //TX_DIST2REF2 +74 0x0000 //TX_DIST2REF_13 +75 0x0000 //TX_DIST2REF_14 +76 0x0000 //TX_DIST2REF_15 +77 0x0000 //TX_DIST2REF_20 +78 0x0000 //TX_DIST2REF_21 +79 0x0000 //TX_DIST2REF_22 +80 0x0000 //TX_DIST2REF_23 +81 0x0000 //TX_DIST2REF_24 +82 0x0000 //TX_DIST2REF_25 +83 0x0000 //TX_DIST2REF_30 +84 0x0000 //TX_DIST2REF_31 +85 0x0000 //TX_DIST2REF_32 +86 0x0000 //TX_DIST2REF_33 +87 0x0000 //TX_DIST2REF_34 +88 0x0000 //TX_DIST2REF_35 +89 0x0000 //TX_MIC_LOC_00 +90 0x0000 //TX_MIC_LOC_01 +91 0x0000 //TX_MIC_LOC_02 +92 0x0000 //TX_MIC_LOC_03 +93 0x0000 //TX_MIC_LOC_04 +94 0x0000 //TX_MIC_LOC_05 +95 0x0000 //TX_MIC_LOC_10 +96 0x0000 //TX_MIC_LOC_11 +97 0x0000 //TX_MIC_LOC_12 +98 0x0000 //TX_MIC_LOC_13 +99 0x0000 //TX_MIC_LOC_14 +100 0x0000 //TX_MIC_LOC_15 +101 0x0000 //TX_MIC_LOC_20 +102 0x0000 //TX_MIC_LOC_21 +103 0x0000 //TX_MIC_LOC_22 +104 0x0000 //TX_MIC_LOC_23 +105 0x0000 //TX_MIC_LOC_24 +106 0x0000 //TX_MIC_LOC_25 +107 0x0200 //TX_MIC_REFBLK_VOLUME +108 0x0AAC //TX_MIC_BLOCK_VOLUME +109 0x0000 //TX_INVERSE_MASK +110 0x0000 //TX_ADCS_MASK +111 0x04D0 //TX_ADCS_GAIN +112 0x4000 //TX_NFC_GAINFAC +113 0x0000 //TX_MAINMIC_BLKFACTOR +114 0x0000 //TX_REFMIC_BLKFACTOR +115 0x0000 //TX_BLMIC_BLKFACTOR +116 0x0000 //TX_BRMIC_BLKFACTOR +117 0x0031 //TX_MICBLK_START_BIN +118 0x0060 //TX_MICBLK_END_BIN +119 0x0015 //TX_MICBLK_FE_HOLD +120 0xFFF2 //TX_MICBLK_MR_EXP_TH +121 0xFFF2 //TX_MICBLK_LR_EXP_TH +122 0x0000 //TX_FENE_HOLD +123 0x4000 //TX_FE_ENER_TH_MTS +124 0x0004 //TX_FE_ENER_TH_EXP +125 0x6000 //TX_C_POST_FLT_MIC_MAINBLK +126 0x6000 //TX_C_POST_FLT_MIC_REFBLK +127 0x0010 //TX_MIC_BLOCK_N +128 0x7E56 //TX_A_HP +129 0x4000 //TX_B_PE +130 0x1800 //TX_THR_PITCH_DET_0 +131 0x1000 //TX_THR_PITCH_DET_1 +132 0x0800 //TX_THR_PITCH_DET_2 +133 0x0008 //TX_PITCH_BFR_LEN +134 0x0003 //TX_SBD_PITCH_DET +135 0x0050 //TX_TD_AEC_L +136 0x4000 //TX_MU0_UNP_TD_AEC +137 0x1000 //TX_MU0_PTD_TD_AEC +138 0x0000 //TX_PP_RESRV_0 +139 0x2A94 //TX_PP_RESRV_1 +140 0x55F0 //TX_PP_RESRV_2 +141 0x0000 //TX_PP_RESRV_3 +142 0x0000 //TX_PP_RESRV_4 +143 0x0000 //TX_PP_RESRV_5 +144 0x0000 //TX_PP_RESRV_6 +145 0x0000 //TX_PP_RESRV_7 +146 0x0028 //TX_TAIL_LENGTH +147 0x0080 //TX_AEC_REF_GAIN_0 +148 0x0800 //TX_AEC_REF_GAIN_1 +149 0x0800 //TX_AEC_REF_GAIN_2 +150 0x7900 //TX_EAD_THR +151 0x2000 //TX_THR_RE_EST +152 0x0400 //TX_MIN_EQ_RE_EST_0 +153 0x0400 //TX_MIN_EQ_RE_EST_1 +154 0x0800 //TX_MIN_EQ_RE_EST_2 +155 0x0800 //TX_MIN_EQ_RE_EST_3 +156 0x1000 //TX_MIN_EQ_RE_EST_4 +157 0x1000 //TX_MIN_EQ_RE_EST_5 +158 0x1000 //TX_MIN_EQ_RE_EST_6 +159 0x1000 //TX_MIN_EQ_RE_EST_7 +160 0x1000 //TX_MIN_EQ_RE_EST_8 +161 0x1000 //TX_MIN_EQ_RE_EST_9 +162 0x1000 //TX_MIN_EQ_RE_EST_10 +163 0x1000 //TX_MIN_EQ_RE_EST_11 +164 0x1000 //TX_MIN_EQ_RE_EST_12 +165 0x3000 //TX_LAMBDA_RE_EST +166 0x1000 //TX_LAMBDA_CB_NLE +167 0x1800 //TX_C_POST_FLT +168 0x4000 //TX_GAIN_NP +169 0x003C //TX_SE_HOLD_N +170 0x0046 //TX_DT_HOLD_N +171 0x03E8 //TX_DT2_HOLD_N +172 0x6666 //TX_AEC_RESRV_0 +173 0x0000 //TX_AEC_RESRV_1 +174 0x0014 //TX_AEC_RESRV_2 +175 0x0000 //TX_MIC_DELAY_LENGTH +176 0x0000 //TX_REF_DELAY_LENGTH +177 0x0000 //TX_ADD_LINEIN_GAINL +178 0x0000 //TX_ADD_LINEIN_GAINH +179 0x0000 //TX_MIN_EQ_RE_EST_14 +180 0x0000 //TX_DTD_THR1_8 +181 0x7FFF //TX_DTD_THR2_8 +182 0x0000 //TX_DTD_MIC_BLK2 +183 0x0008 //TX_FRQ_LIN_LEN +184 0x7FFF //TX_FRQ_AEC_LEN_RHO +185 0x6000 //TX_MU0_UNP_FRQ_AEC +186 0x4000 //TX_MU0_PTD_FRQ_AEC +187 0x000A //TX_MINENOISETH +188 0x0800 //TX_MU0_RE_EST +189 0x0001 //TX_AEC_NUM_CH +190 0x0000 //TX_BIGECHOATTENUATION_MAX +191 0x2000 //TX_A_POST_FLT_MICBLK +192 0x0000 //TX_BLKENERTH +193 0x0000 //TX_BLKENERHIGHTH +194 0x0000 //TX_NORMENERTH +195 0x0000 //TX_NORMENERHIGHTH +196 0x0000 //TX_NORMENERHIGHTHL +197 0x7000 //TX_DTD_THR1_0 +198 0x7000 //TX_DTD_THR1_1 +199 0x7000 //TX_DTD_THR1_2 +200 0x7F00 //TX_DTD_THR1_3 +201 0x7F00 //TX_DTD_THR1_4 +202 0x7F00 //TX_DTD_THR1_5 +203 0x7F00 //TX_DTD_THR1_6 +204 0x2000 //TX_DTD_THR2_0 +205 0x2000 //TX_DTD_THR2_1 +206 0x2000 //TX_DTD_THR2_2 +207 0x1000 //TX_DTD_THR2_3 +208 0x1000 //TX_DTD_THR2_4 +209 0x1000 //TX_DTD_THR2_5 +210 0x1000 //TX_DTD_THR2_6 +211 0x6000 //TX_DTD_THR3 +212 0x0177 //TX_SPK_CUT_K +213 0x1B58 //TX_DT_CUT_K +214 0x0100 //TX_DT_CUT_THR +215 0x04EB //TX_COMFORT_G +216 0x01F4 //TX_POWER_YOUT_TH +217 0x4000 //TX_FDPFGAINECHO +218 0x0000 //TX_DTD_HD_THR +219 0x0000 //TX_SPK_CUT_K_S +220 0x0000 //TX_DTD_MIC_BLK +221 0x0400 //TX_ADPT_STRICT_L +222 0x0200 //TX_ADPT_STRICT_H +223 0x0C00 //TX_RATIO_DT_L_TH_LOW +224 0x2000 //TX_RATIO_DT_H_TH_LOW +225 0x1800 //TX_RATIO_DT_L_TH_HIGH +226 0x3000 //TX_RATIO_DT_H_TH_HIGH +227 0x0A00 //TX_RATIO_DT_L0_TH +228 0x7000 //TX_B_POST_FILT_ECHO_L +229 0x7FFF //TX_B_POST_FILT_ECHO_H +230 0x0200 //TX_MIN_G_CTRL_ECHO +231 0x7FFF //TX_B_LESSCUT_RTO_ECHO +232 0x0000 //TX_EPD_OFFSET_00 +233 0x0000 //TX_EPD_OFFST_01 +234 0x1388 //TX_RATIO_DT_L0_TH_HIGH +235 0x3A98 //TX_RATIO_DT_H_TH_CUT +236 0x7FFF //TX_MIN_EQ_RE_EST_13 +237 0x0000 //TX_DTD_THR1_7 +238 0x0000 //TX_DTD_THR2_7 +239 0x0800 //TX_DT_RESRV_7 +240 0x0800 //TX_DT_RESRV_8 +241 0x0000 //TX_DT_RESRV_9 +242 0xF600 //TX_THR_SN_EST_0 +243 0xFA00 //TX_THR_SN_EST_1 +244 0xFA00 //TX_THR_SN_EST_2 +245 0xF800 //TX_THR_SN_EST_3 +246 0xF800 //TX_THR_SN_EST_4 +247 0xF800 //TX_THR_SN_EST_5 +248 0xF800 //TX_THR_SN_EST_6 +249 0xF700 //TX_THR_SN_EST_7 +250 0x0000 //TX_DELTA_THR_SN_EST_0 +251 0x0200 //TX_DELTA_THR_SN_EST_1 +252 0x0200 //TX_DELTA_THR_SN_EST_2 +253 0x0200 //TX_DELTA_THR_SN_EST_3 +254 0x0100 //TX_DELTA_THR_SN_EST_4 +255 0x0200 //TX_DELTA_THR_SN_EST_5 +256 0x0100 //TX_DELTA_THR_SN_EST_6 +257 0x0200 //TX_DELTA_THR_SN_EST_7 +258 0x4000 //TX_LAMBDA_NN_EST_0 +259 0x4000 //TX_LAMBDA_NN_EST_1 +260 0x4000 //TX_LAMBDA_NN_EST_2 +261 0x4000 //TX_LAMBDA_NN_EST_3 +262 0x4000 //TX_LAMBDA_NN_EST_4 +263 0x4000 //TX_LAMBDA_NN_EST_5 +264 0x4000 //TX_LAMBDA_NN_EST_6 +265 0x4000 //TX_LAMBDA_NN_EST_7 +266 0x0400 //TX_N_SN_EST +267 0x001E //TX_INBEAM_T +268 0x0041 //TX_INBEAMHOLDT +269 0x2000 //TX_G_STRICT +270 0x2000 //TX_EQ_THR_BF +271 0x799A //TX_LAMBDA_EQ_BF +272 0x1000 //TX_NE_RTO_TH +273 0x1000 //TX_NE_RTO_TH_L +274 0x1000 //TX_MAINREFRTOH_TH_H +275 0x0600 //TX_MAINREFRTOH_TH_L +276 0x2000 //TX_MAINREFRTO_TH_H +277 0x1400 //TX_MAINREFRTO_TH_L +278 0x0000 //TX_MAINREFRTO_TH_EQ +279 0x1000 //TX_B_POST_FLT_0 +280 0x1000 //TX_B_POST_FLT_1 +281 0x0014 //TX_NS_LVL_CTRL_0 +282 0x002C //TX_NS_LVL_CTRL_1 +283 0x0016 //TX_NS_LVL_CTRL_2 +284 0x0018 //TX_NS_LVL_CTRL_3 +285 0x0016 //TX_NS_LVL_CTRL_4 +286 0x0012 //TX_NS_LVL_CTRL_5 +287 0x0016 //TX_NS_LVL_CTRL_6 +288 0x0017 //TX_NS_LVL_CTRL_7 +289 0x000E //TX_MIN_GAIN_S_0 +290 0x000D //TX_MIN_GAIN_S_1 +291 0x0012 //TX_MIN_GAIN_S_2 +292 0x0010 //TX_MIN_GAIN_S_3 +293 0x0012 //TX_MIN_GAIN_S_4 +294 0x0012 //TX_MIN_GAIN_S_5 +295 0x0012 //TX_MIN_GAIN_S_6 +296 0x0012 //TX_MIN_GAIN_S_7 +297 0x6000 //TX_NMOS_SUP +298 0x0000 //TX_NS_MAX_PRI_SNR_TH +299 0x0000 //TX_NMOS_SUP_MENSA +300 0x7FFF //TX_SNRI_SUP_0 +301 0x2000 //TX_SNRI_SUP_1 +302 0x2000 //TX_SNRI_SUP_2 +303 0x6000 //TX_SNRI_SUP_3 +304 0x6000 //TX_SNRI_SUP_4 +305 0x6000 //TX_SNRI_SUP_5 +306 0x3000 //TX_SNRI_SUP_6 +307 0x6000 //TX_SNRI_SUP_7 +308 0x6000 //TX_THR_LFNS +309 0x0017 //TX_G_LFNS +310 0x09C4 //TX_GAIN0_NTH +311 0x000A //TX_MUSIC_MORENS +312 0x7FFF //TX_A_POST_FILT_0 +313 0x2000 //TX_A_POST_FILT_1 +314 0x4000 //TX_A_POST_FILT_S_0 +315 0x4000 //TX_A_POST_FILT_S_1 +316 0x4000 //TX_A_POST_FILT_S_2 +317 0x4000 //TX_A_POST_FILT_S_3 +318 0x4000 //TX_A_POST_FILT_S_4 +319 0x4000 //TX_A_POST_FILT_S_5 +320 0x5000 //TX_A_POST_FILT_S_6 +321 0x7000 //TX_A_POST_FILT_S_7 +322 0x1000 //TX_B_POST_FILT_0 +323 0x5000 //TX_B_POST_FILT_1 +324 0x6000 //TX_B_POST_FILT_2 +325 0x6000 //TX_B_POST_FILT_3 +326 0x2000 //TX_B_POST_FILT_4 +327 0x1000 //TX_B_POST_FILT_5 +328 0x3000 //TX_B_POST_FILT_6 +329 0x3000 //TX_B_POST_FILT_7 +330 0x1000 //TX_B_LESSCUT_RTO_S_0 +331 0x1000 //TX_B_LESSCUT_RTO_S_1 +332 0x1000 //TX_B_LESSCUT_RTO_S_2 +333 0x1000 //TX_B_LESSCUT_RTO_S_3 +334 0x1000 //TX_B_LESSCUT_RTO_S_4 +335 0x1000 //TX_B_LESSCUT_RTO_S_5 +336 0x1000 //TX_B_LESSCUT_RTO_S_6 +337 0x1000 //TX_B_LESSCUT_RTO_S_7 +338 0x7E14 //TX_LAMBDA_PFILT +339 0x7C29 //TX_LAMBDA_PFILT_S_0 +340 0x7C29 //TX_LAMBDA_PFILT_S_1 +341 0x7C29 //TX_LAMBDA_PFILT_S_2 +342 0x7C29 //TX_LAMBDA_PFILT_S_3 +343 0x7C29 //TX_LAMBDA_PFILT_S_4 +344 0x7C29 //TX_LAMBDA_PFILT_S_5 +345 0x7C29 //TX_LAMBDA_PFILT_S_6 +346 0x7C29 //TX_LAMBDA_PFILT_S_7 +347 0x07D0 //TX_K_PEPPER +348 0x0800 //TX_A_PEPPER +349 0x1D4C //TX_K_PEPPER_HF +350 0x0400 //TX_A_PEPPER_HF +351 0x0001 //TX_HMNC_BST_FLG +352 0x4000 //TX_HMNC_BST_THR +353 0x0800 //TX_DT_BINVAD_TH_0 +354 0x0800 //TX_DT_BINVAD_TH_1 +355 0x0800 //TX_DT_BINVAD_TH_2 +356 0x0800 //TX_DT_BINVAD_TH_3 +357 0x0000 //TX_DT_BINVAD_ENDF +358 0x1000 //TX_C_POST_FLT_DT +359 0x7FFF //TX_NS_B_POST_FLT_LESSCUT +360 0x0100 //TX_DT_BOOST +361 0x0000 //TX_BF_SGRAD_FLG +362 0x0005 //TX_BF_DVG_TH +363 0x001E //TX_SN_C_F +364 0x0000 //TX_K_APT +365 0x0001 //TX_NOISEDET +366 0x0190 //TX_NDETCT +367 0x000A //TX_NOISE_TH_0 +368 0x7FFF //TX_NOISE_TH_0_2 +369 0x7FFF //TX_NOISE_TH_0_3 +370 0x01F4 //TX_NOISE_TH_1 +371 0x0DAC //TX_NOISE_TH_2 +372 0x2134 //TX_NOISE_TH_3 +373 0x6978 //TX_NOISE_TH_4 +374 0x57E4 //TX_NOISE_TH_5 +375 0x4BD6 //TX_NOISE_TH_5_2 +376 0x0001 //TX_NOISE_TH_5_3 +377 0x4E20 //TX_NOISE_TH_5_4 +378 0x1194 //TX_NOISE_TH_6 +379 0x0014 //TX_MINENOISE_TH +380 0xD508 //TX_MORENS_TFMASK_TH +381 0x0001 //TX_DRC_QUIET_FLOOR +382 0x6D60 //TX_RATIODTL_CUT_TH +383 0x0DAC //TX_DT_CUT_K1 +384 0x00A5 //TX_OUT_ENER_S_TH_CLEAN +385 0x00A5 //TX_OUT_ENER_S_TH_LESSCLEAN +386 0x00A5 //TX_OUT_ENER_S_TH_NOISY +387 0x0029 //TX_OUT_ENER_TH_NOISE +388 0x0200 //TX_OUT_ENER_TH_SPEECH +389 0x2000 //TX_SN_NPB_GAIN +390 0x0000 //TX_NN_NPB_GAIN +391 0x3000 //TX_POST_MASK_SUP_HSNE +392 0x07D0 //TX_TAIL_DET_TH +393 0x7FFF //TX_B_LESSCUT_RTO_WTA +394 0x0000 //TX_MEL_G_R +395 0x0080 //TX_SUPHIGH_TH +396 0x0000 //TX_MASK_G_R +397 0x0002 //TX_EXTRA_NS_L +398 0x1800 //TX_C_POST_FLT_MASK +399 0x7FFF //TX_A_POST_FLT_WNS +400 0x0148 //TX_MIN_G_LOW300HZ +401 0x0004 //TX_MAXLEVEL_CNG +402 0x00B4 //TX_STN_NOISE_TH +403 0x4000 //TX_POST_MASK_SUP +404 0x7FFF //TX_POST_MASK_ADJUST +405 0x00C8 //TX_NS_ENOISE_MIC0_TH +406 0x0014 //TX_MINENOISE_MIC0_TH +407 0x012C //TX_MINENOISE_MIC0_S_TH +408 0x2900 //TX_MIN_G_CTRL_SSNS +409 0x0800 //TX_METAL_RTO_THR +410 0x07D0 //TX_NS_FP_K_METAL +411 0x3A98 //TX_NOISEDET_BOOST_TH +412 0x0FA0 //TX_NSMOOTH_TH +413 0x0000 //TX_NS_RESRV_8 +414 0x1800 //TX_RHO_UPB +415 0x2328 //TX_N_HOLD_HS +416 0x006E //TX_N_RHO_BFR0 +417 0x7FFF //TX_LAMBDA_ARSP_EST +418 0x0100 //TX_EXTRA_GAIN_MICBLOCK +419 0x0333 //TX_THR_STD_NSR +420 0x019A //TX_THR_STD_PLH +421 0x03E8 //TX_N_HOLD_STD +422 0x0066 //TX_THR_STD_RHO +423 0x2800 //TX_BF_RESET_THR_HS +424 0x0CCD //TX_SB_RTO_MEAN_TH +425 0x0300 //TX_SB_RHO_MEAN_TH_NTALK +426 0x2000 //TX_SB_RTO_MEAN_TH_ABN +427 0x2EE0 //TX_SB_RTO_MEAN_TH_RUB +428 0x0990 //TX_WTA_EN_RTO_TH +429 0x1400 //TX_TOP_ENER_TH_F +430 0x0100 //TX_DESIRED_TALK_HOLDT +431 0x0800 //TX_MIC_BLOCK_FACTOR +432 0x0000 //TX_NSEST_BFRLRNRDC +433 0x0000 //TX_THR_POST_FLT_HS +434 0x0010 //TX_HS_VAD_BIN +435 0x2666 //TX_THR_VAD_HS +436 0x2CCD //TX_MEAN_RTO_MIN_TH2 +437 0x0032 //TX_SILENCE_T +438 0x0000 //TX_A_POST_FLT_WTA +439 0x799A //TX_LAMBDA_PFLT_WTA +440 0x03E8 //TX_SB_RHO_MEAN2_TH +441 0x03E8 //TX_SB_RHO_MEAN3_TH +442 0x0000 //TX_HS_RESRV_4 +443 0x0000 //TX_HS_RESRV_5 +444 0x0001 //TX_DOA_VAD_THR_1 +445 0x003C //TX_DOA_VAD_THR_2 +446 0x0028 //TX_DOA_VAD_THR1_0 +447 0x0028 //TX_DOA_VAD_THR1_1 +448 0x0000 //TX_SRC_DOA_RNG_LOW_0A +449 0x001E //TX_SRC_DOA_RNG_HIGH_0A +450 0x005A //TX_DFLT_SRC_DOA_0A +451 0x0000 //TX_SRC_DOA_RNG_LOW_0B +452 0x0000 //TX_SRC_DOA_RNG_HIGH_0B +453 0x0000 //TX_DFLT_SRC_DOA_0B +454 0x0000 //TX_SRC_DOA_RNG_LOW_0C +455 0x0000 //TX_SRC_DOA_RNG_HIGH_0C +456 0x0000 //TX_DFLT_SRC_DOA_0C +457 0x0000 //TX_SRC_DOA_RNG_LOW_0D +458 0x0000 //TX_SRC_DOA_RNG_HIGH_0D +459 0x0000 //TX_DFLT_SRC_DOA_0D +460 0x0000 //TX_SRC_DOA_RNG_LOW_1A +461 0x00B4 //TX_SRC_DOA_RNG_HIGH_1A +462 0x005A //TX_DFLT_SRC_DOA_1A +463 0x0000 //TX_SRC_DOA_RNG_LOW_1B +464 0x00B4 //TX_SRC_DOA_RNG_HIGH_1B +465 0x005A //TX_DFLT_SRC_DOA_1B +466 0x0000 //TX_SRC_DOA_RNG_LOW_1C +467 0x00B4 //TX_SRC_DOA_RNG_HIGH_1C +468 0x005A //TX_DFLT_SRC_DOA_1C +469 0x0000 //TX_SRC_DOA_RNG_LOW_1D +470 0x00B4 //TX_SRC_DOA_RNG_HIGH_1D +471 0x005A //TX_DFLT_SRC_DOA_1D +472 0x0100 //TX_BF_HOLDOFF_T +473 0x7FFF //TX_DOA_COST_FACTOR +474 0x0D9A //TX_MAINTOREFR_TH0 +475 0x071C //TX_DOA_TRK_THR +476 0x012C //TX_DOA_TRACK_HT +477 0x0200 //TX_N1_HOLD_HF +478 0x0100 //TX_N2_HOLD_HF +479 0x2A3D //TX_BF_RESET_THR_HF +480 0x7333 //TX_DOA_SMOOTH +481 0x0800 //TX_MU_BF +482 0x0800 //TX_BF_MU_LF_B2 +483 0x0040 //TX_BF_FC_END_BIN_B2 +484 0x0020 //TX_BF_FC_END_BIN +485 0x0000 //TX_HF_RESRV_25 +486 0x0000 //TX_HF_RESRV_26 +487 0x0007 //TX_N_DOA_SEED +488 0x0001 //TX_FINE_DOA_SEARCH_FLG +489 0x0000 //TX_HF_RESRV_27 +490 0x038E //TX_DLT_SRC_DOA_RNG +491 0x0200 //TX_BF_MU_LF +492 0x0000 //TX_DFLT_SRC_LOC_0 +493 0x7FFF //TX_DFLT_SRC_LOC_1 +494 0x0000 //TX_DFLT_SRC_LOC_2 +495 0x038E //TX_DOA_TRACK_VADTH +496 0x0000 //TX_DOA_TRACK_NEW +497 0x0300 //TX_NOR_OFF_THR +498 0x7C00 //TX_MORE_ON_700HZ_THR +499 0x2000 //TX_MU_BF_ADPT_NS +500 0x0000 //TX_ADAPT_LEN +501 0x6666 //TX_MORE_SNS +502 0x0000 //TX_NOR_OFF_TH1 +503 0x0000 //TX_WIDE_MASK_TH +504 0xD333 //TX_SUBSNRATIOHIGH4MEANBCK_THR +505 0x6000 //TX_C_POST_FLT_CUT +506 0x2000 //TX_RADIODTLV +507 0x0320 //TX_POWER_LINEIN_TH +508 0x0014 //TX_FE_VADCOUNT_TH_FC +509 0x000A //TX_ECHO_SUPP_FC +510 0x0C80 //TX_ECHO_TH +511 0x6666 //TX_MIC_TO_BFGAIN +512 0x0000 //TX_MICTOBFGAIN0 +513 0x0000 //TX_FASTMUE_TH +514 0x2CCC //TX_DEREVERB_LF_MU +515 0x3200 //TX_DEREVERB_HF_MU +516 0x0007 //TX_DEREVERB_DELAY +517 0x0004 //TX_DEREVERB_COEF_LEN +518 0x0003 //TX_DEREVERB_DNR +519 0x0000 //TX_DEREVERB_ALPHA +520 0x0000 //TX_DEREVERB_BETA +521 0x3A98 //TX_GSC_RTOL_TH +522 0x3A98 //TX_GSC_RTOH_TH +523 0x7E2C //TX_WIDE2_MEANHTH +524 0x0000 //TX_DR_RESRV_5 +525 0x0000 //TX_DR_RESRV_6 +526 0x0000 //TX_DR_RESRV_7 +527 0x0000 //TX_DR_RESRV_8 +528 0x1333 //TX_WIND_MARK_TH +529 0x399A //TX_CORR_THR +530 0x0004 //TX_SNR_THR +531 0x0010 //TX_ENGY_THR +532 0x1770 //TX_CORR_HIGH_TH +533 0x6000 //TX_ENGY_THR_2 +534 0x3400 //TX_MEAN_RTO_THR +535 0x0028 //TX_WNS_ENOISE_MIC0_TH +536 0x3000 //TX_RATIOMICL_TH +537 0x7FFF //TX_CALIG_HS +538 0x0000 //TX_LVL_CTRL +539 0x0010 //TX_WIND_SUPRTO +540 0x0014 //TX_WNS_MIN_G +541 0x0600 //TX_WNS_B_POST_FLT +542 0x3000 //TX_RATIOMICH_TH +543 0xD120 //TX_WIND_INBEAM_L_TH +544 0x0FA0 //TX_WIND_INBEAM_H_TH +545 0x2000 //TX_WNS_RESRV_0 +546 0x59D8 //TX_WNS_RESRV_1 +547 0x0200 //TX_WNS_RESRV_2 +548 0x0000 //TX_WNS_RESRV_3 +549 0x0000 //TX_WNS_RESRV_4 +550 0x0000 //TX_WNS_RESRV_5 +551 0x0000 //TX_WNS_RESRV_6 +552 0x0000 //TX_BVE_NOISE_FLOOR_0 +553 0x0070 //TX_BVE_NOISE_FLOOR_1 +554 0x0070 //TX_BVE_NOISE_FLOOR_2 +555 0x0010 //TX_BVE_NOISE_FLOOR_3 +556 0x0070 //TX_BVE_NOISE_FLOOR_4 +557 0x00B0 //TX_BVE_NOISE_FLOOR_5 +558 0x0E66 //TX_BVE_NOISE_FLOOR_6 +559 0x0050 //TX_BVE_NOISE_FLOOR_7 +560 0x770A //TX_BVE_NOISE_FLOOR_8 +561 0x0000 //TX_BVE_NOISE_FLOOR_9 +562 0x0000 //TX_BVE_IN_N +563 0x0000 //TX_BVE_OUT_N +564 0x0000 //TX_BVE_MICALPHA_DOWN +565 0x0000 //TX_PB_RESRV_1 +566 0x0030 //TX_FDEQ_SUBNUM +567 0x5C54 //TX_FDEQ_GAIN_0 +568 0x5048 //TX_FDEQ_GAIN_1 +569 0x4C4C //TX_FDEQ_GAIN_2 +570 0x494D //TX_FDEQ_GAIN_3 +571 0x4846 //TX_FDEQ_GAIN_4 +572 0x4848 //TX_FDEQ_GAIN_5 +573 0x4C53 //TX_FDEQ_GAIN_6 +574 0x5C44 //TX_FDEQ_GAIN_7 +575 0x4348 //TX_FDEQ_GAIN_8 +576 0x4848 //TX_FDEQ_GAIN_9 +577 0x4A44 //TX_FDEQ_GAIN_10 +578 0x4442 //TX_FDEQ_GAIN_11 +579 0x443E //TX_FDEQ_GAIN_12 +580 0x3E3D //TX_FDEQ_GAIN_13 +581 0x3D54 //TX_FDEQ_GAIN_14 +582 0x6882 //TX_FDEQ_GAIN_15 +583 0x4848 //TX_FDEQ_GAIN_16 +584 0x4848 //TX_FDEQ_GAIN_17 +585 0x4848 //TX_FDEQ_GAIN_18 +586 0x4848 //TX_FDEQ_GAIN_19 +587 0x4848 //TX_FDEQ_GAIN_20 +588 0x4848 //TX_FDEQ_GAIN_21 +589 0x4848 //TX_FDEQ_GAIN_22 +590 0x4848 //TX_FDEQ_GAIN_23 +591 0x0202 //TX_FDEQ_BIN_0 +592 0x0104 //TX_FDEQ_BIN_1 +593 0x0502 //TX_FDEQ_BIN_2 +594 0x0202 //TX_FDEQ_BIN_3 +595 0x0504 //TX_FDEQ_BIN_4 +596 0x0708 //TX_FDEQ_BIN_5 +597 0x0808 //TX_FDEQ_BIN_6 +598 0x050E //TX_FDEQ_BIN_7 +599 0x0B0C //TX_FDEQ_BIN_8 +600 0x0F0F //TX_FDEQ_BIN_9 +601 0x0E0D //TX_FDEQ_BIN_10 +602 0x0F28 //TX_FDEQ_BIN_11 +603 0x111B //TX_FDEQ_BIN_12 +604 0x291E //TX_FDEQ_BIN_13 +605 0x1E10 //TX_FDEQ_BIN_14 +606 0x1810 //TX_FDEQ_BIN_15 +607 0x1021 //TX_FDEQ_BIN_16 +608 0x1000 //TX_FDEQ_BIN_17 +609 0x0000 //TX_FDEQ_BIN_18 +610 0x0000 //TX_FDEQ_BIN_19 +611 0x0000 //TX_FDEQ_BIN_20 +612 0x0000 //TX_FDEQ_BIN_21 +613 0x0000 //TX_FDEQ_BIN_22 +614 0x0000 //TX_FDEQ_BIN_23 +615 0x0000 //TX_FDEQ_PADDING +616 0x0030 //TX_PREEQ_SUBNUM_MIC0 +617 0x4848 //TX_PREEQ_GAIN_MIC0_0 +618 0x4848 //TX_PREEQ_GAIN_MIC0_1 +619 0x4848 //TX_PREEQ_GAIN_MIC0_2 +620 0x4848 //TX_PREEQ_GAIN_MIC0_3 +621 0x4848 //TX_PREEQ_GAIN_MIC0_4 +622 0x4848 //TX_PREEQ_GAIN_MIC0_5 +623 0x4848 //TX_PREEQ_GAIN_MIC0_6 +624 0x4848 //TX_PREEQ_GAIN_MIC0_7 +625 0x4848 //TX_PREEQ_GAIN_MIC0_8 +626 0x4848 //TX_PREEQ_GAIN_MIC0_9 +627 0x4848 //TX_PREEQ_GAIN_MIC0_10 +628 0x4848 //TX_PREEQ_GAIN_MIC0_11 +629 0x4848 //TX_PREEQ_GAIN_MIC0_12 +630 0x4848 //TX_PREEQ_GAIN_MIC0_13 +631 0x4848 //TX_PREEQ_GAIN_MIC0_14 +632 0x4848 //TX_PREEQ_GAIN_MIC0_15 +633 0x4848 //TX_PREEQ_GAIN_MIC0_16 +634 0x4848 //TX_PREEQ_GAIN_MIC0_17 +635 0x4848 //TX_PREEQ_GAIN_MIC0_18 +636 0x4848 //TX_PREEQ_GAIN_MIC0_19 +637 0x4848 //TX_PREEQ_GAIN_MIC0_20 +638 0x4848 //TX_PREEQ_GAIN_MIC0_21 +639 0x4848 //TX_PREEQ_GAIN_MIC0_22 +640 0x4848 //TX_PREEQ_GAIN_MIC0_23 +641 0x251A //TX_PREEQ_BIN_MIC0_0 +642 0x0F0F //TX_PREEQ_BIN_MIC0_1 +643 0x0C0C //TX_PREEQ_BIN_MIC0_2 +644 0x0C0F //TX_PREEQ_BIN_MIC0_3 +645 0x0F0F //TX_PREEQ_BIN_MIC0_4 +646 0x0F09 //TX_PREEQ_BIN_MIC0_5 +647 0x0909 //TX_PREEQ_BIN_MIC0_6 +648 0x0908 //TX_PREEQ_BIN_MIC0_7 +649 0x070F //TX_PREEQ_BIN_MIC0_8 +650 0x1F08 //TX_PREEQ_BIN_MIC0_9 +651 0x0808 //TX_PREEQ_BIN_MIC0_10 +652 0x0920 //TX_PREEQ_BIN_MIC0_11 +653 0x2020 //TX_PREEQ_BIN_MIC0_12 +654 0x2021 //TX_PREEQ_BIN_MIC0_13 +655 0x0000 //TX_PREEQ_BIN_MIC0_14 +656 0x0000 //TX_PREEQ_BIN_MIC0_15 +657 0x0000 //TX_PREEQ_BIN_MIC0_16 +658 0x0000 //TX_PREEQ_BIN_MIC0_17 +659 0x0000 //TX_PREEQ_BIN_MIC0_18 +660 0x0000 //TX_PREEQ_BIN_MIC0_19 +661 0x0000 //TX_PREEQ_BIN_MIC0_20 +662 0x0000 //TX_PREEQ_BIN_MIC0_21 +663 0x0000 //TX_PREEQ_BIN_MIC0_22 +664 0x0000 //TX_PREEQ_BIN_MIC0_23 +665 0x0030 //TX_PREEQ_SUBNUM_MIC1 +666 0x4848 //TX_PREEQ_GAIN_MIC1_0 +667 0x4848 //TX_PREEQ_GAIN_MIC1_1 +668 0x4848 //TX_PREEQ_GAIN_MIC1_2 +669 0x4848 //TX_PREEQ_GAIN_MIC1_3 +670 0x4848 //TX_PREEQ_GAIN_MIC1_4 +671 0x4848 //TX_PREEQ_GAIN_MIC1_5 +672 0x4848 //TX_PREEQ_GAIN_MIC1_6 +673 0x4849 //TX_PREEQ_GAIN_MIC1_7 +674 0x4A4A //TX_PREEQ_GAIN_MIC1_8 +675 0x4B4D //TX_PREEQ_GAIN_MIC1_9 +676 0x4E4F //TX_PREEQ_GAIN_MIC1_10 +677 0x5052 //TX_PREEQ_GAIN_MIC1_11 +678 0x5354 //TX_PREEQ_GAIN_MIC1_12 +679 0x5454 //TX_PREEQ_GAIN_MIC1_13 +680 0x5653 //TX_PREEQ_GAIN_MIC1_14 +681 0x4C48 //TX_PREEQ_GAIN_MIC1_15 +682 0x4444 //TX_PREEQ_GAIN_MIC1_16 +683 0x4848 //TX_PREEQ_GAIN_MIC1_17 +684 0x4848 //TX_PREEQ_GAIN_MIC1_18 +685 0x4848 //TX_PREEQ_GAIN_MIC1_19 +686 0x4848 //TX_PREEQ_GAIN_MIC1_20 +687 0x4848 //TX_PREEQ_GAIN_MIC1_21 +688 0x4848 //TX_PREEQ_GAIN_MIC1_22 +689 0x4848 //TX_PREEQ_GAIN_MIC1_23 +690 0x0202 //TX_PREEQ_BIN_MIC1_0 +691 0x0203 //TX_PREEQ_BIN_MIC1_1 +692 0x0303 //TX_PREEQ_BIN_MIC1_2 +693 0x0304 //TX_PREEQ_BIN_MIC1_3 +694 0x0405 //TX_PREEQ_BIN_MIC1_4 +695 0x0506 //TX_PREEQ_BIN_MIC1_5 +696 0x0808 //TX_PREEQ_BIN_MIC1_6 +697 0x0809 //TX_PREEQ_BIN_MIC1_7 +698 0x0A0A //TX_PREEQ_BIN_MIC1_8 +699 0x0C10 //TX_PREEQ_BIN_MIC1_9 +700 0x1013 //TX_PREEQ_BIN_MIC1_10 +701 0x1414 //TX_PREEQ_BIN_MIC1_11 +702 0x261E //TX_PREEQ_BIN_MIC1_12 +703 0x1E14 //TX_PREEQ_BIN_MIC1_13 +704 0x1414 //TX_PREEQ_BIN_MIC1_14 +705 0x2814 //TX_PREEQ_BIN_MIC1_15 +706 0x401E //TX_PREEQ_BIN_MIC1_16 +707 0x0000 //TX_PREEQ_BIN_MIC1_17 +708 0x0000 //TX_PREEQ_BIN_MIC1_18 +709 0x0000 //TX_PREEQ_BIN_MIC1_19 +710 0x0000 //TX_PREEQ_BIN_MIC1_20 +711 0x0000 //TX_PREEQ_BIN_MIC1_21 +712 0x0000 //TX_PREEQ_BIN_MIC1_22 +713 0x0000 //TX_PREEQ_BIN_MIC1_23 +714 0x0030 //TX_PREEQ_SUBNUM_MIC2 +715 0x4848 //TX_PREEQ_GAIN_MIC2_0 +716 0x4848 //TX_PREEQ_GAIN_MIC2_1 +717 0x4848 //TX_PREEQ_GAIN_MIC2_2 +718 0x4848 //TX_PREEQ_GAIN_MIC2_3 +719 0x4848 //TX_PREEQ_GAIN_MIC2_4 +720 0x4848 //TX_PREEQ_GAIN_MIC2_5 +721 0x4848 //TX_PREEQ_GAIN_MIC2_6 +722 0x4848 //TX_PREEQ_GAIN_MIC2_7 +723 0x4848 //TX_PREEQ_GAIN_MIC2_8 +724 0x4848 //TX_PREEQ_GAIN_MIC2_9 +725 0x4848 //TX_PREEQ_GAIN_MIC2_10 +726 0x4848 //TX_PREEQ_GAIN_MIC2_11 +727 0x4848 //TX_PREEQ_GAIN_MIC2_12 +728 0x4848 //TX_PREEQ_GAIN_MIC2_13 +729 0x4848 //TX_PREEQ_GAIN_MIC2_14 +730 0x4848 //TX_PREEQ_GAIN_MIC2_15 +731 0x4848 //TX_PREEQ_GAIN_MIC2_16 +732 0x4848 //TX_PREEQ_GAIN_MIC2_17 +733 0x4848 //TX_PREEQ_GAIN_MIC2_18 +734 0x4848 //TX_PREEQ_GAIN_MIC2_19 +735 0x4848 //TX_PREEQ_GAIN_MIC2_20 +736 0x4848 //TX_PREEQ_GAIN_MIC2_21 +737 0x4848 //TX_PREEQ_GAIN_MIC2_22 +738 0x4848 //TX_PREEQ_GAIN_MIC2_23 +739 0x0608 //TX_PREEQ_BIN_MIC2_0 +740 0x0808 //TX_PREEQ_BIN_MIC2_1 +741 0x0808 //TX_PREEQ_BIN_MIC2_2 +742 0x0808 //TX_PREEQ_BIN_MIC2_3 +743 0x0808 //TX_PREEQ_BIN_MIC2_4 +744 0x0808 //TX_PREEQ_BIN_MIC2_5 +745 0x0808 //TX_PREEQ_BIN_MIC2_6 +746 0x0808 //TX_PREEQ_BIN_MIC2_7 +747 0x0808 //TX_PREEQ_BIN_MIC2_8 +748 0x0808 //TX_PREEQ_BIN_MIC2_9 +749 0x0808 //TX_PREEQ_BIN_MIC2_10 +750 0x0808 //TX_PREEQ_BIN_MIC2_11 +751 0x0808 //TX_PREEQ_BIN_MIC2_12 +752 0x0808 //TX_PREEQ_BIN_MIC2_13 +753 0x0808 //TX_PREEQ_BIN_MIC2_14 +754 0x0200 //TX_PREEQ_BIN_MIC2_15 +755 0x0000 //TX_PREEQ_BIN_MIC2_16 +756 0x0000 //TX_PREEQ_BIN_MIC2_17 +757 0x0000 //TX_PREEQ_BIN_MIC2_18 +758 0x0000 //TX_PREEQ_BIN_MIC2_19 +759 0x0000 //TX_PREEQ_BIN_MIC2_20 +760 0x0000 //TX_PREEQ_BIN_MIC2_21 +761 0x0000 //TX_PREEQ_BIN_MIC2_22 +762 0x0000 //TX_PREEQ_BIN_MIC2_23 +763 0x0006 //TX_MASKING_ABILITY +764 0x0800 //TX_NND_WEIGHT +765 0x0050 //TX_MIC_CALIBRATION_0 +766 0x0056 //TX_MIC_CALIBRATION_1 +767 0x0050 //TX_MIC_CALIBRATION_2 +768 0x0050 //TX_MIC_CALIBRATION_3 +769 0x0046 //TX_MIC_PWR_BIAS_0 +770 0x0042 //TX_MIC_PWR_BIAS_1 +771 0x0046 //TX_MIC_PWR_BIAS_2 +772 0x0046 //TX_MIC_PWR_BIAS_3 +773 0x0000 //TX_GAIN_LIMIT_0 +774 0x0006 //TX_GAIN_LIMIT_1 +775 0x0000 //TX_GAIN_LIMIT_2 +776 0x0000 //TX_GAIN_LIMIT_3 +777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN +778 0x7FDE //TX_BVE_VAD0_ALPHAUP +779 0x7F3A //TX_BVE_VAD0_ALPHADOWN +780 0x2000 //TX_BVE_GAINWEIGHT_NOFEVADLI +781 0x7F5B //TX_BVE_FEVADLI_ALPHA +782 0x7F19 //TX_BVE_NOVAD0_ALPHAUP +783 0x1000 //TX_TDDRC_ALPHA_UP_01 +784 0x1000 //TX_TDDRC_ALPHA_UP_02 +785 0x1000 //TX_TDDRC_ALPHA_UP_03 +786 0x1000 //TX_TDDRC_ALPHA_UP_04 +787 0x7EB8 //TX_TDDRC_ALPHA_DWN_01 +788 0x7EB8 //TX_TDDRC_ALPHA_DWN_02 +789 0x7EB8 //TX_TDDRC_ALPHA_DWN_03 +790 0x7EB8 //TX_TDDRC_ALPHA_DWN_04 +791 0x7FFF //TX_TDDRC_TD_DRC_LIMIT +792 0x0800 //TX_TDDRC_POST_LIMIT_GAIN +793 0x0000 //TX_TDDRC_RESRV_0 +794 0x0000 //TX_TDDRC_RESRV_1 +795 0x0018 //TX_FDDRC_BAND_MARGIN_0 +796 0x0030 //TX_FDDRC_BAND_MARGIN_1 +797 0x0050 //TX_FDDRC_BAND_MARGIN_2 +798 0x0080 //TX_FDDRC_BAND_MARGIN_3 +799 0x0007 //TX_FDDRC_BLOCK_EXP +800 0x5000 //TX_FDDRC_THRD_2_0 +801 0x5000 //TX_FDDRC_THRD_2_1 +802 0x5000 //TX_FDDRC_THRD_2_2 +803 0x5000 //TX_FDDRC_THRD_2_3 +804 0x6400 //TX_FDDRC_THRD_3_0 +805 0x6400 //TX_FDDRC_THRD_3_1 +806 0x6400 //TX_FDDRC_THRD_3_2 +807 0x6400 //TX_FDDRC_THRD_3_3 +808 0x2000 //TX_FDDRC_SLANT_0_0 +809 0x2000 //TX_FDDRC_SLANT_0_1 +810 0x2000 //TX_FDDRC_SLANT_0_2 +811 0x2000 //TX_FDDRC_SLANT_0_3 +812 0x5333 //TX_FDDRC_SLANT_1_0 +813 0x5333 //TX_FDDRC_SLANT_1_1 +814 0x5333 //TX_FDDRC_SLANT_1_2 +815 0x5333 //TX_FDDRC_SLANT_1_3 +816 0x0010 //TX_DEADMIC_SILENCE_TH +817 0x0600 //TX_MIC_DEGRADE_TH +818 0x0078 //TX_DEADMIC_CNT +819 0x0078 //TX_MIC_DEGRADE_CNT +820 0x0000 //TX_FDDRC_RESRV_4 +821 0x0000 //TX_FDDRC_RESRV_5 +822 0x0000 //TX_FDDRC_RESRV_6 +823 0x7FFF //TX_KS_NOISEPASTE_FACTOR +824 0x0001 //TX_KS_CONFIG +825 0x7FFF //TX_KS_GAIN_MIN +826 0x0000 //TX_KS_RESRV_0 +827 0x0000 //TX_KS_RESRV_1 +828 0x0000 //TX_KS_RESRV_2 +829 0x7C00 //TX_LAMBDA_PKA_FP +830 0x2000 //TX_TPKA_FP +831 0x0080 //TX_MIN_G_FP +832 0x2000 //TX_MAX_G_FP +833 0x0FA0 //TX_FFP_FP_K_METAL +834 0x4000 //TX_A_POST_FLT_FP +835 0x0F5C //TX_RTO_OUTBEAM_TH +836 0x4CCD //TX_TPKA_FP_THD +837 0x0000 //TX_MAX_G_FP_BLK +838 0x0000 //TX_FFP_FADEIN +839 0x0000 //TX_FFP_FADEOUT +840 0x0000 //TX_WHISPERCTH +841 0x0000 //TX_WHISPERHOLDT +842 0x0000 //TX_WHISP_ENTHH +843 0x0000 //TX_WHISP_ENTHL +844 0x0000 //TX_WHISP_RTOTH +845 0x0000 //TX_WHISP_RTOTH2 +846 0x0096 //TX_MUTE_PERIOD +847 0x0000 //TX_FADE_IN_PERIOD +848 0x0100 //TX_FFP_RESRV_2 +849 0x0020 //TX_FFP_RESRV_3 +850 0x0000 //TX_FFP_RESRV_4 +851 0x0000 //TX_FFP_RESRV_5 +852 0x0000 //TX_FFP_RESRV_6 +853 0x0002 //TX_FILTINDX +854 0x0002 //TX_TDDRC_THRD_0 +855 0x0003 //TX_TDDRC_THRD_1 +856 0x1500 //TX_TDDRC_THRD_2 +857 0x1500 //TX_TDDRC_THRD_3 +858 0x3000 //TX_TDDRC_SLANT_0 +859 0x6E00 //TX_TDDRC_SLANT_1 +860 0x1000 //TX_TDDRC_ALPHA_UP_00 +861 0x7EB8 //TX_TDDRC_ALPHA_DWN_00 +862 0x0000 //TX_TDDRC_HMNC_FLAG +863 0x199A //TX_TDDRC_HMNC_GAIN +864 0x0000 //TX_TDDRC_SMT_FLAG +865 0x0CCD //TX_TDDRC_SMT_W +866 0x0715 //TX_TDDRC_DRC_GAIN +867 0x7FFF //TX_TDDRC_LMT_THRD +868 0x0000 //TX_TDDRC_LMT_ALPHA +869 0x0000 //TX_TFMASKLTH +870 0x0000 //TX_TFMASKLTHL +871 0x0CCD //TX_TFMASKHTH +872 0xECCD //TX_TFMASKLTH_BINVAD +873 0xFCCD //TX_TFMASKLTH_NS_EST +874 0xF800 //TX_TFMASKLTH_DOA +875 0x0CCD //TX_TFMASKTH_BLESSCUT +876 0x1000 //TX_B_LESSCUT_RTO_MASK +877 0x2000 //TX_SB_RHO_MEAN_TH_ABN +878 0x2000 //TX_B_POST_FLT_MASK +879 0x0000 //TX_B_POST_FLT_MASK1 +880 0x6333 //TX_GAIN_WIND_MASK +881 0x0000 //TX_TFMASK_BFSTRICT_MUSIC +882 0x0000 //TX_TFMASK_BFSTRICT_NOMUSIC +883 0x7333 //TX_FASTNS_OUTIN_TH +884 0x0CCD //TX_FASTNS_TFMASK_TH +885 0x0CCD //TX_FASTNS_TFMASKBIN_TH1 +886 0x0CCD //TX_FASTNS_TFMASKBIN_TH2 +887 0x0CCD //TX_FASTNS_TFMASKBIN_TH3 +888 0x0028 //TX_FASTNS_ARSPC_TH +889 0xC000 //TX_FASTNS_MASK5_TH +890 0x0810 //TX_POSTSSA_MIN_G_VR_MASK +891 0x1000 //TX_A_LESSCUT_RTO_MASK +892 0x1770 //TX_FASTNS_NOISETH +893 0xC000 //TX_FASTNS_SSA_THLFL +894 0xC000 //TX_FASTNS_SSA_THHFL +895 0xCCCC //TX_FASTNS_SSA_THLFH +896 0xD999 //TX_FASTNS_SSA_THHFH +897 0x2329 //TX_SENDFUNC_REG_MICMUTE +898 0x0010 //TX_SENDFUNC_REG_MICMUTE1 +899 0x03E8 //TX_MICMUTE_RATIO_THR +900 0x01A4 //TX_MICMUTE_AMP_THR +901 0x0004 //TX_MICMUTE_HPF_IND +902 0x00C0 //TX_MICMUTE_LOG_EYR_TH +903 0x0008 //TX_MICMUTE_CVG_TIME +904 0x0008 //TX_MICMUTE_RELEASE_TIME +905 0x0CD0 //TX_MIC_VOLUME_MIC0MUTE +906 0x0000 //TX_MICMUTE_EPD_OFFSET_0 +907 0x0028 //TX_MICMUTE_FRQ_AEC_L +908 0x7999 //TX_MICMUTE_EAD_THR +909 0x7FFF //TX_MICMUTE_LAMBDA_CB_NLE +910 0x3000 //TX_MICMUTE_LAMBDA_RE_EST +911 0x7F00 //TX_DTD_THR1_MICMUTE_0 +912 0x7000 //TX_DTD_THR1_MICMUTE_1 +913 0x7FFF //TX_DTD_THR1_MICMUTE_2 +914 0x7FFF //TX_DTD_THR1_MICMUTE_3 +915 0x2000 //TX_DTD_THR2_MICMUTE_0 +916 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_0 +917 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_1 +918 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_2 +919 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_3 +920 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_4 +921 0x7FFF //TX_MICMUTE_C_POST_FLT +922 0x03E8 //TX_MICMUTE_DT_CUT_K +923 0x0001 //TX_MICMUTE_DT_CUT_THR +924 0x03E8 //TX_MICMUTE_DT_CUT_K2 +925 0x0001 //TX_MICMUTE_DT_CUT_THR2 +926 0x0064 //TX_MICMUTE_DT2_HOLD_N +927 0x1000 //TX_MICMUTE_RATIODTH_THCUT +928 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOL +929 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOH +930 0x0400 //TX_MICMUTE_C_POST_FLT_MASK +931 0x7999 //TX_MICMUTE_RATIODTL_CUT_TH +932 0x3E80 //TX_MICMUTE_DT_CUT_K1 +933 0x0800 //TX_MICMUTE_N2_SN_EST +934 0xFC00 //TX_MICMUTE_THR_SN_EST_0 +935 0x001C //TX_MICMUTE_MIN_G_CTRL_0 +936 0x6000 //TX_MICMUTE_A_POST_FILT_S_0 +937 0x7000 //TX_MICMUTE_B_POST_FILT_0 +938 0x2710 //TX_MIC1RUB_AMP_THR +939 0x7FFF //TX_MIC1MUTE_RATIO_THR +940 0x0001 //TX_MIC1MUTE_AMP_THR +941 0x0008 //TX_MIC1MUTE_CVG_TIME +942 0x0008 //TX_MIC1MUTE_RELEASE_TIME +943 0x05A0 //TX_AMS_RESRV_01 +944 0x3FFF //TX_AMS_RESRV_02 +945 0x7FFF //TX_AMS_RESRV_03 +946 0x0000 //TX_AMS_RESRV_04 +947 0x0000 //TX_AMS_RESRV_05 +948 0x0000 //TX_AMS_RESRV_06 +949 0x0000 //TX_AMS_RESRV_07 +950 0x0000 //TX_AMS_RESRV_08 +951 0x0000 //TX_AMS_RESRV_09 +952 0x0000 //TX_AMS_RESRV_10 +953 0x0000 //TX_AMS_RESRV_11 +954 0x0000 //TX_AMS_RESRV_12 +955 0x0000 //TX_AMS_RESRV_13 +956 0x0000 //TX_AMS_RESRV_14 +957 0x0000 //TX_AMS_RESRV_15 +958 0x0000 //TX_AMS_RESRV_16 +959 0x0000 //TX_AMS_RESRV_17 +960 0x0000 //TX_AMS_RESRV_18 +961 0x0000 //TX_AMS_RESRV_19 +#RX +0 0x000C //RX_RECVFUNC_MODE_0 +1 0x0000 //RX_RECVFUNC_MODE_1 +2 0x0003 //RX_SAMPLINGFREQ_SIG +3 0x0003 //RX_SAMPLINGFREQ_PROC +4 0x000A //RX_FRAME_SZ +5 0x0000 //RX_DELAY_OPT +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +10 0x0800 //RX_PGA +11 0x7FFF //RX_A_HP +12 0x4000 //RX_B_PE +13 0x5800 //RX_THR_PITCH_DET_0 +14 0x5000 //RX_THR_PITCH_DET_1 +15 0x4000 //RX_THR_PITCH_DET_2 +16 0x0008 //RX_PITCH_BFR_LEN +17 0x0003 //RX_SBD_PITCH_DET +18 0x0100 //RX_PP_RESRV_0 +19 0x0020 //RX_PP_RESRV_1 +20 0x0600 //RX_N_SN_EST +21 0x000C //RX_N2_SN_EST +22 0x000F //RX_NS_LVL_CTRL +23 0xF800 //RX_THR_SN_EST +24 0x7E00 //RX_LAMBDA_PFILT +25 0x000A //RX_FENS_RESRV_0 +26 0x0190 //RX_FENS_RESRV_1 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +30 0x0002 //RX_EXTRA_NS_L +31 0x0800 //RX_EXTRA_NS_A +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +35 0x199A //RX_A_POST_FLT +36 0x0000 //RX_LMT_THRD +37 0x4000 //RX_LMT_ALPHA +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +111 0x0002 //RX_FILTINDX +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +125 0x7C00 //RX_LAMBDA_PKA_FP +126 0x2000 //RX_TPKA_FP +127 0x2000 //RX_MIN_G_FP +128 0x0080 //RX_MAX_G_FP +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +131 0x0000 //RX_MAXLEVEL_CNG +132 0x3000 //RX_BWE_UV_TH +133 0x3000 //RX_BWE_UV_TH2 +134 0x1800 //RX_BWE_UV_TH3 +135 0x1000 //RX_BWE_V_TH +136 0x04CD //RX_BWE_GAIN1_V_TH1 +137 0x0F33 //RX_BWE_GAIN1_V_TH2 +138 0x7333 //RX_BWE_UV_EQ +139 0x199A //RX_BWE_V_EQ +140 0x7333 //RX_BWE_TONE_TH +141 0x0004 //RX_BWE_UV_HOLD_T +142 0x6CCD //RX_BWE_GAIN2_ALPHA +143 0x799A //RX_BWE_GAIN3_ALPHA +144 0x001E //RX_BWE_CUTOFF +145 0x3000 //RX_BWE_GAINFILL +146 0x3200 //RX_BWE_MAXTH_TONE +147 0x2000 //RX_BWE_EQ_0 +148 0x2000 //RX_BWE_EQ_1 +149 0x2000 //RX_BWE_EQ_2 +150 0x2000 //RX_BWE_EQ_3 +151 0x2000 //RX_BWE_EQ_4 +152 0x2000 //RX_BWE_EQ_5 +153 0x2000 //RX_BWE_EQ_6 +154 0x0000 //RX_BWE_RESRV_0 +155 0x0000 //RX_BWE_RESRV_1 +156 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#RX 2 +157 0x000C //RX_RECVFUNC_MODE_0 +158 0x0000 //RX_RECVFUNC_MODE_1 +159 0x0003 //RX_SAMPLINGFREQ_SIG +160 0x0003 //RX_SAMPLINGFREQ_PROC +161 0x000A //RX_FRAME_SZ +162 0x0000 //RX_DELAY_OPT +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +167 0x0800 //RX_PGA +168 0x7FFF //RX_A_HP +169 0x4000 //RX_B_PE +170 0x5800 //RX_THR_PITCH_DET_0 +171 0x5000 //RX_THR_PITCH_DET_1 +172 0x4000 //RX_THR_PITCH_DET_2 +173 0x0008 //RX_PITCH_BFR_LEN +174 0x0003 //RX_SBD_PITCH_DET +175 0x0100 //RX_PP_RESRV_0 +176 0x0020 //RX_PP_RESRV_1 +177 0x0600 //RX_N_SN_EST +178 0x000C //RX_N2_SN_EST +179 0x000F //RX_NS_LVL_CTRL +180 0xF800 //RX_THR_SN_EST +181 0x7E00 //RX_LAMBDA_PFILT +182 0x000A //RX_FENS_RESRV_0 +183 0x0190 //RX_FENS_RESRV_1 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +187 0x0002 //RX_EXTRA_NS_L +188 0x0800 //RX_EXTRA_NS_A +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +192 0x199A //RX_A_POST_FLT +193 0x0000 //RX_LMT_THRD +194 0x4000 //RX_LMT_ALPHA +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +268 0x0002 //RX_FILTINDX +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +282 0x7C00 //RX_LAMBDA_PKA_FP +283 0x2000 //RX_TPKA_FP +284 0x2000 //RX_MIN_G_FP +285 0x0080 //RX_MAX_G_FP +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +288 0x0000 //RX_MAXLEVEL_CNG +289 0x3000 //RX_BWE_UV_TH +290 0x3000 //RX_BWE_UV_TH2 +291 0x1800 //RX_BWE_UV_TH3 +292 0x1000 //RX_BWE_V_TH +293 0x04CD //RX_BWE_GAIN1_V_TH1 +294 0x0F33 //RX_BWE_GAIN1_V_TH2 +295 0x7333 //RX_BWE_UV_EQ +296 0x199A //RX_BWE_V_EQ +297 0x7333 //RX_BWE_TONE_TH +298 0x0004 //RX_BWE_UV_HOLD_T +299 0x6CCD //RX_BWE_GAIN2_ALPHA +300 0x799A //RX_BWE_GAIN3_ALPHA +301 0x001E //RX_BWE_CUTOFF +302 0x3000 //RX_BWE_GAINFILL +303 0x3200 //RX_BWE_MAXTH_TONE +304 0x2000 //RX_BWE_EQ_0 +305 0x2000 //RX_BWE_EQ_1 +306 0x2000 //RX_BWE_EQ_2 +307 0x2000 //RX_BWE_EQ_3 +308 0x2000 //RX_BWE_EQ_4 +309 0x2000 //RX_BWE_EQ_5 +310 0x2000 //RX_BWE_EQ_6 +311 0x0000 //RX_BWE_RESRV_0 +312 0x0000 //RX_BWE_RESRV_1 +313 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 + +#CASE_NAME HANDSET-HANDSET_HAC-TMOBILE_US-FB +#PARAM_MODE FULL +#PARAM_TYPE TX+2RX +#TOTAL_CUSTOM_STEP 7+7 +#TX +0 0x0000 //TX_OPERATION_MODE_0 +1 0x0000 //TX_OPERATION_MODE_1 +2 0x0026 //TX_PATCH_REG +3 0x6B7E //TX_SENDFUNC_MODE_0 +4 0x0001 //TX_SENDFUNC_MODE_1 +5 0x0002 //TX_NUM_MIC +6 0x0004 //TX_SAMPLINGFREQ_SIG +7 0x0004 //TX_SAMPLINGFREQ_PROC +8 0x000A //TX_FRAME_SZ_SIG +9 0x000A //TX_FRAME_SZ +10 0x0000 //TX_DELAY_OPT +11 0x0028 //TX_MAX_TAIL_LENGTH +12 0x0001 //TX_NUM_LOUTCHN +13 0x0001 //TX_MAXNUM_AECREF +14 0x0000 //TX_DBG_FUNC_REG +15 0x0000 //TX_DBG_FUNC_REG1 +16 0x0000 //TX_SYS_RESRV_0 +17 0x0000 //TX_SYS_RESRV_1 +18 0x0000 //TX_SYS_RESRV_2 +19 0x0000 //TX_SYS_RESRV_3 +20 0x0000 //TX_DIST2REF0 +21 0x009C //TX_DIST2REF1 +22 0x0000 //TX_DIST2REF_02 +23 0x0000 //TX_DIST2REF_03 +24 0x0000 //TX_DIST2REF_04 +25 0x0000 //TX_DIST2REF_05 +26 0x0000 //TX_MMIC +27 0x1000 //TX_PGA_0 +28 0x1000 //TX_PGA_1 +29 0x1000 //TX_PGA_2 +30 0x0000 //TX_PGA_3 +31 0x0000 //TX_PGA_4 +32 0x0000 //TX_PGA_5 +33 0x0000 //TX_MIC_PAIRS +34 0x0000 //TX_MIC_PAIRS_HS +35 0x0002 //TX_MICS_FOR_BF +36 0x0000 //TX_MIC_PAIRS_FORL1 +37 0x0002 //TX_MICS_OF_PAIR0 +38 0x0002 //TX_MICS_OF_PAIR1 +39 0x0002 //TX_MICS_OF_PAIR2 +40 0x0002 //TX_MICS_OF_PAIR3 +41 0x0000 //TX_MIC_DATA_SRC0 +42 0x0002 //TX_MIC_DATA_SRC1 +43 0x0001 //TX_MIC_DATA_SRC2 +44 0x0000 //TX_MIC_DATA_SRC3 +45 0x0000 //TX_MIC_PAIR_CH_04 +46 0x0000 //TX_MIC_PAIR_CH_05 +47 0x0000 //TX_MIC_PAIR_CH_10 +48 0x0000 //TX_MIC_PAIR_CH_11 +49 0x0000 //TX_MIC_PAIR_CH_12 +50 0x0000 //TX_MIC_PAIR_CH_13 +51 0x0000 //TX_MIC_PAIR_CH_14 +52 0x05DC //TX_HD_BIN_MASK +53 0x0010 //TX_HD_SUBAND_MASK +54 0x19A1 //TX_HD_FRAME_AVG_MASK +55 0x0320 //TX_HD_MIN_FRQ +56 0x1000 //TX_HD_ALPHA_PSD +57 0x1100 //TX_T_PHPR1 +58 0x0000 //TX_T_PHPR2 +59 0x0000 //TX_T_PTPR +60 0x0000 //TX_T_PNPR +61 0x0000 //TX_T_PAPR1 +62 0xEE6C //TX_T_PSDVAT +63 0x0800 //TX_CNT +64 0x4000 //TX_ANTI_HOWL_GAIN +65 0x0001 //TX_MICFORBFMARK_0 +66 0x0001 //TX_MICFORBFMARK_1 +67 0x0001 //TX_MICFORBFMARK_2 +68 0x0001 //TX_MICFORBFMARK_3 +69 0x0001 //TX_MICFORBFMARK_4 +70 0x0001 //TX_MICFORBFMARK_5 +71 0x0000 //TX_DIST2REF_10 +72 0x3A66 //TX_DIST2REF_11 +73 0x0000 //TX_DIST2REF2 +74 0x0000 //TX_DIST2REF_13 +75 0x0000 //TX_DIST2REF_14 +76 0x0000 //TX_DIST2REF_15 +77 0x0000 //TX_DIST2REF_20 +78 0x0000 //TX_DIST2REF_21 +79 0x0000 //TX_DIST2REF_22 +80 0x0000 //TX_DIST2REF_23 +81 0x0000 //TX_DIST2REF_24 +82 0x0000 //TX_DIST2REF_25 +83 0x0000 //TX_DIST2REF_30 +84 0x0000 //TX_DIST2REF_31 +85 0x0000 //TX_DIST2REF_32 +86 0x0000 //TX_DIST2REF_33 +87 0x0000 //TX_DIST2REF_34 +88 0x0000 //TX_DIST2REF_35 +89 0x0000 //TX_MIC_LOC_00 +90 0x0000 //TX_MIC_LOC_01 +91 0x0000 //TX_MIC_LOC_02 +92 0x0000 //TX_MIC_LOC_03 +93 0x0000 //TX_MIC_LOC_04 +94 0x0000 //TX_MIC_LOC_05 +95 0x0000 //TX_MIC_LOC_10 +96 0x0000 //TX_MIC_LOC_11 +97 0x0000 //TX_MIC_LOC_12 +98 0x0000 //TX_MIC_LOC_13 +99 0x0000 //TX_MIC_LOC_14 +100 0x0000 //TX_MIC_LOC_15 +101 0x0000 //TX_MIC_LOC_20 +102 0x0000 //TX_MIC_LOC_21 +103 0x0000 //TX_MIC_LOC_22 +104 0x0000 //TX_MIC_LOC_23 +105 0x0000 //TX_MIC_LOC_24 +106 0x0000 //TX_MIC_LOC_25 +107 0x0200 //TX_MIC_REFBLK_VOLUME +108 0x0AAC //TX_MIC_BLOCK_VOLUME +109 0x0000 //TX_INVERSE_MASK +110 0x0000 //TX_ADCS_MASK +111 0x04D0 //TX_ADCS_GAIN +112 0x4000 //TX_NFC_GAINFAC +113 0x0000 //TX_MAINMIC_BLKFACTOR +114 0x0000 //TX_REFMIC_BLKFACTOR +115 0x0000 //TX_BLMIC_BLKFACTOR +116 0x0000 //TX_BRMIC_BLKFACTOR +117 0x0031 //TX_MICBLK_START_BIN +118 0x0060 //TX_MICBLK_END_BIN +119 0x0015 //TX_MICBLK_FE_HOLD +120 0xFFF2 //TX_MICBLK_MR_EXP_TH +121 0xFFF2 //TX_MICBLK_LR_EXP_TH +122 0x0000 //TX_FENE_HOLD +123 0x4000 //TX_FE_ENER_TH_MTS +124 0x0004 //TX_FE_ENER_TH_EXP +125 0x6000 //TX_C_POST_FLT_MIC_MAINBLK +126 0x6000 //TX_C_POST_FLT_MIC_REFBLK +127 0x0010 //TX_MIC_BLOCK_N +128 0x7E56 //TX_A_HP +129 0x4000 //TX_B_PE +130 0x1800 //TX_THR_PITCH_DET_0 +131 0x1000 //TX_THR_PITCH_DET_1 +132 0x0800 //TX_THR_PITCH_DET_2 +133 0x0008 //TX_PITCH_BFR_LEN +134 0x0003 //TX_SBD_PITCH_DET +135 0x0050 //TX_TD_AEC_L +136 0x4000 //TX_MU0_UNP_TD_AEC +137 0x1000 //TX_MU0_PTD_TD_AEC +138 0x0000 //TX_PP_RESRV_0 +139 0x2A94 //TX_PP_RESRV_1 +140 0x55F0 //TX_PP_RESRV_2 +141 0x0000 //TX_PP_RESRV_3 +142 0x0000 //TX_PP_RESRV_4 +143 0x0000 //TX_PP_RESRV_5 +144 0x0000 //TX_PP_RESRV_6 +145 0x0000 //TX_PP_RESRV_7 +146 0x0028 //TX_TAIL_LENGTH +147 0x0080 //TX_AEC_REF_GAIN_0 +148 0x0800 //TX_AEC_REF_GAIN_1 +149 0x0800 //TX_AEC_REF_GAIN_2 +150 0x7900 //TX_EAD_THR +151 0x2000 //TX_THR_RE_EST +152 0x0400 //TX_MIN_EQ_RE_EST_0 +153 0x0400 //TX_MIN_EQ_RE_EST_1 +154 0x0800 //TX_MIN_EQ_RE_EST_2 +155 0x0800 //TX_MIN_EQ_RE_EST_3 +156 0x1000 //TX_MIN_EQ_RE_EST_4 +157 0x1000 //TX_MIN_EQ_RE_EST_5 +158 0x1000 //TX_MIN_EQ_RE_EST_6 +159 0x1000 //TX_MIN_EQ_RE_EST_7 +160 0x1000 //TX_MIN_EQ_RE_EST_8 +161 0x1000 //TX_MIN_EQ_RE_EST_9 +162 0x1000 //TX_MIN_EQ_RE_EST_10 +163 0x1000 //TX_MIN_EQ_RE_EST_11 +164 0x1000 //TX_MIN_EQ_RE_EST_12 +165 0x3000 //TX_LAMBDA_RE_EST +166 0x1000 //TX_LAMBDA_CB_NLE +167 0x1800 //TX_C_POST_FLT +168 0x4000 //TX_GAIN_NP +169 0x003C //TX_SE_HOLD_N +170 0x0046 //TX_DT_HOLD_N +171 0x03E8 //TX_DT2_HOLD_N +172 0x6666 //TX_AEC_RESRV_0 +173 0x0000 //TX_AEC_RESRV_1 +174 0x0014 //TX_AEC_RESRV_2 +175 0x0000 //TX_MIC_DELAY_LENGTH +176 0x0000 //TX_REF_DELAY_LENGTH +177 0x0000 //TX_ADD_LINEIN_GAINL +178 0x0000 //TX_ADD_LINEIN_GAINH +179 0x0000 //TX_MIN_EQ_RE_EST_14 +180 0x0000 //TX_DTD_THR1_8 +181 0x7FFF //TX_DTD_THR2_8 +182 0x0000 //TX_DTD_MIC_BLK2 +183 0x0008 //TX_FRQ_LIN_LEN +184 0x7FFF //TX_FRQ_AEC_LEN_RHO +185 0x6000 //TX_MU0_UNP_FRQ_AEC +186 0x4000 //TX_MU0_PTD_FRQ_AEC +187 0x000A //TX_MINENOISETH +188 0x0800 //TX_MU0_RE_EST +189 0x0001 //TX_AEC_NUM_CH +190 0x0000 //TX_BIGECHOATTENUATION_MAX +191 0x2000 //TX_A_POST_FLT_MICBLK +192 0x0000 //TX_BLKENERTH +193 0x0000 //TX_BLKENERHIGHTH +194 0x0000 //TX_NORMENERTH +195 0x0000 //TX_NORMENERHIGHTH +196 0x0000 //TX_NORMENERHIGHTHL +197 0x7000 //TX_DTD_THR1_0 +198 0x7000 //TX_DTD_THR1_1 +199 0x7000 //TX_DTD_THR1_2 +200 0x7F00 //TX_DTD_THR1_3 +201 0x7F00 //TX_DTD_THR1_4 +202 0x7F00 //TX_DTD_THR1_5 +203 0x7F00 //TX_DTD_THR1_6 +204 0x2000 //TX_DTD_THR2_0 +205 0x2000 //TX_DTD_THR2_1 +206 0x2000 //TX_DTD_THR2_2 +207 0x1000 //TX_DTD_THR2_3 +208 0x1000 //TX_DTD_THR2_4 +209 0x1000 //TX_DTD_THR2_5 +210 0x1000 //TX_DTD_THR2_6 +211 0x6000 //TX_DTD_THR3 +212 0x0177 //TX_SPK_CUT_K +213 0x1B58 //TX_DT_CUT_K +214 0x0100 //TX_DT_CUT_THR +215 0x04EB //TX_COMFORT_G +216 0x01F4 //TX_POWER_YOUT_TH +217 0x4000 //TX_FDPFGAINECHO +218 0x0000 //TX_DTD_HD_THR +219 0x0000 //TX_SPK_CUT_K_S +220 0x0000 //TX_DTD_MIC_BLK +221 0x0400 //TX_ADPT_STRICT_L +222 0x0200 //TX_ADPT_STRICT_H +223 0x0C00 //TX_RATIO_DT_L_TH_LOW +224 0x2000 //TX_RATIO_DT_H_TH_LOW +225 0x1800 //TX_RATIO_DT_L_TH_HIGH +226 0x3000 //TX_RATIO_DT_H_TH_HIGH +227 0x0A00 //TX_RATIO_DT_L0_TH +228 0x7000 //TX_B_POST_FILT_ECHO_L +229 0x7FFF //TX_B_POST_FILT_ECHO_H +230 0x0200 //TX_MIN_G_CTRL_ECHO +231 0x7FFF //TX_B_LESSCUT_RTO_ECHO +232 0x0000 //TX_EPD_OFFSET_00 +233 0x0000 //TX_EPD_OFFST_01 +234 0x1388 //TX_RATIO_DT_L0_TH_HIGH +235 0x3A98 //TX_RATIO_DT_H_TH_CUT +236 0x7FFF //TX_MIN_EQ_RE_EST_13 +237 0x0000 //TX_DTD_THR1_7 +238 0x0000 //TX_DTD_THR2_7 +239 0x0800 //TX_DT_RESRV_7 +240 0x0800 //TX_DT_RESRV_8 +241 0x0000 //TX_DT_RESRV_9 +242 0xF600 //TX_THR_SN_EST_0 +243 0xFA00 //TX_THR_SN_EST_1 +244 0xFA00 //TX_THR_SN_EST_2 +245 0xF800 //TX_THR_SN_EST_3 +246 0xF800 //TX_THR_SN_EST_4 +247 0xF800 //TX_THR_SN_EST_5 +248 0xF800 //TX_THR_SN_EST_6 +249 0xF700 //TX_THR_SN_EST_7 +250 0x0000 //TX_DELTA_THR_SN_EST_0 +251 0x0200 //TX_DELTA_THR_SN_EST_1 +252 0x0200 //TX_DELTA_THR_SN_EST_2 +253 0x0200 //TX_DELTA_THR_SN_EST_3 +254 0x0100 //TX_DELTA_THR_SN_EST_4 +255 0x0200 //TX_DELTA_THR_SN_EST_5 +256 0x0100 //TX_DELTA_THR_SN_EST_6 +257 0x0200 //TX_DELTA_THR_SN_EST_7 +258 0x4000 //TX_LAMBDA_NN_EST_0 +259 0x4000 //TX_LAMBDA_NN_EST_1 +260 0x4000 //TX_LAMBDA_NN_EST_2 +261 0x4000 //TX_LAMBDA_NN_EST_3 +262 0x4000 //TX_LAMBDA_NN_EST_4 +263 0x4000 //TX_LAMBDA_NN_EST_5 +264 0x4000 //TX_LAMBDA_NN_EST_6 +265 0x4000 //TX_LAMBDA_NN_EST_7 +266 0x0400 //TX_N_SN_EST +267 0x001E //TX_INBEAM_T +268 0x0041 //TX_INBEAMHOLDT +269 0x2000 //TX_G_STRICT +270 0x2000 //TX_EQ_THR_BF +271 0x799A //TX_LAMBDA_EQ_BF +272 0x1000 //TX_NE_RTO_TH +273 0x1000 //TX_NE_RTO_TH_L +274 0x1000 //TX_MAINREFRTOH_TH_H +275 0x0600 //TX_MAINREFRTOH_TH_L +276 0x2000 //TX_MAINREFRTO_TH_H +277 0x1400 //TX_MAINREFRTO_TH_L +278 0x0000 //TX_MAINREFRTO_TH_EQ +279 0x1000 //TX_B_POST_FLT_0 +280 0x2000 //TX_B_POST_FLT_1 +281 0x0014 //TX_NS_LVL_CTRL_0 +282 0x0016 //TX_NS_LVL_CTRL_1 +283 0x0016 //TX_NS_LVL_CTRL_2 +284 0x0018 //TX_NS_LVL_CTRL_3 +285 0x0016 //TX_NS_LVL_CTRL_4 +286 0x0012 //TX_NS_LVL_CTRL_5 +287 0x0016 //TX_NS_LVL_CTRL_6 +288 0x0017 //TX_NS_LVL_CTRL_7 +289 0x000E //TX_MIN_GAIN_S_0 +290 0x0007 //TX_MIN_GAIN_S_1 +291 0x0012 //TX_MIN_GAIN_S_2 +292 0x0010 //TX_MIN_GAIN_S_3 +293 0x0012 //TX_MIN_GAIN_S_4 +294 0x0012 //TX_MIN_GAIN_S_5 +295 0x0012 //TX_MIN_GAIN_S_6 +296 0x0012 //TX_MIN_GAIN_S_7 +297 0x6000 //TX_NMOS_SUP +298 0x0000 //TX_NS_MAX_PRI_SNR_TH +299 0x0000 //TX_NMOS_SUP_MENSA +300 0x7FFF //TX_SNRI_SUP_0 +301 0x6000 //TX_SNRI_SUP_1 +302 0x6000 //TX_SNRI_SUP_2 +303 0x6000 //TX_SNRI_SUP_3 +304 0x6000 //TX_SNRI_SUP_4 +305 0x6000 //TX_SNRI_SUP_5 +306 0x6000 //TX_SNRI_SUP_6 +307 0x6000 //TX_SNRI_SUP_7 +308 0x6000 //TX_THR_LFNS +309 0x0017 //TX_G_LFNS +310 0x09C4 //TX_GAIN0_NTH +311 0x000A //TX_MUSIC_MORENS +312 0x7FFF //TX_A_POST_FILT_0 +313 0x2000 //TX_A_POST_FILT_1 +314 0x4000 //TX_A_POST_FILT_S_0 +315 0x4000 //TX_A_POST_FILT_S_1 +316 0x4000 //TX_A_POST_FILT_S_2 +317 0x4000 //TX_A_POST_FILT_S_3 +318 0x4000 //TX_A_POST_FILT_S_4 +319 0x4000 //TX_A_POST_FILT_S_5 +320 0x5000 //TX_A_POST_FILT_S_6 +321 0x7000 //TX_A_POST_FILT_S_7 +322 0x1000 //TX_B_POST_FILT_0 +323 0x2000 //TX_B_POST_FILT_1 +324 0x2000 //TX_B_POST_FILT_2 +325 0x2000 //TX_B_POST_FILT_3 +326 0x2000 //TX_B_POST_FILT_4 +327 0x2000 //TX_B_POST_FILT_5 +328 0x3000 //TX_B_POST_FILT_6 +329 0x3000 //TX_B_POST_FILT_7 +330 0x1000 //TX_B_LESSCUT_RTO_S_0 +331 0x1000 //TX_B_LESSCUT_RTO_S_1 +332 0x1000 //TX_B_LESSCUT_RTO_S_2 +333 0x1000 //TX_B_LESSCUT_RTO_S_3 +334 0x1000 //TX_B_LESSCUT_RTO_S_4 +335 0x1000 //TX_B_LESSCUT_RTO_S_5 +336 0x1000 //TX_B_LESSCUT_RTO_S_6 +337 0x1000 //TX_B_LESSCUT_RTO_S_7 +338 0x7E14 //TX_LAMBDA_PFILT +339 0x7C29 //TX_LAMBDA_PFILT_S_0 +340 0x7C29 //TX_LAMBDA_PFILT_S_1 +341 0x7C29 //TX_LAMBDA_PFILT_S_2 +342 0x7C29 //TX_LAMBDA_PFILT_S_3 +343 0x7C29 //TX_LAMBDA_PFILT_S_4 +344 0x7C29 //TX_LAMBDA_PFILT_S_5 +345 0x7C29 //TX_LAMBDA_PFILT_S_6 +346 0x7C29 //TX_LAMBDA_PFILT_S_7 +347 0x07D0 //TX_K_PEPPER +348 0x0800 //TX_A_PEPPER +349 0x1D4C //TX_K_PEPPER_HF +350 0x0400 //TX_A_PEPPER_HF +351 0x0001 //TX_HMNC_BST_FLG +352 0x4000 //TX_HMNC_BST_THR +353 0x0800 //TX_DT_BINVAD_TH_0 +354 0x0800 //TX_DT_BINVAD_TH_1 +355 0x0800 //TX_DT_BINVAD_TH_2 +356 0x0800 //TX_DT_BINVAD_TH_3 +357 0x0000 //TX_DT_BINVAD_ENDF +358 0x1000 //TX_C_POST_FLT_DT +359 0x7FFF //TX_NS_B_POST_FLT_LESSCUT +360 0x0100 //TX_DT_BOOST +361 0x0000 //TX_BF_SGRAD_FLG +362 0x0005 //TX_BF_DVG_TH +363 0x001E //TX_SN_C_F +364 0x0000 //TX_K_APT +365 0x0001 //TX_NOISEDET +366 0x0190 //TX_NDETCT +367 0x000A //TX_NOISE_TH_0 +368 0x1B58 //TX_NOISE_TH_0_2 +369 0x2134 //TX_NOISE_TH_0_3 +370 0x00C6 //TX_NOISE_TH_1 +371 0x0DAC //TX_NOISE_TH_2 +372 0x2EE0 //TX_NOISE_TH_3 +373 0x47E0 //TX_NOISE_TH_4 +374 0x57E4 //TX_NOISE_TH_5 +375 0x4BD6 //TX_NOISE_TH_5_2 +376 0x0001 //TX_NOISE_TH_5_3 +377 0x4E20 //TX_NOISE_TH_5_4 +378 0x39DF //TX_NOISE_TH_6 +379 0x0014 //TX_MINENOISE_TH +380 0xD508 //TX_MORENS_TFMASK_TH +381 0x0001 //TX_DRC_QUIET_FLOOR +382 0x6D60 //TX_RATIODTL_CUT_TH +383 0x1482 //TX_DT_CUT_K1 +384 0x00A5 //TX_OUT_ENER_S_TH_CLEAN +385 0x00A5 //TX_OUT_ENER_S_TH_LESSCLEAN +386 0x00A5 //TX_OUT_ENER_S_TH_NOISY +387 0x0029 //TX_OUT_ENER_TH_NOISE +388 0x0200 //TX_OUT_ENER_TH_SPEECH +389 0x2000 //TX_SN_NPB_GAIN +390 0x0000 //TX_NN_NPB_GAIN +391 0x3000 //TX_POST_MASK_SUP_HSNE +392 0x07D0 //TX_TAIL_DET_TH +393 0x4000 //TX_B_LESSCUT_RTO_WTA +394 0x0000 //TX_MEL_G_R +395 0x0080 //TX_SUPHIGH_TH +396 0x0000 //TX_MASK_G_R +397 0x0002 //TX_EXTRA_NS_L +398 0x1800 //TX_C_POST_FLT_MASK +399 0x7FFF //TX_A_POST_FLT_WNS +400 0x0148 //TX_MIN_G_LOW300HZ +401 0x0004 //TX_MAXLEVEL_CNG +402 0x00B4 //TX_STN_NOISE_TH +403 0x4000 //TX_POST_MASK_SUP +404 0x7FFF //TX_POST_MASK_ADJUST +405 0x00C8 //TX_NS_ENOISE_MIC0_TH +406 0x0014 //TX_MINENOISE_MIC0_TH +407 0x012C //TX_MINENOISE_MIC0_S_TH +408 0x2900 //TX_MIN_G_CTRL_SSNS +409 0x0800 //TX_METAL_RTO_THR +410 0x0FA0 //TX_NS_FP_K_METAL +411 0x3A98 //TX_NOISEDET_BOOST_TH +412 0x0FA0 //TX_NSMOOTH_TH +413 0x0000 //TX_NS_RESRV_8 +414 0x1800 //TX_RHO_UPB +415 0x2328 //TX_N_HOLD_HS +416 0x006E //TX_N_RHO_BFR0 +417 0x7FFF //TX_LAMBDA_ARSP_EST +418 0x0100 //TX_EXTRA_GAIN_MICBLOCK +419 0x0333 //TX_THR_STD_NSR +420 0x019A //TX_THR_STD_PLH +421 0x03E8 //TX_N_HOLD_STD +422 0x0066 //TX_THR_STD_RHO +423 0x2800 //TX_BF_RESET_THR_HS +424 0x0CCD //TX_SB_RTO_MEAN_TH +425 0x0300 //TX_SB_RHO_MEAN_TH_NTALK +426 0x2000 //TX_SB_RTO_MEAN_TH_ABN +427 0x2EE0 //TX_SB_RTO_MEAN_TH_RUB +428 0x0990 //TX_WTA_EN_RTO_TH +429 0x1400 //TX_TOP_ENER_TH_F +430 0x0100 //TX_DESIRED_TALK_HOLDT +431 0x0800 //TX_MIC_BLOCK_FACTOR +432 0x0000 //TX_NSEST_BFRLRNRDC +433 0x0000 //TX_THR_POST_FLT_HS +434 0x0010 //TX_HS_VAD_BIN +435 0x2666 //TX_THR_VAD_HS +436 0x2CCD //TX_MEAN_RTO_MIN_TH2 +437 0x0032 //TX_SILENCE_T +438 0x0000 //TX_A_POST_FLT_WTA +439 0x799A //TX_LAMBDA_PFLT_WTA +440 0x051E //TX_SB_RHO_MEAN2_TH +441 0x051E //TX_SB_RHO_MEAN3_TH +442 0x0000 //TX_HS_RESRV_4 +443 0x0000 //TX_HS_RESRV_5 +444 0x0001 //TX_DOA_VAD_THR_1 +445 0x003C //TX_DOA_VAD_THR_2 +446 0x0028 //TX_DOA_VAD_THR1_0 +447 0x0028 //TX_DOA_VAD_THR1_1 +448 0x0000 //TX_SRC_DOA_RNG_LOW_0A +449 0x001E //TX_SRC_DOA_RNG_HIGH_0A +450 0x005A //TX_DFLT_SRC_DOA_0A +451 0x0000 //TX_SRC_DOA_RNG_LOW_0B +452 0x0000 //TX_SRC_DOA_RNG_HIGH_0B +453 0x0000 //TX_DFLT_SRC_DOA_0B +454 0x0000 //TX_SRC_DOA_RNG_LOW_0C +455 0x0000 //TX_SRC_DOA_RNG_HIGH_0C +456 0x0000 //TX_DFLT_SRC_DOA_0C +457 0x0000 //TX_SRC_DOA_RNG_LOW_0D +458 0x0000 //TX_SRC_DOA_RNG_HIGH_0D +459 0x0000 //TX_DFLT_SRC_DOA_0D +460 0x0000 //TX_SRC_DOA_RNG_LOW_1A +461 0x00B4 //TX_SRC_DOA_RNG_HIGH_1A +462 0x005A //TX_DFLT_SRC_DOA_1A +463 0x0000 //TX_SRC_DOA_RNG_LOW_1B +464 0x00B4 //TX_SRC_DOA_RNG_HIGH_1B +465 0x005A //TX_DFLT_SRC_DOA_1B +466 0x0000 //TX_SRC_DOA_RNG_LOW_1C +467 0x00B4 //TX_SRC_DOA_RNG_HIGH_1C +468 0x005A //TX_DFLT_SRC_DOA_1C +469 0x0000 //TX_SRC_DOA_RNG_LOW_1D +470 0x00B4 //TX_SRC_DOA_RNG_HIGH_1D +471 0x005A //TX_DFLT_SRC_DOA_1D +472 0x0100 //TX_BF_HOLDOFF_T +473 0x7FFF //TX_DOA_COST_FACTOR +474 0x0D9A //TX_MAINTOREFR_TH0 +475 0x071C //TX_DOA_TRK_THR +476 0x012C //TX_DOA_TRACK_HT +477 0x0200 //TX_N1_HOLD_HF +478 0x0100 //TX_N2_HOLD_HF +479 0x2A3D //TX_BF_RESET_THR_HF +480 0x7333 //TX_DOA_SMOOTH +481 0x0800 //TX_MU_BF +482 0x0800 //TX_BF_MU_LF_B2 +483 0x0040 //TX_BF_FC_END_BIN_B2 +484 0x0020 //TX_BF_FC_END_BIN +485 0x0000 //TX_HF_RESRV_25 +486 0x0000 //TX_HF_RESRV_26 +487 0x0007 //TX_N_DOA_SEED +488 0x0001 //TX_FINE_DOA_SEARCH_FLG +489 0x0000 //TX_HF_RESRV_27 +490 0x038E //TX_DLT_SRC_DOA_RNG +491 0x0200 //TX_BF_MU_LF +492 0x0000 //TX_DFLT_SRC_LOC_0 +493 0x7FFF //TX_DFLT_SRC_LOC_1 +494 0x0000 //TX_DFLT_SRC_LOC_2 +495 0x038E //TX_DOA_TRACK_VADTH +496 0x0000 //TX_DOA_TRACK_NEW +497 0x0300 //TX_NOR_OFF_THR +498 0x7C00 //TX_MORE_ON_700HZ_THR +499 0x2000 //TX_MU_BF_ADPT_NS +500 0x0000 //TX_ADAPT_LEN +501 0x6666 //TX_MORE_SNS +502 0x0000 //TX_NOR_OFF_TH1 +503 0x0000 //TX_WIDE_MASK_TH +504 0xD333 //TX_SUBSNRATIOHIGH4MEANBCK_THR +505 0x6000 //TX_C_POST_FLT_CUT +506 0x2000 //TX_RADIODTLV +507 0x0320 //TX_POWER_LINEIN_TH +508 0x0014 //TX_FE_VADCOUNT_TH_FC +509 0x0000 //TX_ECHO_SUPP_FC +510 0x0C80 //TX_ECHO_TH +511 0x6666 //TX_MIC_TO_BFGAIN +512 0x0000 //TX_MICTOBFGAIN0 +513 0x0000 //TX_FASTMUE_TH +514 0x2CCC //TX_DEREVERB_LF_MU +515 0x3200 //TX_DEREVERB_HF_MU +516 0x0007 //TX_DEREVERB_DELAY +517 0x0004 //TX_DEREVERB_COEF_LEN +518 0x0003 //TX_DEREVERB_DNR +519 0x0000 //TX_DEREVERB_ALPHA +520 0x0000 //TX_DEREVERB_BETA +521 0x7FFF //TX_GSC_RTOL_TH +522 0x7FFF //TX_GSC_RTOH_TH +523 0x7E2C //TX_WIDE2_MEANHTH +524 0x0000 //TX_DR_RESRV_5 +525 0x0000 //TX_DR_RESRV_6 +526 0x0000 //TX_DR_RESRV_7 +527 0x0000 //TX_DR_RESRV_8 +528 0x1333 //TX_WIND_MARK_TH +529 0x399A //TX_CORR_THR +530 0x0004 //TX_SNR_THR +531 0x0010 //TX_ENGY_THR +532 0x1770 //TX_CORR_HIGH_TH +533 0x6000 //TX_ENGY_THR_2 +534 0x3400 //TX_MEAN_RTO_THR +535 0x0028 //TX_WNS_ENOISE_MIC0_TH +536 0x3000 //TX_RATIOMICL_TH +537 0x7FFF //TX_CALIG_HS +538 0x0000 //TX_LVL_CTRL +539 0x0010 //TX_WIND_SUPRTO +540 0x0014 //TX_WNS_MIN_G +541 0x0600 //TX_WNS_B_POST_FLT +542 0x3000 //TX_RATIOMICH_TH +543 0xD120 //TX_WIND_INBEAM_L_TH +544 0x0FA0 //TX_WIND_INBEAM_H_TH +545 0x2000 //TX_WNS_RESRV_0 +546 0x59D8 //TX_WNS_RESRV_1 +547 0x0200 //TX_WNS_RESRV_2 +548 0x0000 //TX_WNS_RESRV_3 +549 0x0000 //TX_WNS_RESRV_4 +550 0x0000 //TX_WNS_RESRV_5 +551 0x0000 //TX_WNS_RESRV_6 +552 0x0000 //TX_BVE_NOISE_FLOOR_0 +553 0x0070 //TX_BVE_NOISE_FLOOR_1 +554 0x0070 //TX_BVE_NOISE_FLOOR_2 +555 0x0010 //TX_BVE_NOISE_FLOOR_3 +556 0x0070 //TX_BVE_NOISE_FLOOR_4 +557 0x00B0 //TX_BVE_NOISE_FLOOR_5 +558 0x0E66 //TX_BVE_NOISE_FLOOR_6 +559 0x0050 //TX_BVE_NOISE_FLOOR_7 +560 0x770A //TX_BVE_NOISE_FLOOR_8 +561 0x0000 //TX_BVE_NOISE_FLOOR_9 +562 0x0000 //TX_BVE_IN_N +563 0x0000 //TX_BVE_OUT_N +564 0x0000 //TX_BVE_MICALPHA_DOWN +565 0x0000 //TX_PB_RESRV_1 +566 0x0030 //TX_FDEQ_SUBNUM +567 0x4C4A //TX_FDEQ_GAIN_0 +568 0x4B4F //TX_FDEQ_GAIN_1 +569 0x504B //TX_FDEQ_GAIN_2 +570 0x4A4C //TX_FDEQ_GAIN_3 +571 0x4A49 //TX_FDEQ_GAIN_4 +572 0x4F48 //TX_FDEQ_GAIN_5 +573 0x4A4E //TX_FDEQ_GAIN_6 +574 0x534E //TX_FDEQ_GAIN_7 +575 0x494F //TX_FDEQ_GAIN_8 +576 0x5E6E //TX_FDEQ_GAIN_9 +577 0x787A //TX_FDEQ_GAIN_10 +578 0x6A58 //TX_FDEQ_GAIN_11 +579 0x5051 //TX_FDEQ_GAIN_12 +580 0x5156 //TX_FDEQ_GAIN_13 +581 0x6168 //TX_FDEQ_GAIN_14 +582 0x7678 //TX_FDEQ_GAIN_15 +583 0x7A87 //TX_FDEQ_GAIN_16 +584 0x9898 //TX_FDEQ_GAIN_17 +585 0x9898 //TX_FDEQ_GAIN_18 +586 0x9848 //TX_FDEQ_GAIN_19 +587 0x4848 //TX_FDEQ_GAIN_20 +588 0x4848 //TX_FDEQ_GAIN_21 +589 0x4848 //TX_FDEQ_GAIN_22 +590 0x4848 //TX_FDEQ_GAIN_23 +591 0x0F03 //TX_FDEQ_BIN_0 +592 0x0909 //TX_FDEQ_BIN_1 +593 0x080F //TX_FDEQ_BIN_2 +594 0x0609 //TX_FDEQ_BIN_3 +595 0x0F03 //TX_FDEQ_BIN_4 +596 0x1402 //TX_FDEQ_BIN_5 +597 0x0E13 //TX_FDEQ_BIN_6 +598 0x110F //TX_FDEQ_BIN_7 +599 0x0E0F //TX_FDEQ_BIN_8 +600 0x0E0F //TX_FDEQ_BIN_9 +601 0x080D //TX_FDEQ_BIN_10 +602 0x0F0F //TX_FDEQ_BIN_11 +603 0x0F0F //TX_FDEQ_BIN_12 +604 0x0A0F //TX_FDEQ_BIN_13 +605 0x0809 //TX_FDEQ_BIN_14 +606 0x0A0B //TX_FDEQ_BIN_15 +607 0x0C0D //TX_FDEQ_BIN_16 +608 0x0E0F //TX_FDEQ_BIN_17 +609 0x1013 //TX_FDEQ_BIN_18 +610 0x0A00 //TX_FDEQ_BIN_19 +611 0x0000 //TX_FDEQ_BIN_20 +612 0x0000 //TX_FDEQ_BIN_21 +613 0x0000 //TX_FDEQ_BIN_22 +614 0x0000 //TX_FDEQ_BIN_23 +615 0x0000 //TX_FDEQ_PADDING +616 0x0030 //TX_PREEQ_SUBNUM_MIC0 +617 0x4848 //TX_PREEQ_GAIN_MIC0_0 +618 0x4848 //TX_PREEQ_GAIN_MIC0_1 +619 0x4848 //TX_PREEQ_GAIN_MIC0_2 +620 0x4848 //TX_PREEQ_GAIN_MIC0_3 +621 0x4848 //TX_PREEQ_GAIN_MIC0_4 +622 0x4848 //TX_PREEQ_GAIN_MIC0_5 +623 0x4848 //TX_PREEQ_GAIN_MIC0_6 +624 0x4848 //TX_PREEQ_GAIN_MIC0_7 +625 0x4848 //TX_PREEQ_GAIN_MIC0_8 +626 0x4848 //TX_PREEQ_GAIN_MIC0_9 +627 0x4848 //TX_PREEQ_GAIN_MIC0_10 +628 0x4848 //TX_PREEQ_GAIN_MIC0_11 +629 0x4848 //TX_PREEQ_GAIN_MIC0_12 +630 0x4848 //TX_PREEQ_GAIN_MIC0_13 +631 0x4848 //TX_PREEQ_GAIN_MIC0_14 +632 0x4848 //TX_PREEQ_GAIN_MIC0_15 +633 0x4848 //TX_PREEQ_GAIN_MIC0_16 +634 0x4848 //TX_PREEQ_GAIN_MIC0_17 +635 0x4848 //TX_PREEQ_GAIN_MIC0_18 +636 0x4848 //TX_PREEQ_GAIN_MIC0_19 +637 0x4848 //TX_PREEQ_GAIN_MIC0_20 +638 0x4848 //TX_PREEQ_GAIN_MIC0_21 +639 0x4848 //TX_PREEQ_GAIN_MIC0_22 +640 0x4848 //TX_PREEQ_GAIN_MIC0_23 +641 0x1812 //TX_PREEQ_BIN_MIC0_0 +642 0x0A0A //TX_PREEQ_BIN_MIC0_1 +643 0x0808 //TX_PREEQ_BIN_MIC0_2 +644 0x080A //TX_PREEQ_BIN_MIC0_3 +645 0x0B09 //TX_PREEQ_BIN_MIC0_4 +646 0x0A06 //TX_PREEQ_BIN_MIC0_5 +647 0x0606 //TX_PREEQ_BIN_MIC0_6 +648 0x0605 //TX_PREEQ_BIN_MIC0_7 +649 0x050A //TX_PREEQ_BIN_MIC0_8 +650 0x1505 //TX_PREEQ_BIN_MIC0_9 +651 0x0506 //TX_PREEQ_BIN_MIC0_10 +652 0x0615 //TX_PREEQ_BIN_MIC0_11 +653 0x1516 //TX_PREEQ_BIN_MIC0_12 +654 0x2021 //TX_PREEQ_BIN_MIC0_13 +655 0x2021 //TX_PREEQ_BIN_MIC0_14 +656 0x2021 //TX_PREEQ_BIN_MIC0_15 +657 0x0800 //TX_PREEQ_BIN_MIC0_16 +658 0x0000 //TX_PREEQ_BIN_MIC0_17 +659 0x0000 //TX_PREEQ_BIN_MIC0_18 +660 0x0000 //TX_PREEQ_BIN_MIC0_19 +661 0x0000 //TX_PREEQ_BIN_MIC0_20 +662 0x0000 //TX_PREEQ_BIN_MIC0_21 +663 0x0000 //TX_PREEQ_BIN_MIC0_22 +664 0x0000 //TX_PREEQ_BIN_MIC0_23 +665 0x0030 //TX_PREEQ_SUBNUM_MIC1 +666 0x4848 //TX_PREEQ_GAIN_MIC1_0 +667 0x4848 //TX_PREEQ_GAIN_MIC1_1 +668 0x4848 //TX_PREEQ_GAIN_MIC1_2 +669 0x4848 //TX_PREEQ_GAIN_MIC1_3 +670 0x4848 //TX_PREEQ_GAIN_MIC1_4 +671 0x4848 //TX_PREEQ_GAIN_MIC1_5 +672 0x4A4C //TX_PREEQ_GAIN_MIC1_6 +673 0x4E50 //TX_PREEQ_GAIN_MIC1_7 +674 0x5456 //TX_PREEQ_GAIN_MIC1_8 +675 0x585C //TX_PREEQ_GAIN_MIC1_9 +676 0x5C64 //TX_PREEQ_GAIN_MIC1_10 +677 0x7478 //TX_PREEQ_GAIN_MIC1_11 +678 0x705C //TX_PREEQ_GAIN_MIC1_12 +679 0x4838 //TX_PREEQ_GAIN_MIC1_13 +680 0x3C70 //TX_PREEQ_GAIN_MIC1_14 +681 0x4848 //TX_PREEQ_GAIN_MIC1_15 +682 0x4848 //TX_PREEQ_GAIN_MIC1_16 +683 0x4848 //TX_PREEQ_GAIN_MIC1_17 +684 0x4848 //TX_PREEQ_GAIN_MIC1_18 +685 0x4848 //TX_PREEQ_GAIN_MIC1_19 +686 0x4848 //TX_PREEQ_GAIN_MIC1_20 +687 0x4848 //TX_PREEQ_GAIN_MIC1_21 +688 0x4848 //TX_PREEQ_GAIN_MIC1_22 +689 0x4848 //TX_PREEQ_GAIN_MIC1_23 +690 0x0202 //TX_PREEQ_BIN_MIC1_0 +691 0x0203 //TX_PREEQ_BIN_MIC1_1 +692 0x0303 //TX_PREEQ_BIN_MIC1_2 +693 0x0304 //TX_PREEQ_BIN_MIC1_3 +694 0x0405 //TX_PREEQ_BIN_MIC1_4 +695 0x0506 //TX_PREEQ_BIN_MIC1_5 +696 0x0708 //TX_PREEQ_BIN_MIC1_6 +697 0x0909 //TX_PREEQ_BIN_MIC1_7 +698 0x090B //TX_PREEQ_BIN_MIC1_8 +699 0x0C10 //TX_PREEQ_BIN_MIC1_9 +700 0x1013 //TX_PREEQ_BIN_MIC1_10 +701 0x1414 //TX_PREEQ_BIN_MIC1_11 +702 0x1414 //TX_PREEQ_BIN_MIC1_12 +703 0x1C1E //TX_PREEQ_BIN_MIC1_13 +704 0x1E28 //TX_PREEQ_BIN_MIC1_14 +705 0x462C //TX_PREEQ_BIN_MIC1_15 +706 0x0000 //TX_PREEQ_BIN_MIC1_16 +707 0x0000 //TX_PREEQ_BIN_MIC1_17 +708 0x0000 //TX_PREEQ_BIN_MIC1_18 +709 0x0000 //TX_PREEQ_BIN_MIC1_19 +710 0x0000 //TX_PREEQ_BIN_MIC1_20 +711 0x0000 //TX_PREEQ_BIN_MIC1_21 +712 0x0000 //TX_PREEQ_BIN_MIC1_22 +713 0x0000 //TX_PREEQ_BIN_MIC1_23 +714 0x0030 //TX_PREEQ_SUBNUM_MIC2 +715 0x4848 //TX_PREEQ_GAIN_MIC2_0 +716 0x4848 //TX_PREEQ_GAIN_MIC2_1 +717 0x4848 //TX_PREEQ_GAIN_MIC2_2 +718 0x4848 //TX_PREEQ_GAIN_MIC2_3 +719 0x4848 //TX_PREEQ_GAIN_MIC2_4 +720 0x4848 //TX_PREEQ_GAIN_MIC2_5 +721 0x4848 //TX_PREEQ_GAIN_MIC2_6 +722 0x4848 //TX_PREEQ_GAIN_MIC2_7 +723 0x4848 //TX_PREEQ_GAIN_MIC2_8 +724 0x4848 //TX_PREEQ_GAIN_MIC2_9 +725 0x4848 //TX_PREEQ_GAIN_MIC2_10 +726 0x4848 //TX_PREEQ_GAIN_MIC2_11 +727 0x4848 //TX_PREEQ_GAIN_MIC2_12 +728 0x4848 //TX_PREEQ_GAIN_MIC2_13 +729 0x4848 //TX_PREEQ_GAIN_MIC2_14 +730 0x4848 //TX_PREEQ_GAIN_MIC2_15 +731 0x4848 //TX_PREEQ_GAIN_MIC2_16 +732 0x4848 //TX_PREEQ_GAIN_MIC2_17 +733 0x4848 //TX_PREEQ_GAIN_MIC2_18 +734 0x4848 //TX_PREEQ_GAIN_MIC2_19 +735 0x4848 //TX_PREEQ_GAIN_MIC2_20 +736 0x4848 //TX_PREEQ_GAIN_MIC2_21 +737 0x4848 //TX_PREEQ_GAIN_MIC2_22 +738 0x4848 //TX_PREEQ_GAIN_MIC2_23 +739 0x0E10 //TX_PREEQ_BIN_MIC2_0 +740 0x1010 //TX_PREEQ_BIN_MIC2_1 +741 0x1010 //TX_PREEQ_BIN_MIC2_2 +742 0x1010 //TX_PREEQ_BIN_MIC2_3 +743 0x1010 //TX_PREEQ_BIN_MIC2_4 +744 0x1010 //TX_PREEQ_BIN_MIC2_5 +745 0x1010 //TX_PREEQ_BIN_MIC2_6 +746 0x1010 //TX_PREEQ_BIN_MIC2_7 +747 0x1010 //TX_PREEQ_BIN_MIC2_8 +748 0x1010 //TX_PREEQ_BIN_MIC2_9 +749 0x1010 //TX_PREEQ_BIN_MIC2_10 +750 0x1010 //TX_PREEQ_BIN_MIC2_11 +751 0x1010 //TX_PREEQ_BIN_MIC2_12 +752 0x1010 //TX_PREEQ_BIN_MIC2_13 +753 0x1010 //TX_PREEQ_BIN_MIC2_14 +754 0x0200 //TX_PREEQ_BIN_MIC2_15 +755 0x0000 //TX_PREEQ_BIN_MIC2_16 +756 0x0000 //TX_PREEQ_BIN_MIC2_17 +757 0x0000 //TX_PREEQ_BIN_MIC2_18 +758 0x0000 //TX_PREEQ_BIN_MIC2_19 +759 0x0000 //TX_PREEQ_BIN_MIC2_20 +760 0x0000 //TX_PREEQ_BIN_MIC2_21 +761 0x0000 //TX_PREEQ_BIN_MIC2_22 +762 0x0000 //TX_PREEQ_BIN_MIC2_23 +763 0x0006 //TX_MASKING_ABILITY +764 0x2000 //TX_NND_WEIGHT +765 0x0060 //TX_MIC_CALIBRATION_0 +766 0x0060 //TX_MIC_CALIBRATION_1 +767 0x0070 //TX_MIC_CALIBRATION_2 +768 0x0070 //TX_MIC_CALIBRATION_3 +769 0x0050 //TX_MIC_PWR_BIAS_0 +770 0x0040 //TX_MIC_PWR_BIAS_1 +771 0x0040 //TX_MIC_PWR_BIAS_2 +772 0x0040 //TX_MIC_PWR_BIAS_3 +773 0x0009 //TX_GAIN_LIMIT_0 +774 0x000F //TX_GAIN_LIMIT_1 +775 0x000F //TX_GAIN_LIMIT_2 +776 0x000F //TX_GAIN_LIMIT_3 +777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN +778 0x7FDE //TX_BVE_VAD0_ALPHAUP +779 0x7F3A //TX_BVE_VAD0_ALPHADOWN +780 0x2000 //TX_BVE_GAINWEIGHT_NOFEVADLI +781 0x7F5B //TX_BVE_FEVADLI_ALPHA +782 0x7F19 //TX_BVE_NOVAD0_ALPHAUP +783 0x1000 //TX_TDDRC_ALPHA_UP_01 +784 0x1000 //TX_TDDRC_ALPHA_UP_02 +785 0x1000 //TX_TDDRC_ALPHA_UP_03 +786 0x1000 //TX_TDDRC_ALPHA_UP_04 +787 0x7EB8 //TX_TDDRC_ALPHA_DWN_01 +788 0x7EB8 //TX_TDDRC_ALPHA_DWN_02 +789 0x7EB8 //TX_TDDRC_ALPHA_DWN_03 +790 0x7EB8 //TX_TDDRC_ALPHA_DWN_04 +791 0x7FFF //TX_TDDRC_TD_DRC_LIMIT +792 0x0800 //TX_TDDRC_POST_LIMIT_GAIN +793 0x0000 //TX_TDDRC_RESRV_0 +794 0x0000 //TX_TDDRC_RESRV_1 +795 0x0018 //TX_FDDRC_BAND_MARGIN_0 +796 0x0030 //TX_FDDRC_BAND_MARGIN_1 +797 0x0050 //TX_FDDRC_BAND_MARGIN_2 +798 0x0080 //TX_FDDRC_BAND_MARGIN_3 +799 0x0007 //TX_FDDRC_BLOCK_EXP +800 0x5000 //TX_FDDRC_THRD_2_0 +801 0x5000 //TX_FDDRC_THRD_2_1 +802 0x5000 //TX_FDDRC_THRD_2_2 +803 0x5000 //TX_FDDRC_THRD_2_3 +804 0x6400 //TX_FDDRC_THRD_3_0 +805 0x6400 //TX_FDDRC_THRD_3_1 +806 0x6400 //TX_FDDRC_THRD_3_2 +807 0x6400 //TX_FDDRC_THRD_3_3 +808 0x2000 //TX_FDDRC_SLANT_0_0 +809 0x2000 //TX_FDDRC_SLANT_0_1 +810 0x2000 //TX_FDDRC_SLANT_0_2 +811 0x2000 //TX_FDDRC_SLANT_0_3 +812 0x5333 //TX_FDDRC_SLANT_1_0 +813 0x5333 //TX_FDDRC_SLANT_1_1 +814 0x5333 //TX_FDDRC_SLANT_1_2 +815 0x5333 //TX_FDDRC_SLANT_1_3 +816 0x0010 //TX_DEADMIC_SILENCE_TH +817 0x0600 //TX_MIC_DEGRADE_TH +818 0x0078 //TX_DEADMIC_CNT +819 0x0078 //TX_MIC_DEGRADE_CNT +820 0x0000 //TX_FDDRC_RESRV_4 +821 0x0000 //TX_FDDRC_RESRV_5 +822 0x0000 //TX_FDDRC_RESRV_6 +823 0x7FFF //TX_KS_NOISEPASTE_FACTOR +824 0x0001 //TX_KS_CONFIG +825 0x7FFF //TX_KS_GAIN_MIN +826 0x0000 //TX_KS_RESRV_0 +827 0x0000 //TX_KS_RESRV_1 +828 0x0000 //TX_KS_RESRV_2 +829 0x7C00 //TX_LAMBDA_PKA_FP +830 0x2000 //TX_TPKA_FP +831 0x0080 //TX_MIN_G_FP +832 0x2000 //TX_MAX_G_FP +833 0x0FA0 //TX_FFP_FP_K_METAL +834 0x4000 //TX_A_POST_FLT_FP +835 0x0F5C //TX_RTO_OUTBEAM_TH +836 0x4CCD //TX_TPKA_FP_THD +837 0x0000 //TX_MAX_G_FP_BLK +838 0x0000 //TX_FFP_FADEIN +839 0x0000 //TX_FFP_FADEOUT +840 0x0000 //TX_WHISPERCTH +841 0x0000 //TX_WHISPERHOLDT +842 0x0000 //TX_WHISP_ENTHH +843 0x0000 //TX_WHISP_ENTHL +844 0x0000 //TX_WHISP_RTOTH +845 0x0000 //TX_WHISP_RTOTH2 +846 0x0096 //TX_MUTE_PERIOD +847 0x0000 //TX_FADE_IN_PERIOD +848 0x0100 //TX_FFP_RESRV_2 +849 0x0020 //TX_FFP_RESRV_3 +850 0x0000 //TX_FFP_RESRV_4 +851 0x0000 //TX_FFP_RESRV_5 +852 0x0000 //TX_FFP_RESRV_6 +853 0x0002 //TX_FILTINDX +854 0x0000 //TX_TDDRC_THRD_0 +855 0x0000 //TX_TDDRC_THRD_1 +856 0x1800 //TX_TDDRC_THRD_2 +857 0x1800 //TX_TDDRC_THRD_3 +858 0x3000 //TX_TDDRC_SLANT_0 +859 0x7E00 //TX_TDDRC_SLANT_1 +860 0x1000 //TX_TDDRC_ALPHA_UP_00 +861 0x7EB8 //TX_TDDRC_ALPHA_DWN_00 +862 0x0000 //TX_TDDRC_HMNC_FLAG +863 0x199A //TX_TDDRC_HMNC_GAIN +864 0x0000 //TX_TDDRC_SMT_FLAG +865 0x0CCD //TX_TDDRC_SMT_W +866 0x0504 //TX_TDDRC_DRC_GAIN +867 0x7FFF //TX_TDDRC_LMT_THRD +868 0x0000 //TX_TDDRC_LMT_ALPHA +869 0x0000 //TX_TFMASKLTH +870 0x0000 //TX_TFMASKLTHL +871 0x0CCD //TX_TFMASKHTH +872 0xECCD //TX_TFMASKLTH_BINVAD +873 0xFCCD //TX_TFMASKLTH_NS_EST +874 0xF800 //TX_TFMASKLTH_DOA +875 0x0CCD //TX_TFMASKTH_BLESSCUT +876 0x1000 //TX_B_LESSCUT_RTO_MASK +877 0x2000 //TX_SB_RHO_MEAN_TH_ABN +878 0x2000 //TX_B_POST_FLT_MASK +879 0x0000 //TX_B_POST_FLT_MASK1 +880 0x6333 //TX_GAIN_WIND_MASK +881 0x0000 //TX_TFMASK_BFSTRICT_MUSIC +882 0x0000 //TX_TFMASK_BFSTRICT_NOMUSIC +883 0x7333 //TX_FASTNS_OUTIN_TH +884 0x0CCD //TX_FASTNS_TFMASK_TH +885 0x0CCD //TX_FASTNS_TFMASKBIN_TH1 +886 0x0CCD //TX_FASTNS_TFMASKBIN_TH2 +887 0x0CCD //TX_FASTNS_TFMASKBIN_TH3 +888 0x0028 //TX_FASTNS_ARSPC_TH +889 0xC000 //TX_FASTNS_MASK5_TH +890 0x0810 //TX_POSTSSA_MIN_G_VR_MASK +891 0x1000 //TX_A_LESSCUT_RTO_MASK +892 0x1770 //TX_FASTNS_NOISETH +893 0xC000 //TX_FASTNS_SSA_THLFL +894 0xC000 //TX_FASTNS_SSA_THHFL +895 0xCCCC //TX_FASTNS_SSA_THLFH +896 0xD999 //TX_FASTNS_SSA_THHFH +897 0x2339 //TX_SENDFUNC_REG_MICMUTE +898 0x0021 //TX_SENDFUNC_REG_MICMUTE1 +899 0x02BC //TX_MICMUTE_RATIO_THR +900 0x0140 //TX_MICMUTE_AMP_THR +901 0x0004 //TX_MICMUTE_HPF_IND +902 0x00C0 //TX_MICMUTE_LOG_EYR_TH +903 0x0008 //TX_MICMUTE_CVG_TIME +904 0x0008 //TX_MICMUTE_RELEASE_TIME +905 0x01FE //TX_MIC_VOLUME_MIC0MUTE +906 0x0020 //TX_MICMUTE_EPD_OFFSET_0 +907 0x001E //TX_MICMUTE_FRQ_AEC_L +908 0x7999 //TX_MICMUTE_EAD_THR +909 0x7FFF //TX_MICMUTE_LAMBDA_CB_NLE +910 0x7FFF //TX_MICMUTE_LAMBDA_RE_EST +911 0x4000 //TX_DTD_THR1_MICMUTE_0 +912 0x7000 //TX_DTD_THR1_MICMUTE_1 +913 0x7FFF //TX_DTD_THR1_MICMUTE_2 +914 0x7FFF //TX_DTD_THR1_MICMUTE_3 +915 0x6CCC //TX_DTD_THR2_MICMUTE_0 +916 0x0400 //TX_MICMUTE_MIN_EQ_RE_EST_0 +917 0x0400 //TX_MICMUTE_MIN_EQ_RE_EST_1 +918 0x1000 //TX_MICMUTE_MIN_EQ_RE_EST_2 +919 0x7FFF //TX_MICMUTE_MIN_EQ_RE_EST_3 +920 0x7FFF //TX_MICMUTE_MIN_EQ_RE_EST_4 +921 0x4000 //TX_MICMUTE_C_POST_FLT +922 0x03E8 //TX_MICMUTE_DT_CUT_K +923 0x0001 //TX_MICMUTE_DT_CUT_THR +924 0x03E8 //TX_MICMUTE_DT_CUT_K2 +925 0x0001 //TX_MICMUTE_DT_CUT_THR2 +926 0x0064 //TX_MICMUTE_DT2_HOLD_N +927 0x1000 //TX_MICMUTE_RATIODTH_THCUT +928 0x1000 //TX_MICMUTE_B_POST_FLT_ECHOL +929 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOH +930 0x0400 //TX_MICMUTE_C_POST_FLT_MASK +931 0x7999 //TX_MICMUTE_RATIODTL_CUT_TH +932 0x0258 //TX_MICMUTE_DT_CUT_K1 +933 0x0800 //TX_MICMUTE_N2_SN_EST +934 0xFC00 //TX_MICMUTE_THR_SN_EST_0 +935 0x001C //TX_MICMUTE_MIN_G_CTRL_0 +936 0x6000 //TX_MICMUTE_A_POST_FILT_S_0 +937 0x7000 //TX_MICMUTE_B_POST_FILT_0 +938 0x2710 //TX_MIC1RUB_AMP_THR +939 0x0010 //TX_MIC1MUTE_RATIO_THR +940 0x0450 //TX_MIC1MUTE_AMP_THR +941 0x0008 //TX_MIC1MUTE_CVG_TIME +942 0x0008 //TX_MIC1MUTE_RELEASE_TIME +943 0x0000 //TX_AMS_RESRV_01 +944 0x0000 //TX_AMS_RESRV_02 +945 0x0000 //TX_AMS_RESRV_03 +946 0x0000 //TX_AMS_RESRV_04 +947 0x0000 //TX_AMS_RESRV_05 +948 0x0000 //TX_AMS_RESRV_06 +949 0x0000 //TX_AMS_RESRV_07 +950 0x0000 //TX_AMS_RESRV_08 +951 0x0000 //TX_AMS_RESRV_09 +952 0x0000 //TX_AMS_RESRV_10 +953 0x0000 //TX_AMS_RESRV_11 +954 0x0000 //TX_AMS_RESRV_12 +955 0x0000 //TX_AMS_RESRV_13 +956 0x0000 //TX_AMS_RESRV_14 +957 0x0000 //TX_AMS_RESRV_15 +958 0x0000 //TX_AMS_RESRV_16 +959 0x0000 //TX_AMS_RESRV_17 +960 0x0000 //TX_AMS_RESRV_18 +961 0x0000 //TX_AMS_RESRV_19 +#RX +0 0x000C //RX_RECVFUNC_MODE_0 +1 0x0000 //RX_RECVFUNC_MODE_1 +2 0x0004 //RX_SAMPLINGFREQ_SIG +3 0x0004 //RX_SAMPLINGFREQ_PROC +4 0x000A //RX_FRAME_SZ +5 0x0000 //RX_DELAY_OPT +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +10 0x0800 //RX_PGA +11 0x7FFF //RX_A_HP +12 0x4000 //RX_B_PE +13 0x5800 //RX_THR_PITCH_DET_0 +14 0x5000 //RX_THR_PITCH_DET_1 +15 0x4000 //RX_THR_PITCH_DET_2 +16 0x0008 //RX_PITCH_BFR_LEN +17 0x0003 //RX_SBD_PITCH_DET +18 0x0100 //RX_PP_RESRV_0 +19 0x0020 //RX_PP_RESRV_1 +20 0x0600 //RX_N_SN_EST +21 0x000C //RX_N2_SN_EST +22 0x000F //RX_NS_LVL_CTRL +23 0xF800 //RX_THR_SN_EST +24 0x7E00 //RX_LAMBDA_PFILT +25 0x000A //RX_FENS_RESRV_0 +26 0x0190 //RX_FENS_RESRV_1 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +30 0x0002 //RX_EXTRA_NS_L +31 0x0800 //RX_EXTRA_NS_A +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +35 0x199A //RX_A_POST_FLT +36 0x0000 //RX_LMT_THRD +37 0x4000 //RX_LMT_ALPHA +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +111 0x0002 //RX_FILTINDX +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +125 0x7C00 //RX_LAMBDA_PKA_FP +126 0x2000 //RX_TPKA_FP +127 0x2000 //RX_MIN_G_FP +128 0x0080 //RX_MAX_G_FP +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +131 0x0000 //RX_MAXLEVEL_CNG +132 0x3000 //RX_BWE_UV_TH +133 0x3000 //RX_BWE_UV_TH2 +134 0x1800 //RX_BWE_UV_TH3 +135 0x1000 //RX_BWE_V_TH +136 0x04CD //RX_BWE_GAIN1_V_TH1 +137 0x0F33 //RX_BWE_GAIN1_V_TH2 +138 0x7333 //RX_BWE_UV_EQ +139 0x199A //RX_BWE_V_EQ +140 0x7333 //RX_BWE_TONE_TH +141 0x0004 //RX_BWE_UV_HOLD_T +142 0x6CCD //RX_BWE_GAIN2_ALPHA +143 0x799A //RX_BWE_GAIN3_ALPHA +144 0x001E //RX_BWE_CUTOFF +145 0x3000 //RX_BWE_GAINFILL +146 0x3200 //RX_BWE_MAXTH_TONE +147 0x2000 //RX_BWE_EQ_0 +148 0x2000 //RX_BWE_EQ_1 +149 0x2000 //RX_BWE_EQ_2 +150 0x2000 //RX_BWE_EQ_3 +151 0x2000 //RX_BWE_EQ_4 +152 0x2000 //RX_BWE_EQ_5 +153 0x2000 //RX_BWE_EQ_6 +154 0x0000 //RX_BWE_RESRV_0 +155 0x0000 //RX_BWE_RESRV_1 +156 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#RX 2 +157 0x000C //RX_RECVFUNC_MODE_0 +158 0x0000 //RX_RECVFUNC_MODE_1 +159 0x0004 //RX_SAMPLINGFREQ_SIG +160 0x0004 //RX_SAMPLINGFREQ_PROC +161 0x000A //RX_FRAME_SZ +162 0x0000 //RX_DELAY_OPT +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +167 0x0800 //RX_PGA +168 0x7FFF //RX_A_HP +169 0x4000 //RX_B_PE +170 0x5800 //RX_THR_PITCH_DET_0 +171 0x5000 //RX_THR_PITCH_DET_1 +172 0x4000 //RX_THR_PITCH_DET_2 +173 0x0008 //RX_PITCH_BFR_LEN +174 0x0003 //RX_SBD_PITCH_DET +175 0x0100 //RX_PP_RESRV_0 +176 0x0020 //RX_PP_RESRV_1 +177 0x0600 //RX_N_SN_EST +178 0x000C //RX_N2_SN_EST +179 0x000F //RX_NS_LVL_CTRL +180 0xF800 //RX_THR_SN_EST +181 0x7E00 //RX_LAMBDA_PFILT +182 0x000A //RX_FENS_RESRV_0 +183 0x0190 //RX_FENS_RESRV_1 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +187 0x0002 //RX_EXTRA_NS_L +188 0x0800 //RX_EXTRA_NS_A +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +192 0x199A //RX_A_POST_FLT +193 0x0000 //RX_LMT_THRD +194 0x4000 //RX_LMT_ALPHA +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +268 0x0002 //RX_FILTINDX +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +282 0x7C00 //RX_LAMBDA_PKA_FP +283 0x2000 //RX_TPKA_FP +284 0x2000 //RX_MIN_G_FP +285 0x0080 //RX_MAX_G_FP +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +288 0x0000 //RX_MAXLEVEL_CNG +289 0x3000 //RX_BWE_UV_TH +290 0x3000 //RX_BWE_UV_TH2 +291 0x1800 //RX_BWE_UV_TH3 +292 0x1000 //RX_BWE_V_TH +293 0x04CD //RX_BWE_GAIN1_V_TH1 +294 0x0F33 //RX_BWE_GAIN1_V_TH2 +295 0x7333 //RX_BWE_UV_EQ +296 0x199A //RX_BWE_V_EQ +297 0x7333 //RX_BWE_TONE_TH +298 0x0004 //RX_BWE_UV_HOLD_T +299 0x6CCD //RX_BWE_GAIN2_ALPHA +300 0x799A //RX_BWE_GAIN3_ALPHA +301 0x001E //RX_BWE_CUTOFF +302 0x3000 //RX_BWE_GAINFILL +303 0x3200 //RX_BWE_MAXTH_TONE +304 0x2000 //RX_BWE_EQ_0 +305 0x2000 //RX_BWE_EQ_1 +306 0x2000 //RX_BWE_EQ_2 +307 0x2000 //RX_BWE_EQ_3 +308 0x2000 //RX_BWE_EQ_4 +309 0x2000 //RX_BWE_EQ_5 +310 0x2000 //RX_BWE_EQ_6 +311 0x0000 //RX_BWE_RESRV_0 +312 0x0000 //RX_BWE_RESRV_1 +313 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 + +#CASE_NAME HANDSET-HANDSET-RESERVE2-SWB +#PARAM_MODE FULL +#PARAM_TYPE TX+2RX +#TOTAL_CUSTOM_STEP 7+7 +#TX +0 0x0000 //TX_OPERATION_MODE_0 +1 0x0000 //TX_OPERATION_MODE_1 +2 0x0076 //TX_PATCH_REG +3 0x6F7F //TX_SENDFUNC_MODE_0 +4 0x0000 //TX_SENDFUNC_MODE_1 +5 0x0002 //TX_NUM_MIC +6 0x0003 //TX_SAMPLINGFREQ_SIG +7 0x0003 //TX_SAMPLINGFREQ_PROC +8 0x000A //TX_FRAME_SZ_SIG +9 0x000A //TX_FRAME_SZ +10 0x0000 //TX_DELAY_OPT +11 0x0028 //TX_MAX_TAIL_LENGTH +12 0x0001 //TX_NUM_LOUTCHN +13 0x0001 //TX_MAXNUM_AECREF +14 0x0000 //TX_DBG_FUNC_REG +15 0x0000 //TX_DBG_FUNC_REG1 +16 0x0000 //TX_SYS_RESRV_0 +17 0x0000 //TX_SYS_RESRV_1 +18 0x0000 //TX_SYS_RESRV_2 +19 0x0000 //TX_SYS_RESRV_3 +20 0x0000 //TX_DIST2REF0 +21 0x009C //TX_DIST2REF1 +22 0x0000 //TX_DIST2REF_02 +23 0x0000 //TX_DIST2REF_03 +24 0x0000 //TX_DIST2REF_04 +25 0x0000 //TX_DIST2REF_05 +26 0x0000 //TX_MMIC +27 0x1000 //TX_PGA_0 +28 0x1000 //TX_PGA_1 +29 0x1000 //TX_PGA_2 +30 0x0000 //TX_PGA_3 +31 0x0000 //TX_PGA_4 +32 0x0000 //TX_PGA_5 +33 0x0000 //TX_MIC_PAIRS +34 0x0000 //TX_MIC_PAIRS_HS +35 0x0002 //TX_MICS_FOR_BF +36 0x0000 //TX_MIC_PAIRS_FORL1 +37 0x0002 //TX_MICS_OF_PAIR0 +38 0x0002 //TX_MICS_OF_PAIR1 +39 0x0002 //TX_MICS_OF_PAIR2 +40 0x0002 //TX_MICS_OF_PAIR3 +41 0x0000 //TX_MIC_DATA_SRC0 +42 0x0002 //TX_MIC_DATA_SRC1 +43 0x0001 //TX_MIC_DATA_SRC2 +44 0x0000 //TX_MIC_DATA_SRC3 +45 0x0000 //TX_MIC_PAIR_CH_04 +46 0x0000 //TX_MIC_PAIR_CH_05 +47 0x0000 //TX_MIC_PAIR_CH_10 +48 0x0000 //TX_MIC_PAIR_CH_11 +49 0x0000 //TX_MIC_PAIR_CH_12 +50 0x0000 //TX_MIC_PAIR_CH_13 +51 0x0000 //TX_MIC_PAIR_CH_14 +52 0x05DC //TX_HD_BIN_MASK +53 0x0010 //TX_HD_SUBAND_MASK +54 0x19A1 //TX_HD_FRAME_AVG_MASK +55 0x0320 //TX_HD_MIN_FRQ +56 0x1000 //TX_HD_ALPHA_PSD +57 0x1100 //TX_T_PHPR1 +58 0x0000 //TX_T_PHPR2 +59 0x0000 //TX_T_PTPR +60 0x0000 //TX_T_PNPR +61 0x0000 //TX_T_PAPR1 +62 0xEE6C //TX_T_PSDVAT +63 0x0800 //TX_CNT +64 0x4000 //TX_ANTI_HOWL_GAIN +65 0x0001 //TX_MICFORBFMARK_0 +66 0x0001 //TX_MICFORBFMARK_1 +67 0x0001 //TX_MICFORBFMARK_2 +68 0x0001 //TX_MICFORBFMARK_3 +69 0x0001 //TX_MICFORBFMARK_4 +70 0x0001 //TX_MICFORBFMARK_5 +71 0x0000 //TX_DIST2REF_10 +72 0x3A66 //TX_DIST2REF_11 +73 0x0000 //TX_DIST2REF2 +74 0x0000 //TX_DIST2REF_13 +75 0x0000 //TX_DIST2REF_14 +76 0x0000 //TX_DIST2REF_15 +77 0x0000 //TX_DIST2REF_20 +78 0x0000 //TX_DIST2REF_21 +79 0x0000 //TX_DIST2REF_22 +80 0x0000 //TX_DIST2REF_23 +81 0x0000 //TX_DIST2REF_24 +82 0x0000 //TX_DIST2REF_25 +83 0x0000 //TX_DIST2REF_30 +84 0x0000 //TX_DIST2REF_31 +85 0x0000 //TX_DIST2REF_32 +86 0x0000 //TX_DIST2REF_33 +87 0x0000 //TX_DIST2REF_34 +88 0x0000 //TX_DIST2REF_35 +89 0x0000 //TX_MIC_LOC_00 +90 0x0000 //TX_MIC_LOC_01 +91 0x0000 //TX_MIC_LOC_02 +92 0x0000 //TX_MIC_LOC_03 +93 0x0000 //TX_MIC_LOC_04 +94 0x0000 //TX_MIC_LOC_05 +95 0x0000 //TX_MIC_LOC_10 +96 0x0000 //TX_MIC_LOC_11 +97 0x0000 //TX_MIC_LOC_12 +98 0x0000 //TX_MIC_LOC_13 +99 0x0000 //TX_MIC_LOC_14 +100 0x0000 //TX_MIC_LOC_15 +101 0x0000 //TX_MIC_LOC_20 +102 0x0000 //TX_MIC_LOC_21 +103 0x0000 //TX_MIC_LOC_22 +104 0x0000 //TX_MIC_LOC_23 +105 0x0000 //TX_MIC_LOC_24 +106 0x0000 //TX_MIC_LOC_25 +107 0x0200 //TX_MIC_REFBLK_VOLUME +108 0x0AAC //TX_MIC_BLOCK_VOLUME +109 0x0000 //TX_INVERSE_MASK +110 0x0000 //TX_ADCS_MASK +111 0x04D0 //TX_ADCS_GAIN +112 0x4000 //TX_NFC_GAINFAC +113 0x0000 //TX_MAINMIC_BLKFACTOR +114 0x0000 //TX_REFMIC_BLKFACTOR +115 0x0000 //TX_BLMIC_BLKFACTOR +116 0x0000 //TX_BRMIC_BLKFACTOR +117 0x0031 //TX_MICBLK_START_BIN +118 0x0060 //TX_MICBLK_END_BIN +119 0x0015 //TX_MICBLK_FE_HOLD +120 0xFFF2 //TX_MICBLK_MR_EXP_TH +121 0xFFF2 //TX_MICBLK_LR_EXP_TH +122 0x0000 //TX_FENE_HOLD +123 0x4000 //TX_FE_ENER_TH_MTS +124 0x0004 //TX_FE_ENER_TH_EXP +125 0x6000 //TX_C_POST_FLT_MIC_MAINBLK +126 0x6000 //TX_C_POST_FLT_MIC_REFBLK +127 0x0010 //TX_MIC_BLOCK_N +128 0x7E56 //TX_A_HP +129 0x4000 //TX_B_PE +130 0x1800 //TX_THR_PITCH_DET_0 +131 0x1000 //TX_THR_PITCH_DET_1 +132 0x0800 //TX_THR_PITCH_DET_2 +133 0x0008 //TX_PITCH_BFR_LEN +134 0x0003 //TX_SBD_PITCH_DET +135 0x0050 //TX_TD_AEC_L +136 0x4000 //TX_MU0_UNP_TD_AEC +137 0x1000 //TX_MU0_PTD_TD_AEC +138 0x0000 //TX_PP_RESRV_0 +139 0x2A94 //TX_PP_RESRV_1 +140 0x55F0 //TX_PP_RESRV_2 +141 0x0000 //TX_PP_RESRV_3 +142 0x0000 //TX_PP_RESRV_4 +143 0x0000 //TX_PP_RESRV_5 +144 0x0000 //TX_PP_RESRV_6 +145 0x0000 //TX_PP_RESRV_7 +146 0x0028 //TX_TAIL_LENGTH +147 0x0080 //TX_AEC_REF_GAIN_0 +148 0x0800 //TX_AEC_REF_GAIN_1 +149 0x0800 //TX_AEC_REF_GAIN_2 +150 0x7900 //TX_EAD_THR +151 0x2000 //TX_THR_RE_EST +152 0x0400 //TX_MIN_EQ_RE_EST_0 +153 0x0400 //TX_MIN_EQ_RE_EST_1 +154 0x0800 //TX_MIN_EQ_RE_EST_2 +155 0x0800 //TX_MIN_EQ_RE_EST_3 +156 0x1000 //TX_MIN_EQ_RE_EST_4 +157 0x1000 //TX_MIN_EQ_RE_EST_5 +158 0x1000 //TX_MIN_EQ_RE_EST_6 +159 0x1000 //TX_MIN_EQ_RE_EST_7 +160 0x1000 //TX_MIN_EQ_RE_EST_8 +161 0x1000 //TX_MIN_EQ_RE_EST_9 +162 0x1000 //TX_MIN_EQ_RE_EST_10 +163 0x1000 //TX_MIN_EQ_RE_EST_11 +164 0x1000 //TX_MIN_EQ_RE_EST_12 +165 0x3000 //TX_LAMBDA_RE_EST +166 0x1000 //TX_LAMBDA_CB_NLE +167 0x1800 //TX_C_POST_FLT +168 0x4000 //TX_GAIN_NP +169 0x003C //TX_SE_HOLD_N +170 0x0046 //TX_DT_HOLD_N +171 0x03E8 //TX_DT2_HOLD_N +172 0x6666 //TX_AEC_RESRV_0 +173 0x0000 //TX_AEC_RESRV_1 +174 0x0014 //TX_AEC_RESRV_2 +175 0x0000 //TX_MIC_DELAY_LENGTH +176 0x0000 //TX_REF_DELAY_LENGTH +177 0x0000 //TX_ADD_LINEIN_GAINL +178 0x0000 //TX_ADD_LINEIN_GAINH +179 0x0000 //TX_MIN_EQ_RE_EST_14 +180 0x0000 //TX_DTD_THR1_8 +181 0x7FFF //TX_DTD_THR2_8 +182 0x0000 //TX_DTD_MIC_BLK2 +183 0x0008 //TX_FRQ_LIN_LEN +184 0x7FFF //TX_FRQ_AEC_LEN_RHO +185 0x6000 //TX_MU0_UNP_FRQ_AEC +186 0x4000 //TX_MU0_PTD_FRQ_AEC +187 0x000A //TX_MINENOISETH +188 0x0800 //TX_MU0_RE_EST +189 0x0001 //TX_AEC_NUM_CH +190 0x0000 //TX_BIGECHOATTENUATION_MAX +191 0x2000 //TX_A_POST_FLT_MICBLK +192 0x0000 //TX_BLKENERTH +193 0x0000 //TX_BLKENERHIGHTH +194 0x0000 //TX_NORMENERTH +195 0x0000 //TX_NORMENERHIGHTH +196 0x0000 //TX_NORMENERHIGHTHL +197 0x7000 //TX_DTD_THR1_0 +198 0x7000 //TX_DTD_THR1_1 +199 0x7000 //TX_DTD_THR1_2 +200 0x7F00 //TX_DTD_THR1_3 +201 0x7F00 //TX_DTD_THR1_4 +202 0x7F00 //TX_DTD_THR1_5 +203 0x7F00 //TX_DTD_THR1_6 +204 0x2000 //TX_DTD_THR2_0 +205 0x2000 //TX_DTD_THR2_1 +206 0x2000 //TX_DTD_THR2_2 +207 0x1000 //TX_DTD_THR2_3 +208 0x1000 //TX_DTD_THR2_4 +209 0x1000 //TX_DTD_THR2_5 +210 0x1000 //TX_DTD_THR2_6 +211 0x6000 //TX_DTD_THR3 +212 0x0177 //TX_SPK_CUT_K +213 0x1B58 //TX_DT_CUT_K +214 0x0100 //TX_DT_CUT_THR +215 0x04EB //TX_COMFORT_G +216 0x01F4 //TX_POWER_YOUT_TH +217 0x4000 //TX_FDPFGAINECHO +218 0x0000 //TX_DTD_HD_THR +219 0x0000 //TX_SPK_CUT_K_S +220 0x0000 //TX_DTD_MIC_BLK +221 0x0400 //TX_ADPT_STRICT_L +222 0x0200 //TX_ADPT_STRICT_H +223 0x0C00 //TX_RATIO_DT_L_TH_LOW +224 0x2000 //TX_RATIO_DT_H_TH_LOW +225 0x1800 //TX_RATIO_DT_L_TH_HIGH +226 0x3000 //TX_RATIO_DT_H_TH_HIGH +227 0x0A00 //TX_RATIO_DT_L0_TH +228 0x7000 //TX_B_POST_FILT_ECHO_L +229 0x7FFF //TX_B_POST_FILT_ECHO_H +230 0x0200 //TX_MIN_G_CTRL_ECHO +231 0x7FFF //TX_B_LESSCUT_RTO_ECHO +232 0x0000 //TX_EPD_OFFSET_00 +233 0x0000 //TX_EPD_OFFST_01 +234 0x1388 //TX_RATIO_DT_L0_TH_HIGH +235 0x3A98 //TX_RATIO_DT_H_TH_CUT +236 0x7FFF //TX_MIN_EQ_RE_EST_13 +237 0x0000 //TX_DTD_THR1_7 +238 0x0000 //TX_DTD_THR2_7 +239 0x0800 //TX_DT_RESRV_7 +240 0x0800 //TX_DT_RESRV_8 +241 0x0000 //TX_DT_RESRV_9 +242 0xF600 //TX_THR_SN_EST_0 +243 0xFA00 //TX_THR_SN_EST_1 +244 0xFA00 //TX_THR_SN_EST_2 +245 0xF800 //TX_THR_SN_EST_3 +246 0xF800 //TX_THR_SN_EST_4 +247 0xF800 //TX_THR_SN_EST_5 +248 0xF800 //TX_THR_SN_EST_6 +249 0xF700 //TX_THR_SN_EST_7 +250 0x0000 //TX_DELTA_THR_SN_EST_0 +251 0x0200 //TX_DELTA_THR_SN_EST_1 +252 0x0200 //TX_DELTA_THR_SN_EST_2 +253 0x0200 //TX_DELTA_THR_SN_EST_3 +254 0x0100 //TX_DELTA_THR_SN_EST_4 +255 0x0200 //TX_DELTA_THR_SN_EST_5 +256 0x0100 //TX_DELTA_THR_SN_EST_6 +257 0x0200 //TX_DELTA_THR_SN_EST_7 +258 0x4000 //TX_LAMBDA_NN_EST_0 +259 0x4000 //TX_LAMBDA_NN_EST_1 +260 0x4000 //TX_LAMBDA_NN_EST_2 +261 0x4000 //TX_LAMBDA_NN_EST_3 +262 0x4000 //TX_LAMBDA_NN_EST_4 +263 0x4000 //TX_LAMBDA_NN_EST_5 +264 0x4000 //TX_LAMBDA_NN_EST_6 +265 0x4000 //TX_LAMBDA_NN_EST_7 +266 0x0400 //TX_N_SN_EST +267 0x001E //TX_INBEAM_T +268 0x0041 //TX_INBEAMHOLDT +269 0x2000 //TX_G_STRICT +270 0x2000 //TX_EQ_THR_BF +271 0x799A //TX_LAMBDA_EQ_BF +272 0x1000 //TX_NE_RTO_TH +273 0x1000 //TX_NE_RTO_TH_L +274 0x1000 //TX_MAINREFRTOH_TH_H +275 0x0600 //TX_MAINREFRTOH_TH_L +276 0x2000 //TX_MAINREFRTO_TH_H +277 0x1400 //TX_MAINREFRTO_TH_L +278 0x0000 //TX_MAINREFRTO_TH_EQ +279 0x1000 //TX_B_POST_FLT_0 +280 0x1000 //TX_B_POST_FLT_1 +281 0x0014 //TX_NS_LVL_CTRL_0 +282 0x002C //TX_NS_LVL_CTRL_1 +283 0x0016 //TX_NS_LVL_CTRL_2 +284 0x0018 //TX_NS_LVL_CTRL_3 +285 0x0016 //TX_NS_LVL_CTRL_4 +286 0x0012 //TX_NS_LVL_CTRL_5 +287 0x0016 //TX_NS_LVL_CTRL_6 +288 0x0017 //TX_NS_LVL_CTRL_7 +289 0x000E //TX_MIN_GAIN_S_0 +290 0x000D //TX_MIN_GAIN_S_1 +291 0x0012 //TX_MIN_GAIN_S_2 +292 0x0010 //TX_MIN_GAIN_S_3 +293 0x0012 //TX_MIN_GAIN_S_4 +294 0x0012 //TX_MIN_GAIN_S_5 +295 0x0012 //TX_MIN_GAIN_S_6 +296 0x0012 //TX_MIN_GAIN_S_7 +297 0x6000 //TX_NMOS_SUP +298 0x0000 //TX_NS_MAX_PRI_SNR_TH +299 0x0000 //TX_NMOS_SUP_MENSA +300 0x7FFF //TX_SNRI_SUP_0 +301 0x2000 //TX_SNRI_SUP_1 +302 0x2000 //TX_SNRI_SUP_2 +303 0x6000 //TX_SNRI_SUP_3 +304 0x6000 //TX_SNRI_SUP_4 +305 0x6000 //TX_SNRI_SUP_5 +306 0x3000 //TX_SNRI_SUP_6 +307 0x6000 //TX_SNRI_SUP_7 +308 0x6000 //TX_THR_LFNS +309 0x0017 //TX_G_LFNS +310 0x09C4 //TX_GAIN0_NTH +311 0x000A //TX_MUSIC_MORENS +312 0x7FFF //TX_A_POST_FILT_0 +313 0x2000 //TX_A_POST_FILT_1 +314 0x4000 //TX_A_POST_FILT_S_0 +315 0x4000 //TX_A_POST_FILT_S_1 +316 0x4000 //TX_A_POST_FILT_S_2 +317 0x4000 //TX_A_POST_FILT_S_3 +318 0x4000 //TX_A_POST_FILT_S_4 +319 0x4000 //TX_A_POST_FILT_S_5 +320 0x5000 //TX_A_POST_FILT_S_6 +321 0x7000 //TX_A_POST_FILT_S_7 +322 0x1000 //TX_B_POST_FILT_0 +323 0x5000 //TX_B_POST_FILT_1 +324 0x6000 //TX_B_POST_FILT_2 +325 0x6000 //TX_B_POST_FILT_3 +326 0x2000 //TX_B_POST_FILT_4 +327 0x1000 //TX_B_POST_FILT_5 +328 0x3000 //TX_B_POST_FILT_6 +329 0x3000 //TX_B_POST_FILT_7 +330 0x1000 //TX_B_LESSCUT_RTO_S_0 +331 0x1000 //TX_B_LESSCUT_RTO_S_1 +332 0x1000 //TX_B_LESSCUT_RTO_S_2 +333 0x1000 //TX_B_LESSCUT_RTO_S_3 +334 0x1000 //TX_B_LESSCUT_RTO_S_4 +335 0x1000 //TX_B_LESSCUT_RTO_S_5 +336 0x1000 //TX_B_LESSCUT_RTO_S_6 +337 0x1000 //TX_B_LESSCUT_RTO_S_7 +338 0x7E14 //TX_LAMBDA_PFILT +339 0x7C29 //TX_LAMBDA_PFILT_S_0 +340 0x7C29 //TX_LAMBDA_PFILT_S_1 +341 0x7C29 //TX_LAMBDA_PFILT_S_2 +342 0x7C29 //TX_LAMBDA_PFILT_S_3 +343 0x7C29 //TX_LAMBDA_PFILT_S_4 +344 0x7C29 //TX_LAMBDA_PFILT_S_5 +345 0x7C29 //TX_LAMBDA_PFILT_S_6 +346 0x7C29 //TX_LAMBDA_PFILT_S_7 +347 0x07D0 //TX_K_PEPPER +348 0x0800 //TX_A_PEPPER +349 0x1D4C //TX_K_PEPPER_HF +350 0x0400 //TX_A_PEPPER_HF +351 0x0001 //TX_HMNC_BST_FLG +352 0x4000 //TX_HMNC_BST_THR +353 0x0800 //TX_DT_BINVAD_TH_0 +354 0x0800 //TX_DT_BINVAD_TH_1 +355 0x0800 //TX_DT_BINVAD_TH_2 +356 0x0800 //TX_DT_BINVAD_TH_3 +357 0x0000 //TX_DT_BINVAD_ENDF +358 0x1000 //TX_C_POST_FLT_DT +359 0x7FFF //TX_NS_B_POST_FLT_LESSCUT +360 0x0100 //TX_DT_BOOST +361 0x0000 //TX_BF_SGRAD_FLG +362 0x0005 //TX_BF_DVG_TH +363 0x001E //TX_SN_C_F +364 0x0000 //TX_K_APT +365 0x0001 //TX_NOISEDET +366 0x0190 //TX_NDETCT +367 0x000A //TX_NOISE_TH_0 +368 0x7FFF //TX_NOISE_TH_0_2 +369 0x7FFF //TX_NOISE_TH_0_3 +370 0x01F4 //TX_NOISE_TH_1 +371 0x0DAC //TX_NOISE_TH_2 +372 0x2134 //TX_NOISE_TH_3 +373 0x6978 //TX_NOISE_TH_4 +374 0x57E4 //TX_NOISE_TH_5 +375 0x4BD6 //TX_NOISE_TH_5_2 +376 0x0001 //TX_NOISE_TH_5_3 +377 0x4E20 //TX_NOISE_TH_5_4 +378 0x1194 //TX_NOISE_TH_6 +379 0x0014 //TX_MINENOISE_TH +380 0xD508 //TX_MORENS_TFMASK_TH +381 0x0001 //TX_DRC_QUIET_FLOOR +382 0x6D60 //TX_RATIODTL_CUT_TH +383 0x0DAC //TX_DT_CUT_K1 +384 0x00A5 //TX_OUT_ENER_S_TH_CLEAN +385 0x00A5 //TX_OUT_ENER_S_TH_LESSCLEAN +386 0x00A5 //TX_OUT_ENER_S_TH_NOISY +387 0x0029 //TX_OUT_ENER_TH_NOISE +388 0x0200 //TX_OUT_ENER_TH_SPEECH +389 0x2000 //TX_SN_NPB_GAIN +390 0x0000 //TX_NN_NPB_GAIN +391 0x3000 //TX_POST_MASK_SUP_HSNE +392 0x07D0 //TX_TAIL_DET_TH +393 0x7FFF //TX_B_LESSCUT_RTO_WTA +394 0x0000 //TX_MEL_G_R +395 0x0080 //TX_SUPHIGH_TH +396 0x0000 //TX_MASK_G_R +397 0x0002 //TX_EXTRA_NS_L +398 0x1800 //TX_C_POST_FLT_MASK +399 0x7FFF //TX_A_POST_FLT_WNS +400 0x0148 //TX_MIN_G_LOW300HZ +401 0x0004 //TX_MAXLEVEL_CNG +402 0x00B4 //TX_STN_NOISE_TH +403 0x4000 //TX_POST_MASK_SUP +404 0x7FFF //TX_POST_MASK_ADJUST +405 0x00C8 //TX_NS_ENOISE_MIC0_TH +406 0x0014 //TX_MINENOISE_MIC0_TH +407 0x012C //TX_MINENOISE_MIC0_S_TH +408 0x2900 //TX_MIN_G_CTRL_SSNS +409 0x0800 //TX_METAL_RTO_THR +410 0x07D0 //TX_NS_FP_K_METAL +411 0x3A98 //TX_NOISEDET_BOOST_TH +412 0x0FA0 //TX_NSMOOTH_TH +413 0x0000 //TX_NS_RESRV_8 +414 0x1800 //TX_RHO_UPB +415 0x2328 //TX_N_HOLD_HS +416 0x006E //TX_N_RHO_BFR0 +417 0x7FFF //TX_LAMBDA_ARSP_EST +418 0x0100 //TX_EXTRA_GAIN_MICBLOCK +419 0x0333 //TX_THR_STD_NSR +420 0x019A //TX_THR_STD_PLH +421 0x03E8 //TX_N_HOLD_STD +422 0x0066 //TX_THR_STD_RHO +423 0x2800 //TX_BF_RESET_THR_HS +424 0x0CCD //TX_SB_RTO_MEAN_TH +425 0x0300 //TX_SB_RHO_MEAN_TH_NTALK +426 0x2000 //TX_SB_RTO_MEAN_TH_ABN +427 0x2EE0 //TX_SB_RTO_MEAN_TH_RUB +428 0x0990 //TX_WTA_EN_RTO_TH +429 0x1400 //TX_TOP_ENER_TH_F +430 0x0100 //TX_DESIRED_TALK_HOLDT +431 0x0800 //TX_MIC_BLOCK_FACTOR +432 0x0000 //TX_NSEST_BFRLRNRDC +433 0x0000 //TX_THR_POST_FLT_HS +434 0x0010 //TX_HS_VAD_BIN +435 0x2666 //TX_THR_VAD_HS +436 0x2CCD //TX_MEAN_RTO_MIN_TH2 +437 0x0032 //TX_SILENCE_T +438 0x0000 //TX_A_POST_FLT_WTA +439 0x799A //TX_LAMBDA_PFLT_WTA +440 0x03E8 //TX_SB_RHO_MEAN2_TH +441 0x03E8 //TX_SB_RHO_MEAN3_TH +442 0x0000 //TX_HS_RESRV_4 +443 0x0000 //TX_HS_RESRV_5 +444 0x0001 //TX_DOA_VAD_THR_1 +445 0x003C //TX_DOA_VAD_THR_2 +446 0x0028 //TX_DOA_VAD_THR1_0 +447 0x0028 //TX_DOA_VAD_THR1_1 +448 0x0000 //TX_SRC_DOA_RNG_LOW_0A +449 0x001E //TX_SRC_DOA_RNG_HIGH_0A +450 0x005A //TX_DFLT_SRC_DOA_0A +451 0x0000 //TX_SRC_DOA_RNG_LOW_0B +452 0x0000 //TX_SRC_DOA_RNG_HIGH_0B +453 0x0000 //TX_DFLT_SRC_DOA_0B +454 0x0000 //TX_SRC_DOA_RNG_LOW_0C +455 0x0000 //TX_SRC_DOA_RNG_HIGH_0C +456 0x0000 //TX_DFLT_SRC_DOA_0C +457 0x0000 //TX_SRC_DOA_RNG_LOW_0D +458 0x0000 //TX_SRC_DOA_RNG_HIGH_0D +459 0x0000 //TX_DFLT_SRC_DOA_0D +460 0x0000 //TX_SRC_DOA_RNG_LOW_1A +461 0x00B4 //TX_SRC_DOA_RNG_HIGH_1A +462 0x005A //TX_DFLT_SRC_DOA_1A +463 0x0000 //TX_SRC_DOA_RNG_LOW_1B +464 0x00B4 //TX_SRC_DOA_RNG_HIGH_1B +465 0x005A //TX_DFLT_SRC_DOA_1B +466 0x0000 //TX_SRC_DOA_RNG_LOW_1C +467 0x00B4 //TX_SRC_DOA_RNG_HIGH_1C +468 0x005A //TX_DFLT_SRC_DOA_1C +469 0x0000 //TX_SRC_DOA_RNG_LOW_1D +470 0x00B4 //TX_SRC_DOA_RNG_HIGH_1D +471 0x005A //TX_DFLT_SRC_DOA_1D +472 0x0100 //TX_BF_HOLDOFF_T +473 0x7FFF //TX_DOA_COST_FACTOR +474 0x0D9A //TX_MAINTOREFR_TH0 +475 0x071C //TX_DOA_TRK_THR +476 0x012C //TX_DOA_TRACK_HT +477 0x0200 //TX_N1_HOLD_HF +478 0x0100 //TX_N2_HOLD_HF +479 0x2A3D //TX_BF_RESET_THR_HF +480 0x7333 //TX_DOA_SMOOTH +481 0x0800 //TX_MU_BF +482 0x0800 //TX_BF_MU_LF_B2 +483 0x0040 //TX_BF_FC_END_BIN_B2 +484 0x0020 //TX_BF_FC_END_BIN +485 0x0000 //TX_HF_RESRV_25 +486 0x0000 //TX_HF_RESRV_26 +487 0x0007 //TX_N_DOA_SEED +488 0x0001 //TX_FINE_DOA_SEARCH_FLG +489 0x0000 //TX_HF_RESRV_27 +490 0x038E //TX_DLT_SRC_DOA_RNG +491 0x0200 //TX_BF_MU_LF +492 0x0000 //TX_DFLT_SRC_LOC_0 +493 0x7FFF //TX_DFLT_SRC_LOC_1 +494 0x0000 //TX_DFLT_SRC_LOC_2 +495 0x038E //TX_DOA_TRACK_VADTH +496 0x0000 //TX_DOA_TRACK_NEW +497 0x0300 //TX_NOR_OFF_THR +498 0x7C00 //TX_MORE_ON_700HZ_THR +499 0x2000 //TX_MU_BF_ADPT_NS +500 0x0000 //TX_ADAPT_LEN +501 0x6666 //TX_MORE_SNS +502 0x0000 //TX_NOR_OFF_TH1 +503 0x0000 //TX_WIDE_MASK_TH +504 0xD333 //TX_SUBSNRATIOHIGH4MEANBCK_THR +505 0x6000 //TX_C_POST_FLT_CUT +506 0x2000 //TX_RADIODTLV +507 0x0320 //TX_POWER_LINEIN_TH +508 0x0014 //TX_FE_VADCOUNT_TH_FC +509 0x000A //TX_ECHO_SUPP_FC +510 0x0C80 //TX_ECHO_TH +511 0x6666 //TX_MIC_TO_BFGAIN +512 0x0000 //TX_MICTOBFGAIN0 +513 0x0000 //TX_FASTMUE_TH +514 0x2CCC //TX_DEREVERB_LF_MU +515 0x3200 //TX_DEREVERB_HF_MU +516 0x0007 //TX_DEREVERB_DELAY +517 0x0004 //TX_DEREVERB_COEF_LEN +518 0x0003 //TX_DEREVERB_DNR +519 0x0000 //TX_DEREVERB_ALPHA +520 0x0000 //TX_DEREVERB_BETA +521 0x3A98 //TX_GSC_RTOL_TH +522 0x3A98 //TX_GSC_RTOH_TH +523 0x7E2C //TX_WIDE2_MEANHTH +524 0x0000 //TX_DR_RESRV_5 +525 0x0000 //TX_DR_RESRV_6 +526 0x0000 //TX_DR_RESRV_7 +527 0x0000 //TX_DR_RESRV_8 +528 0x1333 //TX_WIND_MARK_TH +529 0x399A //TX_CORR_THR +530 0x0004 //TX_SNR_THR +531 0x0010 //TX_ENGY_THR +532 0x1770 //TX_CORR_HIGH_TH +533 0x6000 //TX_ENGY_THR_2 +534 0x3400 //TX_MEAN_RTO_THR +535 0x0028 //TX_WNS_ENOISE_MIC0_TH +536 0x3000 //TX_RATIOMICL_TH +537 0x7FFF //TX_CALIG_HS +538 0x0000 //TX_LVL_CTRL +539 0x0010 //TX_WIND_SUPRTO +540 0x0014 //TX_WNS_MIN_G +541 0x0600 //TX_WNS_B_POST_FLT +542 0x3000 //TX_RATIOMICH_TH +543 0xD120 //TX_WIND_INBEAM_L_TH +544 0x0FA0 //TX_WIND_INBEAM_H_TH +545 0x2000 //TX_WNS_RESRV_0 +546 0x59D8 //TX_WNS_RESRV_1 +547 0x0200 //TX_WNS_RESRV_2 +548 0x0000 //TX_WNS_RESRV_3 +549 0x0000 //TX_WNS_RESRV_4 +550 0x0000 //TX_WNS_RESRV_5 +551 0x0000 //TX_WNS_RESRV_6 +552 0x0000 //TX_BVE_NOISE_FLOOR_0 +553 0x0070 //TX_BVE_NOISE_FLOOR_1 +554 0x0070 //TX_BVE_NOISE_FLOOR_2 +555 0x0010 //TX_BVE_NOISE_FLOOR_3 +556 0x0070 //TX_BVE_NOISE_FLOOR_4 +557 0x00B0 //TX_BVE_NOISE_FLOOR_5 +558 0x0E66 //TX_BVE_NOISE_FLOOR_6 +559 0x0050 //TX_BVE_NOISE_FLOOR_7 +560 0x770A //TX_BVE_NOISE_FLOOR_8 +561 0x0000 //TX_BVE_NOISE_FLOOR_9 +562 0x0000 //TX_BVE_IN_N +563 0x0000 //TX_BVE_OUT_N +564 0x0000 //TX_BVE_MICALPHA_DOWN +565 0x0000 //TX_PB_RESRV_1 +566 0x0030 //TX_FDEQ_SUBNUM +567 0x5C54 //TX_FDEQ_GAIN_0 +568 0x5048 //TX_FDEQ_GAIN_1 +569 0x4C4C //TX_FDEQ_GAIN_2 +570 0x494D //TX_FDEQ_GAIN_3 +571 0x4442 //TX_FDEQ_GAIN_4 +572 0x4448 //TX_FDEQ_GAIN_5 +573 0x4C53 //TX_FDEQ_GAIN_6 +574 0x6244 //TX_FDEQ_GAIN_7 +575 0x4348 //TX_FDEQ_GAIN_8 +576 0x4848 //TX_FDEQ_GAIN_9 +577 0x4A49 //TX_FDEQ_GAIN_10 +578 0x484A //TX_FDEQ_GAIN_11 +579 0x4840 //TX_FDEQ_GAIN_12 +580 0x4040 //TX_FDEQ_GAIN_13 +581 0x485C //TX_FDEQ_GAIN_14 +582 0x707E //TX_FDEQ_GAIN_15 +583 0x5D48 //TX_FDEQ_GAIN_16 +584 0x4848 //TX_FDEQ_GAIN_17 +585 0x4848 //TX_FDEQ_GAIN_18 +586 0x4848 //TX_FDEQ_GAIN_19 +587 0x4848 //TX_FDEQ_GAIN_20 +588 0x4848 //TX_FDEQ_GAIN_21 +589 0x4848 //TX_FDEQ_GAIN_22 +590 0x4848 //TX_FDEQ_GAIN_23 +591 0x0202 //TX_FDEQ_BIN_0 +592 0x0104 //TX_FDEQ_BIN_1 +593 0x0502 //TX_FDEQ_BIN_2 +594 0x0202 //TX_FDEQ_BIN_3 +595 0x0504 //TX_FDEQ_BIN_4 +596 0x0708 //TX_FDEQ_BIN_5 +597 0x0808 //TX_FDEQ_BIN_6 +598 0x050E //TX_FDEQ_BIN_7 +599 0x0B0C //TX_FDEQ_BIN_8 +600 0x0F0F //TX_FDEQ_BIN_9 +601 0x0E0D //TX_FDEQ_BIN_10 +602 0x0F28 //TX_FDEQ_BIN_11 +603 0x111B //TX_FDEQ_BIN_12 +604 0x291E //TX_FDEQ_BIN_13 +605 0x1E10 //TX_FDEQ_BIN_14 +606 0x1810 //TX_FDEQ_BIN_15 +607 0x1021 //TX_FDEQ_BIN_16 +608 0x1000 //TX_FDEQ_BIN_17 +609 0x0000 //TX_FDEQ_BIN_18 +610 0x0000 //TX_FDEQ_BIN_19 +611 0x0000 //TX_FDEQ_BIN_20 +612 0x0000 //TX_FDEQ_BIN_21 +613 0x0000 //TX_FDEQ_BIN_22 +614 0x0000 //TX_FDEQ_BIN_23 +615 0x0000 //TX_FDEQ_PADDING +616 0x0030 //TX_PREEQ_SUBNUM_MIC0 +617 0x4848 //TX_PREEQ_GAIN_MIC0_0 +618 0x4848 //TX_PREEQ_GAIN_MIC0_1 +619 0x4848 //TX_PREEQ_GAIN_MIC0_2 +620 0x4848 //TX_PREEQ_GAIN_MIC0_3 +621 0x4848 //TX_PREEQ_GAIN_MIC0_4 +622 0x4848 //TX_PREEQ_GAIN_MIC0_5 +623 0x4848 //TX_PREEQ_GAIN_MIC0_6 +624 0x4848 //TX_PREEQ_GAIN_MIC0_7 +625 0x4848 //TX_PREEQ_GAIN_MIC0_8 +626 0x4848 //TX_PREEQ_GAIN_MIC0_9 +627 0x4848 //TX_PREEQ_GAIN_MIC0_10 +628 0x4848 //TX_PREEQ_GAIN_MIC0_11 +629 0x4848 //TX_PREEQ_GAIN_MIC0_12 +630 0x4848 //TX_PREEQ_GAIN_MIC0_13 +631 0x4848 //TX_PREEQ_GAIN_MIC0_14 +632 0x4848 //TX_PREEQ_GAIN_MIC0_15 +633 0x4848 //TX_PREEQ_GAIN_MIC0_16 +634 0x4848 //TX_PREEQ_GAIN_MIC0_17 +635 0x4848 //TX_PREEQ_GAIN_MIC0_18 +636 0x4848 //TX_PREEQ_GAIN_MIC0_19 +637 0x4848 //TX_PREEQ_GAIN_MIC0_20 +638 0x4848 //TX_PREEQ_GAIN_MIC0_21 +639 0x4848 //TX_PREEQ_GAIN_MIC0_22 +640 0x4848 //TX_PREEQ_GAIN_MIC0_23 +641 0x251A //TX_PREEQ_BIN_MIC0_0 +642 0x0F0F //TX_PREEQ_BIN_MIC0_1 +643 0x0C0C //TX_PREEQ_BIN_MIC0_2 +644 0x0C0F //TX_PREEQ_BIN_MIC0_3 +645 0x0F0F //TX_PREEQ_BIN_MIC0_4 +646 0x0F09 //TX_PREEQ_BIN_MIC0_5 +647 0x0909 //TX_PREEQ_BIN_MIC0_6 +648 0x0908 //TX_PREEQ_BIN_MIC0_7 +649 0x070F //TX_PREEQ_BIN_MIC0_8 +650 0x1F08 //TX_PREEQ_BIN_MIC0_9 +651 0x0808 //TX_PREEQ_BIN_MIC0_10 +652 0x0920 //TX_PREEQ_BIN_MIC0_11 +653 0x2020 //TX_PREEQ_BIN_MIC0_12 +654 0x2021 //TX_PREEQ_BIN_MIC0_13 +655 0x0000 //TX_PREEQ_BIN_MIC0_14 +656 0x0000 //TX_PREEQ_BIN_MIC0_15 +657 0x0000 //TX_PREEQ_BIN_MIC0_16 +658 0x0000 //TX_PREEQ_BIN_MIC0_17 +659 0x0000 //TX_PREEQ_BIN_MIC0_18 +660 0x0000 //TX_PREEQ_BIN_MIC0_19 +661 0x0000 //TX_PREEQ_BIN_MIC0_20 +662 0x0000 //TX_PREEQ_BIN_MIC0_21 +663 0x0000 //TX_PREEQ_BIN_MIC0_22 +664 0x0000 //TX_PREEQ_BIN_MIC0_23 +665 0x0030 //TX_PREEQ_SUBNUM_MIC1 +666 0x4848 //TX_PREEQ_GAIN_MIC1_0 +667 0x4848 //TX_PREEQ_GAIN_MIC1_1 +668 0x4848 //TX_PREEQ_GAIN_MIC1_2 +669 0x4848 //TX_PREEQ_GAIN_MIC1_3 +670 0x4848 //TX_PREEQ_GAIN_MIC1_4 +671 0x4848 //TX_PREEQ_GAIN_MIC1_5 +672 0x4848 //TX_PREEQ_GAIN_MIC1_6 +673 0x4849 //TX_PREEQ_GAIN_MIC1_7 +674 0x4A4A //TX_PREEQ_GAIN_MIC1_8 +675 0x4B4D //TX_PREEQ_GAIN_MIC1_9 +676 0x4E4F //TX_PREEQ_GAIN_MIC1_10 +677 0x5052 //TX_PREEQ_GAIN_MIC1_11 +678 0x5354 //TX_PREEQ_GAIN_MIC1_12 +679 0x5454 //TX_PREEQ_GAIN_MIC1_13 +680 0x5653 //TX_PREEQ_GAIN_MIC1_14 +681 0x4C48 //TX_PREEQ_GAIN_MIC1_15 +682 0x4444 //TX_PREEQ_GAIN_MIC1_16 +683 0x4848 //TX_PREEQ_GAIN_MIC1_17 +684 0x4848 //TX_PREEQ_GAIN_MIC1_18 +685 0x4848 //TX_PREEQ_GAIN_MIC1_19 +686 0x4848 //TX_PREEQ_GAIN_MIC1_20 +687 0x4848 //TX_PREEQ_GAIN_MIC1_21 +688 0x4848 //TX_PREEQ_GAIN_MIC1_22 +689 0x4848 //TX_PREEQ_GAIN_MIC1_23 +690 0x0202 //TX_PREEQ_BIN_MIC1_0 +691 0x0203 //TX_PREEQ_BIN_MIC1_1 +692 0x0303 //TX_PREEQ_BIN_MIC1_2 +693 0x0304 //TX_PREEQ_BIN_MIC1_3 +694 0x0405 //TX_PREEQ_BIN_MIC1_4 +695 0x0506 //TX_PREEQ_BIN_MIC1_5 +696 0x0808 //TX_PREEQ_BIN_MIC1_6 +697 0x0809 //TX_PREEQ_BIN_MIC1_7 +698 0x0A0A //TX_PREEQ_BIN_MIC1_8 +699 0x0C10 //TX_PREEQ_BIN_MIC1_9 +700 0x1013 //TX_PREEQ_BIN_MIC1_10 +701 0x1414 //TX_PREEQ_BIN_MIC1_11 +702 0x261E //TX_PREEQ_BIN_MIC1_12 +703 0x1E14 //TX_PREEQ_BIN_MIC1_13 +704 0x1414 //TX_PREEQ_BIN_MIC1_14 +705 0x2814 //TX_PREEQ_BIN_MIC1_15 +706 0x401E //TX_PREEQ_BIN_MIC1_16 +707 0x0000 //TX_PREEQ_BIN_MIC1_17 +708 0x0000 //TX_PREEQ_BIN_MIC1_18 +709 0x0000 //TX_PREEQ_BIN_MIC1_19 +710 0x0000 //TX_PREEQ_BIN_MIC1_20 +711 0x0000 //TX_PREEQ_BIN_MIC1_21 +712 0x0000 //TX_PREEQ_BIN_MIC1_22 +713 0x0000 //TX_PREEQ_BIN_MIC1_23 +714 0x0030 //TX_PREEQ_SUBNUM_MIC2 +715 0x4848 //TX_PREEQ_GAIN_MIC2_0 +716 0x4848 //TX_PREEQ_GAIN_MIC2_1 +717 0x4848 //TX_PREEQ_GAIN_MIC2_2 +718 0x4848 //TX_PREEQ_GAIN_MIC2_3 +719 0x4848 //TX_PREEQ_GAIN_MIC2_4 +720 0x4848 //TX_PREEQ_GAIN_MIC2_5 +721 0x4848 //TX_PREEQ_GAIN_MIC2_6 +722 0x4848 //TX_PREEQ_GAIN_MIC2_7 +723 0x4848 //TX_PREEQ_GAIN_MIC2_8 +724 0x4848 //TX_PREEQ_GAIN_MIC2_9 +725 0x4848 //TX_PREEQ_GAIN_MIC2_10 +726 0x4848 //TX_PREEQ_GAIN_MIC2_11 +727 0x4848 //TX_PREEQ_GAIN_MIC2_12 +728 0x4848 //TX_PREEQ_GAIN_MIC2_13 +729 0x4848 //TX_PREEQ_GAIN_MIC2_14 +730 0x4848 //TX_PREEQ_GAIN_MIC2_15 +731 0x4848 //TX_PREEQ_GAIN_MIC2_16 +732 0x4848 //TX_PREEQ_GAIN_MIC2_17 +733 0x4848 //TX_PREEQ_GAIN_MIC2_18 +734 0x4848 //TX_PREEQ_GAIN_MIC2_19 +735 0x4848 //TX_PREEQ_GAIN_MIC2_20 +736 0x4848 //TX_PREEQ_GAIN_MIC2_21 +737 0x4848 //TX_PREEQ_GAIN_MIC2_22 +738 0x4848 //TX_PREEQ_GAIN_MIC2_23 +739 0x0608 //TX_PREEQ_BIN_MIC2_0 +740 0x0808 //TX_PREEQ_BIN_MIC2_1 +741 0x0808 //TX_PREEQ_BIN_MIC2_2 +742 0x0808 //TX_PREEQ_BIN_MIC2_3 +743 0x0808 //TX_PREEQ_BIN_MIC2_4 +744 0x0808 //TX_PREEQ_BIN_MIC2_5 +745 0x0808 //TX_PREEQ_BIN_MIC2_6 +746 0x0808 //TX_PREEQ_BIN_MIC2_7 +747 0x0808 //TX_PREEQ_BIN_MIC2_8 +748 0x0808 //TX_PREEQ_BIN_MIC2_9 +749 0x0808 //TX_PREEQ_BIN_MIC2_10 +750 0x0808 //TX_PREEQ_BIN_MIC2_11 +751 0x0808 //TX_PREEQ_BIN_MIC2_12 +752 0x0808 //TX_PREEQ_BIN_MIC2_13 +753 0x0808 //TX_PREEQ_BIN_MIC2_14 +754 0x0200 //TX_PREEQ_BIN_MIC2_15 +755 0x0000 //TX_PREEQ_BIN_MIC2_16 +756 0x0000 //TX_PREEQ_BIN_MIC2_17 +757 0x0000 //TX_PREEQ_BIN_MIC2_18 +758 0x0000 //TX_PREEQ_BIN_MIC2_19 +759 0x0000 //TX_PREEQ_BIN_MIC2_20 +760 0x0000 //TX_PREEQ_BIN_MIC2_21 +761 0x0000 //TX_PREEQ_BIN_MIC2_22 +762 0x0000 //TX_PREEQ_BIN_MIC2_23 +763 0x0006 //TX_MASKING_ABILITY +764 0x0800 //TX_NND_WEIGHT +765 0x0050 //TX_MIC_CALIBRATION_0 +766 0x0056 //TX_MIC_CALIBRATION_1 +767 0x0050 //TX_MIC_CALIBRATION_2 +768 0x0050 //TX_MIC_CALIBRATION_3 +769 0x0046 //TX_MIC_PWR_BIAS_0 +770 0x0042 //TX_MIC_PWR_BIAS_1 +771 0x0046 //TX_MIC_PWR_BIAS_2 +772 0x0046 //TX_MIC_PWR_BIAS_3 +773 0x0000 //TX_GAIN_LIMIT_0 +774 0x0006 //TX_GAIN_LIMIT_1 +775 0x0000 //TX_GAIN_LIMIT_2 +776 0x0000 //TX_GAIN_LIMIT_3 +777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN +778 0x7FDE //TX_BVE_VAD0_ALPHAUP +779 0x7F3A //TX_BVE_VAD0_ALPHADOWN +780 0x2000 //TX_BVE_GAINWEIGHT_NOFEVADLI +781 0x7F5B //TX_BVE_FEVADLI_ALPHA +782 0x7F19 //TX_BVE_NOVAD0_ALPHAUP +783 0x1000 //TX_TDDRC_ALPHA_UP_01 +784 0x1000 //TX_TDDRC_ALPHA_UP_02 +785 0x1000 //TX_TDDRC_ALPHA_UP_03 +786 0x1000 //TX_TDDRC_ALPHA_UP_04 +787 0x7EB8 //TX_TDDRC_ALPHA_DWN_01 +788 0x7EB8 //TX_TDDRC_ALPHA_DWN_02 +789 0x7EB8 //TX_TDDRC_ALPHA_DWN_03 +790 0x7EB8 //TX_TDDRC_ALPHA_DWN_04 +791 0x7FFF //TX_TDDRC_TD_DRC_LIMIT +792 0x0800 //TX_TDDRC_POST_LIMIT_GAIN +793 0x0000 //TX_TDDRC_RESRV_0 +794 0x0000 //TX_TDDRC_RESRV_1 +795 0x0018 //TX_FDDRC_BAND_MARGIN_0 +796 0x0030 //TX_FDDRC_BAND_MARGIN_1 +797 0x0050 //TX_FDDRC_BAND_MARGIN_2 +798 0x0080 //TX_FDDRC_BAND_MARGIN_3 +799 0x0007 //TX_FDDRC_BLOCK_EXP +800 0x5000 //TX_FDDRC_THRD_2_0 +801 0x5000 //TX_FDDRC_THRD_2_1 +802 0x5000 //TX_FDDRC_THRD_2_2 +803 0x5000 //TX_FDDRC_THRD_2_3 +804 0x6400 //TX_FDDRC_THRD_3_0 +805 0x6400 //TX_FDDRC_THRD_3_1 +806 0x6400 //TX_FDDRC_THRD_3_2 +807 0x6400 //TX_FDDRC_THRD_3_3 +808 0x2000 //TX_FDDRC_SLANT_0_0 +809 0x2000 //TX_FDDRC_SLANT_0_1 +810 0x2000 //TX_FDDRC_SLANT_0_2 +811 0x2000 //TX_FDDRC_SLANT_0_3 +812 0x5333 //TX_FDDRC_SLANT_1_0 +813 0x5333 //TX_FDDRC_SLANT_1_1 +814 0x5333 //TX_FDDRC_SLANT_1_2 +815 0x5333 //TX_FDDRC_SLANT_1_3 +816 0x0010 //TX_DEADMIC_SILENCE_TH +817 0x0600 //TX_MIC_DEGRADE_TH +818 0x0078 //TX_DEADMIC_CNT +819 0x0078 //TX_MIC_DEGRADE_CNT +820 0x0000 //TX_FDDRC_RESRV_4 +821 0x0000 //TX_FDDRC_RESRV_5 +822 0x0000 //TX_FDDRC_RESRV_6 +823 0x7FFF //TX_KS_NOISEPASTE_FACTOR +824 0x0001 //TX_KS_CONFIG +825 0x7FFF //TX_KS_GAIN_MIN +826 0x0000 //TX_KS_RESRV_0 +827 0x0000 //TX_KS_RESRV_1 +828 0x0000 //TX_KS_RESRV_2 +829 0x7C00 //TX_LAMBDA_PKA_FP +830 0x2000 //TX_TPKA_FP +831 0x0080 //TX_MIN_G_FP +832 0x2000 //TX_MAX_G_FP +833 0x0FA0 //TX_FFP_FP_K_METAL +834 0x4000 //TX_A_POST_FLT_FP +835 0x0F5C //TX_RTO_OUTBEAM_TH +836 0x4CCD //TX_TPKA_FP_THD +837 0x0000 //TX_MAX_G_FP_BLK +838 0x0000 //TX_FFP_FADEIN +839 0x0000 //TX_FFP_FADEOUT +840 0x0000 //TX_WHISPERCTH +841 0x0000 //TX_WHISPERHOLDT +842 0x0000 //TX_WHISP_ENTHH +843 0x0000 //TX_WHISP_ENTHL +844 0x0000 //TX_WHISP_RTOTH +845 0x0000 //TX_WHISP_RTOTH2 +846 0x0096 //TX_MUTE_PERIOD +847 0x0000 //TX_FADE_IN_PERIOD +848 0x0100 //TX_FFP_RESRV_2 +849 0x0020 //TX_FFP_RESRV_3 +850 0x0000 //TX_FFP_RESRV_4 +851 0x0000 //TX_FFP_RESRV_5 +852 0x0000 //TX_FFP_RESRV_6 +853 0x0002 //TX_FILTINDX +854 0x0002 //TX_TDDRC_THRD_0 +855 0x0003 //TX_TDDRC_THRD_1 +856 0x1500 //TX_TDDRC_THRD_2 +857 0x1500 //TX_TDDRC_THRD_3 +858 0x3000 //TX_TDDRC_SLANT_0 +859 0x6E00 //TX_TDDRC_SLANT_1 +860 0x1000 //TX_TDDRC_ALPHA_UP_00 +861 0x7EB8 //TX_TDDRC_ALPHA_DWN_00 +862 0x0000 //TX_TDDRC_HMNC_FLAG +863 0x199A //TX_TDDRC_HMNC_GAIN +864 0x0000 //TX_TDDRC_SMT_FLAG +865 0x0CCD //TX_TDDRC_SMT_W +866 0x0550 //TX_TDDRC_DRC_GAIN +867 0x7FFF //TX_TDDRC_LMT_THRD +868 0x0000 //TX_TDDRC_LMT_ALPHA +869 0x0000 //TX_TFMASKLTH +870 0x0000 //TX_TFMASKLTHL +871 0x0CCD //TX_TFMASKHTH +872 0xECCD //TX_TFMASKLTH_BINVAD +873 0xFCCD //TX_TFMASKLTH_NS_EST +874 0xF800 //TX_TFMASKLTH_DOA +875 0x0CCD //TX_TFMASKTH_BLESSCUT +876 0x1000 //TX_B_LESSCUT_RTO_MASK +877 0x2000 //TX_SB_RHO_MEAN_TH_ABN +878 0x2000 //TX_B_POST_FLT_MASK +879 0x0000 //TX_B_POST_FLT_MASK1 +880 0x6333 //TX_GAIN_WIND_MASK +881 0x0000 //TX_TFMASK_BFSTRICT_MUSIC +882 0x0000 //TX_TFMASK_BFSTRICT_NOMUSIC +883 0x7333 //TX_FASTNS_OUTIN_TH +884 0x0CCD //TX_FASTNS_TFMASK_TH +885 0x0CCD //TX_FASTNS_TFMASKBIN_TH1 +886 0x0CCD //TX_FASTNS_TFMASKBIN_TH2 +887 0x0CCD //TX_FASTNS_TFMASKBIN_TH3 +888 0x0028 //TX_FASTNS_ARSPC_TH +889 0xC000 //TX_FASTNS_MASK5_TH +890 0x0810 //TX_POSTSSA_MIN_G_VR_MASK +891 0x1000 //TX_A_LESSCUT_RTO_MASK +892 0x1770 //TX_FASTNS_NOISETH +893 0xC000 //TX_FASTNS_SSA_THLFL +894 0xC000 //TX_FASTNS_SSA_THHFL +895 0xCCCC //TX_FASTNS_SSA_THLFH +896 0xD999 //TX_FASTNS_SSA_THHFH +897 0x2329 //TX_SENDFUNC_REG_MICMUTE +898 0x0010 //TX_SENDFUNC_REG_MICMUTE1 +899 0x03E8 //TX_MICMUTE_RATIO_THR +900 0x01A4 //TX_MICMUTE_AMP_THR +901 0x0004 //TX_MICMUTE_HPF_IND +902 0x00C0 //TX_MICMUTE_LOG_EYR_TH +903 0x0008 //TX_MICMUTE_CVG_TIME +904 0x0008 //TX_MICMUTE_RELEASE_TIME +905 0x0CD0 //TX_MIC_VOLUME_MIC0MUTE +906 0x0000 //TX_MICMUTE_EPD_OFFSET_0 +907 0x0028 //TX_MICMUTE_FRQ_AEC_L +908 0x7999 //TX_MICMUTE_EAD_THR +909 0x7FFF //TX_MICMUTE_LAMBDA_CB_NLE +910 0x3000 //TX_MICMUTE_LAMBDA_RE_EST +911 0x7F00 //TX_DTD_THR1_MICMUTE_0 +912 0x7000 //TX_DTD_THR1_MICMUTE_1 +913 0x7FFF //TX_DTD_THR1_MICMUTE_2 +914 0x7FFF //TX_DTD_THR1_MICMUTE_3 +915 0x2000 //TX_DTD_THR2_MICMUTE_0 +916 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_0 +917 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_1 +918 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_2 +919 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_3 +920 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_4 +921 0x7FFF //TX_MICMUTE_C_POST_FLT +922 0x03E8 //TX_MICMUTE_DT_CUT_K +923 0x0001 //TX_MICMUTE_DT_CUT_THR +924 0x03E8 //TX_MICMUTE_DT_CUT_K2 +925 0x0001 //TX_MICMUTE_DT_CUT_THR2 +926 0x0064 //TX_MICMUTE_DT2_HOLD_N +927 0x1000 //TX_MICMUTE_RATIODTH_THCUT +928 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOL +929 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOH +930 0x0400 //TX_MICMUTE_C_POST_FLT_MASK +931 0x7999 //TX_MICMUTE_RATIODTL_CUT_TH +932 0x3E80 //TX_MICMUTE_DT_CUT_K1 +933 0x0800 //TX_MICMUTE_N2_SN_EST +934 0xFC00 //TX_MICMUTE_THR_SN_EST_0 +935 0x001C //TX_MICMUTE_MIN_G_CTRL_0 +936 0x6000 //TX_MICMUTE_A_POST_FILT_S_0 +937 0x7000 //TX_MICMUTE_B_POST_FILT_0 +938 0x2710 //TX_MIC1RUB_AMP_THR +939 0x7FFF //TX_MIC1MUTE_RATIO_THR +940 0x0001 //TX_MIC1MUTE_AMP_THR +941 0x0008 //TX_MIC1MUTE_CVG_TIME +942 0x0008 //TX_MIC1MUTE_RELEASE_TIME +943 0x05A0 //TX_AMS_RESRV_01 +944 0x3FFF //TX_AMS_RESRV_02 +945 0x7FFF //TX_AMS_RESRV_03 +946 0x0000 //TX_AMS_RESRV_04 +947 0x0000 //TX_AMS_RESRV_05 +948 0x0000 //TX_AMS_RESRV_06 +949 0x0000 //TX_AMS_RESRV_07 +950 0x0000 //TX_AMS_RESRV_08 +951 0x0000 //TX_AMS_RESRV_09 +952 0x0000 //TX_AMS_RESRV_10 +953 0x0000 //TX_AMS_RESRV_11 +954 0x0000 //TX_AMS_RESRV_12 +955 0x0000 //TX_AMS_RESRV_13 +956 0x0000 //TX_AMS_RESRV_14 +957 0x0000 //TX_AMS_RESRV_15 +958 0x0000 //TX_AMS_RESRV_16 +959 0x0000 //TX_AMS_RESRV_17 +960 0x0000 //TX_AMS_RESRV_18 +961 0x0000 //TX_AMS_RESRV_19 +#RX +0 0x243C //RX_RECVFUNC_MODE_0 +1 0x0000 //RX_RECVFUNC_MODE_1 +2 0x0003 //RX_SAMPLINGFREQ_SIG +3 0x0003 //RX_SAMPLINGFREQ_PROC +4 0x000A //RX_FRAME_SZ +5 0x0000 //RX_DELAY_OPT +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +10 0x05AA //RX_PGA +11 0x7FFF //RX_A_HP +12 0x4000 //RX_B_PE +13 0x5800 //RX_THR_PITCH_DET_0 +14 0x5000 //RX_THR_PITCH_DET_1 +15 0x4000 //RX_THR_PITCH_DET_2 +16 0x0008 //RX_PITCH_BFR_LEN +17 0x0003 //RX_SBD_PITCH_DET +18 0x0100 //RX_PP_RESRV_0 +19 0x0020 //RX_PP_RESRV_1 +20 0x0600 //RX_N_SN_EST +21 0x000C //RX_N2_SN_EST +22 0x000F //RX_NS_LVL_CTRL +23 0xF800 //RX_THR_SN_EST +24 0x7E00 //RX_LAMBDA_PFILT +25 0x000A //RX_FENS_RESRV_0 +26 0x0190 //RX_FENS_RESRV_1 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +30 0x0002 //RX_EXTRA_NS_L +31 0x0800 //RX_EXTRA_NS_A +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +35 0x199A //RX_A_POST_FLT +36 0x0000 //RX_LMT_THRD +37 0x4000 //RX_LMT_ALPHA +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4C //RX_FDEQ_GAIN_2 +42 0x5064 //RX_FDEQ_GAIN_3 +43 0x7076 //RX_FDEQ_GAIN_4 +44 0x897A //RX_FDEQ_GAIN_5 +45 0x7C80 //RX_FDEQ_GAIN_6 +46 0x8888 //RX_FDEQ_GAIN_7 +47 0x949C //RX_FDEQ_GAIN_8 +48 0x96A4 //RX_FDEQ_GAIN_9 +49 0xA9A0 //RX_FDEQ_GAIN_10 +50 0x9487 //RX_FDEQ_GAIN_11 +51 0x6F64 //RX_FDEQ_GAIN_12 +52 0x625A //RX_FDEQ_GAIN_13 +53 0x5D80 //RX_FDEQ_GAIN_14 +54 0x8890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0404 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x141E //RX_FDEQ_BIN_13 +77 0x3728 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +111 0x0002 //RX_FILTINDX +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0551 //RX_TDDRC_DRC_GAIN +125 0x7C00 //RX_LAMBDA_PKA_FP +126 0x1450 //RX_TPKA_FP +127 0x0400 //RX_MIN_G_FP +128 0x0850 //RX_MAX_G_FP +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +131 0x0000 //RX_MAXLEVEL_CNG +132 0x3000 //RX_BWE_UV_TH +133 0x3000 //RX_BWE_UV_TH2 +134 0x1800 //RX_BWE_UV_TH3 +135 0x1000 //RX_BWE_V_TH +136 0x04CD //RX_BWE_GAIN1_V_TH1 +137 0x0F33 //RX_BWE_GAIN1_V_TH2 +138 0x7333 //RX_BWE_UV_EQ +139 0x199A //RX_BWE_V_EQ +140 0x7333 //RX_BWE_TONE_TH +141 0x0004 //RX_BWE_UV_HOLD_T +142 0x6CCD //RX_BWE_GAIN2_ALPHA +143 0x799A //RX_BWE_GAIN3_ALPHA +144 0x001E //RX_BWE_CUTOFF +145 0x3000 //RX_BWE_GAINFILL +146 0x3200 //RX_BWE_MAXTH_TONE +147 0x2000 //RX_BWE_EQ_0 +148 0x2000 //RX_BWE_EQ_1 +149 0x2000 //RX_BWE_EQ_2 +150 0x2000 //RX_BWE_EQ_3 +151 0x2000 //RX_BWE_EQ_4 +152 0x2000 //RX_BWE_EQ_5 +153 0x2000 //RX_BWE_EQ_6 +154 0x0000 //RX_BWE_RESRV_0 +155 0x0000 //RX_BWE_RESRV_1 +156 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0504 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4C //RX_FDEQ_GAIN_2 +42 0x586E //RX_FDEQ_GAIN_3 +43 0x869A //RX_FDEQ_GAIN_4 +44 0x9A9E //RX_FDEQ_GAIN_5 +45 0x8C90 //RX_FDEQ_GAIN_6 +46 0x9490 //RX_FDEQ_GAIN_7 +47 0x9EA6 //RX_FDEQ_GAIN_8 +48 0xA0B0 //RX_FDEQ_GAIN_9 +49 0xC2A6 //RX_FDEQ_GAIN_10 +50 0x8E8D //RX_FDEQ_GAIN_11 +51 0x7566 //RX_FDEQ_GAIN_12 +52 0x6468 //RX_FDEQ_GAIN_13 +53 0x4884 //RX_FDEQ_GAIN_14 +54 0x7890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0404 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D09 //RX_FDEQ_BIN_9 +73 0x140D //RX_FDEQ_BIN_10 +74 0x042D //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x1419 //RX_FDEQ_BIN_13 +77 0x2332 //RX_FDEQ_BIN_14 +78 0x372C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x000C //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0504 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4C //RX_FDEQ_GAIN_2 +42 0x586E //RX_FDEQ_GAIN_3 +43 0x869A //RX_FDEQ_GAIN_4 +44 0x9A9E //RX_FDEQ_GAIN_5 +45 0x8C90 //RX_FDEQ_GAIN_6 +46 0x9490 //RX_FDEQ_GAIN_7 +47 0x9EA6 //RX_FDEQ_GAIN_8 +48 0xA0B0 //RX_FDEQ_GAIN_9 +49 0xC2A6 //RX_FDEQ_GAIN_10 +50 0x8E8D //RX_FDEQ_GAIN_11 +51 0x7566 //RX_FDEQ_GAIN_12 +52 0x6468 //RX_FDEQ_GAIN_13 +53 0x4884 //RX_FDEQ_GAIN_14 +54 0x7890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0404 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D09 //RX_FDEQ_BIN_9 +73 0x140D //RX_FDEQ_BIN_10 +74 0x042D //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x1419 //RX_FDEQ_BIN_13 +77 0x2332 //RX_FDEQ_BIN_14 +78 0x372C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0014 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0504 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4C //RX_FDEQ_GAIN_2 +42 0x586E //RX_FDEQ_GAIN_3 +43 0x869A //RX_FDEQ_GAIN_4 +44 0x9A9E //RX_FDEQ_GAIN_5 +45 0x8C90 //RX_FDEQ_GAIN_6 +46 0x9490 //RX_FDEQ_GAIN_7 +47 0x9EA6 //RX_FDEQ_GAIN_8 +48 0xA0B0 //RX_FDEQ_GAIN_9 +49 0xC2A6 //RX_FDEQ_GAIN_10 +50 0x8E8D //RX_FDEQ_GAIN_11 +51 0x7566 //RX_FDEQ_GAIN_12 +52 0x6468 //RX_FDEQ_GAIN_13 +53 0x4884 //RX_FDEQ_GAIN_14 +54 0x7890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0404 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D09 //RX_FDEQ_BIN_9 +73 0x140D //RX_FDEQ_BIN_10 +74 0x042D //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x1419 //RX_FDEQ_BIN_13 +77 0x2332 //RX_FDEQ_BIN_14 +78 0x372C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0022 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0504 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4C //RX_FDEQ_GAIN_2 +42 0x586E //RX_FDEQ_GAIN_3 +43 0x869A //RX_FDEQ_GAIN_4 +44 0x9A9E //RX_FDEQ_GAIN_5 +45 0x8C90 //RX_FDEQ_GAIN_6 +46 0x9490 //RX_FDEQ_GAIN_7 +47 0x9EA6 //RX_FDEQ_GAIN_8 +48 0xA0B0 //RX_FDEQ_GAIN_9 +49 0xC2A6 //RX_FDEQ_GAIN_10 +50 0x8E8D //RX_FDEQ_GAIN_11 +51 0x7566 //RX_FDEQ_GAIN_12 +52 0x6468 //RX_FDEQ_GAIN_13 +53 0x4884 //RX_FDEQ_GAIN_14 +54 0x7890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0404 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D09 //RX_FDEQ_BIN_9 +73 0x140D //RX_FDEQ_BIN_10 +74 0x042D //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x1419 //RX_FDEQ_BIN_13 +77 0x2332 //RX_FDEQ_BIN_14 +78 0x372C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0038 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x04A0 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x484C //RX_FDEQ_GAIN_2 +42 0x586E //RX_FDEQ_GAIN_3 +43 0x869A //RX_FDEQ_GAIN_4 +44 0x9A98 //RX_FDEQ_GAIN_5 +45 0x8C90 //RX_FDEQ_GAIN_6 +46 0x948C //RX_FDEQ_GAIN_7 +47 0x9EA6 //RX_FDEQ_GAIN_8 +48 0xA0B0 //RX_FDEQ_GAIN_9 +49 0xC2AE //RX_FDEQ_GAIN_10 +50 0x9797 //RX_FDEQ_GAIN_11 +51 0x7566 //RX_FDEQ_GAIN_12 +52 0x6468 //RX_FDEQ_GAIN_13 +53 0x4884 //RX_FDEQ_GAIN_14 +54 0x7890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0404 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D09 //RX_FDEQ_BIN_9 +73 0x140D //RX_FDEQ_BIN_10 +74 0x0A2D //RX_FDEQ_BIN_11 +75 0x180F //RX_FDEQ_BIN_12 +76 0x1419 //RX_FDEQ_BIN_13 +77 0x2332 //RX_FDEQ_BIN_14 +78 0x372C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0055 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x04A0 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x484C //RX_FDEQ_GAIN_2 +42 0x586E //RX_FDEQ_GAIN_3 +43 0x869A //RX_FDEQ_GAIN_4 +44 0x9A98 //RX_FDEQ_GAIN_5 +45 0x8C90 //RX_FDEQ_GAIN_6 +46 0x948C //RX_FDEQ_GAIN_7 +47 0x9EA6 //RX_FDEQ_GAIN_8 +48 0xA0B0 //RX_FDEQ_GAIN_9 +49 0xC2AE //RX_FDEQ_GAIN_10 +50 0x9797 //RX_FDEQ_GAIN_11 +51 0x7566 //RX_FDEQ_GAIN_12 +52 0x6468 //RX_FDEQ_GAIN_13 +53 0x4884 //RX_FDEQ_GAIN_14 +54 0x7890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0404 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D09 //RX_FDEQ_BIN_9 +73 0x140D //RX_FDEQ_BIN_10 +74 0x0A2D //RX_FDEQ_BIN_11 +75 0x180F //RX_FDEQ_BIN_12 +76 0x1419 //RX_FDEQ_BIN_13 +77 0x2332 //RX_FDEQ_BIN_14 +78 0x372C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0089 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x04A0 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x484C //RX_FDEQ_GAIN_2 +42 0x586E //RX_FDEQ_GAIN_3 +43 0x869A //RX_FDEQ_GAIN_4 +44 0x9A98 //RX_FDEQ_GAIN_5 +45 0x8C90 //RX_FDEQ_GAIN_6 +46 0x948C //RX_FDEQ_GAIN_7 +47 0x9EA6 //RX_FDEQ_GAIN_8 +48 0xA0B0 //RX_FDEQ_GAIN_9 +49 0xC2AE //RX_FDEQ_GAIN_10 +50 0x9797 //RX_FDEQ_GAIN_11 +51 0x7566 //RX_FDEQ_GAIN_12 +52 0x6468 //RX_FDEQ_GAIN_13 +53 0x4884 //RX_FDEQ_GAIN_14 +54 0x7890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0404 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D09 //RX_FDEQ_BIN_9 +73 0x140D //RX_FDEQ_BIN_10 +74 0x0A2D //RX_FDEQ_BIN_11 +75 0x180F //RX_FDEQ_BIN_12 +76 0x1419 //RX_FDEQ_BIN_13 +77 0x2332 //RX_FDEQ_BIN_14 +78 0x372C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#RX 2 +157 0x003C //RX_RECVFUNC_MODE_0 +158 0x0000 //RX_RECVFUNC_MODE_1 +159 0x0003 //RX_SAMPLINGFREQ_SIG +160 0x0003 //RX_SAMPLINGFREQ_PROC +161 0x000A //RX_FRAME_SZ +162 0x0000 //RX_DELAY_OPT +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +167 0x05AA //RX_PGA +168 0x7FFF //RX_A_HP +169 0x4000 //RX_B_PE +170 0x5800 //RX_THR_PITCH_DET_0 +171 0x5000 //RX_THR_PITCH_DET_1 +172 0x4000 //RX_THR_PITCH_DET_2 +173 0x0008 //RX_PITCH_BFR_LEN +174 0x0003 //RX_SBD_PITCH_DET +175 0x0100 //RX_PP_RESRV_0 +176 0x0020 //RX_PP_RESRV_1 +177 0x0600 //RX_N_SN_EST +178 0x000C //RX_N2_SN_EST +179 0x000F //RX_NS_LVL_CTRL +180 0xF800 //RX_THR_SN_EST +181 0x7E00 //RX_LAMBDA_PFILT +182 0x000A //RX_FENS_RESRV_0 +183 0x0190 //RX_FENS_RESRV_1 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +187 0x0002 //RX_EXTRA_NS_L +188 0x0800 //RX_EXTRA_NS_A +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +192 0x199A //RX_A_POST_FLT +193 0x0000 //RX_LMT_THRD +194 0x4000 //RX_LMT_ALPHA +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +268 0x0002 //RX_FILTINDX +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +282 0x7C00 //RX_LAMBDA_PKA_FP +283 0x13E0 //RX_TPKA_FP +284 0x0080 //RX_MIN_G_FP +285 0x2000 //RX_MAX_G_FP +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +288 0x0000 //RX_MAXLEVEL_CNG +289 0x3000 //RX_BWE_UV_TH +290 0x3000 //RX_BWE_UV_TH2 +291 0x1800 //RX_BWE_UV_TH3 +292 0x1000 //RX_BWE_V_TH +293 0x04CD //RX_BWE_GAIN1_V_TH1 +294 0x0F33 //RX_BWE_GAIN1_V_TH2 +295 0x7333 //RX_BWE_UV_EQ +296 0x199A //RX_BWE_V_EQ +297 0x7333 //RX_BWE_TONE_TH +298 0x0004 //RX_BWE_UV_HOLD_T +299 0x6CCD //RX_BWE_GAIN2_ALPHA +300 0x799A //RX_BWE_GAIN3_ALPHA +301 0x001E //RX_BWE_CUTOFF +302 0x3000 //RX_BWE_GAINFILL +303 0x3200 //RX_BWE_MAXTH_TONE +304 0x2000 //RX_BWE_EQ_0 +305 0x2000 //RX_BWE_EQ_1 +306 0x2000 //RX_BWE_EQ_2 +307 0x2000 //RX_BWE_EQ_3 +308 0x2000 //RX_BWE_EQ_4 +309 0x2000 //RX_BWE_EQ_5 +310 0x2000 //RX_BWE_EQ_6 +311 0x0000 //RX_BWE_RESRV_0 +312 0x0000 //RX_BWE_RESRV_1 +313 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x000A //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0010 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x001B //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0032 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0047 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0076 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 + +#CASE_NAME HANDSET-HANDSET-CUSTOM1-SWB +#PARAM_MODE FULL +#PARAM_TYPE TX+2RX +#TOTAL_CUSTOM_STEP 7+7 +#TX +0 0x0000 //TX_OPERATION_MODE_0 +1 0x0000 //TX_OPERATION_MODE_1 +2 0x0076 //TX_PATCH_REG +3 0x6F76 //TX_SENDFUNC_MODE_0 +4 0x0001 //TX_SENDFUNC_MODE_1 +5 0x0002 //TX_NUM_MIC +6 0x0003 //TX_SAMPLINGFREQ_SIG +7 0x0003 //TX_SAMPLINGFREQ_PROC +8 0x000A //TX_FRAME_SZ_SIG +9 0x000A //TX_FRAME_SZ +10 0x0000 //TX_DELAY_OPT +11 0x0028 //TX_MAX_TAIL_LENGTH +12 0x0001 //TX_NUM_LOUTCHN +13 0x0001 //TX_MAXNUM_AECREF +14 0x0000 //TX_DBG_FUNC_REG +15 0x0000 //TX_DBG_FUNC_REG1 +16 0x0000 //TX_SYS_RESRV_0 +17 0x0000 //TX_SYS_RESRV_1 +18 0x0000 //TX_SYS_RESRV_2 +19 0x0000 //TX_SYS_RESRV_3 +20 0x0000 //TX_DIST2REF0 +21 0x00A3 //TX_DIST2REF1 +22 0x0000 //TX_DIST2REF_02 +23 0x0000 //TX_DIST2REF_03 +24 0x0000 //TX_DIST2REF_04 +25 0x0000 //TX_DIST2REF_05 +26 0x0000 //TX_MMIC +27 0x1000 //TX_PGA_0 +28 0x1000 //TX_PGA_1 +29 0x1000 //TX_PGA_2 +30 0x0000 //TX_PGA_3 +31 0x0000 //TX_PGA_4 +32 0x0000 //TX_PGA_5 +33 0x0000 //TX_MIC_PAIRS +34 0x0000 //TX_MIC_PAIRS_HS +35 0x0002 //TX_MICS_FOR_BF +36 0x0000 //TX_MIC_PAIRS_FORL1 +37 0x0002 //TX_MICS_OF_PAIR0 +38 0x0002 //TX_MICS_OF_PAIR1 +39 0x0002 //TX_MICS_OF_PAIR2 +40 0x0002 //TX_MICS_OF_PAIR3 +41 0x0000 //TX_MIC_DATA_SRC0 +42 0x0002 //TX_MIC_DATA_SRC1 +43 0x0001 //TX_MIC_DATA_SRC2 +44 0x0000 //TX_MIC_DATA_SRC3 +45 0x0000 //TX_MIC_PAIR_CH_04 +46 0x0000 //TX_MIC_PAIR_CH_05 +47 0x0000 //TX_MIC_PAIR_CH_10 +48 0x0000 //TX_MIC_PAIR_CH_11 +49 0x0000 //TX_MIC_PAIR_CH_12 +50 0x0000 //TX_MIC_PAIR_CH_13 +51 0x0000 //TX_MIC_PAIR_CH_14 +52 0x05DC //TX_HD_BIN_MASK +53 0x0010 //TX_HD_SUBAND_MASK +54 0x19A1 //TX_HD_FRAME_AVG_MASK +55 0x0320 //TX_HD_MIN_FRQ +56 0x1000 //TX_HD_ALPHA_PSD +57 0x1100 //TX_T_PHPR1 +58 0x0000 //TX_T_PHPR2 +59 0x0000 //TX_T_PTPR +60 0x0000 //TX_T_PNPR +61 0x0000 //TX_T_PAPR1 +62 0xEE6C //TX_T_PSDVAT +63 0x0800 //TX_CNT +64 0x4000 //TX_ANTI_HOWL_GAIN +65 0x0001 //TX_MICFORBFMARK_0 +66 0x0001 //TX_MICFORBFMARK_1 +67 0x0001 //TX_MICFORBFMARK_2 +68 0x0001 //TX_MICFORBFMARK_3 +69 0x0001 //TX_MICFORBFMARK_4 +70 0x0001 //TX_MICFORBFMARK_5 +71 0x0000 //TX_DIST2REF_10 +72 0x3A66 //TX_DIST2REF_11 +73 0x0000 //TX_DIST2REF2 +74 0x0000 //TX_DIST2REF_13 +75 0x0000 //TX_DIST2REF_14 +76 0x0000 //TX_DIST2REF_15 +77 0x0000 //TX_DIST2REF_20 +78 0x0000 //TX_DIST2REF_21 +79 0x0000 //TX_DIST2REF_22 +80 0x0000 //TX_DIST2REF_23 +81 0x0000 //TX_DIST2REF_24 +82 0x0000 //TX_DIST2REF_25 +83 0x0000 //TX_DIST2REF_30 +84 0x0000 //TX_DIST2REF_31 +85 0x0000 //TX_DIST2REF_32 +86 0x0000 //TX_DIST2REF_33 +87 0x0000 //TX_DIST2REF_34 +88 0x0000 //TX_DIST2REF_35 +89 0x0000 //TX_MIC_LOC_00 +90 0x0000 //TX_MIC_LOC_01 +91 0x0000 //TX_MIC_LOC_02 +92 0x0000 //TX_MIC_LOC_03 +93 0x0000 //TX_MIC_LOC_04 +94 0x0000 //TX_MIC_LOC_05 +95 0x0000 //TX_MIC_LOC_10 +96 0x0000 //TX_MIC_LOC_11 +97 0x0000 //TX_MIC_LOC_12 +98 0x0000 //TX_MIC_LOC_13 +99 0x0000 //TX_MIC_LOC_14 +100 0x0000 //TX_MIC_LOC_15 +101 0x0000 //TX_MIC_LOC_20 +102 0x0000 //TX_MIC_LOC_21 +103 0x0000 //TX_MIC_LOC_22 +104 0x0000 //TX_MIC_LOC_23 +105 0x0000 //TX_MIC_LOC_24 +106 0x0000 //TX_MIC_LOC_25 +107 0x0200 //TX_MIC_REFBLK_VOLUME +108 0x0AAC //TX_MIC_BLOCK_VOLUME +109 0x0000 //TX_INVERSE_MASK +110 0x0000 //TX_ADCS_MASK +111 0x04D0 //TX_ADCS_GAIN +112 0x4000 //TX_NFC_GAINFAC +113 0x0000 //TX_MAINMIC_BLKFACTOR +114 0x0000 //TX_REFMIC_BLKFACTOR +115 0x0000 //TX_BLMIC_BLKFACTOR +116 0x0000 //TX_BRMIC_BLKFACTOR +117 0x0031 //TX_MICBLK_START_BIN +118 0x0060 //TX_MICBLK_END_BIN +119 0x0015 //TX_MICBLK_FE_HOLD +120 0xFFF2 //TX_MICBLK_MR_EXP_TH +121 0xFFF2 //TX_MICBLK_LR_EXP_TH +122 0x0000 //TX_FENE_HOLD +123 0x4000 //TX_FE_ENER_TH_MTS +124 0x0004 //TX_FE_ENER_TH_EXP +125 0x6000 //TX_C_POST_FLT_MIC_MAINBLK +126 0x6000 //TX_C_POST_FLT_MIC_REFBLK +127 0x0010 //TX_MIC_BLOCK_N +128 0x7E56 //TX_A_HP +129 0x4000 //TX_B_PE +130 0x1800 //TX_THR_PITCH_DET_0 +131 0x1000 //TX_THR_PITCH_DET_1 +132 0x0800 //TX_THR_PITCH_DET_2 +133 0x0008 //TX_PITCH_BFR_LEN +134 0x0003 //TX_SBD_PITCH_DET +135 0x0050 //TX_TD_AEC_L +136 0x4000 //TX_MU0_UNP_TD_AEC +137 0x1000 //TX_MU0_PTD_TD_AEC +138 0x0000 //TX_PP_RESRV_0 +139 0x2A94 //TX_PP_RESRV_1 +140 0x55F0 //TX_PP_RESRV_2 +141 0x0000 //TX_PP_RESRV_3 +142 0x0000 //TX_PP_RESRV_4 +143 0x0000 //TX_PP_RESRV_5 +144 0x0000 //TX_PP_RESRV_6 +145 0x0000 //TX_PP_RESRV_7 +146 0x0028 //TX_TAIL_LENGTH +147 0x0080 //TX_AEC_REF_GAIN_0 +148 0x0800 //TX_AEC_REF_GAIN_1 +149 0x0800 //TX_AEC_REF_GAIN_2 +150 0x7900 //TX_EAD_THR +151 0x2000 //TX_THR_RE_EST +152 0x0400 //TX_MIN_EQ_RE_EST_0 +153 0x0400 //TX_MIN_EQ_RE_EST_1 +154 0x0800 //TX_MIN_EQ_RE_EST_2 +155 0x0800 //TX_MIN_EQ_RE_EST_3 +156 0x1000 //TX_MIN_EQ_RE_EST_4 +157 0x1000 //TX_MIN_EQ_RE_EST_5 +158 0x1000 //TX_MIN_EQ_RE_EST_6 +159 0x1000 //TX_MIN_EQ_RE_EST_7 +160 0x1000 //TX_MIN_EQ_RE_EST_8 +161 0x1000 //TX_MIN_EQ_RE_EST_9 +162 0x1000 //TX_MIN_EQ_RE_EST_10 +163 0x1000 //TX_MIN_EQ_RE_EST_11 +164 0x1000 //TX_MIN_EQ_RE_EST_12 +165 0x3000 //TX_LAMBDA_RE_EST +166 0x1000 //TX_LAMBDA_CB_NLE +167 0x1800 //TX_C_POST_FLT +168 0x4000 //TX_GAIN_NP +169 0x003C //TX_SE_HOLD_N +170 0x0046 //TX_DT_HOLD_N +171 0x03E8 //TX_DT2_HOLD_N +172 0x6666 //TX_AEC_RESRV_0 +173 0x0000 //TX_AEC_RESRV_1 +174 0x0014 //TX_AEC_RESRV_2 +175 0x0000 //TX_MIC_DELAY_LENGTH +176 0x0000 //TX_REF_DELAY_LENGTH +177 0x0000 //TX_ADD_LINEIN_GAINL +178 0x0000 //TX_ADD_LINEIN_GAINH +179 0x0000 //TX_MIN_EQ_RE_EST_14 +180 0x0000 //TX_DTD_THR1_8 +181 0x7FFF //TX_DTD_THR2_8 +182 0x0000 //TX_DTD_MIC_BLK2 +183 0x0008 //TX_FRQ_LIN_LEN +184 0x7FFF //TX_FRQ_AEC_LEN_RHO +185 0x6000 //TX_MU0_UNP_FRQ_AEC +186 0x4000 //TX_MU0_PTD_FRQ_AEC +187 0x000A //TX_MINENOISETH +188 0x0800 //TX_MU0_RE_EST +189 0x0001 //TX_AEC_NUM_CH +190 0x0000 //TX_BIGECHOATTENUATION_MAX +191 0x2000 //TX_A_POST_FLT_MICBLK +192 0x0000 //TX_BLKENERTH +193 0x0000 //TX_BLKENERHIGHTH +194 0x0000 //TX_NORMENERTH +195 0x0000 //TX_NORMENERHIGHTH +196 0x0000 //TX_NORMENERHIGHTHL +197 0x7000 //TX_DTD_THR1_0 +198 0x7000 //TX_DTD_THR1_1 +199 0x7000 //TX_DTD_THR1_2 +200 0x7F00 //TX_DTD_THR1_3 +201 0x7F00 //TX_DTD_THR1_4 +202 0x7F00 //TX_DTD_THR1_5 +203 0x7F00 //TX_DTD_THR1_6 +204 0x2000 //TX_DTD_THR2_0 +205 0x2000 //TX_DTD_THR2_1 +206 0x2000 //TX_DTD_THR2_2 +207 0x1000 //TX_DTD_THR2_3 +208 0x1000 //TX_DTD_THR2_4 +209 0x1000 //TX_DTD_THR2_5 +210 0x1000 //TX_DTD_THR2_6 +211 0x6000 //TX_DTD_THR3 +212 0x0177 //TX_SPK_CUT_K +213 0x1B58 //TX_DT_CUT_K +214 0x0100 //TX_DT_CUT_THR +215 0x04EB //TX_COMFORT_G +216 0x01F4 //TX_POWER_YOUT_TH +217 0x4000 //TX_FDPFGAINECHO +218 0x0000 //TX_DTD_HD_THR +219 0x0000 //TX_SPK_CUT_K_S +220 0x0000 //TX_DTD_MIC_BLK +221 0x0400 //TX_ADPT_STRICT_L +222 0x0200 //TX_ADPT_STRICT_H +223 0x0C00 //TX_RATIO_DT_L_TH_LOW +224 0x2000 //TX_RATIO_DT_H_TH_LOW +225 0x1800 //TX_RATIO_DT_L_TH_HIGH +226 0x3000 //TX_RATIO_DT_H_TH_HIGH +227 0x0A00 //TX_RATIO_DT_L0_TH +228 0x7000 //TX_B_POST_FILT_ECHO_L +229 0x7FFF //TX_B_POST_FILT_ECHO_H +230 0x0200 //TX_MIN_G_CTRL_ECHO +231 0x7FFF //TX_B_LESSCUT_RTO_ECHO +232 0x0000 //TX_EPD_OFFSET_00 +233 0x0000 //TX_EPD_OFFST_01 +234 0x1388 //TX_RATIO_DT_L0_TH_HIGH +235 0x3A98 //TX_RATIO_DT_H_TH_CUT +236 0x7FFF //TX_MIN_EQ_RE_EST_13 +237 0x0000 //TX_DTD_THR1_7 +238 0x0000 //TX_DTD_THR2_7 +239 0x0800 //TX_DT_RESRV_7 +240 0x0800 //TX_DT_RESRV_8 +241 0x0000 //TX_DT_RESRV_9 +242 0xF600 //TX_THR_SN_EST_0 +243 0xFA00 //TX_THR_SN_EST_1 +244 0xFA00 //TX_THR_SN_EST_2 +245 0xF800 //TX_THR_SN_EST_3 +246 0xF800 //TX_THR_SN_EST_4 +247 0xF800 //TX_THR_SN_EST_5 +248 0xF800 //TX_THR_SN_EST_6 +249 0xF700 //TX_THR_SN_EST_7 +250 0x0000 //TX_DELTA_THR_SN_EST_0 +251 0x0200 //TX_DELTA_THR_SN_EST_1 +252 0x0200 //TX_DELTA_THR_SN_EST_2 +253 0x0200 //TX_DELTA_THR_SN_EST_3 +254 0x0100 //TX_DELTA_THR_SN_EST_4 +255 0x0200 //TX_DELTA_THR_SN_EST_5 +256 0x0100 //TX_DELTA_THR_SN_EST_6 +257 0x0200 //TX_DELTA_THR_SN_EST_7 +258 0x4000 //TX_LAMBDA_NN_EST_0 +259 0x4000 //TX_LAMBDA_NN_EST_1 +260 0x4000 //TX_LAMBDA_NN_EST_2 +261 0x4000 //TX_LAMBDA_NN_EST_3 +262 0x4000 //TX_LAMBDA_NN_EST_4 +263 0x4000 //TX_LAMBDA_NN_EST_5 +264 0x4000 //TX_LAMBDA_NN_EST_6 +265 0x4000 //TX_LAMBDA_NN_EST_7 +266 0x0400 //TX_N_SN_EST +267 0x001E //TX_INBEAM_T +268 0x0041 //TX_INBEAMHOLDT +269 0x2000 //TX_G_STRICT +270 0x2000 //TX_EQ_THR_BF +271 0x799A //TX_LAMBDA_EQ_BF +272 0x1000 //TX_NE_RTO_TH +273 0x1000 //TX_NE_RTO_TH_L +274 0x1000 //TX_MAINREFRTOH_TH_H +275 0x0600 //TX_MAINREFRTOH_TH_L +276 0x2000 //TX_MAINREFRTO_TH_H +277 0x1400 //TX_MAINREFRTO_TH_L +278 0x0000 //TX_MAINREFRTO_TH_EQ +279 0x1000 //TX_B_POST_FLT_0 +280 0x1000 //TX_B_POST_FLT_1 +281 0x0014 //TX_NS_LVL_CTRL_0 +282 0x002C //TX_NS_LVL_CTRL_1 +283 0x0016 //TX_NS_LVL_CTRL_2 +284 0x0018 //TX_NS_LVL_CTRL_3 +285 0x0016 //TX_NS_LVL_CTRL_4 +286 0x0012 //TX_NS_LVL_CTRL_5 +287 0x0016 //TX_NS_LVL_CTRL_6 +288 0x0017 //TX_NS_LVL_CTRL_7 +289 0x000E //TX_MIN_GAIN_S_0 +290 0x000D //TX_MIN_GAIN_S_1 +291 0x0012 //TX_MIN_GAIN_S_2 +292 0x0010 //TX_MIN_GAIN_S_3 +293 0x0012 //TX_MIN_GAIN_S_4 +294 0x0012 //TX_MIN_GAIN_S_5 +295 0x0012 //TX_MIN_GAIN_S_6 +296 0x0012 //TX_MIN_GAIN_S_7 +297 0x6000 //TX_NMOS_SUP +298 0x0000 //TX_NS_MAX_PRI_SNR_TH +299 0x0000 //TX_NMOS_SUP_MENSA +300 0x7FFF //TX_SNRI_SUP_0 +301 0x6000 //TX_SNRI_SUP_1 +302 0x6000 //TX_SNRI_SUP_2 +303 0x6000 //TX_SNRI_SUP_3 +304 0x6000 //TX_SNRI_SUP_4 +305 0x6000 //TX_SNRI_SUP_5 +306 0x6000 //TX_SNRI_SUP_6 +307 0x6000 //TX_SNRI_SUP_7 +308 0x6000 //TX_THR_LFNS +309 0x0017 //TX_G_LFNS +310 0x09C4 //TX_GAIN0_NTH +311 0x000A //TX_MUSIC_MORENS +312 0x7FFF //TX_A_POST_FILT_0 +313 0x2000 //TX_A_POST_FILT_1 +314 0x4000 //TX_A_POST_FILT_S_0 +315 0x4000 //TX_A_POST_FILT_S_1 +316 0x4000 //TX_A_POST_FILT_S_2 +317 0x4000 //TX_A_POST_FILT_S_3 +318 0x4000 //TX_A_POST_FILT_S_4 +319 0x4000 //TX_A_POST_FILT_S_5 +320 0x5000 //TX_A_POST_FILT_S_6 +321 0x7000 //TX_A_POST_FILT_S_7 +322 0x1000 //TX_B_POST_FILT_0 +323 0x1000 //TX_B_POST_FILT_1 +324 0x2000 //TX_B_POST_FILT_2 +325 0x2000 //TX_B_POST_FILT_3 +326 0x2000 //TX_B_POST_FILT_4 +327 0x1000 //TX_B_POST_FILT_5 +328 0x3000 //TX_B_POST_FILT_6 +329 0x3000 //TX_B_POST_FILT_7 +330 0x1000 //TX_B_LESSCUT_RTO_S_0 +331 0x1000 //TX_B_LESSCUT_RTO_S_1 +332 0x1000 //TX_B_LESSCUT_RTO_S_2 +333 0x1000 //TX_B_LESSCUT_RTO_S_3 +334 0x1000 //TX_B_LESSCUT_RTO_S_4 +335 0x1000 //TX_B_LESSCUT_RTO_S_5 +336 0x1000 //TX_B_LESSCUT_RTO_S_6 +337 0x1000 //TX_B_LESSCUT_RTO_S_7 +338 0x7E14 //TX_LAMBDA_PFILT +339 0x7C29 //TX_LAMBDA_PFILT_S_0 +340 0x7C29 //TX_LAMBDA_PFILT_S_1 +341 0x7C29 //TX_LAMBDA_PFILT_S_2 +342 0x7C29 //TX_LAMBDA_PFILT_S_3 +343 0x7C29 //TX_LAMBDA_PFILT_S_4 +344 0x7C29 //TX_LAMBDA_PFILT_S_5 +345 0x7C29 //TX_LAMBDA_PFILT_S_6 +346 0x7C29 //TX_LAMBDA_PFILT_S_7 +347 0x07D0 //TX_K_PEPPER +348 0x0800 //TX_A_PEPPER +349 0x1D4C //TX_K_PEPPER_HF +350 0x0400 //TX_A_PEPPER_HF +351 0x0001 //TX_HMNC_BST_FLG +352 0x4000 //TX_HMNC_BST_THR +353 0x0800 //TX_DT_BINVAD_TH_0 +354 0x0800 //TX_DT_BINVAD_TH_1 +355 0x0800 //TX_DT_BINVAD_TH_2 +356 0x0800 //TX_DT_BINVAD_TH_3 +357 0x0000 //TX_DT_BINVAD_ENDF +358 0x1000 //TX_C_POST_FLT_DT +359 0x7FFF //TX_NS_B_POST_FLT_LESSCUT +360 0x0100 //TX_DT_BOOST +361 0x0000 //TX_BF_SGRAD_FLG +362 0x0005 //TX_BF_DVG_TH +363 0x001E //TX_SN_C_F +364 0x0000 //TX_K_APT +365 0x0001 //TX_NOISEDET +366 0x0190 //TX_NDETCT +367 0x000A //TX_NOISE_TH_0 +368 0x7FFF //TX_NOISE_TH_0_2 +369 0x7FFF //TX_NOISE_TH_0_3 +370 0x00C6 //TX_NOISE_TH_1 +371 0x0DAC //TX_NOISE_TH_2 +372 0x2260 //TX_NOISE_TH_3 +373 0x7080 //TX_NOISE_TH_4 +374 0x57E4 //TX_NOISE_TH_5 +375 0x4BD6 //TX_NOISE_TH_5_2 +376 0x0001 //TX_NOISE_TH_5_3 +377 0x4E20 //TX_NOISE_TH_5_4 +378 0x1194 //TX_NOISE_TH_6 +379 0x0014 //TX_MINENOISE_TH +380 0xD508 //TX_MORENS_TFMASK_TH +381 0x0001 //TX_DRC_QUIET_FLOOR +382 0x6D60 //TX_RATIODTL_CUT_TH +383 0x0DAC //TX_DT_CUT_K1 +384 0x00A5 //TX_OUT_ENER_S_TH_CLEAN +385 0x00A5 //TX_OUT_ENER_S_TH_LESSCLEAN +386 0x00A5 //TX_OUT_ENER_S_TH_NOISY +387 0x0029 //TX_OUT_ENER_TH_NOISE +388 0x0200 //TX_OUT_ENER_TH_SPEECH +389 0x2000 //TX_SN_NPB_GAIN +390 0x0000 //TX_NN_NPB_GAIN +391 0x3000 //TX_POST_MASK_SUP_HSNE +392 0x07D0 //TX_TAIL_DET_TH +393 0x4000 //TX_B_LESSCUT_RTO_WTA +394 0x0000 //TX_MEL_G_R +395 0x0080 //TX_SUPHIGH_TH +396 0x0000 //TX_MASK_G_R +397 0x0002 //TX_EXTRA_NS_L +398 0x1800 //TX_C_POST_FLT_MASK +399 0x7FFF //TX_A_POST_FLT_WNS +400 0x0148 //TX_MIN_G_LOW300HZ +401 0x0004 //TX_MAXLEVEL_CNG +402 0x00B4 //TX_STN_NOISE_TH +403 0x4000 //TX_POST_MASK_SUP +404 0x7FFF //TX_POST_MASK_ADJUST +405 0x00C8 //TX_NS_ENOISE_MIC0_TH +406 0x0014 //TX_MINENOISE_MIC0_TH +407 0x012C //TX_MINENOISE_MIC0_S_TH +408 0x2900 //TX_MIN_G_CTRL_SSNS +409 0x0800 //TX_METAL_RTO_THR +410 0x0FA0 //TX_NS_FP_K_METAL +411 0x3A98 //TX_NOISEDET_BOOST_TH +412 0x0FA0 //TX_NSMOOTH_TH +413 0x0000 //TX_NS_RESRV_8 +414 0x1800 //TX_RHO_UPB +415 0x2328 //TX_N_HOLD_HS +416 0x006E //TX_N_RHO_BFR0 +417 0x7FFF //TX_LAMBDA_ARSP_EST +418 0x0100 //TX_EXTRA_GAIN_MICBLOCK +419 0x0333 //TX_THR_STD_NSR +420 0x019A //TX_THR_STD_PLH +421 0x03E8 //TX_N_HOLD_STD +422 0x0066 //TX_THR_STD_RHO +423 0x2800 //TX_BF_RESET_THR_HS +424 0x0CCD //TX_SB_RTO_MEAN_TH +425 0x0300 //TX_SB_RHO_MEAN_TH_NTALK +426 0x2000 //TX_SB_RTO_MEAN_TH_ABN +427 0x2EE0 //TX_SB_RTO_MEAN_TH_RUB +428 0x0990 //TX_WTA_EN_RTO_TH +429 0x1400 //TX_TOP_ENER_TH_F +430 0x0100 //TX_DESIRED_TALK_HOLDT +431 0x0800 //TX_MIC_BLOCK_FACTOR +432 0x0000 //TX_NSEST_BFRLRNRDC +433 0x0000 //TX_THR_POST_FLT_HS +434 0x0010 //TX_HS_VAD_BIN +435 0x2666 //TX_THR_VAD_HS +436 0x2CCD //TX_MEAN_RTO_MIN_TH2 +437 0x0032 //TX_SILENCE_T +438 0x0000 //TX_A_POST_FLT_WTA +439 0x799A //TX_LAMBDA_PFLT_WTA +440 0x051E //TX_SB_RHO_MEAN2_TH +441 0x02F0 //TX_SB_RHO_MEAN3_TH +442 0x0000 //TX_HS_RESRV_4 +443 0x0000 //TX_HS_RESRV_5 +444 0x0001 //TX_DOA_VAD_THR_1 +445 0x003C //TX_DOA_VAD_THR_2 +446 0x0028 //TX_DOA_VAD_THR1_0 +447 0x0028 //TX_DOA_VAD_THR1_1 +448 0x0000 //TX_SRC_DOA_RNG_LOW_0A +449 0x001E //TX_SRC_DOA_RNG_HIGH_0A +450 0x005A //TX_DFLT_SRC_DOA_0A +451 0x0000 //TX_SRC_DOA_RNG_LOW_0B +452 0x0000 //TX_SRC_DOA_RNG_HIGH_0B +453 0x0000 //TX_DFLT_SRC_DOA_0B +454 0x0000 //TX_SRC_DOA_RNG_LOW_0C +455 0x0000 //TX_SRC_DOA_RNG_HIGH_0C +456 0x0000 //TX_DFLT_SRC_DOA_0C +457 0x0000 //TX_SRC_DOA_RNG_LOW_0D +458 0x0000 //TX_SRC_DOA_RNG_HIGH_0D +459 0x0000 //TX_DFLT_SRC_DOA_0D +460 0x0000 //TX_SRC_DOA_RNG_LOW_1A +461 0x00B4 //TX_SRC_DOA_RNG_HIGH_1A +462 0x005A //TX_DFLT_SRC_DOA_1A +463 0x0000 //TX_SRC_DOA_RNG_LOW_1B +464 0x00B4 //TX_SRC_DOA_RNG_HIGH_1B +465 0x005A //TX_DFLT_SRC_DOA_1B +466 0x0000 //TX_SRC_DOA_RNG_LOW_1C +467 0x00B4 //TX_SRC_DOA_RNG_HIGH_1C +468 0x005A //TX_DFLT_SRC_DOA_1C +469 0x0000 //TX_SRC_DOA_RNG_LOW_1D +470 0x00B4 //TX_SRC_DOA_RNG_HIGH_1D +471 0x005A //TX_DFLT_SRC_DOA_1D +472 0x0100 //TX_BF_HOLDOFF_T +473 0x7FFF //TX_DOA_COST_FACTOR +474 0x0D9A //TX_MAINTOREFR_TH0 +475 0x071C //TX_DOA_TRK_THR +476 0x012C //TX_DOA_TRACK_HT +477 0x0200 //TX_N1_HOLD_HF +478 0x0100 //TX_N2_HOLD_HF +479 0x2A3D //TX_BF_RESET_THR_HF +480 0x7333 //TX_DOA_SMOOTH +481 0x0800 //TX_MU_BF +482 0x0800 //TX_BF_MU_LF_B2 +483 0x0040 //TX_BF_FC_END_BIN_B2 +484 0x0020 //TX_BF_FC_END_BIN +485 0x0000 //TX_HF_RESRV_25 +486 0x0000 //TX_HF_RESRV_26 +487 0x0007 //TX_N_DOA_SEED +488 0x0001 //TX_FINE_DOA_SEARCH_FLG +489 0x0000 //TX_HF_RESRV_27 +490 0x038E //TX_DLT_SRC_DOA_RNG +491 0x0200 //TX_BF_MU_LF +492 0x0000 //TX_DFLT_SRC_LOC_0 +493 0x7FFF //TX_DFLT_SRC_LOC_1 +494 0x0000 //TX_DFLT_SRC_LOC_2 +495 0x038E //TX_DOA_TRACK_VADTH +496 0x0000 //TX_DOA_TRACK_NEW +497 0x0300 //TX_NOR_OFF_THR +498 0x7C00 //TX_MORE_ON_700HZ_THR +499 0x2000 //TX_MU_BF_ADPT_NS +500 0x0000 //TX_ADAPT_LEN +501 0x6666 //TX_MORE_SNS +502 0x0000 //TX_NOR_OFF_TH1 +503 0x0000 //TX_WIDE_MASK_TH +504 0xD333 //TX_SUBSNRATIOHIGH4MEANBCK_THR +505 0x6000 //TX_C_POST_FLT_CUT +506 0x2000 //TX_RADIODTLV +507 0x0320 //TX_POWER_LINEIN_TH +508 0x0014 //TX_FE_VADCOUNT_TH_FC +509 0x0000 //TX_ECHO_SUPP_FC +510 0x0C80 //TX_ECHO_TH +511 0x6666 //TX_MIC_TO_BFGAIN +512 0x0000 //TX_MICTOBFGAIN0 +513 0x0000 //TX_FASTMUE_TH +514 0x2CCC //TX_DEREVERB_LF_MU +515 0x3200 //TX_DEREVERB_HF_MU +516 0x0007 //TX_DEREVERB_DELAY +517 0x0004 //TX_DEREVERB_COEF_LEN +518 0x0003 //TX_DEREVERB_DNR +519 0x0000 //TX_DEREVERB_ALPHA +520 0x0000 //TX_DEREVERB_BETA +521 0x3A98 //TX_GSC_RTOL_TH +522 0x3A98 //TX_GSC_RTOH_TH +523 0x7E2C //TX_WIDE2_MEANHTH +524 0x0000 //TX_DR_RESRV_5 +525 0x0000 //TX_DR_RESRV_6 +526 0x0000 //TX_DR_RESRV_7 +527 0x0000 //TX_DR_RESRV_8 +528 0x1333 //TX_WIND_MARK_TH +529 0x399A //TX_CORR_THR +530 0x0004 //TX_SNR_THR +531 0x0010 //TX_ENGY_THR +532 0x1770 //TX_CORR_HIGH_TH +533 0x6000 //TX_ENGY_THR_2 +534 0x3400 //TX_MEAN_RTO_THR +535 0x0028 //TX_WNS_ENOISE_MIC0_TH +536 0x3000 //TX_RATIOMICL_TH +537 0x7FFF //TX_CALIG_HS +538 0x0000 //TX_LVL_CTRL +539 0x0010 //TX_WIND_SUPRTO +540 0x0014 //TX_WNS_MIN_G +541 0x0600 //TX_WNS_B_POST_FLT +542 0x3000 //TX_RATIOMICH_TH +543 0xD120 //TX_WIND_INBEAM_L_TH +544 0x0FA0 //TX_WIND_INBEAM_H_TH +545 0x2000 //TX_WNS_RESRV_0 +546 0x59D8 //TX_WNS_RESRV_1 +547 0x0200 //TX_WNS_RESRV_2 +548 0x0000 //TX_WNS_RESRV_3 +549 0x0000 //TX_WNS_RESRV_4 +550 0x0000 //TX_WNS_RESRV_5 +551 0x0000 //TX_WNS_RESRV_6 +552 0x0000 //TX_BVE_NOISE_FLOOR_0 +553 0x0070 //TX_BVE_NOISE_FLOOR_1 +554 0x0070 //TX_BVE_NOISE_FLOOR_2 +555 0x0010 //TX_BVE_NOISE_FLOOR_3 +556 0x0070 //TX_BVE_NOISE_FLOOR_4 +557 0x00B0 //TX_BVE_NOISE_FLOOR_5 +558 0x0E66 //TX_BVE_NOISE_FLOOR_6 +559 0x0050 //TX_BVE_NOISE_FLOOR_7 +560 0x770A //TX_BVE_NOISE_FLOOR_8 +561 0x0000 //TX_BVE_NOISE_FLOOR_9 +562 0x0000 //TX_BVE_IN_N +563 0x0000 //TX_BVE_OUT_N +564 0x0000 //TX_BVE_MICALPHA_DOWN +565 0x0000 //TX_PB_RESRV_1 +566 0x0030 //TX_FDEQ_SUBNUM +567 0x5C54 //TX_FDEQ_GAIN_0 +568 0x5048 //TX_FDEQ_GAIN_1 +569 0x4C4C //TX_FDEQ_GAIN_2 +570 0x494D //TX_FDEQ_GAIN_3 +571 0x4442 //TX_FDEQ_GAIN_4 +572 0x4448 //TX_FDEQ_GAIN_5 +573 0x4C53 //TX_FDEQ_GAIN_6 +574 0x6244 //TX_FDEQ_GAIN_7 +575 0x4348 //TX_FDEQ_GAIN_8 +576 0x4848 //TX_FDEQ_GAIN_9 +577 0x4A49 //TX_FDEQ_GAIN_10 +578 0x4E4A //TX_FDEQ_GAIN_11 +579 0x4840 //TX_FDEQ_GAIN_12 +580 0x4040 //TX_FDEQ_GAIN_13 +581 0x4054 //TX_FDEQ_GAIN_14 +582 0x687A //TX_FDEQ_GAIN_15 +583 0x4848 //TX_FDEQ_GAIN_16 +584 0x4848 //TX_FDEQ_GAIN_17 +585 0x4848 //TX_FDEQ_GAIN_18 +586 0x4848 //TX_FDEQ_GAIN_19 +587 0x4848 //TX_FDEQ_GAIN_20 +588 0x4848 //TX_FDEQ_GAIN_21 +589 0x4848 //TX_FDEQ_GAIN_22 +590 0x4848 //TX_FDEQ_GAIN_23 +591 0x0202 //TX_FDEQ_BIN_0 +592 0x0104 //TX_FDEQ_BIN_1 +593 0x0502 //TX_FDEQ_BIN_2 +594 0x0202 //TX_FDEQ_BIN_3 +595 0x0504 //TX_FDEQ_BIN_4 +596 0x0708 //TX_FDEQ_BIN_5 +597 0x0808 //TX_FDEQ_BIN_6 +598 0x050E //TX_FDEQ_BIN_7 +599 0x0B0C //TX_FDEQ_BIN_8 +600 0x0F0F //TX_FDEQ_BIN_9 +601 0x0E0D //TX_FDEQ_BIN_10 +602 0x0F28 //TX_FDEQ_BIN_11 +603 0x111B //TX_FDEQ_BIN_12 +604 0x291E //TX_FDEQ_BIN_13 +605 0x1E10 //TX_FDEQ_BIN_14 +606 0x1810 //TX_FDEQ_BIN_15 +607 0x1021 //TX_FDEQ_BIN_16 +608 0x1000 //TX_FDEQ_BIN_17 +609 0x0000 //TX_FDEQ_BIN_18 +610 0x0000 //TX_FDEQ_BIN_19 +611 0x0000 //TX_FDEQ_BIN_20 +612 0x0000 //TX_FDEQ_BIN_21 +613 0x0000 //TX_FDEQ_BIN_22 +614 0x0000 //TX_FDEQ_BIN_23 +615 0x0000 //TX_FDEQ_PADDING +616 0x0030 //TX_PREEQ_SUBNUM_MIC0 +617 0x4848 //TX_PREEQ_GAIN_MIC0_0 +618 0x4848 //TX_PREEQ_GAIN_MIC0_1 +619 0x4848 //TX_PREEQ_GAIN_MIC0_2 +620 0x4848 //TX_PREEQ_GAIN_MIC0_3 +621 0x4848 //TX_PREEQ_GAIN_MIC0_4 +622 0x4848 //TX_PREEQ_GAIN_MIC0_5 +623 0x4848 //TX_PREEQ_GAIN_MIC0_6 +624 0x4848 //TX_PREEQ_GAIN_MIC0_7 +625 0x4848 //TX_PREEQ_GAIN_MIC0_8 +626 0x4848 //TX_PREEQ_GAIN_MIC0_9 +627 0x4848 //TX_PREEQ_GAIN_MIC0_10 +628 0x4848 //TX_PREEQ_GAIN_MIC0_11 +629 0x4848 //TX_PREEQ_GAIN_MIC0_12 +630 0x4848 //TX_PREEQ_GAIN_MIC0_13 +631 0x4848 //TX_PREEQ_GAIN_MIC0_14 +632 0x4848 //TX_PREEQ_GAIN_MIC0_15 +633 0x4848 //TX_PREEQ_GAIN_MIC0_16 +634 0x4848 //TX_PREEQ_GAIN_MIC0_17 +635 0x4848 //TX_PREEQ_GAIN_MIC0_18 +636 0x4848 //TX_PREEQ_GAIN_MIC0_19 +637 0x4848 //TX_PREEQ_GAIN_MIC0_20 +638 0x4848 //TX_PREEQ_GAIN_MIC0_21 +639 0x4848 //TX_PREEQ_GAIN_MIC0_22 +640 0x4848 //TX_PREEQ_GAIN_MIC0_23 +641 0x251A //TX_PREEQ_BIN_MIC0_0 +642 0x0F0F //TX_PREEQ_BIN_MIC0_1 +643 0x0C0C //TX_PREEQ_BIN_MIC0_2 +644 0x0C0F //TX_PREEQ_BIN_MIC0_3 +645 0x0F0F //TX_PREEQ_BIN_MIC0_4 +646 0x0F09 //TX_PREEQ_BIN_MIC0_5 +647 0x0909 //TX_PREEQ_BIN_MIC0_6 +648 0x0908 //TX_PREEQ_BIN_MIC0_7 +649 0x070F //TX_PREEQ_BIN_MIC0_8 +650 0x1F08 //TX_PREEQ_BIN_MIC0_9 +651 0x0808 //TX_PREEQ_BIN_MIC0_10 +652 0x0920 //TX_PREEQ_BIN_MIC0_11 +653 0x2020 //TX_PREEQ_BIN_MIC0_12 +654 0x2021 //TX_PREEQ_BIN_MIC0_13 +655 0x0000 //TX_PREEQ_BIN_MIC0_14 +656 0x0000 //TX_PREEQ_BIN_MIC0_15 +657 0x0000 //TX_PREEQ_BIN_MIC0_16 +658 0x0000 //TX_PREEQ_BIN_MIC0_17 +659 0x0000 //TX_PREEQ_BIN_MIC0_18 +660 0x0000 //TX_PREEQ_BIN_MIC0_19 +661 0x0000 //TX_PREEQ_BIN_MIC0_20 +662 0x0000 //TX_PREEQ_BIN_MIC0_21 +663 0x0000 //TX_PREEQ_BIN_MIC0_22 +664 0x0000 //TX_PREEQ_BIN_MIC0_23 +665 0x0030 //TX_PREEQ_SUBNUM_MIC1 +666 0x4848 //TX_PREEQ_GAIN_MIC1_0 +667 0x4848 //TX_PREEQ_GAIN_MIC1_1 +668 0x4848 //TX_PREEQ_GAIN_MIC1_2 +669 0x4848 //TX_PREEQ_GAIN_MIC1_3 +670 0x4848 //TX_PREEQ_GAIN_MIC1_4 +671 0x4848 //TX_PREEQ_GAIN_MIC1_5 +672 0x494A //TX_PREEQ_GAIN_MIC1_6 +673 0x4B4C //TX_PREEQ_GAIN_MIC1_7 +674 0x4D4E //TX_PREEQ_GAIN_MIC1_8 +675 0x4F52 //TX_PREEQ_GAIN_MIC1_9 +676 0x5355 //TX_PREEQ_GAIN_MIC1_10 +677 0x585C //TX_PREEQ_GAIN_MIC1_11 +678 0x616A //TX_PREEQ_GAIN_MIC1_12 +679 0x726E //TX_PREEQ_GAIN_MIC1_13 +680 0x5C48 //TX_PREEQ_GAIN_MIC1_14 +681 0x3B38 //TX_PREEQ_GAIN_MIC1_15 +682 0x4848 //TX_PREEQ_GAIN_MIC1_16 +683 0x4848 //TX_PREEQ_GAIN_MIC1_17 +684 0x4848 //TX_PREEQ_GAIN_MIC1_18 +685 0x4848 //TX_PREEQ_GAIN_MIC1_19 +686 0x4848 //TX_PREEQ_GAIN_MIC1_20 +687 0x4848 //TX_PREEQ_GAIN_MIC1_21 +688 0x4848 //TX_PREEQ_GAIN_MIC1_22 +689 0x4848 //TX_PREEQ_GAIN_MIC1_23 +690 0x0202 //TX_PREEQ_BIN_MIC1_0 +691 0x0203 //TX_PREEQ_BIN_MIC1_1 +692 0x0303 //TX_PREEQ_BIN_MIC1_2 +693 0x0304 //TX_PREEQ_BIN_MIC1_3 +694 0x0405 //TX_PREEQ_BIN_MIC1_4 +695 0x0506 //TX_PREEQ_BIN_MIC1_5 +696 0x0708 //TX_PREEQ_BIN_MIC1_6 +697 0x090A //TX_PREEQ_BIN_MIC1_7 +698 0x0B0C //TX_PREEQ_BIN_MIC1_8 +699 0x0D0E //TX_PREEQ_BIN_MIC1_9 +700 0x1013 //TX_PREEQ_BIN_MIC1_10 +701 0x1719 //TX_PREEQ_BIN_MIC1_11 +702 0x1B1E //TX_PREEQ_BIN_MIC1_12 +703 0x1E1E //TX_PREEQ_BIN_MIC1_13 +704 0x1E28 //TX_PREEQ_BIN_MIC1_14 +705 0x3042 //TX_PREEQ_BIN_MIC1_15 +706 0x0000 //TX_PREEQ_BIN_MIC1_16 +707 0x0000 //TX_PREEQ_BIN_MIC1_17 +708 0x0000 //TX_PREEQ_BIN_MIC1_18 +709 0x0000 //TX_PREEQ_BIN_MIC1_19 +710 0x0000 //TX_PREEQ_BIN_MIC1_20 +711 0x0000 //TX_PREEQ_BIN_MIC1_21 +712 0x0000 //TX_PREEQ_BIN_MIC1_22 +713 0x0000 //TX_PREEQ_BIN_MIC1_23 +714 0x0030 //TX_PREEQ_SUBNUM_MIC2 +715 0x4848 //TX_PREEQ_GAIN_MIC2_0 +716 0x4848 //TX_PREEQ_GAIN_MIC2_1 +717 0x4848 //TX_PREEQ_GAIN_MIC2_2 +718 0x4848 //TX_PREEQ_GAIN_MIC2_3 +719 0x4848 //TX_PREEQ_GAIN_MIC2_4 +720 0x4848 //TX_PREEQ_GAIN_MIC2_5 +721 0x4848 //TX_PREEQ_GAIN_MIC2_6 +722 0x4848 //TX_PREEQ_GAIN_MIC2_7 +723 0x4848 //TX_PREEQ_GAIN_MIC2_8 +724 0x4848 //TX_PREEQ_GAIN_MIC2_9 +725 0x4848 //TX_PREEQ_GAIN_MIC2_10 +726 0x4848 //TX_PREEQ_GAIN_MIC2_11 +727 0x4848 //TX_PREEQ_GAIN_MIC2_12 +728 0x4848 //TX_PREEQ_GAIN_MIC2_13 +729 0x4848 //TX_PREEQ_GAIN_MIC2_14 +730 0x4848 //TX_PREEQ_GAIN_MIC2_15 +731 0x4848 //TX_PREEQ_GAIN_MIC2_16 +732 0x4848 //TX_PREEQ_GAIN_MIC2_17 +733 0x4848 //TX_PREEQ_GAIN_MIC2_18 +734 0x4848 //TX_PREEQ_GAIN_MIC2_19 +735 0x4848 //TX_PREEQ_GAIN_MIC2_20 +736 0x4848 //TX_PREEQ_GAIN_MIC2_21 +737 0x4848 //TX_PREEQ_GAIN_MIC2_22 +738 0x4848 //TX_PREEQ_GAIN_MIC2_23 +739 0x0608 //TX_PREEQ_BIN_MIC2_0 +740 0x0808 //TX_PREEQ_BIN_MIC2_1 +741 0x0808 //TX_PREEQ_BIN_MIC2_2 +742 0x0808 //TX_PREEQ_BIN_MIC2_3 +743 0x0808 //TX_PREEQ_BIN_MIC2_4 +744 0x0808 //TX_PREEQ_BIN_MIC2_5 +745 0x0808 //TX_PREEQ_BIN_MIC2_6 +746 0x0808 //TX_PREEQ_BIN_MIC2_7 +747 0x0808 //TX_PREEQ_BIN_MIC2_8 +748 0x0808 //TX_PREEQ_BIN_MIC2_9 +749 0x0808 //TX_PREEQ_BIN_MIC2_10 +750 0x0808 //TX_PREEQ_BIN_MIC2_11 +751 0x0808 //TX_PREEQ_BIN_MIC2_12 +752 0x0808 //TX_PREEQ_BIN_MIC2_13 +753 0x0808 //TX_PREEQ_BIN_MIC2_14 +754 0x0200 //TX_PREEQ_BIN_MIC2_15 +755 0x0000 //TX_PREEQ_BIN_MIC2_16 +756 0x0000 //TX_PREEQ_BIN_MIC2_17 +757 0x0000 //TX_PREEQ_BIN_MIC2_18 +758 0x0000 //TX_PREEQ_BIN_MIC2_19 +759 0x0000 //TX_PREEQ_BIN_MIC2_20 +760 0x0000 //TX_PREEQ_BIN_MIC2_21 +761 0x0000 //TX_PREEQ_BIN_MIC2_22 +762 0x0000 //TX_PREEQ_BIN_MIC2_23 +763 0x0006 //TX_MASKING_ABILITY +764 0x0800 //TX_NND_WEIGHT +765 0x0050 //TX_MIC_CALIBRATION_0 +766 0x0056 //TX_MIC_CALIBRATION_1 +767 0x0050 //TX_MIC_CALIBRATION_2 +768 0x0050 //TX_MIC_CALIBRATION_3 +769 0x0046 //TX_MIC_PWR_BIAS_0 +770 0x0042 //TX_MIC_PWR_BIAS_1 +771 0x0046 //TX_MIC_PWR_BIAS_2 +772 0x0046 //TX_MIC_PWR_BIAS_3 +773 0x0000 //TX_GAIN_LIMIT_0 +774 0x0006 //TX_GAIN_LIMIT_1 +775 0x0000 //TX_GAIN_LIMIT_2 +776 0x0000 //TX_GAIN_LIMIT_3 +777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN +778 0x7FDE //TX_BVE_VAD0_ALPHAUP +779 0x7F3A //TX_BVE_VAD0_ALPHADOWN +780 0x2000 //TX_BVE_GAINWEIGHT_NOFEVADLI +781 0x7F5B //TX_BVE_FEVADLI_ALPHA +782 0x7F19 //TX_BVE_NOVAD0_ALPHAUP +783 0x1000 //TX_TDDRC_ALPHA_UP_01 +784 0x1000 //TX_TDDRC_ALPHA_UP_02 +785 0x1000 //TX_TDDRC_ALPHA_UP_03 +786 0x1000 //TX_TDDRC_ALPHA_UP_04 +787 0x7EB8 //TX_TDDRC_ALPHA_DWN_01 +788 0x7EB8 //TX_TDDRC_ALPHA_DWN_02 +789 0x7EB8 //TX_TDDRC_ALPHA_DWN_03 +790 0x7EB8 //TX_TDDRC_ALPHA_DWN_04 +791 0x7FFF //TX_TDDRC_TD_DRC_LIMIT +792 0x0800 //TX_TDDRC_POST_LIMIT_GAIN +793 0x0000 //TX_TDDRC_RESRV_0 +794 0x0000 //TX_TDDRC_RESRV_1 +795 0x0018 //TX_FDDRC_BAND_MARGIN_0 +796 0x0030 //TX_FDDRC_BAND_MARGIN_1 +797 0x0050 //TX_FDDRC_BAND_MARGIN_2 +798 0x0080 //TX_FDDRC_BAND_MARGIN_3 +799 0x0007 //TX_FDDRC_BLOCK_EXP +800 0x5000 //TX_FDDRC_THRD_2_0 +801 0x5000 //TX_FDDRC_THRD_2_1 +802 0x5000 //TX_FDDRC_THRD_2_2 +803 0x5000 //TX_FDDRC_THRD_2_3 +804 0x6400 //TX_FDDRC_THRD_3_0 +805 0x6400 //TX_FDDRC_THRD_3_1 +806 0x6400 //TX_FDDRC_THRD_3_2 +807 0x6400 //TX_FDDRC_THRD_3_3 +808 0x2000 //TX_FDDRC_SLANT_0_0 +809 0x2000 //TX_FDDRC_SLANT_0_1 +810 0x2000 //TX_FDDRC_SLANT_0_2 +811 0x2000 //TX_FDDRC_SLANT_0_3 +812 0x5333 //TX_FDDRC_SLANT_1_0 +813 0x5333 //TX_FDDRC_SLANT_1_1 +814 0x5333 //TX_FDDRC_SLANT_1_2 +815 0x5333 //TX_FDDRC_SLANT_1_3 +816 0x0010 //TX_DEADMIC_SILENCE_TH +817 0x0600 //TX_MIC_DEGRADE_TH +818 0x0078 //TX_DEADMIC_CNT +819 0x0078 //TX_MIC_DEGRADE_CNT +820 0x0000 //TX_FDDRC_RESRV_4 +821 0x0000 //TX_FDDRC_RESRV_5 +822 0x0000 //TX_FDDRC_RESRV_6 +823 0x7FFF //TX_KS_NOISEPASTE_FACTOR +824 0x0001 //TX_KS_CONFIG +825 0x7FFF //TX_KS_GAIN_MIN +826 0x0000 //TX_KS_RESRV_0 +827 0x0000 //TX_KS_RESRV_1 +828 0x0000 //TX_KS_RESRV_2 +829 0x7C00 //TX_LAMBDA_PKA_FP +830 0x2000 //TX_TPKA_FP +831 0x0080 //TX_MIN_G_FP +832 0x2000 //TX_MAX_G_FP +833 0x0FA0 //TX_FFP_FP_K_METAL +834 0x4000 //TX_A_POST_FLT_FP +835 0x0F5C //TX_RTO_OUTBEAM_TH +836 0x4CCD //TX_TPKA_FP_THD +837 0x0000 //TX_MAX_G_FP_BLK +838 0x0000 //TX_FFP_FADEIN +839 0x0000 //TX_FFP_FADEOUT +840 0x0000 //TX_WHISPERCTH +841 0x0000 //TX_WHISPERHOLDT +842 0x0000 //TX_WHISP_ENTHH +843 0x0000 //TX_WHISP_ENTHL +844 0x0000 //TX_WHISP_RTOTH +845 0x0000 //TX_WHISP_RTOTH2 +846 0x0096 //TX_MUTE_PERIOD +847 0x0000 //TX_FADE_IN_PERIOD +848 0x0100 //TX_FFP_RESRV_2 +849 0x0020 //TX_FFP_RESRV_3 +850 0x0000 //TX_FFP_RESRV_4 +851 0x0000 //TX_FFP_RESRV_5 +852 0x0000 //TX_FFP_RESRV_6 +853 0x0002 //TX_FILTINDX +854 0x0002 //TX_TDDRC_THRD_0 +855 0x0003 //TX_TDDRC_THRD_1 +856 0x1500 //TX_TDDRC_THRD_2 +857 0x1500 //TX_TDDRC_THRD_3 +858 0x3000 //TX_TDDRC_SLANT_0 +859 0x6E00 //TX_TDDRC_SLANT_1 +860 0x1000 //TX_TDDRC_ALPHA_UP_00 +861 0x7EB8 //TX_TDDRC_ALPHA_DWN_00 +862 0x0000 //TX_TDDRC_HMNC_FLAG +863 0x199A //TX_TDDRC_HMNC_GAIN +864 0x0000 //TX_TDDRC_SMT_FLAG +865 0x0CCD //TX_TDDRC_SMT_W +866 0x0650 //TX_TDDRC_DRC_GAIN +867 0x7FFF //TX_TDDRC_LMT_THRD +868 0x0000 //TX_TDDRC_LMT_ALPHA +869 0x0000 //TX_TFMASKLTH +870 0x0000 //TX_TFMASKLTHL +871 0x0CCD //TX_TFMASKHTH +872 0xECCD //TX_TFMASKLTH_BINVAD +873 0xFCCD //TX_TFMASKLTH_NS_EST +874 0xF800 //TX_TFMASKLTH_DOA +875 0x0CCD //TX_TFMASKTH_BLESSCUT +876 0x1000 //TX_B_LESSCUT_RTO_MASK +877 0x2000 //TX_SB_RHO_MEAN_TH_ABN +878 0x2000 //TX_B_POST_FLT_MASK +879 0x0000 //TX_B_POST_FLT_MASK1 +880 0x6333 //TX_GAIN_WIND_MASK +881 0x0000 //TX_TFMASK_BFSTRICT_MUSIC +882 0x0000 //TX_TFMASK_BFSTRICT_NOMUSIC +883 0x7333 //TX_FASTNS_OUTIN_TH +884 0x0CCD //TX_FASTNS_TFMASK_TH +885 0x0CCD //TX_FASTNS_TFMASKBIN_TH1 +886 0x0CCD //TX_FASTNS_TFMASKBIN_TH2 +887 0x0CCD //TX_FASTNS_TFMASKBIN_TH3 +888 0x0028 //TX_FASTNS_ARSPC_TH +889 0xC000 //TX_FASTNS_MASK5_TH +890 0x0810 //TX_POSTSSA_MIN_G_VR_MASK +891 0x1000 //TX_A_LESSCUT_RTO_MASK +892 0x1770 //TX_FASTNS_NOISETH +893 0xC000 //TX_FASTNS_SSA_THLFL +894 0xC000 //TX_FASTNS_SSA_THHFL +895 0xCCCC //TX_FASTNS_SSA_THLFH +896 0xD999 //TX_FASTNS_SSA_THHFH +897 0x2339 //TX_SENDFUNC_REG_MICMUTE +898 0x0021 //TX_SENDFUNC_REG_MICMUTE1 +899 0x02BC //TX_MICMUTE_RATIO_THR +900 0x0140 //TX_MICMUTE_AMP_THR +901 0x0004 //TX_MICMUTE_HPF_IND +902 0x00C0 //TX_MICMUTE_LOG_EYR_TH +903 0x0008 //TX_MICMUTE_CVG_TIME +904 0x0008 //TX_MICMUTE_RELEASE_TIME +905 0x01FE //TX_MIC_VOLUME_MIC0MUTE +906 0x0020 //TX_MICMUTE_EPD_OFFSET_0 +907 0x001E //TX_MICMUTE_FRQ_AEC_L +908 0x7999 //TX_MICMUTE_EAD_THR +909 0x7FFF //TX_MICMUTE_LAMBDA_CB_NLE +910 0x7FFF //TX_MICMUTE_LAMBDA_RE_EST +911 0x4000 //TX_DTD_THR1_MICMUTE_0 +912 0x7000 //TX_DTD_THR1_MICMUTE_1 +913 0x7FFF //TX_DTD_THR1_MICMUTE_2 +914 0x7FFF //TX_DTD_THR1_MICMUTE_3 +915 0x6CCC //TX_DTD_THR2_MICMUTE_0 +916 0x0400 //TX_MICMUTE_MIN_EQ_RE_EST_0 +917 0x0400 //TX_MICMUTE_MIN_EQ_RE_EST_1 +918 0x1000 //TX_MICMUTE_MIN_EQ_RE_EST_2 +919 0x7FFF //TX_MICMUTE_MIN_EQ_RE_EST_3 +920 0x7FFF //TX_MICMUTE_MIN_EQ_RE_EST_4 +921 0x4000 //TX_MICMUTE_C_POST_FLT +922 0x03E8 //TX_MICMUTE_DT_CUT_K +923 0x0001 //TX_MICMUTE_DT_CUT_THR +924 0x03E8 //TX_MICMUTE_DT_CUT_K2 +925 0x0001 //TX_MICMUTE_DT_CUT_THR2 +926 0x0064 //TX_MICMUTE_DT2_HOLD_N +927 0x1000 //TX_MICMUTE_RATIODTH_THCUT +928 0x1000 //TX_MICMUTE_B_POST_FLT_ECHOL +929 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOH +930 0x0400 //TX_MICMUTE_C_POST_FLT_MASK +931 0x7999 //TX_MICMUTE_RATIODTL_CUT_TH +932 0x0258 //TX_MICMUTE_DT_CUT_K1 +933 0x0800 //TX_MICMUTE_N2_SN_EST +934 0xFC00 //TX_MICMUTE_THR_SN_EST_0 +935 0x001C //TX_MICMUTE_MIN_G_CTRL_0 +936 0x6000 //TX_MICMUTE_A_POST_FILT_S_0 +937 0x7000 //TX_MICMUTE_B_POST_FILT_0 +938 0x2710 //TX_MIC1RUB_AMP_THR +939 0x0010 //TX_MIC1MUTE_RATIO_THR +940 0x0450 //TX_MIC1MUTE_AMP_THR +941 0x0008 //TX_MIC1MUTE_CVG_TIME +942 0x0008 //TX_MIC1MUTE_RELEASE_TIME +943 0x0000 //TX_AMS_RESRV_01 +944 0x0000 //TX_AMS_RESRV_02 +945 0x0000 //TX_AMS_RESRV_03 +946 0x0000 //TX_AMS_RESRV_04 +947 0x0000 //TX_AMS_RESRV_05 +948 0x0000 //TX_AMS_RESRV_06 +949 0x0000 //TX_AMS_RESRV_07 +950 0x0000 //TX_AMS_RESRV_08 +951 0x0000 //TX_AMS_RESRV_09 +952 0x0000 //TX_AMS_RESRV_10 +953 0x0000 //TX_AMS_RESRV_11 +954 0x0000 //TX_AMS_RESRV_12 +955 0x0000 //TX_AMS_RESRV_13 +956 0x0000 //TX_AMS_RESRV_14 +957 0x0000 //TX_AMS_RESRV_15 +958 0x0000 //TX_AMS_RESRV_16 +959 0x0000 //TX_AMS_RESRV_17 +960 0x0000 //TX_AMS_RESRV_18 +961 0x0000 //TX_AMS_RESRV_19 +#RX +0 0x203C //RX_RECVFUNC_MODE_0 +1 0x0000 //RX_RECVFUNC_MODE_1 +2 0x0003 //RX_SAMPLINGFREQ_SIG +3 0x0003 //RX_SAMPLINGFREQ_PROC +4 0x000A //RX_FRAME_SZ +5 0x0000 //RX_DELAY_OPT +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +10 0x05AA //RX_PGA +11 0x7FFF //RX_A_HP +12 0x4000 //RX_B_PE +13 0x5800 //RX_THR_PITCH_DET_0 +14 0x5000 //RX_THR_PITCH_DET_1 +15 0x4000 //RX_THR_PITCH_DET_2 +16 0x0008 //RX_PITCH_BFR_LEN +17 0x0003 //RX_SBD_PITCH_DET +18 0x0100 //RX_PP_RESRV_0 +19 0x0020 //RX_PP_RESRV_1 +20 0x0600 //RX_N_SN_EST +21 0x000C //RX_N2_SN_EST +22 0x000F //RX_NS_LVL_CTRL +23 0xF800 //RX_THR_SN_EST +24 0x7E00 //RX_LAMBDA_PFILT +25 0x000A //RX_FENS_RESRV_0 +26 0x0190 //RX_FENS_RESRV_1 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +30 0x0002 //RX_EXTRA_NS_L +31 0x0800 //RX_EXTRA_NS_A +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +35 0x199A //RX_A_POST_FLT +36 0x0000 //RX_LMT_THRD +37 0x4000 //RX_LMT_ALPHA +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4C //RX_FDEQ_GAIN_2 +42 0x5064 //RX_FDEQ_GAIN_3 +43 0x7076 //RX_FDEQ_GAIN_4 +44 0x897A //RX_FDEQ_GAIN_5 +45 0x7C80 //RX_FDEQ_GAIN_6 +46 0x8888 //RX_FDEQ_GAIN_7 +47 0x949C //RX_FDEQ_GAIN_8 +48 0x96A4 //RX_FDEQ_GAIN_9 +49 0xA9A0 //RX_FDEQ_GAIN_10 +50 0x9487 //RX_FDEQ_GAIN_11 +51 0x6F64 //RX_FDEQ_GAIN_12 +52 0x625A //RX_FDEQ_GAIN_13 +53 0x5D80 //RX_FDEQ_GAIN_14 +54 0x8890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0404 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x141E //RX_FDEQ_BIN_13 +77 0x3728 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +111 0x0002 //RX_FILTINDX +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0551 //RX_TDDRC_DRC_GAIN +125 0x7C00 //RX_LAMBDA_PKA_FP +126 0x13E0 //RX_TPKA_FP +127 0x0080 //RX_MIN_G_FP +128 0x2000 //RX_MAX_G_FP +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +131 0x0000 //RX_MAXLEVEL_CNG +132 0x3000 //RX_BWE_UV_TH +133 0x3000 //RX_BWE_UV_TH2 +134 0x1800 //RX_BWE_UV_TH3 +135 0x1000 //RX_BWE_V_TH +136 0x04CD //RX_BWE_GAIN1_V_TH1 +137 0x0F33 //RX_BWE_GAIN1_V_TH2 +138 0x7333 //RX_BWE_UV_EQ +139 0x199A //RX_BWE_V_EQ +140 0x7333 //RX_BWE_TONE_TH +141 0x0004 //RX_BWE_UV_HOLD_T +142 0x6CCD //RX_BWE_GAIN2_ALPHA +143 0x799A //RX_BWE_GAIN3_ALPHA +144 0x001E //RX_BWE_CUTOFF +145 0x3000 //RX_BWE_GAINFILL +146 0x3200 //RX_BWE_MAXTH_TONE +147 0x2000 //RX_BWE_EQ_0 +148 0x2000 //RX_BWE_EQ_1 +149 0x2000 //RX_BWE_EQ_2 +150 0x2000 //RX_BWE_EQ_3 +151 0x2000 //RX_BWE_EQ_4 +152 0x2000 //RX_BWE_EQ_5 +153 0x2000 //RX_BWE_EQ_6 +154 0x0000 //RX_BWE_RESRV_0 +155 0x0000 //RX_BWE_RESRV_1 +156 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x056F //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4C //RX_FDEQ_GAIN_2 +42 0x586E //RX_FDEQ_GAIN_3 +43 0x8496 //RX_FDEQ_GAIN_4 +44 0x968E //RX_FDEQ_GAIN_5 +45 0x8488 //RX_FDEQ_GAIN_6 +46 0x8884 //RX_FDEQ_GAIN_7 +47 0x9CA4 //RX_FDEQ_GAIN_8 +48 0x98A8 //RX_FDEQ_GAIN_9 +49 0xBEB8 //RX_FDEQ_GAIN_10 +50 0x918D //RX_FDEQ_GAIN_11 +51 0x7566 //RX_FDEQ_GAIN_12 +52 0x6460 //RX_FDEQ_GAIN_13 +53 0x6174 //RX_FDEQ_GAIN_14 +54 0x7890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0404 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D09 //RX_FDEQ_BIN_9 +73 0x0819 //RX_FDEQ_BIN_10 +74 0x1E19 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x141E //RX_FDEQ_BIN_13 +77 0x3728 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x000A //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x056F //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4C //RX_FDEQ_GAIN_2 +42 0x586E //RX_FDEQ_GAIN_3 +43 0x8496 //RX_FDEQ_GAIN_4 +44 0x968E //RX_FDEQ_GAIN_5 +45 0x8488 //RX_FDEQ_GAIN_6 +46 0x8884 //RX_FDEQ_GAIN_7 +47 0x9CA4 //RX_FDEQ_GAIN_8 +48 0x98A8 //RX_FDEQ_GAIN_9 +49 0xBEB8 //RX_FDEQ_GAIN_10 +50 0x918D //RX_FDEQ_GAIN_11 +51 0x7566 //RX_FDEQ_GAIN_12 +52 0x6460 //RX_FDEQ_GAIN_13 +53 0x6174 //RX_FDEQ_GAIN_14 +54 0x7890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0404 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D09 //RX_FDEQ_BIN_9 +73 0x0819 //RX_FDEQ_BIN_10 +74 0x1E19 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x141E //RX_FDEQ_BIN_13 +77 0x3728 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0010 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x056F //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4C //RX_FDEQ_GAIN_2 +42 0x586E //RX_FDEQ_GAIN_3 +43 0x8496 //RX_FDEQ_GAIN_4 +44 0x968E //RX_FDEQ_GAIN_5 +45 0x8488 //RX_FDEQ_GAIN_6 +46 0x8884 //RX_FDEQ_GAIN_7 +47 0x9CA4 //RX_FDEQ_GAIN_8 +48 0x98A8 //RX_FDEQ_GAIN_9 +49 0xBEB8 //RX_FDEQ_GAIN_10 +50 0x918D //RX_FDEQ_GAIN_11 +51 0x7566 //RX_FDEQ_GAIN_12 +52 0x6460 //RX_FDEQ_GAIN_13 +53 0x6174 //RX_FDEQ_GAIN_14 +54 0x7890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0404 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D09 //RX_FDEQ_BIN_9 +73 0x0819 //RX_FDEQ_BIN_10 +74 0x1E19 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x141E //RX_FDEQ_BIN_13 +77 0x3728 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x001B //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x056F //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4C //RX_FDEQ_GAIN_2 +42 0x586E //RX_FDEQ_GAIN_3 +43 0x8496 //RX_FDEQ_GAIN_4 +44 0x968E //RX_FDEQ_GAIN_5 +45 0x8488 //RX_FDEQ_GAIN_6 +46 0x8884 //RX_FDEQ_GAIN_7 +47 0x9CA4 //RX_FDEQ_GAIN_8 +48 0x98A8 //RX_FDEQ_GAIN_9 +49 0xBEB8 //RX_FDEQ_GAIN_10 +50 0x918D //RX_FDEQ_GAIN_11 +51 0x7566 //RX_FDEQ_GAIN_12 +52 0x6460 //RX_FDEQ_GAIN_13 +53 0x6174 //RX_FDEQ_GAIN_14 +54 0x7890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0404 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D09 //RX_FDEQ_BIN_9 +73 0x0819 //RX_FDEQ_BIN_10 +74 0x1E19 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x141E //RX_FDEQ_BIN_13 +77 0x3728 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0035 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x056F //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4C //RX_FDEQ_GAIN_2 +42 0x586E //RX_FDEQ_GAIN_3 +43 0x8496 //RX_FDEQ_GAIN_4 +44 0x968E //RX_FDEQ_GAIN_5 +45 0x8488 //RX_FDEQ_GAIN_6 +46 0x8884 //RX_FDEQ_GAIN_7 +47 0x9CA4 //RX_FDEQ_GAIN_8 +48 0x98A8 //RX_FDEQ_GAIN_9 +49 0xBEB8 //RX_FDEQ_GAIN_10 +50 0x918D //RX_FDEQ_GAIN_11 +51 0x7566 //RX_FDEQ_GAIN_12 +52 0x6460 //RX_FDEQ_GAIN_13 +53 0x6174 //RX_FDEQ_GAIN_14 +54 0x7890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0404 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D09 //RX_FDEQ_BIN_9 +73 0x0819 //RX_FDEQ_BIN_10 +74 0x1E19 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x141E //RX_FDEQ_BIN_13 +77 0x3728 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0047 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x056F //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4C //RX_FDEQ_GAIN_2 +42 0x586E //RX_FDEQ_GAIN_3 +43 0x8496 //RX_FDEQ_GAIN_4 +44 0x968E //RX_FDEQ_GAIN_5 +45 0x8488 //RX_FDEQ_GAIN_6 +46 0x8884 //RX_FDEQ_GAIN_7 +47 0x9CA4 //RX_FDEQ_GAIN_8 +48 0x98A8 //RX_FDEQ_GAIN_9 +49 0xBEB8 //RX_FDEQ_GAIN_10 +50 0x918D //RX_FDEQ_GAIN_11 +51 0x7566 //RX_FDEQ_GAIN_12 +52 0x6460 //RX_FDEQ_GAIN_13 +53 0x6174 //RX_FDEQ_GAIN_14 +54 0x7890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0404 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D09 //RX_FDEQ_BIN_9 +73 0x0819 //RX_FDEQ_BIN_10 +74 0x1E19 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x141E //RX_FDEQ_BIN_13 +77 0x3728 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0076 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x056F //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4C //RX_FDEQ_GAIN_2 +42 0x586E //RX_FDEQ_GAIN_3 +43 0x8496 //RX_FDEQ_GAIN_4 +44 0x968E //RX_FDEQ_GAIN_5 +45 0x8488 //RX_FDEQ_GAIN_6 +46 0x8884 //RX_FDEQ_GAIN_7 +47 0x9CA4 //RX_FDEQ_GAIN_8 +48 0x98A8 //RX_FDEQ_GAIN_9 +49 0xBEB8 //RX_FDEQ_GAIN_10 +50 0x918D //RX_FDEQ_GAIN_11 +51 0x7566 //RX_FDEQ_GAIN_12 +52 0x6460 //RX_FDEQ_GAIN_13 +53 0x6174 //RX_FDEQ_GAIN_14 +54 0x7890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0404 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D09 //RX_FDEQ_BIN_9 +73 0x0819 //RX_FDEQ_BIN_10 +74 0x1E19 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x141E //RX_FDEQ_BIN_13 +77 0x3728 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#RX 2 +157 0x003C //RX_RECVFUNC_MODE_0 +158 0x0000 //RX_RECVFUNC_MODE_1 +159 0x0003 //RX_SAMPLINGFREQ_SIG +160 0x0003 //RX_SAMPLINGFREQ_PROC +161 0x000A //RX_FRAME_SZ +162 0x0000 //RX_DELAY_OPT +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +167 0x05AA //RX_PGA +168 0x7FFF //RX_A_HP +169 0x4000 //RX_B_PE +170 0x5800 //RX_THR_PITCH_DET_0 +171 0x5000 //RX_THR_PITCH_DET_1 +172 0x4000 //RX_THR_PITCH_DET_2 +173 0x0008 //RX_PITCH_BFR_LEN +174 0x0003 //RX_SBD_PITCH_DET +175 0x0100 //RX_PP_RESRV_0 +176 0x0020 //RX_PP_RESRV_1 +177 0x0600 //RX_N_SN_EST +178 0x000C //RX_N2_SN_EST +179 0x000F //RX_NS_LVL_CTRL +180 0xF800 //RX_THR_SN_EST +181 0x7E00 //RX_LAMBDA_PFILT +182 0x000A //RX_FENS_RESRV_0 +183 0x0190 //RX_FENS_RESRV_1 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +187 0x0002 //RX_EXTRA_NS_L +188 0x0800 //RX_EXTRA_NS_A +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +192 0x199A //RX_A_POST_FLT +193 0x0000 //RX_LMT_THRD +194 0x4000 //RX_LMT_ALPHA +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +268 0x0002 //RX_FILTINDX +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +282 0x7C00 //RX_LAMBDA_PKA_FP +283 0x13E0 //RX_TPKA_FP +284 0x0080 //RX_MIN_G_FP +285 0x2000 //RX_MAX_G_FP +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +288 0x0000 //RX_MAXLEVEL_CNG +289 0x3000 //RX_BWE_UV_TH +290 0x3000 //RX_BWE_UV_TH2 +291 0x1800 //RX_BWE_UV_TH3 +292 0x1000 //RX_BWE_V_TH +293 0x04CD //RX_BWE_GAIN1_V_TH1 +294 0x0F33 //RX_BWE_GAIN1_V_TH2 +295 0x7333 //RX_BWE_UV_EQ +296 0x199A //RX_BWE_V_EQ +297 0x7333 //RX_BWE_TONE_TH +298 0x0004 //RX_BWE_UV_HOLD_T +299 0x6CCD //RX_BWE_GAIN2_ALPHA +300 0x799A //RX_BWE_GAIN3_ALPHA +301 0x001E //RX_BWE_CUTOFF +302 0x3000 //RX_BWE_GAINFILL +303 0x3200 //RX_BWE_MAXTH_TONE +304 0x2000 //RX_BWE_EQ_0 +305 0x2000 //RX_BWE_EQ_1 +306 0x2000 //RX_BWE_EQ_2 +307 0x2000 //RX_BWE_EQ_3 +308 0x2000 //RX_BWE_EQ_4 +309 0x2000 //RX_BWE_EQ_5 +310 0x2000 //RX_BWE_EQ_6 +311 0x0000 //RX_BWE_RESRV_0 +312 0x0000 //RX_BWE_RESRV_1 +313 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x000A //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0010 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x001B //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0032 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0047 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0076 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 + +#CASE_NAME HANDSET-HANDSET-CUSTOM2-SWB +#PARAM_MODE FULL +#PARAM_TYPE TX+2RX +#TOTAL_CUSTOM_STEP 7+7 +#TX +0 0x0000 //TX_OPERATION_MODE_0 +1 0x0000 //TX_OPERATION_MODE_1 +2 0x0076 //TX_PATCH_REG +3 0x6F5E //TX_SENDFUNC_MODE_0 +4 0x0001 //TX_SENDFUNC_MODE_1 +5 0x0002 //TX_NUM_MIC +6 0x0003 //TX_SAMPLINGFREQ_SIG +7 0x0003 //TX_SAMPLINGFREQ_PROC +8 0x000A //TX_FRAME_SZ_SIG +9 0x000A //TX_FRAME_SZ +10 0x0000 //TX_DELAY_OPT +11 0x0028 //TX_MAX_TAIL_LENGTH +12 0x0001 //TX_NUM_LOUTCHN +13 0x0001 //TX_MAXNUM_AECREF +14 0x0000 //TX_DBG_FUNC_REG +15 0x0000 //TX_DBG_FUNC_REG1 +16 0x0000 //TX_SYS_RESRV_0 +17 0x0000 //TX_SYS_RESRV_1 +18 0x0000 //TX_SYS_RESRV_2 +19 0x0000 //TX_SYS_RESRV_3 +20 0x0000 //TX_DIST2REF0 +21 0x00A3 //TX_DIST2REF1 +22 0x0000 //TX_DIST2REF_02 +23 0x0000 //TX_DIST2REF_03 +24 0x0000 //TX_DIST2REF_04 +25 0x0000 //TX_DIST2REF_05 +26 0x0000 //TX_MMIC +27 0x1000 //TX_PGA_0 +28 0x1000 //TX_PGA_1 +29 0x1000 //TX_PGA_2 +30 0x0000 //TX_PGA_3 +31 0x0000 //TX_PGA_4 +32 0x0000 //TX_PGA_5 +33 0x0000 //TX_MIC_PAIRS +34 0x0000 //TX_MIC_PAIRS_HS +35 0x0002 //TX_MICS_FOR_BF +36 0x0000 //TX_MIC_PAIRS_FORL1 +37 0x0002 //TX_MICS_OF_PAIR0 +38 0x0002 //TX_MICS_OF_PAIR1 +39 0x0002 //TX_MICS_OF_PAIR2 +40 0x0002 //TX_MICS_OF_PAIR3 +41 0x0000 //TX_MIC_DATA_SRC0 +42 0x0002 //TX_MIC_DATA_SRC1 +43 0x0001 //TX_MIC_DATA_SRC2 +44 0x0000 //TX_MIC_DATA_SRC3 +45 0x0000 //TX_MIC_PAIR_CH_04 +46 0x0000 //TX_MIC_PAIR_CH_05 +47 0x0000 //TX_MIC_PAIR_CH_10 +48 0x0000 //TX_MIC_PAIR_CH_11 +49 0x0000 //TX_MIC_PAIR_CH_12 +50 0x0000 //TX_MIC_PAIR_CH_13 +51 0x0000 //TX_MIC_PAIR_CH_14 +52 0x05DC //TX_HD_BIN_MASK +53 0x0010 //TX_HD_SUBAND_MASK +54 0x19A1 //TX_HD_FRAME_AVG_MASK +55 0x0320 //TX_HD_MIN_FRQ +56 0x1000 //TX_HD_ALPHA_PSD +57 0x1100 //TX_T_PHPR1 +58 0x0000 //TX_T_PHPR2 +59 0x0000 //TX_T_PTPR +60 0x0000 //TX_T_PNPR +61 0x0000 //TX_T_PAPR1 +62 0xEE6C //TX_T_PSDVAT +63 0x0800 //TX_CNT +64 0x4000 //TX_ANTI_HOWL_GAIN +65 0x0001 //TX_MICFORBFMARK_0 +66 0x0001 //TX_MICFORBFMARK_1 +67 0x0001 //TX_MICFORBFMARK_2 +68 0x0001 //TX_MICFORBFMARK_3 +69 0x0001 //TX_MICFORBFMARK_4 +70 0x0001 //TX_MICFORBFMARK_5 +71 0x0000 //TX_DIST2REF_10 +72 0x3A66 //TX_DIST2REF_11 +73 0x0000 //TX_DIST2REF2 +74 0x0000 //TX_DIST2REF_13 +75 0x0000 //TX_DIST2REF_14 +76 0x0000 //TX_DIST2REF_15 +77 0x0000 //TX_DIST2REF_20 +78 0x0000 //TX_DIST2REF_21 +79 0x0000 //TX_DIST2REF_22 +80 0x0000 //TX_DIST2REF_23 +81 0x0000 //TX_DIST2REF_24 +82 0x0000 //TX_DIST2REF_25 +83 0x0000 //TX_DIST2REF_30 +84 0x0000 //TX_DIST2REF_31 +85 0x0000 //TX_DIST2REF_32 +86 0x0000 //TX_DIST2REF_33 +87 0x0000 //TX_DIST2REF_34 +88 0x0000 //TX_DIST2REF_35 +89 0x0000 //TX_MIC_LOC_00 +90 0x0000 //TX_MIC_LOC_01 +91 0x0000 //TX_MIC_LOC_02 +92 0x0000 //TX_MIC_LOC_03 +93 0x0000 //TX_MIC_LOC_04 +94 0x0000 //TX_MIC_LOC_05 +95 0x0000 //TX_MIC_LOC_10 +96 0x0000 //TX_MIC_LOC_11 +97 0x0000 //TX_MIC_LOC_12 +98 0x0000 //TX_MIC_LOC_13 +99 0x0000 //TX_MIC_LOC_14 +100 0x0000 //TX_MIC_LOC_15 +101 0x0000 //TX_MIC_LOC_20 +102 0x0000 //TX_MIC_LOC_21 +103 0x0000 //TX_MIC_LOC_22 +104 0x0000 //TX_MIC_LOC_23 +105 0x0000 //TX_MIC_LOC_24 +106 0x0000 //TX_MIC_LOC_25 +107 0x0200 //TX_MIC_REFBLK_VOLUME +108 0x0AAC //TX_MIC_BLOCK_VOLUME +109 0x0000 //TX_INVERSE_MASK +110 0x0000 //TX_ADCS_MASK +111 0x04D0 //TX_ADCS_GAIN +112 0x4000 //TX_NFC_GAINFAC +113 0x0000 //TX_MAINMIC_BLKFACTOR +114 0x0000 //TX_REFMIC_BLKFACTOR +115 0x0000 //TX_BLMIC_BLKFACTOR +116 0x0000 //TX_BRMIC_BLKFACTOR +117 0x0031 //TX_MICBLK_START_BIN +118 0x0060 //TX_MICBLK_END_BIN +119 0x0015 //TX_MICBLK_FE_HOLD +120 0xFFF2 //TX_MICBLK_MR_EXP_TH +121 0xFFF2 //TX_MICBLK_LR_EXP_TH +122 0x0000 //TX_FENE_HOLD +123 0x4000 //TX_FE_ENER_TH_MTS +124 0x0004 //TX_FE_ENER_TH_EXP +125 0x6000 //TX_C_POST_FLT_MIC_MAINBLK +126 0x6000 //TX_C_POST_FLT_MIC_REFBLK +127 0x0010 //TX_MIC_BLOCK_N +128 0x7E56 //TX_A_HP +129 0x4000 //TX_B_PE +130 0x1800 //TX_THR_PITCH_DET_0 +131 0x1000 //TX_THR_PITCH_DET_1 +132 0x0800 //TX_THR_PITCH_DET_2 +133 0x0008 //TX_PITCH_BFR_LEN +134 0x0003 //TX_SBD_PITCH_DET +135 0x0050 //TX_TD_AEC_L +136 0x4000 //TX_MU0_UNP_TD_AEC +137 0x1000 //TX_MU0_PTD_TD_AEC +138 0x0000 //TX_PP_RESRV_0 +139 0x2A94 //TX_PP_RESRV_1 +140 0x55F0 //TX_PP_RESRV_2 +141 0x0000 //TX_PP_RESRV_3 +142 0x0000 //TX_PP_RESRV_4 +143 0x0000 //TX_PP_RESRV_5 +144 0x0000 //TX_PP_RESRV_6 +145 0x0000 //TX_PP_RESRV_7 +146 0x0028 //TX_TAIL_LENGTH +147 0x0080 //TX_AEC_REF_GAIN_0 +148 0x0800 //TX_AEC_REF_GAIN_1 +149 0x0800 //TX_AEC_REF_GAIN_2 +150 0x7900 //TX_EAD_THR +151 0x2000 //TX_THR_RE_EST +152 0x0400 //TX_MIN_EQ_RE_EST_0 +153 0x0400 //TX_MIN_EQ_RE_EST_1 +154 0x0800 //TX_MIN_EQ_RE_EST_2 +155 0x0800 //TX_MIN_EQ_RE_EST_3 +156 0x1000 //TX_MIN_EQ_RE_EST_4 +157 0x1000 //TX_MIN_EQ_RE_EST_5 +158 0x1000 //TX_MIN_EQ_RE_EST_6 +159 0x1000 //TX_MIN_EQ_RE_EST_7 +160 0x1000 //TX_MIN_EQ_RE_EST_8 +161 0x1000 //TX_MIN_EQ_RE_EST_9 +162 0x1000 //TX_MIN_EQ_RE_EST_10 +163 0x1000 //TX_MIN_EQ_RE_EST_11 +164 0x1000 //TX_MIN_EQ_RE_EST_12 +165 0x3000 //TX_LAMBDA_RE_EST +166 0x1000 //TX_LAMBDA_CB_NLE +167 0x1800 //TX_C_POST_FLT +168 0x4000 //TX_GAIN_NP +169 0x003C //TX_SE_HOLD_N +170 0x0046 //TX_DT_HOLD_N +171 0x03E8 //TX_DT2_HOLD_N +172 0x6666 //TX_AEC_RESRV_0 +173 0x0000 //TX_AEC_RESRV_1 +174 0x0014 //TX_AEC_RESRV_2 +175 0x0000 //TX_MIC_DELAY_LENGTH +176 0x0000 //TX_REF_DELAY_LENGTH +177 0x0000 //TX_ADD_LINEIN_GAINL +178 0x0000 //TX_ADD_LINEIN_GAINH +179 0x0000 //TX_MIN_EQ_RE_EST_14 +180 0x0000 //TX_DTD_THR1_8 +181 0x7FFF //TX_DTD_THR2_8 +182 0x0000 //TX_DTD_MIC_BLK2 +183 0x0008 //TX_FRQ_LIN_LEN +184 0x7FFF //TX_FRQ_AEC_LEN_RHO +185 0x6000 //TX_MU0_UNP_FRQ_AEC +186 0x4000 //TX_MU0_PTD_FRQ_AEC +187 0x000A //TX_MINENOISETH +188 0x0800 //TX_MU0_RE_EST +189 0x0001 //TX_AEC_NUM_CH +190 0x0000 //TX_BIGECHOATTENUATION_MAX +191 0x2000 //TX_A_POST_FLT_MICBLK +192 0x0000 //TX_BLKENERTH +193 0x0000 //TX_BLKENERHIGHTH +194 0x0000 //TX_NORMENERTH +195 0x0000 //TX_NORMENERHIGHTH +196 0x0000 //TX_NORMENERHIGHTHL +197 0x7000 //TX_DTD_THR1_0 +198 0x7000 //TX_DTD_THR1_1 +199 0x7000 //TX_DTD_THR1_2 +200 0x7F00 //TX_DTD_THR1_3 +201 0x7F00 //TX_DTD_THR1_4 +202 0x7F00 //TX_DTD_THR1_5 +203 0x7F00 //TX_DTD_THR1_6 +204 0x2000 //TX_DTD_THR2_0 +205 0x2000 //TX_DTD_THR2_1 +206 0x2000 //TX_DTD_THR2_2 +207 0x1000 //TX_DTD_THR2_3 +208 0x1000 //TX_DTD_THR2_4 +209 0x1000 //TX_DTD_THR2_5 +210 0x1000 //TX_DTD_THR2_6 +211 0x6000 //TX_DTD_THR3 +212 0x0177 //TX_SPK_CUT_K +213 0x1B58 //TX_DT_CUT_K +214 0x0100 //TX_DT_CUT_THR +215 0x04EB //TX_COMFORT_G +216 0x01F4 //TX_POWER_YOUT_TH +217 0x4000 //TX_FDPFGAINECHO +218 0x0000 //TX_DTD_HD_THR +219 0x0000 //TX_SPK_CUT_K_S +220 0x0000 //TX_DTD_MIC_BLK +221 0x0400 //TX_ADPT_STRICT_L +222 0x0200 //TX_ADPT_STRICT_H +223 0x0C00 //TX_RATIO_DT_L_TH_LOW +224 0x2000 //TX_RATIO_DT_H_TH_LOW +225 0x1800 //TX_RATIO_DT_L_TH_HIGH +226 0x3000 //TX_RATIO_DT_H_TH_HIGH +227 0x0A00 //TX_RATIO_DT_L0_TH +228 0x7000 //TX_B_POST_FILT_ECHO_L +229 0x7FFF //TX_B_POST_FILT_ECHO_H +230 0x0200 //TX_MIN_G_CTRL_ECHO +231 0x7FFF //TX_B_LESSCUT_RTO_ECHO +232 0x0000 //TX_EPD_OFFSET_00 +233 0x0000 //TX_EPD_OFFST_01 +234 0x1388 //TX_RATIO_DT_L0_TH_HIGH +235 0x3A98 //TX_RATIO_DT_H_TH_CUT +236 0x7FFF //TX_MIN_EQ_RE_EST_13 +237 0x0000 //TX_DTD_THR1_7 +238 0x0000 //TX_DTD_THR2_7 +239 0x0800 //TX_DT_RESRV_7 +240 0x0800 //TX_DT_RESRV_8 +241 0x0000 //TX_DT_RESRV_9 +242 0xF600 //TX_THR_SN_EST_0 +243 0xFA00 //TX_THR_SN_EST_1 +244 0xFA00 //TX_THR_SN_EST_2 +245 0xF800 //TX_THR_SN_EST_3 +246 0xF800 //TX_THR_SN_EST_4 +247 0xF800 //TX_THR_SN_EST_5 +248 0xF800 //TX_THR_SN_EST_6 +249 0xF700 //TX_THR_SN_EST_7 +250 0x0000 //TX_DELTA_THR_SN_EST_0 +251 0x0200 //TX_DELTA_THR_SN_EST_1 +252 0x0200 //TX_DELTA_THR_SN_EST_2 +253 0x0200 //TX_DELTA_THR_SN_EST_3 +254 0x0100 //TX_DELTA_THR_SN_EST_4 +255 0x0200 //TX_DELTA_THR_SN_EST_5 +256 0x0100 //TX_DELTA_THR_SN_EST_6 +257 0x0200 //TX_DELTA_THR_SN_EST_7 +258 0x4000 //TX_LAMBDA_NN_EST_0 +259 0x4000 //TX_LAMBDA_NN_EST_1 +260 0x4000 //TX_LAMBDA_NN_EST_2 +261 0x4000 //TX_LAMBDA_NN_EST_3 +262 0x4000 //TX_LAMBDA_NN_EST_4 +263 0x4000 //TX_LAMBDA_NN_EST_5 +264 0x4000 //TX_LAMBDA_NN_EST_6 +265 0x4000 //TX_LAMBDA_NN_EST_7 +266 0x0400 //TX_N_SN_EST +267 0x001E //TX_INBEAM_T +268 0x0041 //TX_INBEAMHOLDT +269 0x2000 //TX_G_STRICT +270 0x2000 //TX_EQ_THR_BF +271 0x799A //TX_LAMBDA_EQ_BF +272 0x1000 //TX_NE_RTO_TH +273 0x1000 //TX_NE_RTO_TH_L +274 0x1000 //TX_MAINREFRTOH_TH_H +275 0x0600 //TX_MAINREFRTOH_TH_L +276 0x2000 //TX_MAINREFRTO_TH_H +277 0x1400 //TX_MAINREFRTO_TH_L +278 0x0000 //TX_MAINREFRTO_TH_EQ +279 0x1000 //TX_B_POST_FLT_0 +280 0x1000 //TX_B_POST_FLT_1 +281 0x0014 //TX_NS_LVL_CTRL_0 +282 0x002C //TX_NS_LVL_CTRL_1 +283 0x0016 //TX_NS_LVL_CTRL_2 +284 0x0018 //TX_NS_LVL_CTRL_3 +285 0x0016 //TX_NS_LVL_CTRL_4 +286 0x0012 //TX_NS_LVL_CTRL_5 +287 0x0016 //TX_NS_LVL_CTRL_6 +288 0x0017 //TX_NS_LVL_CTRL_7 +289 0x000E //TX_MIN_GAIN_S_0 +290 0x000D //TX_MIN_GAIN_S_1 +291 0x0012 //TX_MIN_GAIN_S_2 +292 0x0010 //TX_MIN_GAIN_S_3 +293 0x0012 //TX_MIN_GAIN_S_4 +294 0x0012 //TX_MIN_GAIN_S_5 +295 0x0012 //TX_MIN_GAIN_S_6 +296 0x0012 //TX_MIN_GAIN_S_7 +297 0x6000 //TX_NMOS_SUP +298 0x0000 //TX_NS_MAX_PRI_SNR_TH +299 0x0000 //TX_NMOS_SUP_MENSA +300 0x7FFF //TX_SNRI_SUP_0 +301 0x6000 //TX_SNRI_SUP_1 +302 0x6000 //TX_SNRI_SUP_2 +303 0x6000 //TX_SNRI_SUP_3 +304 0x6000 //TX_SNRI_SUP_4 +305 0x6000 //TX_SNRI_SUP_5 +306 0x6000 //TX_SNRI_SUP_6 +307 0x6000 //TX_SNRI_SUP_7 +308 0x6000 //TX_THR_LFNS +309 0x0017 //TX_G_LFNS +310 0x09C4 //TX_GAIN0_NTH +311 0x000A //TX_MUSIC_MORENS +312 0x7FFF //TX_A_POST_FILT_0 +313 0x2000 //TX_A_POST_FILT_1 +314 0x4000 //TX_A_POST_FILT_S_0 +315 0x4000 //TX_A_POST_FILT_S_1 +316 0x4000 //TX_A_POST_FILT_S_2 +317 0x4000 //TX_A_POST_FILT_S_3 +318 0x4000 //TX_A_POST_FILT_S_4 +319 0x4000 //TX_A_POST_FILT_S_5 +320 0x5000 //TX_A_POST_FILT_S_6 +321 0x7000 //TX_A_POST_FILT_S_7 +322 0x1000 //TX_B_POST_FILT_0 +323 0x1000 //TX_B_POST_FILT_1 +324 0x2000 //TX_B_POST_FILT_2 +325 0x2000 //TX_B_POST_FILT_3 +326 0x2000 //TX_B_POST_FILT_4 +327 0x1000 //TX_B_POST_FILT_5 +328 0x3000 //TX_B_POST_FILT_6 +329 0x3000 //TX_B_POST_FILT_7 +330 0x1000 //TX_B_LESSCUT_RTO_S_0 +331 0x1000 //TX_B_LESSCUT_RTO_S_1 +332 0x1000 //TX_B_LESSCUT_RTO_S_2 +333 0x1000 //TX_B_LESSCUT_RTO_S_3 +334 0x1000 //TX_B_LESSCUT_RTO_S_4 +335 0x1000 //TX_B_LESSCUT_RTO_S_5 +336 0x1000 //TX_B_LESSCUT_RTO_S_6 +337 0x1000 //TX_B_LESSCUT_RTO_S_7 +338 0x7E14 //TX_LAMBDA_PFILT +339 0x7C29 //TX_LAMBDA_PFILT_S_0 +340 0x7C29 //TX_LAMBDA_PFILT_S_1 +341 0x7C29 //TX_LAMBDA_PFILT_S_2 +342 0x7C29 //TX_LAMBDA_PFILT_S_3 +343 0x7C29 //TX_LAMBDA_PFILT_S_4 +344 0x7C29 //TX_LAMBDA_PFILT_S_5 +345 0x7C29 //TX_LAMBDA_PFILT_S_6 +346 0x7C29 //TX_LAMBDA_PFILT_S_7 +347 0x07D0 //TX_K_PEPPER +348 0x0800 //TX_A_PEPPER +349 0x1D4C //TX_K_PEPPER_HF +350 0x0400 //TX_A_PEPPER_HF +351 0x0001 //TX_HMNC_BST_FLG +352 0x4000 //TX_HMNC_BST_THR +353 0x0800 //TX_DT_BINVAD_TH_0 +354 0x0800 //TX_DT_BINVAD_TH_1 +355 0x0800 //TX_DT_BINVAD_TH_2 +356 0x0800 //TX_DT_BINVAD_TH_3 +357 0x0000 //TX_DT_BINVAD_ENDF +358 0x1000 //TX_C_POST_FLT_DT +359 0x7FFF //TX_NS_B_POST_FLT_LESSCUT +360 0x0100 //TX_DT_BOOST +361 0x0000 //TX_BF_SGRAD_FLG +362 0x0005 //TX_BF_DVG_TH +363 0x001E //TX_SN_C_F +364 0x0000 //TX_K_APT +365 0x0001 //TX_NOISEDET +366 0x0190 //TX_NDETCT +367 0x000A //TX_NOISE_TH_0 +368 0x7FFF //TX_NOISE_TH_0_2 +369 0x7FFF //TX_NOISE_TH_0_3 +370 0x00C6 //TX_NOISE_TH_1 +371 0x0DAC //TX_NOISE_TH_2 +372 0x2260 //TX_NOISE_TH_3 +373 0x7080 //TX_NOISE_TH_4 +374 0x57E4 //TX_NOISE_TH_5 +375 0x4BD6 //TX_NOISE_TH_5_2 +376 0x0001 //TX_NOISE_TH_5_3 +377 0x4E20 //TX_NOISE_TH_5_4 +378 0x1194 //TX_NOISE_TH_6 +379 0x0014 //TX_MINENOISE_TH +380 0xD508 //TX_MORENS_TFMASK_TH +381 0x0001 //TX_DRC_QUIET_FLOOR +382 0x6D60 //TX_RATIODTL_CUT_TH +383 0x0DAC //TX_DT_CUT_K1 +384 0x00A5 //TX_OUT_ENER_S_TH_CLEAN +385 0x00A5 //TX_OUT_ENER_S_TH_LESSCLEAN +386 0x00A5 //TX_OUT_ENER_S_TH_NOISY +387 0x0029 //TX_OUT_ENER_TH_NOISE +388 0x0200 //TX_OUT_ENER_TH_SPEECH +389 0x2000 //TX_SN_NPB_GAIN +390 0x0000 //TX_NN_NPB_GAIN +391 0x3000 //TX_POST_MASK_SUP_HSNE +392 0x07D0 //TX_TAIL_DET_TH +393 0x4000 //TX_B_LESSCUT_RTO_WTA +394 0x0000 //TX_MEL_G_R +395 0x0080 //TX_SUPHIGH_TH +396 0x0000 //TX_MASK_G_R +397 0x0002 //TX_EXTRA_NS_L +398 0x1800 //TX_C_POST_FLT_MASK +399 0x7FFF //TX_A_POST_FLT_WNS +400 0x0148 //TX_MIN_G_LOW300HZ +401 0x0004 //TX_MAXLEVEL_CNG +402 0x00B4 //TX_STN_NOISE_TH +403 0x4000 //TX_POST_MASK_SUP +404 0x7FFF //TX_POST_MASK_ADJUST +405 0x00C8 //TX_NS_ENOISE_MIC0_TH +406 0x0014 //TX_MINENOISE_MIC0_TH +407 0x012C //TX_MINENOISE_MIC0_S_TH +408 0x2900 //TX_MIN_G_CTRL_SSNS +409 0x0800 //TX_METAL_RTO_THR +410 0x0FA0 //TX_NS_FP_K_METAL +411 0x3A98 //TX_NOISEDET_BOOST_TH +412 0x0FA0 //TX_NSMOOTH_TH +413 0x0000 //TX_NS_RESRV_8 +414 0x1800 //TX_RHO_UPB +415 0x2328 //TX_N_HOLD_HS +416 0x006E //TX_N_RHO_BFR0 +417 0x7FFF //TX_LAMBDA_ARSP_EST +418 0x0100 //TX_EXTRA_GAIN_MICBLOCK +419 0x0333 //TX_THR_STD_NSR +420 0x019A //TX_THR_STD_PLH +421 0x03E8 //TX_N_HOLD_STD +422 0x0066 //TX_THR_STD_RHO +423 0x2800 //TX_BF_RESET_THR_HS +424 0x0CCD //TX_SB_RTO_MEAN_TH +425 0x0300 //TX_SB_RHO_MEAN_TH_NTALK +426 0x2000 //TX_SB_RTO_MEAN_TH_ABN +427 0x2EE0 //TX_SB_RTO_MEAN_TH_RUB +428 0x0990 //TX_WTA_EN_RTO_TH +429 0x1400 //TX_TOP_ENER_TH_F +430 0x0100 //TX_DESIRED_TALK_HOLDT +431 0x0800 //TX_MIC_BLOCK_FACTOR +432 0x0000 //TX_NSEST_BFRLRNRDC +433 0x0000 //TX_THR_POST_FLT_HS +434 0x0010 //TX_HS_VAD_BIN +435 0x2666 //TX_THR_VAD_HS +436 0x2CCD //TX_MEAN_RTO_MIN_TH2 +437 0x0032 //TX_SILENCE_T +438 0x0000 //TX_A_POST_FLT_WTA +439 0x799A //TX_LAMBDA_PFLT_WTA +440 0x051E //TX_SB_RHO_MEAN2_TH +441 0x02F0 //TX_SB_RHO_MEAN3_TH +442 0x0000 //TX_HS_RESRV_4 +443 0x0000 //TX_HS_RESRV_5 +444 0x0001 //TX_DOA_VAD_THR_1 +445 0x003C //TX_DOA_VAD_THR_2 +446 0x0028 //TX_DOA_VAD_THR1_0 +447 0x0028 //TX_DOA_VAD_THR1_1 +448 0x0000 //TX_SRC_DOA_RNG_LOW_0A +449 0x001E //TX_SRC_DOA_RNG_HIGH_0A +450 0x005A //TX_DFLT_SRC_DOA_0A +451 0x0000 //TX_SRC_DOA_RNG_LOW_0B +452 0x0000 //TX_SRC_DOA_RNG_HIGH_0B +453 0x0000 //TX_DFLT_SRC_DOA_0B +454 0x0000 //TX_SRC_DOA_RNG_LOW_0C +455 0x0000 //TX_SRC_DOA_RNG_HIGH_0C +456 0x0000 //TX_DFLT_SRC_DOA_0C +457 0x0000 //TX_SRC_DOA_RNG_LOW_0D +458 0x0000 //TX_SRC_DOA_RNG_HIGH_0D +459 0x0000 //TX_DFLT_SRC_DOA_0D +460 0x0000 //TX_SRC_DOA_RNG_LOW_1A +461 0x00B4 //TX_SRC_DOA_RNG_HIGH_1A +462 0x005A //TX_DFLT_SRC_DOA_1A +463 0x0000 //TX_SRC_DOA_RNG_LOW_1B +464 0x00B4 //TX_SRC_DOA_RNG_HIGH_1B +465 0x005A //TX_DFLT_SRC_DOA_1B +466 0x0000 //TX_SRC_DOA_RNG_LOW_1C +467 0x00B4 //TX_SRC_DOA_RNG_HIGH_1C +468 0x005A //TX_DFLT_SRC_DOA_1C +469 0x0000 //TX_SRC_DOA_RNG_LOW_1D +470 0x00B4 //TX_SRC_DOA_RNG_HIGH_1D +471 0x005A //TX_DFLT_SRC_DOA_1D +472 0x0100 //TX_BF_HOLDOFF_T +473 0x7FFF //TX_DOA_COST_FACTOR +474 0x0D9A //TX_MAINTOREFR_TH0 +475 0x071C //TX_DOA_TRK_THR +476 0x012C //TX_DOA_TRACK_HT +477 0x0200 //TX_N1_HOLD_HF +478 0x0100 //TX_N2_HOLD_HF +479 0x2A3D //TX_BF_RESET_THR_HF +480 0x7333 //TX_DOA_SMOOTH +481 0x0800 //TX_MU_BF +482 0x0800 //TX_BF_MU_LF_B2 +483 0x0040 //TX_BF_FC_END_BIN_B2 +484 0x0020 //TX_BF_FC_END_BIN +485 0x0000 //TX_HF_RESRV_25 +486 0x0000 //TX_HF_RESRV_26 +487 0x0007 //TX_N_DOA_SEED +488 0x0001 //TX_FINE_DOA_SEARCH_FLG +489 0x0000 //TX_HF_RESRV_27 +490 0x038E //TX_DLT_SRC_DOA_RNG +491 0x0200 //TX_BF_MU_LF +492 0x0000 //TX_DFLT_SRC_LOC_0 +493 0x7FFF //TX_DFLT_SRC_LOC_1 +494 0x0000 //TX_DFLT_SRC_LOC_2 +495 0x038E //TX_DOA_TRACK_VADTH +496 0x0000 //TX_DOA_TRACK_NEW +497 0x0300 //TX_NOR_OFF_THR +498 0x7C00 //TX_MORE_ON_700HZ_THR +499 0x2000 //TX_MU_BF_ADPT_NS +500 0x0000 //TX_ADAPT_LEN +501 0x6666 //TX_MORE_SNS +502 0x0000 //TX_NOR_OFF_TH1 +503 0x0000 //TX_WIDE_MASK_TH +504 0xD333 //TX_SUBSNRATIOHIGH4MEANBCK_THR +505 0x6000 //TX_C_POST_FLT_CUT +506 0x2000 //TX_RADIODTLV +507 0x0320 //TX_POWER_LINEIN_TH +508 0x0014 //TX_FE_VADCOUNT_TH_FC +509 0x0000 //TX_ECHO_SUPP_FC +510 0x0C80 //TX_ECHO_TH +511 0x6666 //TX_MIC_TO_BFGAIN +512 0x0000 //TX_MICTOBFGAIN0 +513 0x0000 //TX_FASTMUE_TH +514 0x2CCC //TX_DEREVERB_LF_MU +515 0x3200 //TX_DEREVERB_HF_MU +516 0x0007 //TX_DEREVERB_DELAY +517 0x0004 //TX_DEREVERB_COEF_LEN +518 0x0003 //TX_DEREVERB_DNR +519 0x0000 //TX_DEREVERB_ALPHA +520 0x0000 //TX_DEREVERB_BETA +521 0x3A98 //TX_GSC_RTOL_TH +522 0x3A98 //TX_GSC_RTOH_TH +523 0x7E2C //TX_WIDE2_MEANHTH +524 0x0000 //TX_DR_RESRV_5 +525 0x0000 //TX_DR_RESRV_6 +526 0x0000 //TX_DR_RESRV_7 +527 0x0000 //TX_DR_RESRV_8 +528 0x1333 //TX_WIND_MARK_TH +529 0x399A //TX_CORR_THR +530 0x0004 //TX_SNR_THR +531 0x0010 //TX_ENGY_THR +532 0x1770 //TX_CORR_HIGH_TH +533 0x6000 //TX_ENGY_THR_2 +534 0x3400 //TX_MEAN_RTO_THR +535 0x0028 //TX_WNS_ENOISE_MIC0_TH +536 0x3000 //TX_RATIOMICL_TH +537 0x7FFF //TX_CALIG_HS +538 0x0000 //TX_LVL_CTRL +539 0x0010 //TX_WIND_SUPRTO +540 0x0014 //TX_WNS_MIN_G +541 0x0600 //TX_WNS_B_POST_FLT +542 0x3000 //TX_RATIOMICH_TH +543 0xD120 //TX_WIND_INBEAM_L_TH +544 0x0FA0 //TX_WIND_INBEAM_H_TH +545 0x2000 //TX_WNS_RESRV_0 +546 0x59D8 //TX_WNS_RESRV_1 +547 0x0200 //TX_WNS_RESRV_2 +548 0x0000 //TX_WNS_RESRV_3 +549 0x0000 //TX_WNS_RESRV_4 +550 0x0000 //TX_WNS_RESRV_5 +551 0x0000 //TX_WNS_RESRV_6 +552 0x0000 //TX_BVE_NOISE_FLOOR_0 +553 0x0070 //TX_BVE_NOISE_FLOOR_1 +554 0x0070 //TX_BVE_NOISE_FLOOR_2 +555 0x0010 //TX_BVE_NOISE_FLOOR_3 +556 0x0070 //TX_BVE_NOISE_FLOOR_4 +557 0x00B0 //TX_BVE_NOISE_FLOOR_5 +558 0x0E66 //TX_BVE_NOISE_FLOOR_6 +559 0x0050 //TX_BVE_NOISE_FLOOR_7 +560 0x770A //TX_BVE_NOISE_FLOOR_8 +561 0x0000 //TX_BVE_NOISE_FLOOR_9 +562 0x0000 //TX_BVE_IN_N +563 0x0000 //TX_BVE_OUT_N +564 0x0000 //TX_BVE_MICALPHA_DOWN +565 0x0000 //TX_PB_RESRV_1 +566 0x0030 //TX_FDEQ_SUBNUM +567 0x5C54 //TX_FDEQ_GAIN_0 +568 0x5048 //TX_FDEQ_GAIN_1 +569 0x4C4C //TX_FDEQ_GAIN_2 +570 0x494D //TX_FDEQ_GAIN_3 +571 0x4442 //TX_FDEQ_GAIN_4 +572 0x4448 //TX_FDEQ_GAIN_5 +573 0x4C53 //TX_FDEQ_GAIN_6 +574 0x6244 //TX_FDEQ_GAIN_7 +575 0x4348 //TX_FDEQ_GAIN_8 +576 0x4848 //TX_FDEQ_GAIN_9 +577 0x4A49 //TX_FDEQ_GAIN_10 +578 0x4E4A //TX_FDEQ_GAIN_11 +579 0x4840 //TX_FDEQ_GAIN_12 +580 0x4040 //TX_FDEQ_GAIN_13 +581 0x4054 //TX_FDEQ_GAIN_14 +582 0x687A //TX_FDEQ_GAIN_15 +583 0x4848 //TX_FDEQ_GAIN_16 +584 0x4848 //TX_FDEQ_GAIN_17 +585 0x4848 //TX_FDEQ_GAIN_18 +586 0x4848 //TX_FDEQ_GAIN_19 +587 0x4848 //TX_FDEQ_GAIN_20 +588 0x4848 //TX_FDEQ_GAIN_21 +589 0x4848 //TX_FDEQ_GAIN_22 +590 0x4848 //TX_FDEQ_GAIN_23 +591 0x0202 //TX_FDEQ_BIN_0 +592 0x0104 //TX_FDEQ_BIN_1 +593 0x0502 //TX_FDEQ_BIN_2 +594 0x0202 //TX_FDEQ_BIN_3 +595 0x0504 //TX_FDEQ_BIN_4 +596 0x0708 //TX_FDEQ_BIN_5 +597 0x0808 //TX_FDEQ_BIN_6 +598 0x050E //TX_FDEQ_BIN_7 +599 0x0B0C //TX_FDEQ_BIN_8 +600 0x0F0F //TX_FDEQ_BIN_9 +601 0x0E0D //TX_FDEQ_BIN_10 +602 0x0F28 //TX_FDEQ_BIN_11 +603 0x111B //TX_FDEQ_BIN_12 +604 0x291E //TX_FDEQ_BIN_13 +605 0x1E10 //TX_FDEQ_BIN_14 +606 0x1810 //TX_FDEQ_BIN_15 +607 0x1021 //TX_FDEQ_BIN_16 +608 0x1000 //TX_FDEQ_BIN_17 +609 0x0000 //TX_FDEQ_BIN_18 +610 0x0000 //TX_FDEQ_BIN_19 +611 0x0000 //TX_FDEQ_BIN_20 +612 0x0000 //TX_FDEQ_BIN_21 +613 0x0000 //TX_FDEQ_BIN_22 +614 0x0000 //TX_FDEQ_BIN_23 +615 0x0000 //TX_FDEQ_PADDING +616 0x0030 //TX_PREEQ_SUBNUM_MIC0 +617 0x4848 //TX_PREEQ_GAIN_MIC0_0 +618 0x4848 //TX_PREEQ_GAIN_MIC0_1 +619 0x4848 //TX_PREEQ_GAIN_MIC0_2 +620 0x4848 //TX_PREEQ_GAIN_MIC0_3 +621 0x4848 //TX_PREEQ_GAIN_MIC0_4 +622 0x4848 //TX_PREEQ_GAIN_MIC0_5 +623 0x4848 //TX_PREEQ_GAIN_MIC0_6 +624 0x4848 //TX_PREEQ_GAIN_MIC0_7 +625 0x4848 //TX_PREEQ_GAIN_MIC0_8 +626 0x4848 //TX_PREEQ_GAIN_MIC0_9 +627 0x4848 //TX_PREEQ_GAIN_MIC0_10 +628 0x4848 //TX_PREEQ_GAIN_MIC0_11 +629 0x4848 //TX_PREEQ_GAIN_MIC0_12 +630 0x4848 //TX_PREEQ_GAIN_MIC0_13 +631 0x4848 //TX_PREEQ_GAIN_MIC0_14 +632 0x4848 //TX_PREEQ_GAIN_MIC0_15 +633 0x4848 //TX_PREEQ_GAIN_MIC0_16 +634 0x4848 //TX_PREEQ_GAIN_MIC0_17 +635 0x4848 //TX_PREEQ_GAIN_MIC0_18 +636 0x4848 //TX_PREEQ_GAIN_MIC0_19 +637 0x4848 //TX_PREEQ_GAIN_MIC0_20 +638 0x4848 //TX_PREEQ_GAIN_MIC0_21 +639 0x4848 //TX_PREEQ_GAIN_MIC0_22 +640 0x4848 //TX_PREEQ_GAIN_MIC0_23 +641 0x251A //TX_PREEQ_BIN_MIC0_0 +642 0x0F0F //TX_PREEQ_BIN_MIC0_1 +643 0x0C0C //TX_PREEQ_BIN_MIC0_2 +644 0x0C0F //TX_PREEQ_BIN_MIC0_3 +645 0x0F0F //TX_PREEQ_BIN_MIC0_4 +646 0x0F09 //TX_PREEQ_BIN_MIC0_5 +647 0x0909 //TX_PREEQ_BIN_MIC0_6 +648 0x0908 //TX_PREEQ_BIN_MIC0_7 +649 0x070F //TX_PREEQ_BIN_MIC0_8 +650 0x1F08 //TX_PREEQ_BIN_MIC0_9 +651 0x0808 //TX_PREEQ_BIN_MIC0_10 +652 0x0920 //TX_PREEQ_BIN_MIC0_11 +653 0x2020 //TX_PREEQ_BIN_MIC0_12 +654 0x2021 //TX_PREEQ_BIN_MIC0_13 +655 0x0000 //TX_PREEQ_BIN_MIC0_14 +656 0x0000 //TX_PREEQ_BIN_MIC0_15 +657 0x0000 //TX_PREEQ_BIN_MIC0_16 +658 0x0000 //TX_PREEQ_BIN_MIC0_17 +659 0x0000 //TX_PREEQ_BIN_MIC0_18 +660 0x0000 //TX_PREEQ_BIN_MIC0_19 +661 0x0000 //TX_PREEQ_BIN_MIC0_20 +662 0x0000 //TX_PREEQ_BIN_MIC0_21 +663 0x0000 //TX_PREEQ_BIN_MIC0_22 +664 0x0000 //TX_PREEQ_BIN_MIC0_23 +665 0x0030 //TX_PREEQ_SUBNUM_MIC1 +666 0x4848 //TX_PREEQ_GAIN_MIC1_0 +667 0x4848 //TX_PREEQ_GAIN_MIC1_1 +668 0x4848 //TX_PREEQ_GAIN_MIC1_2 +669 0x4848 //TX_PREEQ_GAIN_MIC1_3 +670 0x4848 //TX_PREEQ_GAIN_MIC1_4 +671 0x4848 //TX_PREEQ_GAIN_MIC1_5 +672 0x494A //TX_PREEQ_GAIN_MIC1_6 +673 0x4B4C //TX_PREEQ_GAIN_MIC1_7 +674 0x4D4E //TX_PREEQ_GAIN_MIC1_8 +675 0x4F52 //TX_PREEQ_GAIN_MIC1_9 +676 0x5355 //TX_PREEQ_GAIN_MIC1_10 +677 0x585C //TX_PREEQ_GAIN_MIC1_11 +678 0x616A //TX_PREEQ_GAIN_MIC1_12 +679 0x726E //TX_PREEQ_GAIN_MIC1_13 +680 0x5C48 //TX_PREEQ_GAIN_MIC1_14 +681 0x3B38 //TX_PREEQ_GAIN_MIC1_15 +682 0x4848 //TX_PREEQ_GAIN_MIC1_16 +683 0x4848 //TX_PREEQ_GAIN_MIC1_17 +684 0x4848 //TX_PREEQ_GAIN_MIC1_18 +685 0x4848 //TX_PREEQ_GAIN_MIC1_19 +686 0x4848 //TX_PREEQ_GAIN_MIC1_20 +687 0x4848 //TX_PREEQ_GAIN_MIC1_21 +688 0x4848 //TX_PREEQ_GAIN_MIC1_22 +689 0x4848 //TX_PREEQ_GAIN_MIC1_23 +690 0x0202 //TX_PREEQ_BIN_MIC1_0 +691 0x0203 //TX_PREEQ_BIN_MIC1_1 +692 0x0303 //TX_PREEQ_BIN_MIC1_2 +693 0x0304 //TX_PREEQ_BIN_MIC1_3 +694 0x0405 //TX_PREEQ_BIN_MIC1_4 +695 0x0506 //TX_PREEQ_BIN_MIC1_5 +696 0x0708 //TX_PREEQ_BIN_MIC1_6 +697 0x090A //TX_PREEQ_BIN_MIC1_7 +698 0x0B0C //TX_PREEQ_BIN_MIC1_8 +699 0x0D0E //TX_PREEQ_BIN_MIC1_9 +700 0x1013 //TX_PREEQ_BIN_MIC1_10 +701 0x1719 //TX_PREEQ_BIN_MIC1_11 +702 0x1B1E //TX_PREEQ_BIN_MIC1_12 +703 0x1E1E //TX_PREEQ_BIN_MIC1_13 +704 0x1E28 //TX_PREEQ_BIN_MIC1_14 +705 0x3042 //TX_PREEQ_BIN_MIC1_15 +706 0x0000 //TX_PREEQ_BIN_MIC1_16 +707 0x0000 //TX_PREEQ_BIN_MIC1_17 +708 0x0000 //TX_PREEQ_BIN_MIC1_18 +709 0x0000 //TX_PREEQ_BIN_MIC1_19 +710 0x0000 //TX_PREEQ_BIN_MIC1_20 +711 0x0000 //TX_PREEQ_BIN_MIC1_21 +712 0x0000 //TX_PREEQ_BIN_MIC1_22 +713 0x0000 //TX_PREEQ_BIN_MIC1_23 +714 0x0030 //TX_PREEQ_SUBNUM_MIC2 +715 0x4848 //TX_PREEQ_GAIN_MIC2_0 +716 0x4848 //TX_PREEQ_GAIN_MIC2_1 +717 0x4848 //TX_PREEQ_GAIN_MIC2_2 +718 0x4848 //TX_PREEQ_GAIN_MIC2_3 +719 0x4848 //TX_PREEQ_GAIN_MIC2_4 +720 0x4848 //TX_PREEQ_GAIN_MIC2_5 +721 0x4848 //TX_PREEQ_GAIN_MIC2_6 +722 0x4848 //TX_PREEQ_GAIN_MIC2_7 +723 0x4848 //TX_PREEQ_GAIN_MIC2_8 +724 0x4848 //TX_PREEQ_GAIN_MIC2_9 +725 0x4848 //TX_PREEQ_GAIN_MIC2_10 +726 0x4848 //TX_PREEQ_GAIN_MIC2_11 +727 0x4848 //TX_PREEQ_GAIN_MIC2_12 +728 0x4848 //TX_PREEQ_GAIN_MIC2_13 +729 0x4848 //TX_PREEQ_GAIN_MIC2_14 +730 0x4848 //TX_PREEQ_GAIN_MIC2_15 +731 0x4848 //TX_PREEQ_GAIN_MIC2_16 +732 0x4848 //TX_PREEQ_GAIN_MIC2_17 +733 0x4848 //TX_PREEQ_GAIN_MIC2_18 +734 0x4848 //TX_PREEQ_GAIN_MIC2_19 +735 0x4848 //TX_PREEQ_GAIN_MIC2_20 +736 0x4848 //TX_PREEQ_GAIN_MIC2_21 +737 0x4848 //TX_PREEQ_GAIN_MIC2_22 +738 0x4848 //TX_PREEQ_GAIN_MIC2_23 +739 0x0608 //TX_PREEQ_BIN_MIC2_0 +740 0x0808 //TX_PREEQ_BIN_MIC2_1 +741 0x0808 //TX_PREEQ_BIN_MIC2_2 +742 0x0808 //TX_PREEQ_BIN_MIC2_3 +743 0x0808 //TX_PREEQ_BIN_MIC2_4 +744 0x0808 //TX_PREEQ_BIN_MIC2_5 +745 0x0808 //TX_PREEQ_BIN_MIC2_6 +746 0x0808 //TX_PREEQ_BIN_MIC2_7 +747 0x0808 //TX_PREEQ_BIN_MIC2_8 +748 0x0808 //TX_PREEQ_BIN_MIC2_9 +749 0x0808 //TX_PREEQ_BIN_MIC2_10 +750 0x0808 //TX_PREEQ_BIN_MIC2_11 +751 0x0808 //TX_PREEQ_BIN_MIC2_12 +752 0x0808 //TX_PREEQ_BIN_MIC2_13 +753 0x0808 //TX_PREEQ_BIN_MIC2_14 +754 0x0200 //TX_PREEQ_BIN_MIC2_15 +755 0x0000 //TX_PREEQ_BIN_MIC2_16 +756 0x0000 //TX_PREEQ_BIN_MIC2_17 +757 0x0000 //TX_PREEQ_BIN_MIC2_18 +758 0x0000 //TX_PREEQ_BIN_MIC2_19 +759 0x0000 //TX_PREEQ_BIN_MIC2_20 +760 0x0000 //TX_PREEQ_BIN_MIC2_21 +761 0x0000 //TX_PREEQ_BIN_MIC2_22 +762 0x0000 //TX_PREEQ_BIN_MIC2_23 +763 0x0006 //TX_MASKING_ABILITY +764 0x0800 //TX_NND_WEIGHT +765 0x0050 //TX_MIC_CALIBRATION_0 +766 0x0056 //TX_MIC_CALIBRATION_1 +767 0x0050 //TX_MIC_CALIBRATION_2 +768 0x0050 //TX_MIC_CALIBRATION_3 +769 0x0046 //TX_MIC_PWR_BIAS_0 +770 0x0042 //TX_MIC_PWR_BIAS_1 +771 0x0046 //TX_MIC_PWR_BIAS_2 +772 0x0046 //TX_MIC_PWR_BIAS_3 +773 0x0000 //TX_GAIN_LIMIT_0 +774 0x0006 //TX_GAIN_LIMIT_1 +775 0x0000 //TX_GAIN_LIMIT_2 +776 0x0000 //TX_GAIN_LIMIT_3 +777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN +778 0x7FDE //TX_BVE_VAD0_ALPHAUP +779 0x7F3A //TX_BVE_VAD0_ALPHADOWN +780 0x2000 //TX_BVE_GAINWEIGHT_NOFEVADLI +781 0x7F5B //TX_BVE_FEVADLI_ALPHA +782 0x7F19 //TX_BVE_NOVAD0_ALPHAUP +783 0x1000 //TX_TDDRC_ALPHA_UP_01 +784 0x1000 //TX_TDDRC_ALPHA_UP_02 +785 0x1000 //TX_TDDRC_ALPHA_UP_03 +786 0x1000 //TX_TDDRC_ALPHA_UP_04 +787 0x7EB8 //TX_TDDRC_ALPHA_DWN_01 +788 0x7EB8 //TX_TDDRC_ALPHA_DWN_02 +789 0x7EB8 //TX_TDDRC_ALPHA_DWN_03 +790 0x7EB8 //TX_TDDRC_ALPHA_DWN_04 +791 0x7FFF //TX_TDDRC_TD_DRC_LIMIT +792 0x0800 //TX_TDDRC_POST_LIMIT_GAIN +793 0x0000 //TX_TDDRC_RESRV_0 +794 0x0000 //TX_TDDRC_RESRV_1 +795 0x0018 //TX_FDDRC_BAND_MARGIN_0 +796 0x0030 //TX_FDDRC_BAND_MARGIN_1 +797 0x0050 //TX_FDDRC_BAND_MARGIN_2 +798 0x0080 //TX_FDDRC_BAND_MARGIN_3 +799 0x0007 //TX_FDDRC_BLOCK_EXP +800 0x5000 //TX_FDDRC_THRD_2_0 +801 0x5000 //TX_FDDRC_THRD_2_1 +802 0x5000 //TX_FDDRC_THRD_2_2 +803 0x5000 //TX_FDDRC_THRD_2_3 +804 0x6400 //TX_FDDRC_THRD_3_0 +805 0x6400 //TX_FDDRC_THRD_3_1 +806 0x6400 //TX_FDDRC_THRD_3_2 +807 0x6400 //TX_FDDRC_THRD_3_3 +808 0x2000 //TX_FDDRC_SLANT_0_0 +809 0x2000 //TX_FDDRC_SLANT_0_1 +810 0x2000 //TX_FDDRC_SLANT_0_2 +811 0x2000 //TX_FDDRC_SLANT_0_3 +812 0x5333 //TX_FDDRC_SLANT_1_0 +813 0x5333 //TX_FDDRC_SLANT_1_1 +814 0x5333 //TX_FDDRC_SLANT_1_2 +815 0x5333 //TX_FDDRC_SLANT_1_3 +816 0x0010 //TX_DEADMIC_SILENCE_TH +817 0x0600 //TX_MIC_DEGRADE_TH +818 0x0078 //TX_DEADMIC_CNT +819 0x0078 //TX_MIC_DEGRADE_CNT +820 0x0000 //TX_FDDRC_RESRV_4 +821 0x0000 //TX_FDDRC_RESRV_5 +822 0x0000 //TX_FDDRC_RESRV_6 +823 0x7FFF //TX_KS_NOISEPASTE_FACTOR +824 0x0001 //TX_KS_CONFIG +825 0x7FFF //TX_KS_GAIN_MIN +826 0x0000 //TX_KS_RESRV_0 +827 0x0000 //TX_KS_RESRV_1 +828 0x0000 //TX_KS_RESRV_2 +829 0x7C00 //TX_LAMBDA_PKA_FP +830 0x2000 //TX_TPKA_FP +831 0x0080 //TX_MIN_G_FP +832 0x2000 //TX_MAX_G_FP +833 0x0FA0 //TX_FFP_FP_K_METAL +834 0x4000 //TX_A_POST_FLT_FP +835 0x0F5C //TX_RTO_OUTBEAM_TH +836 0x4CCD //TX_TPKA_FP_THD +837 0x0000 //TX_MAX_G_FP_BLK +838 0x0000 //TX_FFP_FADEIN +839 0x0000 //TX_FFP_FADEOUT +840 0x0000 //TX_WHISPERCTH +841 0x0000 //TX_WHISPERHOLDT +842 0x0000 //TX_WHISP_ENTHH +843 0x0000 //TX_WHISP_ENTHL +844 0x0000 //TX_WHISP_RTOTH +845 0x0000 //TX_WHISP_RTOTH2 +846 0x0096 //TX_MUTE_PERIOD +847 0x0000 //TX_FADE_IN_PERIOD +848 0x0100 //TX_FFP_RESRV_2 +849 0x0020 //TX_FFP_RESRV_3 +850 0x0000 //TX_FFP_RESRV_4 +851 0x0000 //TX_FFP_RESRV_5 +852 0x0000 //TX_FFP_RESRV_6 +853 0x0002 //TX_FILTINDX +854 0x0002 //TX_TDDRC_THRD_0 +855 0x0003 //TX_TDDRC_THRD_1 +856 0x1500 //TX_TDDRC_THRD_2 +857 0x1500 //TX_TDDRC_THRD_3 +858 0x3000 //TX_TDDRC_SLANT_0 +859 0x6E00 //TX_TDDRC_SLANT_1 +860 0x1000 //TX_TDDRC_ALPHA_UP_00 +861 0x7EB8 //TX_TDDRC_ALPHA_DWN_00 +862 0x0000 //TX_TDDRC_HMNC_FLAG +863 0x199A //TX_TDDRC_HMNC_GAIN +864 0x0000 //TX_TDDRC_SMT_FLAG +865 0x0CCD //TX_TDDRC_SMT_W +866 0x0650 //TX_TDDRC_DRC_GAIN +867 0x7FFF //TX_TDDRC_LMT_THRD +868 0x0000 //TX_TDDRC_LMT_ALPHA +869 0x0000 //TX_TFMASKLTH +870 0x0000 //TX_TFMASKLTHL +871 0x0CCD //TX_TFMASKHTH +872 0xECCD //TX_TFMASKLTH_BINVAD +873 0xFCCD //TX_TFMASKLTH_NS_EST +874 0xF800 //TX_TFMASKLTH_DOA +875 0x0CCD //TX_TFMASKTH_BLESSCUT +876 0x1000 //TX_B_LESSCUT_RTO_MASK +877 0x2000 //TX_SB_RHO_MEAN_TH_ABN +878 0x2000 //TX_B_POST_FLT_MASK +879 0x0000 //TX_B_POST_FLT_MASK1 +880 0x6333 //TX_GAIN_WIND_MASK +881 0x0000 //TX_TFMASK_BFSTRICT_MUSIC +882 0x0000 //TX_TFMASK_BFSTRICT_NOMUSIC +883 0x7333 //TX_FASTNS_OUTIN_TH +884 0x0CCD //TX_FASTNS_TFMASK_TH +885 0x0CCD //TX_FASTNS_TFMASKBIN_TH1 +886 0x0CCD //TX_FASTNS_TFMASKBIN_TH2 +887 0x0CCD //TX_FASTNS_TFMASKBIN_TH3 +888 0x0028 //TX_FASTNS_ARSPC_TH +889 0xC000 //TX_FASTNS_MASK5_TH +890 0x0810 //TX_POSTSSA_MIN_G_VR_MASK +891 0x1000 //TX_A_LESSCUT_RTO_MASK +892 0x1770 //TX_FASTNS_NOISETH +893 0xC000 //TX_FASTNS_SSA_THLFL +894 0xC000 //TX_FASTNS_SSA_THHFL +895 0xCCCC //TX_FASTNS_SSA_THLFH +896 0xD999 //TX_FASTNS_SSA_THHFH +897 0x2339 //TX_SENDFUNC_REG_MICMUTE +898 0x0021 //TX_SENDFUNC_REG_MICMUTE1 +899 0x02BC //TX_MICMUTE_RATIO_THR +900 0x0140 //TX_MICMUTE_AMP_THR +901 0x0004 //TX_MICMUTE_HPF_IND +902 0x00C0 //TX_MICMUTE_LOG_EYR_TH +903 0x0008 //TX_MICMUTE_CVG_TIME +904 0x0008 //TX_MICMUTE_RELEASE_TIME +905 0x01FE //TX_MIC_VOLUME_MIC0MUTE +906 0x0020 //TX_MICMUTE_EPD_OFFSET_0 +907 0x001E //TX_MICMUTE_FRQ_AEC_L +908 0x7999 //TX_MICMUTE_EAD_THR +909 0x7FFF //TX_MICMUTE_LAMBDA_CB_NLE +910 0x7FFF //TX_MICMUTE_LAMBDA_RE_EST +911 0x4000 //TX_DTD_THR1_MICMUTE_0 +912 0x7000 //TX_DTD_THR1_MICMUTE_1 +913 0x7FFF //TX_DTD_THR1_MICMUTE_2 +914 0x7FFF //TX_DTD_THR1_MICMUTE_3 +915 0x6CCC //TX_DTD_THR2_MICMUTE_0 +916 0x0400 //TX_MICMUTE_MIN_EQ_RE_EST_0 +917 0x0400 //TX_MICMUTE_MIN_EQ_RE_EST_1 +918 0x1000 //TX_MICMUTE_MIN_EQ_RE_EST_2 +919 0x7FFF //TX_MICMUTE_MIN_EQ_RE_EST_3 +920 0x7FFF //TX_MICMUTE_MIN_EQ_RE_EST_4 +921 0x4000 //TX_MICMUTE_C_POST_FLT +922 0x03E8 //TX_MICMUTE_DT_CUT_K +923 0x0001 //TX_MICMUTE_DT_CUT_THR +924 0x03E8 //TX_MICMUTE_DT_CUT_K2 +925 0x0001 //TX_MICMUTE_DT_CUT_THR2 +926 0x0064 //TX_MICMUTE_DT2_HOLD_N +927 0x1000 //TX_MICMUTE_RATIODTH_THCUT +928 0x1000 //TX_MICMUTE_B_POST_FLT_ECHOL +929 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOH +930 0x0400 //TX_MICMUTE_C_POST_FLT_MASK +931 0x7999 //TX_MICMUTE_RATIODTL_CUT_TH +932 0x0258 //TX_MICMUTE_DT_CUT_K1 +933 0x0800 //TX_MICMUTE_N2_SN_EST +934 0xFC00 //TX_MICMUTE_THR_SN_EST_0 +935 0x001C //TX_MICMUTE_MIN_G_CTRL_0 +936 0x6000 //TX_MICMUTE_A_POST_FILT_S_0 +937 0x7000 //TX_MICMUTE_B_POST_FILT_0 +938 0x2710 //TX_MIC1RUB_AMP_THR +939 0x0010 //TX_MIC1MUTE_RATIO_THR +940 0x0450 //TX_MIC1MUTE_AMP_THR +941 0x0008 //TX_MIC1MUTE_CVG_TIME +942 0x0008 //TX_MIC1MUTE_RELEASE_TIME +943 0x0000 //TX_AMS_RESRV_01 +944 0x0000 //TX_AMS_RESRV_02 +945 0x0000 //TX_AMS_RESRV_03 +946 0x0000 //TX_AMS_RESRV_04 +947 0x0000 //TX_AMS_RESRV_05 +948 0x0000 //TX_AMS_RESRV_06 +949 0x0000 //TX_AMS_RESRV_07 +950 0x0000 //TX_AMS_RESRV_08 +951 0x0000 //TX_AMS_RESRV_09 +952 0x0000 //TX_AMS_RESRV_10 +953 0x0000 //TX_AMS_RESRV_11 +954 0x0000 //TX_AMS_RESRV_12 +955 0x0000 //TX_AMS_RESRV_13 +956 0x0000 //TX_AMS_RESRV_14 +957 0x0000 //TX_AMS_RESRV_15 +958 0x0000 //TX_AMS_RESRV_16 +959 0x0000 //TX_AMS_RESRV_17 +960 0x0000 //TX_AMS_RESRV_18 +961 0x0000 //TX_AMS_RESRV_19 +#RX +0 0x203C //RX_RECVFUNC_MODE_0 +1 0x0000 //RX_RECVFUNC_MODE_1 +2 0x0003 //RX_SAMPLINGFREQ_SIG +3 0x0003 //RX_SAMPLINGFREQ_PROC +4 0x000A //RX_FRAME_SZ +5 0x0000 //RX_DELAY_OPT +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +10 0x05AA //RX_PGA +11 0x7FFF //RX_A_HP +12 0x4000 //RX_B_PE +13 0x5800 //RX_THR_PITCH_DET_0 +14 0x5000 //RX_THR_PITCH_DET_1 +15 0x4000 //RX_THR_PITCH_DET_2 +16 0x0008 //RX_PITCH_BFR_LEN +17 0x0003 //RX_SBD_PITCH_DET +18 0x0100 //RX_PP_RESRV_0 +19 0x0020 //RX_PP_RESRV_1 +20 0x0600 //RX_N_SN_EST +21 0x000C //RX_N2_SN_EST +22 0x000F //RX_NS_LVL_CTRL +23 0xF800 //RX_THR_SN_EST +24 0x7E00 //RX_LAMBDA_PFILT +25 0x000A //RX_FENS_RESRV_0 +26 0x0190 //RX_FENS_RESRV_1 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +30 0x0002 //RX_EXTRA_NS_L +31 0x0800 //RX_EXTRA_NS_A +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +35 0x199A //RX_A_POST_FLT +36 0x0000 //RX_LMT_THRD +37 0x4000 //RX_LMT_ALPHA +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4C //RX_FDEQ_GAIN_2 +42 0x5064 //RX_FDEQ_GAIN_3 +43 0x7076 //RX_FDEQ_GAIN_4 +44 0x897A //RX_FDEQ_GAIN_5 +45 0x7C80 //RX_FDEQ_GAIN_6 +46 0x8888 //RX_FDEQ_GAIN_7 +47 0x949C //RX_FDEQ_GAIN_8 +48 0x96A4 //RX_FDEQ_GAIN_9 +49 0xA9A0 //RX_FDEQ_GAIN_10 +50 0x9487 //RX_FDEQ_GAIN_11 +51 0x6F64 //RX_FDEQ_GAIN_12 +52 0x625A //RX_FDEQ_GAIN_13 +53 0x5D80 //RX_FDEQ_GAIN_14 +54 0x8890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0404 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x141E //RX_FDEQ_BIN_13 +77 0x3728 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +111 0x0002 //RX_FILTINDX +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0551 //RX_TDDRC_DRC_GAIN +125 0x7C00 //RX_LAMBDA_PKA_FP +126 0x13E0 //RX_TPKA_FP +127 0x0080 //RX_MIN_G_FP +128 0x2000 //RX_MAX_G_FP +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +131 0x0000 //RX_MAXLEVEL_CNG +132 0x3000 //RX_BWE_UV_TH +133 0x3000 //RX_BWE_UV_TH2 +134 0x1800 //RX_BWE_UV_TH3 +135 0x1000 //RX_BWE_V_TH +136 0x04CD //RX_BWE_GAIN1_V_TH1 +137 0x0F33 //RX_BWE_GAIN1_V_TH2 +138 0x7333 //RX_BWE_UV_EQ +139 0x199A //RX_BWE_V_EQ +140 0x7333 //RX_BWE_TONE_TH +141 0x0004 //RX_BWE_UV_HOLD_T +142 0x6CCD //RX_BWE_GAIN2_ALPHA +143 0x799A //RX_BWE_GAIN3_ALPHA +144 0x001E //RX_BWE_CUTOFF +145 0x3000 //RX_BWE_GAINFILL +146 0x3200 //RX_BWE_MAXTH_TONE +147 0x2000 //RX_BWE_EQ_0 +148 0x2000 //RX_BWE_EQ_1 +149 0x2000 //RX_BWE_EQ_2 +150 0x2000 //RX_BWE_EQ_3 +151 0x2000 //RX_BWE_EQ_4 +152 0x2000 //RX_BWE_EQ_5 +153 0x2000 //RX_BWE_EQ_6 +154 0x0000 //RX_BWE_RESRV_0 +155 0x0000 //RX_BWE_RESRV_1 +156 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x056F //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4C //RX_FDEQ_GAIN_2 +42 0x586E //RX_FDEQ_GAIN_3 +43 0x8496 //RX_FDEQ_GAIN_4 +44 0x968E //RX_FDEQ_GAIN_5 +45 0x8488 //RX_FDEQ_GAIN_6 +46 0x8884 //RX_FDEQ_GAIN_7 +47 0x9CA4 //RX_FDEQ_GAIN_8 +48 0x98A8 //RX_FDEQ_GAIN_9 +49 0xBEB8 //RX_FDEQ_GAIN_10 +50 0x918D //RX_FDEQ_GAIN_11 +51 0x7566 //RX_FDEQ_GAIN_12 +52 0x6460 //RX_FDEQ_GAIN_13 +53 0x6174 //RX_FDEQ_GAIN_14 +54 0x7890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0404 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D09 //RX_FDEQ_BIN_9 +73 0x0819 //RX_FDEQ_BIN_10 +74 0x1E19 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x141E //RX_FDEQ_BIN_13 +77 0x3728 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x000A //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x056F //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4C //RX_FDEQ_GAIN_2 +42 0x586E //RX_FDEQ_GAIN_3 +43 0x8496 //RX_FDEQ_GAIN_4 +44 0x968E //RX_FDEQ_GAIN_5 +45 0x8488 //RX_FDEQ_GAIN_6 +46 0x8884 //RX_FDEQ_GAIN_7 +47 0x9CA4 //RX_FDEQ_GAIN_8 +48 0x98A8 //RX_FDEQ_GAIN_9 +49 0xBEB8 //RX_FDEQ_GAIN_10 +50 0x918D //RX_FDEQ_GAIN_11 +51 0x7566 //RX_FDEQ_GAIN_12 +52 0x6460 //RX_FDEQ_GAIN_13 +53 0x6174 //RX_FDEQ_GAIN_14 +54 0x7890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0404 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D09 //RX_FDEQ_BIN_9 +73 0x0819 //RX_FDEQ_BIN_10 +74 0x1E19 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x141E //RX_FDEQ_BIN_13 +77 0x3728 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0010 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x056F //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4C //RX_FDEQ_GAIN_2 +42 0x586E //RX_FDEQ_GAIN_3 +43 0x8496 //RX_FDEQ_GAIN_4 +44 0x968E //RX_FDEQ_GAIN_5 +45 0x8488 //RX_FDEQ_GAIN_6 +46 0x8884 //RX_FDEQ_GAIN_7 +47 0x9CA4 //RX_FDEQ_GAIN_8 +48 0x98A8 //RX_FDEQ_GAIN_9 +49 0xBEB8 //RX_FDEQ_GAIN_10 +50 0x918D //RX_FDEQ_GAIN_11 +51 0x7566 //RX_FDEQ_GAIN_12 +52 0x6460 //RX_FDEQ_GAIN_13 +53 0x6174 //RX_FDEQ_GAIN_14 +54 0x7890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0404 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D09 //RX_FDEQ_BIN_9 +73 0x0819 //RX_FDEQ_BIN_10 +74 0x1E19 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x141E //RX_FDEQ_BIN_13 +77 0x3728 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x001B //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x056F //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4C //RX_FDEQ_GAIN_2 +42 0x586E //RX_FDEQ_GAIN_3 +43 0x8496 //RX_FDEQ_GAIN_4 +44 0x968E //RX_FDEQ_GAIN_5 +45 0x8488 //RX_FDEQ_GAIN_6 +46 0x8884 //RX_FDEQ_GAIN_7 +47 0x9CA4 //RX_FDEQ_GAIN_8 +48 0x98A8 //RX_FDEQ_GAIN_9 +49 0xBEB8 //RX_FDEQ_GAIN_10 +50 0x918D //RX_FDEQ_GAIN_11 +51 0x7566 //RX_FDEQ_GAIN_12 +52 0x6460 //RX_FDEQ_GAIN_13 +53 0x6174 //RX_FDEQ_GAIN_14 +54 0x7890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0404 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D09 //RX_FDEQ_BIN_9 +73 0x0819 //RX_FDEQ_BIN_10 +74 0x1E19 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x141E //RX_FDEQ_BIN_13 +77 0x3728 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0035 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x056F //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4C //RX_FDEQ_GAIN_2 +42 0x586E //RX_FDEQ_GAIN_3 +43 0x8496 //RX_FDEQ_GAIN_4 +44 0x968E //RX_FDEQ_GAIN_5 +45 0x8488 //RX_FDEQ_GAIN_6 +46 0x8884 //RX_FDEQ_GAIN_7 +47 0x9CA4 //RX_FDEQ_GAIN_8 +48 0x98A8 //RX_FDEQ_GAIN_9 +49 0xBEB8 //RX_FDEQ_GAIN_10 +50 0x918D //RX_FDEQ_GAIN_11 +51 0x7566 //RX_FDEQ_GAIN_12 +52 0x6460 //RX_FDEQ_GAIN_13 +53 0x6174 //RX_FDEQ_GAIN_14 +54 0x7890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0404 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D09 //RX_FDEQ_BIN_9 +73 0x0819 //RX_FDEQ_BIN_10 +74 0x1E19 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x141E //RX_FDEQ_BIN_13 +77 0x3728 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0047 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x056F //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4C //RX_FDEQ_GAIN_2 +42 0x586E //RX_FDEQ_GAIN_3 +43 0x8496 //RX_FDEQ_GAIN_4 +44 0x968E //RX_FDEQ_GAIN_5 +45 0x8488 //RX_FDEQ_GAIN_6 +46 0x8884 //RX_FDEQ_GAIN_7 +47 0x9CA4 //RX_FDEQ_GAIN_8 +48 0x98A8 //RX_FDEQ_GAIN_9 +49 0xBEB8 //RX_FDEQ_GAIN_10 +50 0x918D //RX_FDEQ_GAIN_11 +51 0x7566 //RX_FDEQ_GAIN_12 +52 0x6460 //RX_FDEQ_GAIN_13 +53 0x6174 //RX_FDEQ_GAIN_14 +54 0x7890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0404 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D09 //RX_FDEQ_BIN_9 +73 0x0819 //RX_FDEQ_BIN_10 +74 0x1E19 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x141E //RX_FDEQ_BIN_13 +77 0x3728 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0076 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x056F //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4C //RX_FDEQ_GAIN_2 +42 0x586E //RX_FDEQ_GAIN_3 +43 0x8496 //RX_FDEQ_GAIN_4 +44 0x968E //RX_FDEQ_GAIN_5 +45 0x8488 //RX_FDEQ_GAIN_6 +46 0x8884 //RX_FDEQ_GAIN_7 +47 0x9CA4 //RX_FDEQ_GAIN_8 +48 0x98A8 //RX_FDEQ_GAIN_9 +49 0xBEB8 //RX_FDEQ_GAIN_10 +50 0x918D //RX_FDEQ_GAIN_11 +51 0x7566 //RX_FDEQ_GAIN_12 +52 0x6460 //RX_FDEQ_GAIN_13 +53 0x6174 //RX_FDEQ_GAIN_14 +54 0x7890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0404 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D09 //RX_FDEQ_BIN_9 +73 0x0819 //RX_FDEQ_BIN_10 +74 0x1E19 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x141E //RX_FDEQ_BIN_13 +77 0x3728 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#RX 2 +157 0x003C //RX_RECVFUNC_MODE_0 +158 0x0000 //RX_RECVFUNC_MODE_1 +159 0x0003 //RX_SAMPLINGFREQ_SIG +160 0x0003 //RX_SAMPLINGFREQ_PROC +161 0x000A //RX_FRAME_SZ +162 0x0000 //RX_DELAY_OPT +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +167 0x05AA //RX_PGA +168 0x7FFF //RX_A_HP +169 0x4000 //RX_B_PE +170 0x5800 //RX_THR_PITCH_DET_0 +171 0x5000 //RX_THR_PITCH_DET_1 +172 0x4000 //RX_THR_PITCH_DET_2 +173 0x0008 //RX_PITCH_BFR_LEN +174 0x0003 //RX_SBD_PITCH_DET +175 0x0100 //RX_PP_RESRV_0 +176 0x0020 //RX_PP_RESRV_1 +177 0x0600 //RX_N_SN_EST +178 0x000C //RX_N2_SN_EST +179 0x000F //RX_NS_LVL_CTRL +180 0xF800 //RX_THR_SN_EST +181 0x7E00 //RX_LAMBDA_PFILT +182 0x000A //RX_FENS_RESRV_0 +183 0x0190 //RX_FENS_RESRV_1 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +187 0x0002 //RX_EXTRA_NS_L +188 0x0800 //RX_EXTRA_NS_A +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +192 0x199A //RX_A_POST_FLT +193 0x0000 //RX_LMT_THRD +194 0x4000 //RX_LMT_ALPHA +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +268 0x0002 //RX_FILTINDX +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +282 0x7C00 //RX_LAMBDA_PKA_FP +283 0x13E0 //RX_TPKA_FP +284 0x0080 //RX_MIN_G_FP +285 0x2000 //RX_MAX_G_FP +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +288 0x0000 //RX_MAXLEVEL_CNG +289 0x3000 //RX_BWE_UV_TH +290 0x3000 //RX_BWE_UV_TH2 +291 0x1800 //RX_BWE_UV_TH3 +292 0x1000 //RX_BWE_V_TH +293 0x04CD //RX_BWE_GAIN1_V_TH1 +294 0x0F33 //RX_BWE_GAIN1_V_TH2 +295 0x7333 //RX_BWE_UV_EQ +296 0x199A //RX_BWE_V_EQ +297 0x7333 //RX_BWE_TONE_TH +298 0x0004 //RX_BWE_UV_HOLD_T +299 0x6CCD //RX_BWE_GAIN2_ALPHA +300 0x799A //RX_BWE_GAIN3_ALPHA +301 0x001E //RX_BWE_CUTOFF +302 0x3000 //RX_BWE_GAINFILL +303 0x3200 //RX_BWE_MAXTH_TONE +304 0x2000 //RX_BWE_EQ_0 +305 0x2000 //RX_BWE_EQ_1 +306 0x2000 //RX_BWE_EQ_2 +307 0x2000 //RX_BWE_EQ_3 +308 0x2000 //RX_BWE_EQ_4 +309 0x2000 //RX_BWE_EQ_5 +310 0x2000 //RX_BWE_EQ_6 +311 0x0000 //RX_BWE_RESRV_0 +312 0x0000 //RX_BWE_RESRV_1 +313 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x000A //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0010 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x001B //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0032 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0047 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0076 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 + +#CASE_NAME HANDSET-HANDSET-RESERVE1-SWB +#PARAM_MODE FULL +#PARAM_TYPE TX+2RX +#TOTAL_CUSTOM_STEP 7+7 +#TX +0 0x0000 //TX_OPERATION_MODE_0 +1 0x0000 //TX_OPERATION_MODE_1 +2 0x0076 //TX_PATCH_REG +3 0x6F56 //TX_SENDFUNC_MODE_0 +4 0x0001 //TX_SENDFUNC_MODE_1 +5 0x0002 //TX_NUM_MIC +6 0x0003 //TX_SAMPLINGFREQ_SIG +7 0x0003 //TX_SAMPLINGFREQ_PROC +8 0x000A //TX_FRAME_SZ_SIG +9 0x000A //TX_FRAME_SZ +10 0x0000 //TX_DELAY_OPT +11 0x0028 //TX_MAX_TAIL_LENGTH +12 0x0001 //TX_NUM_LOUTCHN +13 0x0001 //TX_MAXNUM_AECREF +14 0x0000 //TX_DBG_FUNC_REG +15 0x0000 //TX_DBG_FUNC_REG1 +16 0x0000 //TX_SYS_RESRV_0 +17 0x0000 //TX_SYS_RESRV_1 +18 0x0000 //TX_SYS_RESRV_2 +19 0x0000 //TX_SYS_RESRV_3 +20 0x0000 //TX_DIST2REF0 +21 0x00A3 //TX_DIST2REF1 +22 0x0000 //TX_DIST2REF_02 +23 0x0000 //TX_DIST2REF_03 +24 0x0000 //TX_DIST2REF_04 +25 0x0000 //TX_DIST2REF_05 +26 0x0000 //TX_MMIC +27 0x1000 //TX_PGA_0 +28 0x1000 //TX_PGA_1 +29 0x1000 //TX_PGA_2 +30 0x0000 //TX_PGA_3 +31 0x0000 //TX_PGA_4 +32 0x0000 //TX_PGA_5 +33 0x0000 //TX_MIC_PAIRS +34 0x0000 //TX_MIC_PAIRS_HS +35 0x0002 //TX_MICS_FOR_BF +36 0x0000 //TX_MIC_PAIRS_FORL1 +37 0x0002 //TX_MICS_OF_PAIR0 +38 0x0002 //TX_MICS_OF_PAIR1 +39 0x0002 //TX_MICS_OF_PAIR2 +40 0x0002 //TX_MICS_OF_PAIR3 +41 0x0000 //TX_MIC_DATA_SRC0 +42 0x0002 //TX_MIC_DATA_SRC1 +43 0x0001 //TX_MIC_DATA_SRC2 +44 0x0000 //TX_MIC_DATA_SRC3 +45 0x0000 //TX_MIC_PAIR_CH_04 +46 0x0000 //TX_MIC_PAIR_CH_05 +47 0x0000 //TX_MIC_PAIR_CH_10 +48 0x0000 //TX_MIC_PAIR_CH_11 +49 0x0000 //TX_MIC_PAIR_CH_12 +50 0x0000 //TX_MIC_PAIR_CH_13 +51 0x0000 //TX_MIC_PAIR_CH_14 +52 0x05DC //TX_HD_BIN_MASK +53 0x0010 //TX_HD_SUBAND_MASK +54 0x19A1 //TX_HD_FRAME_AVG_MASK +55 0x0320 //TX_HD_MIN_FRQ +56 0x1000 //TX_HD_ALPHA_PSD +57 0x1100 //TX_T_PHPR1 +58 0x0000 //TX_T_PHPR2 +59 0x0000 //TX_T_PTPR +60 0x0000 //TX_T_PNPR +61 0x0000 //TX_T_PAPR1 +62 0xEE6C //TX_T_PSDVAT +63 0x0800 //TX_CNT +64 0x4000 //TX_ANTI_HOWL_GAIN +65 0x0001 //TX_MICFORBFMARK_0 +66 0x0001 //TX_MICFORBFMARK_1 +67 0x0001 //TX_MICFORBFMARK_2 +68 0x0001 //TX_MICFORBFMARK_3 +69 0x0001 //TX_MICFORBFMARK_4 +70 0x0001 //TX_MICFORBFMARK_5 +71 0x0000 //TX_DIST2REF_10 +72 0x3A66 //TX_DIST2REF_11 +73 0x0000 //TX_DIST2REF2 +74 0x0000 //TX_DIST2REF_13 +75 0x0000 //TX_DIST2REF_14 +76 0x0000 //TX_DIST2REF_15 +77 0x0000 //TX_DIST2REF_20 +78 0x0000 //TX_DIST2REF_21 +79 0x0000 //TX_DIST2REF_22 +80 0x0000 //TX_DIST2REF_23 +81 0x0000 //TX_DIST2REF_24 +82 0x0000 //TX_DIST2REF_25 +83 0x0000 //TX_DIST2REF_30 +84 0x0000 //TX_DIST2REF_31 +85 0x0000 //TX_DIST2REF_32 +86 0x0000 //TX_DIST2REF_33 +87 0x0000 //TX_DIST2REF_34 +88 0x0000 //TX_DIST2REF_35 +89 0x0000 //TX_MIC_LOC_00 +90 0x0000 //TX_MIC_LOC_01 +91 0x0000 //TX_MIC_LOC_02 +92 0x0000 //TX_MIC_LOC_03 +93 0x0000 //TX_MIC_LOC_04 +94 0x0000 //TX_MIC_LOC_05 +95 0x0000 //TX_MIC_LOC_10 +96 0x0000 //TX_MIC_LOC_11 +97 0x0000 //TX_MIC_LOC_12 +98 0x0000 //TX_MIC_LOC_13 +99 0x0000 //TX_MIC_LOC_14 +100 0x0000 //TX_MIC_LOC_15 +101 0x0000 //TX_MIC_LOC_20 +102 0x0000 //TX_MIC_LOC_21 +103 0x0000 //TX_MIC_LOC_22 +104 0x0000 //TX_MIC_LOC_23 +105 0x0000 //TX_MIC_LOC_24 +106 0x0000 //TX_MIC_LOC_25 +107 0x0200 //TX_MIC_REFBLK_VOLUME +108 0x0AAC //TX_MIC_BLOCK_VOLUME +109 0x0000 //TX_INVERSE_MASK +110 0x0000 //TX_ADCS_MASK +111 0x04D0 //TX_ADCS_GAIN +112 0x4000 //TX_NFC_GAINFAC +113 0x0000 //TX_MAINMIC_BLKFACTOR +114 0x0000 //TX_REFMIC_BLKFACTOR +115 0x0000 //TX_BLMIC_BLKFACTOR +116 0x0000 //TX_BRMIC_BLKFACTOR +117 0x0031 //TX_MICBLK_START_BIN +118 0x0060 //TX_MICBLK_END_BIN +119 0x0015 //TX_MICBLK_FE_HOLD +120 0xFFF2 //TX_MICBLK_MR_EXP_TH +121 0xFFF2 //TX_MICBLK_LR_EXP_TH +122 0x0000 //TX_FENE_HOLD +123 0x4000 //TX_FE_ENER_TH_MTS +124 0x0004 //TX_FE_ENER_TH_EXP +125 0x6000 //TX_C_POST_FLT_MIC_MAINBLK +126 0x6000 //TX_C_POST_FLT_MIC_REFBLK +127 0x0010 //TX_MIC_BLOCK_N +128 0x7E56 //TX_A_HP +129 0x4000 //TX_B_PE +130 0x1800 //TX_THR_PITCH_DET_0 +131 0x1000 //TX_THR_PITCH_DET_1 +132 0x0800 //TX_THR_PITCH_DET_2 +133 0x0008 //TX_PITCH_BFR_LEN +134 0x0003 //TX_SBD_PITCH_DET +135 0x0050 //TX_TD_AEC_L +136 0x4000 //TX_MU0_UNP_TD_AEC +137 0x1000 //TX_MU0_PTD_TD_AEC +138 0x0000 //TX_PP_RESRV_0 +139 0x2A94 //TX_PP_RESRV_1 +140 0x55F0 //TX_PP_RESRV_2 +141 0x0000 //TX_PP_RESRV_3 +142 0x0000 //TX_PP_RESRV_4 +143 0x0000 //TX_PP_RESRV_5 +144 0x0000 //TX_PP_RESRV_6 +145 0x0000 //TX_PP_RESRV_7 +146 0x0028 //TX_TAIL_LENGTH +147 0x0080 //TX_AEC_REF_GAIN_0 +148 0x0800 //TX_AEC_REF_GAIN_1 +149 0x0800 //TX_AEC_REF_GAIN_2 +150 0x7900 //TX_EAD_THR +151 0x2000 //TX_THR_RE_EST +152 0x0400 //TX_MIN_EQ_RE_EST_0 +153 0x0400 //TX_MIN_EQ_RE_EST_1 +154 0x0800 //TX_MIN_EQ_RE_EST_2 +155 0x0800 //TX_MIN_EQ_RE_EST_3 +156 0x1000 //TX_MIN_EQ_RE_EST_4 +157 0x1000 //TX_MIN_EQ_RE_EST_5 +158 0x1000 //TX_MIN_EQ_RE_EST_6 +159 0x1000 //TX_MIN_EQ_RE_EST_7 +160 0x1000 //TX_MIN_EQ_RE_EST_8 +161 0x1000 //TX_MIN_EQ_RE_EST_9 +162 0x1000 //TX_MIN_EQ_RE_EST_10 +163 0x1000 //TX_MIN_EQ_RE_EST_11 +164 0x1000 //TX_MIN_EQ_RE_EST_12 +165 0x3000 //TX_LAMBDA_RE_EST +166 0x1000 //TX_LAMBDA_CB_NLE +167 0x1800 //TX_C_POST_FLT +168 0x4000 //TX_GAIN_NP +169 0x003C //TX_SE_HOLD_N +170 0x0046 //TX_DT_HOLD_N +171 0x03E8 //TX_DT2_HOLD_N +172 0x6666 //TX_AEC_RESRV_0 +173 0x0000 //TX_AEC_RESRV_1 +174 0x0014 //TX_AEC_RESRV_2 +175 0x0000 //TX_MIC_DELAY_LENGTH +176 0x0000 //TX_REF_DELAY_LENGTH +177 0x0000 //TX_ADD_LINEIN_GAINL +178 0x0000 //TX_ADD_LINEIN_GAINH +179 0x0000 //TX_MIN_EQ_RE_EST_14 +180 0x0000 //TX_DTD_THR1_8 +181 0x7FFF //TX_DTD_THR2_8 +182 0x0000 //TX_DTD_MIC_BLK2 +183 0x0008 //TX_FRQ_LIN_LEN +184 0x7FFF //TX_FRQ_AEC_LEN_RHO +185 0x6000 //TX_MU0_UNP_FRQ_AEC +186 0x4000 //TX_MU0_PTD_FRQ_AEC +187 0x000A //TX_MINENOISETH +188 0x0800 //TX_MU0_RE_EST +189 0x0001 //TX_AEC_NUM_CH +190 0x0000 //TX_BIGECHOATTENUATION_MAX +191 0x2000 //TX_A_POST_FLT_MICBLK +192 0x0000 //TX_BLKENERTH +193 0x0000 //TX_BLKENERHIGHTH +194 0x0000 //TX_NORMENERTH +195 0x0000 //TX_NORMENERHIGHTH +196 0x0000 //TX_NORMENERHIGHTHL +197 0x7000 //TX_DTD_THR1_0 +198 0x7000 //TX_DTD_THR1_1 +199 0x7000 //TX_DTD_THR1_2 +200 0x7F00 //TX_DTD_THR1_3 +201 0x7F00 //TX_DTD_THR1_4 +202 0x7F00 //TX_DTD_THR1_5 +203 0x7F00 //TX_DTD_THR1_6 +204 0x2000 //TX_DTD_THR2_0 +205 0x2000 //TX_DTD_THR2_1 +206 0x2000 //TX_DTD_THR2_2 +207 0x1000 //TX_DTD_THR2_3 +208 0x1000 //TX_DTD_THR2_4 +209 0x1000 //TX_DTD_THR2_5 +210 0x1000 //TX_DTD_THR2_6 +211 0x6000 //TX_DTD_THR3 +212 0x0177 //TX_SPK_CUT_K +213 0x1B58 //TX_DT_CUT_K +214 0x0100 //TX_DT_CUT_THR +215 0x04EB //TX_COMFORT_G +216 0x01F4 //TX_POWER_YOUT_TH +217 0x4000 //TX_FDPFGAINECHO +218 0x0000 //TX_DTD_HD_THR +219 0x0000 //TX_SPK_CUT_K_S +220 0x0000 //TX_DTD_MIC_BLK +221 0x0400 //TX_ADPT_STRICT_L +222 0x0200 //TX_ADPT_STRICT_H +223 0x0C00 //TX_RATIO_DT_L_TH_LOW +224 0x2000 //TX_RATIO_DT_H_TH_LOW +225 0x1800 //TX_RATIO_DT_L_TH_HIGH +226 0x3000 //TX_RATIO_DT_H_TH_HIGH +227 0x0A00 //TX_RATIO_DT_L0_TH +228 0x7000 //TX_B_POST_FILT_ECHO_L +229 0x7FFF //TX_B_POST_FILT_ECHO_H +230 0x0200 //TX_MIN_G_CTRL_ECHO +231 0x7FFF //TX_B_LESSCUT_RTO_ECHO +232 0x0000 //TX_EPD_OFFSET_00 +233 0x0000 //TX_EPD_OFFST_01 +234 0x1388 //TX_RATIO_DT_L0_TH_HIGH +235 0x3A98 //TX_RATIO_DT_H_TH_CUT +236 0x7FFF //TX_MIN_EQ_RE_EST_13 +237 0x0000 //TX_DTD_THR1_7 +238 0x0000 //TX_DTD_THR2_7 +239 0x0800 //TX_DT_RESRV_7 +240 0x0800 //TX_DT_RESRV_8 +241 0x0000 //TX_DT_RESRV_9 +242 0xF600 //TX_THR_SN_EST_0 +243 0xFA00 //TX_THR_SN_EST_1 +244 0xFA00 //TX_THR_SN_EST_2 +245 0xF800 //TX_THR_SN_EST_3 +246 0xF800 //TX_THR_SN_EST_4 +247 0xF800 //TX_THR_SN_EST_5 +248 0xF800 //TX_THR_SN_EST_6 +249 0xF700 //TX_THR_SN_EST_7 +250 0x0000 //TX_DELTA_THR_SN_EST_0 +251 0x0200 //TX_DELTA_THR_SN_EST_1 +252 0x0200 //TX_DELTA_THR_SN_EST_2 +253 0x0200 //TX_DELTA_THR_SN_EST_3 +254 0x0100 //TX_DELTA_THR_SN_EST_4 +255 0x0200 //TX_DELTA_THR_SN_EST_5 +256 0x0100 //TX_DELTA_THR_SN_EST_6 +257 0x0200 //TX_DELTA_THR_SN_EST_7 +258 0x4000 //TX_LAMBDA_NN_EST_0 +259 0x4000 //TX_LAMBDA_NN_EST_1 +260 0x4000 //TX_LAMBDA_NN_EST_2 +261 0x4000 //TX_LAMBDA_NN_EST_3 +262 0x4000 //TX_LAMBDA_NN_EST_4 +263 0x4000 //TX_LAMBDA_NN_EST_5 +264 0x4000 //TX_LAMBDA_NN_EST_6 +265 0x4000 //TX_LAMBDA_NN_EST_7 +266 0x0400 //TX_N_SN_EST +267 0x001E //TX_INBEAM_T +268 0x0041 //TX_INBEAMHOLDT +269 0x2000 //TX_G_STRICT +270 0x2000 //TX_EQ_THR_BF +271 0x799A //TX_LAMBDA_EQ_BF +272 0x1000 //TX_NE_RTO_TH +273 0x1000 //TX_NE_RTO_TH_L +274 0x1000 //TX_MAINREFRTOH_TH_H +275 0x0600 //TX_MAINREFRTOH_TH_L +276 0x2000 //TX_MAINREFRTO_TH_H +277 0x1400 //TX_MAINREFRTO_TH_L +278 0x0000 //TX_MAINREFRTO_TH_EQ +279 0x1000 //TX_B_POST_FLT_0 +280 0x1000 //TX_B_POST_FLT_1 +281 0x0014 //TX_NS_LVL_CTRL_0 +282 0x002C //TX_NS_LVL_CTRL_1 +283 0x0016 //TX_NS_LVL_CTRL_2 +284 0x0018 //TX_NS_LVL_CTRL_3 +285 0x0016 //TX_NS_LVL_CTRL_4 +286 0x0012 //TX_NS_LVL_CTRL_5 +287 0x0016 //TX_NS_LVL_CTRL_6 +288 0x0017 //TX_NS_LVL_CTRL_7 +289 0x000E //TX_MIN_GAIN_S_0 +290 0x000D //TX_MIN_GAIN_S_1 +291 0x0012 //TX_MIN_GAIN_S_2 +292 0x0010 //TX_MIN_GAIN_S_3 +293 0x0012 //TX_MIN_GAIN_S_4 +294 0x0012 //TX_MIN_GAIN_S_5 +295 0x0012 //TX_MIN_GAIN_S_6 +296 0x0012 //TX_MIN_GAIN_S_7 +297 0x6000 //TX_NMOS_SUP +298 0x0000 //TX_NS_MAX_PRI_SNR_TH +299 0x0000 //TX_NMOS_SUP_MENSA +300 0x7FFF //TX_SNRI_SUP_0 +301 0x6000 //TX_SNRI_SUP_1 +302 0x6000 //TX_SNRI_SUP_2 +303 0x6000 //TX_SNRI_SUP_3 +304 0x6000 //TX_SNRI_SUP_4 +305 0x6000 //TX_SNRI_SUP_5 +306 0x6000 //TX_SNRI_SUP_6 +307 0x6000 //TX_SNRI_SUP_7 +308 0x6000 //TX_THR_LFNS +309 0x0017 //TX_G_LFNS +310 0x09C4 //TX_GAIN0_NTH +311 0x000A //TX_MUSIC_MORENS +312 0x7FFF //TX_A_POST_FILT_0 +313 0x2000 //TX_A_POST_FILT_1 +314 0x4000 //TX_A_POST_FILT_S_0 +315 0x4000 //TX_A_POST_FILT_S_1 +316 0x4000 //TX_A_POST_FILT_S_2 +317 0x4000 //TX_A_POST_FILT_S_3 +318 0x4000 //TX_A_POST_FILT_S_4 +319 0x4000 //TX_A_POST_FILT_S_5 +320 0x5000 //TX_A_POST_FILT_S_6 +321 0x7000 //TX_A_POST_FILT_S_7 +322 0x1000 //TX_B_POST_FILT_0 +323 0x1000 //TX_B_POST_FILT_1 +324 0x2000 //TX_B_POST_FILT_2 +325 0x2000 //TX_B_POST_FILT_3 +326 0x2000 //TX_B_POST_FILT_4 +327 0x1000 //TX_B_POST_FILT_5 +328 0x3000 //TX_B_POST_FILT_6 +329 0x3000 //TX_B_POST_FILT_7 +330 0x1000 //TX_B_LESSCUT_RTO_S_0 +331 0x1000 //TX_B_LESSCUT_RTO_S_1 +332 0x1000 //TX_B_LESSCUT_RTO_S_2 +333 0x1000 //TX_B_LESSCUT_RTO_S_3 +334 0x1000 //TX_B_LESSCUT_RTO_S_4 +335 0x1000 //TX_B_LESSCUT_RTO_S_5 +336 0x1000 //TX_B_LESSCUT_RTO_S_6 +337 0x1000 //TX_B_LESSCUT_RTO_S_7 +338 0x7E14 //TX_LAMBDA_PFILT +339 0x7C29 //TX_LAMBDA_PFILT_S_0 +340 0x7C29 //TX_LAMBDA_PFILT_S_1 +341 0x7C29 //TX_LAMBDA_PFILT_S_2 +342 0x7C29 //TX_LAMBDA_PFILT_S_3 +343 0x7C29 //TX_LAMBDA_PFILT_S_4 +344 0x7C29 //TX_LAMBDA_PFILT_S_5 +345 0x7C29 //TX_LAMBDA_PFILT_S_6 +346 0x7C29 //TX_LAMBDA_PFILT_S_7 +347 0x07D0 //TX_K_PEPPER +348 0x0800 //TX_A_PEPPER +349 0x1D4C //TX_K_PEPPER_HF +350 0x0400 //TX_A_PEPPER_HF +351 0x0001 //TX_HMNC_BST_FLG +352 0x4000 //TX_HMNC_BST_THR +353 0x0800 //TX_DT_BINVAD_TH_0 +354 0x0800 //TX_DT_BINVAD_TH_1 +355 0x0800 //TX_DT_BINVAD_TH_2 +356 0x0800 //TX_DT_BINVAD_TH_3 +357 0x0000 //TX_DT_BINVAD_ENDF +358 0x1000 //TX_C_POST_FLT_DT +359 0x7FFF //TX_NS_B_POST_FLT_LESSCUT +360 0x0100 //TX_DT_BOOST +361 0x0000 //TX_BF_SGRAD_FLG +362 0x0005 //TX_BF_DVG_TH +363 0x001E //TX_SN_C_F +364 0x0000 //TX_K_APT +365 0x0001 //TX_NOISEDET +366 0x0190 //TX_NDETCT +367 0x000A //TX_NOISE_TH_0 +368 0x7FFF //TX_NOISE_TH_0_2 +369 0x7FFF //TX_NOISE_TH_0_3 +370 0x00C6 //TX_NOISE_TH_1 +371 0x0DAC //TX_NOISE_TH_2 +372 0x2260 //TX_NOISE_TH_3 +373 0x7080 //TX_NOISE_TH_4 +374 0x57E4 //TX_NOISE_TH_5 +375 0x4BD6 //TX_NOISE_TH_5_2 +376 0x0001 //TX_NOISE_TH_5_3 +377 0x4E20 //TX_NOISE_TH_5_4 +378 0x1194 //TX_NOISE_TH_6 +379 0x0014 //TX_MINENOISE_TH +380 0xD508 //TX_MORENS_TFMASK_TH +381 0x0001 //TX_DRC_QUIET_FLOOR +382 0x6D60 //TX_RATIODTL_CUT_TH +383 0x0DAC //TX_DT_CUT_K1 +384 0x00A5 //TX_OUT_ENER_S_TH_CLEAN +385 0x00A5 //TX_OUT_ENER_S_TH_LESSCLEAN +386 0x00A5 //TX_OUT_ENER_S_TH_NOISY +387 0x0029 //TX_OUT_ENER_TH_NOISE +388 0x0200 //TX_OUT_ENER_TH_SPEECH +389 0x2000 //TX_SN_NPB_GAIN +390 0x0000 //TX_NN_NPB_GAIN +391 0x3000 //TX_POST_MASK_SUP_HSNE +392 0x07D0 //TX_TAIL_DET_TH +393 0x4000 //TX_B_LESSCUT_RTO_WTA +394 0x0000 //TX_MEL_G_R +395 0x0080 //TX_SUPHIGH_TH +396 0x0000 //TX_MASK_G_R +397 0x0002 //TX_EXTRA_NS_L +398 0x1800 //TX_C_POST_FLT_MASK +399 0x7FFF //TX_A_POST_FLT_WNS +400 0x0148 //TX_MIN_G_LOW300HZ +401 0x0004 //TX_MAXLEVEL_CNG +402 0x00B4 //TX_STN_NOISE_TH +403 0x4000 //TX_POST_MASK_SUP +404 0x7FFF //TX_POST_MASK_ADJUST +405 0x00C8 //TX_NS_ENOISE_MIC0_TH +406 0x0014 //TX_MINENOISE_MIC0_TH +407 0x012C //TX_MINENOISE_MIC0_S_TH +408 0x2900 //TX_MIN_G_CTRL_SSNS +409 0x0800 //TX_METAL_RTO_THR +410 0x0FA0 //TX_NS_FP_K_METAL +411 0x3A98 //TX_NOISEDET_BOOST_TH +412 0x0FA0 //TX_NSMOOTH_TH +413 0x0000 //TX_NS_RESRV_8 +414 0x1800 //TX_RHO_UPB +415 0x2328 //TX_N_HOLD_HS +416 0x006E //TX_N_RHO_BFR0 +417 0x7FFF //TX_LAMBDA_ARSP_EST +418 0x0100 //TX_EXTRA_GAIN_MICBLOCK +419 0x0333 //TX_THR_STD_NSR +420 0x019A //TX_THR_STD_PLH +421 0x03E8 //TX_N_HOLD_STD +422 0x0066 //TX_THR_STD_RHO +423 0x2800 //TX_BF_RESET_THR_HS +424 0x0CCD //TX_SB_RTO_MEAN_TH +425 0x0300 //TX_SB_RHO_MEAN_TH_NTALK +426 0x2000 //TX_SB_RTO_MEAN_TH_ABN +427 0x2EE0 //TX_SB_RTO_MEAN_TH_RUB +428 0x0990 //TX_WTA_EN_RTO_TH +429 0x1400 //TX_TOP_ENER_TH_F +430 0x0100 //TX_DESIRED_TALK_HOLDT +431 0x0800 //TX_MIC_BLOCK_FACTOR +432 0x0000 //TX_NSEST_BFRLRNRDC +433 0x0000 //TX_THR_POST_FLT_HS +434 0x0010 //TX_HS_VAD_BIN +435 0x2666 //TX_THR_VAD_HS +436 0x2CCD //TX_MEAN_RTO_MIN_TH2 +437 0x0032 //TX_SILENCE_T +438 0x0000 //TX_A_POST_FLT_WTA +439 0x799A //TX_LAMBDA_PFLT_WTA +440 0x051E //TX_SB_RHO_MEAN2_TH +441 0x02F0 //TX_SB_RHO_MEAN3_TH +442 0x0000 //TX_HS_RESRV_4 +443 0x0000 //TX_HS_RESRV_5 +444 0x0001 //TX_DOA_VAD_THR_1 +445 0x003C //TX_DOA_VAD_THR_2 +446 0x0028 //TX_DOA_VAD_THR1_0 +447 0x0028 //TX_DOA_VAD_THR1_1 +448 0x0000 //TX_SRC_DOA_RNG_LOW_0A +449 0x001E //TX_SRC_DOA_RNG_HIGH_0A +450 0x005A //TX_DFLT_SRC_DOA_0A +451 0x0000 //TX_SRC_DOA_RNG_LOW_0B +452 0x0000 //TX_SRC_DOA_RNG_HIGH_0B +453 0x0000 //TX_DFLT_SRC_DOA_0B +454 0x0000 //TX_SRC_DOA_RNG_LOW_0C +455 0x0000 //TX_SRC_DOA_RNG_HIGH_0C +456 0x0000 //TX_DFLT_SRC_DOA_0C +457 0x0000 //TX_SRC_DOA_RNG_LOW_0D +458 0x0000 //TX_SRC_DOA_RNG_HIGH_0D +459 0x0000 //TX_DFLT_SRC_DOA_0D +460 0x0000 //TX_SRC_DOA_RNG_LOW_1A +461 0x00B4 //TX_SRC_DOA_RNG_HIGH_1A +462 0x005A //TX_DFLT_SRC_DOA_1A +463 0x0000 //TX_SRC_DOA_RNG_LOW_1B +464 0x00B4 //TX_SRC_DOA_RNG_HIGH_1B +465 0x005A //TX_DFLT_SRC_DOA_1B +466 0x0000 //TX_SRC_DOA_RNG_LOW_1C +467 0x00B4 //TX_SRC_DOA_RNG_HIGH_1C +468 0x005A //TX_DFLT_SRC_DOA_1C +469 0x0000 //TX_SRC_DOA_RNG_LOW_1D +470 0x00B4 //TX_SRC_DOA_RNG_HIGH_1D +471 0x005A //TX_DFLT_SRC_DOA_1D +472 0x0100 //TX_BF_HOLDOFF_T +473 0x7FFF //TX_DOA_COST_FACTOR +474 0x0D9A //TX_MAINTOREFR_TH0 +475 0x071C //TX_DOA_TRK_THR +476 0x012C //TX_DOA_TRACK_HT +477 0x0200 //TX_N1_HOLD_HF +478 0x0100 //TX_N2_HOLD_HF +479 0x2A3D //TX_BF_RESET_THR_HF +480 0x7333 //TX_DOA_SMOOTH +481 0x0800 //TX_MU_BF +482 0x0800 //TX_BF_MU_LF_B2 +483 0x0040 //TX_BF_FC_END_BIN_B2 +484 0x0020 //TX_BF_FC_END_BIN +485 0x0000 //TX_HF_RESRV_25 +486 0x0000 //TX_HF_RESRV_26 +487 0x0007 //TX_N_DOA_SEED +488 0x0001 //TX_FINE_DOA_SEARCH_FLG +489 0x0000 //TX_HF_RESRV_27 +490 0x038E //TX_DLT_SRC_DOA_RNG +491 0x0200 //TX_BF_MU_LF +492 0x0000 //TX_DFLT_SRC_LOC_0 +493 0x7FFF //TX_DFLT_SRC_LOC_1 +494 0x0000 //TX_DFLT_SRC_LOC_2 +495 0x038E //TX_DOA_TRACK_VADTH +496 0x0000 //TX_DOA_TRACK_NEW +497 0x0300 //TX_NOR_OFF_THR +498 0x7C00 //TX_MORE_ON_700HZ_THR +499 0x2000 //TX_MU_BF_ADPT_NS +500 0x0000 //TX_ADAPT_LEN +501 0x6666 //TX_MORE_SNS +502 0x0000 //TX_NOR_OFF_TH1 +503 0x0000 //TX_WIDE_MASK_TH +504 0xD333 //TX_SUBSNRATIOHIGH4MEANBCK_THR +505 0x6000 //TX_C_POST_FLT_CUT +506 0x2000 //TX_RADIODTLV +507 0x0320 //TX_POWER_LINEIN_TH +508 0x0014 //TX_FE_VADCOUNT_TH_FC +509 0x0000 //TX_ECHO_SUPP_FC +510 0x0C80 //TX_ECHO_TH +511 0x6666 //TX_MIC_TO_BFGAIN +512 0x0000 //TX_MICTOBFGAIN0 +513 0x0000 //TX_FASTMUE_TH +514 0x2CCC //TX_DEREVERB_LF_MU +515 0x3200 //TX_DEREVERB_HF_MU +516 0x0007 //TX_DEREVERB_DELAY +517 0x0004 //TX_DEREVERB_COEF_LEN +518 0x0003 //TX_DEREVERB_DNR +519 0x0000 //TX_DEREVERB_ALPHA +520 0x0000 //TX_DEREVERB_BETA +521 0x3A98 //TX_GSC_RTOL_TH +522 0x3A98 //TX_GSC_RTOH_TH +523 0x7E2C //TX_WIDE2_MEANHTH +524 0x0000 //TX_DR_RESRV_5 +525 0x0000 //TX_DR_RESRV_6 +526 0x0000 //TX_DR_RESRV_7 +527 0x0000 //TX_DR_RESRV_8 +528 0x1333 //TX_WIND_MARK_TH +529 0x399A //TX_CORR_THR +530 0x0004 //TX_SNR_THR +531 0x0010 //TX_ENGY_THR +532 0x1770 //TX_CORR_HIGH_TH +533 0x6000 //TX_ENGY_THR_2 +534 0x3400 //TX_MEAN_RTO_THR +535 0x0028 //TX_WNS_ENOISE_MIC0_TH +536 0x3000 //TX_RATIOMICL_TH +537 0x7FFF //TX_CALIG_HS +538 0x0000 //TX_LVL_CTRL +539 0x0010 //TX_WIND_SUPRTO +540 0x0014 //TX_WNS_MIN_G +541 0x0600 //TX_WNS_B_POST_FLT +542 0x3000 //TX_RATIOMICH_TH +543 0xD120 //TX_WIND_INBEAM_L_TH +544 0x0FA0 //TX_WIND_INBEAM_H_TH +545 0x2000 //TX_WNS_RESRV_0 +546 0x59D8 //TX_WNS_RESRV_1 +547 0x0200 //TX_WNS_RESRV_2 +548 0x0000 //TX_WNS_RESRV_3 +549 0x0000 //TX_WNS_RESRV_4 +550 0x0000 //TX_WNS_RESRV_5 +551 0x0000 //TX_WNS_RESRV_6 +552 0x0000 //TX_BVE_NOISE_FLOOR_0 +553 0x0070 //TX_BVE_NOISE_FLOOR_1 +554 0x0070 //TX_BVE_NOISE_FLOOR_2 +555 0x0010 //TX_BVE_NOISE_FLOOR_3 +556 0x0070 //TX_BVE_NOISE_FLOOR_4 +557 0x00B0 //TX_BVE_NOISE_FLOOR_5 +558 0x0E66 //TX_BVE_NOISE_FLOOR_6 +559 0x0050 //TX_BVE_NOISE_FLOOR_7 +560 0x770A //TX_BVE_NOISE_FLOOR_8 +561 0x0000 //TX_BVE_NOISE_FLOOR_9 +562 0x0000 //TX_BVE_IN_N +563 0x0000 //TX_BVE_OUT_N +564 0x0000 //TX_BVE_MICALPHA_DOWN +565 0x0000 //TX_PB_RESRV_1 +566 0x0030 //TX_FDEQ_SUBNUM +567 0x5C54 //TX_FDEQ_GAIN_0 +568 0x5048 //TX_FDEQ_GAIN_1 +569 0x4C4C //TX_FDEQ_GAIN_2 +570 0x494D //TX_FDEQ_GAIN_3 +571 0x4442 //TX_FDEQ_GAIN_4 +572 0x4448 //TX_FDEQ_GAIN_5 +573 0x4C53 //TX_FDEQ_GAIN_6 +574 0x6244 //TX_FDEQ_GAIN_7 +575 0x4348 //TX_FDEQ_GAIN_8 +576 0x4848 //TX_FDEQ_GAIN_9 +577 0x4A49 //TX_FDEQ_GAIN_10 +578 0x4E4A //TX_FDEQ_GAIN_11 +579 0x4840 //TX_FDEQ_GAIN_12 +580 0x4040 //TX_FDEQ_GAIN_13 +581 0x4054 //TX_FDEQ_GAIN_14 +582 0x687A //TX_FDEQ_GAIN_15 +583 0x4848 //TX_FDEQ_GAIN_16 +584 0x4848 //TX_FDEQ_GAIN_17 +585 0x4848 //TX_FDEQ_GAIN_18 +586 0x4848 //TX_FDEQ_GAIN_19 +587 0x4848 //TX_FDEQ_GAIN_20 +588 0x4848 //TX_FDEQ_GAIN_21 +589 0x4848 //TX_FDEQ_GAIN_22 +590 0x4848 //TX_FDEQ_GAIN_23 +591 0x0202 //TX_FDEQ_BIN_0 +592 0x0104 //TX_FDEQ_BIN_1 +593 0x0502 //TX_FDEQ_BIN_2 +594 0x0202 //TX_FDEQ_BIN_3 +595 0x0504 //TX_FDEQ_BIN_4 +596 0x0708 //TX_FDEQ_BIN_5 +597 0x0808 //TX_FDEQ_BIN_6 +598 0x050E //TX_FDEQ_BIN_7 +599 0x0B0C //TX_FDEQ_BIN_8 +600 0x0F0F //TX_FDEQ_BIN_9 +601 0x0E0D //TX_FDEQ_BIN_10 +602 0x0F28 //TX_FDEQ_BIN_11 +603 0x111B //TX_FDEQ_BIN_12 +604 0x291E //TX_FDEQ_BIN_13 +605 0x1E10 //TX_FDEQ_BIN_14 +606 0x1810 //TX_FDEQ_BIN_15 +607 0x1021 //TX_FDEQ_BIN_16 +608 0x1000 //TX_FDEQ_BIN_17 +609 0x0000 //TX_FDEQ_BIN_18 +610 0x0000 //TX_FDEQ_BIN_19 +611 0x0000 //TX_FDEQ_BIN_20 +612 0x0000 //TX_FDEQ_BIN_21 +613 0x0000 //TX_FDEQ_BIN_22 +614 0x0000 //TX_FDEQ_BIN_23 +615 0x0000 //TX_FDEQ_PADDING +616 0x0030 //TX_PREEQ_SUBNUM_MIC0 +617 0x4848 //TX_PREEQ_GAIN_MIC0_0 +618 0x4848 //TX_PREEQ_GAIN_MIC0_1 +619 0x4848 //TX_PREEQ_GAIN_MIC0_2 +620 0x4848 //TX_PREEQ_GAIN_MIC0_3 +621 0x4848 //TX_PREEQ_GAIN_MIC0_4 +622 0x4848 //TX_PREEQ_GAIN_MIC0_5 +623 0x4848 //TX_PREEQ_GAIN_MIC0_6 +624 0x4848 //TX_PREEQ_GAIN_MIC0_7 +625 0x4848 //TX_PREEQ_GAIN_MIC0_8 +626 0x4848 //TX_PREEQ_GAIN_MIC0_9 +627 0x4848 //TX_PREEQ_GAIN_MIC0_10 +628 0x4848 //TX_PREEQ_GAIN_MIC0_11 +629 0x4848 //TX_PREEQ_GAIN_MIC0_12 +630 0x4848 //TX_PREEQ_GAIN_MIC0_13 +631 0x4848 //TX_PREEQ_GAIN_MIC0_14 +632 0x4848 //TX_PREEQ_GAIN_MIC0_15 +633 0x4848 //TX_PREEQ_GAIN_MIC0_16 +634 0x4848 //TX_PREEQ_GAIN_MIC0_17 +635 0x4848 //TX_PREEQ_GAIN_MIC0_18 +636 0x4848 //TX_PREEQ_GAIN_MIC0_19 +637 0x4848 //TX_PREEQ_GAIN_MIC0_20 +638 0x4848 //TX_PREEQ_GAIN_MIC0_21 +639 0x4848 //TX_PREEQ_GAIN_MIC0_22 +640 0x4848 //TX_PREEQ_GAIN_MIC0_23 +641 0x251A //TX_PREEQ_BIN_MIC0_0 +642 0x0F0F //TX_PREEQ_BIN_MIC0_1 +643 0x0C0C //TX_PREEQ_BIN_MIC0_2 +644 0x0C0F //TX_PREEQ_BIN_MIC0_3 +645 0x0F0F //TX_PREEQ_BIN_MIC0_4 +646 0x0F09 //TX_PREEQ_BIN_MIC0_5 +647 0x0909 //TX_PREEQ_BIN_MIC0_6 +648 0x0908 //TX_PREEQ_BIN_MIC0_7 +649 0x070F //TX_PREEQ_BIN_MIC0_8 +650 0x1F08 //TX_PREEQ_BIN_MIC0_9 +651 0x0808 //TX_PREEQ_BIN_MIC0_10 +652 0x0920 //TX_PREEQ_BIN_MIC0_11 +653 0x2020 //TX_PREEQ_BIN_MIC0_12 +654 0x2021 //TX_PREEQ_BIN_MIC0_13 +655 0x0000 //TX_PREEQ_BIN_MIC0_14 +656 0x0000 //TX_PREEQ_BIN_MIC0_15 +657 0x0000 //TX_PREEQ_BIN_MIC0_16 +658 0x0000 //TX_PREEQ_BIN_MIC0_17 +659 0x0000 //TX_PREEQ_BIN_MIC0_18 +660 0x0000 //TX_PREEQ_BIN_MIC0_19 +661 0x0000 //TX_PREEQ_BIN_MIC0_20 +662 0x0000 //TX_PREEQ_BIN_MIC0_21 +663 0x0000 //TX_PREEQ_BIN_MIC0_22 +664 0x0000 //TX_PREEQ_BIN_MIC0_23 +665 0x0030 //TX_PREEQ_SUBNUM_MIC1 +666 0x4848 //TX_PREEQ_GAIN_MIC1_0 +667 0x4848 //TX_PREEQ_GAIN_MIC1_1 +668 0x4848 //TX_PREEQ_GAIN_MIC1_2 +669 0x4848 //TX_PREEQ_GAIN_MIC1_3 +670 0x4848 //TX_PREEQ_GAIN_MIC1_4 +671 0x4848 //TX_PREEQ_GAIN_MIC1_5 +672 0x494A //TX_PREEQ_GAIN_MIC1_6 +673 0x4B4C //TX_PREEQ_GAIN_MIC1_7 +674 0x4D4E //TX_PREEQ_GAIN_MIC1_8 +675 0x4F52 //TX_PREEQ_GAIN_MIC1_9 +676 0x5355 //TX_PREEQ_GAIN_MIC1_10 +677 0x585C //TX_PREEQ_GAIN_MIC1_11 +678 0x616A //TX_PREEQ_GAIN_MIC1_12 +679 0x726E //TX_PREEQ_GAIN_MIC1_13 +680 0x5C48 //TX_PREEQ_GAIN_MIC1_14 +681 0x3B38 //TX_PREEQ_GAIN_MIC1_15 +682 0x4848 //TX_PREEQ_GAIN_MIC1_16 +683 0x4848 //TX_PREEQ_GAIN_MIC1_17 +684 0x4848 //TX_PREEQ_GAIN_MIC1_18 +685 0x4848 //TX_PREEQ_GAIN_MIC1_19 +686 0x4848 //TX_PREEQ_GAIN_MIC1_20 +687 0x4848 //TX_PREEQ_GAIN_MIC1_21 +688 0x4848 //TX_PREEQ_GAIN_MIC1_22 +689 0x4848 //TX_PREEQ_GAIN_MIC1_23 +690 0x0202 //TX_PREEQ_BIN_MIC1_0 +691 0x0203 //TX_PREEQ_BIN_MIC1_1 +692 0x0303 //TX_PREEQ_BIN_MIC1_2 +693 0x0304 //TX_PREEQ_BIN_MIC1_3 +694 0x0405 //TX_PREEQ_BIN_MIC1_4 +695 0x0506 //TX_PREEQ_BIN_MIC1_5 +696 0x0708 //TX_PREEQ_BIN_MIC1_6 +697 0x090A //TX_PREEQ_BIN_MIC1_7 +698 0x0B0C //TX_PREEQ_BIN_MIC1_8 +699 0x0D0E //TX_PREEQ_BIN_MIC1_9 +700 0x1013 //TX_PREEQ_BIN_MIC1_10 +701 0x1719 //TX_PREEQ_BIN_MIC1_11 +702 0x1B1E //TX_PREEQ_BIN_MIC1_12 +703 0x1E1E //TX_PREEQ_BIN_MIC1_13 +704 0x1E28 //TX_PREEQ_BIN_MIC1_14 +705 0x3042 //TX_PREEQ_BIN_MIC1_15 +706 0x0000 //TX_PREEQ_BIN_MIC1_16 +707 0x0000 //TX_PREEQ_BIN_MIC1_17 +708 0x0000 //TX_PREEQ_BIN_MIC1_18 +709 0x0000 //TX_PREEQ_BIN_MIC1_19 +710 0x0000 //TX_PREEQ_BIN_MIC1_20 +711 0x0000 //TX_PREEQ_BIN_MIC1_21 +712 0x0000 //TX_PREEQ_BIN_MIC1_22 +713 0x0000 //TX_PREEQ_BIN_MIC1_23 +714 0x0030 //TX_PREEQ_SUBNUM_MIC2 +715 0x4848 //TX_PREEQ_GAIN_MIC2_0 +716 0x4848 //TX_PREEQ_GAIN_MIC2_1 +717 0x4848 //TX_PREEQ_GAIN_MIC2_2 +718 0x4848 //TX_PREEQ_GAIN_MIC2_3 +719 0x4848 //TX_PREEQ_GAIN_MIC2_4 +720 0x4848 //TX_PREEQ_GAIN_MIC2_5 +721 0x4848 //TX_PREEQ_GAIN_MIC2_6 +722 0x4848 //TX_PREEQ_GAIN_MIC2_7 +723 0x4848 //TX_PREEQ_GAIN_MIC2_8 +724 0x4848 //TX_PREEQ_GAIN_MIC2_9 +725 0x4848 //TX_PREEQ_GAIN_MIC2_10 +726 0x4848 //TX_PREEQ_GAIN_MIC2_11 +727 0x4848 //TX_PREEQ_GAIN_MIC2_12 +728 0x4848 //TX_PREEQ_GAIN_MIC2_13 +729 0x4848 //TX_PREEQ_GAIN_MIC2_14 +730 0x4848 //TX_PREEQ_GAIN_MIC2_15 +731 0x4848 //TX_PREEQ_GAIN_MIC2_16 +732 0x4848 //TX_PREEQ_GAIN_MIC2_17 +733 0x4848 //TX_PREEQ_GAIN_MIC2_18 +734 0x4848 //TX_PREEQ_GAIN_MIC2_19 +735 0x4848 //TX_PREEQ_GAIN_MIC2_20 +736 0x4848 //TX_PREEQ_GAIN_MIC2_21 +737 0x4848 //TX_PREEQ_GAIN_MIC2_22 +738 0x4848 //TX_PREEQ_GAIN_MIC2_23 +739 0x0608 //TX_PREEQ_BIN_MIC2_0 +740 0x0808 //TX_PREEQ_BIN_MIC2_1 +741 0x0808 //TX_PREEQ_BIN_MIC2_2 +742 0x0808 //TX_PREEQ_BIN_MIC2_3 +743 0x0808 //TX_PREEQ_BIN_MIC2_4 +744 0x0808 //TX_PREEQ_BIN_MIC2_5 +745 0x0808 //TX_PREEQ_BIN_MIC2_6 +746 0x0808 //TX_PREEQ_BIN_MIC2_7 +747 0x0808 //TX_PREEQ_BIN_MIC2_8 +748 0x0808 //TX_PREEQ_BIN_MIC2_9 +749 0x0808 //TX_PREEQ_BIN_MIC2_10 +750 0x0808 //TX_PREEQ_BIN_MIC2_11 +751 0x0808 //TX_PREEQ_BIN_MIC2_12 +752 0x0808 //TX_PREEQ_BIN_MIC2_13 +753 0x0808 //TX_PREEQ_BIN_MIC2_14 +754 0x0200 //TX_PREEQ_BIN_MIC2_15 +755 0x0000 //TX_PREEQ_BIN_MIC2_16 +756 0x0000 //TX_PREEQ_BIN_MIC2_17 +757 0x0000 //TX_PREEQ_BIN_MIC2_18 +758 0x0000 //TX_PREEQ_BIN_MIC2_19 +759 0x0000 //TX_PREEQ_BIN_MIC2_20 +760 0x0000 //TX_PREEQ_BIN_MIC2_21 +761 0x0000 //TX_PREEQ_BIN_MIC2_22 +762 0x0000 //TX_PREEQ_BIN_MIC2_23 +763 0x0006 //TX_MASKING_ABILITY +764 0x0800 //TX_NND_WEIGHT +765 0x0050 //TX_MIC_CALIBRATION_0 +766 0x0056 //TX_MIC_CALIBRATION_1 +767 0x0050 //TX_MIC_CALIBRATION_2 +768 0x0050 //TX_MIC_CALIBRATION_3 +769 0x0046 //TX_MIC_PWR_BIAS_0 +770 0x0042 //TX_MIC_PWR_BIAS_1 +771 0x0046 //TX_MIC_PWR_BIAS_2 +772 0x0046 //TX_MIC_PWR_BIAS_3 +773 0x0000 //TX_GAIN_LIMIT_0 +774 0x0006 //TX_GAIN_LIMIT_1 +775 0x0000 //TX_GAIN_LIMIT_2 +776 0x0000 //TX_GAIN_LIMIT_3 +777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN +778 0x7FDE //TX_BVE_VAD0_ALPHAUP +779 0x7F3A //TX_BVE_VAD0_ALPHADOWN +780 0x2000 //TX_BVE_GAINWEIGHT_NOFEVADLI +781 0x7F5B //TX_BVE_FEVADLI_ALPHA +782 0x7F19 //TX_BVE_NOVAD0_ALPHAUP +783 0x1000 //TX_TDDRC_ALPHA_UP_01 +784 0x1000 //TX_TDDRC_ALPHA_UP_02 +785 0x1000 //TX_TDDRC_ALPHA_UP_03 +786 0x1000 //TX_TDDRC_ALPHA_UP_04 +787 0x7EB8 //TX_TDDRC_ALPHA_DWN_01 +788 0x7EB8 //TX_TDDRC_ALPHA_DWN_02 +789 0x7EB8 //TX_TDDRC_ALPHA_DWN_03 +790 0x7EB8 //TX_TDDRC_ALPHA_DWN_04 +791 0x7FFF //TX_TDDRC_TD_DRC_LIMIT +792 0x0800 //TX_TDDRC_POST_LIMIT_GAIN +793 0x0000 //TX_TDDRC_RESRV_0 +794 0x0000 //TX_TDDRC_RESRV_1 +795 0x0018 //TX_FDDRC_BAND_MARGIN_0 +796 0x0030 //TX_FDDRC_BAND_MARGIN_1 +797 0x0050 //TX_FDDRC_BAND_MARGIN_2 +798 0x0080 //TX_FDDRC_BAND_MARGIN_3 +799 0x0007 //TX_FDDRC_BLOCK_EXP +800 0x5000 //TX_FDDRC_THRD_2_0 +801 0x5000 //TX_FDDRC_THRD_2_1 +802 0x5000 //TX_FDDRC_THRD_2_2 +803 0x5000 //TX_FDDRC_THRD_2_3 +804 0x6400 //TX_FDDRC_THRD_3_0 +805 0x6400 //TX_FDDRC_THRD_3_1 +806 0x6400 //TX_FDDRC_THRD_3_2 +807 0x6400 //TX_FDDRC_THRD_3_3 +808 0x2000 //TX_FDDRC_SLANT_0_0 +809 0x2000 //TX_FDDRC_SLANT_0_1 +810 0x2000 //TX_FDDRC_SLANT_0_2 +811 0x2000 //TX_FDDRC_SLANT_0_3 +812 0x5333 //TX_FDDRC_SLANT_1_0 +813 0x5333 //TX_FDDRC_SLANT_1_1 +814 0x5333 //TX_FDDRC_SLANT_1_2 +815 0x5333 //TX_FDDRC_SLANT_1_3 +816 0x0010 //TX_DEADMIC_SILENCE_TH +817 0x0600 //TX_MIC_DEGRADE_TH +818 0x0078 //TX_DEADMIC_CNT +819 0x0078 //TX_MIC_DEGRADE_CNT +820 0x0000 //TX_FDDRC_RESRV_4 +821 0x0000 //TX_FDDRC_RESRV_5 +822 0x0000 //TX_FDDRC_RESRV_6 +823 0x7FFF //TX_KS_NOISEPASTE_FACTOR +824 0x0001 //TX_KS_CONFIG +825 0x7FFF //TX_KS_GAIN_MIN +826 0x0000 //TX_KS_RESRV_0 +827 0x0000 //TX_KS_RESRV_1 +828 0x0000 //TX_KS_RESRV_2 +829 0x7C00 //TX_LAMBDA_PKA_FP +830 0x2000 //TX_TPKA_FP +831 0x0080 //TX_MIN_G_FP +832 0x2000 //TX_MAX_G_FP +833 0x0FA0 //TX_FFP_FP_K_METAL +834 0x4000 //TX_A_POST_FLT_FP +835 0x0F5C //TX_RTO_OUTBEAM_TH +836 0x4CCD //TX_TPKA_FP_THD +837 0x0000 //TX_MAX_G_FP_BLK +838 0x0000 //TX_FFP_FADEIN +839 0x0000 //TX_FFP_FADEOUT +840 0x0000 //TX_WHISPERCTH +841 0x0000 //TX_WHISPERHOLDT +842 0x0000 //TX_WHISP_ENTHH +843 0x0000 //TX_WHISP_ENTHL +844 0x0000 //TX_WHISP_RTOTH +845 0x0000 //TX_WHISP_RTOTH2 +846 0x0096 //TX_MUTE_PERIOD +847 0x0000 //TX_FADE_IN_PERIOD +848 0x0100 //TX_FFP_RESRV_2 +849 0x0020 //TX_FFP_RESRV_3 +850 0x0000 //TX_FFP_RESRV_4 +851 0x0000 //TX_FFP_RESRV_5 +852 0x0000 //TX_FFP_RESRV_6 +853 0x0002 //TX_FILTINDX +854 0x0002 //TX_TDDRC_THRD_0 +855 0x0003 //TX_TDDRC_THRD_1 +856 0x1500 //TX_TDDRC_THRD_2 +857 0x1500 //TX_TDDRC_THRD_3 +858 0x3000 //TX_TDDRC_SLANT_0 +859 0x6E00 //TX_TDDRC_SLANT_1 +860 0x1000 //TX_TDDRC_ALPHA_UP_00 +861 0x7EB8 //TX_TDDRC_ALPHA_DWN_00 +862 0x0000 //TX_TDDRC_HMNC_FLAG +863 0x199A //TX_TDDRC_HMNC_GAIN +864 0x0000 //TX_TDDRC_SMT_FLAG +865 0x0CCD //TX_TDDRC_SMT_W +866 0x0650 //TX_TDDRC_DRC_GAIN +867 0x7FFF //TX_TDDRC_LMT_THRD +868 0x0000 //TX_TDDRC_LMT_ALPHA +869 0x0000 //TX_TFMASKLTH +870 0x0000 //TX_TFMASKLTHL +871 0x0CCD //TX_TFMASKHTH +872 0xECCD //TX_TFMASKLTH_BINVAD +873 0xFCCD //TX_TFMASKLTH_NS_EST +874 0xF800 //TX_TFMASKLTH_DOA +875 0x0CCD //TX_TFMASKTH_BLESSCUT +876 0x1000 //TX_B_LESSCUT_RTO_MASK +877 0x2000 //TX_SB_RHO_MEAN_TH_ABN +878 0x2000 //TX_B_POST_FLT_MASK +879 0x0000 //TX_B_POST_FLT_MASK1 +880 0x6333 //TX_GAIN_WIND_MASK +881 0x0000 //TX_TFMASK_BFSTRICT_MUSIC +882 0x0000 //TX_TFMASK_BFSTRICT_NOMUSIC +883 0x7333 //TX_FASTNS_OUTIN_TH +884 0x0CCD //TX_FASTNS_TFMASK_TH +885 0x0CCD //TX_FASTNS_TFMASKBIN_TH1 +886 0x0CCD //TX_FASTNS_TFMASKBIN_TH2 +887 0x0CCD //TX_FASTNS_TFMASKBIN_TH3 +888 0x0028 //TX_FASTNS_ARSPC_TH +889 0xC000 //TX_FASTNS_MASK5_TH +890 0x0810 //TX_POSTSSA_MIN_G_VR_MASK +891 0x1000 //TX_A_LESSCUT_RTO_MASK +892 0x1770 //TX_FASTNS_NOISETH +893 0xC000 //TX_FASTNS_SSA_THLFL +894 0xC000 //TX_FASTNS_SSA_THHFL +895 0xCCCC //TX_FASTNS_SSA_THLFH +896 0xD999 //TX_FASTNS_SSA_THHFH +897 0x2339 //TX_SENDFUNC_REG_MICMUTE +898 0x0021 //TX_SENDFUNC_REG_MICMUTE1 +899 0x02BC //TX_MICMUTE_RATIO_THR +900 0x0140 //TX_MICMUTE_AMP_THR +901 0x0004 //TX_MICMUTE_HPF_IND +902 0x00C0 //TX_MICMUTE_LOG_EYR_TH +903 0x0008 //TX_MICMUTE_CVG_TIME +904 0x0008 //TX_MICMUTE_RELEASE_TIME +905 0x01FE //TX_MIC_VOLUME_MIC0MUTE +906 0x0020 //TX_MICMUTE_EPD_OFFSET_0 +907 0x001E //TX_MICMUTE_FRQ_AEC_L +908 0x7999 //TX_MICMUTE_EAD_THR +909 0x7FFF //TX_MICMUTE_LAMBDA_CB_NLE +910 0x7FFF //TX_MICMUTE_LAMBDA_RE_EST +911 0x4000 //TX_DTD_THR1_MICMUTE_0 +912 0x7000 //TX_DTD_THR1_MICMUTE_1 +913 0x7FFF //TX_DTD_THR1_MICMUTE_2 +914 0x7FFF //TX_DTD_THR1_MICMUTE_3 +915 0x6CCC //TX_DTD_THR2_MICMUTE_0 +916 0x0400 //TX_MICMUTE_MIN_EQ_RE_EST_0 +917 0x0400 //TX_MICMUTE_MIN_EQ_RE_EST_1 +918 0x1000 //TX_MICMUTE_MIN_EQ_RE_EST_2 +919 0x7FFF //TX_MICMUTE_MIN_EQ_RE_EST_3 +920 0x7FFF //TX_MICMUTE_MIN_EQ_RE_EST_4 +921 0x4000 //TX_MICMUTE_C_POST_FLT +922 0x03E8 //TX_MICMUTE_DT_CUT_K +923 0x0001 //TX_MICMUTE_DT_CUT_THR +924 0x03E8 //TX_MICMUTE_DT_CUT_K2 +925 0x0001 //TX_MICMUTE_DT_CUT_THR2 +926 0x0064 //TX_MICMUTE_DT2_HOLD_N +927 0x1000 //TX_MICMUTE_RATIODTH_THCUT +928 0x1000 //TX_MICMUTE_B_POST_FLT_ECHOL +929 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOH +930 0x0400 //TX_MICMUTE_C_POST_FLT_MASK +931 0x7999 //TX_MICMUTE_RATIODTL_CUT_TH +932 0x0258 //TX_MICMUTE_DT_CUT_K1 +933 0x0800 //TX_MICMUTE_N2_SN_EST +934 0xFC00 //TX_MICMUTE_THR_SN_EST_0 +935 0x001C //TX_MICMUTE_MIN_G_CTRL_0 +936 0x6000 //TX_MICMUTE_A_POST_FILT_S_0 +937 0x7000 //TX_MICMUTE_B_POST_FILT_0 +938 0x2710 //TX_MIC1RUB_AMP_THR +939 0x0010 //TX_MIC1MUTE_RATIO_THR +940 0x0450 //TX_MIC1MUTE_AMP_THR +941 0x0008 //TX_MIC1MUTE_CVG_TIME +942 0x0008 //TX_MIC1MUTE_RELEASE_TIME +943 0x0000 //TX_AMS_RESRV_01 +944 0x0000 //TX_AMS_RESRV_02 +945 0x0000 //TX_AMS_RESRV_03 +946 0x0000 //TX_AMS_RESRV_04 +947 0x0000 //TX_AMS_RESRV_05 +948 0x0000 //TX_AMS_RESRV_06 +949 0x0000 //TX_AMS_RESRV_07 +950 0x0000 //TX_AMS_RESRV_08 +951 0x0000 //TX_AMS_RESRV_09 +952 0x0000 //TX_AMS_RESRV_10 +953 0x0000 //TX_AMS_RESRV_11 +954 0x0000 //TX_AMS_RESRV_12 +955 0x0000 //TX_AMS_RESRV_13 +956 0x0000 //TX_AMS_RESRV_14 +957 0x0000 //TX_AMS_RESRV_15 +958 0x0000 //TX_AMS_RESRV_16 +959 0x0000 //TX_AMS_RESRV_17 +960 0x0000 //TX_AMS_RESRV_18 +961 0x0000 //TX_AMS_RESRV_19 +#RX +0 0x203C //RX_RECVFUNC_MODE_0 +1 0x0000 //RX_RECVFUNC_MODE_1 +2 0x0003 //RX_SAMPLINGFREQ_SIG +3 0x0003 //RX_SAMPLINGFREQ_PROC +4 0x000A //RX_FRAME_SZ +5 0x0000 //RX_DELAY_OPT +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +10 0x05AA //RX_PGA +11 0x7FFF //RX_A_HP +12 0x4000 //RX_B_PE +13 0x5800 //RX_THR_PITCH_DET_0 +14 0x5000 //RX_THR_PITCH_DET_1 +15 0x4000 //RX_THR_PITCH_DET_2 +16 0x0008 //RX_PITCH_BFR_LEN +17 0x0003 //RX_SBD_PITCH_DET +18 0x0100 //RX_PP_RESRV_0 +19 0x0020 //RX_PP_RESRV_1 +20 0x0600 //RX_N_SN_EST +21 0x000C //RX_N2_SN_EST +22 0x000F //RX_NS_LVL_CTRL +23 0xF800 //RX_THR_SN_EST +24 0x7E00 //RX_LAMBDA_PFILT +25 0x000A //RX_FENS_RESRV_0 +26 0x0190 //RX_FENS_RESRV_1 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +30 0x0002 //RX_EXTRA_NS_L +31 0x0800 //RX_EXTRA_NS_A +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +35 0x199A //RX_A_POST_FLT +36 0x0000 //RX_LMT_THRD +37 0x4000 //RX_LMT_ALPHA +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4C //RX_FDEQ_GAIN_2 +42 0x5064 //RX_FDEQ_GAIN_3 +43 0x7076 //RX_FDEQ_GAIN_4 +44 0x897A //RX_FDEQ_GAIN_5 +45 0x7C80 //RX_FDEQ_GAIN_6 +46 0x8888 //RX_FDEQ_GAIN_7 +47 0x949C //RX_FDEQ_GAIN_8 +48 0x96A4 //RX_FDEQ_GAIN_9 +49 0xA9A0 //RX_FDEQ_GAIN_10 +50 0x9487 //RX_FDEQ_GAIN_11 +51 0x6F64 //RX_FDEQ_GAIN_12 +52 0x625A //RX_FDEQ_GAIN_13 +53 0x5D80 //RX_FDEQ_GAIN_14 +54 0x8890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0404 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1013 //RX_FDEQ_BIN_10 +74 0x1719 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x141E //RX_FDEQ_BIN_13 +77 0x3728 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +111 0x0002 //RX_FILTINDX +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0551 //RX_TDDRC_DRC_GAIN +125 0x7C00 //RX_LAMBDA_PKA_FP +126 0x13E0 //RX_TPKA_FP +127 0x0080 //RX_MIN_G_FP +128 0x2000 //RX_MAX_G_FP +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +131 0x0000 //RX_MAXLEVEL_CNG +132 0x3000 //RX_BWE_UV_TH +133 0x3000 //RX_BWE_UV_TH2 +134 0x1800 //RX_BWE_UV_TH3 +135 0x1000 //RX_BWE_V_TH +136 0x04CD //RX_BWE_GAIN1_V_TH1 +137 0x0F33 //RX_BWE_GAIN1_V_TH2 +138 0x7333 //RX_BWE_UV_EQ +139 0x199A //RX_BWE_V_EQ +140 0x7333 //RX_BWE_TONE_TH +141 0x0004 //RX_BWE_UV_HOLD_T +142 0x6CCD //RX_BWE_GAIN2_ALPHA +143 0x799A //RX_BWE_GAIN3_ALPHA +144 0x001E //RX_BWE_CUTOFF +145 0x3000 //RX_BWE_GAINFILL +146 0x3200 //RX_BWE_MAXTH_TONE +147 0x2000 //RX_BWE_EQ_0 +148 0x2000 //RX_BWE_EQ_1 +149 0x2000 //RX_BWE_EQ_2 +150 0x2000 //RX_BWE_EQ_3 +151 0x2000 //RX_BWE_EQ_4 +152 0x2000 //RX_BWE_EQ_5 +153 0x2000 //RX_BWE_EQ_6 +154 0x0000 //RX_BWE_RESRV_0 +155 0x0000 //RX_BWE_RESRV_1 +156 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x056F //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4C //RX_FDEQ_GAIN_2 +42 0x586E //RX_FDEQ_GAIN_3 +43 0x8496 //RX_FDEQ_GAIN_4 +44 0x968E //RX_FDEQ_GAIN_5 +45 0x8488 //RX_FDEQ_GAIN_6 +46 0x8884 //RX_FDEQ_GAIN_7 +47 0x9CA4 //RX_FDEQ_GAIN_8 +48 0x98A8 //RX_FDEQ_GAIN_9 +49 0xBEB8 //RX_FDEQ_GAIN_10 +50 0x918D //RX_FDEQ_GAIN_11 +51 0x7566 //RX_FDEQ_GAIN_12 +52 0x6460 //RX_FDEQ_GAIN_13 +53 0x6174 //RX_FDEQ_GAIN_14 +54 0x7890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0404 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D09 //RX_FDEQ_BIN_9 +73 0x0819 //RX_FDEQ_BIN_10 +74 0x1E19 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x141E //RX_FDEQ_BIN_13 +77 0x3728 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x000A //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x056F //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4C //RX_FDEQ_GAIN_2 +42 0x586E //RX_FDEQ_GAIN_3 +43 0x8496 //RX_FDEQ_GAIN_4 +44 0x968E //RX_FDEQ_GAIN_5 +45 0x8488 //RX_FDEQ_GAIN_6 +46 0x8884 //RX_FDEQ_GAIN_7 +47 0x9CA4 //RX_FDEQ_GAIN_8 +48 0x98A8 //RX_FDEQ_GAIN_9 +49 0xBEB8 //RX_FDEQ_GAIN_10 +50 0x918D //RX_FDEQ_GAIN_11 +51 0x7566 //RX_FDEQ_GAIN_12 +52 0x6460 //RX_FDEQ_GAIN_13 +53 0x6174 //RX_FDEQ_GAIN_14 +54 0x7890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0404 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D09 //RX_FDEQ_BIN_9 +73 0x0819 //RX_FDEQ_BIN_10 +74 0x1E19 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x141E //RX_FDEQ_BIN_13 +77 0x3728 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0010 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x056F //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4C //RX_FDEQ_GAIN_2 +42 0x586E //RX_FDEQ_GAIN_3 +43 0x8496 //RX_FDEQ_GAIN_4 +44 0x968E //RX_FDEQ_GAIN_5 +45 0x8488 //RX_FDEQ_GAIN_6 +46 0x8884 //RX_FDEQ_GAIN_7 +47 0x9CA4 //RX_FDEQ_GAIN_8 +48 0x98A8 //RX_FDEQ_GAIN_9 +49 0xBEB8 //RX_FDEQ_GAIN_10 +50 0x918D //RX_FDEQ_GAIN_11 +51 0x7566 //RX_FDEQ_GAIN_12 +52 0x6460 //RX_FDEQ_GAIN_13 +53 0x6174 //RX_FDEQ_GAIN_14 +54 0x7890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0404 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D09 //RX_FDEQ_BIN_9 +73 0x0819 //RX_FDEQ_BIN_10 +74 0x1E19 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x141E //RX_FDEQ_BIN_13 +77 0x3728 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x001B //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x056F //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4C //RX_FDEQ_GAIN_2 +42 0x586E //RX_FDEQ_GAIN_3 +43 0x8496 //RX_FDEQ_GAIN_4 +44 0x968E //RX_FDEQ_GAIN_5 +45 0x8488 //RX_FDEQ_GAIN_6 +46 0x8884 //RX_FDEQ_GAIN_7 +47 0x9CA4 //RX_FDEQ_GAIN_8 +48 0x98A8 //RX_FDEQ_GAIN_9 +49 0xBEB8 //RX_FDEQ_GAIN_10 +50 0x918D //RX_FDEQ_GAIN_11 +51 0x7566 //RX_FDEQ_GAIN_12 +52 0x6460 //RX_FDEQ_GAIN_13 +53 0x6174 //RX_FDEQ_GAIN_14 +54 0x7890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0404 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D09 //RX_FDEQ_BIN_9 +73 0x0819 //RX_FDEQ_BIN_10 +74 0x1E19 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x141E //RX_FDEQ_BIN_13 +77 0x3728 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0035 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x056F //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4C //RX_FDEQ_GAIN_2 +42 0x586E //RX_FDEQ_GAIN_3 +43 0x8496 //RX_FDEQ_GAIN_4 +44 0x968E //RX_FDEQ_GAIN_5 +45 0x8488 //RX_FDEQ_GAIN_6 +46 0x8884 //RX_FDEQ_GAIN_7 +47 0x9CA4 //RX_FDEQ_GAIN_8 +48 0x98A8 //RX_FDEQ_GAIN_9 +49 0xBEB8 //RX_FDEQ_GAIN_10 +50 0x918D //RX_FDEQ_GAIN_11 +51 0x7566 //RX_FDEQ_GAIN_12 +52 0x6460 //RX_FDEQ_GAIN_13 +53 0x6174 //RX_FDEQ_GAIN_14 +54 0x7890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0404 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D09 //RX_FDEQ_BIN_9 +73 0x0819 //RX_FDEQ_BIN_10 +74 0x1E19 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x141E //RX_FDEQ_BIN_13 +77 0x3728 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0047 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x056F //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4C //RX_FDEQ_GAIN_2 +42 0x586E //RX_FDEQ_GAIN_3 +43 0x8496 //RX_FDEQ_GAIN_4 +44 0x968E //RX_FDEQ_GAIN_5 +45 0x8488 //RX_FDEQ_GAIN_6 +46 0x8884 //RX_FDEQ_GAIN_7 +47 0x9CA4 //RX_FDEQ_GAIN_8 +48 0x98A8 //RX_FDEQ_GAIN_9 +49 0xBEB8 //RX_FDEQ_GAIN_10 +50 0x918D //RX_FDEQ_GAIN_11 +51 0x7566 //RX_FDEQ_GAIN_12 +52 0x6460 //RX_FDEQ_GAIN_13 +53 0x6174 //RX_FDEQ_GAIN_14 +54 0x7890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0404 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D09 //RX_FDEQ_BIN_9 +73 0x0819 //RX_FDEQ_BIN_10 +74 0x1E19 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x141E //RX_FDEQ_BIN_13 +77 0x3728 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0076 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x7FFF //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x056F //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x483E //RX_FDEQ_GAIN_0 +40 0x3E3E //RX_FDEQ_GAIN_1 +41 0x3E4C //RX_FDEQ_GAIN_2 +42 0x586E //RX_FDEQ_GAIN_3 +43 0x8496 //RX_FDEQ_GAIN_4 +44 0x968E //RX_FDEQ_GAIN_5 +45 0x8488 //RX_FDEQ_GAIN_6 +46 0x8884 //RX_FDEQ_GAIN_7 +47 0x9CA4 //RX_FDEQ_GAIN_8 +48 0x98A8 //RX_FDEQ_GAIN_9 +49 0xBEB8 //RX_FDEQ_GAIN_10 +50 0x918D //RX_FDEQ_GAIN_11 +51 0x7566 //RX_FDEQ_GAIN_12 +52 0x6460 //RX_FDEQ_GAIN_13 +53 0x6174 //RX_FDEQ_GAIN_14 +54 0x7890 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0202 //RX_FDEQ_BIN_1 +65 0x0301 //RX_FDEQ_BIN_2 +66 0x0404 //RX_FDEQ_BIN_3 +67 0x0406 //RX_FDEQ_BIN_4 +68 0x0109 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D09 //RX_FDEQ_BIN_9 +73 0x0819 //RX_FDEQ_BIN_10 +74 0x1E19 //RX_FDEQ_BIN_11 +75 0x1B0F //RX_FDEQ_BIN_12 +76 0x141E //RX_FDEQ_BIN_13 +77 0x3728 //RX_FDEQ_BIN_14 +78 0x282C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#RX 2 +157 0x003C //RX_RECVFUNC_MODE_0 +158 0x0000 //RX_RECVFUNC_MODE_1 +159 0x0003 //RX_SAMPLINGFREQ_SIG +160 0x0003 //RX_SAMPLINGFREQ_PROC +161 0x000A //RX_FRAME_SZ +162 0x0000 //RX_DELAY_OPT +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +167 0x05AA //RX_PGA +168 0x7FFF //RX_A_HP +169 0x4000 //RX_B_PE +170 0x5800 //RX_THR_PITCH_DET_0 +171 0x5000 //RX_THR_PITCH_DET_1 +172 0x4000 //RX_THR_PITCH_DET_2 +173 0x0008 //RX_PITCH_BFR_LEN +174 0x0003 //RX_SBD_PITCH_DET +175 0x0100 //RX_PP_RESRV_0 +176 0x0020 //RX_PP_RESRV_1 +177 0x0600 //RX_N_SN_EST +178 0x000C //RX_N2_SN_EST +179 0x000F //RX_NS_LVL_CTRL +180 0xF800 //RX_THR_SN_EST +181 0x7E00 //RX_LAMBDA_PFILT +182 0x000A //RX_FENS_RESRV_0 +183 0x0190 //RX_FENS_RESRV_1 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +187 0x0002 //RX_EXTRA_NS_L +188 0x0800 //RX_EXTRA_NS_A +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +192 0x199A //RX_A_POST_FLT +193 0x0000 //RX_LMT_THRD +194 0x4000 //RX_LMT_ALPHA +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +268 0x0002 //RX_FILTINDX +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +282 0x7C00 //RX_LAMBDA_PKA_FP +283 0x13E0 //RX_TPKA_FP +284 0x0080 //RX_MIN_G_FP +285 0x2000 //RX_MAX_G_FP +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +288 0x0000 //RX_MAXLEVEL_CNG +289 0x3000 //RX_BWE_UV_TH +290 0x3000 //RX_BWE_UV_TH2 +291 0x1800 //RX_BWE_UV_TH3 +292 0x1000 //RX_BWE_V_TH +293 0x04CD //RX_BWE_GAIN1_V_TH1 +294 0x0F33 //RX_BWE_GAIN1_V_TH2 +295 0x7333 //RX_BWE_UV_EQ +296 0x199A //RX_BWE_V_EQ +297 0x7333 //RX_BWE_TONE_TH +298 0x0004 //RX_BWE_UV_HOLD_T +299 0x6CCD //RX_BWE_GAIN2_ALPHA +300 0x799A //RX_BWE_GAIN3_ALPHA +301 0x001E //RX_BWE_CUTOFF +302 0x3000 //RX_BWE_GAINFILL +303 0x3200 //RX_BWE_MAXTH_TONE +304 0x2000 //RX_BWE_EQ_0 +305 0x2000 //RX_BWE_EQ_1 +306 0x2000 //RX_BWE_EQ_2 +307 0x2000 //RX_BWE_EQ_3 +308 0x2000 //RX_BWE_EQ_4 +309 0x2000 //RX_BWE_EQ_5 +310 0x2000 //RX_BWE_EQ_6 +311 0x0000 //RX_BWE_RESRV_0 +312 0x0000 //RX_BWE_RESRV_1 +313 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x000A //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0010 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x001B //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0032 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0047 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0076 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x7FFF //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0551 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x483E //RX_FDEQ_GAIN_0 +197 0x3E3E //RX_FDEQ_GAIN_1 +198 0x3E4C //RX_FDEQ_GAIN_2 +199 0x5064 //RX_FDEQ_GAIN_3 +200 0x7076 //RX_FDEQ_GAIN_4 +201 0x897A //RX_FDEQ_GAIN_5 +202 0x7C80 //RX_FDEQ_GAIN_6 +203 0x8888 //RX_FDEQ_GAIN_7 +204 0x949C //RX_FDEQ_GAIN_8 +205 0x96A4 //RX_FDEQ_GAIN_9 +206 0xA9A0 //RX_FDEQ_GAIN_10 +207 0x9487 //RX_FDEQ_GAIN_11 +208 0x6F64 //RX_FDEQ_GAIN_12 +209 0x625A //RX_FDEQ_GAIN_13 +210 0x5D80 //RX_FDEQ_GAIN_14 +211 0x8890 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0202 //RX_FDEQ_BIN_1 +222 0x0301 //RX_FDEQ_BIN_2 +223 0x0404 //RX_FDEQ_BIN_3 +224 0x0406 //RX_FDEQ_BIN_4 +225 0x0109 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B0F //RX_FDEQ_BIN_12 +233 0x141E //RX_FDEQ_BIN_13 +234 0x3728 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 + +#CASE_NAME HANDSET-HANDSET_HAC-RESERVE2-SWB +#PARAM_MODE FULL +#PARAM_TYPE TX+2RX +#TOTAL_CUSTOM_STEP 7+7 +#TX +0 0x0000 //TX_OPERATION_MODE_0 +1 0x0000 //TX_OPERATION_MODE_1 +2 0x0076 //TX_PATCH_REG +3 0x6F7F //TX_SENDFUNC_MODE_0 +4 0x0000 //TX_SENDFUNC_MODE_1 +5 0x0002 //TX_NUM_MIC +6 0x0003 //TX_SAMPLINGFREQ_SIG +7 0x0003 //TX_SAMPLINGFREQ_PROC +8 0x000A //TX_FRAME_SZ_SIG +9 0x000A //TX_FRAME_SZ +10 0x0000 //TX_DELAY_OPT +11 0x0028 //TX_MAX_TAIL_LENGTH +12 0x0001 //TX_NUM_LOUTCHN +13 0x0001 //TX_MAXNUM_AECREF +14 0x0000 //TX_DBG_FUNC_REG +15 0x0000 //TX_DBG_FUNC_REG1 +16 0x0000 //TX_SYS_RESRV_0 +17 0x0000 //TX_SYS_RESRV_1 +18 0x0000 //TX_SYS_RESRV_2 +19 0x0000 //TX_SYS_RESRV_3 +20 0x0000 //TX_DIST2REF0 +21 0x009C //TX_DIST2REF1 +22 0x0000 //TX_DIST2REF_02 +23 0x0000 //TX_DIST2REF_03 +24 0x0000 //TX_DIST2REF_04 +25 0x0000 //TX_DIST2REF_05 +26 0x0000 //TX_MMIC +27 0x1000 //TX_PGA_0 +28 0x1000 //TX_PGA_1 +29 0x1000 //TX_PGA_2 +30 0x0000 //TX_PGA_3 +31 0x0000 //TX_PGA_4 +32 0x0000 //TX_PGA_5 +33 0x0000 //TX_MIC_PAIRS +34 0x0000 //TX_MIC_PAIRS_HS +35 0x0002 //TX_MICS_FOR_BF +36 0x0000 //TX_MIC_PAIRS_FORL1 +37 0x0002 //TX_MICS_OF_PAIR0 +38 0x0002 //TX_MICS_OF_PAIR1 +39 0x0002 //TX_MICS_OF_PAIR2 +40 0x0002 //TX_MICS_OF_PAIR3 +41 0x0000 //TX_MIC_DATA_SRC0 +42 0x0002 //TX_MIC_DATA_SRC1 +43 0x0001 //TX_MIC_DATA_SRC2 +44 0x0000 //TX_MIC_DATA_SRC3 +45 0x0000 //TX_MIC_PAIR_CH_04 +46 0x0000 //TX_MIC_PAIR_CH_05 +47 0x0000 //TX_MIC_PAIR_CH_10 +48 0x0000 //TX_MIC_PAIR_CH_11 +49 0x0000 //TX_MIC_PAIR_CH_12 +50 0x0000 //TX_MIC_PAIR_CH_13 +51 0x0000 //TX_MIC_PAIR_CH_14 +52 0x05DC //TX_HD_BIN_MASK +53 0x0010 //TX_HD_SUBAND_MASK +54 0x19A1 //TX_HD_FRAME_AVG_MASK +55 0x0320 //TX_HD_MIN_FRQ +56 0x1000 //TX_HD_ALPHA_PSD +57 0x1100 //TX_T_PHPR1 +58 0x0000 //TX_T_PHPR2 +59 0x0000 //TX_T_PTPR +60 0x0000 //TX_T_PNPR +61 0x0000 //TX_T_PAPR1 +62 0xEE6C //TX_T_PSDVAT +63 0x0800 //TX_CNT +64 0x4000 //TX_ANTI_HOWL_GAIN +65 0x0001 //TX_MICFORBFMARK_0 +66 0x0001 //TX_MICFORBFMARK_1 +67 0x0001 //TX_MICFORBFMARK_2 +68 0x0001 //TX_MICFORBFMARK_3 +69 0x0001 //TX_MICFORBFMARK_4 +70 0x0001 //TX_MICFORBFMARK_5 +71 0x0000 //TX_DIST2REF_10 +72 0x3A66 //TX_DIST2REF_11 +73 0x0000 //TX_DIST2REF2 +74 0x0000 //TX_DIST2REF_13 +75 0x0000 //TX_DIST2REF_14 +76 0x0000 //TX_DIST2REF_15 +77 0x0000 //TX_DIST2REF_20 +78 0x0000 //TX_DIST2REF_21 +79 0x0000 //TX_DIST2REF_22 +80 0x0000 //TX_DIST2REF_23 +81 0x0000 //TX_DIST2REF_24 +82 0x0000 //TX_DIST2REF_25 +83 0x0000 //TX_DIST2REF_30 +84 0x0000 //TX_DIST2REF_31 +85 0x0000 //TX_DIST2REF_32 +86 0x0000 //TX_DIST2REF_33 +87 0x0000 //TX_DIST2REF_34 +88 0x0000 //TX_DIST2REF_35 +89 0x0000 //TX_MIC_LOC_00 +90 0x0000 //TX_MIC_LOC_01 +91 0x0000 //TX_MIC_LOC_02 +92 0x0000 //TX_MIC_LOC_03 +93 0x0000 //TX_MIC_LOC_04 +94 0x0000 //TX_MIC_LOC_05 +95 0x0000 //TX_MIC_LOC_10 +96 0x0000 //TX_MIC_LOC_11 +97 0x0000 //TX_MIC_LOC_12 +98 0x0000 //TX_MIC_LOC_13 +99 0x0000 //TX_MIC_LOC_14 +100 0x0000 //TX_MIC_LOC_15 +101 0x0000 //TX_MIC_LOC_20 +102 0x0000 //TX_MIC_LOC_21 +103 0x0000 //TX_MIC_LOC_22 +104 0x0000 //TX_MIC_LOC_23 +105 0x0000 //TX_MIC_LOC_24 +106 0x0000 //TX_MIC_LOC_25 +107 0x0200 //TX_MIC_REFBLK_VOLUME +108 0x0AAC //TX_MIC_BLOCK_VOLUME +109 0x0000 //TX_INVERSE_MASK +110 0x0000 //TX_ADCS_MASK +111 0x04D0 //TX_ADCS_GAIN +112 0x4000 //TX_NFC_GAINFAC +113 0x0000 //TX_MAINMIC_BLKFACTOR +114 0x0000 //TX_REFMIC_BLKFACTOR +115 0x0000 //TX_BLMIC_BLKFACTOR +116 0x0000 //TX_BRMIC_BLKFACTOR +117 0x0031 //TX_MICBLK_START_BIN +118 0x0060 //TX_MICBLK_END_BIN +119 0x0015 //TX_MICBLK_FE_HOLD +120 0xFFF2 //TX_MICBLK_MR_EXP_TH +121 0xFFF2 //TX_MICBLK_LR_EXP_TH +122 0x0000 //TX_FENE_HOLD +123 0x4000 //TX_FE_ENER_TH_MTS +124 0x0004 //TX_FE_ENER_TH_EXP +125 0x6000 //TX_C_POST_FLT_MIC_MAINBLK +126 0x6000 //TX_C_POST_FLT_MIC_REFBLK +127 0x0010 //TX_MIC_BLOCK_N +128 0x7E56 //TX_A_HP +129 0x4000 //TX_B_PE +130 0x1800 //TX_THR_PITCH_DET_0 +131 0x1000 //TX_THR_PITCH_DET_1 +132 0x0800 //TX_THR_PITCH_DET_2 +133 0x0008 //TX_PITCH_BFR_LEN +134 0x0003 //TX_SBD_PITCH_DET +135 0x0050 //TX_TD_AEC_L +136 0x4000 //TX_MU0_UNP_TD_AEC +137 0x1000 //TX_MU0_PTD_TD_AEC +138 0x0000 //TX_PP_RESRV_0 +139 0x2A94 //TX_PP_RESRV_1 +140 0x55F0 //TX_PP_RESRV_2 +141 0x0000 //TX_PP_RESRV_3 +142 0x0000 //TX_PP_RESRV_4 +143 0x0000 //TX_PP_RESRV_5 +144 0x0000 //TX_PP_RESRV_6 +145 0x0000 //TX_PP_RESRV_7 +146 0x0028 //TX_TAIL_LENGTH +147 0x0080 //TX_AEC_REF_GAIN_0 +148 0x0800 //TX_AEC_REF_GAIN_1 +149 0x0800 //TX_AEC_REF_GAIN_2 +150 0x7900 //TX_EAD_THR +151 0x2000 //TX_THR_RE_EST +152 0x0400 //TX_MIN_EQ_RE_EST_0 +153 0x0400 //TX_MIN_EQ_RE_EST_1 +154 0x0800 //TX_MIN_EQ_RE_EST_2 +155 0x0800 //TX_MIN_EQ_RE_EST_3 +156 0x1000 //TX_MIN_EQ_RE_EST_4 +157 0x1000 //TX_MIN_EQ_RE_EST_5 +158 0x1000 //TX_MIN_EQ_RE_EST_6 +159 0x1000 //TX_MIN_EQ_RE_EST_7 +160 0x1000 //TX_MIN_EQ_RE_EST_8 +161 0x1000 //TX_MIN_EQ_RE_EST_9 +162 0x1000 //TX_MIN_EQ_RE_EST_10 +163 0x1000 //TX_MIN_EQ_RE_EST_11 +164 0x1000 //TX_MIN_EQ_RE_EST_12 +165 0x3000 //TX_LAMBDA_RE_EST +166 0x1000 //TX_LAMBDA_CB_NLE +167 0x1800 //TX_C_POST_FLT +168 0x4000 //TX_GAIN_NP +169 0x003C //TX_SE_HOLD_N +170 0x0046 //TX_DT_HOLD_N +171 0x03E8 //TX_DT2_HOLD_N +172 0x6666 //TX_AEC_RESRV_0 +173 0x0000 //TX_AEC_RESRV_1 +174 0x0014 //TX_AEC_RESRV_2 +175 0x0000 //TX_MIC_DELAY_LENGTH +176 0x0000 //TX_REF_DELAY_LENGTH +177 0x0000 //TX_ADD_LINEIN_GAINL +178 0x0000 //TX_ADD_LINEIN_GAINH +179 0x0000 //TX_MIN_EQ_RE_EST_14 +180 0x0000 //TX_DTD_THR1_8 +181 0x7FFF //TX_DTD_THR2_8 +182 0x0000 //TX_DTD_MIC_BLK2 +183 0x0008 //TX_FRQ_LIN_LEN +184 0x7FFF //TX_FRQ_AEC_LEN_RHO +185 0x6000 //TX_MU0_UNP_FRQ_AEC +186 0x4000 //TX_MU0_PTD_FRQ_AEC +187 0x000A //TX_MINENOISETH +188 0x0800 //TX_MU0_RE_EST +189 0x0001 //TX_AEC_NUM_CH +190 0x0000 //TX_BIGECHOATTENUATION_MAX +191 0x2000 //TX_A_POST_FLT_MICBLK +192 0x0000 //TX_BLKENERTH +193 0x0000 //TX_BLKENERHIGHTH +194 0x0000 //TX_NORMENERTH +195 0x0000 //TX_NORMENERHIGHTH +196 0x0000 //TX_NORMENERHIGHTHL +197 0x7000 //TX_DTD_THR1_0 +198 0x7000 //TX_DTD_THR1_1 +199 0x7000 //TX_DTD_THR1_2 +200 0x7F00 //TX_DTD_THR1_3 +201 0x7F00 //TX_DTD_THR1_4 +202 0x7F00 //TX_DTD_THR1_5 +203 0x7F00 //TX_DTD_THR1_6 +204 0x2000 //TX_DTD_THR2_0 +205 0x2000 //TX_DTD_THR2_1 +206 0x2000 //TX_DTD_THR2_2 +207 0x1000 //TX_DTD_THR2_3 +208 0x1000 //TX_DTD_THR2_4 +209 0x1000 //TX_DTD_THR2_5 +210 0x1000 //TX_DTD_THR2_6 +211 0x6000 //TX_DTD_THR3 +212 0x0177 //TX_SPK_CUT_K +213 0x1B58 //TX_DT_CUT_K +214 0x0100 //TX_DT_CUT_THR +215 0x04EB //TX_COMFORT_G +216 0x01F4 //TX_POWER_YOUT_TH +217 0x4000 //TX_FDPFGAINECHO +218 0x0000 //TX_DTD_HD_THR +219 0x0000 //TX_SPK_CUT_K_S +220 0x0000 //TX_DTD_MIC_BLK +221 0x0400 //TX_ADPT_STRICT_L +222 0x0200 //TX_ADPT_STRICT_H +223 0x0C00 //TX_RATIO_DT_L_TH_LOW +224 0x2000 //TX_RATIO_DT_H_TH_LOW +225 0x1800 //TX_RATIO_DT_L_TH_HIGH +226 0x3000 //TX_RATIO_DT_H_TH_HIGH +227 0x0A00 //TX_RATIO_DT_L0_TH +228 0x7000 //TX_B_POST_FILT_ECHO_L +229 0x7FFF //TX_B_POST_FILT_ECHO_H +230 0x0200 //TX_MIN_G_CTRL_ECHO +231 0x7FFF //TX_B_LESSCUT_RTO_ECHO +232 0x0000 //TX_EPD_OFFSET_00 +233 0x0000 //TX_EPD_OFFST_01 +234 0x1388 //TX_RATIO_DT_L0_TH_HIGH +235 0x3A98 //TX_RATIO_DT_H_TH_CUT +236 0x7FFF //TX_MIN_EQ_RE_EST_13 +237 0x0000 //TX_DTD_THR1_7 +238 0x0000 //TX_DTD_THR2_7 +239 0x0800 //TX_DT_RESRV_7 +240 0x0800 //TX_DT_RESRV_8 +241 0x0000 //TX_DT_RESRV_9 +242 0xF600 //TX_THR_SN_EST_0 +243 0xFA00 //TX_THR_SN_EST_1 +244 0xFA00 //TX_THR_SN_EST_2 +245 0xF800 //TX_THR_SN_EST_3 +246 0xF800 //TX_THR_SN_EST_4 +247 0xF800 //TX_THR_SN_EST_5 +248 0xF800 //TX_THR_SN_EST_6 +249 0xF700 //TX_THR_SN_EST_7 +250 0x0000 //TX_DELTA_THR_SN_EST_0 +251 0x0200 //TX_DELTA_THR_SN_EST_1 +252 0x0200 //TX_DELTA_THR_SN_EST_2 +253 0x0200 //TX_DELTA_THR_SN_EST_3 +254 0x0100 //TX_DELTA_THR_SN_EST_4 +255 0x0200 //TX_DELTA_THR_SN_EST_5 +256 0x0100 //TX_DELTA_THR_SN_EST_6 +257 0x0200 //TX_DELTA_THR_SN_EST_7 +258 0x4000 //TX_LAMBDA_NN_EST_0 +259 0x4000 //TX_LAMBDA_NN_EST_1 +260 0x4000 //TX_LAMBDA_NN_EST_2 +261 0x4000 //TX_LAMBDA_NN_EST_3 +262 0x4000 //TX_LAMBDA_NN_EST_4 +263 0x4000 //TX_LAMBDA_NN_EST_5 +264 0x4000 //TX_LAMBDA_NN_EST_6 +265 0x4000 //TX_LAMBDA_NN_EST_7 +266 0x0400 //TX_N_SN_EST +267 0x001E //TX_INBEAM_T +268 0x0041 //TX_INBEAMHOLDT +269 0x2000 //TX_G_STRICT +270 0x2000 //TX_EQ_THR_BF +271 0x799A //TX_LAMBDA_EQ_BF +272 0x1000 //TX_NE_RTO_TH +273 0x1000 //TX_NE_RTO_TH_L +274 0x1000 //TX_MAINREFRTOH_TH_H +275 0x0600 //TX_MAINREFRTOH_TH_L +276 0x2000 //TX_MAINREFRTO_TH_H +277 0x1400 //TX_MAINREFRTO_TH_L +278 0x0000 //TX_MAINREFRTO_TH_EQ +279 0x1000 //TX_B_POST_FLT_0 +280 0x1000 //TX_B_POST_FLT_1 +281 0x0014 //TX_NS_LVL_CTRL_0 +282 0x002C //TX_NS_LVL_CTRL_1 +283 0x0016 //TX_NS_LVL_CTRL_2 +284 0x0018 //TX_NS_LVL_CTRL_3 +285 0x0016 //TX_NS_LVL_CTRL_4 +286 0x0012 //TX_NS_LVL_CTRL_5 +287 0x0016 //TX_NS_LVL_CTRL_6 +288 0x0017 //TX_NS_LVL_CTRL_7 +289 0x000E //TX_MIN_GAIN_S_0 +290 0x000D //TX_MIN_GAIN_S_1 +291 0x0012 //TX_MIN_GAIN_S_2 +292 0x0010 //TX_MIN_GAIN_S_3 +293 0x0012 //TX_MIN_GAIN_S_4 +294 0x0012 //TX_MIN_GAIN_S_5 +295 0x0012 //TX_MIN_GAIN_S_6 +296 0x0012 //TX_MIN_GAIN_S_7 +297 0x6000 //TX_NMOS_SUP +298 0x0000 //TX_NS_MAX_PRI_SNR_TH +299 0x0000 //TX_NMOS_SUP_MENSA +300 0x7FFF //TX_SNRI_SUP_0 +301 0x2000 //TX_SNRI_SUP_1 +302 0x2000 //TX_SNRI_SUP_2 +303 0x6000 //TX_SNRI_SUP_3 +304 0x6000 //TX_SNRI_SUP_4 +305 0x6000 //TX_SNRI_SUP_5 +306 0x3000 //TX_SNRI_SUP_6 +307 0x6000 //TX_SNRI_SUP_7 +308 0x6000 //TX_THR_LFNS +309 0x0017 //TX_G_LFNS +310 0x09C4 //TX_GAIN0_NTH +311 0x000A //TX_MUSIC_MORENS +312 0x7FFF //TX_A_POST_FILT_0 +313 0x2000 //TX_A_POST_FILT_1 +314 0x4000 //TX_A_POST_FILT_S_0 +315 0x4000 //TX_A_POST_FILT_S_1 +316 0x4000 //TX_A_POST_FILT_S_2 +317 0x4000 //TX_A_POST_FILT_S_3 +318 0x4000 //TX_A_POST_FILT_S_4 +319 0x4000 //TX_A_POST_FILT_S_5 +320 0x5000 //TX_A_POST_FILT_S_6 +321 0x7000 //TX_A_POST_FILT_S_7 +322 0x1000 //TX_B_POST_FILT_0 +323 0x5000 //TX_B_POST_FILT_1 +324 0x6000 //TX_B_POST_FILT_2 +325 0x6000 //TX_B_POST_FILT_3 +326 0x2000 //TX_B_POST_FILT_4 +327 0x1000 //TX_B_POST_FILT_5 +328 0x3000 //TX_B_POST_FILT_6 +329 0x3000 //TX_B_POST_FILT_7 +330 0x1000 //TX_B_LESSCUT_RTO_S_0 +331 0x1000 //TX_B_LESSCUT_RTO_S_1 +332 0x1000 //TX_B_LESSCUT_RTO_S_2 +333 0x1000 //TX_B_LESSCUT_RTO_S_3 +334 0x1000 //TX_B_LESSCUT_RTO_S_4 +335 0x1000 //TX_B_LESSCUT_RTO_S_5 +336 0x1000 //TX_B_LESSCUT_RTO_S_6 +337 0x1000 //TX_B_LESSCUT_RTO_S_7 +338 0x7E14 //TX_LAMBDA_PFILT +339 0x7C29 //TX_LAMBDA_PFILT_S_0 +340 0x7C29 //TX_LAMBDA_PFILT_S_1 +341 0x7C29 //TX_LAMBDA_PFILT_S_2 +342 0x7C29 //TX_LAMBDA_PFILT_S_3 +343 0x7C29 //TX_LAMBDA_PFILT_S_4 +344 0x7C29 //TX_LAMBDA_PFILT_S_5 +345 0x7C29 //TX_LAMBDA_PFILT_S_6 +346 0x7C29 //TX_LAMBDA_PFILT_S_7 +347 0x07D0 //TX_K_PEPPER +348 0x0800 //TX_A_PEPPER +349 0x1D4C //TX_K_PEPPER_HF +350 0x0400 //TX_A_PEPPER_HF +351 0x0001 //TX_HMNC_BST_FLG +352 0x4000 //TX_HMNC_BST_THR +353 0x0800 //TX_DT_BINVAD_TH_0 +354 0x0800 //TX_DT_BINVAD_TH_1 +355 0x0800 //TX_DT_BINVAD_TH_2 +356 0x0800 //TX_DT_BINVAD_TH_3 +357 0x0000 //TX_DT_BINVAD_ENDF +358 0x1000 //TX_C_POST_FLT_DT +359 0x7FFF //TX_NS_B_POST_FLT_LESSCUT +360 0x0100 //TX_DT_BOOST +361 0x0000 //TX_BF_SGRAD_FLG +362 0x0005 //TX_BF_DVG_TH +363 0x001E //TX_SN_C_F +364 0x0000 //TX_K_APT +365 0x0001 //TX_NOISEDET +366 0x0190 //TX_NDETCT +367 0x000A //TX_NOISE_TH_0 +368 0x7FFF //TX_NOISE_TH_0_2 +369 0x7FFF //TX_NOISE_TH_0_3 +370 0x01F4 //TX_NOISE_TH_1 +371 0x0DAC //TX_NOISE_TH_2 +372 0x2134 //TX_NOISE_TH_3 +373 0x6978 //TX_NOISE_TH_4 +374 0x57E4 //TX_NOISE_TH_5 +375 0x4BD6 //TX_NOISE_TH_5_2 +376 0x0001 //TX_NOISE_TH_5_3 +377 0x4E20 //TX_NOISE_TH_5_4 +378 0x1194 //TX_NOISE_TH_6 +379 0x0014 //TX_MINENOISE_TH +380 0xD508 //TX_MORENS_TFMASK_TH +381 0x0001 //TX_DRC_QUIET_FLOOR +382 0x6D60 //TX_RATIODTL_CUT_TH +383 0x0DAC //TX_DT_CUT_K1 +384 0x00A5 //TX_OUT_ENER_S_TH_CLEAN +385 0x00A5 //TX_OUT_ENER_S_TH_LESSCLEAN +386 0x00A5 //TX_OUT_ENER_S_TH_NOISY +387 0x0029 //TX_OUT_ENER_TH_NOISE +388 0x0200 //TX_OUT_ENER_TH_SPEECH +389 0x2000 //TX_SN_NPB_GAIN +390 0x0000 //TX_NN_NPB_GAIN +391 0x3000 //TX_POST_MASK_SUP_HSNE +392 0x07D0 //TX_TAIL_DET_TH +393 0x7FFF //TX_B_LESSCUT_RTO_WTA +394 0x0000 //TX_MEL_G_R +395 0x0080 //TX_SUPHIGH_TH +396 0x0000 //TX_MASK_G_R +397 0x0002 //TX_EXTRA_NS_L +398 0x1800 //TX_C_POST_FLT_MASK +399 0x7FFF //TX_A_POST_FLT_WNS +400 0x0148 //TX_MIN_G_LOW300HZ +401 0x0004 //TX_MAXLEVEL_CNG +402 0x00B4 //TX_STN_NOISE_TH +403 0x4000 //TX_POST_MASK_SUP +404 0x7FFF //TX_POST_MASK_ADJUST +405 0x00C8 //TX_NS_ENOISE_MIC0_TH +406 0x0014 //TX_MINENOISE_MIC0_TH +407 0x012C //TX_MINENOISE_MIC0_S_TH +408 0x2900 //TX_MIN_G_CTRL_SSNS +409 0x0800 //TX_METAL_RTO_THR +410 0x07D0 //TX_NS_FP_K_METAL +411 0x3A98 //TX_NOISEDET_BOOST_TH +412 0x0FA0 //TX_NSMOOTH_TH +413 0x0000 //TX_NS_RESRV_8 +414 0x1800 //TX_RHO_UPB +415 0x2328 //TX_N_HOLD_HS +416 0x006E //TX_N_RHO_BFR0 +417 0x7FFF //TX_LAMBDA_ARSP_EST +418 0x0100 //TX_EXTRA_GAIN_MICBLOCK +419 0x0333 //TX_THR_STD_NSR +420 0x019A //TX_THR_STD_PLH +421 0x03E8 //TX_N_HOLD_STD +422 0x0066 //TX_THR_STD_RHO +423 0x2800 //TX_BF_RESET_THR_HS +424 0x0CCD //TX_SB_RTO_MEAN_TH +425 0x0300 //TX_SB_RHO_MEAN_TH_NTALK +426 0x2000 //TX_SB_RTO_MEAN_TH_ABN +427 0x2EE0 //TX_SB_RTO_MEAN_TH_RUB +428 0x0990 //TX_WTA_EN_RTO_TH +429 0x1400 //TX_TOP_ENER_TH_F +430 0x0100 //TX_DESIRED_TALK_HOLDT +431 0x0800 //TX_MIC_BLOCK_FACTOR +432 0x0000 //TX_NSEST_BFRLRNRDC +433 0x0000 //TX_THR_POST_FLT_HS +434 0x0010 //TX_HS_VAD_BIN +435 0x2666 //TX_THR_VAD_HS +436 0x2CCD //TX_MEAN_RTO_MIN_TH2 +437 0x0032 //TX_SILENCE_T +438 0x0000 //TX_A_POST_FLT_WTA +439 0x799A //TX_LAMBDA_PFLT_WTA +440 0x03E8 //TX_SB_RHO_MEAN2_TH +441 0x03E8 //TX_SB_RHO_MEAN3_TH +442 0x0000 //TX_HS_RESRV_4 +443 0x0000 //TX_HS_RESRV_5 +444 0x0001 //TX_DOA_VAD_THR_1 +445 0x003C //TX_DOA_VAD_THR_2 +446 0x0028 //TX_DOA_VAD_THR1_0 +447 0x0028 //TX_DOA_VAD_THR1_1 +448 0x0000 //TX_SRC_DOA_RNG_LOW_0A +449 0x001E //TX_SRC_DOA_RNG_HIGH_0A +450 0x005A //TX_DFLT_SRC_DOA_0A +451 0x0000 //TX_SRC_DOA_RNG_LOW_0B +452 0x0000 //TX_SRC_DOA_RNG_HIGH_0B +453 0x0000 //TX_DFLT_SRC_DOA_0B +454 0x0000 //TX_SRC_DOA_RNG_LOW_0C +455 0x0000 //TX_SRC_DOA_RNG_HIGH_0C +456 0x0000 //TX_DFLT_SRC_DOA_0C +457 0x0000 //TX_SRC_DOA_RNG_LOW_0D +458 0x0000 //TX_SRC_DOA_RNG_HIGH_0D +459 0x0000 //TX_DFLT_SRC_DOA_0D +460 0x0000 //TX_SRC_DOA_RNG_LOW_1A +461 0x00B4 //TX_SRC_DOA_RNG_HIGH_1A +462 0x005A //TX_DFLT_SRC_DOA_1A +463 0x0000 //TX_SRC_DOA_RNG_LOW_1B +464 0x00B4 //TX_SRC_DOA_RNG_HIGH_1B +465 0x005A //TX_DFLT_SRC_DOA_1B +466 0x0000 //TX_SRC_DOA_RNG_LOW_1C +467 0x00B4 //TX_SRC_DOA_RNG_HIGH_1C +468 0x005A //TX_DFLT_SRC_DOA_1C +469 0x0000 //TX_SRC_DOA_RNG_LOW_1D +470 0x00B4 //TX_SRC_DOA_RNG_HIGH_1D +471 0x005A //TX_DFLT_SRC_DOA_1D +472 0x0100 //TX_BF_HOLDOFF_T +473 0x7FFF //TX_DOA_COST_FACTOR +474 0x0D9A //TX_MAINTOREFR_TH0 +475 0x071C //TX_DOA_TRK_THR +476 0x012C //TX_DOA_TRACK_HT +477 0x0200 //TX_N1_HOLD_HF +478 0x0100 //TX_N2_HOLD_HF +479 0x2A3D //TX_BF_RESET_THR_HF +480 0x7333 //TX_DOA_SMOOTH +481 0x0800 //TX_MU_BF +482 0x0800 //TX_BF_MU_LF_B2 +483 0x0040 //TX_BF_FC_END_BIN_B2 +484 0x0020 //TX_BF_FC_END_BIN +485 0x0000 //TX_HF_RESRV_25 +486 0x0000 //TX_HF_RESRV_26 +487 0x0007 //TX_N_DOA_SEED +488 0x0001 //TX_FINE_DOA_SEARCH_FLG +489 0x0000 //TX_HF_RESRV_27 +490 0x038E //TX_DLT_SRC_DOA_RNG +491 0x0200 //TX_BF_MU_LF +492 0x0000 //TX_DFLT_SRC_LOC_0 +493 0x7FFF //TX_DFLT_SRC_LOC_1 +494 0x0000 //TX_DFLT_SRC_LOC_2 +495 0x038E //TX_DOA_TRACK_VADTH +496 0x0000 //TX_DOA_TRACK_NEW +497 0x0300 //TX_NOR_OFF_THR +498 0x7C00 //TX_MORE_ON_700HZ_THR +499 0x2000 //TX_MU_BF_ADPT_NS +500 0x0000 //TX_ADAPT_LEN +501 0x6666 //TX_MORE_SNS +502 0x0000 //TX_NOR_OFF_TH1 +503 0x0000 //TX_WIDE_MASK_TH +504 0xD333 //TX_SUBSNRATIOHIGH4MEANBCK_THR +505 0x6000 //TX_C_POST_FLT_CUT +506 0x2000 //TX_RADIODTLV +507 0x0320 //TX_POWER_LINEIN_TH +508 0x0014 //TX_FE_VADCOUNT_TH_FC +509 0x000A //TX_ECHO_SUPP_FC +510 0x0C80 //TX_ECHO_TH +511 0x6666 //TX_MIC_TO_BFGAIN +512 0x0000 //TX_MICTOBFGAIN0 +513 0x0000 //TX_FASTMUE_TH +514 0x2CCC //TX_DEREVERB_LF_MU +515 0x3200 //TX_DEREVERB_HF_MU +516 0x0007 //TX_DEREVERB_DELAY +517 0x0004 //TX_DEREVERB_COEF_LEN +518 0x0003 //TX_DEREVERB_DNR +519 0x0000 //TX_DEREVERB_ALPHA +520 0x0000 //TX_DEREVERB_BETA +521 0x3A98 //TX_GSC_RTOL_TH +522 0x3A98 //TX_GSC_RTOH_TH +523 0x7E2C //TX_WIDE2_MEANHTH +524 0x0000 //TX_DR_RESRV_5 +525 0x0000 //TX_DR_RESRV_6 +526 0x0000 //TX_DR_RESRV_7 +527 0x0000 //TX_DR_RESRV_8 +528 0x1333 //TX_WIND_MARK_TH +529 0x399A //TX_CORR_THR +530 0x0004 //TX_SNR_THR +531 0x0010 //TX_ENGY_THR +532 0x1770 //TX_CORR_HIGH_TH +533 0x6000 //TX_ENGY_THR_2 +534 0x3400 //TX_MEAN_RTO_THR +535 0x0028 //TX_WNS_ENOISE_MIC0_TH +536 0x3000 //TX_RATIOMICL_TH +537 0x7FFF //TX_CALIG_HS +538 0x0000 //TX_LVL_CTRL +539 0x0010 //TX_WIND_SUPRTO +540 0x0014 //TX_WNS_MIN_G +541 0x0600 //TX_WNS_B_POST_FLT +542 0x3000 //TX_RATIOMICH_TH +543 0xD120 //TX_WIND_INBEAM_L_TH +544 0x0FA0 //TX_WIND_INBEAM_H_TH +545 0x2000 //TX_WNS_RESRV_0 +546 0x59D8 //TX_WNS_RESRV_1 +547 0x0200 //TX_WNS_RESRV_2 +548 0x0000 //TX_WNS_RESRV_3 +549 0x0000 //TX_WNS_RESRV_4 +550 0x0000 //TX_WNS_RESRV_5 +551 0x0000 //TX_WNS_RESRV_6 +552 0x0000 //TX_BVE_NOISE_FLOOR_0 +553 0x0070 //TX_BVE_NOISE_FLOOR_1 +554 0x0070 //TX_BVE_NOISE_FLOOR_2 +555 0x0010 //TX_BVE_NOISE_FLOOR_3 +556 0x0070 //TX_BVE_NOISE_FLOOR_4 +557 0x00B0 //TX_BVE_NOISE_FLOOR_5 +558 0x0E66 //TX_BVE_NOISE_FLOOR_6 +559 0x0050 //TX_BVE_NOISE_FLOOR_7 +560 0x770A //TX_BVE_NOISE_FLOOR_8 +561 0x0000 //TX_BVE_NOISE_FLOOR_9 +562 0x0000 //TX_BVE_IN_N +563 0x0000 //TX_BVE_OUT_N +564 0x0000 //TX_BVE_MICALPHA_DOWN +565 0x0000 //TX_PB_RESRV_1 +566 0x0030 //TX_FDEQ_SUBNUM +567 0x5C54 //TX_FDEQ_GAIN_0 +568 0x5048 //TX_FDEQ_GAIN_1 +569 0x4C4C //TX_FDEQ_GAIN_2 +570 0x494D //TX_FDEQ_GAIN_3 +571 0x4442 //TX_FDEQ_GAIN_4 +572 0x4448 //TX_FDEQ_GAIN_5 +573 0x4C53 //TX_FDEQ_GAIN_6 +574 0x6244 //TX_FDEQ_GAIN_7 +575 0x4348 //TX_FDEQ_GAIN_8 +576 0x4848 //TX_FDEQ_GAIN_9 +577 0x4A49 //TX_FDEQ_GAIN_10 +578 0x484A //TX_FDEQ_GAIN_11 +579 0x4840 //TX_FDEQ_GAIN_12 +580 0x4040 //TX_FDEQ_GAIN_13 +581 0x485C //TX_FDEQ_GAIN_14 +582 0x707E //TX_FDEQ_GAIN_15 +583 0x5D48 //TX_FDEQ_GAIN_16 +584 0x4848 //TX_FDEQ_GAIN_17 +585 0x4848 //TX_FDEQ_GAIN_18 +586 0x4848 //TX_FDEQ_GAIN_19 +587 0x4848 //TX_FDEQ_GAIN_20 +588 0x4848 //TX_FDEQ_GAIN_21 +589 0x4848 //TX_FDEQ_GAIN_22 +590 0x4848 //TX_FDEQ_GAIN_23 +591 0x0202 //TX_FDEQ_BIN_0 +592 0x0104 //TX_FDEQ_BIN_1 +593 0x0502 //TX_FDEQ_BIN_2 +594 0x0202 //TX_FDEQ_BIN_3 +595 0x0504 //TX_FDEQ_BIN_4 +596 0x0708 //TX_FDEQ_BIN_5 +597 0x0808 //TX_FDEQ_BIN_6 +598 0x050E //TX_FDEQ_BIN_7 +599 0x0B0C //TX_FDEQ_BIN_8 +600 0x0F0F //TX_FDEQ_BIN_9 +601 0x0E0D //TX_FDEQ_BIN_10 +602 0x0F28 //TX_FDEQ_BIN_11 +603 0x111B //TX_FDEQ_BIN_12 +604 0x291E //TX_FDEQ_BIN_13 +605 0x1E10 //TX_FDEQ_BIN_14 +606 0x1810 //TX_FDEQ_BIN_15 +607 0x1021 //TX_FDEQ_BIN_16 +608 0x1000 //TX_FDEQ_BIN_17 +609 0x0000 //TX_FDEQ_BIN_18 +610 0x0000 //TX_FDEQ_BIN_19 +611 0x0000 //TX_FDEQ_BIN_20 +612 0x0000 //TX_FDEQ_BIN_21 +613 0x0000 //TX_FDEQ_BIN_22 +614 0x0000 //TX_FDEQ_BIN_23 +615 0x0000 //TX_FDEQ_PADDING +616 0x0030 //TX_PREEQ_SUBNUM_MIC0 +617 0x4848 //TX_PREEQ_GAIN_MIC0_0 +618 0x4848 //TX_PREEQ_GAIN_MIC0_1 +619 0x4848 //TX_PREEQ_GAIN_MIC0_2 +620 0x4848 //TX_PREEQ_GAIN_MIC0_3 +621 0x4848 //TX_PREEQ_GAIN_MIC0_4 +622 0x4848 //TX_PREEQ_GAIN_MIC0_5 +623 0x4848 //TX_PREEQ_GAIN_MIC0_6 +624 0x4848 //TX_PREEQ_GAIN_MIC0_7 +625 0x4848 //TX_PREEQ_GAIN_MIC0_8 +626 0x4848 //TX_PREEQ_GAIN_MIC0_9 +627 0x4848 //TX_PREEQ_GAIN_MIC0_10 +628 0x4848 //TX_PREEQ_GAIN_MIC0_11 +629 0x4848 //TX_PREEQ_GAIN_MIC0_12 +630 0x4848 //TX_PREEQ_GAIN_MIC0_13 +631 0x4848 //TX_PREEQ_GAIN_MIC0_14 +632 0x4848 //TX_PREEQ_GAIN_MIC0_15 +633 0x4848 //TX_PREEQ_GAIN_MIC0_16 +634 0x4848 //TX_PREEQ_GAIN_MIC0_17 +635 0x4848 //TX_PREEQ_GAIN_MIC0_18 +636 0x4848 //TX_PREEQ_GAIN_MIC0_19 +637 0x4848 //TX_PREEQ_GAIN_MIC0_20 +638 0x4848 //TX_PREEQ_GAIN_MIC0_21 +639 0x4848 //TX_PREEQ_GAIN_MIC0_22 +640 0x4848 //TX_PREEQ_GAIN_MIC0_23 +641 0x251A //TX_PREEQ_BIN_MIC0_0 +642 0x0F0F //TX_PREEQ_BIN_MIC0_1 +643 0x0C0C //TX_PREEQ_BIN_MIC0_2 +644 0x0C0F //TX_PREEQ_BIN_MIC0_3 +645 0x0F0F //TX_PREEQ_BIN_MIC0_4 +646 0x0F09 //TX_PREEQ_BIN_MIC0_5 +647 0x0909 //TX_PREEQ_BIN_MIC0_6 +648 0x0908 //TX_PREEQ_BIN_MIC0_7 +649 0x070F //TX_PREEQ_BIN_MIC0_8 +650 0x1F08 //TX_PREEQ_BIN_MIC0_9 +651 0x0808 //TX_PREEQ_BIN_MIC0_10 +652 0x0920 //TX_PREEQ_BIN_MIC0_11 +653 0x2020 //TX_PREEQ_BIN_MIC0_12 +654 0x2021 //TX_PREEQ_BIN_MIC0_13 +655 0x0000 //TX_PREEQ_BIN_MIC0_14 +656 0x0000 //TX_PREEQ_BIN_MIC0_15 +657 0x0000 //TX_PREEQ_BIN_MIC0_16 +658 0x0000 //TX_PREEQ_BIN_MIC0_17 +659 0x0000 //TX_PREEQ_BIN_MIC0_18 +660 0x0000 //TX_PREEQ_BIN_MIC0_19 +661 0x0000 //TX_PREEQ_BIN_MIC0_20 +662 0x0000 //TX_PREEQ_BIN_MIC0_21 +663 0x0000 //TX_PREEQ_BIN_MIC0_22 +664 0x0000 //TX_PREEQ_BIN_MIC0_23 +665 0x0030 //TX_PREEQ_SUBNUM_MIC1 +666 0x4848 //TX_PREEQ_GAIN_MIC1_0 +667 0x4848 //TX_PREEQ_GAIN_MIC1_1 +668 0x4848 //TX_PREEQ_GAIN_MIC1_2 +669 0x4848 //TX_PREEQ_GAIN_MIC1_3 +670 0x4848 //TX_PREEQ_GAIN_MIC1_4 +671 0x4848 //TX_PREEQ_GAIN_MIC1_5 +672 0x4848 //TX_PREEQ_GAIN_MIC1_6 +673 0x4849 //TX_PREEQ_GAIN_MIC1_7 +674 0x4A4A //TX_PREEQ_GAIN_MIC1_8 +675 0x4B4D //TX_PREEQ_GAIN_MIC1_9 +676 0x4E4F //TX_PREEQ_GAIN_MIC1_10 +677 0x5052 //TX_PREEQ_GAIN_MIC1_11 +678 0x5354 //TX_PREEQ_GAIN_MIC1_12 +679 0x5454 //TX_PREEQ_GAIN_MIC1_13 +680 0x5653 //TX_PREEQ_GAIN_MIC1_14 +681 0x4C48 //TX_PREEQ_GAIN_MIC1_15 +682 0x4444 //TX_PREEQ_GAIN_MIC1_16 +683 0x4848 //TX_PREEQ_GAIN_MIC1_17 +684 0x4848 //TX_PREEQ_GAIN_MIC1_18 +685 0x4848 //TX_PREEQ_GAIN_MIC1_19 +686 0x4848 //TX_PREEQ_GAIN_MIC1_20 +687 0x4848 //TX_PREEQ_GAIN_MIC1_21 +688 0x4848 //TX_PREEQ_GAIN_MIC1_22 +689 0x4848 //TX_PREEQ_GAIN_MIC1_23 +690 0x0202 //TX_PREEQ_BIN_MIC1_0 +691 0x0203 //TX_PREEQ_BIN_MIC1_1 +692 0x0303 //TX_PREEQ_BIN_MIC1_2 +693 0x0304 //TX_PREEQ_BIN_MIC1_3 +694 0x0405 //TX_PREEQ_BIN_MIC1_4 +695 0x0506 //TX_PREEQ_BIN_MIC1_5 +696 0x0808 //TX_PREEQ_BIN_MIC1_6 +697 0x0809 //TX_PREEQ_BIN_MIC1_7 +698 0x0A0A //TX_PREEQ_BIN_MIC1_8 +699 0x0C10 //TX_PREEQ_BIN_MIC1_9 +700 0x1013 //TX_PREEQ_BIN_MIC1_10 +701 0x1414 //TX_PREEQ_BIN_MIC1_11 +702 0x261E //TX_PREEQ_BIN_MIC1_12 +703 0x1E14 //TX_PREEQ_BIN_MIC1_13 +704 0x1414 //TX_PREEQ_BIN_MIC1_14 +705 0x2814 //TX_PREEQ_BIN_MIC1_15 +706 0x401E //TX_PREEQ_BIN_MIC1_16 +707 0x0000 //TX_PREEQ_BIN_MIC1_17 +708 0x0000 //TX_PREEQ_BIN_MIC1_18 +709 0x0000 //TX_PREEQ_BIN_MIC1_19 +710 0x0000 //TX_PREEQ_BIN_MIC1_20 +711 0x0000 //TX_PREEQ_BIN_MIC1_21 +712 0x0000 //TX_PREEQ_BIN_MIC1_22 +713 0x0000 //TX_PREEQ_BIN_MIC1_23 +714 0x0030 //TX_PREEQ_SUBNUM_MIC2 +715 0x4848 //TX_PREEQ_GAIN_MIC2_0 +716 0x4848 //TX_PREEQ_GAIN_MIC2_1 +717 0x4848 //TX_PREEQ_GAIN_MIC2_2 +718 0x4848 //TX_PREEQ_GAIN_MIC2_3 +719 0x4848 //TX_PREEQ_GAIN_MIC2_4 +720 0x4848 //TX_PREEQ_GAIN_MIC2_5 +721 0x4848 //TX_PREEQ_GAIN_MIC2_6 +722 0x4848 //TX_PREEQ_GAIN_MIC2_7 +723 0x4848 //TX_PREEQ_GAIN_MIC2_8 +724 0x4848 //TX_PREEQ_GAIN_MIC2_9 +725 0x4848 //TX_PREEQ_GAIN_MIC2_10 +726 0x4848 //TX_PREEQ_GAIN_MIC2_11 +727 0x4848 //TX_PREEQ_GAIN_MIC2_12 +728 0x4848 //TX_PREEQ_GAIN_MIC2_13 +729 0x4848 //TX_PREEQ_GAIN_MIC2_14 +730 0x4848 //TX_PREEQ_GAIN_MIC2_15 +731 0x4848 //TX_PREEQ_GAIN_MIC2_16 +732 0x4848 //TX_PREEQ_GAIN_MIC2_17 +733 0x4848 //TX_PREEQ_GAIN_MIC2_18 +734 0x4848 //TX_PREEQ_GAIN_MIC2_19 +735 0x4848 //TX_PREEQ_GAIN_MIC2_20 +736 0x4848 //TX_PREEQ_GAIN_MIC2_21 +737 0x4848 //TX_PREEQ_GAIN_MIC2_22 +738 0x4848 //TX_PREEQ_GAIN_MIC2_23 +739 0x0608 //TX_PREEQ_BIN_MIC2_0 +740 0x0808 //TX_PREEQ_BIN_MIC2_1 +741 0x0808 //TX_PREEQ_BIN_MIC2_2 +742 0x0808 //TX_PREEQ_BIN_MIC2_3 +743 0x0808 //TX_PREEQ_BIN_MIC2_4 +744 0x0808 //TX_PREEQ_BIN_MIC2_5 +745 0x0808 //TX_PREEQ_BIN_MIC2_6 +746 0x0808 //TX_PREEQ_BIN_MIC2_7 +747 0x0808 //TX_PREEQ_BIN_MIC2_8 +748 0x0808 //TX_PREEQ_BIN_MIC2_9 +749 0x0808 //TX_PREEQ_BIN_MIC2_10 +750 0x0808 //TX_PREEQ_BIN_MIC2_11 +751 0x0808 //TX_PREEQ_BIN_MIC2_12 +752 0x0808 //TX_PREEQ_BIN_MIC2_13 +753 0x0808 //TX_PREEQ_BIN_MIC2_14 +754 0x0200 //TX_PREEQ_BIN_MIC2_15 +755 0x0000 //TX_PREEQ_BIN_MIC2_16 +756 0x0000 //TX_PREEQ_BIN_MIC2_17 +757 0x0000 //TX_PREEQ_BIN_MIC2_18 +758 0x0000 //TX_PREEQ_BIN_MIC2_19 +759 0x0000 //TX_PREEQ_BIN_MIC2_20 +760 0x0000 //TX_PREEQ_BIN_MIC2_21 +761 0x0000 //TX_PREEQ_BIN_MIC2_22 +762 0x0000 //TX_PREEQ_BIN_MIC2_23 +763 0x0006 //TX_MASKING_ABILITY +764 0x0800 //TX_NND_WEIGHT +765 0x0050 //TX_MIC_CALIBRATION_0 +766 0x0056 //TX_MIC_CALIBRATION_1 +767 0x0050 //TX_MIC_CALIBRATION_2 +768 0x0050 //TX_MIC_CALIBRATION_3 +769 0x0046 //TX_MIC_PWR_BIAS_0 +770 0x0042 //TX_MIC_PWR_BIAS_1 +771 0x0046 //TX_MIC_PWR_BIAS_2 +772 0x0046 //TX_MIC_PWR_BIAS_3 +773 0x0000 //TX_GAIN_LIMIT_0 +774 0x0006 //TX_GAIN_LIMIT_1 +775 0x0000 //TX_GAIN_LIMIT_2 +776 0x0000 //TX_GAIN_LIMIT_3 +777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN +778 0x7FDE //TX_BVE_VAD0_ALPHAUP +779 0x7F3A //TX_BVE_VAD0_ALPHADOWN +780 0x2000 //TX_BVE_GAINWEIGHT_NOFEVADLI +781 0x7F5B //TX_BVE_FEVADLI_ALPHA +782 0x7F19 //TX_BVE_NOVAD0_ALPHAUP +783 0x1000 //TX_TDDRC_ALPHA_UP_01 +784 0x1000 //TX_TDDRC_ALPHA_UP_02 +785 0x1000 //TX_TDDRC_ALPHA_UP_03 +786 0x1000 //TX_TDDRC_ALPHA_UP_04 +787 0x7EB8 //TX_TDDRC_ALPHA_DWN_01 +788 0x7EB8 //TX_TDDRC_ALPHA_DWN_02 +789 0x7EB8 //TX_TDDRC_ALPHA_DWN_03 +790 0x7EB8 //TX_TDDRC_ALPHA_DWN_04 +791 0x7FFF //TX_TDDRC_TD_DRC_LIMIT +792 0x0800 //TX_TDDRC_POST_LIMIT_GAIN +793 0x0000 //TX_TDDRC_RESRV_0 +794 0x0000 //TX_TDDRC_RESRV_1 +795 0x0018 //TX_FDDRC_BAND_MARGIN_0 +796 0x0030 //TX_FDDRC_BAND_MARGIN_1 +797 0x0050 //TX_FDDRC_BAND_MARGIN_2 +798 0x0080 //TX_FDDRC_BAND_MARGIN_3 +799 0x0007 //TX_FDDRC_BLOCK_EXP +800 0x5000 //TX_FDDRC_THRD_2_0 +801 0x5000 //TX_FDDRC_THRD_2_1 +802 0x5000 //TX_FDDRC_THRD_2_2 +803 0x5000 //TX_FDDRC_THRD_2_3 +804 0x6400 //TX_FDDRC_THRD_3_0 +805 0x6400 //TX_FDDRC_THRD_3_1 +806 0x6400 //TX_FDDRC_THRD_3_2 +807 0x6400 //TX_FDDRC_THRD_3_3 +808 0x2000 //TX_FDDRC_SLANT_0_0 +809 0x2000 //TX_FDDRC_SLANT_0_1 +810 0x2000 //TX_FDDRC_SLANT_0_2 +811 0x2000 //TX_FDDRC_SLANT_0_3 +812 0x5333 //TX_FDDRC_SLANT_1_0 +813 0x5333 //TX_FDDRC_SLANT_1_1 +814 0x5333 //TX_FDDRC_SLANT_1_2 +815 0x5333 //TX_FDDRC_SLANT_1_3 +816 0x0010 //TX_DEADMIC_SILENCE_TH +817 0x0600 //TX_MIC_DEGRADE_TH +818 0x0078 //TX_DEADMIC_CNT +819 0x0078 //TX_MIC_DEGRADE_CNT +820 0x0000 //TX_FDDRC_RESRV_4 +821 0x0000 //TX_FDDRC_RESRV_5 +822 0x0000 //TX_FDDRC_RESRV_6 +823 0x7FFF //TX_KS_NOISEPASTE_FACTOR +824 0x0001 //TX_KS_CONFIG +825 0x7FFF //TX_KS_GAIN_MIN +826 0x0000 //TX_KS_RESRV_0 +827 0x0000 //TX_KS_RESRV_1 +828 0x0000 //TX_KS_RESRV_2 +829 0x7C00 //TX_LAMBDA_PKA_FP +830 0x2000 //TX_TPKA_FP +831 0x0080 //TX_MIN_G_FP +832 0x2000 //TX_MAX_G_FP +833 0x0FA0 //TX_FFP_FP_K_METAL +834 0x4000 //TX_A_POST_FLT_FP +835 0x0F5C //TX_RTO_OUTBEAM_TH +836 0x4CCD //TX_TPKA_FP_THD +837 0x0000 //TX_MAX_G_FP_BLK +838 0x0000 //TX_FFP_FADEIN +839 0x0000 //TX_FFP_FADEOUT +840 0x0000 //TX_WHISPERCTH +841 0x0000 //TX_WHISPERHOLDT +842 0x0000 //TX_WHISP_ENTHH +843 0x0000 //TX_WHISP_ENTHL +844 0x0000 //TX_WHISP_RTOTH +845 0x0000 //TX_WHISP_RTOTH2 +846 0x0096 //TX_MUTE_PERIOD +847 0x0000 //TX_FADE_IN_PERIOD +848 0x0100 //TX_FFP_RESRV_2 +849 0x0020 //TX_FFP_RESRV_3 +850 0x0000 //TX_FFP_RESRV_4 +851 0x0000 //TX_FFP_RESRV_5 +852 0x0000 //TX_FFP_RESRV_6 +853 0x0002 //TX_FILTINDX +854 0x0002 //TX_TDDRC_THRD_0 +855 0x0003 //TX_TDDRC_THRD_1 +856 0x1500 //TX_TDDRC_THRD_2 +857 0x1500 //TX_TDDRC_THRD_3 +858 0x3000 //TX_TDDRC_SLANT_0 +859 0x6E00 //TX_TDDRC_SLANT_1 +860 0x1000 //TX_TDDRC_ALPHA_UP_00 +861 0x7EB8 //TX_TDDRC_ALPHA_DWN_00 +862 0x0000 //TX_TDDRC_HMNC_FLAG +863 0x199A //TX_TDDRC_HMNC_GAIN +864 0x0000 //TX_TDDRC_SMT_FLAG +865 0x0CCD //TX_TDDRC_SMT_W +866 0x0550 //TX_TDDRC_DRC_GAIN +867 0x7FFF //TX_TDDRC_LMT_THRD +868 0x0000 //TX_TDDRC_LMT_ALPHA +869 0x0000 //TX_TFMASKLTH +870 0x0000 //TX_TFMASKLTHL +871 0x0CCD //TX_TFMASKHTH +872 0xECCD //TX_TFMASKLTH_BINVAD +873 0xFCCD //TX_TFMASKLTH_NS_EST +874 0xF800 //TX_TFMASKLTH_DOA +875 0x0CCD //TX_TFMASKTH_BLESSCUT +876 0x1000 //TX_B_LESSCUT_RTO_MASK +877 0x2000 //TX_SB_RHO_MEAN_TH_ABN +878 0x2000 //TX_B_POST_FLT_MASK +879 0x0000 //TX_B_POST_FLT_MASK1 +880 0x6333 //TX_GAIN_WIND_MASK +881 0x0000 //TX_TFMASK_BFSTRICT_MUSIC +882 0x0000 //TX_TFMASK_BFSTRICT_NOMUSIC +883 0x7333 //TX_FASTNS_OUTIN_TH +884 0x0CCD //TX_FASTNS_TFMASK_TH +885 0x0CCD //TX_FASTNS_TFMASKBIN_TH1 +886 0x0CCD //TX_FASTNS_TFMASKBIN_TH2 +887 0x0CCD //TX_FASTNS_TFMASKBIN_TH3 +888 0x0028 //TX_FASTNS_ARSPC_TH +889 0xC000 //TX_FASTNS_MASK5_TH +890 0x0810 //TX_POSTSSA_MIN_G_VR_MASK +891 0x1000 //TX_A_LESSCUT_RTO_MASK +892 0x1770 //TX_FASTNS_NOISETH +893 0xC000 //TX_FASTNS_SSA_THLFL +894 0xC000 //TX_FASTNS_SSA_THHFL +895 0xCCCC //TX_FASTNS_SSA_THLFH +896 0xD999 //TX_FASTNS_SSA_THHFH +897 0x2329 //TX_SENDFUNC_REG_MICMUTE +898 0x0010 //TX_SENDFUNC_REG_MICMUTE1 +899 0x03E8 //TX_MICMUTE_RATIO_THR +900 0x01A4 //TX_MICMUTE_AMP_THR +901 0x0004 //TX_MICMUTE_HPF_IND +902 0x00C0 //TX_MICMUTE_LOG_EYR_TH +903 0x0008 //TX_MICMUTE_CVG_TIME +904 0x0008 //TX_MICMUTE_RELEASE_TIME +905 0x0CD0 //TX_MIC_VOLUME_MIC0MUTE +906 0x0000 //TX_MICMUTE_EPD_OFFSET_0 +907 0x0028 //TX_MICMUTE_FRQ_AEC_L +908 0x7999 //TX_MICMUTE_EAD_THR +909 0x7FFF //TX_MICMUTE_LAMBDA_CB_NLE +910 0x3000 //TX_MICMUTE_LAMBDA_RE_EST +911 0x7F00 //TX_DTD_THR1_MICMUTE_0 +912 0x7000 //TX_DTD_THR1_MICMUTE_1 +913 0x7FFF //TX_DTD_THR1_MICMUTE_2 +914 0x7FFF //TX_DTD_THR1_MICMUTE_3 +915 0x2000 //TX_DTD_THR2_MICMUTE_0 +916 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_0 +917 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_1 +918 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_2 +919 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_3 +920 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_4 +921 0x7FFF //TX_MICMUTE_C_POST_FLT +922 0x03E8 //TX_MICMUTE_DT_CUT_K +923 0x0001 //TX_MICMUTE_DT_CUT_THR +924 0x03E8 //TX_MICMUTE_DT_CUT_K2 +925 0x0001 //TX_MICMUTE_DT_CUT_THR2 +926 0x0064 //TX_MICMUTE_DT2_HOLD_N +927 0x1000 //TX_MICMUTE_RATIODTH_THCUT +928 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOL +929 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOH +930 0x0400 //TX_MICMUTE_C_POST_FLT_MASK +931 0x7999 //TX_MICMUTE_RATIODTL_CUT_TH +932 0x3E80 //TX_MICMUTE_DT_CUT_K1 +933 0x0800 //TX_MICMUTE_N2_SN_EST +934 0xFC00 //TX_MICMUTE_THR_SN_EST_0 +935 0x001C //TX_MICMUTE_MIN_G_CTRL_0 +936 0x6000 //TX_MICMUTE_A_POST_FILT_S_0 +937 0x7000 //TX_MICMUTE_B_POST_FILT_0 +938 0x2710 //TX_MIC1RUB_AMP_THR +939 0x7FFF //TX_MIC1MUTE_RATIO_THR +940 0x0001 //TX_MIC1MUTE_AMP_THR +941 0x0008 //TX_MIC1MUTE_CVG_TIME +942 0x0008 //TX_MIC1MUTE_RELEASE_TIME +943 0x05A0 //TX_AMS_RESRV_01 +944 0x3FFF //TX_AMS_RESRV_02 +945 0x7FFF //TX_AMS_RESRV_03 +946 0x0000 //TX_AMS_RESRV_04 +947 0x0000 //TX_AMS_RESRV_05 +948 0x0000 //TX_AMS_RESRV_06 +949 0x0000 //TX_AMS_RESRV_07 +950 0x0000 //TX_AMS_RESRV_08 +951 0x0000 //TX_AMS_RESRV_09 +952 0x0000 //TX_AMS_RESRV_10 +953 0x0000 //TX_AMS_RESRV_11 +954 0x0000 //TX_AMS_RESRV_12 +955 0x0000 //TX_AMS_RESRV_13 +956 0x0000 //TX_AMS_RESRV_14 +957 0x0000 //TX_AMS_RESRV_15 +958 0x0000 //TX_AMS_RESRV_16 +959 0x0000 //TX_AMS_RESRV_17 +960 0x0000 //TX_AMS_RESRV_18 +961 0x0000 //TX_AMS_RESRV_19 +#RX +0 0x000C //RX_RECVFUNC_MODE_0 +1 0x0000 //RX_RECVFUNC_MODE_1 +2 0x0003 //RX_SAMPLINGFREQ_SIG +3 0x0003 //RX_SAMPLINGFREQ_PROC +4 0x000A //RX_FRAME_SZ +5 0x0000 //RX_DELAY_OPT +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +10 0x0800 //RX_PGA +11 0x7FFF //RX_A_HP +12 0x4000 //RX_B_PE +13 0x5800 //RX_THR_PITCH_DET_0 +14 0x5000 //RX_THR_PITCH_DET_1 +15 0x4000 //RX_THR_PITCH_DET_2 +16 0x0008 //RX_PITCH_BFR_LEN +17 0x0003 //RX_SBD_PITCH_DET +18 0x0100 //RX_PP_RESRV_0 +19 0x0020 //RX_PP_RESRV_1 +20 0x0600 //RX_N_SN_EST +21 0x000C //RX_N2_SN_EST +22 0x000F //RX_NS_LVL_CTRL +23 0xF800 //RX_THR_SN_EST +24 0x7E00 //RX_LAMBDA_PFILT +25 0x000A //RX_FENS_RESRV_0 +26 0x0190 //RX_FENS_RESRV_1 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +30 0x0002 //RX_EXTRA_NS_L +31 0x0800 //RX_EXTRA_NS_A +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +35 0x199A //RX_A_POST_FLT +36 0x0000 //RX_LMT_THRD +37 0x4000 //RX_LMT_ALPHA +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +111 0x0002 //RX_FILTINDX +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +125 0x7C00 //RX_LAMBDA_PKA_FP +126 0x2000 //RX_TPKA_FP +127 0x2000 //RX_MIN_G_FP +128 0x0080 //RX_MAX_G_FP +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +131 0x0000 //RX_MAXLEVEL_CNG +132 0x3000 //RX_BWE_UV_TH +133 0x3000 //RX_BWE_UV_TH2 +134 0x1800 //RX_BWE_UV_TH3 +135 0x1000 //RX_BWE_V_TH +136 0x04CD //RX_BWE_GAIN1_V_TH1 +137 0x0F33 //RX_BWE_GAIN1_V_TH2 +138 0x7333 //RX_BWE_UV_EQ +139 0x199A //RX_BWE_V_EQ +140 0x7333 //RX_BWE_TONE_TH +141 0x0004 //RX_BWE_UV_HOLD_T +142 0x6CCD //RX_BWE_GAIN2_ALPHA +143 0x799A //RX_BWE_GAIN3_ALPHA +144 0x001E //RX_BWE_CUTOFF +145 0x3000 //RX_BWE_GAINFILL +146 0x3200 //RX_BWE_MAXTH_TONE +147 0x2000 //RX_BWE_EQ_0 +148 0x2000 //RX_BWE_EQ_1 +149 0x2000 //RX_BWE_EQ_2 +150 0x2000 //RX_BWE_EQ_3 +151 0x2000 //RX_BWE_EQ_4 +152 0x2000 //RX_BWE_EQ_5 +153 0x2000 //RX_BWE_EQ_6 +154 0x0000 //RX_BWE_RESRV_0 +155 0x0000 //RX_BWE_RESRV_1 +156 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +6 0x1000 //RX_TDDRC_ALPHA_UP_1 +7 0x1000 //RX_TDDRC_ALPHA_UP_2 +8 0x1000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +33 0x7000 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0000 //RX_TDDRC_THRD_1 +114 0x1800 //RX_TDDRC_THRD_2 +115 0x1800 //RX_TDDRC_THRD_3 +116 0x3000 //RX_TDDRC_SLANT_0 +117 0x6E00 //RX_TDDRC_SLANT_1 +118 0x1000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x01E0 //RX_TDDRC_DRC_GAIN +38 0x0030 //RX_FDEQ_SUBNUM +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x4844 //RX_FDEQ_GAIN_2 +42 0x4B4D //RX_FDEQ_GAIN_3 +43 0x4E50 //RX_FDEQ_GAIN_4 +44 0x5254 //RX_FDEQ_GAIN_5 +45 0x5658 //RX_FDEQ_GAIN_6 +46 0x5C60 //RX_FDEQ_GAIN_7 +47 0x6468 //RX_FDEQ_GAIN_8 +48 0x6C70 //RX_FDEQ_GAIN_9 +49 0x7474 //RX_FDEQ_GAIN_10 +50 0x7474 //RX_FDEQ_GAIN_11 +51 0x7474 //RX_FDEQ_GAIN_12 +52 0x7474 //RX_FDEQ_GAIN_13 +53 0x7474 //RX_FDEQ_GAIN_14 +54 0x7474 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0202 //RX_FDEQ_BIN_0 +64 0x0203 //RX_FDEQ_BIN_1 +65 0x0402 //RX_FDEQ_BIN_2 +66 0x0304 //RX_FDEQ_BIN_3 +67 0x0405 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0708 //RX_FDEQ_BIN_6 +70 0x090A //RX_FDEQ_BIN_7 +71 0x0B0C //RX_FDEQ_BIN_8 +72 0x0D0E //RX_FDEQ_BIN_9 +73 0x1214 //RX_FDEQ_BIN_10 +74 0x1E1E //RX_FDEQ_BIN_11 +75 0x1E1E //RX_FDEQ_BIN_12 +76 0x1E1E //RX_FDEQ_BIN_13 +77 0x1E1E //RX_FDEQ_BIN_14 +78 0x202C //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0030 //RX_FDDRC_BAND_MARGIN_1 +91 0x0050 //RX_FDDRC_BAND_MARGIN_2 +92 0x0080 //RX_FDDRC_BAND_MARGIN_3 +93 0x0007 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x5000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x6400 //RX_FDDRC_THRD_3_2 +101 0x6400 //RX_FDDRC_THRD_3_3 +102 0x2000 //RX_FDDRC_SLANT_0_0 +103 0x2000 //RX_FDDRC_SLANT_0_1 +104 0x2000 //RX_FDDRC_SLANT_0_2 +105 0x2000 //RX_FDDRC_SLANT_0_3 +106 0x5333 //RX_FDDRC_SLANT_1_0 +107 0x5333 //RX_FDDRC_SLANT_1_1 +108 0x5333 //RX_FDDRC_SLANT_1_2 +109 0x5333 //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#RX 2 +157 0x000C //RX_RECVFUNC_MODE_0 +158 0x0000 //RX_RECVFUNC_MODE_1 +159 0x0003 //RX_SAMPLINGFREQ_SIG +160 0x0003 //RX_SAMPLINGFREQ_PROC +161 0x000A //RX_FRAME_SZ +162 0x0000 //RX_DELAY_OPT +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +167 0x0800 //RX_PGA +168 0x7FFF //RX_A_HP +169 0x4000 //RX_B_PE +170 0x5800 //RX_THR_PITCH_DET_0 +171 0x5000 //RX_THR_PITCH_DET_1 +172 0x4000 //RX_THR_PITCH_DET_2 +173 0x0008 //RX_PITCH_BFR_LEN +174 0x0003 //RX_SBD_PITCH_DET +175 0x0100 //RX_PP_RESRV_0 +176 0x0020 //RX_PP_RESRV_1 +177 0x0600 //RX_N_SN_EST +178 0x000C //RX_N2_SN_EST +179 0x000F //RX_NS_LVL_CTRL +180 0xF800 //RX_THR_SN_EST +181 0x7E00 //RX_LAMBDA_PFILT +182 0x000A //RX_FENS_RESRV_0 +183 0x0190 //RX_FENS_RESRV_1 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +187 0x0002 //RX_EXTRA_NS_L +188 0x0800 //RX_EXTRA_NS_A +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +192 0x199A //RX_A_POST_FLT +193 0x0000 //RX_LMT_THRD +194 0x4000 //RX_LMT_ALPHA +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +268 0x0002 //RX_FILTINDX +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +282 0x7C00 //RX_LAMBDA_PKA_FP +283 0x2000 //RX_TPKA_FP +284 0x2000 //RX_MIN_G_FP +285 0x0080 //RX_MAX_G_FP +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +288 0x0000 //RX_MAXLEVEL_CNG +289 0x3000 //RX_BWE_UV_TH +290 0x3000 //RX_BWE_UV_TH2 +291 0x1800 //RX_BWE_UV_TH3 +292 0x1000 //RX_BWE_V_TH +293 0x04CD //RX_BWE_GAIN1_V_TH1 +294 0x0F33 //RX_BWE_GAIN1_V_TH2 +295 0x7333 //RX_BWE_UV_EQ +296 0x199A //RX_BWE_V_EQ +297 0x7333 //RX_BWE_TONE_TH +298 0x0004 //RX_BWE_UV_HOLD_T +299 0x6CCD //RX_BWE_GAIN2_ALPHA +300 0x799A //RX_BWE_GAIN3_ALPHA +301 0x001E //RX_BWE_CUTOFF +302 0x3000 //RX_BWE_GAINFILL +303 0x3200 //RX_BWE_MAXTH_TONE +304 0x2000 //RX_BWE_EQ_0 +305 0x2000 //RX_BWE_EQ_1 +306 0x2000 //RX_BWE_EQ_2 +307 0x2000 //RX_BWE_EQ_3 +308 0x2000 //RX_BWE_EQ_4 +309 0x2000 //RX_BWE_EQ_5 +310 0x2000 //RX_BWE_EQ_6 +311 0x0000 //RX_BWE_RESRV_0 +312 0x0000 //RX_BWE_RESRV_1 +313 0x0000 //RX_BWE_RESRV_2 +#VOL 0 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 1 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 5 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 6 +163 0x1000 //RX_TDDRC_ALPHA_UP_1 +164 0x1000 //RX_TDDRC_ALPHA_UP_2 +165 0x1000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +190 0x7000 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0000 //RX_TDDRC_THRD_1 +271 0x1800 //RX_TDDRC_THRD_2 +272 0x1800 //RX_TDDRC_THRD_3 +273 0x3000 //RX_TDDRC_SLANT_0 +274 0x6E00 //RX_TDDRC_SLANT_1 +275 0x1000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x01E0 //RX_TDDRC_DRC_GAIN +195 0x0030 //RX_FDEQ_SUBNUM +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4844 //RX_FDEQ_GAIN_2 +199 0x4B4D //RX_FDEQ_GAIN_3 +200 0x4E50 //RX_FDEQ_GAIN_4 +201 0x5254 //RX_FDEQ_GAIN_5 +202 0x5658 //RX_FDEQ_GAIN_6 +203 0x5C60 //RX_FDEQ_GAIN_7 +204 0x6468 //RX_FDEQ_GAIN_8 +205 0x6C70 //RX_FDEQ_GAIN_9 +206 0x7474 //RX_FDEQ_GAIN_10 +207 0x7474 //RX_FDEQ_GAIN_11 +208 0x7474 //RX_FDEQ_GAIN_12 +209 0x7474 //RX_FDEQ_GAIN_13 +210 0x7474 //RX_FDEQ_GAIN_14 +211 0x7474 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0402 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 +224 0x0405 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0708 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1214 //RX_FDEQ_BIN_10 +231 0x1E1E //RX_FDEQ_BIN_11 +232 0x1E1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E1E //RX_FDEQ_BIN_14 +235 0x202C //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0030 //RX_FDDRC_BAND_MARGIN_1 +248 0x0050 //RX_FDDRC_BAND_MARGIN_2 +249 0x0080 //RX_FDDRC_BAND_MARGIN_3 +250 0x0007 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x5000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x6400 //RX_FDDRC_THRD_3_2 +258 0x6400 //RX_FDDRC_THRD_3_3 +259 0x2000 //RX_FDDRC_SLANT_0_0 +260 0x2000 //RX_FDDRC_SLANT_0_1 +261 0x2000 //RX_FDDRC_SLANT_0_2 +262 0x2000 //RX_FDDRC_SLANT_0_3 +263 0x5333 //RX_FDDRC_SLANT_1_0 +264 0x5333 //RX_FDDRC_SLANT_1_1 +265 0x5333 //RX_FDDRC_SLANT_1_2 +266 0x5333 //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 + diff --git a/audio/panther/tuning/fortemedia_stereo/HANDSFREE.dat b/audio/panther/tuning/fortemedia_stereo/HANDSFREE.dat new file mode 100644 index 0000000000000000000000000000000000000000..b4d86fc021d3c22295d06d0594f647642802346d GIT binary patch literal 117198 zcmeI5349dg`NyC4oy|!g3xp$xaZ!PA2Lj6Na=Ih|76=eR)Dgripjf(iubJ$ zMFBzZwpJ_Ns352WL2Ij4EnavlR%^X#{@-n~BtU==Io7{#`}sPvo7vr&d1f;6vfn(v z!DCJv)o*B7nJBFW|8M@6Uql{yK}q?e9XmWRSGOsj|N83$5s6KVO;k)3|4$b!*?)AH zbBQBS{5Kk6Bwk`6j-}!yRqF8b1gOj7dXNZis1FUGAtcEXX~eUQnQsD3AsL!Ua{N)y z9FFF33LFC--meAIV_Adam>$oxCA5OpkP2;hzAekOW7-}%Ku72VY0w$EK)SpY)s@fg zCd-mf5RY>rtJj^?>%q@@LNDkIePrsFec1sgiFm!dZ$Ib{17IKwg260zvZVL&NkRM& z<})A@vS26-gW=$Z5ik-)K{kwrF)$W#U>xMac*uiO;8Zvb0&qG^fHPnsOoDuv3{&6_ za3<^fN4YOyD)VQ-G}+=hoAobX{v4PNGhilr<6PeLJgP8D{#7;`<}g2(W#>`TLO$|* zC}KYq%a|g=^FhiqpM7-!pRs_7U&t|V5nFaKKU>K2m+-!q%Jpq8lO3ZkXZ{Mf60U-) z;To!Rt%!3SufHB{5Se=;ue*u)MIxTXP{MoN47W&G@e;TdZiA(;43@*~u!3b)N@>C! zyk-@TSBp`1%0{_M*2Uc|`T6(odG~UZ-N*EPcmVzc55k|}Azt$^)4#ACk1)T6ZGDvY ze2gRban|PvYWpNVe~R~in(1122A+lIV4cYM>t#pr^RNLn!VB;syu^BKf>PKFFT)nt z3a{{4uk!l8$~|>o6Oa5&K6CwDzE!XD*>CXtoA3{oc}x20x8WUGQ|F(usOL5*X!5Rj zhP}u3z0W#*03V9z?d-pgI3hmgb)U$>hM%(RXT1J%9)AH}vMpc14(7iW`Tk!bKYjz> ziv09%rr*JTc>a6%fs_14_=)%ZndyJw7v{@=-Jz8duLcKP5Czc?1F;atuZ4J(B6UQ z)VjD6RJ@$Xdkm+CWgHJM&eE zx`62dC7ug;-9^0aVzsd0Lbm-99$%`AT*mZrrR54GO|RtntCUY&&Esp-Lvk&Tuj4h> ztBrC4pLL^ZuWsV;B3`pt`Ftg6QO}#z(!^VMyoA@^s@BxGjcr)UGRxS`r=3im{Rp$T7{Af<^Zb96N%%$O=a(_hZvbu?Bu(qm zu8xiomv%{%b|jkTV<1*9>KO;|x_wa{9w$Ius0WEUy`fu|^r+8k8fdpP)CEnFv;-Py z>DpMQN)z6Dbtd*`9?uKK>HzPPkMz zbYG^Ek}lUNt*+2XDOWOol}<{%T8sA@*7aJr4z7nA;6}I!7O@SB`J58C8E%0ka4Xyf zOJNx-hudKVtb{vY6|9Ck;V!rv?ty#ZKDZwqfIsO5O&?@E|I9i+q~l{B)^TbwK_L zzi=*-c>A9P##d@)8F)rC9@6W)KX9lfef=AOkWX3x+y3$}pzG88G=BkBne` zB#eS=$0eg-jMG@gI+C0N;~YuLb!6Un_ER4F<`kAY)hS6njcLFsO*q|oGjRgzc?ORs z!X(J&`N=TFN&n^#PHFoyozl-4pt+|y()}#fdm77}%|0mLb>}cY-ASJ@gXL$!xo{rL za#CfsBWvfdjdOYJJg1;ZA&<|8B4^X4VrTIi#_4ff&}kv_ohS4Kj#n*U-7j?3%0*7B zTnr1HU(_XR729btBK+1dCX1 zvGcK0;wZV9=`Bo`I1}YombndX+JOXRrQFsg47FTc94mW8*CEl zoNVgV^_hn5Att#=hDkXp)1;(inbee_rhV!#)^#}eVFZkXQIHLzVGP?b)_9y8(^STp zG|4r78E=f_v7b*d;y)EmGvWy_J>AH}32+9FC-Qg_ug!qTHKhsj%yUkmk;3!&oFXV@eT-=! zL6(~j7Z^!f02lIJ7a4J1Y)V}VO?u)bCVj@Gyw7D!FK7L)Fr`zkG$nJcGAVL3%U@%p z%eB1Ub#Oi005`%-um~3O-X(A|+`_u;dTdoaE~*|6wb?d%-0c6j*;#K}2ad-hcm6gD zpLeznN3;$tZ5<-wde+s}AtLH9)Yc&)>M+yRAtLG^s{H;qJa($LbL_N)>(;H@58nn$ z89OcG@pA5OZ-*7I67FE^w2HCQYUb}`>~t4nr@OgNzlX8Yy^NjiW9)Q4JN=2V z(}Rqi{><3vA;wM*Gj{q5W2Z;BmtO;q!ed6ui?P$&jGf+L?DS8@PTLqez026?J;qM&Gj{rbvD1f)owhS}`iQa9 z$BdmmVeIrNHT{fr{T#l4FX1cL0bj$v;2XB%TgFcRX6*DGW2gTxcKV*N$`9=49~mG0 z1V1yb_%G967&n!H1jVC*;@3gG-vJjyL3FUJI0j-N4&s9%b%I(Ff_%Trv|dn}CW1RC zf%-w2)_~VE4D#wVFnvaA-Y1o5o1jbD21}>53zp1jA54)BEZ;FGT{`i8Y0w$E zKst1VZg2wceIj&+9<1B0$5z$jqU!Nbn{Bhl&Hj&@o%ObL;5`Kv~H$#GozGsGY4BY z)4G|;x|!C^j8r#s2ySL(25x2+Ze|8Kxq6K*20sun0FZ$GVx;&9rW& zbu+D-Y28fgW?DDXI=$67z1Gc)47b|4nUPTk>t;qq9ju!f8FjF3W@OaCx|xwt2kT~9 zH`BVA*69s7z1Gc)47b|4nUPTk>t;qq9ju!f8FjF3W@OaCx|xwthdtcPsC~PcGp(Cx z-Avmz)Ar4@eKT=Wt($54X4<})V*6&&(=amoW?DDX_RX|?Gi~2Y+c(qp&9r?pZQsm& z^#rwjGi~3@-%8(G>t;rVdt=?q$f$#LGb5u8*3FEJI#@R|GU{O6OzUP^H`BVA*3FEZ zzPHxRj12e2x|xwt2kT}=Mjfo185wo3Zf0cEVGlP`D&0)se^oQhXNZ>b&vtmWJkwkx zn)%vgn%_c#c5*eD=HfnzoaW|mH1C}P$AAYPvIWz z+)9r6ZLm}%Z5f}tTqIDLX)bbylohYy@Tkl*7kzj#&3)&r7vDLx&onP=^qPpOKGR&} zEsp=Up=O!pQkzWkAO5{Zrnz5!WS{>8KeKNCW%>)0ktogSSIbOuDc(n>d2D0)PBww^ zO!FqvOf@3YyaAc!4JtCt8&t_OuS=$RBAMoiWSS>dWSS?2GtIqi)GnFk?utzF1IkGQ%N8ThQcry4i%Z^ zMP!^PXdPJQm0_pF^hk`MK=py=0olo=&Fq1ULgGlKVZ0W%KbvCsUm% zYv0K>_sldeD=yD8cU6;V9$(8$^SSc>G}GLF=rYZ>sjrn3l4&mAz_(YkbA@xOyi^CU9O{Ua+g%?D)k)R`yt(gVBp*1ZSx(I@uotJ}6cNw;tB#l7qY{b2wM zgh5dAOml}!bC)xcEbvieW@qczn9({uZj4T-GgjBDo1;a>K`xAkJU9hvmT8_;gG_T@ zMW(rrOmm-aCY%fB0h#8$Uy*4Zb1~boknOmH?YNY6z6>shE8t4F3dl5<>|khp7db=24GOi#2S+qin-tY{TQM>l5%KJOxj~ zT6hL(pJ|>!rg>)OEA%aWRr`n5KGR(5_t}OI*oF_;hV5*_M{L8#Y{MsP!>4S+XKcgg ztm_x>C42=tfJ}3#VWxTP&w3J>=99=YpG2nlBr?qhl4(AWO!I+cnhzw?ob2YBWtw{v z$*XoleQ4lFz-F3PW!=gGgU<{U*Yk> zz(|3HDw*c)Xd~_zAk*9(XCyY>j6ARAndZ@$Yp(}KQ1M8dVa{3#GO!F8u(8R`6W}3&6X)ZDZG9VMOU??0|rg=9q%>z|4&7)5> z5`7v3;B>Zs0-OO8VG{4350haERG(??BGX)xY3>STnl~fUyx9yg4rc^+M3`+?aW!T+MCg*b}*UQ9nH|pP9}TguQ+a;lZ;Dw z$#m>zqI7@bat$z1(F09v0>@3%VDcPKHZe(&d))L1XQkRYa7@)K)BI4Jzj?L}?EfSG zd-P&khlr@d=33MtbnUC@^`Tca*N4L0t`EM@^}+Z1zCP@{A2@*PL%0soeE-+!I=aer zdO`Vhx@cNkbI}5>)4}rVw5`Lm%KNe!)**B+7+rBb)T9p2In~r*a$9rR!gglV;ndZi{Z(E0ms6&peLqybJzO6$<)FFI-yff3h ziks;Y*{7SSBpPYUx|tE>X2$+eBw;F*I}4`C7T4J#-U8;&f$1;-!ZKJ6x5En7XC+j)nf}$XRNpBZ<2@d~&wG3TAF_Y8voAj4{XT|I z--wHQVmAjdu`Pf>z znI&`f;bv;wOi!honIz3rQ{2qPxS2^6Ze~&yH`9%q>Bh};<7T=m+)Q`a%?#}3W_l~! zOmDfHxz=9;H`9-snN{It25>XI6>et0Tkd9h`m?^cnVy0CY!D2_(>xh`JU4{L8TgKw zkOf1b+|4X2u5dF8aWe~XGYfGu=ZwbvP7NkNxtqDL;UqpY zUzH|IR^ENMnO)>;)}sKJtFs25qzC%Ex_6I$x_9qG=VrPS$Lad+T-~7lcwMK#fw`HU z2y!#siI=e*m$MyLupI}{&Gg}BX5eOK-L8iZTcJn#SL*ESJ75)V>1wzW?t;7F9=I3o zgUY^{HFY!HiBGT%PqGb9u?@9%Gc$afbw=jP_?TPt(5$W6Kl~N#_rIz~`2VU$j(kmz z8u>TY|L^d+9-aM$9zFU^*7qOq7Q7Abz&~LdybJH?*y#6lZ0rZ{A#8__05>!C6ZjN9 zgU{g$_!7Q?9q={O+|8VTn>hhDa{_MW1pdK(FmC2x+|0qanS(3b%s7e0&y0asXMAy- z^Gp2V{05>xhH#4?@v!=+pnPE3m$rv2XYTV4&JoeL`Zsv>b z!{BCm_nv7Uax>TBW*)05-OSkixtWu$a>|O2ted&|gM;g4Muop$tZ*~ADKo07n;F>E zp9{H}dR`qP-UK7F>l!Jjhg+9uV#RG7sc%FzFdk`$@0Vl}q!Hf{m%EvzySbTbif}V= z@U)~Di9Lq*t90>7l8-YY$MalE(_C7axj1(DQ&Y{9DQ(OG9E$lx?aa*C?ajoT4km9x zN8``yWOB39Oio^BlatfM1SaBU`fKiHDp#drr!|gUOu1v{c2zod^>8zz-9t=L;|!CO zlxbW^wRbaL!_D-lJY33CjQCH5(~NimOmQ zi`x?R??wE~_wiDAzWM*^W`>TNJdPW`Kb2#njhTUKFl%l*Gxe;%@t-S1?7FV*P2BJ83`VAp%VefcCAW>4&HdeM z)6Ptv&UJdSy-xGJ2lv!L&dd4SFW0ON2kK^q?gc~F=};Yp4^K5?xnIi9<34*%J9Ga0 z_GaXn9n8p49nEPuo%p+!G&5=x_e-O?nDM{jKD+AuQhfYx<32lFhp?L&9UePXxS0w! zQ&n{{1Gt%i6|mBT-Ap}iHRs-)jGgXc>~uFjyN9vUy~dIIsPp}dogQH9^e4tn51PHX znQMw3k*V+g*tqI{ z!twkmd%k=2hIxK=p2BqiWpD`e6s)aJiYg9a|wcGkjcBJsx(tnFp|K_PE*qakI1D zwhl-1{7nv@ceV~kv<}DHIvf}t)sL%Mm+{{?Px=4>`brF z{~Ou0ZzgVrIM&US^jHxoDWzFNAOjSh#K>8j#po>$>!dT=wNaWm6O z;AX(hOvBAgt8g=CFBO@+43-0K=4{-|w3SfdW_njkpu){G(TB&)OqjP`b`)3NH&co> zi4^VI&3xd5*Ep%FcQeb1-@?n>)y@1CH}myz`*t%o$^p2UKjLP7{~ey@f0%v`Kd?SO z!cTykDgR|!;bw+T{=?vAHj`%Rc-+ipRou*G6>g?SS||^0rUy6EgPZBW%_M^lT0<(m zDfjJWhWloUHysbLD-LKkwJz=i9JCX8+#N5i2h*O=3wlEz=nE%-7y7XbZe{>CGk}{J z7^Du^%`C>vEXK_&#?36o%`C>vEXK_&#?36o%`DDUrZ0UnU3u!Rlv7aOPgP1zW8Vjq zS561qOof~2nW!E(VG_^p-_7(_aWl8XOjqBk8N7C;a<@KLecpc8zM1#bovZv++{{ql z%q=ndcQY3@+`F3@?weVio9VA`GsU}zOUz>B^OdMYJ#VHb=q)^6qNM4qYE7NnSf{1z z|7C3Za$MBgm31>eVE=pw+f|Hw#4++Q^Pi|IoliL?K4boK_SY9ozvQ{EnC`&I{hEDO z**8->|K|Dc;6KVg_IAFD|a*fz8-jUJ+&{hmmcQpt@Cg*hmGlr3wV+qG|a0r zhV;`zNA=g)c>{EQ_CQ^bH%KoiJa~OG8@k8oEDZ+nONawGD@&+ zrVMeo|A$P-f}zfhGK}ePN0i_3$Oz^~!YC;3o9W{S)w!AVs_&cGbk0?d6kP2r>UoW`vCFm2rm5FC z;<_GgV4H8m+q?-D@wtngkDU@n$<0h}VYGD#&6J{D`)1bE z&E&q=6!M+%nA}v8KcS78OJAkg7qv6_ICj$tI+%%5JDM|bGp9^QGZQ9uHq$2JW==^r zXHM*DX3y+q7A@L;-%LgS!zi_D|HJ60fhO$O#nAt-UIU-0hnv}E(PsdW9*S zdZj6ubCpSvt6BaUBVDdF;<*m4ha2EVxCs`)Vk1%lH^VKarmjI%@3bcFO~?rh9XB}~ zH<_8KX3U5-X6nSYX2!ho<7NuZ$CR@;ZcgR6$xk!695<)tb}>0;rgQvsHHEWle%!e9 zZ}+%49B!tqLq0CXWZ1h~ogF^!0yT4Q?D;Uxg!-2rY&Y{lTZf3ao^7Z_9l}mvO|B1J z?e&4*NBjT16n4=L}JM?$4(V)rh}X5?8nVK7=1It4xX0B`Mb6!aPq2mGd;MOKHoZ656{B} zDDRu;ujrfkKZjywDelB(co}bVi}7b~IbD|gCMym!8JumL6JtmlH|rgB~5~%Omlx! za!?AJ1;uj|G)J61I+zr8F%F}fxu$3ZW2lw?^M1o_rUV}2cYEdWAoK*)^aS-fiNUqW zZnmYOC+J?bO;mC)bll`DSjX6DJ!7Zm89QxY?6i?F_X}pqmoYcTP1O4)Cgk)s_>eL8 zcE;QvG3MsDY4izW?oYW#Ir0uvk8r(lK5QM1oLil3>ktv=!-cjE5mAQ?wWvd=XLL=k z4_)o`Ay|{Y`3SpcWaHNO`Vg)|=M(rxdd5!AGj`g**l8nUrxzGIy~y9S;VS2B zV(e7P*l9CkC+@TJw=j0v%Gl}malaHkAFAt{nIOBmndzdXkgpz*hs2R6{u>Ro>zlcR zj*WZ=#V0g@rjQKHBsu;lXbwm7I0cRY51-kB>E1KVHJRpQ8nawGrtP5vbc9Zj2A!b` zq{~}TUHR;8vMl)o@i-@nxVv*&_uywep%?UqJ~H*ozU+XLM7&?;SOH2isvdb&DX^p9ye3Y-@BVxny^Vq6G~w-ybN1lD^&K)yr=GK9M$`G zGuPB9@0(fBpoB8^)Q3r+?Sgf?whG?-%KU)ih4+1Rk`w4=3is} zZ_NLlI=+re`G%51*f(>ho9QXfG~eCLEGypC&BV?Aee}(&a5H_lnLZzGrmvUw`Fk_% z1AXBn@apm7`{{Wz`sgLVIYmX-nPSN!}zuwIp;yasulLb06>m1y_>GW`%!Te0!olNtb z?&s-1!7N>{h)naGIc(=#m-Jikd@CAGcU%?I_(_Gik&Gh`N1Gt$1`eqj3W)|RP z`sthLrEjK}zL{S7X2#Vt(>x*3kp%i?CeSxC!S>AzyP2+vO!LMeH!~SGGZ{BCjZE`- zWSS>b-#7Ek#6#m|rdD+`-POC9J#aHy;ATFdFL1ooxS7AG>fKDP|NnC{%ZjhTn>_Sx zrd#fI{H`jQ=5jwS>;rJ{GR^B&e7`tVgn^MVF5FB;#N>~=cpPQuHv%yb3vp(Abi5f; zREPPR_03EQxtZTKG1a-5YlZrg`W)W1p`zq(U20;A_jY9gwx? zqi?3KqY2<<=1oa6-Z7nx*NbD9m(Fut`L3}W?BC7Q`Xs(1!m)Gu86E0>NTzw59?18L z^z(@;&!!Ib&1{I9ncO6U?-y}1Q?g7dZf5(`19LOeaEkm@GtCcD-%Og}n@~?fX*wNd z@SWXEBh${MPSxjrhjJ`KeKWB>OomMe+TFrdT`er7DGR?nzh_Tbdyysuc)#?%Mi!1vhR&_JWil1Wav}>mM?rvtm zZf<5?sJ~U-CdN*sjGZ~v_{ z%rx9gf7ML$gVZ-uRrrh2l)jlw@gf4anbUAHz16#!&+&cy?rvs-uoH8*+|1pMt*XaG z$kh!W54G7gd)(~5Z|2T=+dA;Ou4ZoLp*Vk=h0i-%ha*~tmbMPuqa2tsekjg|uC@*l zQHP!|yXx&WPH`Dgb zw3+6%Z|482zL`?)X4<})<=ND>Z{`BqH`8|_4sdtq0X?A?^oBmr*M$15y0q<^DS_(! zU)#TQ5*|iA?AwvGeKRAY|FG?w85wo3eKRAY4q+F~_RSp5_gXb`#t%h5-vh0~fo7W9 zzL_<NDJPJZnOZ zUEzXtWDcw+bKrS02R4v7P~QJ=TEUBC4$%J)H*?B_QZffN)Ax|<(J5QV9N0?cK+XI4 zM5*6y|HDwGdDY&M+Y0L=X)XGeAqwbWA zau+>O4^Q9B9mRX^n|UxZ&BJ{&y~n&ON&fP_nPtTv&@1%AoqaQCiXR<&31?BYiX7ar9=1=ljK)_s!f_rupuDGn1yb;Qg!b zo7t;Zs_EaOjTtn!t;rbD&g7ob-i#mL!Hmf5Xoim2k{5%vfjOA?cfWD89Q7WtxY+j}PUEN;CRqHk(0z9r|Xrq;KY4yt%g3 z^vw)^_bi92Z)PBx^{YI#cJG@RJ|1ebZQ;I|_PE)5-^`u$wskn7?#jAtLG!zF!KDop!pJHq-oneKTE7c{a7pG;a}< zv}5VPd0bH3#|KMYEraQat%B(@T9b{Q%Crq0M%!TN)ONv=Iqicf(t+hW2Bk}UhweQ|H)3;l{ zRbQyzst>1kW+}Z@Hv<`+^jr03Z#8~D{Z?}htl#Qy@wiC}ySTOv+_TrLZ|0$JK906^ z;M#a#{TdHN9opDBL_{5`I^&1)`jDNy(PS6CK$g*q{QIlDKAd)h&IenE*kD<49K>^< zR3~_)twTioUJ5(1JKfCaeY=@?*3FdPTc){nGuH}#R|(I;bFfaVn;At0b2P+2EW{~s z#j6ylqxwmL5>H*Ir%L7|Dsj8{S$+EcHGqbY1bg<)v~FfD{SvL4xis+>C9*_G(_7V= zI=3mmEG6@M8GR&|tI~wqRf$@mzHhry<;xu$W2?xfU(ND&D(QZg+Sc)I=I?=f;XaPD z`km@22^W0xJJ|AJaMqRBQW%?LAu6oN8OrKP#@)SJH{95wI zpCNzzS>~UEb+8_uhYhe1UVsuj`v> z-OT0A;yJfFIeLX7u`3<<`3|SKta2ot_Bw zoZhf&5bBF&9oZw-7tOkvLnFeyv2JE$)WN!$kx>WhW=2LGteY7bbqL=tSvT_y{EIi? zAB>$UGtGaCj$Np4W^Me%-80R1x_XDPZ|322Z+yOu)Z4l@VdrCKy{((czZY0H^Y`v5 zTQ~F5h;X2+n;98(ux@5#)WN!$kx_>|+{~DLyP4V6&9rW&?VD-cOs{n_#XA`9^knei z2oAwd&A=hdge({e!;}PuGxfs=CB-9Q6lB9_7z1M=2gZSQGi|21%`}gf=J=CGYe`Mf zo~_5|rHLLbo)-G`amVufad12wx=eHHW?DBhDd|a_(&{Oll=8GrN?NOvQlHT&-e)=P zo`ZF;9-fB{un}I+9(j@8mM_63D22`NGHlVAL#&%=GtI4=d8jkZt()1>*#3w4W`CK; zwr}QaQ<6N#D4AWhW=2LGteY7b zb+B$`WYi&izhvD^>tBcl%1&5VpXST{2= J>JWA_{|^jyYI*s+_kvua}e2;eR%9B~?zV#n|5dO0#*b|~zMvIb6(K7N3gEbpO zur(5*Bu4Du-77}YB$nqK5Xa+qNB}3)g4$3A66HQQj%8h_2T70&^~H>Bz?-J9-VjpZ zcyK`@IDs=bk>yD&Pli+AR7hi6I`7$-_0w2y0;fY$I0G`E88nAX`81*hXLP2_O>QYJ z<19|E6{pvl=i0#8&=%UssGaROmkuIsH^=S>ouD&hK^Mqozpf(fb69qR?$85rp(pf$ zbHD@VLT~5;eW4%phXF7U2Ekw$0z=_EI3F&6Jh%{s!9_3}MnFDX3?tzZxKu=6#yO8- z{c;#B8*Eo_{spXG31eU^jN@*M=cp5?!d3EP$wZjM_Q~u!h3Zb_Ew6@Y+^0gxo?x=Q zNY+lBE>bW+T*sAN&vP@mhd1#08|9A1H_5JkH?w{V+zS7IS@2J)c^k*O zo%6c`?&NiM@w&Sy-90Sth1qPs5AKHt;6Zo@=D=Kd7#@Lnymr2bYXLk8k8wvHmo@T) zY%!jc{QReQzlDslr&&G&i{M#!4xWd_Qd0N=%NMzhmsnrIwZ6e2dqwfw$ouc$e3#g<@C->tO?Ig!e=`zR&AFkR`Dn z^7td!Zu^()Rv+`;pRoPk@PF{Bi0wbr@-z1PT<&S}g%s5LQe3^hlGV{)bAI3OKHu{E zChpm0?&%iTDl_YBW8dvOw*$U|o$UKP?BbX|i0u1OohypuA^J5`KrAn;oC=MmAIEYuXCnYFxI(e>^5_@f^ z1Bq~)5?z<=^&m+(C0Qj(eN|T)uuS1`Lr7))c$O{|Cyi8XIRQ?DlX!eGoWlC4EYnm; zVLIp77*1ooi4xE0&{Rp@89dH_X3!imp#{f1Q>~6}sbb_T9=GCLTXPL2`f>!WzxbufJ@4b% z@8|IYy#7ID>W9>5nZrJFxz2}GrtyfHt>&q{jpwU;S)k;kN2%ju${qQ*l2%WsFPc8d zxjm&MaiJP6Pjj!H;aH2{S;ol=p53~Zwn=U6lsdYgUZR$~tJ9>OmW(7_JUp3w>+3{mpkpM3 z^@jYho~m6NkJob&Tv}X>^v8ovVEc)15}XXDz^Ra?3nU#HbNtg-HqndZbe$jHRD0wM z9dlI%`!s{*kO?i|Ox~-d&dE6oT0v`Q183{DS#5Pj<9519llIz`)m(psOR4eil}ajv!*y>*1GkB*G!tL;(!bWC)A?T8(qAU z1h@(&!X%gsQ(!7w4bz|yOl^-W(suiFm;u+owQwC=ueE(9=Wzqv2sgpaa0}cD|A1NW zPq+N8vGe9G-wD;VD=M zPs1~?2%hB{p5uI+QtbmoU3SNcR;B{CHZ@`=I7Oa7{ zxrTRmpLby`6vH}L4;x@3ya(^Y2k;?$1pk7M;S=~b{2zP@|AEiobNB+jgs-@UuQ}gu z;9J-Pn_&xVd)Ng(z>n|~?1rCV5Bvgq;aAwFBjqWj5&@A$lth8u7*ZH*d{!7^v?+`=#O2^|oRM4@Z-_GioKOpD8%w6u zfkZeC>KY}5^$f8majayhZzM?rBSTUQk2Ew)N#)qb8{%<6BRBz0G-UWma59_%r}BPj zkPeOEG$XT56F4230uvU=fM(DfGNA>W2`zd5vkd;=VA-0-ZQyKZYsl1g9IHL&(1E4f z;PY>YyOS|Ap|eq(o5em|ARD?u4s?U=&;xRzC-j1Im@s(^mz>LbZ|DPkdCz`^mi~ra z25|g=FvyUM!G??;!hIUby*ZEl&NpT!U%)cYD0Wtl?}v18e19E^tvaFvlJ6Af84iEEt9HBK=K z>P_YG)iBLiySC7{_Y>1-ePWT(NTwUh^bEtTt}$$Kt+7h3cbZFj>x?02uR#h7gJ6;6-=|mcYyK3M_?XupCyvN>~N28fEih6*W_h(@o;qo+KuJE`kQb zj1e2l2vag5AqwmeZHhg{EGdlTIfp5&;@B2%N?L+x7pG}REmKr&(n_tZrV;BWn6r~lS+M1)K>j;Vftct)UH^4Q-(vv^TZxU>e$O z8b(LcW^^(mY@N->h%D0{)y0g7&NdyfUCsEo9L}j5bcY_03q7G1oC6*>7kWb<=nMUz zKi4t9bQuH9BpGC8$Y9eWLrhbKno)9|DW3D;0?304O&LB6E`s4O!W36NTnr=O5;L>U zrEnRHg3CGnXzt+^EDPXDQoZX)+}lBr~}S?ri%*3wf=nR>Mu zlQzvf-6%9A#x$d)i2bI+3|@B)T+6YpGsStmS!|nWW+vQVW{$m)Ia@^!t zkIo-tjrh`H0V%$=TN?({r!r^U>jUf`H7GIx53-{qIU%kT=n_b=s`%UEB|+-U{t zEBW1g6~}*-Imc_vonB{tvl`xjH{mT<18>7S@Gh){Vps?3VFPT0_uzf_06v6|;9u}D zd;I+h9BF zfbU=@d=I&%iQT#=1%*VFZ~9;!++rq=1V0YMKWB0 zF5(MOut5Yw7G?H{0y{)QOp!=zkroHbIEXKjqy%sll@!*3+C`F4r-;Ab;ko0AW+&Gz zQc|y|*pXCJOD7k})cQp+X$^`_H&TiureRUEq_W@f;No?S-~^6!Vv#scDk`>}T$Gt` zN>S$6Q#no=%k(0fG%hM0bz0HvNll7U<#hIMS|rWS;5;*+88nAXXaQ$JOOAaOw1U>` zf8f|EKQ79ThoiZ+V8@NyUA^NbK8(kWzus0I_?(9B^BYt4xwGmJ(mK?)>cIUE{hwz| ztU8269lBX{2#Y#QwdxQSbr9wI{Wy@DX%nf`%~TR8s=C}vdqdtm6^;iNGy==b#LeJ7 z42Kbr4;RBoxCAccYr@MY+9=j9hpKTiXIyQH*UglX)A^cs1}f>%yP0M=H*-_5na+*y9{AkM zfek)n{n*{ilETec&08QyH*+6u<}bTNe*YOIV-K3fFR&L)<5$MZKE}^)fSajsGc|6e zE@7Sj(@LQTseo=~o}KN{xP(XHW;*NPLnf(&Qa3XNH?uZwW&&L4Ozk1OIe0Wy*dx^NG~+aPdmrOr6L2 zg)j^*g5cdutqycE@59aP))6<;7_XZ2ouIz$cNHGrM3|(0!_C|qz|G8$G*y0N5nkkU zyvP|Wui@TatB%#p{ItBAX%FmXE{T0edCIw&#f}PYrpxDM@^^Rp-AuvFl!fp#_v+}} zOxz5-%$jvG#eJ}wDH&DlX1Xjlv&_v*so-XID|Iv79oynIX4qw&_I;4+{~kJGjY%i{%w{~Rc>Z+ z6Wq+Tf!$0TG~O$)o4LkvGr2dxyO|OG?-zxMkuv$^7|OYs&PY?7QDBE?)9+@w9aZjT zmJ~MP_y@X~DRKxm6UVNH*UjwVb2D>tGR$n;%nt76rn>`fW~ZumGZW&wna+gnW-VtA z(^e~&`_&VA!8s5*x9b2mGi8h^4af4mZ>gK<4D4n;t)?F2X2zB|05#=iRv24H>}DR~ z+U9U=!H%1(to`Gr!{2P&`0H)eA*7$*+GU?Rs}3QpL#kB=?tke2JZomvAuQ_9+p0rY z)Zr$p4q;J;if(44f9~`E=l3A}JN6IRG`~W>y$mN9<-E;@akLZNZM4tgK?@+`e(s;cqr>{7#@%2R_T8 zb2I&)JF5;MtwUjCa`(@N3m^|J1imE?fty(}&GfmMNz+A~GZ++A<7Vbv zUUhEfni|f{oHfGdX3iRMaBgO?W33cBieVkBhYhe1-jk9-pPT8;%`A3Qjhnd(H*?pK zx|!bG%rJB_$;~>z%}hBKH?u-+rey5T%?!DlSx_@>=Du>dnWke5d6i?8Eq$EY5H(&+ zJ#GR{=6*Lb*EU(@+78amtO_^N79clsxaDRZkeg|_nKhf6>8jvnmgQ!W52oGjcF-O= z;9|O=qfTqpNvEZChAf?u(gmt6H?xj&kWQ{QSf@4^qEl0c>a^7JboaF2ax-hf&2+{W zX{U2K%z$g)TDT6bhna8#+z2jLLy{^@2OA~*A}Zl-DF zW(J#^8SVdm(dT9wxS2+IH`5bICP@_FX1dC`nSz^{6vuat@qFhPAUD(I%gr>rxtX(q z%gtOk;$Sz^g`3&C*QsXj-f56-dU`iDvvYm9nIi|BZVtP!DcjF5`}Za{vv)JIMT_QU z%NChtQsWk8MiRN1Evqg!vyQWynOv{CncAR-nVOnwrls~YyQhWTWjVmjtdE;n-{)p7 znMQ7=C$O8@zBD&;R^0yFOuwsFQ*LI3v3105<{_@_9otmXJ8lYwooW_LPBRO}q?-ko zHZ}(jKg~RUa1(RP=+n)SW15JQcyqH`x9Z7T4cBqw&&{;zz+Vc5 z&aJLh=H6I!2x%P}T6GAEKhH9(I)p_XJXRgTq7FA$bqI?(RCF_A%H~cspPOmmW*X() zOb>3RXCB~Yx)v}`Dwms?^aOLKC)pMtH`C_J%{08ZnX`h+&0IL*U^ml+o7ub9YUW38 zz?;mS-eT@VZf4iF&5;A%Vea%U+t)I8BLA@WI_6I6nLBM@?zEA)6St@z* zZes4VnYq&z=1yCgJ8h$;p?4?_$jz*en_1uIW-ggVZl))&o7uiJH*;3p{@hHzBUV#x zW`(hJ#BSyxuI(LLa*=o36bxI<-02PGPH!@IdW*T!8s<)KGk1E2xzoGMoz^mUDrW9P z-scH>pp>s29mAN-o9YR`%hE^TI;?J`Ts}5mN2ai>Uu&Bcg zRvp5k4wbo?4&htZay`vmqUBOzSqR932>yR0RIQttYxOket`CLtAUxd6{$*}v735}$ zzMVmJ2iz%-U5J}$yIUlK+{_GeGu^YX};$dD9z2(`=|%GnFhI;k>zqTH6M3xZl?PXxtYh( z)7(XFrYi{_Gg-OB*V8uD|p^fY&p zn^|yRZl>hzcQfk-%FWDcL(V3-nR(=9=8>D3M{Z^wxtV!x=*W4Jo9QMu)7#VBMQ&zU zPjeT!nL+e4_vU66)6=||p610<`$2yg00UtVl;&ne3{_H>+|06`=Esnmxy80WH*BmBs25ab29_EnVW6Cp5~H% z5B0NhGc7kWeB4ZWx6(tpJ#+xK&ZVb$Ur#4JDzCGiH8D%ye}5MU-p#bp(>%h~TSrCq z(b4w4IyR=Cj&tkynQn43-Q;FQ)6+ZwH!}e@Godm!(}A1mz|C~vW;zabGykqV z%{6YO!p&4(H#3=@=ES=zsp5}3--!C>P z?P+eq&9s$wGo84ZPTb6LxtV%OtSR2y%!#;}1-O}c0o=?8pPL!ubu;(WW51*8Y3_CG z2GY}f#IQ7T}St|2!OD=0I7Whmd|AT3B@mi{C5yTXhJFI?S@_5EgZ)=w`1l4Gr+I|!bLLK8Fn9Wrxzkt7oxW!7^bK>TZ<#x7V(zq= zxziTrO@-)k5 zU=chE&%yJs7@zY6mM@a{`V#9)a6ez>8ebs;b}8qwjM2WF=T~s-l`L1mtMD4U4y#2x zxS0jGnS}@EW{L|p(}kPq!p(H82i!~-Zl>!!k&f^4`VTnI54rAR&&?F)W^v+XI)iaD z_x*^ES?Xqbb2Ghe=04oaeYlzXe&xJyGX*zOa5DurQ~rPw5XJwh$IZ0iX4;aJ6F1W- z^`QZzKto7{77A#hLg#6WJQ z8#mL5o9V{QbmL~aaWmbeJA0EcxS8p=nd!Kh z>A0EcxS8o?Zl-;xnv+n@&2;DCE?x-3;35dVr}^3BW)5snpjtG#67O=1avwidd9uf; zoGZtZk?G6Llu|ddIX%tS1n6l#UraS$ieS1*mlMN=G;i0q zYI>Sy=pR(E<45kR)ziGJr+K0`H#6@n+{;$b8rs0w&{k*RW_Ie-Ubkr5LAPn)W?M(- z1f3!Hp61GSjy9A>8@QP^qc?tL9~~LdSKFid>6qyL+7UZI$HxuSB7Yh zPjgLAbCDb1Mz{%XhFjoPAU9KH!9U?PxE=0*JK-+48}8B05cf3K^fV_o50=6*SPm;- zC9Hy1q4J*Q&Jg!B*Yq@}HwEl~?_ei<54(WeObOD>wEwP0;AW1%%^ZQ7IRZB`3pX2d}(ibPwmz#McJx>6l#D2_LxtSTR&i{@%}fj6 zW=8tl%t)`Bxi`4n%s@TO6Xno7&2zjx&2#qmG(T21(=a-kHlq{YF?Kd1BeG0;R2MTQ zI@@%_b~WvBIoy|S&>ea}F7$*jb2D9IsL5DU?BmQob2Bpn=VnT&n<=hornn0EzQo+` z>eW&0mv<@z-4q@@JS!nxYw#fSk$31H`69k zshg>AGgWoDnO0A8?*9330p!7jFbpn&;lMZMk`EWdNVo(pY-hSs1-Y4K zMK{xqn`u7=H!}}6vmgYynG@gm)6Fai;AWN-uEqB(hIOzWHo!)}&2;+Q%&P2Zo{XEB z9ITtU8#i;$Zjs%%nY(c_cjIR6#?9PQ>Sk)(OpTkV%jITz-Ar$8W}e1XL@RLHAOa#G zitTom(YT8-Dpg`tM{(fp#X-E9Jt+a-(aCeQa0+Wf9Y}=ZIA&d*!_9OisRZ22T2h~7 z14w~}kP64M-9KVq0l$CT`{vskoW;^SS94aG&y6 zzYvbx&D3gtZsvw4Ur+OU+Kj{f4BXRvZvZ#5DsnS*fS%@`R&X;#W^b2CNCxtW5SDGT9g?%6Xe7s0bQzR#)rQ=V7FO%|)>@&emlWPHBFa*3Ly zUS|0UELCk~8O!A=O;*54)>o;;@+$quUt|4sSPgH$oA4H_fw$ouco){Pe=+;7V|_jA z8(81S`g^Ru&-w?ff5`ertp7`i`k3qfgwN2yZl+{Zv770#+{`jJGX*!Z{~_GWin*Cb z>tn!Lj!=&o0-~+<}|vz|C~vW;*@`ZYKYz#t?TWV`xHWqc}Iq5a|Nh z&=qo^8+3;rkPAJb7o5XCX7d;>IhXa`aP)3w@?qS}qs`5<+{`0$Gb8-pFZ$d}enB%; zFm9$dH?s!Z%oGU^H!~hLGa4wIW%O-`UyhY{TS!`Gp@-AtXc=j-rwsBSmYszY#fsBSmYszY#fsBSmY zszY#fsBSmYszY#fsBSmYszY#fsLai@W9yaWW+ISCrf3;iE;rM_%`_}GQ>1+kcd8q7 zhaQj%J)swz10FaRdP5)R3;m!!41j?!2nNFt2(R4C626N1)6Gnpj$1f`L2>lCnUfFp3#*w+1xwZp)nm-j+H9gG(xtTv{tEYKQxtU+6ACycbH`8)6b(x##^5$md1kTN@ zN;lKcmAjeV+{`-8K{~nKV4d1vh)zu%s?$=>(@oN1e0M3Oogjq8We)5o$*E5>6{KT;2O9Vu7m4gCfoow!cA~9+yb{k__&!?PxIh& zGl!9zIgH%QVdQ2GBNQ;3+{~kLGc(A|%pf;2gWSxFgL5-Knpn>edlJrKGSoMcq=Atk zDTYTH8m6QgQF6Q?9v3u%6W~NchMxo{!zpm8A+9t?hsJQ4k=dsSoDNOl433)t&7e7C zLJK$(T9QL~mZ78-%ho(@17|~9L#DRlSnWB74lLaUZg!Qrnf(6G`}7BTn!D&}?keqR zKAN898G(D6&xsgjd^GVQUNamZyW9D17Pg|SsJH?wR!_;WLl;M%Nl zlh5b%VhF;`wCcdmn=r`DwCWJjI{4j8s}3QpgWt`x>JZX8_}xsa4k4|B-_5k@5YjqS zbTebh=1$^sGY#BKqr98xd4ze>Jebe#VGEesl*`RbA~)0dB-;YyX4-tYnT9tvb5?M< znF~j(;8-h}JFVg#y~^C_HRev?k(=ptGwV1vF?ZU`+-VDQr>)GLwlR0w&bjV@Fv-oV zPqt)zax*hZb2B}Gb2Hb3gPU1lY*oz7EE^C0+{`1mHf!7*-U;-(nN}S_`uX*{nN}S_ zS_i+IY1JX5b@02HRvkiG2fv$X)gh#H@Vl8-9YR`%%G^wch~LeO7PJoB%u6rZ-_zWN zn`x_JH#67jY0g~_FE_J)nVVS!xtXGGXHeY%cgkZI-X&tYo3GBv&CIwL|8q9m?}Pi{ z0g=21;USm1#94Kcn98vwNMP}U_H>& zT+!29y~nxw+)Qsz^J2%b_cSjl+$^hbGgk%UX8!UcEz5tRbve12zmS{h?Pyn#Um)y+cay`wHOM9Ao zb2A;KxtR&&ax-g@o9U>Kn<)iNloXr}P094!-_u<3nv+kM2`zY^Gu7(omMTWh;&Cg^ zp*8#BX6E5$=HX`M;b!LHX6E5$=DDFG``~7}JF~>ibdj6s%7(5$Zl)`^+{|Knnitd4 zyqKQm#q=~Url)x^J!9RlDgz(+KxRpbBk@io4J6V=8J4&)g8^osl4d% zs$aheYIldLlq&6MzD!T1@A-jl=Jdp>aWicJax*vEEH~3~GwW%|NYcf_lQnLZPLu{Z zMp9UBs3k2`yEY!L=OnnaxEkq?2c5w76X7H{8BT#yAx#%ZIy9y?_Gv7e=tXk6&W~@Z zJ#vPQxhjKwnn82Ogcfk7u1Po3Mo;qyTW=i|*+)m)`|8-3emc(4pS;WgWMvN2iM0pm zq`HH3O3D!Jat(#^bS+oaxtTe*nK?PQnK_o5>2xl}8GQj>gqL6mybQ0vQdkDdVFj#& zRbi8x>5TuH^Z5q8g-x&-w!l`{2HRl=dd)Ng>keliHUFYFu=HX@*;AWD#Zg_Ar z-Q;Gv>1pn!r+GBFnF-`(CXkz%P+4xK12@xwo9V#KbR6tvmK6Ry-As*}sc!EWqZS*vcuyrz{B0HPW_AE0tri&Tp$R_ipD|s(DW@7DbW>VemW=cvA z)8)#Ao@Omqn7Ns?aWj*BZl;VLPt5|mneK4tXM4&gcY2(;6K-Y!Zf0HpH#5TLX2y8k%sq?Q?*-;g zFEV#}iFwizco|+{?zEI+E@OQ;bEg%ohtAEk8J{tC`kcAb7tEc$WbX78bEmJFJAK34 z>09Pbo0vOoX703wdDB+d#@s2)+|1gznaMskQ%2V=5@%pH(;W^y%`1$p^5dfXc<{TK zM{sR5>1O^_$Bp03wCcdmrm0nyi{hTXZOFLPsg4={2=^SmYZou&#IW4iNM7kQ4%9|h-N)T(j=BW9T3Ok zct`*z)PmYj2NLBzx@n8lg?f+#$xvTR%gy9IgqNF{J;4-jZsyvl)A`D0hGbrJ^tqYN ziapJpcQZV2GwryU_6lyM9XHdCn`xf|bKzmY&9viYx^XjI3*b@kxtYV|3E5&iDf#(N zaSsC77UM|1!16^#?n|sM!To%hW4^)&Udr*8F@Bfx{0fe}lI1FR z6<&kaVKrY%;AR%QDH5QkxwvpMUB!T#=~@pPU?aRoYs~j~{Rf=qhg|ouyP4wL%%^J$ zY?YaHw#hwhwsSo@;5*pKwR{h|cuzjg`+kIAW*ly296inBa5LlRX&y&U z^ElkhxC(A&Fg?u^1G$-Q+)O8KrW-fYjhpGl&2*RMX1Y6ap17H=&QQV4v<2s8CQj?E z(s47>aWm6#Gt+T1({VG?aWm6#Gtd92&SuanW5InHQa-1dChga z{(3dD&P?vp4LrV4nQ{}$o0XPZlqB8C^Z!sebPNxao7ucVPxG9dgL|5r`XM#CTu<{% zqe4&flYBkR-I3*bn!D&}p14pAKZc&>Z9~x0e0JQyJ+@+cpX;58}KH)1#94KuHhZt=UrF}#jp<6 z!v@$0@4@@<0elD_!N1^R_yqn9{|BGKf8aCt9KL`r;VZ7;YxtJd^1 z7ugOw;5*m}-@`7z&6MDCGe_WNj=;?vftxu3H!}-2GYdB}3pXObmC?@EjRO6dYXH4GfN5&otr6pFC{~he>~?LWk{>b4RMV&M6Mt^w1C%L z$@&;0bL?3583*HG0$gQSJV z&6IF(Gb@a(!@8MAaBbGO$v1<}&9v&k=Qs@9Osftdt%KjqwCWJjI{4j8s}3QpgWt`x z>JZX8_}xsa4k4{WMK@FX=S~lBUJt@UFo(I*T$T^>dpK@p#ypr03;3P9TyAC!^fXTl zliW-@xtSuHU^8rit*{NYLm1^|x^Ocya5L?txtSS(-AoAwH?zXnI;@*{1lMMbnJZX8_}xsa4k4|B-_5k@5YjsM-AtpsWWV2t_ z|M{NgGp;td2Sp-Pkeg}sH21lgOJb`oH!~SGGdWl{b2o109&$5x<7VzAH*+^`=5E}~ zJ*94@#?92YnYvtVrq|8%=4R$;C2pdg+%|}SNQh#)onqGi4z>%{Y68o;;@~Rpvud)6*tcEw>O?V5|z}xT+ybEjD zznJ~kvA&-54Xkfu{XN#-XZ-`#KVDegedTN@Kxn1 zTXhJo4%O{uT6GAn4%O{uT6GAn4%O{uT6GAn4%O{uT6GAn4i(+ZNdMf)=VmJ0Ocjiq z>CMfo0XH)xOx#RwPxFNMP0XD(Gk4m;-083FX5JMJJzda=1*8GZe|_lAe~%q zuug3-M5m?>)oH2c=_YAa*VB9?xtVz*>1m#4^)$D7n(yW_@H6azUtll%3j1`V{HCQU z-OLPfGc(A|%pf;2-nP`Yv+SA-^^)x?R zZf3Oq`$eCdY2aoW<=sqAq$wVJArHQgE809DH!~^D6em5+?Fpt`oV>1JZX8_}xsa z4k4|B-_5k@5YjqSbTebh=1$^sGY#BKqr98xAve=A59Tv>TEN_+$qd*GwYL^S>M;we91I=ntKB0X08bbH?zXns+gNuHXi&v z&5z*PTw&z&hU>WT_cXWaz|Z8+Ie~sR)2c&A>)>}YtvZCX4t_V&szXTY;CC~vI)tY#x&!W%$1c1}#CEqx#yxN^*_^Z4ejnTq4~XPF2oJ#=n9K7I!y_<{{pYh>!17Ug zcl&ypuc^tN=Jq!@$2Z|ESOagvJMb>7g<@C->w%u;ik{}`Jc>+Dn9rQGJ(9^sY zJ#x!=6Uoq&vQdZ_UXhu=*%(;x1kd}PxE4Wnitd4ytu5VdBjj9b<6cM*LmbWUI@eBA{ef68;(#S`Ks7) zG1~k{)-O>Jaw)l`m$5!dDY=|1$kA$xZNHnjfS%@yY-80O&Bm#`=<%vwzX@u0hpX7v z*VBBNo=o5K1KrH&iB;of+T@?)MBc{zyPbP+2l<_Ms?9db&9vOidRj7)bn)Ph;6cFOt)B zetc8yku!A6RT=El44OkGw16{pO}d#j+{_4DZygocM@QTH>e!fmI?mCbyvzY)We(Jd zwFl{>x`TB}$`I{x4TbY`EmzgKnaA4G+!1iHKPxAzNnkUfH zJfX6l<__FU2X3YVH`8&jn^{u$_jEHgZl;p{Fu;)HfiMVnb+92*hH#$(yO}>mRo>J5 znB2@&rEX?{&fOsfw3y=54ew?(_|Fr*D}%ZDQ`UnYq&z z=1p5+8*`^Hb2Dq>W+waGOc{-v=?v^kEorDylQ zpijr1Kl~v4=grMjEWNpzV@1o=R~S6vn<(5&1THu_H}ifujy}wFd3`-df@G*K;%opZ za9~e!C5?E#@}B0Jp5`h9J= ziVJx)Or!UEq4b_$vb~7Qm`?k~8LS^&Zf2U?#z4BALFIEZW%6Cr`EL4W<7Vo6VK(4q z>iYpVQ{!eP;btby!NHu%`##J$J%Zneo9V{Qlm)CmD&l%fO!c^U-AvI>N`C%RJhxC1 ztO?Ig#B*j)Z;$nUR2^{I{(AH`An9?elGX4 z`9ccneJQS9U&-p|uQ{i0;9IVB6Z>rDe73+=nOSEW`)=oYcJTN+*vYkg54%|B_kK4sDUh4#?P>19&2-~tI&m{Ia5Fu)nI1QuXGgZ-W;#0qZl(t} zGXpo%iJR%n;dR}3U3VPL9*_$?p%k!Y(+_;Vo9XRo{+%&aebIEBO6xbC`{e6s zF1VTAp5}8BCgZ9e=w=4W%@pS~T<^8q>+5*k^<2kH&f^9i->6KviRH~o%PmThZsqxZ zs2nWOKyGGCg`Va)IkV}vejn#?KgW20*FUHN^)#O>^VHtP^Hshq;5`0^dYXHxucx^` zH&cG%-tJcU`9HJV1HY)u_xDn#U%8k2l*{-{CCcxNga0bi@dx{ru#aedAmC7HUEIRZ zQDW0JiO}R`vpovz`kpq?5Tlz+i{-Hc;vgOpbY>l=p53|@uc?hYSw|PtOVpBgoR$`K zb()0E%}n(6H1EB?r+Me@ZFG;b&emBi+UmBQ+v&5~wAYOrchF6mxOGlWN9Y8dAq%=d zHgts?=my=P2joIe=%uwjM;p5Gp61@%O#b|b!7v1ltfzTm4fHhEx`^wTt_@=b`JdO| znO;l&=XKCTH6<&kaVKuw~Z^B!!2Hxfx z-r;@Tg|$!&>tH=>(A{%3a{lk>+#c_1PtOn7_91)(|ALR<6Zkj$AAAb`fzRM`_yWF! zuegS5xS3hFnOV4*60Do)#?5r&X1Z}R-L(zLt79ygmI%i|U85%4 zOs8b}H zzpIj-=3Y0`hMVd1x|vD1nMt^rdAON*xS8&uEYIUS&NpT!U%)cYD0W?%|s6HMSVDsl|OP?`QddF{#j~P<%xZynY3HE!E*FMELErh4}hlI}~;hM%lbr`M+QExtaX&Xz~#;W5mWX!mQY5_ki5Y z8t7@BDB;o5+)i$$NH^#XJs=l)LYTRkF5JwFv8LEdb2BpnyO|OWZe~U#=Nbieh&B)F zW*)({S>q<(40TU)?-;Y{aQHe@cTaPx4kP$19KH^IH`DsL#Gh-SbCvyWrd5ZK*1_*) zT6G9%9sF*lRfmw)p`x3q{d1=WIIjocA(+G5X)eo$`JEOwGh-gihXwpjUM@GY26~z& zhDrXRo!m^3O|TiZz*g7>+hGTU&h66TDDwM@F5Juv+)R6|qCaypGXlGr5)N)=g|T&5 zH}eRt%^EjG(cyY&``t{d4k7*g`g1d_I)tJV1KK!lR4VwW-d~pcQeJamcOPghIOzWHo!*M?`Cd@`cPbQ zXg9OH{*ScRpYi$fxtVL#m(r^HS3LfjYyJkl-OTgVHns=pX8v}tn<)x6QCMe_CgE8oSj92+|0ZRZl=4`&2;CMe_m%5qW+)S^V>CMe_bq3r_H*Ti; zU^la3Zl>4GEX&Olax;b8Od&T@Cii2Bn@Mh_keeywW=dIZrhTY-BK16eyq0q_^@Y@6 z7+i#>Ib6-GgPZB{gLPM^tzcb zxS5&d+{}9?O;gG0@VS{Kg@<-C#qD!5BLd`RW*()RIa~dYx|#0KxtZer`?;Ba=4N_) zZss}NTkD)&ZFE-F*}6woTkYx9PWSBFUgu_a&{;Wd-L`c{-L`G@xtY#{LF8u+*0pO5 z(Xq9U%*}L#k(=pExQXkynd`WP>!?CEGY2=bJ8ov~Bl?_P^K@^|eBHP20;qa7)0wc0 zYgo=Ttl%1s-p%Zeo7ug`dVI_cx@Yc2?K$T??eV;?&-Hwud-wiO_v!r+=l?JGSoiDu ziSF0$@NT9(@@s9ke*@pbCfE$Pnf9%)4YtD$_zrf$_pl3ofZ*NCVYr#Ya5IPDW)4F< z%f`*j#?8#e&CD)!Goypa&9viY+Ho`OxS96Q(VE z-0Nnp!p%HE?RPWnhjTMW`~zPyv~K2O-&C!e8R7qa(dTCJOPQ&HaWlQSnKj^Mrbu|W znckk}3Gv-bXF_*!V0xIgT7PXf^R95{X(M&+)NdWo9WHX ztN}MOB~08*Z%^}t_)W~6HZynH!rbYv?PlH;4n57Q$u;m^n>B7i?`B$c&_&`pd>yLW z&9v$eTpg<0&9v$eTpg<0&9v$eTpg<0&9v$eTpg<0&9v$eTpcQNGwl`J%%707%I9Vh zMk9vhW=iJSIZ_Z4Cb^lonMa$OdE6m#Gpp3iw3Tx+CzQIGE^;#?aWgY!!+k(*X2t_R zZl>4GoQRt_aW3FyPQ=Zeh@0u{X`WH)X1X7fyizyQjI0?q(=p`@GBN|_X38|&%xRUo znTuL}c*xw$lEP2%G7oe!cdIYu<3W|XnQP<-+{}HrnS1w;ow+|Z)9+>~ax;b8%rZCg z7;-a@#LcXan|Ts$X8m$*X8lq((?xEk3pdk+o9V*Mbm3;wgAY!HG_olxcQea!GsW%e zX&xvyv!t*M9_8847TQ63=m2i$hzp6EnTMO1hntyq6mDiAZe}5FW+857A#P?NZe}5F zW+857A#P^jU}d%^H`8{oo9UJdm0NH#6>g?$xLVW_HM%W^XVxtX3)H&fjAD3Ns#2QqGYpDvW4}n>Q-YLV`4k&I~cFuvE0eF?^*7`$^C(`@+0fM+)Q!(%(^c()04ed z{cYXM9G{!%$!U!@*GA{`I9vD1X{(3gX7=je9v85K?$XPxyLaoTd-mz1`ws1_^ZRD$ zf}vgXHB+lDH?xj&kWQ{QSf@4^qEl0c>a^7Jbd$8;dYWg1(#^DAPmlJQIwppm=8hY6 z9eSE4Cf=-5Pq{@Wrryf>KXhW+ES>7EJU27rFu9rCa5KB(X7=n+&du!Ob2Iz&CpR*EU zh4J{9mYXTcW4Pp8gWP=R1ATEa`xypqrp@bSI?2s+mdnjNgqvyBsUA0TjZ8G8tf%=Q z+{{TQ7I6)}+|1VkxtZ~Sb2F1B{ew))S;jqW{%Ndf9-7?Ds&+G@{ogP8+)M*E(*5n_}nUWM|iZh;V0eYI-d_Bz#Z%^}C^~~a_hwo{=a6}`H zb%HrN`9zL?k}2+!O@1#nb8=3FG)RZWa2hm$)1fJx0U6K?nnNbEfHR>boCU3*HMD`V zp)It7_NLYyOhda(!{}(*j863C>ug3wWSRD;E@n)0w&{rNYI@zwI?irpa=q?mYJ(nT zYHF^TmfF*7k``vUnf1xdtWR!cMrm%QCva}&ns9J4D~zp*xtV3-L8O53a3$9j{Iyx* zCO>#L)2ajGD|9)5emB#qLrCl3cQdUzgtQKRH`A&^NbBHtGp#y=v<`kZ)2c&A>rm0n zj47KtiO5#XWkJxzlURonB{tvl`xjH{mT<18>7S@Gh){Vps?3VFPT0_uzf_ z06v6|;9u}Dd;+$qd*GwYL^S)bg@jMCgpPvG3lHR0f9Rv23qb2H1vgFh4W2(HZ< zH-~ou{kfS|9r$?@y4+j8n`zY{q;>GSnN}S_S_i+IY1JX5b@02HRvkiG2fv$X)gh#H zsLaiDh#ZicnTeY@wFhnD=z8t#X>P;Kv>m0J`2gLtodJ59C&x69{{DQ#$L_v$OQ-)mpa}dJaRJ&a5D>VGd<*Hy2;ISlbh)#H#0iep5_kR zOb5A{4stUcR&HjQn`tZUX}K-k|DSGVP4zT)%9Do2R<5VHJcA3n2&%59d0g4|i!Ps=X~WHA zM!dhLxigaQ5TgJ$)9G_F^%UGpZ*Jy9+{^;p%)9_@W`xhpjPbged+M>@;oZ!V!qB>z zHr&hzTPHIrva=a&&oX0Ux|nf}Y%*WElJ}BhCf4p|Ce`h3rlj;RU9Mc{Y1VRunVVS~ ze=*tTX3FUC)GV-@=?;gU<`u?PMK`l-Jow$rBe=GjbTj{|<0e*$_{)&#jFAIB<5nH| za9{dDKj_cTx&fxk7-%NRATvV-n;scrnljXklJoE`&W8&i4=yxi_%OH#hQkQ+h;lQn zI&i;3=g9iqOsftdt%KjqwCWJjI{4j8s}3QpgWt`x>JZX8RCF`r{c|Uun`y(%w3T-= zow%9Kc`zRq;7&ej>M4)$`^4kSop3V?a5M7)xS0_?H#5fTX6{+ceusB6OA1$n)XlWv zW=7aPXYTX`bEhwvJAK96>1*ar-!OOjmbud==1!ZLJ8fa!v=z27cM3B%vo>yKvd_(w z(Y1@j8Q9HqheJ>E3S+CHn^`s<{BGtETw6`LnSa%B<99QyI`A_&4BSks4k4|B-_5k@ z5YjsM-Atv#ZKwl@avyG{1aLFW*ao~= z3eO$rW{Nao+o9b|!Oc{-nOaU`zb0@xG=(!D1DZi|$dpebT5v{Z%G~6ZM1Y^g>9ykY zTJu~RI2+nRI~ldJJ?GLv#O>zT9ibC+hAij;+3eRP-ZbplnmN`5Sv2$R@8nSH0=+fL;zuZC&dr$Wh|V6weP)=r(y zS3WZ&^P;13GgIX@j(0ofcL&_bvF_sD-wn8#_IqJA+z0o=13+%3o!m_O9GD9a!y_<{ z^O-OFyGnQz9+NflICtd<*<#d?o9TIj^M6yM@GacXHSjjP1MhM^YoQp{!Ft#L8{s{X zj_-4yKj1t+lUI$uw7C%KtUax$|&5R>Av!w9A+{}`~)7jP(&VUSP2F<~jo0%wQ9_(hiaWkEzJA*3Jd9X-{)^9(~L&gkf;epFPcU8{%e4%E%l^gezmE0wtZ!g_BkPsBnX}^#b~D>G{#<2_{etWG624My`G5BA z12Bqe?Zfzc&TJ|nSs*|HAuNgzAV47Wy7Z;5^ri+35fL!-A|@v^v112psDS;79TgE3 z6_qIJwO+djsDKElSo1wG*$^N=Kp^q+s6S_Rc6N4V&dlyk_P_7>N_k{6%laC}UpF%? z?MEJ;S2r{H9qMML{K9_wRe7A>RJ8ogeMMw5*J&;59KCU)OE38_NPDXXYu^76iZD&_ zXq_r$7>__%L?TKjS8(g4Ez4<_l-F*lpwlZyYe}i7rAZ~7AeFTw#pvwRSmv#wqot}2 zmpI0&X-SCJp0}#&WlhS4F%+m;sk&Gs2%5ya%Czn?@^MGt7bu$mnX8L>`n09jdG!HF1g!LJUVHl2M>(ktQ z3hHKt24~SH_8iQ`Jj}-eT%t8~Ges`NWw;zy;7Sy~PjmNC>Sp?=o9Xl2iMy~IE3gv9 z@6$Xq_z~9kQ9Opn@dTd4YPR7i*7s>VgEe>-Yf=0@&E4`E>+?D`A{%euO>Dx6$z~p@ zPjgM5<|5x=J9c0vzQ-<*&6HwhGedvZqx0)#jwYKqnrtSYc%k9I<&+_tSw?~pf+N(; zbd$|=lg)IK&2*PcHj~f)4(C4_BNn9Y7kZ-)`f|bKcMh(bsmNyX`5$C6J!CUI z`Ps|~WHa4GXET=t9XXpR`^Gxi5f||IagMYY&oU>l{0p7r{^@MrM8+pM$&)8D&lF6> zG)#AjQ#Z3Ebu(=?Gw-@s<$u3eGe4Wj2X(_KvOk-d6if}q5QHMk98fp27=4=an?)o0 zidQ!?ki{!pH#1slQJt=>hHN*Io0;U9WRg6SX{Y?UnMp-wGiSJF z8<~Bv5l;p($(k7xAz5tC9L%My=V3mzQ5P6-Ut+Rd3r%v=r6zguWz^=moZ%IG4}GP{ z9(R>lI`e81FN>J}8Y7LbWqH@(dfb2;aT69}3CmuJn{f;CA9!pXEfaVw+h&iOH1_v- z7=!aoa{sZo0OK&8{Xb!Ud)szkfB11G`k_AtU?2vWlby|s4xD$k9oXL`*A6voJFx#t z{{5`EZHH3P4h7jv`?^%3uS*5lOxq46+71V2Gj+kW)2*!6ZMYrFxOTdO;hlWGy$j2+ z0xS7UUZ`$nG5R!j=Vmka6|Zh)Ad6SHZf0~Tshb%}-Aw+zi>=s(Z}2U?!*=YzPJEAD z_yN1IhtFPn`CZJ9{4VAvlO#VIzwF~$i%FiStRxTF%+UP0nMp-wGiSJBvt)J^mR}WdTr^e7ija7gQym`aZq~qQSrT(P z`OcbI*{(CPlA~&6B~PxMwKO(?VVx|O)XmBsS1)Vn%*3pCsn7fkvZQfCmY0M^XpCeu zK~pqi+0D@cEt&toW9w+y%wyR$d)zqeZx@0PoR!=^1fd8+IQzfM{`R)*zn}-7zXkVpTb*!mujhPz~{@&UBB8Ae$LQHZy{3W(3*H2(p0rgh~v*@lFd5h+00W}H`8V_o9ehylFf`H zn;8{3RJ)^wQA2aMc9lD}Y^JA#vzeh}Gebi!#bvl0SKvxqg{!I8xJZi}xleOX31>4y z$!3OzK8<1-yv$cnL4#6>Pw(+Ec>W%uuqKp`qVlJ9c0vzQ-;c zL)}cWnWM;Nj-qbnD6*NO2%dE%o7t6YW>>PAUCCxfkj;!Bn;AhiGvZ&6&E!Wlr9PXP zok%uwyUk{v?7Epj1>Y|U7e>nPgBlbgo9T@(atgAUaZ)<6nYn$MM@4ow?x-Hrf$3>n zq^$SqtuZROf&8`n;yGn*-7GbQQh*~}Y@=+nHkXETpw+w5_3^0Jw> z9Zqbv`gpUMwjEAvI~;E|)3(EjZHME{X4-Z*vF&iY*-YCGC$=4qH=AkO;l#GXk+PYg zq_qOsOp2BrQa95fo9WnW=KuS;nK>C;MtieFV&;%7B%67heVXUi&9vFf6Q9l8MK*KS zKRlaRrZi+TJ*~)Mp1f?P%q&JWvv8m0Cm@?S*EzOqW-r%8D)imi1aU7W!t>#; zY~~()qe@gaDXFuVyy+6<^DX5$Zzeaoziy_@W}cY3nV+j4l+4~urZ%rnbDPa#G-O{b$t8?oe+PPPE06XpXSBMW{&Yq)G1>oX5hDa^?4MJ;c+~HC$Sn& z;b}aBHFy?l@f=D|HuIG9X?`NJnMu^mOrmaP5_L0^4y~K{-i*qQgvK}`v8dw2NL43E z;vBzJbBx40AyVBDzXvsN8cug4wI8qPbeKFSS zFm*GN4qrF(y&327xKxZr8g(zv!x$%d&-u>rW;6fl)7;FYHs~z!rx!Wtm1jG$?qXy( z8#iV;OFlG?t(*D06X;JOtl;~_ylkdJHq$Ab&GZLTlOzPx&Gdwk`3pBWnPs?$BAXdg zmYRx@Oe>;Kb5~xU=1y+i%tghkoB81A8Z7HH>N1|r@@pFLo?%X9-_#C$n!B8i^v&1F z1P66Cp&?yNcvx2xQKp;8&1P0`cQ>(>dzkpDJxzRkFOv}8+axBGe4Q~Z7qY+7G0{jB zvYA!LW+vs=&GZ*tH*-U2$YvgNY#m%TGjKc{&$ij)<`}Y>wjDTkO0HgGK{nI2Ly5LS zK{nI2Ly5LSK{nI2Ly5LSK{nI2Ly5LSK{nI2Ly5M-!P(64z_pX)WiuVJnNHzsrvEOk zo0ek**G?u{7tU@+3DZg%}zv#M|8%jeq^Ppqv;JTTC;~`KJ^jNmd9yiC3&9v>n>rE-Bn`zsj zMBAYtn`zsjMBAYtn`zsjMBAYtn`zsjMBAYtn`zsjMBCv=*~|!$f^23O*-VdU8B19f z3gjV({|Dp5_G#YB_G!*uAAz%QHqJo`Mq(7sMJh%k4d-DD&c|5l9G>_-%?AatnJ1ub zrs(T9sIJEia?i*c>AU+TzB;FFW)gKXy-S&1sBUJ;ZEX7OScW^e|4!V6<;=f=;Yx;g zQ;)I)>Sl(%#JawWSFi!E;x*8xdFV!D;|;tC`ZQPcX|CR8UGuV;xqX_SsJfZ!$Y!o9 zPB!!B-E>(_-OSuR&3~qDW^SM6KmCmSx|#Y{+Jm~84s|nw3)RikobI`GGrfnYoB4P8 zH1|+9(-Wi0lg+F|-ONhV&5SM7r+I9CpXRxBGb8frW=0jNn^}&!nGpxo&6M;+CF%9i zfLfpX`!tu7{e7BODynW~3fasQvY9E=%}k+gW(svPQ>dGn;zbA6le(GSP7JA=S-4Mg z4|Ow((WiNC-OOzIG|#3_^KAMw&!$iFZ2C0Mrcd*1`ZUiD^l2V6LP;g+W(N8+{~L8P zx4HIbGgs25`6}0Bb$z2LDkW^H8aQy8+S`7*QZhs3_G!LG&%%M(%sJ5~CY$M!Yv|ki zTK3;{)W*D?`kgnZtuC9*947Dcvxg7ZCm*tJ4(-!il595fWc6u&Dzlj`=S&^s>Ze13 z`|GgK0lG~1KwUOs5cM(#Q!8_bjxIk`$5a}oJBj#M`@f^234*~|#CnGuI(GjlTko!LxHHdB$!RJnbc$I_>HY<{2S7tyDA zMA6yI-62Qr)BJB`GuP#3Gt+H0Q)G=p-E6GIb6AJ{+03%}-!CS5^0JvOvYD>J*-UpZ z-yw#8Y^FOeo2f4%o0(fTa|YSWbh4Q#MPxIB^0JxXx!KI0Dl=aUef`CnMXHJ^oWau) zZzQxj(>!E8YcO7N*-RJN%pg}s6B69XgoSoCWx~6dvJqXW`O=MgFFq4pzPpL3)WgKZ z^)wz&FZ4F$JbjEvUzA+7>ws)#d9svFqJkdI-BX$vk&RhyiA}k*;Cc0`9a54 z;p3w4@lcS>JceyMmD$XH>Ty%h-nJb|^!%+5IPYvblxRD6Y&(>S_p@fU9ZE$z6l62) z>r#onE)`@mZ99}`I~<(Nj4Zfz%FAZD$Y#0kw{E7&9U-1Y@Q?ranunbL2XVHaeH%$UQX=8B}un{qUApfAHpg;j7RV&9>e2!0#9N!p2E|325UH$o@KZe z&tV;&#|wB7>m_;eOL!TtU;|#oYj~Z^cnkZpnc{kv<-CXY@c}->NBAE; z<`nyceeFY z%xJQi(e!B^O*S){KFy=)(>$7NW;EGM&VQ9Eb;-EZLn7*fY^Jv%lF*3TjTt5@Dc?kO zQ%%+Sux3najuvRiePlD;WHa4uR9aeFv_pHfG}g#Md%`=86cW&KG7uif9n<@EyntM|iABj;o7pWMHG)3JkvVCKelJmJe z78hU~x5ukxK@(JKxlk>vkWM|yiONJwQjO`;d_dbN)T^9IALrB5qS4dY_PjpLH^?k9 zlLuxqbL(bGszDa!U@j#!=kXl#v4F>3!txig?=I!`Wy;9q46neIN@A|!{;L^Z#CBc7 zkZh)0hwEvx8(5bcRV{s!nwdb|OxF?~dr;j>&uz*hx2v!~pXPEW{i)xjV)b&`ZiPxy zE0qNLG!M<|(_G|!rai#%^&rOseVV%;;`vtLVLXCI@faRwouAB3#28Zv{{4rUthRI9J`!adcR~X;G_^XV+#`x=uZ)7~1@i!QMlkrWAzs305jK9P9 ze;I$5@%I>iUri#LDdt19v}|5BGcM#~W%MV?t3Flt*Zqw3{G9o};C%U#;aAv`^Y+%kli9O42{6avl&HFz>5vCP7-`SY%d`&Yh)(E?F6fGG@S!_; zpeK5vH~OG2{5TW+&>sVw+-zo`Zl;MOo7sYFX5C?qOdy*{-ON>)XL0}8I0q>h$&cbj zG0dx*xjKHd6J9yZ$;mvZZe|2Op7V}ldE;5{3Cw>XwL{YxPQ)Zk#uQA&G)#9k$P8*^ z&UC5=*}9pW|Ll_^XERm)_lvV@is7R%Gz#@;?hfXA#Snxd%;eV1>^H59IchdDziy^G zH=DVyvXP7fvzg+JV;R*DRBe>Dwp4bm~^e^y*UAbnjKq z^ca$8I(DsZI(ZwI9$gxm{=Jf@Kb1BsI-B{TGyAV>=I0eMjJPt5 zzlbY{ykjen&6JdC92@(O2QJjvzKO=` zOfu_obElHOZ7D@>n@|%p_qdriueKRx5==@;9Wy<>uE|Tgy8%?HHcQh{Qtp){mHlY#JTMf#qw;B>%dXJm7fee&w2aYK}&O|@- z#{dk(Adbbse7`uv#K=%{GS1%-wjJ2dCI32liEW2c(GG7MM?2)c_Z9d3p>+}O53>(? zfAHnLKluLL?+*o^2ae(WAb@%@F@9CVfO+-OOJ3bu))iH*?6a6IVCW z6-?bs*MW62L#dm|-*>PT+wcv(#dp|_9oUKQu?s(7H}}uhe%w?%LI%pV!>K!e<83?eI$83sqjhaN zl!|s}W80xrw8IeF4yB?U=Gb;973~oCe4Kafv};%4Y^F=ZW;1Oz(`GYmHj~VkQb(e8+01>XFq`?Y&1Twcrp;z*o6TITJ+g$Fo=b5v zZo#d%4Yy+%?!cY63(K(rD{(jO!M(T-_u~OPi2vXrtir?WXPeEm+010eW;1OzlWaD} z!4r5AtML?`#?iBxL4ofV^RtPI@Q#+vj3Z+= zi;P{`xCAq1OdT_i48@#`dS=RuM3XwCz8Nv9f$@)MXod|)GDAi*GDC(mHYurOGyTQS zW-8bIjGfNS*oEX}?A)&X8N1v*&4cOFJesSx%JIi=Qc2B4{JznGs%od`TNI>L%r2NHuIly+_XH73{>D4 zD{e;Cw!_iS-+{Ir`1|p(XERUq>*yTY4yB?U)*VMX1Tuled0lEqHq*W?9sPAFkVQL| z-%teFp*Weqocwl3<$ZdNxIGdSr7uPt;v4Y<>tt2;C%(|IJ$z~Q+H?yd0 zW*phfF=N)7A!Arnl&9W^SM61^LA|vYB!2tb%N2O3`&Q zD;AN>EEmWCoT_Z*LC4m?bu$CU!|`mJJ#LPE+!VC8Z3jLx7C&2kqR-#hz{aoSO|G6SP{SA|D-sJCWn@oE8zvpvBciRr7;(VBL z3fm!-&)Mnee9lhE|D0{l2R=*Z{RZkt+00O}*-TqE)7H%to6WS@%ztRz%(>37WixxZ zPF>y1J=)gIv~@FW-AtR!wAoCb??dvVAK`!a7@y!%e1^~Q1-{g_ZszHZq}Ie4sD;|p zhfF{n)I~k&L?)s>8lWLHDsA1&qt?wdwr*x|vzcLm?-%p4nGV@Z=P23C6Hzy_xY^9y zzNu&Po$;Vy2_|h+9W#r%N;9Z`m`28KLVA6ZISN;Y#$vKgD& z#LSq|)GS_n^tzdf`iDUW)jtdl>TCiTyO1*7Ok{bVi6om@KeC58J+`Nbuh`4fkMC`~ z^-DfebfU7ELjswY{|9w5bB~)L95+3CCYV8I)-mH!>zc_Iw^V=ae6X-uP!HgJK$4uq(-E^{< z z|H@`g$tFAT2HqsMxykqkyv1*t-Zm*i-XUl4U%ZR=@IF4khxiEpqtAhlsT=QFZ`lx$|${%mFi_ZAadd8>)9y3NGLe`6Bjzcq;oC7)$EAe)(AH*vCvexDH z*Dm=rK@YQSqGGdhkDDR$)^qLj64y>IbM5pB*G?O_=6=2o0OxCsvWf@^M$o1m{uNSV!CbAQb> z_ZF_Xw{p$RaZ~XduDQSEGfK%HH!TD0O(xK`L&;?`2iSHf73afz+YY6o9bP$(cF3(6 zUEKGFCieXyt2n>;2xQUZ7~UTO?U4KXkfXg%@62z9RNklkXTHR>)5}~ty~4HA2Cki6 z<=V-SjjRY$ki4J-q0Ej_8EW=z^~3 z1|Pbk2YR9xdZQ2e!jCi25B)I!12G7LF$6;~48t)3XW?v|gA|O!D4dH_j7A#H!x)^8 zv4m;qfztMA&c3jHnjg}q`Omv;pXUFvKFznejxC$HMjx2XoD+TW`ZV9_ve`_V&9vD} zo6WS@Oql)A#EEJc`F~{B<+S=6}C9PQ(a(n!Ctmx(a7Ay}^9f6M|5Lnc>0VW>7{M#v|yLudI>u zNWLG6GNIx&j+CRuPkG~!3iOj5Z6c&1eI-^hviHzF&2zJvt26f3&0L+~p%3mF=HNcf zbH6k8`D!BpbxgXiF2j1DuSFkqGkpzA3fasNW0H(_P$T2@lCc|+%(Nza*Vq(C&t?|x z(_H7)Kcr9dFx{E&7pdnHme)6RZr#iZWHVzc_u%_QvYGL{_|8Zs#Y{Fw`~Vr`-<16`N=qcs|3zF+YTk#4rkbQC>8H# zO>8@qigxI2+o4pn!xY;NrJ@}U&SpjyTsz&$`_^q-H{FgxeVTjk;Anckx7X1>Vx@iMy#^*O5|F3U)@tnz_O%&E#|9&~I4vYD$hp61%= zS+1q?j)&vfHhbJ0y>4bfd)s#4wXb;D%#(5cRtcPUwjD~e9nP@rz-N?W%Z#6l^P!1t zhf>iFy=^;`igqZdn`z%4O7#8V;B4j?SyU(R8#m#f(5TQT#Zd9@WYKc*g?z0gd=n)> z41*CO;S!24#=|8+$}ndH%5pmrQE;Oi%A*3J}V{(EtsRghptLWcfI#32W3;?uczB9;Z3a z)q>S)$$hQR8g0;4#_ep!4j`N9^|IU!=!j0}j4sH_W~R0BN!y_AJf;+6GxY`XpNMg+ z%XmzXO|A=B|8&MDViG1}3VUO!q{uW{VY=+jnSq&1pT)cv(YmumQZ7aY`>9afO#d8W zsB@WT9xXnfV_*TP(@VI$kbQV5kH1W=uY0-d8h8ccSK=yMjYYVIR=So0={ol5^|*nj zyOGD;B%&8%36|n!+=5$i8;8d2SVj}x!Sme7I^88Xnadep!7^7eez%C{9x>`(*&z4v znENFy?E&sPayBz3^Ks^Rg6(*cWvphoPqECWIf9>I-PX{y&vO4-mi-*Vb$A{x;6jvh2!y1sm`xUc>8>9kCJFcmr=@6W+qxJl8us{=YK2;=AmN_vAa*`?6Pkz;l1d z^pEgAe9V6N1fR<4GM~xfR-a3HC@a5uHvPP>L3wHJY^B7B$Jm9w_Ay;oRZM;sDNlxL?!O4j2PvXSXEi7sESfmm6teF zQ}ltrusTDJijo?ttenR1bkxKdJf;@I+DK61t)oQhq8|N+C$h}?OlzQ|WORCrgcOobY@x??(fQY zH~4s5cOKV6NlH)jLT~gzUli)o{NnyfrVLOrb0Etcq~zkk7{cwL42Q9whqGTssQcp2 zQWAW&QgRN{QkXUpqi`-#)v~D3Oi$xE&!ct5u-)gYAQ{X4zku;^JZ`*7l?lo(7qWfn zn5Z^|Oj0|X$?Ee4Q&hshsZ5)O>C8Wa;Y^k}i~Vt6HuHh9nJO*VAWJ1XbJS8bm+hU$ z_Ri;V3wYcmY{x>@<5F&4ri@(9@Cv2nN+mH@asSoIrxq!fT%#V7Ynkslrd_W#$PGN# zjVe*y#O=jAW{ILtW3{-|&8){Q+`g5^-=am>eQewPj6Z+}@gMfpLkw5pVUCwaR9dY^Rd(WIsbj{wc@UXDWH}=WNFp z_)>Z0E9H^RJpOBJQ6aKbDcQ#OH|i?qTORivT~sjlG(c%--Ep> zE$v5!KjCMU{LVh+|Al?|tMWL%sc89~w)sPuh(DPxhj~Qvft+SgrIz(LBB|+Me zV5Wy4R4;B7hH#yjQHI+QD2qr$>EsG-y|iUH9#dYsrGiec9IYj#qLwC=bV6>Q=1DO+ zJ2jShtLSK{s>3CY@oK!S$7|19)%CI{j}}i2{lU=Fn0`8H;tbS6Z6xS)se`&KzaGOx zy-Moqw8#e9FAa70^d#nKgvLll6Ex+ynrVN(=F}r>ftI>ck5;;8^VYg^lQz0dr?$Fz zt9H6>-S#>$(aZfE&=H-`8C}p7-QYua^gvJaLT~iZTKCnC_G`yEQ@fmgI>^;u2L}z% zp&iLfL_x>-_-o<-(A0ME2bu+d8if!1;Hhj%CY+)O=vJKnV zhHu!0Z`p?L*oN(_&kpRw_t=FWup4`@7eC@B{EU701;6TG`Atjc?|QWSfj^N0arndw z4F@hqB*=-9V1yvl8J-#De3}{Vw8|{wh$n*EWu4f}NHTX(aHAZ`JJeNhR%b+`A}W!& zt4z)=hUJ~SY^IyKnG)Q{nIVmFV4vnWnav&EI9QLCtV1ibMjJ4L841|Pbk2YR9xdOJ5tABKG$QGUlGXENRo{V~ANGLU@ZAjd6( z9f=u&q3oMs7|!#IV0aeuo$V}*J%?e6lN~YAd86zo*7IC$r(!hHn0_9{ILUj?cd`@5 zI@#MVAj>$;krv}w?+MIvA+-c4VHZvkWn<)`RXEPUNTeMSkXk~W;6Fy zHj)v;GGm!m#jMJ#ia1o`c08&x?lHH0RKw(EGkIS`O(Whj%)uEuU!iQKk8GxoY^KlG z5J_l+#z;o-`!we_i#(qf9ncY-&>3CO72V)Ncl1C{^g?eGBbzCMnQw@Rk)h_W*)D$y z{ql`81$~;QrZPU-h$ju_VGPd4SX_W{7|(Ji7)LH-n2w3YL{2i&VzQCCQ}VKzNz>T3 z)46X3W?~jDGD6KNnSC+K$S_7S88T2=+&9O#bF-N;5A(4AmtY|-#bvl0SKvxqg{!d$ z*Wg-QhwE_zZp2Mkj3ro#n{mq_$5!Fv;=tqK*tg9dH%C8i0_}b9Id0pbKgZ_)48$Ou z-1FDAL+N-Owe4WrA@?^Q_H#wv=L&m1*z>`j5Boo72hNAUcZ#~;+UZt4Bix4DQ7D_4 zbQhm-mtzH1a_w|C*G~6vU2`wLYrBu%wcT$d4AZJS(@Zl0%>7xwR$v z`)-zrjLMQ0WHalQ%gbgaRmfVE8O?naQ3;h1la*UrGLX$Q634QtF)g0^s%N=#vzbx@ zr{Q$e#2KiC+DJeh)I~icqCOg+A(GGtjggEdXo_ZNjuvQ{B?lc_g^!B^kB4L5HhbJ0 z{kRFVw{3@#J%4RGl#bU?+YYuJd_MX#x1TF`e=bw-dBDCu*!Ks%N9DZucYn?fygvl$ zW){w7x`fol5we+theX+Irj)8|W^Ucg6P(S|d@UtjUOxSE__}Q_<9{QY>0HM_bv%ilJsPCZIda=(`Tw$J#d=Z(tWy8`Ps~HvYE++vYAU} zW~f+oXf`w1na6X_XMg8qGjlQ*vhA00`_ODAb+i7;W(F0J%}hSdZ01t+|1_KFExBx_ zc>jIbOb^*ipFb~~*|$ea?d#J@ckbL;_w3w8`}?%jy$7_@y}Gv7oqb;2rez1+rp?LA zX1b$>>T>R3x_r6ex=i_F%Vv5?Q8v>ZbvfH{1>12Y+i?Q3nLe_aJ;-MEx=Z)%vt0M{ zuh0Vqti;{q8t=iqxDWT^0X&HR;32HS!{kegm(6rXtzjFUWgFJA4ac9&>_IlON6$CO zV{X#Dd%dOoec#r8|2z6j|9^GAe(&o3{oZ5!-^T}f;D8VHz=22a(>yfzD;*lT8DC=y zwt{SC=r{Nl-(fp;U?;xEF8qMvXER5U%^XEGa}?RkQ3TJrlFjT&HnS_)%&z&_%&_8Q zGegN{hLX(;C7T&qo;;?_W(KmEifpDXDw`QPg8g)8HuE+2DadAekDSe1M>g}cBI;%y zHkYI30^o6Wpu^NG!71{Hk2C|npRXxMC~&1TNyIGB$Gu-QzXuN8k^YmGK&i+1dn z_VA(u{&|_+K-R!!GyBqhew>MZu-VLiW5(T{4>pTtvuNW?;5Q%ke6Z((Js%D|9|GCT z;DT!>o6WS@OqCXvld%FkxbSVjqxJ3uyb2HDIRWHXaiAU~Vwy@$$TdD%=8d}^|p z5f{Bgjm)C!W=aOx%#0&vGgmcxm#=k;&SvIheoQX&z-;DTvY8(YJ#sd4gB(LP^H;K& z`+hp0Ze~F?Q<2S-KUlx~Y^FLj*~}_rGi#E~tWqeOStUQ4>7j0>his;YY^H~7riW}M zbzV>#31lFToXrf>%@q1HKV03+oXl3-*BWim7VXd;UUVRjNH#NtY-S4C%#`EEW@eJj z%p{wcNj5W+Y-T3e%uKSGnPf9F$!2B_Q>GntGhK()&GgDh{FnXcfzTt`P=q2p^^siWhs zV*F|yov=v9dyiZB@pWv&^K8TM*UjwN{VnpDZ<8y{%VrKF zn>k=`UN*BY+03?Gship3=-Essw{E7hnVOkjQ!{f5H8bt@Exy!x*`%@?=2#@W#L zVn;9Osb`qP-wAoCX&9vFf zl?T+dwe?F+e%)J}y(wMU8=F<$&fgVwpk(Sm+w;Mm4>p@=vzeu>K7HVIsiTn>s8R5vrwr+FyZOb^*i z57|sF*-Y;()PKAcx8Zgy!yUL2`};J{j#$ZK?q=HlKF!yMotkW>TzvR!W^wv7f1vE) z>t+_tW)`PU^K*}SpF=Gjsbir_K{vQ%kcA!?tLL_VDWA!#n7UCU?|JFY2V%FYTAe6+01mZnSSbK zda0Y~rEaE|x|w0c?bAGhx|tEw&5WRKW`wPq8R*m8mEWg%rQB?0EZNLhvYAQrX?_uX znnx5}H}j*YlatLXZlC5g=+k_Sp6hsv$Y%bjiq2;8{{L4tGbi&J>Svz(Y^Gc8cl@qG zeVWTd4t?I?#Pw-jHt_wT$7VDCsr3(SHq&M^C3O`2Ii8DDj5hQ`fb%d0=VL4`fX#fA z*35^kUux@@`g{$@k2gdT8lf?g(F9G=49(F3En(~Vilp;L-HFCTPBPMBvXQz|j7*qn zBxxF1iRs*D-yiJzgO}srpZVLHKqk<>Ka`I5hd?$nvf$duW;1Oz(`GYmHq&M^MRxH% z`vZ2vW;6LaIiJzr!GG~C-oyL&03YHb{EvP0F+Rbk_za)p3w(*Muo+)t3$|h#zJbl6 z*({pPqS^D|WnM>K!3NmA<;4@8W&4&deeVx}Z07m0s7~NIO86(xr#baOxW!k~nyooiT?+&83XzJnoy1 z1-JwYaVaj7>+4=Fy9Qpt_?5T{S7Q;bp_Q%`@lZF@b3JZgnKyDg-Nd0qHZ!+RbF~yV z;}+bC+i*LU;SSu1yRe+cu3(ufaW~`lNT}RPb<+D}n{z+Y9>9YVE&pNo5LV$~Jc38@ z7#_zHcoM7e6rRR2Si`aOEW@>U4(sqdUcif3FUgZ%!pnFC8}KS#!|PIO01_V+VHPd+fpw z)X3aT$-F((%iK%JydU%GX72l$;XeGre*G1{;dh?<5B!N79?R}1PM_xC;fmLGM5vtV zWvR^?#YrdMa^ zQIXWmjHYg8G<7qhshb&1-OOm}W=2ytGdj0!rqofXQkVLc^^l1AXh1!{ygtoy>t^O; zHs*G+lJZSdH`Vm7Y-UbobEdaIOYUpM`q8JkyNyaqYm0Vhua?Go8Fpa3JE9XhgSwd> z`ZV{@r@6<6?kwZbKFxD7`!YShPxB1wW@hvUbu%-lo0&n~%na&gW>7aXgSwd+!<0KW zn@QbF>gM8XrQ{seD~0iq7=?3@3bL89KbxuKd~T1$1sKQU#;avP6I5&ZG+$UDT`g`k zk*wV$)mSF00d1$KL^V}y3Yn%Bjh@c>&A?2xL1y8=x|t7@%~XuIwaSeF}BEq#-knLyo4*Aiu9DeHN&S{8K+ z^W3V$bDQ$W?J7)`v79@YcBe{q?ozROIc>LsWa>)hxtsBO=;!@jB`xk_p8J{h0LRyZ z91s7YEgxdqDm;uw@F*U``45zs57pALd3~D4g?y}x{zQ4zr|SN?pRt~wGyfNyFJChJ3Y+mYwqPr^;TwF* zJl`?gjvd&E@3D*YZhqZNvY9UGW~Qb6NdNXfspNO^>t?1LzHVk(n&@azTGnYedgDfy zUh-j(_Erzpy#FH4bTutXoSW{MiVsEhs|bEH}l|Zrq9=b zX~*8DId!vnE(g8$i}jj=xtNFfSb$5g5SQXIT#hSn zB~DzQ=056X`h0idE-c3itVHqqH0S(hogT$wcpOjQNvy_GcpA@O4W7kX9DkqYKKeBG z`QF4PoS1AT=RfPT8DC=ywqhH;!MFGh+pz;X@jZ5dY^D@Ho0&>Bb1d1+v1BtZAe-qU zo7sjB|82--wkg!7d4z;GQHQCU*)}thydl}lB(j-FWHXb>JF7A)AQ}}>$$4;eW%@dg zaX9}`#fg!sPLjlt1+C^7iFZPzx+8uMYTz`S?nr7)oPk=X?T9A`k*iTI1~NQ9|KsYfeZ&>uwx?0X0{-kS(j|)1hSb)BiJ{2eVS7@pLtR+ zk{`v5Vt6i6oz?N9o$$(Om*vLnVg$$QRsvJ=NLet{$2aV&2<>pg*aFJvF2Gn|M? zn2afyifNec1nOp151Pee58tP`&1Rm{zeDdIeozJ9FN)!#F*IzS=C)7sc^n7xu>hA~ zAuh#bxExpDN?e7ju?W}TT3mw|!K@ zNa$(In+}`3@yl>yWQ1|aSw{S4;~b=5BzeqHI2WlHZEQBPGsjF9bVWD#&>cO{6TQ$I zeb5(voQZzuj{z8nK^Tl7CPs#uBpGIGJJ?L1eOT`?T<&0aC!cBW!g8#@N>euIZqsktJx09u8kupQk@WkGq&&d958^*~2&;_j zdzj%PCQ2S<{4paLkF(4tnD!)}i&x_*Jk9NAu!iwx`K-K_&&tnndmWzVIbJXxd6Dnw z*W)GF@9xDDk|mx{?9a0B8m{Kk_%7pZJ^3&-_hiAAei>g}<%+%HPv|!|(V5 zfAaUV97q;X1!(rWZ3mkf-~UGQK3Q9%^&m>$q#*=bVbVnL!2LFN(3*%ns~> zj_8EW=z^{&-PtZ%H**GUG!wIMk+FT6kG9#&f6)1B>!R6=tnI^j9Isj9dHtTi>o<`X znM0l_7&g0aGvl_7tUVt}&u=IK+05XAYbTq{{HNA?v)Rl;bEh_IQ2eZc%|LDEv)T^q z#P`^RAFvxX17)+B`+rMdGlBMeu;+t4AME?Xzc;&IR5mkIY&O%@&9rqhZQV?Q*|u(` z`X|=Soa-E0HnW%O)YZ-0qix+xTQ}3z&9vFf#oA^wKO}qk5&nmd@d-Y~XZRd8n`!H2 zp2WJDW~O87W4(sr|6Zn2Htl;}ao6V%2EZ-;CY^Gc0vLEJQJ{I5- z*t(fMUu)`Mv_V_6W1qB#7yr!T#%7>wCeUUAZ6?sxk*&k)d0o^)BI?8TEpOi+?E8Z~ z9}azg2wXdb2dI<{=)8hv0kb58Wh>(hLz%VsleHq&M^ zZ8p`j5B7XGhd%jIFp@s`M&Vqf!q!#(C)Gu_8QId6kqu-sBMYvbY&O$oGi^50 zW;1Oz(`GYmHq&M^Z5>&kZzI2N%Z5E4?D=5N2YWu`eLfCkGgCqr)d^fj1?pyoka!+jAb%k4-+!Hse#j|zyEo24SdN~nw&#G;Cr zGF1tL#-SRw<53+R)WB)1!RZWZGCTvdP#XzMtHX2FWxO8aiKveTXow^pYHi8IK9F$#o&?pU(J1Ou}SLVQ);86q!aVOqbm`Gcc3svzYfHT6eZc%EicF zKV?czhGBXZ%`}I7HJ9bjqs8ab_6x)>mvG-greDhAFOwtnX&x`v@@3|AJpOvzASvT- zWOx%6V+oexX54~XaT{*OGTebXaTk{JoGU~;D_O_8Mbht)4RSB;lWorZl9u)W>+&E+ z*?$;5gjIMLkKj=}COMgpGkk*Wc#`qeEaxef`7}rHGc11%ZTl?uujM(OW4I2_;|08k z^|EO6OClG)%CzjKh zVHb2oH~7$<<@7*L6y2wJ_UwL2F6xf~O40{19E8Cbq9k)D!(r@`;q0ps>c051*hgn8 zCFd|Lh4GOXg>#XrdQ}_Ewx+4e(gDoDn%|1V&C9FH5X7O4s9SGkb&NykKG zA||N~GFiFmOi`OcrmEQ$r!jpxW?-i3<(h>9vzZT+%~WZ@23acEnWL7fxeVti@yzFW z7Vx-B)WQl2*+-Xh`!Z$Za)wtZEmtauxr+O*RzB9mCD*9ON!*U;DxC##|w>+ZKYCWp56CYEJ<#DDx!SVSd!_}M@CZ!*4# z@wXU%oAGxT|1ab3GX5Up@3UPWuzer0Z$46SA^&5ad`z2v!t_r$);?3olRsxWzQC8t zD_<#(Z07M_V~YxrtxCx@#=lWlIp6ZQ?-<|C@^&!X$+Yho?oywtAC%1A&HmcM?Y$~3 z?MH?`;b)cn&OXkQU%2mA<#B%FJp7&Me{j6~$$UACi{?c@%Q_85Z`|n8OFj(J-s-_j z4?!rxw4{gYR4K!F1j-^3Q98MTTQ6-{PP?SMc1s1FUO8GzN<}SAD(QsWKFyP2barYi z^H$N(QdNgb9OKn^TaVYCx2o%9Q64Rx8v28wr!oC>)WjL6h1y8a=~4%ES$;i+iF%dP z*J+Urv|k$P@aaj+(+G``j3#KRJ<^PNgw4?cEzt_C(MEf{ZP58BfnyO zHsfn-!B%X;H~1FcVLNtUC%(rn{J=KsW{FMh;N_!;}~3x3tX@|%{>-}NZ@1Aih1 z;&c_|_(d~x;BrKQ94)~NLlEi=&kS=u%?x*1WtMTo6T$7WPHbkRBS}$kqa4aRt1~Jf z8WmB=d2dE#M?zy*Ml7m0y#G5%6325@bBx40AyVBDzXvsN8cug4wIN+q zQO`;4pNRTsfQBqL360Pg$!LP6Xy)W(Hg|aAVAzt|tBSt#ALq@T`&gFJ0Mk9^s=V6SKyytu;J8>-I7dYY`=SYk3 zEOP?$T*y91XE+g)oaD)qnP&>7Vj8A98)Swf)Xn7lXB%xc^Jv-3K;6tX!sU!83sU(<;943<^P^y^dG z^y`;^I>z6xuIbu~`c~Z%&6vUU&8U$LnBLF~>X&4E{Ti7jO&XhKO_EJa-6kd}rm68Y zYsTLPo1+CS+?9-_%a~i|x+&6>$I@2in{mzcK z$h6b5jm*B-EGnB}>N}Z6!i^~-S~U9_r8BQK@v?~duQAg2T8@+Ja6N9ojkpPmv4mwW#m%^dbvy9bDtuhz9uJ;L zdB;P+w#Be*F_Ss|rr_|~_L^(^Udt; z>||!%-|Wt7o_*g0)va41W1|@`ZhZgy<0d>9Zyg85V-oa)UXTna&>Q;jIaIReZ+RUD zM|_Uf&~b1?9O88x91({k9S29mVTO)_BjONrWP|qq2s;7s#Dno+Cc8Kk>@v&JK<3D+Dz`Wh1_W?xzjdsr?<(S-r+j8clw#!=@)XRU&)>RL+XKxF7^d*@?-eAr!(O+!iTgn-amaER?gQY9zRA{(Z+@l3Br)q>4@pI#_blS!{k7n1TdLHy#a+kFan-dGBhRrD zN7rLLu}tgRE@@!r3~Oj-kB_rsq!G(Ewk4qn+Zhi{ApsJh88n9$Y)4CI1+Ce(f@3TH zxbTk$t7IJ|FF*taTfJ2$I59Dm<7xT0%^KZNRwk{qK*P@L;@k9M0(ZTVBV(5uc+qbQ~NJhj<+a zN5mmX$H5VCn4#m~h&YH5xIPZLnFES)GaG6*Q@fd`#?6$G_sKui&6IJgx&5_9ax@q7+!hApraw!zyttnY}(yEvC;$j$r_H}mHo(KCL6pWzoM#LYDGxtZL6mJ)U| z%iv~~m#TP{)!>Mm8Ci&%8Bq*3GdHUdep+KV;%4S%72#%j+TdUo!_9Pe#>MOcUEzH2 zLD6oejL+w0PUv0G&75#)z|9og%+OQkX8L=Y2i?rAr2}r}tTtotA5X8FX%^yU`g@xD z-At*k-AwIfI?K(Z2PeKf;ATePW=3c?6Yufl+)Vi!Zsy#OVz`<63U@R4ZN_ok%vkMaa%`5ut5E!& z=5Y>oGkv~#-0z8nlIcDA-?*7^|4=t`oe^*|#goZ><1FrXI?v4vy1Iwm%wl?{{(bX1 zy?WdXCbk(c1dsPvr}wanTZEgb<5040X2oK0CRJU27w>K=A8i|L*E_s#ES>T%;Dwjofs(|g#(EyB&zaVS~0x?(Zi8y$y|je|$W zfoqgA|679=Iu4GA!(}=Sj)=o-9S29m;b=E=sCF}P=ctIH>t;$x*Ui*!<{7A)sohLm z#pBe?)NW>p)y>pyrmma$PpX@#-Ar9KQ`gNbST|FUGYx_E_1L zArCN}!}LKbO&+2K=)*9VWgfA_^{6#_{9{&Ma~`!;=Uejo0;{?_Zb|ABmW+JTa@Tvx za?8_JlIt0Zx+?G-uI2Nv5MF>6VG%5bm*8c11(twzGf!9jLnpW_CsQ|5yP1u-|JVem zx9X#ArY`|bU)@Y6j2rD{Ud+E+p82}B+Rb!E9JHJ1j5ugF(;0ElZl*KhpxsPo#6i26 zr?zgU6I_;)shg?YOzre)H}e}uI3L>0bVeMso9T==XgAXtanNq2Gvc7#OlQR5Xg70U zA#SFDsYruW`9Vy%@fvPpiA${ivZwhRx@kuj($ier)u=649cu7*VxT5?`0KTpp17yE zNl$a*4D>WlJl97%*KTaz1#lr;1Q$bh=mAO46M8{1q(E=z1D8NwxD@)qWzZikhb!Pp zNQD6~5UzqW7zF7s7&2f845bd`)$&}#Fy@ED-|J~!Np6tBdYYRP6wll2#w6M|PGSo5$(_CD4vyJz_y&_|&o9Vuv@Xit`HCrS;8ykrdfZZ13mkHTXxkJskI z0%}n{&h|V(*VjN#b5-i}^fZr{uv!jgt%0?$4%Wj4*eH^@3351In_&xVg>CRQ+Z(8x zxv<51oK%IonYme?N_+D&*v@zk^fdp`_)!$#nu~ikaoz)a>FNFruLXLV z)ANGo4se{mgM-W;qIK!_fu82SQ8zQ#)BHE;X8uau%wPY*_WTC_2fwrYA58x&*wfr= z8in>W_lEL(*va)Y_f)3lWEI0r-OQ>|)u=<=%&OGQjH0JGwfC71^fdR-)7(Q(a}Pbu zJ=D$g(9@hcFHjF+>B(H*DA3c~OHXreV`u{L&=e9N(9^t1AwA7=v)bToo(pZE9khq@ zzzZD=@pRt^rUY&bu+V)AqA+Lnbij_fxbZ9 z%&dNfYM-yCd8s2k&Al?f@XA0whOc5f(u{>I22sm2(9_&|oSx=sGJ<~K1?y)1XpH8) zV+?n_>x_MIfu81^P;B3LjzSH^C^p620&^)!z+&75YISz285Cl4_#InvX7R+}($ zR-14$F7uz+(>#fu=1EEPG{5j%vpYS_`*&|=cJI^P?0(UCW|!_>^MY<2%!`vdnkoG| zndvE=&5`}Pm{TS?qi$yWY3ONgnl`=JC()aIGQHWS(3^cKz1gRkp`kaKVWHE_@NjyX zN8C(r_FK%Ts9VjLb8a)EVs2;t4l^otrWxZsaZmGjnN1ziYc)%#@VJ&E!5$n7)giG&^^Gie;aMXW&_Q4xWdF@B;ni zUt}K^u@8&chnLugm)VC`*oP(T!&3Hvp5_s+u@B4G?&a*m>+HiD%&%Y{Rv*L!BlCGWHSADBH-J~Z2PrKkA?AG4jGz^CvTY=_U`3-}Vg zV*7Wn{a>^FJK6qSZ2xYye-GQgm+hygdBnGD|30>PKihwR?f;JXgKYmH^K5VNdzvTF z(|iy;&6DV9&eiK*JSY|K{`7l4wx_wOI1oqiDvRrX zI8IOVlc<~dS5Na5C+=xJzP4?7WRm5vCR=YBQ`qjQ)(V-1|9BHjx1`(*UccFjkz4R5 zZ)H1ggWIhtgOqsEVKC^rnGt2qr>~}uzM9?Wt9b!^H7}&E z=0)_?bcXYx-Arf1LA#mGh=X=Boe>A^W;!Dd+Rb!E9JHIM-AsQ^bM0noH&eTr&Tu}o zo9T==XgAXtanNq2Gvc7#OlQPFyP3|2!_jW$RfV{jVS=W`e-p)&4BgY5BheYUKv#~; z`6BIoOdaB8npflEot&E~$8j@rGgZLNtTG8#ax&{bIX5!~H&aPIH&gdCmv3DkU`l<+ z@%@M~^f7z_pW?87h8MY=-sb@~b7bW&#nb&OSrxW}%+1;@2XQkG;$}{-_>IhJ z6L2$gv-aa@9_42KhMTGDX5u00x|zDC`Ac|-FB{q8Utzk$m}x9!`YOC;w3TH{mm9J2 zI=sRB3S+UXH2TS#%)bSzU^T3PwXhD>!v@$0n^-=F$;h`Ze}lhx@3I1 z6f?ARZ!VuGc@#l_mD$x7mnw$@bEY3Z8d54jk_! z=n1{x^v0o{QXyZe z(9&P2@UR^!qRiL)E@mgci`m8RVs`Vpm_7V1W-q^samGF4Q&l%JBG@}qJhsHwg0pR@ zQri}H9XrQW*G`N)$4(qw&(4mHWm?~MNdr4)SVKE|e4HI4jaa_1EeTC*@x((@NPt9W z2F;;`Ez%NNL2FxdFKw<5_rn4B4i3U0_#S@Xn!RLuI3JF;jswU0%*7!pc;4waoY6Sc z(s6J^9od#T4vvU}b~BxEeW%?_XT;%XH*;_yZl)pr|M>r(+tXCb^4HBYsGCW#Lntlb z5(;6=hfA!K;k5`T%j0qo32rD46`&$S$vEm}N+ESKO{*I2S#_wv>oHIhJWvbHhT6bg zF{umZKs|_s`uxoXY+*yOB#y_8pfNOocxVaDjI7F???*ne;uRl^U?SjhzHJBsGAu@-OMO|-At)( zq)7w3%Z3mKji6xN%-pO5_94-b3eAl3jpoLxuof)S5?VoPUTeeloeOP^^z?Sn9?mne zqrFT!u-zSjx|yENK;29abu&HZgAcl~j$`X)=4R!qo0-|mkj!LAf!@#usGFHd-ONnt zW@h%IerTX>CUtY!r@XqE-c;rXz(AmGrlbLNGbKdG1$PgY6g{xs0kB1v`Lq-^r zt!s?w6-OGg+FWa>h*3s@j5bo*jWObk>x`|X#~L#SUC(w0>SnH!8w%}dE@{e;G#e(t zWJ7M8!rzz*(|GSqtbaPkZU&EUHk91L^j5gdkSe$H`W?*AWWVlYdKcUc_YkvtjUUYW zjC0KUjq$P6&2-J?z1eK%1IFCQIV|&_A)bc}k34LI$z0a+2+uugBwCLd(dIm2H{VD% z7O>3Y%s*jB=#z%DdWvP9=DBAWU(Yfgo+Fme^V~vs0bYbfuo!SNy#Y5fJFK9a8H1Y{ za{@PWF>YqRJU4SOZf3tcH*+y=X1|kgGe;R88lpZjvdeyKR4@Grd}=83GsA0aH=b_r zIotUK+xsQw%U4Wyz}K)7cEN7g1AE~cmidG{EMVS}fq|766Q zKO2ef6w7`dJ39XqeMFLZ#8&t>`E8t2&3VxB(`>M7R+$Aqy0L$A(ET8K%Hgm8Z3k5@H)H!D_|wO32(tF zSPg4nEv$p}#9;%+Y9nld9M}w7U@M#&H$Zl+1y%=3-H>t=HO z&%U&R*3bsdg|?PVY{!1Ix0Ia6)XQ@npd)mG&hR(fOi5z-p3n=DA;t37&E))tODt86 zx|yx0o7sT6nIov18Q-5{6R4ZX`Oh+`Fu)RHAk#qI%q1~{tnkX|_>P0EoQMo7@rNN+ zPTWxDueQWHjP(s?yGOA6HCAHsNT%1qC>RZ6;5rx!*IR$p%~a#9njtsv-U-y0oM_34 z8zIx$v?X5hEL^v|)|a(Ed$S#=v+rFs-Q? zk(QuRGZNL%v}S7DnC5EMtQOSPYzeKPHMD_qp)It7_R6r%Qz3>|S!M?nVs=z6S10Z- zc2;gz7Zo1TRh9PF-K*eJ<*2*YsN4mrb~JVODqW-+QFqVVs5{%*1CpR8^nzqaf!@%E z{kTMVtiGy>T&kMm*u95i=P~-@HeQZbcLiLj#FNT&0AAfdxQfSVJRZb*(_t`Vz!1FH zp>Q<}gW;@ygbKQurd+GM)+qHw#Au!$!|T@(o3X_2dL9?7E&01OQOU#`)fW{r@o2MD zQW>TC2A!DGm57hV{v`t+=?hNU%7 zqbCH$O~&9xDq}d~<_gA5dc5k#xVfTVg6caok@3?^O&nMJapN-ox#OmFFy1;2oF8ZI z{7unuaKz{6R2>IL#9{48#KD#K-B+CNhi3Zwf$!I%uPcHsn*5FLhhQ9}dePt02lC>O z#`knm&sf#JcYSpo*LT;ehHChAacXe7{+{+<-~HV<@Q+ujRNnbeoH#towV?kxJA*j% z=n<>>5r-kE4b-$78>&gu;?#gKja0AX#wxXM6Lsa~@v2w9rmA0Zf=WqGR2iww)R1fb z9oI|2ICSlEWpam$4;>0GJ>3{%#+99DKFIaML*z~m!(0_EkMQ_WuDu_Fc`%>cX#u&- z}m-$`W zD_qMjfu-=OGUYYaxs3VcGcE>n-w|Rj?Y?z*<-b>s69(1JjKv z)wfAyjLA`{sheSoO6k8Beq6>LeZ$b1ybRl=z}%QmF4?XR1e6cTOA#H#$AYEa!)Qo}y% zh@CDsld-iV^T^l=jtfbBmDnE{55m5g?3>q$v{yvC*_ZO{`|!UZRmR{A4J8dO*+D7j5HaU0E0 za_;Tq+@F(k2b^BFi*XaOgPa?ux57?x?p@^EyUDq6dMoWE=l+Ikly4d1`(QsDfbZZS z9D?uR2adrJH?t(hP3xcorQ^WyK67zM(Q$CZ`7l+-!4Yv-dlGT*fA;cUnvCw2s_qJ-O2cawo2{`)(q4${}~!Ozy;W zcKTLwr)}g;|BmaWU>pLu)4_uo$8j?a(LK!#>Bv#&1O@A6>YnDfneG`=DMf3k(>3Ap?jKF#R08`qnYPs#>SYQZ8gogkseb#wagDMJ=;8< zn>i9Ub0lu28#i+#ZstPV%=B`N>Bro}48Oi;H&gdCKe3ysdz$N>=DMeON2`BiCoAWo z;<=f+r}_VOPjjy);AZjzCjPBGU){|3Qq)7l&5Xy*j1N;~Lkf2@Nt$?Hd8hytxu+P# zw33QE%FPt1supHdgX(~T=dYV7HJSIQhd!?Lmz&A=BG1*~{z_ftzh~_8)q_~54-KFp zoVuRo{AQ8A=YE|O41?jUcLeu!uVFe8u2rhsC?&1%A{vZQG6FXa5vlo_riT}Kg@#J zkPQ#O9Ja0C*vdaH3XX@rzi)cnq!Uw|-n_b*g^inFymcIkaH~uB{MB)A#^KIrq|*z@6NH`AL}H&bvkCBK^)kDD1k59Y%Ha;L)GOloiNKHN-s9u|^2 zy}!?hnv|7FQNf% z<_P@7_=+~az2&t^a28aCD%|fs;$|wT&bn$Gb^zRdH&bfC*-#tmKwUTo>Om~jhX&9P z;-C>Uh9(dXO(6lOn<>qpIkbS5kXJYJsIirQTofD+e}CUjt^b@nPvE(&~-C&vo6NB>khhZrmmZL;-2QZZl+Raqj&D3tD&)1B9Uv3UX*IWIkJH6Vy(e90QZ;o|uw5zOLWuLDx-vLb^9-2Y| zB!d2a(7&Nb=2|fY^6H{%cc1g(-*deb%$!Rz=r5JwCQj_1=6#Si({w>QvzPArSUY+sN^c#x*2SwI^ A!T{j{f~n};4u>Ch2$bG g>&Q@r Date: Wed, 20 Jul 2022 12:48:27 +0800 Subject: [PATCH 11/71] init: remove twoshay HAL init trigger condition 'on late-init' Bug: 238853979 Signed-off-by: Robin Peng Change-Id: I625c75f1e1f4d8c46bbe43e92e6311ddeb80788b --- conf/init.cheetah.rc | 2 +- conf/init.panther.rc | 2 +- 2 files changed, 2 insertions(+), 2 deletions(-) diff --git a/conf/init.cheetah.rc b/conf/init.cheetah.rc index c50741f..0d8010a 100644 --- a/conf/init.cheetah.rc +++ b/conf/init.cheetah.rc @@ -2,7 +2,7 @@ import /vendor/etc/init/hw/init.gs201.rc import /vendor/etc/init/hw/init.pantah.rc -on late-init && property:vendor.device.modules.ready=1 +on property:vendor.device.modules.ready=1 # Start the twoshay touch service start twoshay diff --git a/conf/init.panther.rc b/conf/init.panther.rc index 8d2bf97..d786cf3 100644 --- a/conf/init.panther.rc +++ b/conf/init.panther.rc @@ -2,7 +2,7 @@ import /vendor/etc/init/hw/init.gs201.rc import /vendor/etc/init/hw/init.pantah.rc -on late-init && property:vendor.device.modules.ready=1 +on property:vendor.device.modules.ready=1 # Start the twoshay touch service start twoshay From a968aa690b69176f1fba46a6aa14a258d2f0ce63 Mon Sep 17 00:00:00 2001 From: Jack Yu Date: Wed, 27 Apr 2022 20:45:16 +0800 Subject: [PATCH 12/71] Enable NFC firmware logging by default for user-debug builds Set the RF payload to 15 bytes and SWP payload to 30 bytes for user-debug builds. Bug: 213305069 Bug: 235492799 Test: manual Change-Id: Iabcda7a253e77c0c9cce386ebb1a77dd83e13822 --- device-cheetah.mk | 9 +- device-cloudripper.mk | 9 +- device-panther.mk | 9 +- nfc/libnfc-hal-st-debug.conf | 164 +++++++++++++++++++++++++++++++++++ 4 files changed, 188 insertions(+), 3 deletions(-) create mode 100644 nfc/libnfc-hal-st-debug.conf diff --git a/device-cheetah.mk b/device-cheetah.mk index 3f7e83f..4979e86 100644 --- a/device-cheetah.mk +++ b/device-cheetah.mk @@ -96,10 +96,17 @@ PRODUCT_COPY_FILES += \ frameworks/native/data/etc/android.hardware.nfc.hcef.xml:$(TARGET_COPY_OUT_VENDOR)/etc/permissions/android.hardware.nfc.hcef.xml \ frameworks/native/data/etc/com.nxp.mifare.xml:$(TARGET_COPY_OUT_VENDOR)/etc/permissions/com.nxp.mifare.xml \ frameworks/native/data/etc/android.hardware.nfc.ese.xml:$(TARGET_COPY_OUT_VENDOR)/etc/permissions/android.hardware.nfc.ese.xml \ - device/google/pantah/nfc/libnfc-hal-st.conf:$(TARGET_COPY_OUT_VENDOR)/etc/libnfc-hal-st.conf \ device/google/pantah/nfc/libnfc-hal-st-proto1.conf:$(TARGET_COPY_OUT_VENDOR)/etc/libnfc-hal-st-proto1.conf \ device/google/pantah/nfc/libnfc-nci-cheetah.conf:$(TARGET_COPY_OUT_PRODUCT)/etc/libnfc-nci.conf +ifneq (,$(filter userdebug eng, $(TARGET_BUILD_VARIANT))) +PRODUCT_COPY_FILES += \ + device/google/pantah/nfc/libnfc-hal-st-debug.conf:$(TARGET_COPY_OUT_VENDOR)/etc/libnfc-hal-st.conf +else +PRODUCT_COPY_FILES += \ + device/google/pantah/nfc/libnfc-hal-st.conf:$(TARGET_COPY_OUT_VENDOR)/etc/libnfc-hal-st.conf +endif + PRODUCT_PACKAGES += \ NfcNci \ Tag \ diff --git a/device-cloudripper.mk b/device-cloudripper.mk index c045a35..184fd07 100644 --- a/device-cloudripper.mk +++ b/device-cloudripper.mk @@ -54,9 +54,16 @@ PRODUCT_COPY_FILES += \ frameworks/native/data/etc/com.nxp.mifare.xml:$(TARGET_COPY_OUT_VENDOR)/etc/permissions/com.nxp.mifare.xml \ frameworks/native/data/etc/android.hardware.nfc.uicc.xml:$(TARGET_COPY_OUT_VENDOR)/etc/permissions/android.hardware.nfc.uicc.xml \ frameworks/native/data/etc/android.hardware.nfc.ese.xml:$(TARGET_COPY_OUT_VENDOR)/etc/permissions/android.hardware.nfc.ese.xml \ - device/google/pantah/nfc/libnfc-hal-st.conf:$(TARGET_COPY_OUT_VENDOR)/etc/libnfc-hal-st.conf \ device/google/pantah/nfc/libnfc-nci.conf:$(TARGET_COPY_OUT_PRODUCT)/etc/libnfc-nci.conf +ifneq (,$(filter userdebug eng, $(TARGET_BUILD_VARIANT))) +PRODUCT_COPY_FILES += \ + device/google/pantah/nfc/libnfc-hal-st-debug.conf:$(TARGET_COPY_OUT_VENDOR)/etc/libnfc-hal-st.conf +else +PRODUCT_COPY_FILES += \ + device/google/pantah/nfc/libnfc-hal-st.conf:$(TARGET_COPY_OUT_VENDOR)/etc/libnfc-hal-st.conf +endif + PRODUCT_PACKAGES += \ NfcNci \ Tag \ diff --git a/device-panther.mk b/device-panther.mk index 302a8c9..084380c 100644 --- a/device-panther.mk +++ b/device-panther.mk @@ -80,9 +80,16 @@ PRODUCT_COPY_FILES += \ frameworks/native/data/etc/com.nxp.mifare.xml:$(TARGET_COPY_OUT_VENDOR)/etc/permissions/com.nxp.mifare.xml \ frameworks/native/data/etc/android.hardware.nfc.ese.xml:$(TARGET_COPY_OUT_VENDOR)/etc/permissions/android.hardware.nfc.ese.xml \ device/google/pantah/nfc/libnfc-hal-st-proto1.conf:$(TARGET_COPY_OUT_VENDOR)/etc/libnfc-hal-st-proto1.conf \ - device/google/pantah/nfc/libnfc-hal-st.conf:$(TARGET_COPY_OUT_VENDOR)/etc/libnfc-hal-st.conf \ device/google/pantah/nfc/libnfc-nci-panther.conf:$(TARGET_COPY_OUT_PRODUCT)/etc/libnfc-nci.conf +ifneq (,$(filter userdebug eng, $(TARGET_BUILD_VARIANT))) +PRODUCT_COPY_FILES += \ + device/google/pantah/nfc/libnfc-hal-st-debug.conf:$(TARGET_COPY_OUT_VENDOR)/etc/libnfc-hal-st.conf +else +PRODUCT_COPY_FILES += \ + device/google/pantah/nfc/libnfc-hal-st.conf:$(TARGET_COPY_OUT_VENDOR)/etc/libnfc-hal-st.conf +endif + PRODUCT_PACKAGES += \ NfcNci \ Tag \ diff --git a/nfc/libnfc-hal-st-debug.conf b/nfc/libnfc-hal-st-debug.conf new file mode 100644 index 0000000..7ccc526 --- /dev/null +++ b/nfc/libnfc-hal-st-debug.conf @@ -0,0 +1,164 @@ +########################### Start of libnf-hal-st_aosp.conf ########################### + +############################################################################### +############################################################################### +# ST HAL trace log level +STNFC_HAL_LOGLEVEL=1 +NFC_DEBUG_ENABLED=0 + +############################################################################### +# Vendor specific mode to enable FW (RF & SWP) traces. +STNFC_FW_DEBUG_ENABLED=1 + +############################################################################### +# Vendor specific payload size for traces +STNFC_FW_RF_LOG_SIZE=15 +STNFC_FW_SWP_LOG_SIZE=30 + +############################################################################### +# File used for NFA storage +NFA_STORAGE="/data/nfc" + +############################################################################### +# Keep the nfa storage file. +PRESERVE_STORAGE=1 + +############################################################################### +# In Switch OFF mode (phone switched-off), specify the desired CE mode to +# the controller. +# 0: No card-emulation; DEFAULT +# 1: Switch-off card-emulation enabled +CE_ON_SWITCH_OFF_STATE=1 + +############################################################################### +# Vendor specific mode to support the USB charging mode if VPSIO=1 in switch off. +STNFC_USB_CHARGING_MODE=1 + +############################################################################### +# Vendor Specific Proprietary Protocol & Discovery Configuration +# Set to 0xFF if unsupported +# byte[0] NCI_PROTOCOL_18092_ACTIVE +# byte[1] NCI_PROTOCOL_B_PRIME +# byte[2] NCI_PROTOCOL_DUAL +# byte[3] NCI_PROTOCOL_15693 +# byte[4] NCI_PROTOCOL_KOVIO +# byte[5] NCI_PROTOCOL_MIFARE +# byte[6] NCI_DISCOVERY_TYPE_POLL_KOVIO +# byte[7] NCI_DISCOVERY_TYPE_POLL_B_PRIME +# byte[8] NCI_DISCOVERY_TYPE_LISTEN_B_PRIME +NFA_PROPRIETARY_CFG={05:FF:FF:06:8A:90:77:FF:FF} + +############################################################################### +# Choose the presence-check algorithm for type-4 tag. If not defined, +# the default value is 1. +# 0 NFA_RW_PRES_CHK_DEFAULT; Let stack selects an algorithm +# 1 NFA_RW_PRES_CHK_I_BLOCK; ISO-DEP protocol's empty I-block +# 2 NFA_RW_PRES_CHK_RESET; Deactivate to Sleep, then re-activate +# 3 NFA_RW_PRES_CHK_RB_CH0; Type-4 tag protocol's ReadBinary command on channel 0 +# 4 NFA_RW_PRES_CHK_RB_CH3; Type-4 tag protocol's ReadBinary command on channel 3 +# 5 NFA_RW_PRES_CHK_ISO_DEP_NAK; presence check command ISO-DEP NAK as per NCI2.0 +PRESENCE_CHECK_ALGORITHM=5 + +############################################################################### +# Name of the NCI HAL module to use +# If unset, falls back to nfc_nci.bcm2079x +NCI_HAL_MODULE="nfc_nci.st21nfc" + +############################################################################### +# White list to be set at startup. +DEVICE_HOST_ALLOW_LIST={02:C0} + +############################################################################### +# BAIL OUT value for P2P +# Implements algorithm for NFC-DEP protocol priority over ISO-DEP protocol. +POLL_BAIL_OUT_MODE=1 + +############################################################################### +# Extended APDU length for ISO_DEP +ISO_DEP_MAX_TRANSCEIVE=0xFEFF + +############################################################################### +# Configure the NFC Extras to open and use a static pipe. If the value is +# not set or set to 0, then the default is use a dynamic pipe based on a +# destination gate (see NFA_HCI_DEFAULT_DEST_GATE). Note there is a value +# for each EE (ESE/SIM) +OFF_HOST_ESE_PIPE_ID=0x5E +OFF_HOST_SIM_PIPE_ID=0x3E + +############################################################################### +#Set the default Felica T3T System Code OffHost route Location : +#This settings will be used when application does not set this parameter +# host 0x00 +# eSE 0x82 (eSE), 0x86 (eUICC/SPI-SE) +# UICC 0x81 (UICC_1), 0x85 (UICC_2) +DEFAULT_SYS_CODE_ROUTE=0x86 + +############################################################################### +#Set the Felica T3T System Code supported power state: +DEFAULT_SYS_CODE_PWR_STATE=0x3B + +############################################################################### +# Path and Files used for FW update binaries storage +STNFC_FW_PATH_STORAGE="/vendor/firmware" +STNFC_FW_BIN_NAME="/st54j_fw.bin" +STNFC_FW_CONF_NAME="/st54j_conf.bin" + +############################################################################### +# Default off-host route for Felica. +# This settings will be used when application does not set this parameter +# host 0x00 +# eSE 0x82 (eSE), 0x86 (eUICC/SPI-SE) +# UICC 0x81 (UICC_1), 0x85 (UICC_2) +DEFAULT_NFCF_ROUTE=0x86 + +############################################################################### +# Configure the default off-host route. +# used for technology A and B routing +# eSE 0x82 (eSE), 0x86 (eUICC/SPI-SE) +# UICC 0x81 (UICC_1), 0x85 (UICC_2) +DEFAULT_OFFHOST_ROUTE=0x81 + +############################################################################### +# Configure the default AID route. +# host 0x00 +# eSE 0x82 (eSE), 0x86 (eUICC/SPI-SE) +# UICC 0x81 (UICC_1), 0x85 (UICC_2) +DEFAULT_ROUTE=0x00 + +############################################################################### +# Configure the NFCEEIDs of offhost UICC. +# UICC 0x81 (UICC_1), 0x85 (UICC_2) +OFFHOST_ROUTE_UICC={81} + +############################################################################### +# Configure the NFCEEIDs of offhost eSEs. +# eSE 0x82 (eSE), 0x86 (eUICC/SPI-SE) +OFFHOST_ROUTE_ESE={86} + +############################################################################### +# Configure the list of NFCEE for the ISO-DEP routing. +# host 0x00 +# eSE 0x82 (eSE), 0x86 (eUICC/SPI-SE) +# UICC 0x81 (UICC_1), 0x85 (UICC_2) +DEFAULT_ISODEP_ROUTE=0x81 + +############################################################################### +# Configure the HAL Clock control +# enable 0x01 +# disable 0x00 default value +STNFC_CONTROL_CLK=0x01 + +############################################################################### +# Configure the ACTIVE_RW timer +# Default 0x00, set 0x01 to enable it +STNFC_ACTIVERW_TIMER=0x01 + +############################################################################### +# Core configuration settings +CORE_CONF_PROP={ 20, 02, 0a, 03, + a1, 01, 1e, + a2, 01, 19, + 80, 01, 01 +} + + From 27458de89f07b70a38c406cd7a713d2c02797efc Mon Sep 17 00:00:00 2001 From: jimmyshiu Date: Thu, 21 Jul 2022 01:21:52 +0000 Subject: [PATCH 13/71] Remove universal touch boost Bug: 236781877 Test: PtsUiBench Change-Id: I0f1cbf5249d711ccba15a8f17161928d0ec607d9 Merged-In: I0f1cbf5249d711ccba15a8f17161928d0ec607d9 --- powerhint-cheetah-a0.json | 63 --------------------------------------- powerhint-cheetah.json | 63 --------------------------------------- powerhint-panther-a0.json | 63 --------------------------------------- powerhint-panther.json | 63 --------------------------------------- 4 files changed, 252 deletions(-) diff --git a/powerhint-cheetah-a0.json b/powerhint-cheetah-a0.json index 3974f21..e4351bf 100644 --- a/powerhint-cheetah-a0.json +++ b/powerhint-cheetah-a0.json @@ -138,7 +138,6 @@ "Path": "/proc/vendor_sched/ta_uclamp_min", "Values": [ "612", - "185", "1", "63" ], @@ -1311,58 +1310,6 @@ "Duration": 0, "Value": "1" }, - { - "PowerHint": "ADPF_DISABLE_TA_BOOST", - "Type": "MaskHint", - "Value": "BOOST_DISPLAY" - }, - { - "PowerHint": "ADPF_DISABLE_TA_BOOST", - "Type": "EndHint", - "Value": "BOOST_120HZ" - }, - { - "PowerHint": "ADPF_DISABLE_TA_BOOST", - "Type": "EndHint", - "Value": "BOOST_60HZ" - }, - { - "PowerHint": "BOOST_DISPLAY", - "Type": "DoHint", - "Value": "BOOST_120HZ" - }, - { - "PowerHint": "BOOST_DISPLAY", - "Type": "DoHint", - "Value": "BOOST_60HZ" - }, - { - "PowerHint": "INTERACTION", - "Type": "DoHint", - "Value": "BOOST_DISPLAY" - }, - { - "PowerHint": "BOOST_120HZ", - "Node": "TAUClampBoost", - "Duration": 200, - "Value": "185" - }, - { - "PowerHint": "BOOST_60HZ", - "Node": "TAUClampBoost", - "Duration": 200, - "Value": "185" - }, - { - "PowerHint": "REFRESH_120FPS", - "Type": "MaskHint", - "Value": "BOOST_60HZ" - }, - { - "PowerHint": "REFRESH_60FPS", - "Type": "MaskHint", - "Value": "BOOST_120HZ" - }, { "PowerHint": "DISPLAY_IDLE", "Node": "FGPreferIdle", @@ -1380,16 +1327,6 @@ "Type": "EndHint", "Value": "INTERACTION" }, - { - "PowerHint": "DISPLAY_IDLE", - "Type": "EndHint", - "Value": "BOOST_120HZ" - }, - { - "PowerHint": "DISPLAY_IDLE", - "Type": "EndHint", - "Value": "BOOST_60HZ" - }, { "PowerHint": "DISPLAY_IDLE", "Type": "EndHint", diff --git a/powerhint-cheetah.json b/powerhint-cheetah.json index 8b55958..aaf1244 100644 --- a/powerhint-cheetah.json +++ b/powerhint-cheetah.json @@ -156,7 +156,6 @@ "Path": "/proc/vendor_sched/ta_uclamp_min", "Values": [ "612", - "185", "1", "63" ], @@ -1332,58 +1331,6 @@ "Duration": 0, "Value": "1" }, - { - "PowerHint": "ADPF_DISABLE_TA_BOOST", - "Type": "MaskHint", - "Value": "BOOST_DISPLAY" - }, - { - "PowerHint": "ADPF_DISABLE_TA_BOOST", - "Type": "EndHint", - "Value": "BOOST_120HZ" - }, - { - "PowerHint": "ADPF_DISABLE_TA_BOOST", - "Type": "EndHint", - "Value": "BOOST_60HZ" - }, - { - "PowerHint": "BOOST_DISPLAY", - "Type": "DoHint", - "Value": "BOOST_120HZ" - }, - { - "PowerHint": "BOOST_DISPLAY", - "Type": "DoHint", - "Value": "BOOST_60HZ" - }, - { - "PowerHint": "INTERACTION", - "Type": "DoHint", - "Value": "BOOST_DISPLAY" - }, - { - "PowerHint": "BOOST_120HZ", - "Node": "TAUClampBoost", - "Duration": 200, - "Value": "185" - }, - { - "PowerHint": "BOOST_60HZ", - "Node": "TAUClampBoost", - "Duration": 200, - "Value": "185" - }, - { - "PowerHint": "REFRESH_120FPS", - "Type": "MaskHint", - "Value": "BOOST_60HZ" - }, - { - "PowerHint": "REFRESH_60FPS", - "Type": "MaskHint", - "Value": "BOOST_120HZ" - }, { "PowerHint": "DISPLAY_IDLE", "Node": "FGPreferIdle", @@ -1401,16 +1348,6 @@ "Type": "EndHint", "Value": "INTERACTION" }, - { - "PowerHint": "DISPLAY_IDLE", - "Type": "EndHint", - "Value": "BOOST_120HZ" - }, - { - "PowerHint": "DISPLAY_IDLE", - "Type": "EndHint", - "Value": "BOOST_60HZ" - }, { "PowerHint": "DISPLAY_IDLE", "Type": "EndHint", diff --git a/powerhint-panther-a0.json b/powerhint-panther-a0.json index 9e84dab..98883cb 100644 --- a/powerhint-panther-a0.json +++ b/powerhint-panther-a0.json @@ -137,7 +137,6 @@ "Path": "/proc/vendor_sched/ta_uclamp_min", "Values": [ "612", - "185", "1", "63" ], @@ -1294,58 +1293,6 @@ "Duration": 0, "Value": "1" }, - { - "PowerHint": "ADPF_DISABLE_TA_BOOST", - "Type": "MaskHint", - "Value": "BOOST_DISPLAY" - }, - { - "PowerHint": "ADPF_DISABLE_TA_BOOST", - "Type": "EndHint", - "Value": "BOOST_90HZ" - }, - { - "PowerHint": "ADPF_DISABLE_TA_BOOST", - "Type": "EndHint", - "Value": "BOOST_60HZ" - }, - { - "PowerHint": "BOOST_DISPLAY", - "Type": "DoHint", - "Value": "BOOST_90HZ" - }, - { - "PowerHint": "BOOST_DISPLAY", - "Type": "DoHint", - "Value": "BOOST_60HZ" - }, - { - "PowerHint": "INTERACTION", - "Type": "DoHint", - "Value": "BOOST_DISPLAY" - }, - { - "PowerHint": "BOOST_90HZ", - "Node": "TAUClampBoost", - "Duration": 200, - "Value": "185" - }, - { - "PowerHint": "BOOST_60HZ", - "Node": "TAUClampBoost", - "Duration": 200, - "Value": "185" - }, - { - "PowerHint": "REFRESH_90FPS", - "Type": "MaskHint", - "Value": "BOOST_60HZ" - }, - { - "PowerHint": "REFRESH_60FPS", - "Type": "MaskHint", - "Value": "BOOST_90HZ" - }, { "PowerHint": "DISPLAY_IDLE", "Node": "FGPreferIdle", @@ -1363,16 +1310,6 @@ "Type": "EndHint", "Value": "INTERACTION" }, - { - "PowerHint": "DISPLAY_IDLE", - "Type": "EndHint", - "Value": "BOOST_90HZ" - }, - { - "PowerHint": "DISPLAY_IDLE", - "Type": "EndHint", - "Value": "BOOST_60HZ" - }, { "PowerHint": "DISPLAY_IDLE", "Type": "EndHint", diff --git a/powerhint-panther.json b/powerhint-panther.json index 1896925..9166126 100644 --- a/powerhint-panther.json +++ b/powerhint-panther.json @@ -155,7 +155,6 @@ "Path": "/proc/vendor_sched/ta_uclamp_min", "Values": [ "612", - "185", "1", "63" ], @@ -1304,58 +1303,6 @@ "Duration": 0, "Value": "1" }, - { - "PowerHint": "ADPF_DISABLE_TA_BOOST", - "Type": "MaskHint", - "Value": "BOOST_DISPLAY" - }, - { - "PowerHint": "ADPF_DISABLE_TA_BOOST", - "Type": "EndHint", - "Value": "BOOST_90HZ" - }, - { - "PowerHint": "ADPF_DISABLE_TA_BOOST", - "Type": "EndHint", - "Value": "BOOST_60HZ" - }, - { - "PowerHint": "BOOST_DISPLAY", - "Type": "DoHint", - "Value": "BOOST_90HZ" - }, - { - "PowerHint": "BOOST_DISPLAY", - "Type": "DoHint", - "Value": "BOOST_60HZ" - }, - { - "PowerHint": "INTERACTION", - "Type": "DoHint", - "Value": "BOOST_DISPLAY" - }, - { - "PowerHint": "BOOST_90HZ", - "Node": "TAUClampBoost", - "Duration": 200, - "Value": "185" - }, - { - "PowerHint": "BOOST_60HZ", - "Node": "TAUClampBoost", - "Duration": 200, - "Value": "185" - }, - { - "PowerHint": "REFRESH_90FPS", - "Type": "MaskHint", - "Value": "BOOST_60HZ" - }, - { - "PowerHint": "REFRESH_60FPS", - "Type": "MaskHint", - "Value": "BOOST_90HZ" - }, { "PowerHint": "DISPLAY_IDLE", "Node": "FGPreferIdle", @@ -1373,16 +1320,6 @@ "Type": "EndHint", "Value": "INTERACTION" }, - { - "PowerHint": "DISPLAY_IDLE", - "Type": "EndHint", - "Value": "BOOST_90HZ" - }, - { - "PowerHint": "DISPLAY_IDLE", - "Type": "EndHint", - "Value": "BOOST_60HZ" - }, { "PowerHint": "DISPLAY_IDLE", "Type": "EndHint", From c1e41def35e6cd868faf2eb7d2e0da565b225ab9 Mon Sep 17 00:00:00 2001 From: Stephane Lee Date: Thu, 12 May 2022 17:15:17 -0700 Subject: [PATCH 14/71] Remove device-specific support for GoogleBattery HAL This is covered by parent projects. Bug: 232461104 Test: Ensure Adaptive Charging/Battery health flags works as expected Change-Id: Ifdd0f70ccd69f9c239c7c70ac43db5fd3631be42 Merged-In: Ifdd0f70ccd69f9c239c7c70ac43db5fd3631be42 --- manifest.xml | 9 --------- 1 file changed, 9 deletions(-) diff --git a/manifest.xml b/manifest.xml index aafe372..d41ea1e 100644 --- a/manifest.xml +++ b/manifest.xml @@ -122,15 +122,6 @@ default - - vendor.google.google_battery - hwbinder - 1.2 - - IGoogleBattery - default - - vendor.google.whitechapel.audio.audioext hwbinder From f9cd28b3fcff631f21bd0e3fee1f697285063542 Mon Sep 17 00:00:00 2001 From: Adam Shih Date: Mon, 1 Aug 2022 14:17:42 +0800 Subject: [PATCH 15/71] Add AIDL support on IBluetoothCcc Bug: 239658601 Test: vts-tradefed run vts -m vts_treble_vintf_vendor_test Change-Id: I3eb04d4d9d6f5cfcd3cbbc37d6712114d520cfea --- device-cheetah.mk | 1 + device-cloudripper.mk | 1 + device-panther.mk | 1 + device-ravenclaw.mk | 1 + device_framework_matrix_product.xml | 10 ++++++++++ 5 files changed, 14 insertions(+) create mode 100644 device_framework_matrix_product.xml diff --git a/device-cheetah.mk b/device-cheetah.mk index 3bc8f53..1815b8c 100644 --- a/device-cheetah.mk +++ b/device-cheetah.mk @@ -31,6 +31,7 @@ include device/google/gs201/device-shipping-common.mk include hardware/google/pixel/vibrator/cs40l26/device.mk include device/google/gs101/bluetooth/bluetooth.mk +DEVICE_PRODUCT_COMPATIBILITY_MATRIX_FILE += device/google/pantah/device_framework_matrix_product.xml ifeq ($(filter factory_cheetah, $(TARGET_PRODUCT)),) include device/google/pantah/uwb/uwb_calibration.mk endif diff --git a/device-cloudripper.mk b/device-cloudripper.mk index 184fd07..f16be67 100644 --- a/device-cloudripper.mk +++ b/device-cloudripper.mk @@ -27,6 +27,7 @@ include device/google/pantah/audio/cloudripper/audio-tables.mk include hardware/google/pixel/vibrator/cs40l26/device.mk include device/google/gs101/bluetooth/bluetooth.mk +DEVICE_PRODUCT_COMPATIBILITY_MATRIX_FILE += device/google/pantah/device_framework_matrix_product.xml $(call soong_config_set,lyric,tuning_product,cloudripper) $(call soong_config_set,google3a_config,target_device,cloudripper) diff --git a/device-panther.mk b/device-panther.mk index d3624cf..da15834 100644 --- a/device-panther.mk +++ b/device-panther.mk @@ -31,6 +31,7 @@ include device/google/gs201/device-shipping-common.mk include hardware/google/pixel/vibrator/cs40l26/device.mk include device/google/gs101/bluetooth/bluetooth.mk +DEVICE_PRODUCT_COMPATIBILITY_MATRIX_FILE += device/google/pantah/device_framework_matrix_product.xml $(call soong_config_set,lyric,tuning_product,panther) $(call soong_config_set,google3a_config,target_device,panther) diff --git a/device-ravenclaw.mk b/device-ravenclaw.mk index 1c1ac1f..066d88e 100644 --- a/device-ravenclaw.mk +++ b/device-ravenclaw.mk @@ -27,6 +27,7 @@ include device/google/pantah/audio/ravenclaw/audio-tables.mk include hardware/google/pixel/vibrator/cs40l26/device.mk include device/google/gs101/bluetooth/bluetooth.mk +DEVICE_PRODUCT_COMPATIBILITY_MATRIX_FILE += device/google/pantah/device_framework_matrix_product.xml ifeq ($(filter factory_ravenclaw, $(TARGET_PRODUCT)),) include device/google/gs101/uwb/uwb.mk include device/google/pantah/uwb/uwb_calibration.mk diff --git a/device_framework_matrix_product.xml b/device_framework_matrix_product.xml new file mode 100644 index 0000000..26436bb --- /dev/null +++ b/device_framework_matrix_product.xml @@ -0,0 +1,10 @@ + + + hardware.google.bluetooth.ccc + 1.1 + + IBluetoothCcc + default + + + From 89287897757829cfa1495330e5cbaaccb298a4d6 Mon Sep 17 00:00:00 2001 From: achigoliu Date: Thu, 4 Aug 2022 18:49:01 +0800 Subject: [PATCH 16/71] Bundle handheld_core_hardware.xml Bug: 237110906 Test: Manual, verify build artifacts Signed-off-by: achigoliu Change-Id: I3438cdf9066d306bcc1e6ab7354fab31152345a3 Merged-In: I1ef786ec0d909efce1899eb2003a88750af64af7 --- device-cheetah.mk | 4 ++++ device-cloudripper.mk | 4 ++++ device-panther.mk | 4 ++++ device-ravenclaw.mk | 4 ++++ 4 files changed, 16 insertions(+) diff --git a/device-cheetah.mk b/device-cheetah.mk index 1815b8c..2d6ca6b 100644 --- a/device-cheetah.mk +++ b/device-cheetah.mk @@ -326,3 +326,7 @@ PRODUCT_PRODUCT_PROPERTIES += \ # Enable camera exif model/make reporting PRODUCT_VENDOR_PROPERTIES += \ persist.vendor.camera.exif_reveal_make_model=true + +# Device features +PRODUCT_COPY_FILES += \ + frameworks/native/data/etc/handheld_core_hardware.xml:$(TARGET_COPY_OUT_VENDOR)/etc/permissions/handheld_core_hardware.xml diff --git a/device-cloudripper.mk b/device-cloudripper.mk index f16be67..d90c4af 100644 --- a/device-cloudripper.mk +++ b/device-cloudripper.mk @@ -176,3 +176,7 @@ PRODUCT_VENDOR_PROPERTIES += \ PRODUCT_PRODUCT_PROPERTIES += \ persist.bluetooth.firmware.selection=BCM.hcd + +# Device features +PRODUCT_COPY_FILES += \ + frameworks/native/data/etc/handheld_core_hardware.xml:$(TARGET_COPY_OUT_VENDOR)/etc/permissions/handheld_core_hardware.xml diff --git a/device-panther.mk b/device-panther.mk index da15834..bc380f2 100644 --- a/device-panther.mk +++ b/device-panther.mk @@ -312,3 +312,7 @@ PRODUCT_PRODUCT_PROPERTIES += \ # Enable camera exif model/make reporting PRODUCT_VENDOR_PROPERTIES += \ persist.vendor.camera.exif_reveal_make_model=true + +# Device features +PRODUCT_COPY_FILES += \ + frameworks/native/data/etc/handheld_core_hardware.xml:$(TARGET_COPY_OUT_VENDOR)/etc/permissions/handheld_core_hardware.xml diff --git a/device-ravenclaw.mk b/device-ravenclaw.mk index 066d88e..27a1cdd 100644 --- a/device-ravenclaw.mk +++ b/device-ravenclaw.mk @@ -178,3 +178,7 @@ PRODUCT_VENDOR_PROPERTIES += \ PRODUCT_PRODUCT_PROPERTIES += \ persist.bluetooth.firmware.selection=BCM.hcd + +# Device features +PRODUCT_COPY_FILES += \ + frameworks/native/data/etc/handheld_core_hardware.xml:$(TARGET_COPY_OUT_VENDOR)/etc/permissions/handheld_core_hardware.xml From a85e8a9faf29e54bc632c60a1cbd291256a02cc9 Mon Sep 17 00:00:00 2001 From: millerliang Date: Thu, 11 Aug 2022 19:48:02 +0800 Subject: [PATCH 17/71] audio: adjust the latency for av sync result Adjust the latency for BLE audio and others for av sync result. Bug: 241898786 Test: Play AV sync video Change-Id: I3ed43eac0b2e3a4d7ca9e8c8003654d3b0ba4e3a --- .../config/audio_platform_configuration.xml | 9 ++++++--- .../config/audio_platform_configuration.xml | 16 +++++++++++++--- .../config/audio_platform_configuration.xml | 9 ++++++--- .../config/audio_platform_configuration.xml | 16 +++++++++++++--- 4 files changed, 38 insertions(+), 12 deletions(-) diff --git a/audio/cheetah/config/audio_platform_configuration.xml b/audio/cheetah/config/audio_platform_configuration.xml index dd13805..7426ec0 100644 --- a/audio/cheetah/config/audio_platform_configuration.xml +++ b/audio/cheetah/config/audio_platform_configuration.xml @@ -208,9 +208,10 @@ - - - + + + + @@ -218,6 +219,7 @@ + @@ -225,6 +227,7 @@ + diff --git a/audio/cloudripper/config/audio_platform_configuration.xml b/audio/cloudripper/config/audio_platform_configuration.xml index b98ba88..5c1dede 100644 --- a/audio/cloudripper/config/audio_platform_configuration.xml +++ b/audio/cloudripper/config/audio_platform_configuration.xml @@ -206,9 +206,10 @@ - - - + + + + @@ -216,6 +217,15 @@ + + + + + + + + + diff --git a/audio/panther/config/audio_platform_configuration.xml b/audio/panther/config/audio_platform_configuration.xml index dd13805..7426ec0 100644 --- a/audio/panther/config/audio_platform_configuration.xml +++ b/audio/panther/config/audio_platform_configuration.xml @@ -208,9 +208,10 @@ - - - + + + + @@ -218,6 +219,7 @@ + @@ -225,6 +227,7 @@ + diff --git a/audio/ravenclaw/config/audio_platform_configuration.xml b/audio/ravenclaw/config/audio_platform_configuration.xml index 3828a24..3ef3e41 100644 --- a/audio/ravenclaw/config/audio_platform_configuration.xml +++ b/audio/ravenclaw/config/audio_platform_configuration.xml @@ -206,9 +206,10 @@ - - - + + + + @@ -216,6 +217,15 @@ + + + + + + + + + From ef7f2540fb60310d2b8b9a7a3f65760093900a3c Mon Sep 17 00:00:00 2001 From: Wei Wang Date: Wed, 3 Aug 2022 18:17:51 -0700 Subject: [PATCH 18/71] Remove FPS boost Bug: 241312961 Test: Build Change-Id: I5fbdc1063d2ac0c468d2a8c5b00293adac7d4179 Signed-off-by: Wei Wang --- powerhint-cheetah.json | 7 +++---- powerhint-panther.json | 7 +++---- 2 files changed, 6 insertions(+), 8 deletions(-) diff --git a/powerhint-cheetah.json b/powerhint-cheetah.json index 8589024..a42dc48 100644 --- a/powerhint-cheetah.json +++ b/powerhint-cheetah.json @@ -175,8 +175,7 @@ "Path": "/proc/vendor_sched/ta_uclamp_min", "Values": [ "612", - "1", - "63" + "1" ], "ResetOnInit": true }, @@ -1433,13 +1432,13 @@ "PowerHint": "REFRESH_120FPS", "Node": "TAUClampBoost", "Duration": 0, - "Value": "63" + "Value": "1" }, { "PowerHint": "REFRESH_60FPS", "Node": "TAUClampBoost", "Duration": 0, - "Value": "63" + "Value": "1" }, { "PowerHint": "REFRESH_60FPS", diff --git a/powerhint-panther.json b/powerhint-panther.json index 9166126..800376c 100644 --- a/powerhint-panther.json +++ b/powerhint-panther.json @@ -155,8 +155,7 @@ "Path": "/proc/vendor_sched/ta_uclamp_min", "Values": [ "612", - "1", - "63" + "1" ], "ResetOnInit": true }, @@ -1289,13 +1288,13 @@ "PowerHint": "REFRESH_90FPS", "Node": "TAUClampBoost", "Duration": 0, - "Value": "63" + "Value": "1" }, { "PowerHint": "REFRESH_60FPS", "Node": "TAUClampBoost", "Duration": 0, - "Value": "63" + "Value": "1" }, { "PowerHint": "ADPF_DISABLE_TA_BOOST", From 47fb7d702c2885310f453396199efd7f39312eed Mon Sep 17 00:00:00 2001 From: David Chao Date: Fri, 12 Aug 2022 17:52:37 +0800 Subject: [PATCH 19/71] thermal: seperate thermal config for charging - Separate thermal config for charger mode and remove the unused thermal throttling. - Move charger pixel-thermal-symlink from common to project folder to prevent the GKI version dependencies from blocking init. Bug: 240897207 Test: usbc overheating protection and charging throttling worked properly in charger. Change-Id: I0ba3dabcc8c0c74e7e9334bc04a6fac875ac6b6c --- conf/init.pantah.rc | 13 -- device-cheetah.mk | 1 + device-panther.mk | 1 + thermal_info_config_charge_cheetah.json | 194 ++++++++++++++++++++++++ thermal_info_config_charge_panther.json | 194 ++++++++++++++++++++++++ 5 files changed, 390 insertions(+), 13 deletions(-) create mode 100644 thermal_info_config_charge_cheetah.json create mode 100644 thermal_info_config_charge_panther.json diff --git a/conf/init.pantah.rc b/conf/init.pantah.rc index 7c64e7e..1abbf21 100644 --- a/conf/init.pantah.rc +++ b/conf/init.pantah.rc @@ -63,19 +63,6 @@ on post-fs-data chown system system /mnt/vendor/persist/sensors/registry/vd6282_spectral_fac_cal.reg chmod 600 /mnt/vendor/persist/sensors/registry/vd6282_spectral_fac_cal.reg -# Create thermal symlink in off charging mode -on charger - # Wait for insmod_sh to finish all common modules - wait_for_prop vendor.common.modules.ready 1 - - # Wait for insmod_sh to finish all device specific modules - wait_for_prop vendor.device.modules.ready 1 - - mkdir /dev/thermal 0750 system system - mkdir /dev/thermal/tz-by-name 0750 system system - mkdir /dev/thermal/cdev-by-name 0750 system system - restart vendor.thermal.symlinks - service wpa_supplicant /vendor/bin/hw/wpa_supplicant \ -O/data/vendor/wifi/wpa/sockets -puse_p2p_group_interface=1p2p_device=1 \ -m/vendor/etc/wifi/p2p_supplicant.conf \ diff --git a/device-cheetah.mk b/device-cheetah.mk index 2d6ca6b..84af1e1 100644 --- a/device-cheetah.mk +++ b/device-cheetah.mk @@ -130,6 +130,7 @@ DEVICE_MANIFEST_FILE += \ # Thermal Config PRODUCT_COPY_FILES += \ device/google/pantah/thermal_info_config_cheetah.json:$(TARGET_COPY_OUT_VENDOR)/etc/thermal_info_config.json \ + device/google/pantah/thermal_info_config_charge_cheetah.json:$(TARGET_COPY_OUT_VENDOR)/etc/thermal_info_config_charge.json \ device/google/pantah/thermal_info_config_proto.json:$(TARGET_COPY_OUT_VENDOR)/etc/thermal_info_config_proto.json # Power HAL config diff --git a/device-panther.mk b/device-panther.mk index bc380f2..37c438d 100644 --- a/device-panther.mk +++ b/device-panther.mk @@ -113,6 +113,7 @@ DEVICE_MANIFEST_FILE += \ # Thermal Config PRODUCT_COPY_FILES += \ device/google/pantah/thermal_info_config_panther.json:$(TARGET_COPY_OUT_VENDOR)/etc/thermal_info_config.json \ + device/google/pantah/thermal_info_config_charge_panther.json:$(TARGET_COPY_OUT_VENDOR)/etc/thermal_info_config_charge.json \ device/google/pantah/thermal_info_config_proto.json:$(TARGET_COPY_OUT_VENDOR)/etc/thermal_info_config_proto.json # Power HAL config diff --git a/thermal_info_config_charge_cheetah.json b/thermal_info_config_charge_cheetah.json new file mode 100644 index 0000000..95724da --- /dev/null +++ b/thermal_info_config_charge_cheetah.json @@ -0,0 +1,194 @@ +{ + "Sensors":[ + { + "Name":"neutral_therm", + "Type":"UNKNOWN", + "TempPath":"/dev/thermal/tz-by-name/neutral_therm/tz_temp", + "Multiplier":0.001 + }, + { + "Name":"qi_therm", + "Type":"UNKNOWN", + "TempPath":"/dev/thermal/tz-by-name/qi_therm/tz_temp", + "Multiplier":0.001 + }, + { + "Name":"quiet_therm", + "Type":"UNKNOWN", + "HotThreshold":["NAN", 32.2, "NAN", "NAN", "NAN", "NAN", "NAN"], + "HotHysteresis":[0.0, 0.9, 0.0, 0.0, 0.0, 0.0, 0.0], + "TempPath":"/dev/thermal/tz-by-name/quiet_therm/tz_temp", + "Multiplier":0.001, + "PollingDelay":60000, + "PassiveDelay":7000 + }, + { + "Name":"usb_pwr_therm", + "Type":"UNKNOWN", + "HotThreshold":["NAN", 35.0, "NAN", "NAN", "NAN", "NAN", "NAN"], + "TempPath":"/dev/thermal/tz-by-name/usb_pwr_therm/tz_temp", + "Multiplier":0.001, + "PollingDelay":60000, + "PassiveDelay":7000 + }, + { + "Name":"usb_pwr_therm2", + "Type":"UNKNOWN", + "TempPath":"/dev/thermal/tz-by-name/usb_pwr_therm2/tz_temp", + "Multiplier":0.001 + }, + { + "Name":"VIRTUAL-SKIN-CHARGE", + "Type":"UNKNOWN", + "VirtualSensor":true, + "TriggerSensor":"quiet_therm", + "Formula":"WEIGHTED_AVG", + "Combination":["qi_therm","quiet_therm"], + "Coefficient":[0.35, 0.65], + "Offset":-650, + "HotThreshold":["NAN", 39.0, 41.0, 43.0, 45.0, 47.0, 55.0], + "HotHysteresis":[0.0, 1.9, 1.9, 1.9, 1.9, 1.9, 1.9], + "Multiplier":0.001, + "PollingDelay":300000, + "PassiveDelay":7000, + "PIDInfo": { + "K_Po":["NAN", "NAN", 800, "NAN", "NAN", "NAN", "NAN"], + "K_Pu":["NAN", "NAN", 800, "NAN", "NAN", "NAN", "NAN"], + "K_I":["NAN", "NAN", 5, "NAN", "NAN", "NAN", "NAN"], + "K_D":["NAN", "NAN", 0, "NAN", "NAN", "NAN", "NAN"], + "I_Max":["NAN", "NAN", 800, "NAN", "NAN", "NAN", "NAN"], + "S_Power":["NAN", "NAN", 3600, "NAN", "NAN", "NAN", "NAN"], + "MinAllocPower":["NAN", "NAN", 300, "NAN", "NAN", "NAN", "NAN"], + "MaxAllocPower":["NAN", "NAN", 6000, "NAN", "NAN", "NAN", "NAN"], + "I_Cutoff":["NAN", "NAN", 2, "NAN", "NAN", "NAN", "NAN"] + }, + "ExcludedPowerInfo": [ + { + "PowerRail": "PARTIAL_SYSTEM_POWER", + "PowerWeight": [0.5, 0.5, 0.8, 1.0, 1.0, 1.0, 1.0] + } + ], + "BindedCdevInfo": [ + { + "CdevRequest": "chg_mdis", + "CdevWeightForPID": [1, 1, 1, 1, 1, 1, 1], + "MaxReleaseStep": 1, + "MaxThrottleStep": 1, + "CdevCeiling": [0, 4, 7, 8, 9, 9, 9], + "LimitInfo": [0, 0, 0, 0, 0, 9, 9] + } + ] + }, + { + "Name":"USB-MINUS-USB2", + "Type":"UNKNOWN", + "VirtualSensor":true, + "TriggerSensor": "usb_pwr_therm", + "Formula":"WEIGHTED_AVG", + "Combination":["usb_pwr_therm", "usb_pwr_therm2"], + "Coefficient":[1.0, -1.0], + "HotThreshold":["NAN", "2.0", "NAN", "NAN", "NAN", "NAN", "NAN"], + "BindedCdevInfo": [ + { + "CdevRequest": "usbc-port", + "LimitInfo": [0, 0, 0, 0, 0, 0, 0] + } + ], + "Multiplier":0.001, + "PollingDelay":0, + "PassiveDelay":7000 + }, + { + "Name":"USB-MINUS-NEUTRAL", + "Type":"UNKNOWN", + "VirtualSensor":true, + "TriggerSensor": "usb_pwr_therm", + "Formula":"WEIGHTED_AVG", + "Combination":["usb_pwr_therm", "neutral_therm"], + "Coefficient":[1.0, -1.0], + "HotThreshold":["NAN", "4.5", "NAN", "NAN", "NAN", "NAN", "NAN"], + "BindedCdevInfo": [ + { + "CdevRequest": "usbc-port", + "LimitInfo": [0, 0, 0, 0, 0, 0, 0] + } + ], + "Multiplier":0.001, + "PollingDelay":0, + "PassiveDelay":7000 + }, + { + "Name":"VIRTUAL-USB-THROTTLING", + "Type":"USB_PORT", + "VirtualSensor":true, + "Formula":"COUNT_THRESHOLD", + "TriggerSensor": "usb_pwr_therm", + "Combination":["usb_pwr_therm", "USB-MINUS-USB2", "USB-MINUS-NEUTRAL"], + "Coefficient":[42000, 2500, 5000], + "HotThreshold":["NAN", "NAN", "NAN", "NAN", "3.0", "NAN", "NAN"], + "BindedCdevInfo": [ + { + "CdevRequest": "usbc-port", + "LimitInfo": [0, 0, 0, 0, 1, 1, 1] + } + ], + "Multiplier":1, + "PollingDelay":60000, + "PassiveDelay":7000 + } + ], + "CoolingDevices":[ + { + "Name":"chg_mdis", + "Type":"BATTERY" + }, + { + "Name":"usbc-port", + "Type":"BATTERY" + } + ], + "PowerRails":[ + { + "Name":"PPVAR_VSYS_PWR_DISP" + }, + { + "Name":"VSYS_PWR_MODEM" + }, + { + "Name":"S2M_VDD_CPUCL2", + "PowerSampleDelay":7000, + "PowerSampleCount":1 + + }, + { + "Name":"S3M_VDD_CPUCL1", + "PowerSampleDelay":7000, + "PowerSampleCount":1 + }, + { + "Name":"S4M_VDD_CPUCL0", + "PowerSampleDelay":7000, + "PowerSampleCount":1 + }, + { + "Name":"S5M_VDD_INT" + }, + { + "Name":"S1M_VDD_MIF" + }, + { + "Name":"S2S_VDD_G3D", + "PowerSampleDelay":7000, + "PowerSampleCount":1 + }, + { + "Name":"PARTIAL_SYSTEM_POWER", + "VirtualRails":true, + "Formula":"WEIGHTED_AVG", + "Combination":["VSYS_PWR_MODEM", "S2M_VDD_CPUCL2", "S3M_VDD_CPUCL1", "S4M_VDD_CPUCL0", "S5M_VDD_INT", "S1M_VDD_MIF", "S2S_VDD_G3D"], + "Coefficient":[1.0, 1.0, 1.0, 1.0, 1.0, 1.0, 1.0], + "PowerSampleDelay":7000, + "PowerSampleCount":5 + } + ] +} diff --git a/thermal_info_config_charge_panther.json b/thermal_info_config_charge_panther.json new file mode 100644 index 0000000..b4be800 --- /dev/null +++ b/thermal_info_config_charge_panther.json @@ -0,0 +1,194 @@ +{ + "Sensors":[ + { + "Name":"neutral_therm", + "Type":"UNKNOWN", + "TempPath":"/dev/thermal/tz-by-name/neutral_therm/tz_temp", + "Multiplier":0.001 + }, + { + "Name":"qi_therm", + "Type":"UNKNOWN", + "TempPath":"/dev/thermal/tz-by-name/qi_therm/tz_temp", + "Multiplier":0.001 + }, + { + "Name":"usb_pwr_therm", + "Type":"UNKNOWN", + "HotThreshold":["NAN", 35.0, "NAN", "NAN", "NAN", "NAN", "NAN"], + "TempPath":"/dev/thermal/tz-by-name/usb_pwr_therm/tz_temp", + "Multiplier":0.001, + "PollingDelay":60000, + "PassiveDelay":7000 + }, + { + "Name":"usb_pwr_therm2", + "Type":"UNKNOWN", + "TempPath":"/dev/thermal/tz-by-name/usb_pwr_therm2/tz_temp", + "Multiplier":0.001 + }, + { + "Name":"quiet_therm", + "Type":"UNKNOWN", + "HotThreshold":["NAN", 32.9, "NAN", "NAN", "NAN", "NAN", "NAN"], + "HotHysteresis":[0.0, 0.9, 0.0, 0.0, 0.0, 0.0, 0.0], + "TempPath":"/dev/thermal/tz-by-name/quiet_therm/tz_temp", + "Multiplier":0.001, + "PollingDelay":60000, + "PassiveDelay":7000 + }, + { + "Name":"VIRTUAL-SKIN-CHARGE", + "Type":"UNKNOWN", + "VirtualSensor":true, + "TriggerSensor":"quiet_therm", + "Formula":"WEIGHTED_AVG", + "Combination":["qi_therm", "quiet_therm"], + "Coefficient":[0.282, 0.718], + "Offset":-448, + "HotThreshold":["NAN", 39.0, 41.0, 43.0, 45.0, 47.0, 55.0], + "HotHysteresis":[0.0, 1.9, 1.9, 1.9, 1.9, 1.9, 1.9], + "Multiplier":0.001, + "PollingDelay":300000, + "PassiveDelay":7000, + "PIDInfo": { + "K_Po":["NAN", "NAN", 800, "NAN", "NAN", "NAN", "NAN"], + "K_Pu":["NAN", "NAN", 800, "NAN", "NAN", "NAN", "NAN"], + "K_I":["NAN", "NAN", 5, "NAN", "NAN", "NAN", "NAN"], + "K_D":["NAN", "NAN", 0, "NAN", "NAN", "NAN", "NAN"], + "I_Max":["NAN", "NAN", 800, "NAN", "NAN", "NAN", "NAN"], + "S_Power":["NAN", "NAN", 3600, "NAN", "NAN", "NAN", "NAN"], + "MinAllocPower":["NAN", "NAN", 300, "NAN", "NAN", "NAN", "NAN"], + "MaxAllocPower":["NAN", "NAN", 6000, "NAN", "NAN", "NAN", "NAN"], + "I_Cutoff":["NAN", "NAN", 2, "NAN", "NAN", "NAN", "NAN"] + }, + "ExcludedPowerInfo": [ + { + "PowerRail": "POWER_FOR_CHARGING_THROTTLING", + "PowerWeight": [0.5, 0.5, 0.8, 1.0, 1.0, 1.0, 1.0] + } + ], + "BindedCdevInfo": [ + { + "CdevRequest": "chg_mdis", + "CdevWeightForPID": [1, 1, 1, 1, 1, 1, 1], + "MaxReleaseStep": 1, + "MaxThrottleStep": 1, + "CdevCeiling": [0, 4, 7, 8, 9, 9, 9], + "LimitInfo": [0, 0, 0, 0, 0, 9, 9] + } + ] + }, + { + "Name":"USB-MINUS-USB2", + "Type":"UNKNOWN", + "VirtualSensor":true, + "TriggerSensor": "usb_pwr_therm", + "Formula":"WEIGHTED_AVG", + "Combination":["usb_pwr_therm", "usb_pwr_therm2"], + "Coefficient":[1.0, -1.0], + "HotThreshold":["NAN", "1.0", "NAN", "NAN", "NAN", "NAN", "NAN"], + "BindedCdevInfo": [ + { + "CdevRequest": "usbc-port", + "LimitInfo": [0, 0, 0, 0, 0, 0, 0] + } + ], + "Multiplier":0.001, + "PollingDelay":0, + "PassiveDelay":7000 + }, + { + "Name":"USB-MINUS-NEUTRAL", + "Type":"UNKNOWN", + "VirtualSensor":true, + "TriggerSensor": "usb_pwr_therm", + "Formula":"WEIGHTED_AVG", + "Combination":["usb_pwr_therm", "neutral_therm"], + "Coefficient":[1.0, -1.0], + "HotThreshold":["NAN", "2.5", "NAN", "NAN", "NAN", "NAN", "NAN"], + "BindedCdevInfo": [ + { + "CdevRequest": "usbc-port", + "LimitInfo": [0, 0, 0, 0, 0, 0, 0] + } + ], + "Multiplier":0.001, + "PollingDelay":0, + "PassiveDelay":7000 + }, + { + "Name":"VIRTUAL-USB-THROTTLING", + "Type":"USB_PORT", + "VirtualSensor":true, + "Formula":"COUNT_THRESHOLD", + "TriggerSensor": "usb_pwr_therm", + "Combination":["usb_pwr_therm", "USB-MINUS-USB2", "USB-MINUS-NEUTRAL"], + "Coefficient":[40000, 1500, 3000], + "HotThreshold":["NAN", "NAN", "NAN", "NAN", "3.0", "NAN", "NAN"], + "BindedCdevInfo": [ + { + "CdevRequest": "usbc-port", + "LimitInfo": [0, 0, 0, 0, 1, 1, 1] + } + ], + "Multiplier":1, + "PollingDelay":60000, + "PassiveDelay":7000 + } + ], + "CoolingDevices":[ + { + "Name":"chg_mdis", + "Type":"BATTERY" + }, + { + "Name":"usbc-port", + "Type":"BATTERY" + } + ], + "PowerRails":[ + { + "Name":"PPVAR_VSYS_PWR_DISP" + }, + { + "Name":"VSYS_PWR_MODEM" + }, + { + "Name":"S2M_VDD_CPUCL2", + "PowerSampleDelay":7000, + "PowerSampleCount":1 + + }, + { + "Name":"S3M_VDD_CPUCL1", + "PowerSampleDelay":7000, + "PowerSampleCount":1 + }, + { + "Name":"S4M_VDD_CPUCL0", + "PowerSampleDelay":7000, + "PowerSampleCount":1 + }, + { + "Name":"S5M_VDD_INT" + }, + { + "Name":"S1M_VDD_MIF" + }, + { + "Name":"S2S_VDD_G3D", + "PowerSampleDelay":7000, + "PowerSampleCount":1 + }, + { + "Name":"POWER_FOR_CHARGING_THROTTLING", + "VirtualRails":true, + "Formula":"WEIGHTED_AVG", + "Combination":["VSYS_PWR_MODEM", "S2M_VDD_CPUCL2", "S3M_VDD_CPUCL1", "S4M_VDD_CPUCL0", "S5M_VDD_INT", "S1M_VDD_MIF", "S2S_VDD_G3D"], + "Coefficient":[1.0, 1.0, 1.0, 1.0, 1.0, 1.0, 1.0], + "PowerSampleDelay":7000, + "PowerSampleCount":5 + } + ] +} From 09c7a1c14475fe4e14eaf6a189654ea9f32638a5 Mon Sep 17 00:00:00 2001 From: Jimmy Chen Date: Mon, 8 Aug 2022 11:34:35 +0800 Subject: [PATCH 20/71] p2p: fix p2p configuration The correct path should be under /data, or it is not writable. wpa_supplicant now support p2p overlay configuration, a unified wpa_supplicant init entry can be used. Bug: 238601241 Test: create a group and check this group is persisted after reboot Change-Id: I803badb16c67aba741b0804485a714bd5b179223 --- conf/init.cloudripper.rc | 10 ---------- conf/init.pantah.rc | 10 ---------- conf/init.ravenclaw.rc | 10 ---------- wifi/BoardConfig-wifi.mk | 3 ++- ...p2p_supplicant.conf => p2p_supplicant_overlay.conf} | 0 5 files changed, 2 insertions(+), 31 deletions(-) rename wifi/{p2p_supplicant.conf => p2p_supplicant_overlay.conf} (100%) diff --git a/conf/init.cloudripper.rc b/conf/init.cloudripper.rc index 76a8309..8fe9268 100644 --- a/conf/init.cloudripper.rc +++ b/conf/init.cloudripper.rc @@ -51,13 +51,3 @@ on post-fs-data setprop wifi.direct.interface p2p-dev-wlan0 setprop wifi.aware.interface aware_nmi0 -service wpa_supplicant /vendor/bin/hw/wpa_supplicant \ - -O/data/vendor/wifi/wpa/sockets -puse_p2p_group_interface=1p2p_device=1 \ - -m/vendor/etc/wifi/p2p_supplicant.conf \ - -g@android:wpa_wlan0 -dd - interface aidl android.hardware.wifi.supplicant.ISupplicant/default - socket wpa_wlan0 dgram 660 wifi wifi - class main - disabled - oneshot - diff --git a/conf/init.pantah.rc b/conf/init.pantah.rc index 1abbf21..e14b913 100644 --- a/conf/init.pantah.rc +++ b/conf/init.pantah.rc @@ -63,16 +63,6 @@ on post-fs-data chown system system /mnt/vendor/persist/sensors/registry/vd6282_spectral_fac_cal.reg chmod 600 /mnt/vendor/persist/sensors/registry/vd6282_spectral_fac_cal.reg -service wpa_supplicant /vendor/bin/hw/wpa_supplicant \ - -O/data/vendor/wifi/wpa/sockets -puse_p2p_group_interface=1p2p_device=1 \ - -m/vendor/etc/wifi/p2p_supplicant.conf \ - -g@android:wpa_wlan0 -dd - interface aidl android.hardware.wifi.supplicant.ISupplicant/default - socket wpa_wlan0 dgram 660 wifi wifi - class main - disabled - oneshot - # NFC on property:ro.boot.hardware.revision=PROTO1.0 setprop persist.vendor.nfc.config_file_name libnfc-hal-st-proto1.conf diff --git a/conf/init.ravenclaw.rc b/conf/init.ravenclaw.rc index d2ce3d8..70bae17 100644 --- a/conf/init.ravenclaw.rc +++ b/conf/init.ravenclaw.rc @@ -43,13 +43,3 @@ on post-fs-data setprop wifi.direct.interface p2p-dev-wlan0 setprop wifi.aware.interface aware_nmi0 -service wpa_supplicant /vendor/bin/hw/wpa_supplicant \ - -O/data/vendor/wifi/wpa/sockets -puse_p2p_group_interface=1p2p_device=1 \ - -m/vendor/etc/wifi/p2p_supplicant.conf \ - -g@android:wpa_wlan0 -dd - interface aidl android.hardware.wifi.supplicant.ISupplicant/default - socket wpa_wlan0 dgram 660 wifi wifi - class main - disabled - oneshot - diff --git a/wifi/BoardConfig-wifi.mk b/wifi/BoardConfig-wifi.mk index 64a6fb5..bc0cb80 100644 --- a/wifi/BoardConfig-wifi.mk +++ b/wifi/BoardConfig-wifi.mk @@ -30,8 +30,9 @@ WIFI_FEATURE_IMU_DETECTION := true WIFI_AVOID_IFACE_RESET_MAC_CHANGE := true WIFI_FEATURE_HOSTAPD_11AX := true BOARD_HOSTAPD_CONFIG_80211W_MFP_OPTIONAL := true +WIFI_HIDL_UNIFIED_SUPPLICANT_SERVICE_RC_ENTRY := true PRODUCT_COPY_FILES += \ - device/google/pantah/wifi/p2p_supplicant.conf:$(TARGET_COPY_OUT_VENDOR)/etc/wifi/p2p_supplicant.conf \ + device/google/pantah/wifi/p2p_supplicant_overlay.conf:$(TARGET_COPY_OUT_VENDOR)/etc/wifi/p2p_supplicant_overlay.conf \ device/google/pantah/wifi/wpa_supplicant_overlay.conf:$(TARGET_COPY_OUT_VENDOR)/etc/wifi/wpa_supplicant_overlay.conf diff --git a/wifi/p2p_supplicant.conf b/wifi/p2p_supplicant_overlay.conf similarity index 100% rename from wifi/p2p_supplicant.conf rename to wifi/p2p_supplicant_overlay.conf From 35505777666ef29aee2bacd370c17f0bbe76d5b7 Mon Sep 17 00:00:00 2001 From: ahujapalash Date: Tue, 23 Aug 2022 13:27:49 -0700 Subject: [PATCH 21/71] Revert "p2p: fix p2p configuration" DroidMonitor-triggered revert due to breakage - https://android-build.googleplex.com/builds/quarterdeck?branch=git_tm-qpr-dev&target=aosp_felix-userdebug&lkgb=8982522&lkbb=8982848&fkbb=8982848 BUG: b/243544635 This reverts commit 09c7a1c14475fe4e14eaf6a189654ea9f32638a5. Change-Id: Ib4b9b99d709f9a169fd1f3f081545c9220271605 --- conf/init.cloudripper.rc | 10 ++++++++++ conf/init.pantah.rc | 10 ++++++++++ conf/init.ravenclaw.rc | 10 ++++++++++ wifi/BoardConfig-wifi.mk | 3 +-- ...p2p_supplicant_overlay.conf => p2p_supplicant.conf} | 0 5 files changed, 31 insertions(+), 2 deletions(-) rename wifi/{p2p_supplicant_overlay.conf => p2p_supplicant.conf} (100%) diff --git a/conf/init.cloudripper.rc b/conf/init.cloudripper.rc index 8fe9268..76a8309 100644 --- a/conf/init.cloudripper.rc +++ b/conf/init.cloudripper.rc @@ -51,3 +51,13 @@ on post-fs-data setprop wifi.direct.interface p2p-dev-wlan0 setprop wifi.aware.interface aware_nmi0 +service wpa_supplicant /vendor/bin/hw/wpa_supplicant \ + -O/data/vendor/wifi/wpa/sockets -puse_p2p_group_interface=1p2p_device=1 \ + -m/vendor/etc/wifi/p2p_supplicant.conf \ + -g@android:wpa_wlan0 -dd + interface aidl android.hardware.wifi.supplicant.ISupplicant/default + socket wpa_wlan0 dgram 660 wifi wifi + class main + disabled + oneshot + diff --git a/conf/init.pantah.rc b/conf/init.pantah.rc index e14b913..1abbf21 100644 --- a/conf/init.pantah.rc +++ b/conf/init.pantah.rc @@ -63,6 +63,16 @@ on post-fs-data chown system system /mnt/vendor/persist/sensors/registry/vd6282_spectral_fac_cal.reg chmod 600 /mnt/vendor/persist/sensors/registry/vd6282_spectral_fac_cal.reg +service wpa_supplicant /vendor/bin/hw/wpa_supplicant \ + -O/data/vendor/wifi/wpa/sockets -puse_p2p_group_interface=1p2p_device=1 \ + -m/vendor/etc/wifi/p2p_supplicant.conf \ + -g@android:wpa_wlan0 -dd + interface aidl android.hardware.wifi.supplicant.ISupplicant/default + socket wpa_wlan0 dgram 660 wifi wifi + class main + disabled + oneshot + # NFC on property:ro.boot.hardware.revision=PROTO1.0 setprop persist.vendor.nfc.config_file_name libnfc-hal-st-proto1.conf diff --git a/conf/init.ravenclaw.rc b/conf/init.ravenclaw.rc index 70bae17..d2ce3d8 100644 --- a/conf/init.ravenclaw.rc +++ b/conf/init.ravenclaw.rc @@ -43,3 +43,13 @@ on post-fs-data setprop wifi.direct.interface p2p-dev-wlan0 setprop wifi.aware.interface aware_nmi0 +service wpa_supplicant /vendor/bin/hw/wpa_supplicant \ + -O/data/vendor/wifi/wpa/sockets -puse_p2p_group_interface=1p2p_device=1 \ + -m/vendor/etc/wifi/p2p_supplicant.conf \ + -g@android:wpa_wlan0 -dd + interface aidl android.hardware.wifi.supplicant.ISupplicant/default + socket wpa_wlan0 dgram 660 wifi wifi + class main + disabled + oneshot + diff --git a/wifi/BoardConfig-wifi.mk b/wifi/BoardConfig-wifi.mk index bc0cb80..64a6fb5 100644 --- a/wifi/BoardConfig-wifi.mk +++ b/wifi/BoardConfig-wifi.mk @@ -30,9 +30,8 @@ WIFI_FEATURE_IMU_DETECTION := true WIFI_AVOID_IFACE_RESET_MAC_CHANGE := true WIFI_FEATURE_HOSTAPD_11AX := true BOARD_HOSTAPD_CONFIG_80211W_MFP_OPTIONAL := true -WIFI_HIDL_UNIFIED_SUPPLICANT_SERVICE_RC_ENTRY := true PRODUCT_COPY_FILES += \ - device/google/pantah/wifi/p2p_supplicant_overlay.conf:$(TARGET_COPY_OUT_VENDOR)/etc/wifi/p2p_supplicant_overlay.conf \ + device/google/pantah/wifi/p2p_supplicant.conf:$(TARGET_COPY_OUT_VENDOR)/etc/wifi/p2p_supplicant.conf \ device/google/pantah/wifi/wpa_supplicant_overlay.conf:$(TARGET_COPY_OUT_VENDOR)/etc/wifi/wpa_supplicant_overlay.conf diff --git a/wifi/p2p_supplicant_overlay.conf b/wifi/p2p_supplicant.conf similarity index 100% rename from wifi/p2p_supplicant_overlay.conf rename to wifi/p2p_supplicant.conf From 8a419466b86ab07a25fc18d7d6a2a9ee154f6839 Mon Sep 17 00:00:00 2001 From: Matt Buckley Date: Wed, 3 Aug 2022 21:40:12 +0000 Subject: [PATCH 22/71] Enable ADPF CPU hints for SF Allow these devices to send CPU hints to PowerHAL from SF to reduce drops and save power. Bug: 195990840 Test: manual Change-Id: Idb7dad41852c71bff9b3c63d2d75849128288080 (cherry picked from commit 2dd1a62ca49c88a01654b4af424949d32fb4ea73) --- conf/init.pantah.rc | 8 ++++++++ device-cheetah.mk | 4 ++++ device-panther.mk | 4 ++++ powerhint-cheetah-a0.json | 28 ---------------------------- powerhint-cheetah.json | 28 ---------------------------- powerhint-panther-a0.json | 22 ---------------------- powerhint-panther.json | 22 ---------------------- 7 files changed, 16 insertions(+), 100 deletions(-) diff --git a/conf/init.pantah.rc b/conf/init.pantah.rc index 1abbf21..b087d95 100644 --- a/conf/init.pantah.rc +++ b/conf/init.pantah.rc @@ -117,3 +117,11 @@ on property:vendor.device.modules.ready=1 chown system system /proc/focaltech_touch/selftest/Scap_Rawdata chown system system /proc/focaltech_touch/selftest/Short chown system system /proc/focaltech_touch/selftest/Strength + +# Override SF and RE uclamps to 0 on boot after being set elsewhere, for adpf cpu hints +on property:sys.boot_completed=1 + trigger override-sf-uclamp + +on override-sf-uclamp + write /proc/vendor_sched/rt_uclamp_min 0 + write /proc/vendor_sched/sf_uclamp_min 0 diff --git a/device-cheetah.mk b/device-cheetah.mk index 84af1e1..e153cac 100644 --- a/device-cheetah.mk +++ b/device-cheetah.mk @@ -331,3 +331,7 @@ PRODUCT_VENDOR_PROPERTIES += \ # Device features PRODUCT_COPY_FILES += \ frameworks/native/data/etc/handheld_core_hardware.xml:$(TARGET_COPY_OUT_VENDOR)/etc/permissions/handheld_core_hardware.xml + +# Enable adpf cpu hint session for SurfaceFlinger +PRODUCT_DEFAULT_PROPERTY_OVERRIDES += \ + debug.sf.enable_adpf_cpu_hint=true diff --git a/device-panther.mk b/device-panther.mk index 37c438d..cef2824 100644 --- a/device-panther.mk +++ b/device-panther.mk @@ -317,3 +317,7 @@ PRODUCT_VENDOR_PROPERTIES += \ # Device features PRODUCT_COPY_FILES += \ frameworks/native/data/etc/handheld_core_hardware.xml:$(TARGET_COPY_OUT_VENDOR)/etc/permissions/handheld_core_hardware.xml + +# Enable adpf cpu hint session for SurfaceFlinger +PRODUCT_DEFAULT_PROPERTY_OVERRIDES += \ + debug.sf.enable_adpf_cpu_hint=true diff --git a/powerhint-cheetah-a0.json b/powerhint-cheetah-a0.json index 79588d9..ec24509 100644 --- a/powerhint-cheetah-a0.json +++ b/powerhint-cheetah-a0.json @@ -162,16 +162,6 @@ ], "ResetOnInit": true }, - { - "Name": "SFUClampBoost", - "Path": "/proc/vendor_sched/sf_uclamp_min", - "Values": [ - "159", - "85", - "39" - ], - "ResetOnInit": true - }, { "Name": "MLUclampBoost", "Path": "/proc/vendor_sched/nnapi_uclamp_min", @@ -530,18 +520,6 @@ } ], "Actions": [ - { - "PowerHint": "INTERACTION", - "Node": "SFUClampBoost", - "Duration": 5000, - "Value": "85" - }, - { - "PowerHint": "LAUNCH_120FPS", - "Node": "SFUClampBoost", - "Duration": 1000, - "Value": "159" - }, { "PowerHint": "LAUNCH", "Node": "FGPreferIdle", @@ -553,12 +531,6 @@ "Type": "DoHint", "Value": "LAUNCH_120FPS" }, - { - "PowerHint": "LAUNCH", - "Node": "SFUClampBoost", - "Duration": 5000, - "Value": "85" - }, { "PowerHint": "LAUNCH", "Node": "CPUBigClusterMaxFreq", diff --git a/powerhint-cheetah.json b/powerhint-cheetah.json index a42dc48..772b4e8 100644 --- a/powerhint-cheetah.json +++ b/powerhint-cheetah.json @@ -188,16 +188,6 @@ ], "ResetOnInit": true }, - { - "Name": "SFUClampBoost", - "Path": "/proc/vendor_sched/sf_uclamp_min", - "Values": [ - "159", - "85", - "39" - ], - "ResetOnInit": true - }, { "Name": "MLUclampBoost", "Path": "/proc/vendor_sched/nnapi_uclamp_min", @@ -536,12 +526,6 @@ } ], "Actions": [ - { - "PowerHint": "INTERACTION", - "Node": "SFUClampBoost", - "Duration": 5000, - "Value": "85" - }, { "PowerHint": "LAUNCH", "Node": "UClampThreshold", @@ -560,12 +544,6 @@ "Duration": 1000, "Value": "10" }, - { - "PowerHint": "LAUNCH_120FPS", - "Node": "SFUClampBoost", - "Duration": 1000, - "Value": "159" - }, { "PowerHint": "LAUNCH", "Node": "FGPreferIdle", @@ -582,12 +560,6 @@ "Type": "DoHint", "Value": "LAUNCH_GPU" }, - { - "PowerHint": "LAUNCH", - "Node": "SFUClampBoost", - "Duration": 5000, - "Value": "85" - }, { "PowerHint": "LAUNCH", "Node": "CPUBigClusterMaxFreq", diff --git a/powerhint-panther-a0.json b/powerhint-panther-a0.json index 98883cb..f26e9be 100644 --- a/powerhint-panther-a0.json +++ b/powerhint-panther-a0.json @@ -151,16 +151,6 @@ ], "ResetOnInit": true }, - { - "Name": "SFUClampBoost", - "Path": "/proc/vendor_sched/sf_uclamp_min", - "Values": [ - "159", - "85", - "39" - ], - "ResetOnInit": true - }, { "Name": "MLUclampBoost", "Path": "/proc/vendor_sched/nnapi_uclamp_min", @@ -519,24 +509,12 @@ } ], "Actions": [ - { - "PowerHint": "INTERACTION", - "Node": "SFUClampBoost", - "Duration": 5000, - "Value": "85" - }, { "PowerHint": "LAUNCH", "Node": "FGPreferIdle", "Duration": 5000, "Value": "1" }, - { - "PowerHint": "LAUNCH", - "Node": "SFUClampBoost", - "Duration": 5000, - "Value": "85" - }, { "PowerHint": "LAUNCH", "Node": "CPUBigClusterMaxFreq", diff --git a/powerhint-panther.json b/powerhint-panther.json index 800376c..e037835 100644 --- a/powerhint-panther.json +++ b/powerhint-panther.json @@ -168,16 +168,6 @@ ], "ResetOnInit": true }, - { - "Name": "SFUClampBoost", - "Path": "/proc/vendor_sched/sf_uclamp_min", - "Values": [ - "159", - "85", - "39" - ], - "ResetOnInit": true - }, { "Name": "MLUclampBoost", "Path": "/proc/vendor_sched/nnapi_uclamp_min", @@ -516,12 +506,6 @@ } ], "Actions": [ - { - "PowerHint": "INTERACTION", - "Node": "SFUClampBoost", - "Duration": 5000, - "Value": "85" - }, { "PowerHint": "LAUNCH", "Node": "UClampThreshold", @@ -540,12 +524,6 @@ "Duration": 5000, "Value": "1" }, - { - "PowerHint": "LAUNCH", - "Node": "SFUClampBoost", - "Duration": 5000, - "Value": "85" - }, { "PowerHint": "LAUNCH", "Node": "CPUBigClusterMaxFreq", From 16d4e31f10f604d1ed693c06b657b54686e7632e Mon Sep 17 00:00:00 2001 From: Jimmy Chen Date: Mon, 8 Aug 2022 11:34:35 +0800 Subject: [PATCH 23/71] p2p: fix p2p configuration The correct path should be under /data, or it is not writable. wpa_supplicant now support p2p overlay configuration, a unified wpa_supplicant init entry can be used. Bug: 238601241 Test: create a group and check this group is persisted after reboot Change-Id: I6f471aed60b56862ba9a8b0bb12d50ef6305faba --- conf/init.cloudripper.rc | 10 ---------- conf/init.pantah.rc | 10 ---------- conf/init.ravenclaw.rc | 10 ---------- wifi/BoardConfig-wifi.mk | 3 ++- ...p2p_supplicant.conf => p2p_supplicant_overlay.conf} | 0 5 files changed, 2 insertions(+), 31 deletions(-) rename wifi/{p2p_supplicant.conf => p2p_supplicant_overlay.conf} (100%) diff --git a/conf/init.cloudripper.rc b/conf/init.cloudripper.rc index 76a8309..8fe9268 100644 --- a/conf/init.cloudripper.rc +++ b/conf/init.cloudripper.rc @@ -51,13 +51,3 @@ on post-fs-data setprop wifi.direct.interface p2p-dev-wlan0 setprop wifi.aware.interface aware_nmi0 -service wpa_supplicant /vendor/bin/hw/wpa_supplicant \ - -O/data/vendor/wifi/wpa/sockets -puse_p2p_group_interface=1p2p_device=1 \ - -m/vendor/etc/wifi/p2p_supplicant.conf \ - -g@android:wpa_wlan0 -dd - interface aidl android.hardware.wifi.supplicant.ISupplicant/default - socket wpa_wlan0 dgram 660 wifi wifi - class main - disabled - oneshot - diff --git a/conf/init.pantah.rc b/conf/init.pantah.rc index b087d95..48abe65 100644 --- a/conf/init.pantah.rc +++ b/conf/init.pantah.rc @@ -63,16 +63,6 @@ on post-fs-data chown system system /mnt/vendor/persist/sensors/registry/vd6282_spectral_fac_cal.reg chmod 600 /mnt/vendor/persist/sensors/registry/vd6282_spectral_fac_cal.reg -service wpa_supplicant /vendor/bin/hw/wpa_supplicant \ - -O/data/vendor/wifi/wpa/sockets -puse_p2p_group_interface=1p2p_device=1 \ - -m/vendor/etc/wifi/p2p_supplicant.conf \ - -g@android:wpa_wlan0 -dd - interface aidl android.hardware.wifi.supplicant.ISupplicant/default - socket wpa_wlan0 dgram 660 wifi wifi - class main - disabled - oneshot - # NFC on property:ro.boot.hardware.revision=PROTO1.0 setprop persist.vendor.nfc.config_file_name libnfc-hal-st-proto1.conf diff --git a/conf/init.ravenclaw.rc b/conf/init.ravenclaw.rc index d2ce3d8..70bae17 100644 --- a/conf/init.ravenclaw.rc +++ b/conf/init.ravenclaw.rc @@ -43,13 +43,3 @@ on post-fs-data setprop wifi.direct.interface p2p-dev-wlan0 setprop wifi.aware.interface aware_nmi0 -service wpa_supplicant /vendor/bin/hw/wpa_supplicant \ - -O/data/vendor/wifi/wpa/sockets -puse_p2p_group_interface=1p2p_device=1 \ - -m/vendor/etc/wifi/p2p_supplicant.conf \ - -g@android:wpa_wlan0 -dd - interface aidl android.hardware.wifi.supplicant.ISupplicant/default - socket wpa_wlan0 dgram 660 wifi wifi - class main - disabled - oneshot - diff --git a/wifi/BoardConfig-wifi.mk b/wifi/BoardConfig-wifi.mk index 64a6fb5..bc0cb80 100644 --- a/wifi/BoardConfig-wifi.mk +++ b/wifi/BoardConfig-wifi.mk @@ -30,8 +30,9 @@ WIFI_FEATURE_IMU_DETECTION := true WIFI_AVOID_IFACE_RESET_MAC_CHANGE := true WIFI_FEATURE_HOSTAPD_11AX := true BOARD_HOSTAPD_CONFIG_80211W_MFP_OPTIONAL := true +WIFI_HIDL_UNIFIED_SUPPLICANT_SERVICE_RC_ENTRY := true PRODUCT_COPY_FILES += \ - device/google/pantah/wifi/p2p_supplicant.conf:$(TARGET_COPY_OUT_VENDOR)/etc/wifi/p2p_supplicant.conf \ + device/google/pantah/wifi/p2p_supplicant_overlay.conf:$(TARGET_COPY_OUT_VENDOR)/etc/wifi/p2p_supplicant_overlay.conf \ device/google/pantah/wifi/wpa_supplicant_overlay.conf:$(TARGET_COPY_OUT_VENDOR)/etc/wifi/wpa_supplicant_overlay.conf diff --git a/wifi/p2p_supplicant.conf b/wifi/p2p_supplicant_overlay.conf similarity index 100% rename from wifi/p2p_supplicant.conf rename to wifi/p2p_supplicant_overlay.conf From a8cd0dbee20e22b742643a0b9bc7db1afc00ef30 Mon Sep 17 00:00:00 2001 From: Yang Qi Date: Tue, 23 Aug 2022 21:11:19 +0000 Subject: [PATCH 24/71] calibration: update CCC minimum system offset Change the value to wait on the get session state and start command on SE side to an optimal value after tuning Bug: 237644730 Test: see b/237644730 Change-Id: I8ae99a1d85df55cc2ba8ab372c8879a7abdb8eb3 --- uwb/UWB-calibration.conf | 2 +- uwb/UWB-calibration_ce.conf | 2 +- uwb/UWB-calibration_fcc.conf | 2 +- 3 files changed, 3 insertions(+), 3 deletions(-) diff --git a/uwb/UWB-calibration.conf b/uwb/UWB-calibration.conf index 0373e04..8c69eff 100644 --- a/uwb/UWB-calibration.conf +++ b/uwb/UWB-calibration.conf @@ -145,7 +145,7 @@ restricted_channels=0 [HAL]ant_sets.ch9.azimuth_elevation.rx_ant_set_ranging_elevation=4 [HAL]ant_sets.ch9.azimuth_elevation.tx_ant_set_nonranging=3 [HAL]ant_sets.ch9.azimuth_elevation.tx_ant_set_ranging=3 -[HAL]minimum_system_offset_uwbtime0=500 +[HAL]minimum_system_offset_uwbtime0=120 coex_gpio=4 coex_delay_us=1000 coex_margin_us=500 diff --git a/uwb/UWB-calibration_ce.conf b/uwb/UWB-calibration_ce.conf index d1c1ef5..81a487c 100644 --- a/uwb/UWB-calibration_ce.conf +++ b/uwb/UWB-calibration_ce.conf @@ -145,7 +145,7 @@ restricted_channels=0 [HAL]ant_sets.ch9.azimuth_elevation.rx_ant_set_ranging_elevation=4 [HAL]ant_sets.ch9.azimuth_elevation.tx_ant_set_nonranging=3 [HAL]ant_sets.ch9.azimuth_elevation.tx_ant_set_ranging=3 -[HAL]minimum_system_offset_uwbtime0=500 +[HAL]minimum_system_offset_uwbtime0=120 coex_gpio=4 coex_delay_us=1000 coex_margin_us=500 diff --git a/uwb/UWB-calibration_fcc.conf b/uwb/UWB-calibration_fcc.conf index 695e076..3211ced 100644 --- a/uwb/UWB-calibration_fcc.conf +++ b/uwb/UWB-calibration_fcc.conf @@ -145,7 +145,7 @@ restricted_channels=0 [HAL]ant_sets.ch9.azimuth_elevation.rx_ant_set_ranging_elevation=4 [HAL]ant_sets.ch9.azimuth_elevation.tx_ant_set_nonranging=3 [HAL]ant_sets.ch9.azimuth_elevation.tx_ant_set_ranging=3 -[HAL]minimum_system_offset_uwbtime0=500 +[HAL]minimum_system_offset_uwbtime0=120 coex_gpio=4 coex_delay_us=1000 coex_margin_us=500 From 5de969c27ea63db7b05c96f515fe02088ae79886 Mon Sep 17 00:00:00 2001 From: millerliang Date: Fri, 26 Aug 2022 00:29:30 +0800 Subject: [PATCH 25/71] audio: adjust the latency for immersive playback To meet the av sync, we need to adjust the uc latency for immersive playback. Bug: 243645548 Test: Test with av sync video Change-Id: Iac25dc58032dc9b070885c7c425d00b6d2c98c4c --- audio/cheetah/config/audio_platform_configuration.xml | 5 +++++ audio/cloudripper/config/audio_platform_configuration.xml | 5 +++++ audio/panther/config/audio_platform_configuration.xml | 5 +++++ audio/ravenclaw/config/audio_platform_configuration.xml | 5 +++++ 4 files changed, 20 insertions(+) diff --git a/audio/cheetah/config/audio_platform_configuration.xml b/audio/cheetah/config/audio_platform_configuration.xml index 7426ec0..8c189e8 100644 --- a/audio/cheetah/config/audio_platform_configuration.xml +++ b/audio/cheetah/config/audio_platform_configuration.xml @@ -230,6 +230,11 @@ + + + + + diff --git a/audio/cloudripper/config/audio_platform_configuration.xml b/audio/cloudripper/config/audio_platform_configuration.xml index 5c1dede..cca7589 100644 --- a/audio/cloudripper/config/audio_platform_configuration.xml +++ b/audio/cloudripper/config/audio_platform_configuration.xml @@ -228,6 +228,11 @@ + + + + + diff --git a/audio/panther/config/audio_platform_configuration.xml b/audio/panther/config/audio_platform_configuration.xml index 7426ec0..8c189e8 100644 --- a/audio/panther/config/audio_platform_configuration.xml +++ b/audio/panther/config/audio_platform_configuration.xml @@ -230,6 +230,11 @@ + + + + + diff --git a/audio/ravenclaw/config/audio_platform_configuration.xml b/audio/ravenclaw/config/audio_platform_configuration.xml index 3ef3e41..748855e 100644 --- a/audio/ravenclaw/config/audio_platform_configuration.xml +++ b/audio/ravenclaw/config/audio_platform_configuration.xml @@ -228,6 +228,11 @@ + + + + + From dd2c9ef82f8af3afed68bf2142c135af46bd9c59 Mon Sep 17 00:00:00 2001 From: Rex Lin Date: Fri, 5 Aug 2022 15:46:27 +0800 Subject: [PATCH 26/71] uwb: update country conf file for C10 - update script for restricted channels - set UWB-calibration_fcc.conf as UWB-calibration.conf which will served as default and unknown configuration Bug: 240199018 Test: Verified with local build Signed-off-by: Rex Lin Change-Id: I2dc2e2c57ab145afcdd0c2fd50682f5d8ee5ba2b --- ...ration_ce.conf => UWB-calibration-ce.conf} | 90 +++++----- ...tion.conf => UWB-calibration-default.conf} | 70 ++++---- ...tion_fcc.conf => UWB-calibration-fcc.conf} | 90 +++++----- uwb/UWB-calibration-jp.conf | 154 ++++++++++++++++++ uwb/UWB-calibration-restricted.conf | 152 +++++++++++++++++ uwb/UWB-calibration-tw.conf | 152 +++++++++++++++++ uwb/UWB-calibration_jp.conf | 34 ---- uwb/country_conf_gen.sh | 11 +- uwb/uwb_calibration.mk | 6 +- uwb/uwb_country.conf | 38 +++-- 10 files changed, 615 insertions(+), 182 deletions(-) rename uwb/{UWB-calibration_ce.conf => UWB-calibration-ce.conf} (58%) rename uwb/{UWB-calibration.conf => UWB-calibration-default.conf} (64%) rename uwb/{UWB-calibration_fcc.conf => UWB-calibration-fcc.conf} (59%) create mode 100644 uwb/UWB-calibration-jp.conf create mode 100644 uwb/UWB-calibration-restricted.conf create mode 100644 uwb/UWB-calibration-tw.conf delete mode 100644 uwb/UWB-calibration_jp.conf diff --git a/uwb/UWB-calibration_ce.conf b/uwb/UWB-calibration-ce.conf similarity index 58% rename from uwb/UWB-calibration_ce.conf rename to uwb/UWB-calibration-ce.conf index 81a487c..bdb8ff5 100644 --- a/uwb/UWB-calibration_ce.conf +++ b/uwb/UWB-calibration-ce.conf @@ -11,39 +11,39 @@ [CCC]wifi_coex_time_gap=10 [CCC]ap_coop_mode=1 [CCC]antenna_selection=4 -ant0.ch5.prf16.ant_delay=16450 -ant0.ch5.prf16.tx_power=0x43433843 +ant0.ch5.prf16.ant_delay=16447 +ant0.ch5.prf16.tx_power=0x53532B53 ant0.ch5.prf16.pg_count=0 ant0.ch5.prf16.pg_delay=0x34 -ant0.ch5.prf64.ant_delay=16450 -ant0.ch5.prf64.tx_power=0x43433843 +ant0.ch5.prf64.ant_delay=16447 +ant0.ch5.prf64.tx_power=0x53532B53 ant0.ch5.prf64.pg_count=0 ant0.ch5.prf64.pg_delay=0x34 -ant0.ch9.prf16.ant_delay=16450 -ant0.ch9.prf16.tx_power=0x4A4A3C4A +ant0.ch9.prf16.ant_delay=16409 +ant0.ch9.prf16.tx_power=0x53532753 ant0.ch9.prf16.pg_count=0 ant0.ch9.prf16.pg_delay=0x34 -ant0.ch9.prf64.ant_delay=16450 -ant0.ch9.prf64.tx_power=0x4A4A3C4A +ant0.ch9.prf64.ant_delay=16409 +ant0.ch9.prf64.tx_power=0x53532753 ant0.ch9.prf64.pg_count=0 ant0.ch9.prf64.pg_delay=0x34 ant0.port=0 ant0.selector_gpio=7 ant0.selector_gpio_value=0 -ant1.ch5.prf16.ant_delay=16450 +ant1.ch5.prf16.ant_delay=16465 ant1.ch5.prf16.tx_power=0 ant1.ch5.prf16.pg_count=0 ant1.ch5.prf16.pg_delay=0 -ant1.ch5.prf64.ant_delay=16450 +ant1.ch5.prf64.ant_delay=16465 ant1.ch5.prf64.tx_power=0 ant1.ch5.prf64.pg_count=0 ant1.ch5.prf64.pg_delay=0 -ant1.ch9.prf16.ant_delay=16450 -ant1.ch9.prf16.tx_power=0x3E3E303E +ant1.ch9.prf16.ant_delay=16414 +ant1.ch9.prf16.tx_power=0x47472347 ant1.ch9.prf16.pg_count=0 ant1.ch9.prf16.pg_delay=0x34 -ant1.ch9.prf64.ant_delay=16450 -ant1.ch9.prf64.tx_power=0x3E3E303E +ant1.ch9.prf64.ant_delay=16414 +ant1.ch9.prf64.tx_power=0x47472347 ant1.ch9.prf64.pg_count=0 ant1.ch9.prf64.pg_delay=0x34 ant1.port=0 @@ -69,11 +69,11 @@ ant2.port=1 ant2.selector_gpio=6 ant2.selector_gpio_value=0 ant3.ch5.prf16.ant_delay=16450 -ant3.ch5.prf16.tx_power=0x5B5B4C5B +ant3.ch5.prf16.tx_power=0x6B6B336B ant3.ch5.prf16.pg_count=0 ant3.ch5.prf16.pg_delay=0x34 ant3.ch5.prf64.ant_delay=16450 -ant3.ch5.prf64.tx_power=0x5B5B4C5B +ant3.ch5.prf64.tx_power=0x6B6B336B ant3.ch5.prf64.pg_count=0 ant3.ch5.prf64.pg_delay=0x34 ant3.ch9.prf16.ant_delay=16450 @@ -103,43 +103,43 @@ ch5.pll_locking_code=0 ch9.pll_locking_code=0 ant1.ant2.ch5.pdoa_lut=0a:f4:77:0a:d9:f4:c5:09:c1:f5:12:09:df:f5:60:08:7f:f6:ac:07:dd:f6:fa:06:f2:f6:48:06:89:f7:96:05:d1:f7:e3:04:54:f8:2f:04:f0:f8:7d:03:46:fa:cb:02:b0:fb:19:02:23:fd:64:01:a2:fe:b2:00:00:00:00:00:31:01:4e:ff:a6:02:9c:fe:0a:04:e7:fd:52:05:35:fd:73:06:83:fc:cb:07:d1:fb:be:08:1d:fb:f8:09:6a:fa:39:0b:b8:f9:81:0c:06:f9:1b:0d:54:f8:87:0d:a0:f7:a0:0e:ee:f6:06:0f:3b:f6:2d:0f:89:f5 ant1.ant2.ch9.pdoa_lut=d7:ec:77:0a:d9:ed:c5:09:73:ee:12:09:58:ef:60:08:73:f0:ac:07:f0:f1:fa:06:d7:f2:48:06:f6:f3:96:05:cf:f5:e3:04:2d:f7:2f:04:23:f8:7d:03:a4:f9:cb:02:4c:fb:19:02:cb:fc:64:01:33:fe:b2:00:00:00:00:00:f6:01:4e:ff:ba:03:9c:fe:83:05:e7:fd:21:07:35:fd:6d:08:83:fc:71:09:d1:fb:ba:0a:1d:fb:c3:0b:6a:fa:f0:0c:b8:f9:c7:0d:06:f9:77:0e:54:f8:42:0f:a0:f7:89:0f:ee:f6:87:10:3b:f6:c7:10:89:f5 -ant1.ant3.ch5.pdoa_lut=89:f4:ac:07:a2:f4:60:08:ae:f4:77:0a:0a:f5:12:09:7d:f5:c5:09:8d:f5:fa:06:0a:f7:48:06:9a:f7:96:05:fa:f7:e3:04:68:f8:2f:04:f0:f9:7d:03:fa:fb:cb:02:6d:fd:19:02:2f:fe:64:01:98:fe:b2:00:00:00:00:00:1d:02:4e:ff:2d:02:e7:fd:33:02:9c:fe:0a:03:35:fd:6f:04:83:fc:db:05:d1:fb:85:07:1d:fb:b0:08:6a:fa:06:09:b8:f9:71:09:06:f9:48:0a:54:f8:4e:0b:a0:f7:58:0c:3b:f6:62:0c:ee:f6:c5:0c:89:f5 -ant1.ant3.ch9.pdoa_lut=4e:ec:77:0a:9c:ee:c5:09:04:f0:12:09:44:f1:60:08:c3:f2:ac:07:54:f3:fa:06:4c:f4:48:06:12:f5:96:05:0a:f6:e3:04:21:f7:2f:04:19:f8:7d:03:79:f9:cb:02:ba:fa:19:02:73:fc:64:01:0e:fe:b2:00:00:00:00:00:d7:00:4e:ff:f6:01:9c:fe:21:04:e7:fd:60:04:35:fd:37:05:83:fc:0a:07:d1:fb:c5:07:1d:fb:fc:07:6a:fa:8f:08:b8:f9:b0:09:06:f9:39:0a:54:f8:c9:0a:a0:f7:58:0b:ee:f6:75:0b:89:f5:83:0b:3b:f6 +ant1.ant3.ch5.pdoa_lut=89:f4:54:f8:a2:f4:a0:f7:ae:f4:89:f5:0a:f5:ee:f6:7d:f5:3b:f6:8d:f5:06:f9:0a:f7:b8:f9:9a:f7:6a:fa:fa:f7:1d:fb:68:f8:d1:fb:f0:f9:83:fc:fa:fb:35:fd:6d:fd:e7:fd:2f:fe:9c:fe:98:fe:4e:ff:00:00:00:00:1d:02:b2:00:2d:02:19:02:33:02:64:01:0a:03:cb:02:6f:04:7d:03:db:05:2f:04:85:07:e3:04:b0:08:96:05:06:09:48:06:71:09:fa:06:48:0a:ac:07:4e:0b:60:08:58:0c:c5:09:62:0c:12:09:c5:0c:77:0a +ant1.ant3.ch9.pdoa_lut=4e:ec:89:f5:9c:ee:3b:f6:04:f0:ee:f6:44:f1:a0:f7:c3:f2:54:f8:54:f3:06:f9:4c:f4:b8:f9:12:f5:6a:fa:0a:f6:1d:fb:21:f7:d1:fb:19:f8:83:fc:79:f9:35:fd:ba:fa:e7:fd:73:fc:9c:fe:0e:fe:4e:ff:00:00:00:00:d7:00:b2:00:f6:01:64:01:21:04:19:02:60:04:cb:02:37:05:7d:03:0a:07:2f:04:c5:07:e3:04:fc:07:96:05:8f:08:48:06:b0:09:fa:06:39:0a:ac:07:c9:0a:60:08:58:0b:12:09:75:0b:77:0a:83:0b:c5:09 xtal_trim=23 temperature_reference=85 smart_tx_power=1 auto_sleep_margin=20000 restricted_channels=0 [HAL]aoa_capability=2 -[HAL]ant_sets.ch5.range.rx_ant_set_nonranging = 6 -[HAL]ant_sets.ch5.range.rx_ant_set_ranging = 6 -[HAL]ant_sets.ch5.range.tx_ant_set_nonranging = 6 -[HAL]ant_sets.ch5.range.tx_ant_set_ranging = 6 -[HAL]ant_sets.ch5.azimuth.rx_ant_set_nonranging = 3 -[HAL]ant_sets.ch5.azimuth.rx_ant_set_ranging = 3 -[HAL]ant_sets.ch5.azimuth.tx_ant_set_nonranging = 0 -[HAL]ant_sets.ch5.azimuth.tx_ant_set_ranging = 0 -[HAL]ant_sets.ch9.range.rx_ant_set_nonranging = 6 -[HAL]ant_sets.ch9.range.rx_ant_set_ranging = 6 -[HAL]ant_sets.ch9.range.tx_ant_set_nonranging = 6 -[HAL]ant_sets.ch9.range.tx_ant_set_ranging = 6 -[HAL]ant_sets.ch5.elevation.rx_ant_set_nonranging = 4 -[HAL]ant_sets.ch5.elevation.rx_ant_set_ranging = 4 -[HAL]ant_sets.ch5.elevation.tx_ant_set_nonranging = 0 -[HAL]ant_sets.ch5.elevation.tx_ant_set_ranging = 0 -[HAL]ant_sets.ch9.elevation.rx_ant_set_nonranging = 4 -[HAL]ant_sets.ch9.elevation.rx_ant_set_ranging = 4 -[HAL]ant_sets.ch9.elevation.tx_ant_set_nonranging = 4 -[HAL]ant_sets.ch9.elevation.tx_ant_set_ranging = 4 -[HAL]ant_sets.ch9.azimuth.rx_ant_set_nonranging = 3 -[HAL]ant_sets.ch9.azimuth.rx_ant_set_ranging = 3 -[HAL]ant_sets.ch9.azimuth.tx_ant_set_nonranging = 3 -[HAL]ant_sets.ch9.azimuth.tx_ant_set_ranging = 3 -[HAL]ant_sets.ch5.azimuth_elevation.rx_ant_set_nonranging=3 +[HAL]ant_sets.ch5.range.rx_ant_set_nonranging=6 +[HAL]ant_sets.ch5.range.rx_ant_set_ranging=6 +[HAL]ant_sets.ch5.range.tx_ant_set_nonranging=6 +[HAL]ant_sets.ch5.range.tx_ant_set_ranging=6 +[HAL]ant_sets.ch5.azimuth.rx_ant_set_nonranging=9 +[HAL]ant_sets.ch5.azimuth.rx_ant_set_ranging=3 +[HAL]ant_sets.ch5.azimuth.tx_ant_set_nonranging=9 +[HAL]ant_sets.ch5.azimuth.tx_ant_set_ranging=9 +[HAL]ant_sets.ch9.range.rx_ant_set_nonranging=6 +[HAL]ant_sets.ch9.range.rx_ant_set_ranging=6 +[HAL]ant_sets.ch9.range.tx_ant_set_nonranging=6 +[HAL]ant_sets.ch9.range.tx_ant_set_ranging=6 +[HAL]ant_sets.ch5.elevation.rx_ant_set_nonranging=9 +[HAL]ant_sets.ch5.elevation.rx_ant_set_ranging=4 +[HAL]ant_sets.ch5.elevation.tx_ant_set_nonranging=9 +[HAL]ant_sets.ch5.elevation.tx_ant_set_ranging=9 +[HAL]ant_sets.ch9.elevation.rx_ant_set_nonranging=4 +[HAL]ant_sets.ch9.elevation.rx_ant_set_ranging=4 +[HAL]ant_sets.ch9.elevation.tx_ant_set_nonranging=4 +[HAL]ant_sets.ch9.elevation.tx_ant_set_ranging=4 +[HAL]ant_sets.ch9.azimuth.rx_ant_set_nonranging=3 +[HAL]ant_sets.ch9.azimuth.rx_ant_set_ranging=3 +[HAL]ant_sets.ch9.azimuth.tx_ant_set_nonranging=3 +[HAL]ant_sets.ch9.azimuth.tx_ant_set_ranging=3 +[HAL]ant_sets.ch5.azimuth_elevation.rx_ant_set_nonranging=9 [HAL]ant_sets.ch5.azimuth_elevation.rx_ant_set_ranging_azimuth=3 [HAL]ant_sets.ch5.azimuth_elevation.rx_ant_set_ranging_elevation=4 -[HAL]ant_sets.ch5.azimuth_elevation.tx_ant_set_nonranging=0 -[HAL]ant_sets.ch5.azimuth_elevation.tx_ant_set_ranging=0 +[HAL]ant_sets.ch5.azimuth_elevation.tx_ant_set_nonranging=9 +[HAL]ant_sets.ch5.azimuth_elevation.tx_ant_set_ranging=9 [HAL]ant_sets.ch9.azimuth_elevation.rx_ant_set_nonranging=3 [HAL]ant_sets.ch9.azimuth_elevation.rx_ant_set_ranging_azimuth=3 [HAL]ant_sets.ch9.azimuth_elevation.rx_ant_set_ranging_elevation=4 diff --git a/uwb/UWB-calibration.conf b/uwb/UWB-calibration-default.conf similarity index 64% rename from uwb/UWB-calibration.conf rename to uwb/UWB-calibration-default.conf index 8c69eff..0152159 100644 --- a/uwb/UWB-calibration.conf +++ b/uwb/UWB-calibration-default.conf @@ -12,19 +12,19 @@ [CCC]ap_coop_mode=1 [CCC]antenna_selection=4 ant0.ch5.prf16.ant_delay=16447 -ant0.ch5.prf16.tx_power=0x4F4F444F +ant0.ch5.prf16.tx_power=0x67672F67 ant0.ch5.prf16.pg_count=0 ant0.ch5.prf16.pg_delay=0x26 ant0.ch5.prf64.ant_delay=16447 -ant0.ch5.prf64.tx_power=0x4F4F444F +ant0.ch5.prf64.tx_power=0x67672F67 ant0.ch5.prf64.pg_count=0 ant0.ch5.prf64.pg_delay=0x26 ant0.ch9.prf16.ant_delay=16409 -ant0.ch9.prf16.tx_power=0x66665466 +ant0.ch9.prf16.tx_power=0x57572B57 ant0.ch9.prf16.pg_count=0 ant0.ch9.prf16.pg_delay=0x26 ant0.ch9.prf64.ant_delay=16409 -ant0.ch9.prf64.tx_power=0x66665466 +ant0.ch9.prf64.tx_power=0x57572B57 ant0.ch9.prf64.pg_count=0 ant0.ch9.prf64.pg_delay=0x26 ant0.port=0 @@ -39,11 +39,11 @@ ant1.ch5.prf64.tx_power=0 ant1.ch5.prf64.pg_count=0 ant1.ch5.prf64.pg_delay=0 ant1.ch9.prf16.ant_delay=16414 -ant1.ch9.prf16.tx_power=0x62625062 +ant1.ch9.prf16.tx_power=0x47472347 ant1.ch9.prf16.pg_count=0 ant1.ch9.prf16.pg_delay=0x26 ant1.ch9.prf64.ant_delay=16414 -ant1.ch9.prf64.tx_power=0x62625062 +ant1.ch9.prf64.tx_power=0x47472347 ant1.ch9.prf64.pg_count=0 ant1.ch9.prf64.pg_delay=0x26 ant1.port=0 @@ -69,11 +69,11 @@ ant2.port=1 ant2.selector_gpio=6 ant2.selector_gpio_value=0 ant3.ch5.prf16.ant_delay=16450 -ant3.ch5.prf16.tx_power=0x23231C23 +ant3.ch5.prf16.tx_power=0x2B2B172B ant3.ch5.prf16.pg_count=0 ant3.ch5.prf16.pg_delay=0x20 ant3.ch5.prf64.ant_delay=16450 -ant3.ch5.prf64.tx_power=0x23231C23 +ant3.ch5.prf64.tx_power=0x2B2B172B ant3.ch5.prf64.pg_count=0 ant3.ch5.prf64.pg_delay=0x20 ant3.ch9.prf16.ant_delay=16450 @@ -103,39 +103,39 @@ ch5.pll_locking_code=0 ch9.pll_locking_code=0 ant1.ant2.ch5.pdoa_lut=0a:f4:77:0a:d9:f4:c5:09:c1:f5:12:09:df:f5:60:08:7f:f6:ac:07:dd:f6:fa:06:f2:f6:48:06:89:f7:96:05:d1:f7:e3:04:54:f8:2f:04:f0:f8:7d:03:46:fa:cb:02:b0:fb:19:02:23:fd:64:01:a2:fe:b2:00:00:00:00:00:31:01:4e:ff:a6:02:9c:fe:0a:04:e7:fd:52:05:35:fd:73:06:83:fc:cb:07:d1:fb:be:08:1d:fb:f8:09:6a:fa:39:0b:b8:f9:81:0c:06:f9:1b:0d:54:f8:87:0d:a0:f7:a0:0e:ee:f6:06:0f:3b:f6:2d:0f:89:f5 ant1.ant2.ch9.pdoa_lut=d7:ec:77:0a:d9:ed:c5:09:73:ee:12:09:58:ef:60:08:73:f0:ac:07:f0:f1:fa:06:d7:f2:48:06:f6:f3:96:05:cf:f5:e3:04:2d:f7:2f:04:23:f8:7d:03:a4:f9:cb:02:4c:fb:19:02:cb:fc:64:01:33:fe:b2:00:00:00:00:00:f6:01:4e:ff:ba:03:9c:fe:83:05:e7:fd:21:07:35:fd:6d:08:83:fc:71:09:d1:fb:ba:0a:1d:fb:c3:0b:6a:fa:f0:0c:b8:f9:c7:0d:06:f9:77:0e:54:f8:42:0f:a0:f7:89:0f:ee:f6:87:10:3b:f6:c7:10:89:f5 -ant1.ant3.ch5.pdoa_lut=89:f4:ac:07:a2:f4:60:08:ae:f4:77:0a:0a:f5:12:09:7d:f5:c5:09:8d:f5:fa:06:0a:f7:48:06:9a:f7:96:05:fa:f7:e3:04:68:f8:2f:04:f0:f9:7d:03:fa:fb:cb:02:6d:fd:19:02:2f:fe:64:01:98:fe:b2:00:00:00:00:00:1d:02:4e:ff:2d:02:e7:fd:33:02:9c:fe:0a:03:35:fd:6f:04:83:fc:db:05:d1:fb:85:07:1d:fb:b0:08:6a:fa:06:09:b8:f9:71:09:06:f9:48:0a:54:f8:4e:0b:a0:f7:58:0c:3b:f6:62:0c:ee:f6:c5:0c:89:f5 -ant1.ant3.ch9.pdoa_lut=4e:ec:77:0a:9c:ee:c5:09:04:f0:12:09:44:f1:60:08:c3:f2:ac:07:54:f3:fa:06:4c:f4:48:06:12:f5:96:05:0a:f6:e3:04:21:f7:2f:04:19:f8:7d:03:79:f9:cb:02:ba:fa:19:02:73:fc:64:01:0e:fe:b2:00:00:00:00:00:d7:00:4e:ff:f6:01:9c:fe:21:04:e7:fd:60:04:35:fd:37:05:83:fc:0a:07:d1:fb:c5:07:1d:fb:fc:07:6a:fa:8f:08:b8:f9:b0:09:06:f9:39:0a:54:f8:c9:0a:a0:f7:58:0b:ee:f6:75:0b:89:f5:83:0b:3b:f6 +ant1.ant3.ch5.pdoa_lut=89:f4:54:f8:a2:f4:a0:f7:ae:f4:89:f5:0a:f5:ee:f6:7d:f5:3b:f6:8d:f5:06:f9:0a:f7:b8:f9:9a:f7:6a:fa:fa:f7:1d:fb:68:f8:d1:fb:f0:f9:83:fc:fa:fb:35:fd:6d:fd:e7:fd:2f:fe:9c:fe:98:fe:4e:ff:00:00:00:00:1d:02:b2:00:2d:02:19:02:33:02:64:01:0a:03:cb:02:6f:04:7d:03:db:05:2f:04:85:07:e3:04:b0:08:96:05:06:09:48:06:71:09:fa:06:48:0a:ac:07:4e:0b:60:08:58:0c:c5:09:62:0c:12:09:c5:0c:77:0a +ant1.ant3.ch9.pdoa_lut=4e:ec:89:f5:9c:ee:3b:f6:04:f0:ee:f6:44:f1:a0:f7:c3:f2:54:f8:54:f3:06:f9:4c:f4:b8:f9:12:f5:6a:fa:0a:f6:1d:fb:21:f7:d1:fb:19:f8:83:fc:79:f9:35:fd:ba:fa:e7:fd:73:fc:9c:fe:0e:fe:4e:ff:00:00:00:00:d7:00:b2:00:f6:01:64:01:21:04:19:02:60:04:cb:02:37:05:7d:03:0a:07:2f:04:c5:07:e3:04:fc:07:96:05:8f:08:48:06:b0:09:fa:06:39:0a:ac:07:c9:0a:60:08:58:0b:12:09:75:0b:77:0a:83:0b:c5:09 xtal_trim=23 temperature_reference=85 smart_tx_power=1 auto_sleep_margin=20000 restricted_channels=0 [HAL]aoa_capability=2 -[HAL]ant_sets.ch5.range.rx_ant_set_nonranging = 6 -[HAL]ant_sets.ch5.range.rx_ant_set_ranging = 6 -[HAL]ant_sets.ch5.range.tx_ant_set_nonranging = 6 -[HAL]ant_sets.ch5.range.tx_ant_set_ranging = 6 -[HAL]ant_sets.ch5.azimuth.rx_ant_set_nonranging = 3 -[HAL]ant_sets.ch5.azimuth.rx_ant_set_ranging = 3 -[HAL]ant_sets.ch5.azimuth.tx_ant_set_nonranging = 0 -[HAL]ant_sets.ch5.azimuth.tx_ant_set_ranging = 0 -[HAL]ant_sets.ch9.range.rx_ant_set_nonranging = 6 -[HAL]ant_sets.ch9.range.rx_ant_set_ranging = 6 -[HAL]ant_sets.ch9.range.tx_ant_set_nonranging = 6 -[HAL]ant_sets.ch9.range.tx_ant_set_ranging = 6 -[HAL]ant_sets.ch5.elevation.rx_ant_set_nonranging = 4 -[HAL]ant_sets.ch5.elevation.rx_ant_set_ranging = 4 -[HAL]ant_sets.ch5.elevation.tx_ant_set_nonranging = 0 -[HAL]ant_sets.ch5.elevation.tx_ant_set_ranging = 0 -[HAL]ant_sets.ch9.elevation.rx_ant_set_nonranging = 4 -[HAL]ant_sets.ch9.elevation.rx_ant_set_ranging = 4 -[HAL]ant_sets.ch9.elevation.tx_ant_set_nonranging = 4 -[HAL]ant_sets.ch9.elevation.tx_ant_set_ranging = 4 -[HAL]ant_sets.ch9.azimuth.rx_ant_set_nonranging = 3 -[HAL]ant_sets.ch9.azimuth.rx_ant_set_ranging = 3 -[HAL]ant_sets.ch9.azimuth.tx_ant_set_nonranging = 3 -[HAL]ant_sets.ch9.azimuth.tx_ant_set_ranging = 3 -[HAL]ant_sets.ch5.azimuth_elevation.rx_ant_set_nonranging=3 +[HAL]ant_sets.ch5.range.rx_ant_set_nonranging=6 +[HAL]ant_sets.ch5.range.rx_ant_set_ranging=6 +[HAL]ant_sets.ch5.range.tx_ant_set_nonranging=6 +[HAL]ant_sets.ch5.range.tx_ant_set_ranging=6 +[HAL]ant_sets.ch5.azimuth.rx_ant_set_nonranging=6 +[HAL]ant_sets.ch5.azimuth.rx_ant_set_ranging=3 +[HAL]ant_sets.ch5.azimuth.tx_ant_set_nonranging=0 +[HAL]ant_sets.ch5.azimuth.tx_ant_set_ranging=0 +[HAL]ant_sets.ch9.range.rx_ant_set_nonranging=6 +[HAL]ant_sets.ch9.range.rx_ant_set_ranging=6 +[HAL]ant_sets.ch9.range.tx_ant_set_nonranging=6 +[HAL]ant_sets.ch9.range.tx_ant_set_ranging=6 +[HAL]ant_sets.ch5.elevation.rx_ant_set_nonranging=6 +[HAL]ant_sets.ch5.elevation.rx_ant_set_ranging=4 +[HAL]ant_sets.ch5.elevation.tx_ant_set_nonranging=0 +[HAL]ant_sets.ch5.elevation.tx_ant_set_ranging=0 +[HAL]ant_sets.ch9.elevation.rx_ant_set_nonranging=4 +[HAL]ant_sets.ch9.elevation.rx_ant_set_ranging=4 +[HAL]ant_sets.ch9.elevation.tx_ant_set_nonranging=4 +[HAL]ant_sets.ch9.elevation.tx_ant_set_ranging=4 +[HAL]ant_sets.ch9.azimuth.rx_ant_set_nonranging=3 +[HAL]ant_sets.ch9.azimuth.rx_ant_set_ranging=3 +[HAL]ant_sets.ch9.azimuth.tx_ant_set_nonranging=3 +[HAL]ant_sets.ch9.azimuth.tx_ant_set_ranging=3 +[HAL]ant_sets.ch5.azimuth_elevation.rx_ant_set_nonranging=6 [HAL]ant_sets.ch5.azimuth_elevation.rx_ant_set_ranging_azimuth=3 [HAL]ant_sets.ch5.azimuth_elevation.rx_ant_set_ranging_elevation=4 [HAL]ant_sets.ch5.azimuth_elevation.tx_ant_set_nonranging=0 diff --git a/uwb/UWB-calibration_fcc.conf b/uwb/UWB-calibration-fcc.conf similarity index 59% rename from uwb/UWB-calibration_fcc.conf rename to uwb/UWB-calibration-fcc.conf index 3211ced..0152159 100644 --- a/uwb/UWB-calibration_fcc.conf +++ b/uwb/UWB-calibration-fcc.conf @@ -11,41 +11,41 @@ [CCC]wifi_coex_time_gap=10 [CCC]ap_coop_mode=1 [CCC]antenna_selection=4 -ant0.ch5.prf16.ant_delay=16450 -ant0.ch5.prf16.tx_power=0x4F4F444F +ant0.ch5.prf16.ant_delay=16447 +ant0.ch5.prf16.tx_power=0x67672F67 ant0.ch5.prf16.pg_count=0 ant0.ch5.prf16.pg_delay=0x26 -ant0.ch5.prf64.ant_delay=16450 -ant0.ch5.prf64.tx_power=0x4F4F444F +ant0.ch5.prf64.ant_delay=16447 +ant0.ch5.prf64.tx_power=0x67672F67 ant0.ch5.prf64.pg_count=0 ant0.ch5.prf64.pg_delay=0x26 -ant0.ch9.prf16.ant_delay=16450 -ant0.ch9.prf16.tx_power=0x4A4A3C4A +ant0.ch9.prf16.ant_delay=16409 +ant0.ch9.prf16.tx_power=0x57572B57 ant0.ch9.prf16.pg_count=0 ant0.ch9.prf16.pg_delay=0x26 -ant0.ch9.prf64.ant_delay=16450 -ant0.ch9.prf64.tx_power=0x4A4A3C4A +ant0.ch9.prf64.ant_delay=16409 +ant0.ch9.prf64.tx_power=0x57572B57 ant0.ch9.prf64.pg_count=0 ant0.ch9.prf64.pg_delay=0x26 ant0.port=0 ant0.selector_gpio=7 ant0.selector_gpio_value=0 -ant1.ch5.prf16.ant_delay=16450 +ant1.ch5.prf16.ant_delay=16465 ant1.ch5.prf16.tx_power=0 ant1.ch5.prf16.pg_count=0 ant1.ch5.prf16.pg_delay=0 -ant1.ch5.prf64.ant_delay=16450 +ant1.ch5.prf64.ant_delay=16465 ant1.ch5.prf64.tx_power=0 ant1.ch5.prf64.pg_count=0 ant1.ch5.prf64.pg_delay=0 -ant1.ch9.prf16.ant_delay=16450 -ant1.ch9.prf16.tx_power=0x42423442 +ant1.ch9.prf16.ant_delay=16414 +ant1.ch9.prf16.tx_power=0x47472347 ant1.ch9.prf16.pg_count=0 -ant1.ch9.prf16.pg_delay=0x20 -ant1.ch9.prf64.ant_delay=16450 -ant1.ch9.prf64.tx_power=0x42423442 +ant1.ch9.prf16.pg_delay=0x26 +ant1.ch9.prf64.ant_delay=16414 +ant1.ch9.prf64.tx_power=0x47472347 ant1.ch9.prf64.pg_count=0 -ant1.ch9.prf64.pg_delay=0x20 +ant1.ch9.prf64.pg_delay=0x26 ant1.port=0 ant1.selector_gpio=7 ant1.selector_gpio_value=1 @@ -69,11 +69,11 @@ ant2.port=1 ant2.selector_gpio=6 ant2.selector_gpio_value=0 ant3.ch5.prf16.ant_delay=16450 -ant3.ch5.prf16.tx_power=0x23231C23 +ant3.ch5.prf16.tx_power=0x2B2B172B ant3.ch5.prf16.pg_count=0 ant3.ch5.prf16.pg_delay=0x20 ant3.ch5.prf64.ant_delay=16450 -ant3.ch5.prf64.tx_power=0x23231C23 +ant3.ch5.prf64.tx_power=0x2B2B172B ant3.ch5.prf64.pg_count=0 ant3.ch5.prf64.pg_delay=0x20 ant3.ch9.prf16.ant_delay=16450 @@ -103,39 +103,39 @@ ch5.pll_locking_code=0 ch9.pll_locking_code=0 ant1.ant2.ch5.pdoa_lut=0a:f4:77:0a:d9:f4:c5:09:c1:f5:12:09:df:f5:60:08:7f:f6:ac:07:dd:f6:fa:06:f2:f6:48:06:89:f7:96:05:d1:f7:e3:04:54:f8:2f:04:f0:f8:7d:03:46:fa:cb:02:b0:fb:19:02:23:fd:64:01:a2:fe:b2:00:00:00:00:00:31:01:4e:ff:a6:02:9c:fe:0a:04:e7:fd:52:05:35:fd:73:06:83:fc:cb:07:d1:fb:be:08:1d:fb:f8:09:6a:fa:39:0b:b8:f9:81:0c:06:f9:1b:0d:54:f8:87:0d:a0:f7:a0:0e:ee:f6:06:0f:3b:f6:2d:0f:89:f5 ant1.ant2.ch9.pdoa_lut=d7:ec:77:0a:d9:ed:c5:09:73:ee:12:09:58:ef:60:08:73:f0:ac:07:f0:f1:fa:06:d7:f2:48:06:f6:f3:96:05:cf:f5:e3:04:2d:f7:2f:04:23:f8:7d:03:a4:f9:cb:02:4c:fb:19:02:cb:fc:64:01:33:fe:b2:00:00:00:00:00:f6:01:4e:ff:ba:03:9c:fe:83:05:e7:fd:21:07:35:fd:6d:08:83:fc:71:09:d1:fb:ba:0a:1d:fb:c3:0b:6a:fa:f0:0c:b8:f9:c7:0d:06:f9:77:0e:54:f8:42:0f:a0:f7:89:0f:ee:f6:87:10:3b:f6:c7:10:89:f5 -ant1.ant3.ch5.pdoa_lut=89:f4:ac:07:a2:f4:60:08:ae:f4:77:0a:0a:f5:12:09:7d:f5:c5:09:8d:f5:fa:06:0a:f7:48:06:9a:f7:96:05:fa:f7:e3:04:68:f8:2f:04:f0:f9:7d:03:fa:fb:cb:02:6d:fd:19:02:2f:fe:64:01:98:fe:b2:00:00:00:00:00:1d:02:4e:ff:2d:02:e7:fd:33:02:9c:fe:0a:03:35:fd:6f:04:83:fc:db:05:d1:fb:85:07:1d:fb:b0:08:6a:fa:06:09:b8:f9:71:09:06:f9:48:0a:54:f8:4e:0b:a0:f7:58:0c:3b:f6:62:0c:ee:f6:c5:0c:89:f5 -ant1.ant3.ch9.pdoa_lut=4e:ec:77:0a:9c:ee:c5:09:04:f0:12:09:44:f1:60:08:c3:f2:ac:07:54:f3:fa:06:4c:f4:48:06:12:f5:96:05:0a:f6:e3:04:21:f7:2f:04:19:f8:7d:03:79:f9:cb:02:ba:fa:19:02:73:fc:64:01:0e:fe:b2:00:00:00:00:00:d7:00:4e:ff:f6:01:9c:fe:21:04:e7:fd:60:04:35:fd:37:05:83:fc:0a:07:d1:fb:c5:07:1d:fb:fc:07:6a:fa:8f:08:b8:f9:b0:09:06:f9:39:0a:54:f8:c9:0a:a0:f7:58:0b:ee:f6:75:0b:89:f5:83:0b:3b:f6 +ant1.ant3.ch5.pdoa_lut=89:f4:54:f8:a2:f4:a0:f7:ae:f4:89:f5:0a:f5:ee:f6:7d:f5:3b:f6:8d:f5:06:f9:0a:f7:b8:f9:9a:f7:6a:fa:fa:f7:1d:fb:68:f8:d1:fb:f0:f9:83:fc:fa:fb:35:fd:6d:fd:e7:fd:2f:fe:9c:fe:98:fe:4e:ff:00:00:00:00:1d:02:b2:00:2d:02:19:02:33:02:64:01:0a:03:cb:02:6f:04:7d:03:db:05:2f:04:85:07:e3:04:b0:08:96:05:06:09:48:06:71:09:fa:06:48:0a:ac:07:4e:0b:60:08:58:0c:c5:09:62:0c:12:09:c5:0c:77:0a +ant1.ant3.ch9.pdoa_lut=4e:ec:89:f5:9c:ee:3b:f6:04:f0:ee:f6:44:f1:a0:f7:c3:f2:54:f8:54:f3:06:f9:4c:f4:b8:f9:12:f5:6a:fa:0a:f6:1d:fb:21:f7:d1:fb:19:f8:83:fc:79:f9:35:fd:ba:fa:e7:fd:73:fc:9c:fe:0e:fe:4e:ff:00:00:00:00:d7:00:b2:00:f6:01:64:01:21:04:19:02:60:04:cb:02:37:05:7d:03:0a:07:2f:04:c5:07:e3:04:fc:07:96:05:8f:08:48:06:b0:09:fa:06:39:0a:ac:07:c9:0a:60:08:58:0b:12:09:75:0b:77:0a:83:0b:c5:09 xtal_trim=23 temperature_reference=85 smart_tx_power=1 auto_sleep_margin=20000 restricted_channels=0 [HAL]aoa_capability=2 -[HAL]ant_sets.ch5.range.rx_ant_set_nonranging = 6 -[HAL]ant_sets.ch5.range.rx_ant_set_ranging = 6 -[HAL]ant_sets.ch5.range.tx_ant_set_nonranging = 6 -[HAL]ant_sets.ch5.range.tx_ant_set_ranging = 6 -[HAL]ant_sets.ch5.azimuth.rx_ant_set_nonranging = 3 -[HAL]ant_sets.ch5.azimuth.rx_ant_set_ranging = 3 -[HAL]ant_sets.ch5.azimuth.tx_ant_set_nonranging = 0 -[HAL]ant_sets.ch5.azimuth.tx_ant_set_ranging = 0 -[HAL]ant_sets.ch9.range.rx_ant_set_nonranging = 6 -[HAL]ant_sets.ch9.range.rx_ant_set_ranging = 6 -[HAL]ant_sets.ch9.range.tx_ant_set_nonranging = 6 -[HAL]ant_sets.ch9.range.tx_ant_set_ranging = 6 -[HAL]ant_sets.ch5.elevation.rx_ant_set_nonranging = 4 -[HAL]ant_sets.ch5.elevation.rx_ant_set_ranging = 4 -[HAL]ant_sets.ch5.elevation.tx_ant_set_nonranging = 0 -[HAL]ant_sets.ch5.elevation.tx_ant_set_ranging = 0 -[HAL]ant_sets.ch9.elevation.rx_ant_set_nonranging = 4 -[HAL]ant_sets.ch9.elevation.rx_ant_set_ranging = 4 -[HAL]ant_sets.ch9.elevation.tx_ant_set_nonranging = 4 -[HAL]ant_sets.ch9.elevation.tx_ant_set_ranging = 4 -[HAL]ant_sets.ch9.azimuth.rx_ant_set_nonranging = 3 -[HAL]ant_sets.ch9.azimuth.rx_ant_set_ranging = 3 -[HAL]ant_sets.ch9.azimuth.tx_ant_set_nonranging = 3 -[HAL]ant_sets.ch9.azimuth.tx_ant_set_ranging = 3 -[HAL]ant_sets.ch5.azimuth_elevation.rx_ant_set_nonranging=3 +[HAL]ant_sets.ch5.range.rx_ant_set_nonranging=6 +[HAL]ant_sets.ch5.range.rx_ant_set_ranging=6 +[HAL]ant_sets.ch5.range.tx_ant_set_nonranging=6 +[HAL]ant_sets.ch5.range.tx_ant_set_ranging=6 +[HAL]ant_sets.ch5.azimuth.rx_ant_set_nonranging=6 +[HAL]ant_sets.ch5.azimuth.rx_ant_set_ranging=3 +[HAL]ant_sets.ch5.azimuth.tx_ant_set_nonranging=0 +[HAL]ant_sets.ch5.azimuth.tx_ant_set_ranging=0 +[HAL]ant_sets.ch9.range.rx_ant_set_nonranging=6 +[HAL]ant_sets.ch9.range.rx_ant_set_ranging=6 +[HAL]ant_sets.ch9.range.tx_ant_set_nonranging=6 +[HAL]ant_sets.ch9.range.tx_ant_set_ranging=6 +[HAL]ant_sets.ch5.elevation.rx_ant_set_nonranging=6 +[HAL]ant_sets.ch5.elevation.rx_ant_set_ranging=4 +[HAL]ant_sets.ch5.elevation.tx_ant_set_nonranging=0 +[HAL]ant_sets.ch5.elevation.tx_ant_set_ranging=0 +[HAL]ant_sets.ch9.elevation.rx_ant_set_nonranging=4 +[HAL]ant_sets.ch9.elevation.rx_ant_set_ranging=4 +[HAL]ant_sets.ch9.elevation.tx_ant_set_nonranging=4 +[HAL]ant_sets.ch9.elevation.tx_ant_set_ranging=4 +[HAL]ant_sets.ch9.azimuth.rx_ant_set_nonranging=3 +[HAL]ant_sets.ch9.azimuth.rx_ant_set_ranging=3 +[HAL]ant_sets.ch9.azimuth.tx_ant_set_nonranging=3 +[HAL]ant_sets.ch9.azimuth.tx_ant_set_ranging=3 +[HAL]ant_sets.ch5.azimuth_elevation.rx_ant_set_nonranging=6 [HAL]ant_sets.ch5.azimuth_elevation.rx_ant_set_ranging_azimuth=3 [HAL]ant_sets.ch5.azimuth_elevation.rx_ant_set_ranging_elevation=4 [HAL]ant_sets.ch5.azimuth_elevation.tx_ant_set_nonranging=0 diff --git a/uwb/UWB-calibration-jp.conf b/uwb/UWB-calibration-jp.conf new file mode 100644 index 0000000..82ab648 --- /dev/null +++ b/uwb/UWB-calibration-jp.conf @@ -0,0 +1,154 @@ +[CCC]version=2 +[CCC]ant0.ch5.prf64.pdoa_iso_rf2_rf1=0 +[CCC]ant0.ch5.prf64.pdoa_iso_rf1_rf2=0 +[CCC]ant0.ch9.prf64.pdoa_iso_rf2_rf1=0 +[CCC]ant0.ch9.prf64.pdoa_iso_rf1_rf2=0 +[CCC]ant0.ch5.prf64.pdoa_offset=0 +[CCC]ant0.ch9.prf64.pdoa_offset=0 +[CCC]ant0.ch5.prf64.pll_locking_code=0 +[CCC]ant0.ch9.prf64.pll_locking_code=0 +[CCC]id=0 +[CCC]wifi_coex_time_gap=10 +[CCC]ap_coop_mode=1 +[CCC]antenna_selection=4 +ant0.ch5.prf16.ant_delay=16447 +ant0.ch5.prf16.tx_power=0 +ant0.ch5.prf16.pg_count=0 +ant0.ch5.prf16.pg_delay=0 +ant0.ch5.prf64.ant_delay=16447 +ant0.ch5.prf64.tx_power=0 +ant0.ch5.prf64.pg_count=0 +ant0.ch5.prf64.pg_delay=0 +ant0.ch9.prf16.ant_delay=16409 +ant0.ch9.prf16.tx_power=0x5F5F2F5F +ant0.ch9.prf16.pg_count=0 +ant0.ch9.prf16.pg_delay=0x26 +ant0.ch9.prf64.ant_delay=16409 +ant0.ch9.prf64.tx_power=0x5F5F2F5F +ant0.ch9.prf64.pg_count=0 +ant0.ch9.prf64.pg_delay=0x26 +ant0.port=0 +ant0.selector_gpio=7 +ant0.selector_gpio_value=0 +ant1.ch5.prf16.ant_delay=16465 +ant1.ch5.prf16.tx_power=0 +ant1.ch5.prf16.pg_count=0 +ant1.ch5.prf16.pg_delay=0 +ant1.ch5.prf64.ant_delay=16465 +ant1.ch5.prf64.tx_power=0 +ant1.ch5.prf64.pg_count=0 +ant1.ch5.prf64.pg_delay=0 +ant1.ch9.prf16.ant_delay=16414 +ant1.ch9.prf16.tx_power=0x3B3B1F3B +ant1.ch9.prf16.pg_count=0 +ant1.ch9.prf16.pg_delay=0x26 +ant1.ch9.prf64.ant_delay=16414 +ant1.ch9.prf64.tx_power=0x3B3B1F3B +ant1.ch9.prf64.pg_count=0 +ant1.ch9.prf64.pg_delay=0x26 +ant1.port=0 +ant1.selector_gpio=7 +ant1.selector_gpio_value=1 +ant2.ch5.prf16.ant_delay=16450 +ant2.ch5.prf16.tx_power=0 +ant2.ch5.prf16.pg_count=0 +ant2.ch5.prf16.pg_delay=0 +ant2.ch5.prf64.ant_delay=16450 +ant2.ch5.prf64.tx_power=0 +ant2.ch5.prf64.pg_count=0 +ant2.ch5.prf64.pg_delay=0 +ant2.ch9.prf16.ant_delay=16450 +ant2.ch9.prf16.tx_power=0 +ant2.ch9.prf16.pg_count=0 +ant2.ch9.prf16.pg_delay=0 +ant2.ch9.prf64.ant_delay=16450 +ant2.ch9.prf64.tx_power=0 +ant2.ch9.prf64.pg_count=0 +ant2.ch9.prf64.pg_delay=0 +ant2.port=1 +ant2.selector_gpio=6 +ant2.selector_gpio_value=0 +ant3.ch5.prf16.ant_delay=16450 +ant3.ch5.prf16.tx_power=0 +ant3.ch5.prf16.pg_count=0 +ant3.ch5.prf16.pg_delay=0 +ant3.ch5.prf64.ant_delay=16450 +ant3.ch5.prf64.tx_power=0 +ant3.ch5.prf64.pg_count=0 +ant3.ch5.prf64.pg_delay=0 +ant3.ch9.prf16.ant_delay=16450 +ant3.ch9.prf16.tx_power=0 +ant3.ch9.prf16.pg_count=0 +ant3.ch9.prf16.pg_delay=0 +ant3.ch9.prf64.ant_delay=16450 +ant3.ch9.prf64.tx_power=0 +ant3.ch9.prf64.pg_count=0 +ant3.ch9.prf64.pg_delay=0 +ant3.port=1 +ant3.selector_gpio=6 +ant3.selector_gpio_value=1 +ant0.ant1.ch5.pdoa_offset=0 +ant0.ant1.ch9.pdoa_offset=0 +ant0.ant2.ch5.pdoa_offset=0 +ant0.ant2.ch9.pdoa_offset=0 +ant1.ant2.ch5.pdoa_offset=-2520 +ant1.ant2.ch9.pdoa_offset=1874 +ant0.ant3.ch5.pdoa_offset=0 +ant0.ant3.ch9.pdoa_offset=0 +ant1.ant3.ch5.pdoa_offset=-3080 +ant1.ant3.ch9.pdoa_offset=3214 +ant2.ant3.ch5.pdoa_offset=0 +ant2.ant3.ch9.pdoa_offset=0 +ch5.pll_locking_code=0 +ch9.pll_locking_code=0 +ant1.ant2.ch5.pdoa_lut=0a:f4:77:0a:d9:f4:c5:09:c1:f5:12:09:df:f5:60:08:7f:f6:ac:07:dd:f6:fa:06:f2:f6:48:06:89:f7:96:05:d1:f7:e3:04:54:f8:2f:04:f0:f8:7d:03:46:fa:cb:02:b0:fb:19:02:23:fd:64:01:a2:fe:b2:00:00:00:00:00:31:01:4e:ff:a6:02:9c:fe:0a:04:e7:fd:52:05:35:fd:73:06:83:fc:cb:07:d1:fb:be:08:1d:fb:f8:09:6a:fa:39:0b:b8:f9:81:0c:06:f9:1b:0d:54:f8:87:0d:a0:f7:a0:0e:ee:f6:06:0f:3b:f6:2d:0f:89:f5 +ant1.ant2.ch9.pdoa_lut=d7:ec:77:0a:d9:ed:c5:09:73:ee:12:09:58:ef:60:08:73:f0:ac:07:f0:f1:fa:06:d7:f2:48:06:f6:f3:96:05:cf:f5:e3:04:2d:f7:2f:04:23:f8:7d:03:a4:f9:cb:02:4c:fb:19:02:cb:fc:64:01:33:fe:b2:00:00:00:00:00:f6:01:4e:ff:ba:03:9c:fe:83:05:e7:fd:21:07:35:fd:6d:08:83:fc:71:09:d1:fb:ba:0a:1d:fb:c3:0b:6a:fa:f0:0c:b8:f9:c7:0d:06:f9:77:0e:54:f8:42:0f:a0:f7:89:0f:ee:f6:87:10:3b:f6:c7:10:89:f5 +ant1.ant3.ch5.pdoa_lut=89:f4:54:f8:a2:f4:a0:f7:ae:f4:89:f5:0a:f5:ee:f6:7d:f5:3b:f6:8d:f5:06:f9:0a:f7:b8:f9:9a:f7:6a:fa:fa:f7:1d:fb:68:f8:d1:fb:f0:f9:83:fc:fa:fb:35:fd:6d:fd:e7:fd:2f:fe:9c:fe:98:fe:4e:ff:00:00:00:00:1d:02:b2:00:2d:02:19:02:33:02:64:01:0a:03:cb:02:6f:04:7d:03:db:05:2f:04:85:07:e3:04:b0:08:96:05:06:09:48:06:71:09:fa:06:48:0a:ac:07:4e:0b:60:08:58:0c:c5:09:62:0c:12:09:c5:0c:77:0a +ant1.ant3.ch9.pdoa_lut=4e:ec:89:f5:9c:ee:3b:f6:04:f0:ee:f6:44:f1:a0:f7:c3:f2:54:f8:54:f3:06:f9:4c:f4:b8:f9:12:f5:6a:fa:0a:f6:1d:fb:21:f7:d1:fb:19:f8:83:fc:79:f9:35:fd:ba:fa:e7:fd:73:fc:9c:fe:0e:fe:4e:ff:00:00:00:00:d7:00:b2:00:f6:01:64:01:21:04:19:02:60:04:cb:02:37:05:7d:03:0a:07:2f:04:c5:07:e3:04:fc:07:96:05:8f:08:48:06:b0:09:fa:06:39:0a:ac:07:c9:0a:60:08:58:0b:12:09:75:0b:77:0a:83:0b:c5:09 +xtal_trim=23 +temperature_reference=85 +smart_tx_power=1 +auto_sleep_margin=20000 +alternate_pulse_shape=0x01 +restricted_channels=0x20 +[HAL]aoa_capability=2 +[HAL]ant_sets.ch5.range.rx_ant_set_nonranging=6 +[HAL]ant_sets.ch5.range.rx_ant_set_ranging=6 +[HAL]ant_sets.ch5.range.tx_ant_set_nonranging=6 +[HAL]ant_sets.ch5.range.tx_ant_set_ranging=6 +[HAL]ant_sets.ch5.azimuth.rx_ant_set_nonranging=3 +[HAL]ant_sets.ch5.azimuth.rx_ant_set_ranging=3 +[HAL]ant_sets.ch5.azimuth.tx_ant_set_nonranging=3 +[HAL]ant_sets.ch5.azimuth.tx_ant_set_ranging=3 +[HAL]ant_sets.ch9.range.rx_ant_set_nonranging=6 +[HAL]ant_sets.ch9.range.rx_ant_set_ranging=6 +[HAL]ant_sets.ch9.range.tx_ant_set_nonranging=6 +[HAL]ant_sets.ch9.range.tx_ant_set_ranging=6 +[HAL]ant_sets.ch5.elevation.rx_ant_set_nonranging=4 +[HAL]ant_sets.ch5.elevation.rx_ant_set_ranging=4 +[HAL]ant_sets.ch5.elevation.tx_ant_set_nonranging=4 +[HAL]ant_sets.ch5.elevation.tx_ant_set_ranging=4 +[HAL]ant_sets.ch9.elevation.rx_ant_set_nonranging=4 +[HAL]ant_sets.ch9.elevation.rx_ant_set_ranging=4 +[HAL]ant_sets.ch9.elevation.tx_ant_set_nonranging=4 +[HAL]ant_sets.ch9.elevation.tx_ant_set_ranging=4 +[HAL]ant_sets.ch9.azimuth.rx_ant_set_nonranging=3 +[HAL]ant_sets.ch9.azimuth.rx_ant_set_ranging=3 +[HAL]ant_sets.ch9.azimuth.tx_ant_set_nonranging=3 +[HAL]ant_sets.ch9.azimuth.tx_ant_set_ranging=3 +[HAL]ant_sets.ch5.azimuth_elevation.rx_ant_set_nonranging=6 +[HAL]ant_sets.ch5.azimuth_elevation.rx_ant_set_ranging_azimuth=3 +[HAL]ant_sets.ch5.azimuth_elevation.rx_ant_set_ranging_elevation=4 +[HAL]ant_sets.ch5.azimuth_elevation.tx_ant_set_nonranging=0 +[HAL]ant_sets.ch5.azimuth_elevation.tx_ant_set_ranging=0 +[HAL]ant_sets.ch9.azimuth_elevation.rx_ant_set_nonranging=3 +[HAL]ant_sets.ch9.azimuth_elevation.rx_ant_set_ranging_azimuth=3 +[HAL]ant_sets.ch9.azimuth_elevation.rx_ant_set_ranging_elevation=4 +[HAL]ant_sets.ch9.azimuth_elevation.tx_ant_set_nonranging=3 +[HAL]ant_sets.ch9.azimuth_elevation.tx_ant_set_ranging=3 +[HAL]minimum_system_offset_uwbtime0=120 +coex_gpio=4 +coex_delay_us=1000 +coex_margin_us=500 +coex_interval_us=2000 + diff --git a/uwb/UWB-calibration-restricted.conf b/uwb/UWB-calibration-restricted.conf new file mode 100644 index 0000000..9ccf267 --- /dev/null +++ b/uwb/UWB-calibration-restricted.conf @@ -0,0 +1,152 @@ +[CCC]version=2 +[CCC]ant0.ch5.prf64.pdoa_iso_rf2_rf1=0 +[CCC]ant0.ch5.prf64.pdoa_iso_rf1_rf2=0 +[CCC]ant0.ch9.prf64.pdoa_iso_rf2_rf1=0 +[CCC]ant0.ch9.prf64.pdoa_iso_rf1_rf2=0 +[CCC]ant0.ch5.prf64.pdoa_offset=0 +[CCC]ant0.ch9.prf64.pdoa_offset=0 +[CCC]ant0.ch5.prf64.pll_locking_code=0 +[CCC]ant0.ch9.prf64.pll_locking_code=0 +[CCC]id=0 +[CCC]wifi_coex_time_gap=10 +[CCC]ap_coop_mode=1 +[CCC]antenna_selection=4 +ant0.ch5.prf16.ant_delay=16447 +ant0.ch5.prf16.tx_power=0x67672F67 +ant0.ch5.prf16.pg_count=0 +ant0.ch5.prf16.pg_delay=0x26 +ant0.ch5.prf64.ant_delay=16447 +ant0.ch5.prf64.tx_power=0x67672F67 +ant0.ch5.prf64.pg_count=0 +ant0.ch5.prf64.pg_delay=0x26 +ant0.ch9.prf16.ant_delay=16409 +ant0.ch9.prf16.tx_power=0x57572B57 +ant0.ch9.prf16.pg_count=0 +ant0.ch9.prf16.pg_delay=0x26 +ant0.ch9.prf64.ant_delay=16409 +ant0.ch9.prf64.tx_power=0x57572B57 +ant0.ch9.prf64.pg_count=0 +ant0.ch9.prf64.pg_delay=0x26 +ant0.port=0 +ant0.selector_gpio=7 +ant0.selector_gpio_value=0 +ant1.ch5.prf16.ant_delay=16465 +ant1.ch5.prf16.tx_power=0 +ant1.ch5.prf16.pg_count=0 +ant1.ch5.prf16.pg_delay=0 +ant1.ch5.prf64.ant_delay=16465 +ant1.ch5.prf64.tx_power=0 +ant1.ch5.prf64.pg_count=0 +ant1.ch5.prf64.pg_delay=0 +ant1.ch9.prf16.ant_delay=16414 +ant1.ch9.prf16.tx_power=0x47472347 +ant1.ch9.prf16.pg_count=0 +ant1.ch9.prf16.pg_delay=0x26 +ant1.ch9.prf64.ant_delay=16414 +ant1.ch9.prf64.tx_power=0x47472347 +ant1.ch9.prf64.pg_count=0 +ant1.ch9.prf64.pg_delay=0x26 +ant1.port=0 +ant1.selector_gpio=7 +ant1.selector_gpio_value=1 +ant2.ch5.prf16.ant_delay=16450 +ant2.ch5.prf16.tx_power=0 +ant2.ch5.prf16.pg_count=0 +ant2.ch5.prf16.pg_delay=0 +ant2.ch5.prf64.ant_delay=16450 +ant2.ch5.prf64.tx_power=0 +ant2.ch5.prf64.pg_count=0 +ant2.ch5.prf64.pg_delay=0 +ant2.ch9.prf16.ant_delay=16450 +ant2.ch9.prf16.tx_power=0 +ant2.ch9.prf16.pg_count=0 +ant2.ch9.prf16.pg_delay=0 +ant2.ch9.prf64.ant_delay=16450 +ant2.ch9.prf64.tx_power=0 +ant2.ch9.prf64.pg_count=0 +ant2.ch9.prf64.pg_delay=0 +ant2.port=1 +ant2.selector_gpio=6 +ant2.selector_gpio_value=0 +ant3.ch5.prf16.ant_delay=16450 +ant3.ch5.prf16.tx_power=0x2B2B172B +ant3.ch5.prf16.pg_count=0 +ant3.ch5.prf16.pg_delay=0x20 +ant3.ch5.prf64.ant_delay=16450 +ant3.ch5.prf64.tx_power=0x2B2B172B +ant3.ch5.prf64.pg_count=0 +ant3.ch5.prf64.pg_delay=0x20 +ant3.ch9.prf16.ant_delay=16450 +ant3.ch9.prf16.tx_power=0 +ant3.ch9.prf16.pg_count=0 +ant3.ch9.prf16.pg_delay=0 +ant3.ch9.prf64.ant_delay=16450 +ant3.ch9.prf64.tx_power=0 +ant3.ch9.prf64.pg_count=0 +ant3.ch9.prf64.pg_delay=0 +ant3.port=1 +ant3.selector_gpio=6 +ant3.selector_gpio_value=1 +ant0.ant1.ch5.pdoa_offset=0 +ant0.ant1.ch9.pdoa_offset=0 +ant0.ant2.ch5.pdoa_offset=0 +ant0.ant2.ch9.pdoa_offset=0 +ant1.ant2.ch5.pdoa_offset=-2520 +ant1.ant2.ch9.pdoa_offset=1874 +ant0.ant3.ch5.pdoa_offset=0 +ant0.ant3.ch9.pdoa_offset=0 +ant1.ant3.ch5.pdoa_offset=-3080 +ant1.ant3.ch9.pdoa_offset=3214 +ant2.ant3.ch5.pdoa_offset=0 +ant2.ant3.ch9.pdoa_offset=0 +ch5.pll_locking_code=0 +ch9.pll_locking_code=0 +ant1.ant2.ch5.pdoa_lut=0a:f4:77:0a:d9:f4:c5:09:c1:f5:12:09:df:f5:60:08:7f:f6:ac:07:dd:f6:fa:06:f2:f6:48:06:89:f7:96:05:d1:f7:e3:04:54:f8:2f:04:f0:f8:7d:03:46:fa:cb:02:b0:fb:19:02:23:fd:64:01:a2:fe:b2:00:00:00:00:00:31:01:4e:ff:a6:02:9c:fe:0a:04:e7:fd:52:05:35:fd:73:06:83:fc:cb:07:d1:fb:be:08:1d:fb:f8:09:6a:fa:39:0b:b8:f9:81:0c:06:f9:1b:0d:54:f8:87:0d:a0:f7:a0:0e:ee:f6:06:0f:3b:f6:2d:0f:89:f5 +ant1.ant2.ch9.pdoa_lut=d7:ec:77:0a:d9:ed:c5:09:73:ee:12:09:58:ef:60:08:73:f0:ac:07:f0:f1:fa:06:d7:f2:48:06:f6:f3:96:05:cf:f5:e3:04:2d:f7:2f:04:23:f8:7d:03:a4:f9:cb:02:4c:fb:19:02:cb:fc:64:01:33:fe:b2:00:00:00:00:00:f6:01:4e:ff:ba:03:9c:fe:83:05:e7:fd:21:07:35:fd:6d:08:83:fc:71:09:d1:fb:ba:0a:1d:fb:c3:0b:6a:fa:f0:0c:b8:f9:c7:0d:06:f9:77:0e:54:f8:42:0f:a0:f7:89:0f:ee:f6:87:10:3b:f6:c7:10:89:f5 +ant1.ant3.ch5.pdoa_lut=89:f4:54:f8:a2:f4:a0:f7:ae:f4:89:f5:0a:f5:ee:f6:7d:f5:3b:f6:8d:f5:06:f9:0a:f7:b8:f9:9a:f7:6a:fa:fa:f7:1d:fb:68:f8:d1:fb:f0:f9:83:fc:fa:fb:35:fd:6d:fd:e7:fd:2f:fe:9c:fe:98:fe:4e:ff:00:00:00:00:1d:02:b2:00:2d:02:19:02:33:02:64:01:0a:03:cb:02:6f:04:7d:03:db:05:2f:04:85:07:e3:04:b0:08:96:05:06:09:48:06:71:09:fa:06:48:0a:ac:07:4e:0b:60:08:58:0c:c5:09:62:0c:12:09:c5:0c:77:0a +ant1.ant3.ch9.pdoa_lut=4e:ec:89:f5:9c:ee:3b:f6:04:f0:ee:f6:44:f1:a0:f7:c3:f2:54:f8:54:f3:06:f9:4c:f4:b8:f9:12:f5:6a:fa:0a:f6:1d:fb:21:f7:d1:fb:19:f8:83:fc:79:f9:35:fd:ba:fa:e7:fd:73:fc:9c:fe:0e:fe:4e:ff:00:00:00:00:d7:00:b2:00:f6:01:64:01:21:04:19:02:60:04:cb:02:37:05:7d:03:0a:07:2f:04:c5:07:e3:04:fc:07:96:05:8f:08:48:06:b0:09:fa:06:39:0a:ac:07:c9:0a:60:08:58:0b:12:09:75:0b:77:0a:83:0b:c5:09 +xtal_trim=23 +temperature_reference=85 +smart_tx_power=1 +auto_sleep_margin=20000 +restricted_channels=0xFFFF +[HAL]aoa_capability=2 +[HAL]ant_sets.ch5.range.rx_ant_set_nonranging=6 +[HAL]ant_sets.ch5.range.rx_ant_set_ranging=6 +[HAL]ant_sets.ch5.range.tx_ant_set_nonranging=6 +[HAL]ant_sets.ch5.range.tx_ant_set_ranging=6 +[HAL]ant_sets.ch5.azimuth.rx_ant_set_nonranging=6 +[HAL]ant_sets.ch5.azimuth.rx_ant_set_ranging=3 +[HAL]ant_sets.ch5.azimuth.tx_ant_set_nonranging=0 +[HAL]ant_sets.ch5.azimuth.tx_ant_set_ranging=0 +[HAL]ant_sets.ch9.range.rx_ant_set_nonranging=6 +[HAL]ant_sets.ch9.range.rx_ant_set_ranging=6 +[HAL]ant_sets.ch9.range.tx_ant_set_nonranging=6 +[HAL]ant_sets.ch9.range.tx_ant_set_ranging=6 +[HAL]ant_sets.ch5.elevation.rx_ant_set_nonranging=6 +[HAL]ant_sets.ch5.elevation.rx_ant_set_ranging=4 +[HAL]ant_sets.ch5.elevation.tx_ant_set_nonranging=0 +[HAL]ant_sets.ch5.elevation.tx_ant_set_ranging=0 +[HAL]ant_sets.ch9.elevation.rx_ant_set_nonranging=4 +[HAL]ant_sets.ch9.elevation.rx_ant_set_ranging=4 +[HAL]ant_sets.ch9.elevation.tx_ant_set_nonranging=4 +[HAL]ant_sets.ch9.elevation.tx_ant_set_ranging=4 +[HAL]ant_sets.ch9.azimuth.rx_ant_set_nonranging=3 +[HAL]ant_sets.ch9.azimuth.rx_ant_set_ranging=3 +[HAL]ant_sets.ch9.azimuth.tx_ant_set_nonranging=3 +[HAL]ant_sets.ch9.azimuth.tx_ant_set_ranging=3 +[HAL]ant_sets.ch5.azimuth_elevation.rx_ant_set_nonranging=6 +[HAL]ant_sets.ch5.azimuth_elevation.rx_ant_set_ranging_azimuth=3 +[HAL]ant_sets.ch5.azimuth_elevation.rx_ant_set_ranging_elevation=4 +[HAL]ant_sets.ch5.azimuth_elevation.tx_ant_set_nonranging=0 +[HAL]ant_sets.ch5.azimuth_elevation.tx_ant_set_ranging=0 +[HAL]ant_sets.ch9.azimuth_elevation.rx_ant_set_nonranging=3 +[HAL]ant_sets.ch9.azimuth_elevation.rx_ant_set_ranging_azimuth=3 +[HAL]ant_sets.ch9.azimuth_elevation.rx_ant_set_ranging_elevation=4 +[HAL]ant_sets.ch9.azimuth_elevation.tx_ant_set_nonranging=3 +[HAL]ant_sets.ch9.azimuth_elevation.tx_ant_set_ranging=3 +[HAL]minimum_system_offset_uwbtime0=120 +coex_gpio=4 +coex_delay_us=1000 +coex_margin_us=500 +coex_interval_us=2000 diff --git a/uwb/UWB-calibration-tw.conf b/uwb/UWB-calibration-tw.conf new file mode 100644 index 0000000..3699d7a --- /dev/null +++ b/uwb/UWB-calibration-tw.conf @@ -0,0 +1,152 @@ +[CCC]version=2 +[CCC]ant0.ch5.prf64.pdoa_iso_rf2_rf1=0 +[CCC]ant0.ch5.prf64.pdoa_iso_rf1_rf2=0 +[CCC]ant0.ch9.prf64.pdoa_iso_rf2_rf1=0 +[CCC]ant0.ch9.prf64.pdoa_iso_rf1_rf2=0 +[CCC]ant0.ch5.prf64.pdoa_offset=0 +[CCC]ant0.ch9.prf64.pdoa_offset=0 +[CCC]ant0.ch5.prf64.pll_locking_code=0 +[CCC]ant0.ch9.prf64.pll_locking_code=0 +[CCC]id=0 +[CCC]wifi_coex_time_gap=10 +[CCC]ap_coop_mode=1 +[CCC]antenna_selection=4 +ant0.ch5.prf16.ant_delay=16447 +ant0.ch5.prf16.tx_power=0x67672F67 +ant0.ch5.prf16.pg_count=0 +ant0.ch5.prf16.pg_delay=0x26 +ant0.ch5.prf64.ant_delay=16447 +ant0.ch5.prf64.tx_power=0x67672F67 +ant0.ch5.prf64.pg_count=0 +ant0.ch5.prf64.pg_delay=0x26 +ant0.ch9.prf16.ant_delay=16409 +ant0.ch9.prf16.tx_power=0x57572B57 +ant0.ch9.prf16.pg_count=0 +ant0.ch9.prf16.pg_delay=0x26 +ant0.ch9.prf64.ant_delay=16409 +ant0.ch9.prf64.tx_power=0x57572B57 +ant0.ch9.prf64.pg_count=0 +ant0.ch9.prf64.pg_delay=0x26 +ant0.port=0 +ant0.selector_gpio=7 +ant0.selector_gpio_value=0 +ant1.ch5.prf16.ant_delay=16465 +ant1.ch5.prf16.tx_power=0 +ant1.ch5.prf16.pg_count=0 +ant1.ch5.prf16.pg_delay=0 +ant1.ch5.prf64.ant_delay=16465 +ant1.ch5.prf64.tx_power=0 +ant1.ch5.prf64.pg_count=0 +ant1.ch5.prf64.pg_delay=0 +ant1.ch9.prf16.ant_delay=16414 +ant1.ch9.prf16.tx_power=0x47472347 +ant1.ch9.prf16.pg_count=0 +ant1.ch9.prf16.pg_delay=0x26 +ant1.ch9.prf64.ant_delay=16414 +ant1.ch9.prf64.tx_power=0x47472347 +ant1.ch9.prf64.pg_count=0 +ant1.ch9.prf64.pg_delay=0x26 +ant1.port=0 +ant1.selector_gpio=7 +ant1.selector_gpio_value=1 +ant2.ch5.prf16.ant_delay=16450 +ant2.ch5.prf16.tx_power=0 +ant2.ch5.prf16.pg_count=0 +ant2.ch5.prf16.pg_delay=0 +ant2.ch5.prf64.ant_delay=16450 +ant2.ch5.prf64.tx_power=0 +ant2.ch5.prf64.pg_count=0 +ant2.ch5.prf64.pg_delay=0 +ant2.ch9.prf16.ant_delay=16450 +ant2.ch9.prf16.tx_power=0 +ant2.ch9.prf16.pg_count=0 +ant2.ch9.prf16.pg_delay=0 +ant2.ch9.prf64.ant_delay=16450 +ant2.ch9.prf64.tx_power=0 +ant2.ch9.prf64.pg_count=0 +ant2.ch9.prf64.pg_delay=0 +ant2.port=1 +ant2.selector_gpio=6 +ant2.selector_gpio_value=0 +ant3.ch5.prf16.ant_delay=16450 +ant3.ch5.prf16.tx_power=0x2B2B172B +ant3.ch5.prf16.pg_count=0 +ant3.ch5.prf16.pg_delay=0x20 +ant3.ch5.prf64.ant_delay=16450 +ant3.ch5.prf64.tx_power=0x2B2B172B +ant3.ch5.prf64.pg_count=0 +ant3.ch5.prf64.pg_delay=0x20 +ant3.ch9.prf16.ant_delay=16450 +ant3.ch9.prf16.tx_power=0 +ant3.ch9.prf16.pg_count=0 +ant3.ch9.prf16.pg_delay=0 +ant3.ch9.prf64.ant_delay=16450 +ant3.ch9.prf64.tx_power=0 +ant3.ch9.prf64.pg_count=0 +ant3.ch9.prf64.pg_delay=0 +ant3.port=1 +ant3.selector_gpio=6 +ant3.selector_gpio_value=1 +ant0.ant1.ch5.pdoa_offset=0 +ant0.ant1.ch9.pdoa_offset=0 +ant0.ant2.ch5.pdoa_offset=0 +ant0.ant2.ch9.pdoa_offset=0 +ant1.ant2.ch5.pdoa_offset=-2520 +ant1.ant2.ch9.pdoa_offset=1874 +ant0.ant3.ch5.pdoa_offset=0 +ant0.ant3.ch9.pdoa_offset=0 +ant1.ant3.ch5.pdoa_offset=-3080 +ant1.ant3.ch9.pdoa_offset=3214 +ant2.ant3.ch5.pdoa_offset=0 +ant2.ant3.ch9.pdoa_offset=0 +ch5.pll_locking_code=0 +ch9.pll_locking_code=0 +ant1.ant2.ch5.pdoa_lut=0a:f4:77:0a:d9:f4:c5:09:c1:f5:12:09:df:f5:60:08:7f:f6:ac:07:dd:f6:fa:06:f2:f6:48:06:89:f7:96:05:d1:f7:e3:04:54:f8:2f:04:f0:f8:7d:03:46:fa:cb:02:b0:fb:19:02:23:fd:64:01:a2:fe:b2:00:00:00:00:00:31:01:4e:ff:a6:02:9c:fe:0a:04:e7:fd:52:05:35:fd:73:06:83:fc:cb:07:d1:fb:be:08:1d:fb:f8:09:6a:fa:39:0b:b8:f9:81:0c:06:f9:1b:0d:54:f8:87:0d:a0:f7:a0:0e:ee:f6:06:0f:3b:f6:2d:0f:89:f5 +ant1.ant2.ch9.pdoa_lut=d7:ec:77:0a:d9:ed:c5:09:73:ee:12:09:58:ef:60:08:73:f0:ac:07:f0:f1:fa:06:d7:f2:48:06:f6:f3:96:05:cf:f5:e3:04:2d:f7:2f:04:23:f8:7d:03:a4:f9:cb:02:4c:fb:19:02:cb:fc:64:01:33:fe:b2:00:00:00:00:00:f6:01:4e:ff:ba:03:9c:fe:83:05:e7:fd:21:07:35:fd:6d:08:83:fc:71:09:d1:fb:ba:0a:1d:fb:c3:0b:6a:fa:f0:0c:b8:f9:c7:0d:06:f9:77:0e:54:f8:42:0f:a0:f7:89:0f:ee:f6:87:10:3b:f6:c7:10:89:f5 +ant1.ant3.ch5.pdoa_lut=89:f4:54:f8:a2:f4:a0:f7:ae:f4:89:f5:0a:f5:ee:f6:7d:f5:3b:f6:8d:f5:06:f9:0a:f7:b8:f9:9a:f7:6a:fa:fa:f7:1d:fb:68:f8:d1:fb:f0:f9:83:fc:fa:fb:35:fd:6d:fd:e7:fd:2f:fe:9c:fe:98:fe:4e:ff:00:00:00:00:1d:02:b2:00:2d:02:19:02:33:02:64:01:0a:03:cb:02:6f:04:7d:03:db:05:2f:04:85:07:e3:04:b0:08:96:05:06:09:48:06:71:09:fa:06:48:0a:ac:07:4e:0b:60:08:58:0c:c5:09:62:0c:12:09:c5:0c:77:0a +ant1.ant3.ch9.pdoa_lut=4e:ec:89:f5:9c:ee:3b:f6:04:f0:ee:f6:44:f1:a0:f7:c3:f2:54:f8:54:f3:06:f9:4c:f4:b8:f9:12:f5:6a:fa:0a:f6:1d:fb:21:f7:d1:fb:19:f8:83:fc:79:f9:35:fd:ba:fa:e7:fd:73:fc:9c:fe:0e:fe:4e:ff:00:00:00:00:d7:00:b2:00:f6:01:64:01:21:04:19:02:60:04:cb:02:37:05:7d:03:0a:07:2f:04:c5:07:e3:04:fc:07:96:05:8f:08:48:06:b0:09:fa:06:39:0a:ac:07:c9:0a:60:08:58:0b:12:09:75:0b:77:0a:83:0b:c5:09 +xtal_trim=23 +temperature_reference=85 +smart_tx_power=1 +auto_sleep_margin=20000 +restricted_channels=0x20 +[HAL]aoa_capability=2 +[HAL]ant_sets.ch5.range.rx_ant_set_nonranging=6 +[HAL]ant_sets.ch5.range.rx_ant_set_ranging=6 +[HAL]ant_sets.ch5.range.tx_ant_set_nonranging=6 +[HAL]ant_sets.ch5.range.tx_ant_set_ranging=6 +[HAL]ant_sets.ch5.azimuth.rx_ant_set_nonranging=6 +[HAL]ant_sets.ch5.azimuth.rx_ant_set_ranging=3 +[HAL]ant_sets.ch5.azimuth.tx_ant_set_nonranging=0 +[HAL]ant_sets.ch5.azimuth.tx_ant_set_ranging=0 +[HAL]ant_sets.ch9.range.rx_ant_set_nonranging=6 +[HAL]ant_sets.ch9.range.rx_ant_set_ranging=6 +[HAL]ant_sets.ch9.range.tx_ant_set_nonranging=6 +[HAL]ant_sets.ch9.range.tx_ant_set_ranging=6 +[HAL]ant_sets.ch5.elevation.rx_ant_set_nonranging=6 +[HAL]ant_sets.ch5.elevation.rx_ant_set_ranging=4 +[HAL]ant_sets.ch5.elevation.tx_ant_set_nonranging=0 +[HAL]ant_sets.ch5.elevation.tx_ant_set_ranging=0 +[HAL]ant_sets.ch9.elevation.rx_ant_set_nonranging=4 +[HAL]ant_sets.ch9.elevation.rx_ant_set_ranging=4 +[HAL]ant_sets.ch9.elevation.tx_ant_set_nonranging=4 +[HAL]ant_sets.ch9.elevation.tx_ant_set_ranging=4 +[HAL]ant_sets.ch9.azimuth.rx_ant_set_nonranging=3 +[HAL]ant_sets.ch9.azimuth.rx_ant_set_ranging=3 +[HAL]ant_sets.ch9.azimuth.tx_ant_set_nonranging=3 +[HAL]ant_sets.ch9.azimuth.tx_ant_set_ranging=3 +[HAL]ant_sets.ch5.azimuth_elevation.rx_ant_set_nonranging=6 +[HAL]ant_sets.ch5.azimuth_elevation.rx_ant_set_ranging_azimuth=3 +[HAL]ant_sets.ch5.azimuth_elevation.rx_ant_set_ranging_elevation=4 +[HAL]ant_sets.ch5.azimuth_elevation.tx_ant_set_nonranging=0 +[HAL]ant_sets.ch5.azimuth_elevation.tx_ant_set_ranging=0 +[HAL]ant_sets.ch9.azimuth_elevation.rx_ant_set_nonranging=3 +[HAL]ant_sets.ch9.azimuth_elevation.rx_ant_set_ranging_azimuth=3 +[HAL]ant_sets.ch9.azimuth_elevation.rx_ant_set_ranging_elevation=4 +[HAL]ant_sets.ch9.azimuth_elevation.tx_ant_set_nonranging=3 +[HAL]ant_sets.ch9.azimuth_elevation.tx_ant_set_ranging=3 +[HAL]minimum_system_offset_uwbtime0=120 +coex_gpio=4 +coex_delay_us=1000 +coex_margin_us=500 +coex_interval_us=2000 diff --git a/uwb/UWB-calibration_jp.conf b/uwb/UWB-calibration_jp.conf deleted file mode 100644 index fc6af1d..0000000 --- a/uwb/UWB-calibration_jp.conf +++ /dev/null @@ -1,34 +0,0 @@ -ant0.ch5.prf16.tx_power=0 -ant0.ch5.prf16.pg_delay=0 -ant0.ch5.prf64.tx_power=0 -ant0.ch5.prf64.pg_delay=0 -ant0.ch9.prf16.tx_power=0x56564856 -ant0.ch9.prf16.pg_delay=0x26 -ant0.ch9.prf64.tx_power=0x56564856 -ant0.ch9.prf64.pg_delay=0x26 -ant1.ch5.prf16.tx_power=0 -ant1.ch5.prf16.pg_delay=0 -ant1.ch5.prf64.tx_power=0 -ant1.ch5.prf64.pg_delay=0 -ant1.ch9.prf16.tx_power=0x36362c36 -ant1.ch9.prf16.pg_delay=0x26 -ant1.ch9.prf64.tx_power=0x36362c36 -ant1.ch9.prf64.pg_delay=0x26 -ant2.ch5.prf16.tx_power=0 -ant2.ch5.prf16.pg_delay=0 -ant2.ch5.prf64.tx_power=0 -ant2.ch5.prf64.pg_delay=0 -ant2.ch9.prf16.tx_power=0 -ant2.ch9.prf16.pg_delay=0 -ant2.ch9.prf64.tx_power=0 -ant2.ch9.prf64.pg_delay=0 -ant3.ch5.prf16.tx_power=0 -ant3.ch5.prf16.pg_delay=0 -ant3.ch5.prf64.tx_power=0 -ant3.ch5.prf64.pg_delay=0 -ant3.ch9.prf16.tx_power=0 -ant3.ch9.prf16.pg_delay=0 -ant3.ch9.prf64.tx_power=0 -ant3.ch9.prf64.pg_delay=0 -alternate_pulse_shape=0x01 -restricted_channels=0x20 diff --git a/uwb/country_conf_gen.sh b/uwb/country_conf_gen.sh index 3a367a7..7e398c0 100755 --- a/uwb/country_conf_gen.sh +++ b/uwb/country_conf_gen.sh @@ -15,13 +15,16 @@ while read line ; do #line=$(echo ${line/,} | tr -d "\"") country[count]=$(echo $line | cut -d ':' -f1 | tr -d "\"") code[count]=$(echo $line | cut -d ':' -f2 | tr -d "\"" | tr -d " ") - if [ "$header" = "FCC" ]; then - cp $1/UWB-calibration_fcc.conf $2/UWB-calibration-${code[$count]}.conf + cp $1/UWB-calibration-fcc.conf $2/UWB-calibration-${code[$count]}.conf elif [ "$header" = "CE" ]; then - cp $1/UWB-calibration_ce.conf $2/UWB-calibration-${code[$count]}.conf + cp $1/UWB-calibration-ce.conf $2/UWB-calibration-${code[$count]}.conf elif [ "$header" = "JP" ]; then - cp $1/UWB-calibration_jp.conf $2/UWB-calibration-${code[$count]}.conf + cp $1/UWB-calibration-jp.conf $2/UWB-calibration-${code[$count]}.conf + elif [ "$header" = "TW" ]; then + cp $1/UWB-calibration-tw.conf $2/UWB-calibration-${code[$count]}.conf + elif [ "$header" = "Restricted" ]; then + cp $1/UWB-calibration-restricted.conf $2/UWB-calibration-${code[$count]}.conf fi fi ((count++)) diff --git a/uwb/uwb_calibration.mk b/uwb/uwb_calibration.mk index bb99b48..eb2bfe0 100644 --- a/uwb/uwb_calibration.mk +++ b/uwb/uwb_calibration.mk @@ -19,9 +19,9 @@ $(call inherit-product-if-exists, vendor/qorvo/uwb/uwb.mk) LOCAL_UWB_CAL_DIR=device/google/pantah/uwb PRODUCT_COPY_FILES += \ - $(LOCAL_UWB_CAL_DIR)/UWB-calibration.conf:$(TARGET_COPY_OUT_VENDOR)/etc/uwb/UWB-calibration.conf \ - $(LOCAL_UWB_CAL_DIR)/UWB-calibration.conf:$(TARGET_COPY_OUT_VENDOR)/etc/uwb/UWB-calibration-unknown.conf \ - $(LOCAL_UWB_CAL_DIR)/UWB-calibration.conf:$(TARGET_COPY_OUT_VENDOR)/etc/uwb/UWB-calibration-default.conf \ + $(LOCAL_UWB_CAL_DIR)/UWB-calibration-restricted.conf:$(TARGET_COPY_OUT_VENDOR)/etc/uwb/UWB-calibration-unknown.conf \ + $(LOCAL_UWB_CAL_DIR)/UWB-calibration-default.conf:$(TARGET_COPY_OUT_VENDOR)/etc/uwb/UWB-calibration-default.conf \ + $(LOCAL_UWB_CAL_DIR)/UWB-calibration-default.conf:$(TARGET_COPY_OUT_VENDOR)/etc/uwb/UWB-calibration.conf \ $(LOCAL_UWB_CAL_DIR)/init.uwb.calib.xtal.sh:$(TARGET_COPY_OUT_VENDOR)/bin/init.uwb.calib.sh \ PRODUCT_COPY_FILES += \ diff --git a/uwb/uwb_country.conf b/uwb/uwb_country.conf index d6863f6..93a5e2e 100644 --- a/uwb/uwb_country.conf +++ b/uwb/uwb_country.conf @@ -1,20 +1,6 @@ *FCC -"Argentina": "ar" -"Armenia": "am" -"Azerbaijan": "az" -"Belarus": "by" -"Indonesia": "id" -"Kazakhstan": "kz" -"Kyrgyzstan": "kg" -"Nepal": "np" -"Pakistan": "pk" -"Paraguay": "py" -"Russia": "ru" -"Solomon Islands": "sb" -"Tajikistan": "tj" -"Turkmenistanr": "tm" -"Ukraine": "ua" -"Uzbekistan": "uz" +"United States": "us" +"Canada": "ca" *CE "Austria": "at" @@ -53,4 +39,24 @@ *JP "Japan": "jp" + +*TW "Taiwan": "tw" + +*Restricted +"Argentina": "ar" +"Armenia": "am" +"Azerbaijan": "az" +"Belarus": "by" +"Indonesia": "id" +"Kazakhstan": "kz" +"Kyrgyzstan": "kg" +"Nepal": "np" +"Pakistan": "pk" +"Paraguay": "py" +"Russia": "ru" +"Solomon Islands": "sb" +"Tajikistan": "tj" +"Turkmenistanr": "tm" +"Ukraine": "ua" +"Uzbekistan": "uz" From ad485fa0581725e659c63f6a4c1913a26ee53382 Mon Sep 17 00:00:00 2001 From: linpeter Date: Fri, 19 Aug 2022 15:15:52 +0800 Subject: [PATCH 27/71] update dimming usage property Bug: 234327328 test: check value of property Change-Id: I14ccd77dd5354cee20dbe105095797513f6f8eed --- device-cheetah.mk | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/device-cheetah.mk b/device-cheetah.mk index 4b775b2..fb37119 100644 --- a/device-cheetah.mk +++ b/device-cheetah.mk @@ -82,7 +82,7 @@ PRODUCT_COPY_FILES += \ PRODUCT_DEFAULT_PROPERTY_OVERRIDES += vendor.display.lbe.supported=1 # config of display brightness dimming -PRODUCT_DEFAULT_PROPERTY_OVERRIDES += vendor.display.brightness.dimming.usage=1 +PRODUCT_DEFAULT_PROPERTY_OVERRIDES += vendor.display.0.brightness.dimming.usage=1 # config of primary display frames to reach LHBM peak brightness PRODUCT_DEFAULT_PROPERTY_OVERRIDES += vendor.primarydisplay.lhbm.frames_to_reach_peak_brightness=2 From 9d09e7dc421429c35323274bdb88c4c020db6463 Mon Sep 17 00:00:00 2001 From: Ted Wang Date: Wed, 31 Aug 2022 14:31:50 +0800 Subject: [PATCH 28/71] bt: update bt a2dp offload capabilities * set BtA2dpOffloadCap value to sbc-aac-aptx-aptxhd-ldac-opus in bt_vendor_overlay.conf to suppot OPUS offloading. Bug: 243958304 Test: manully Change-Id: I0482a86584ad0ae36daff810a1c853e8edffd375 --- bluetooth/bt_vendor_overlay.conf | 2 ++ 1 file changed, 2 insertions(+) diff --git a/bluetooth/bt_vendor_overlay.conf b/bluetooth/bt_vendor_overlay.conf index 333729c..70f14cb 100644 --- a/bluetooth/bt_vendor_overlay.conf +++ b/bluetooth/bt_vendor_overlay.conf @@ -8,3 +8,5 @@ SarBackOffHighResolution = true # Update BQR Event Mask property value BqrEventMaskValueUpdate = 262238 + +BtA2dpOffloadCap = sbc-aac-aptx-aptxhd-ldac-opus From 620b85cf671dbfbb60fd564cf0eb426a6306800a Mon Sep 17 00:00:00 2001 From: Rick Yiu Date: Fri, 26 Aug 2022 03:23:15 +0000 Subject: [PATCH 29/71] Config dex2oat according to thermal status Config dex2oat cpuset and thread count according to thermal status. LIGHT cpuset = 0,1,2,3,4,5 thread = 6 MODERATE cpuset = 0,1,2,3 thread = 4 SEVERE cpuset = 0,1,2,3 thread = 4 CRITICAL cpuset = 0,1,2,3 thread = 2 EMERGENCY cpuset = 0,1,2,3 thread = 1 Bug: 242948832 Test: build pass Change-Id: I98afba1282677593ebd8cad0b9e0b7bba5378e2d --- powerhint-cheetah.json | 406 ++++++++++++++++++++++++++++++++++++----- powerhint-panther.json | 406 ++++++++++++++++++++++++++++++++++++----- 2 files changed, 722 insertions(+), 90 deletions(-) diff --git a/powerhint-cheetah.json b/powerhint-cheetah.json index 772b4e8..6d30d99 100644 --- a/powerhint-cheetah.json +++ b/powerhint-cheetah.json @@ -523,6 +523,28 @@ "1" ], "DefaultIndex": 0 + }, + { + "Name": "Dex2oatThreads", + "Path": "vendor.powerhal.dalvik.vm.dex2oat-threads", + "Values": [ + "1", + "2", + "4", + "6", + "8" + ], + "Type": "Property" + }, + { + "Name": "Dex2oatCPUSet", + "Path": "vendor.powerhal.dalvik.vm.dex2oat-cpu-set", + "Values": [ + "0,1,2,3", + "0,1,2,3,4,5", + "0,1,2,3,4,5,6,7" + ], + "Type": "Property" } ], "Actions": [ @@ -1554,76 +1576,286 @@ "Value": "60000" }, { - "PowerHint": "FACE_UNLOCK_BOOST", - "Node": "CPUBigClusterMaxFreq", - "Duration": 1000, - "Value": "9999999" + "PowerHint": "THERMAL_VIRTUAL-SKIN_LIGHT", + "Node": "Dex2oatThreads", + "Duration": 0, + "Value": "6" }, { - "PowerHint": "FACE_UNLOCK_BOOST", - "Node": "CPUBigClusterMinFreq", - "Duration": 1000, - "Value": "9999999" + "PowerHint": "THERMAL_VIRTUAL-SKIN_LIGHT", + "Node": "Dex2oatCPUSet", + "Duration": 0, + "Value": "0,1,2,3,4,5" }, { - "PowerHint": "FACE_UNLOCK_BOOST", - "Node": "CPU_LITTLE_TSKIN_BYPASS", - "Duration": 1000, + "PowerHint": "THERMAL_VIRTUAL-SKIN_MODERATE", + "Node": "PMU_POLL", + "Duration": 0, "Value": "1" }, { - "PowerHint": "FACE_UNLOCK_BOOST", - "Node": "CPU_MID_TSKIN_BYPASS", - "Duration": 1000, + "PowerHint": "THERMAL_VIRTUAL-SKIN_MODERATE", + "Node": "BigControlTempSet", + "Duration": 0, + "Value": "80000" + }, + { + "PowerHint": "THERMAL_VIRTUAL-SKIN_MODERATE", + "Node": "MidControlTempSet", + "Duration": 0, + "Value": "80000" + }, + { + "PowerHint": "THERMAL_VIRTUAL-SKIN_MODERATE", + "Node": "LittleControlTempSet", + "Duration": 0, + "Value": "80000" + }, + { + "PowerHint": "THERMAL_VIRTUAL-SKIN_MODERATE", + "Node": "G3dControlTempSet", + "Duration": 0, + "Value": "80000" + }, + { + "PowerHint": "THERMAL_VIRTUAL-SKIN_MODERATE", + "Node": "TpuControlTempSet", + "Duration": 0, + "Value": "80000" + }, + { + "PowerHint": "THERMAL_VIRTUAL-SKIN_MODERATE", + "Node": "AurControlTempSet", + "Duration": 0, + "Value": "80000" + }, + { + "PowerHint": "THERMAL_VIRTUAL-SKIN_MODERATE", + "Node": "BigSwitchOnTempSet", + "Duration": 0, + "Value": "60000" + }, + { + "PowerHint": "THERMAL_VIRTUAL-SKIN_MODERATE", + "Node": "MidSwitchOnTempSet", + "Duration": 0, + "Value": "60000" + }, + { + "PowerHint": "THERMAL_VIRTUAL-SKIN_MODERATE", + "Node": "LittleSwitchOnTempSet", + "Duration": 0, + "Value": "60000" + }, + { + "PowerHint": "THERMAL_VIRTUAL-SKIN_MODERATE", + "Node": "G3dSwitchOnTempSet", + "Duration": 0, + "Value": "60000" + }, + { + "PowerHint": "THERMAL_VIRTUAL-SKIN_MODERATE", + "Node": "TpuSwitchOnTempSet", + "Duration": 0, + "Value": "60000" + }, + { + "PowerHint": "THERMAL_VIRTUAL-SKIN_MODERATE", + "Node": "AurSwitchOnTempSet", + "Duration": 0, + "Value": "60000" + }, + { + "PowerHint": "THERMAL_VIRTUAL-SKIN_MODERATE", + "Node": "Dex2oatThreads", + "Duration": 0, + "Value": "4" + }, + { + "PowerHint": "THERMAL_VIRTUAL-SKIN_MODERATE", + "Node": "Dex2oatCPUSet", + "Duration": 0, + "Value": "0,1,2,3" + }, + { + "PowerHint": "THERMAL_VIRTUAL-SKIN_SEVERE", + "Node": "PMU_POLL", + "Duration": 0, "Value": "1" }, { - "PowerHint": "FACE_UNLOCK_BOOST", - "Node": "CPU_BIG_TSKIN_BYPASS", - "Duration": 1000, + "PowerHint": "THERMAL_VIRTUAL-SKIN_SEVERE", + "Node": "BigControlTempSet", + "Duration": 0, + "Value": "80000" + }, + { + "PowerHint": "THERMAL_VIRTUAL-SKIN_SEVERE", + "Node": "MidControlTempSet", + "Duration": 0, + "Value": "80000" + }, + { + "PowerHint": "THERMAL_VIRTUAL-SKIN_SEVERE", + "Node": "LittleControlTempSet", + "Duration": 0, + "Value": "80000" + }, + { + "PowerHint": "THERMAL_VIRTUAL-SKIN_SEVERE", + "Node": "G3dControlTempSet", + "Duration": 0, + "Value": "80000" + }, + { + "PowerHint": "THERMAL_VIRTUAL-SKIN_SEVERE", + "Node": "TpuControlTempSet", + "Duration": 0, + "Value": "80000" + }, + { + "PowerHint": "THERMAL_VIRTUAL-SKIN_SEVERE", + "Node": "AurControlTempSet", + "Duration": 0, + "Value": "80000" + }, + { + "PowerHint": "THERMAL_VIRTUAL-SKIN_SEVERE", + "Node": "BigSwitchOnTempSet", + "Duration": 0, + "Value": "60000" + }, + { + "PowerHint": "THERMAL_VIRTUAL-SKIN_SEVERE", + "Node": "MidSwitchOnTempSet", + "Duration": 0, + "Value": "60000" + }, + { + "PowerHint": "THERMAL_VIRTUAL-SKIN_SEVERE", + "Node": "LittleSwitchOnTempSet", + "Duration": 0, + "Value": "60000" + }, + { + "PowerHint": "THERMAL_VIRTUAL-SKIN_SEVERE", + "Node": "G3dSwitchOnTempSet", + "Duration": 0, + "Value": "60000" + }, + { + "PowerHint": "THERMAL_VIRTUAL-SKIN_SEVERE", + "Node": "TpuSwitchOnTempSet", + "Duration": 0, + "Value": "60000" + }, + { + "PowerHint": "THERMAL_VIRTUAL-SKIN_SEVERE", + "Node": "AurSwitchOnTempSet", + "Duration": 0, + "Value": "60000" + }, + { + "PowerHint": "THERMAL_VIRTUAL-SKIN_SEVERE", + "Node": "Dex2oatThreads", + "Duration": 0, + "Value": "4" + }, + { + "PowerHint": "THERMAL_VIRTUAL-SKIN_SEVERE", + "Node": "Dex2oatCPUSet", + "Duration": 0, + "Value": "0,1,2,3" + }, + { + "PowerHint": "THERMAL_VIRTUAL-SKIN_CRITICAL", + "Node": "PMU_POLL", + "Duration": 0, "Value": "1" }, { - "PowerHint": "FP_BOOST", - "Node": "CPUBigClusterMaxFreq", - "Duration": 1000, - "Value": "9999999" + "PowerHint": "THERMAL_VIRTUAL-SKIN_CRITICAL", + "Node": "BigControlTempSet", + "Duration": 0, + "Value": "80000" }, { - "PowerHint": "FP_BOOST", - "Node": "CPUBigClusterMinFreq", - "Duration": 1000, - "Value": "9999999" + "PowerHint": "THERMAL_VIRTUAL-SKIN_CRITICAL", + "Node": "MidControlTempSet", + "Duration": 0, + "Value": "80000" }, { - "PowerHint": "FP_BOOST", - "Node": "CPU_LITTLE_TSKIN_BYPASS", - "Duration": 1000, - "Value": "1" + "PowerHint": "THERMAL_VIRTUAL-SKIN_CRITICAL", + "Node": "LittleControlTempSet", + "Duration": 0, + "Value": "80000" }, { - "PowerHint": "FP_BOOST", - "Node": "CPU_MID_TSKIN_BYPASS", - "Duration": 1000, - "Value": "1" + "PowerHint": "THERMAL_VIRTUAL-SKIN_CRITICAL", + "Node": "G3dControlTempSet", + "Duration": 0, + "Value": "80000" }, { - "PowerHint": "FP_BOOST", - "Node": "CPU_BIG_TSKIN_BYPASS", - "Duration": 1000, - "Value": "1" + "PowerHint": "THERMAL_VIRTUAL-SKIN_CRITICAL", + "Node": "TpuControlTempSet", + "Duration": 0, + "Value": "80000" }, { - "PowerHint": "FP_BOOST", - "Node": "TRUSTY_VIRTIO_HIGH", - "Duration": 1000, - "Value": "1" + "PowerHint": "THERMAL_VIRTUAL-SKIN_CRITICAL", + "Node": "AurControlTempSet", + "Duration": 0, + "Value": "80000" }, { - "PowerHint": "FP_BOOST", - "Node": "TRUSTY_HIGH", - "Duration": 1000, - "Value": "1" + "PowerHint": "THERMAL_VIRTUAL-SKIN_CRITICAL", + "Node": "BigSwitchOnTempSet", + "Duration": 0, + "Value": "60000" + }, + { + "PowerHint": "THERMAL_VIRTUAL-SKIN_CRITICAL", + "Node": "MidSwitchOnTempSet", + "Duration": 0, + "Value": "60000" + }, + { + "PowerHint": "THERMAL_VIRTUAL-SKIN_CRITICAL", + "Node": "LittleSwitchOnTempSet", + "Duration": 0, + "Value": "60000" + }, + { + "PowerHint": "THERMAL_VIRTUAL-SKIN_CRITICAL", + "Node": "G3dSwitchOnTempSet", + "Duration": 0, + "Value": "60000" + }, + { + "PowerHint": "THERMAL_VIRTUAL-SKIN_CRITICAL", + "Node": "TpuSwitchOnTempSet", + "Duration": 0, + "Value": "60000" + }, + { + "PowerHint": "THERMAL_VIRTUAL-SKIN_CRITICAL", + "Node": "AurSwitchOnTempSet", + "Duration": 0, + "Value": "60000" + }, + { + "PowerHint": "THERMAL_VIRTUAL-SKIN_CRITICAL", + "Node": "Dex2oatThreads", + "Duration": 0, + "Value": "2" + }, + { + "PowerHint": "THERMAL_VIRTUAL-SKIN_CRITICAL", + "Node": "Dex2oatCPUSet", + "Duration": 0, + "Value": "0,1,2,3" }, { "PowerHint": "THERMAL_VIRTUAL-SKIN_EMERGENCY", @@ -1721,6 +1953,90 @@ "Duration": 0, "Value": "60000" }, + { + "PowerHint": "THERMAL_VIRTUAL-SKIN_EMERGENCY", + "Node": "Dex2oatThreads", + "Duration": 0, + "Value": "1" + }, + { + "PowerHint": "THERMAL_VIRTUAL-SKIN_EMERGENCY", + "Node": "Dex2oatCPUSet", + "Duration": 0, + "Value": "0,1,2,3" + }, + { + "PowerHint": "FACE_UNLOCK_BOOST", + "Node": "CPUBigClusterMaxFreq", + "Duration": 1000, + "Value": "9999999" + }, + { + "PowerHint": "FACE_UNLOCK_BOOST", + "Node": "CPUBigClusterMinFreq", + "Duration": 1000, + "Value": "9999999" + }, + { + "PowerHint": "FACE_UNLOCK_BOOST", + "Node": "CPU_LITTLE_TSKIN_BYPASS", + "Duration": 1000, + "Value": "1" + }, + { + "PowerHint": "FACE_UNLOCK_BOOST", + "Node": "CPU_MID_TSKIN_BYPASS", + "Duration": 1000, + "Value": "1" + }, + { + "PowerHint": "FACE_UNLOCK_BOOST", + "Node": "CPU_BIG_TSKIN_BYPASS", + "Duration": 1000, + "Value": "1" + }, + { + "PowerHint": "FP_BOOST", + "Node": "CPUBigClusterMaxFreq", + "Duration": 1000, + "Value": "9999999" + }, + { + "PowerHint": "FP_BOOST", + "Node": "CPUBigClusterMinFreq", + "Duration": 1000, + "Value": "9999999" + }, + { + "PowerHint": "FP_BOOST", + "Node": "CPU_LITTLE_TSKIN_BYPASS", + "Duration": 1000, + "Value": "1" + }, + { + "PowerHint": "FP_BOOST", + "Node": "CPU_MID_TSKIN_BYPASS", + "Duration": 1000, + "Value": "1" + }, + { + "PowerHint": "FP_BOOST", + "Node": "CPU_BIG_TSKIN_BYPASS", + "Duration": 1000, + "Value": "1" + }, + { + "PowerHint": "FP_BOOST", + "Node": "TRUSTY_VIRTIO_HIGH", + "Duration": 1000, + "Value": "1" + }, + { + "PowerHint": "FP_BOOST", + "Node": "TRUSTY_HIGH", + "Duration": 1000, + "Value": "1" + }, { "PowerHint": "ML_ACC", "Node": "MLUclampBoost", diff --git a/powerhint-panther.json b/powerhint-panther.json index e037835..830220e 100644 --- a/powerhint-panther.json +++ b/powerhint-panther.json @@ -503,6 +503,28 @@ "1" ], "DefaultIndex": 0 + }, + { + "Name": "Dex2oatThreads", + "Path": "vendor.powerhal.dalvik.vm.dex2oat-threads", + "Values": [ + "1", + "2", + "4", + "6", + "8" + ], + "Type": "Property" + }, + { + "Name": "Dex2oatCPUSet", + "Path": "vendor.powerhal.dalvik.vm.dex2oat-cpu-set", + "Values": [ + "0,1,2,3", + "0,1,2,3,4,5", + "0,1,2,3,4,5,6,7" + ], + "Type": "Property" } ], "Actions": [ @@ -1411,76 +1433,286 @@ "Value": "60000" }, { - "PowerHint": "FACE_UNLOCK_BOOST", - "Node": "CPUBigClusterMaxFreq", - "Duration": 1000, - "Value": "9999999" + "PowerHint": "THERMAL_VIRTUAL-SKIN_LIGHT", + "Node": "Dex2oatThreads", + "Duration": 0, + "Value": "6" }, { - "PowerHint": "FACE_UNLOCK_BOOST", - "Node": "CPUBigClusterMinFreq", - "Duration": 1000, - "Value": "9999999" + "PowerHint": "THERMAL_VIRTUAL-SKIN_LIGHT", + "Node": "Dex2oatCPUSet", + "Duration": 0, + "Value": "0,1,2,3,4,5" }, { - "PowerHint": "FACE_UNLOCK_BOOST", - "Node": "CPU_LITTLE_TSKIN_BYPASS", - "Duration": 1000, + "PowerHint": "THERMAL_VIRTUAL-SKIN_MODERATE", + "Node": "PMU_POLL", + "Duration": 0, "Value": "1" }, { - "PowerHint": "FACE_UNLOCK_BOOST", - "Node": "CPU_MID_TSKIN_BYPASS", - "Duration": 1000, + "PowerHint": "THERMAL_VIRTUAL-SKIN_MODERATE", + "Node": "BigControlTempSet", + "Duration": 0, + "Value": "80000" + }, + { + "PowerHint": "THERMAL_VIRTUAL-SKIN_MODERATE", + "Node": "MidControlTempSet", + "Duration": 0, + "Value": "80000" + }, + { + "PowerHint": "THERMAL_VIRTUAL-SKIN_MODERATE", + "Node": "LittleControlTempSet", + "Duration": 0, + "Value": "80000" + }, + { + "PowerHint": "THERMAL_VIRTUAL-SKIN_MODERATE", + "Node": "G3dControlTempSet", + "Duration": 0, + "Value": "80000" + }, + { + "PowerHint": "THERMAL_VIRTUAL-SKIN_MODERATE", + "Node": "TpuControlTempSet", + "Duration": 0, + "Value": "80000" + }, + { + "PowerHint": "THERMAL_VIRTUAL-SKIN_MODERATE", + "Node": "AurControlTempSet", + "Duration": 0, + "Value": "80000" + }, + { + "PowerHint": "THERMAL_VIRTUAL-SKIN_MODERATE", + "Node": "BigSwitchOnTempSet", + "Duration": 0, + "Value": "60000" + }, + { + "PowerHint": "THERMAL_VIRTUAL-SKIN_MODERATE", + "Node": "MidSwitchOnTempSet", + "Duration": 0, + "Value": "60000" + }, + { + "PowerHint": "THERMAL_VIRTUAL-SKIN_MODERATE", + "Node": "LittleSwitchOnTempSet", + "Duration": 0, + "Value": "60000" + }, + { + "PowerHint": "THERMAL_VIRTUAL-SKIN_MODERATE", + "Node": "G3dSwitchOnTempSet", + "Duration": 0, + "Value": "60000" + }, + { + "PowerHint": "THERMAL_VIRTUAL-SKIN_MODERATE", + "Node": "TpuSwitchOnTempSet", + "Duration": 0, + "Value": "60000" + }, + { + "PowerHint": "THERMAL_VIRTUAL-SKIN_MODERATE", + "Node": "AurSwitchOnTempSet", + "Duration": 0, + "Value": "60000" + }, + { + "PowerHint": "THERMAL_VIRTUAL-SKIN_MODERATE", + "Node": "Dex2oatThreads", + "Duration": 0, + "Value": "4" + }, + { + "PowerHint": "THERMAL_VIRTUAL-SKIN_MODERATE", + "Node": "Dex2oatCPUSet", + "Duration": 0, + "Value": "0,1,2,3" + }, + { + "PowerHint": "THERMAL_VIRTUAL-SKIN_SEVERE", + "Node": "PMU_POLL", + "Duration": 0, "Value": "1" }, { - "PowerHint": "FACE_UNLOCK_BOOST", - "Node": "CPU_BIG_TSKIN_BYPASS", - "Duration": 1000, + "PowerHint": "THERMAL_VIRTUAL-SKIN_SEVERE", + "Node": "BigControlTempSet", + "Duration": 0, + "Value": "80000" + }, + { + "PowerHint": "THERMAL_VIRTUAL-SKIN_SEVERE", + "Node": "MidControlTempSet", + "Duration": 0, + "Value": "80000" + }, + { + "PowerHint": "THERMAL_VIRTUAL-SKIN_SEVERE", + "Node": "LittleControlTempSet", + "Duration": 0, + "Value": "80000" + }, + { + "PowerHint": "THERMAL_VIRTUAL-SKIN_SEVERE", + "Node": "G3dControlTempSet", + "Duration": 0, + "Value": "80000" + }, + { + "PowerHint": "THERMAL_VIRTUAL-SKIN_SEVERE", + "Node": "TpuControlTempSet", + "Duration": 0, + "Value": "80000" + }, + { + "PowerHint": "THERMAL_VIRTUAL-SKIN_SEVERE", + "Node": "AurControlTempSet", + "Duration": 0, + "Value": "80000" + }, + { + "PowerHint": "THERMAL_VIRTUAL-SKIN_SEVERE", + "Node": "BigSwitchOnTempSet", + "Duration": 0, + "Value": "60000" + }, + { + "PowerHint": "THERMAL_VIRTUAL-SKIN_SEVERE", + "Node": "MidSwitchOnTempSet", + "Duration": 0, + "Value": "60000" + }, + { + "PowerHint": "THERMAL_VIRTUAL-SKIN_SEVERE", + "Node": "LittleSwitchOnTempSet", + "Duration": 0, + "Value": "60000" + }, + { + "PowerHint": "THERMAL_VIRTUAL-SKIN_SEVERE", + "Node": "G3dSwitchOnTempSet", + "Duration": 0, + "Value": "60000" + }, + { + "PowerHint": "THERMAL_VIRTUAL-SKIN_SEVERE", + "Node": "TpuSwitchOnTempSet", + "Duration": 0, + "Value": "60000" + }, + { + "PowerHint": "THERMAL_VIRTUAL-SKIN_SEVERE", + "Node": "AurSwitchOnTempSet", + "Duration": 0, + "Value": "60000" + }, + { + "PowerHint": "THERMAL_VIRTUAL-SKIN_SEVERE", + "Node": "Dex2oatThreads", + "Duration": 0, + "Value": "4" + }, + { + "PowerHint": "THERMAL_VIRTUAL-SKIN_SEVERE", + "Node": "Dex2oatCPUSet", + "Duration": 0, + "Value": "0,1,2,3" + }, + { + "PowerHint": "THERMAL_VIRTUAL-SKIN_CRITICAL", + "Node": "PMU_POLL", + "Duration": 0, "Value": "1" }, { - "PowerHint": "FP_BOOST", - "Node": "CPUBigClusterMaxFreq", - "Duration": 1000, - "Value": "9999999" + "PowerHint": "THERMAL_VIRTUAL-SKIN_CRITICAL", + "Node": "BigControlTempSet", + "Duration": 0, + "Value": "80000" }, { - "PowerHint": "FP_BOOST", - "Node": "CPUBigClusterMinFreq", - "Duration": 1000, - "Value": "9999999" + "PowerHint": "THERMAL_VIRTUAL-SKIN_CRITICAL", + "Node": "MidControlTempSet", + "Duration": 0, + "Value": "80000" }, { - "PowerHint": "FP_BOOST", - "Node": "CPU_LITTLE_TSKIN_BYPASS", - "Duration": 1000, - "Value": "1" + "PowerHint": "THERMAL_VIRTUAL-SKIN_CRITICAL", + "Node": "LittleControlTempSet", + "Duration": 0, + "Value": "80000" }, { - "PowerHint": "FP_BOOST", - "Node": "CPU_MID_TSKIN_BYPASS", - "Duration": 1000, - "Value": "1" + "PowerHint": "THERMAL_VIRTUAL-SKIN_CRITICAL", + "Node": "G3dControlTempSet", + "Duration": 0, + "Value": "80000" }, { - "PowerHint": "FP_BOOST", - "Node": "CPU_BIG_TSKIN_BYPASS", - "Duration": 1000, - "Value": "1" + "PowerHint": "THERMAL_VIRTUAL-SKIN_CRITICAL", + "Node": "TpuControlTempSet", + "Duration": 0, + "Value": "80000" }, { - "PowerHint": "FP_BOOST", - "Node": "TRUSTY_VIRTIO_HIGH", - "Duration": 1000, - "Value": "1" + "PowerHint": "THERMAL_VIRTUAL-SKIN_CRITICAL", + "Node": "AurControlTempSet", + "Duration": 0, + "Value": "80000" }, { - "PowerHint": "FP_BOOST", - "Node": "TRUSTY_HIGH", - "Duration": 1000, - "Value": "1" + "PowerHint": "THERMAL_VIRTUAL-SKIN_CRITICAL", + "Node": "BigSwitchOnTempSet", + "Duration": 0, + "Value": "60000" + }, + { + "PowerHint": "THERMAL_VIRTUAL-SKIN_CRITICAL", + "Node": "MidSwitchOnTempSet", + "Duration": 0, + "Value": "60000" + }, + { + "PowerHint": "THERMAL_VIRTUAL-SKIN_CRITICAL", + "Node": "LittleSwitchOnTempSet", + "Duration": 0, + "Value": "60000" + }, + { + "PowerHint": "THERMAL_VIRTUAL-SKIN_CRITICAL", + "Node": "G3dSwitchOnTempSet", + "Duration": 0, + "Value": "60000" + }, + { + "PowerHint": "THERMAL_VIRTUAL-SKIN_CRITICAL", + "Node": "TpuSwitchOnTempSet", + "Duration": 0, + "Value": "60000" + }, + { + "PowerHint": "THERMAL_VIRTUAL-SKIN_CRITICAL", + "Node": "AurSwitchOnTempSet", + "Duration": 0, + "Value": "60000" + }, + { + "PowerHint": "THERMAL_VIRTUAL-SKIN_CRITICAL", + "Node": "Dex2oatThreads", + "Duration": 0, + "Value": "2" + }, + { + "PowerHint": "THERMAL_VIRTUAL-SKIN_CRITICAL", + "Node": "Dex2oatCPUSet", + "Duration": 0, + "Value": "0,1,2,3" }, { "PowerHint": "THERMAL_VIRTUAL-SKIN_EMERGENCY", @@ -1578,6 +1810,90 @@ "Duration": 0, "Value": "60000" }, + { + "PowerHint": "THERMAL_VIRTUAL-SKIN_EMERGENCY", + "Node": "Dex2oatThreads", + "Duration": 0, + "Value": "1" + }, + { + "PowerHint": "THERMAL_VIRTUAL-SKIN_EMERGENCY", + "Node": "Dex2oatCPUSet", + "Duration": 0, + "Value": "0,1,2,3" + }, + { + "PowerHint": "FACE_UNLOCK_BOOST", + "Node": "CPUBigClusterMaxFreq", + "Duration": 1000, + "Value": "9999999" + }, + { + "PowerHint": "FACE_UNLOCK_BOOST", + "Node": "CPUBigClusterMinFreq", + "Duration": 1000, + "Value": "9999999" + }, + { + "PowerHint": "FACE_UNLOCK_BOOST", + "Node": "CPU_LITTLE_TSKIN_BYPASS", + "Duration": 1000, + "Value": "1" + }, + { + "PowerHint": "FACE_UNLOCK_BOOST", + "Node": "CPU_MID_TSKIN_BYPASS", + "Duration": 1000, + "Value": "1" + }, + { + "PowerHint": "FACE_UNLOCK_BOOST", + "Node": "CPU_BIG_TSKIN_BYPASS", + "Duration": 1000, + "Value": "1" + }, + { + "PowerHint": "FP_BOOST", + "Node": "CPUBigClusterMaxFreq", + "Duration": 1000, + "Value": "9999999" + }, + { + "PowerHint": "FP_BOOST", + "Node": "CPUBigClusterMinFreq", + "Duration": 1000, + "Value": "9999999" + }, + { + "PowerHint": "FP_BOOST", + "Node": "CPU_LITTLE_TSKIN_BYPASS", + "Duration": 1000, + "Value": "1" + }, + { + "PowerHint": "FP_BOOST", + "Node": "CPU_MID_TSKIN_BYPASS", + "Duration": 1000, + "Value": "1" + }, + { + "PowerHint": "FP_BOOST", + "Node": "CPU_BIG_TSKIN_BYPASS", + "Duration": 1000, + "Value": "1" + }, + { + "PowerHint": "FP_BOOST", + "Node": "TRUSTY_VIRTIO_HIGH", + "Duration": 1000, + "Value": "1" + }, + { + "PowerHint": "FP_BOOST", + "Node": "TRUSTY_HIGH", + "Duration": 1000, + "Value": "1" + }, { "PowerHint": "ML_ACC", "Node": "MLUclampBoost", From 71ec2dc4afc2eee9b4b240e6e930770c7e872af5 Mon Sep 17 00:00:00 2001 From: Wayne Lin Date: Wed, 31 Aug 2022 20:10:57 +0800 Subject: [PATCH 30/71] Move lhd.conf, scd.conf to device folder Move lhd.conf, scd.conf to device folder and maintain them separately by project requirement Bug: 244258007 Test: confirm the configurations are correct Change-Id: I42acbfda84e4c6eab6d95b99b100edfa99f7a704 --- device-cheetah.mk | 8 ++++++-- device-cloudripper.mk | 9 +++++++-- device-panther.mk | 8 ++++++-- device-ravenclaw.mk | 8 ++++++-- location/lhd.conf | 33 +++++++++++++++++++++++++++++++++ location/lhd.conf.c10 | 33 +++++++++++++++++++++++++++++++++ location/lhd.conf.p10 | 33 +++++++++++++++++++++++++++++++++ location/lhd_user.conf | 31 +++++++++++++++++++++++++++++++ location/lhd_user.conf.c10 | 31 +++++++++++++++++++++++++++++++ location/lhd_user.conf.p10 | 31 +++++++++++++++++++++++++++++++ location/scd.conf | 6 ++++++ location/scd.conf.c10 | 6 ++++++ location/scd.conf.p10 | 6 ++++++ location/scd_user.conf | 5 +++++ location/scd_user.conf.c10 | 5 +++++ location/scd_user.conf.p10 | 5 +++++ 16 files changed, 250 insertions(+), 8 deletions(-) create mode 100644 location/lhd.conf create mode 100644 location/lhd.conf.c10 create mode 100644 location/lhd.conf.p10 create mode 100644 location/lhd_user.conf create mode 100644 location/lhd_user.conf.c10 create mode 100644 location/lhd_user.conf.p10 create mode 100644 location/scd.conf create mode 100644 location/scd.conf.c10 create mode 100644 location/scd.conf.p10 create mode 100644 location/scd_user.conf create mode 100644 location/scd_user.conf.c10 create mode 100644 location/scd_user.conf.p10 diff --git a/device-cheetah.mk b/device-cheetah.mk index fb37119..0e62814 100644 --- a/device-cheetah.mk +++ b/device-cheetah.mk @@ -240,10 +240,14 @@ PRODUCT_SOONG_NAMESPACES += vendor/google_devices/pantah/prebuilts # Location ifneq (,$(filter userdebug eng, $(TARGET_BUILD_VARIANT))) PRODUCT_COPY_FILES += \ - device/google/pantah/location/gps.xml.c10:$(TARGET_COPY_OUT_VENDOR)/etc/gnss/gps.xml + device/google/pantah/location/gps.xml.c10:$(TARGET_COPY_OUT_VENDOR)/etc/gnss/gps.xml \ + device/google/pantah/location/lhd.conf.c10:$(TARGET_COPY_OUT_VENDOR)/etc/gnss/lhd.conf \ + device/google/pantah/location/scd.conf.c10:$(TARGET_COPY_OUT_VENDOR)/etc/gnss/scd.conf else PRODUCT_COPY_FILES += \ - device/google/pantah/location/gps_user.xml.c10:$(TARGET_COPY_OUT_VENDOR)/etc/gnss/gps.xml + device/google/pantah/location/gps_user.xml.c10:$(TARGET_COPY_OUT_VENDOR)/etc/gnss/gps.xml \ + device/google/pantah/location/lhd_user.conf.c10:$(TARGET_COPY_OUT_VENDOR)/etc/gnss/lhd.conf \ + device/google/pantah/location/scd_user.conf.c10:$(TARGET_COPY_OUT_VENDOR)/etc/gnss/scd.conf endif # Set support one-handed mode diff --git a/device-cloudripper.mk b/device-cloudripper.mk index d90c4af..c579fba 100644 --- a/device-cloudripper.mk +++ b/device-cloudripper.mk @@ -164,10 +164,15 @@ PRODUCT_SOONG_NAMESPACES += vendor/google_devices/pantah/prebuilts # Location ifneq (,$(filter userdebug eng, $(TARGET_BUILD_VARIANT))) PRODUCT_COPY_FILES += \ - device/google/pantah/location/gps.xml:$(TARGET_COPY_OUT_VENDOR)/etc/gnss/gps.xml + device/google/pantah/location/gps.xml:$(TARGET_COPY_OUT_VENDOR)/etc/gnss/gps.xml \ + device/google/pantah/location/lhd.conf:$(TARGET_COPY_OUT_VENDOR)/etc/gnss/lhd.conf \ + device/google/pantah/location/scd.conf:$(TARGET_COPY_OUT_VENDOR)/etc/gnss/scd.conf else PRODUCT_COPY_FILES += \ - device/google/pantah/location/gps_user.xml:$(TARGET_COPY_OUT_VENDOR)/etc/gnss/gps.xml + device/google/pantah/location/gps_user.xml:$(TARGET_COPY_OUT_VENDOR)/etc/gnss/gps.xml \ + device/google/pantah/location/lhd_user.conf:$(TARGET_COPY_OUT_VENDOR)/etc/gnss/lhd.conf \ + device/google/pantah/location/scd_user.conf:$(TARGET_COPY_OUT_VENDOR)/etc/gnss/scd.conf + endif # Set zram size diff --git a/device-panther.mk b/device-panther.mk index 926fab4..ea3735d 100644 --- a/device-panther.mk +++ b/device-panther.mk @@ -227,10 +227,14 @@ PRODUCT_SOONG_NAMESPACES += vendor/google_devices/pantah/prebuilts # Location ifneq (,$(filter userdebug eng, $(TARGET_BUILD_VARIANT))) PRODUCT_COPY_FILES += \ - device/google/pantah/location/gps.xml.p10:$(TARGET_COPY_OUT_VENDOR)/etc/gnss/gps.xml + device/google/pantah/location/gps.xml.p10:$(TARGET_COPY_OUT_VENDOR)/etc/gnss/gps.xml \ + device/google/pantah/location/lhd.conf.p10:$(TARGET_COPY_OUT_VENDOR)/etc/gnss/lhd.conf \ + device/google/pantah/location/scd.conf.p10:$(TARGET_COPY_OUT_VENDOR)/etc/gnss/scd.conf else PRODUCT_COPY_FILES += \ - device/google/pantah/location/gps_user.xml.p10:$(TARGET_COPY_OUT_VENDOR)/etc/gnss/gps.xml + device/google/pantah/location/gps_user.xml.p10:$(TARGET_COPY_OUT_VENDOR)/etc/gnss/gps.xml \ + device/google/pantah/location/lhd_user.conf.p10:$(TARGET_COPY_OUT_VENDOR)/etc/gnss/lhd.conf \ + device/google/pantah/location/scd_user.conf.p10:$(TARGET_COPY_OUT_VENDOR)/etc/gnss/scd.conf endif # Set support one-handed mode diff --git a/device-ravenclaw.mk b/device-ravenclaw.mk index 27a1cdd..c18b4eb 100644 --- a/device-ravenclaw.mk +++ b/device-ravenclaw.mk @@ -166,10 +166,14 @@ PRODUCT_SOONG_NAMESPACES += vendor/google_devices/pantah/prebuilts # Location ifneq (,$(filter userdebug eng, $(TARGET_BUILD_VARIANT))) PRODUCT_COPY_FILES += \ - device/google/pantah/location/gps.xml:$(TARGET_COPY_OUT_VENDOR)/etc/gnss/gps.xml + device/google/pantah/location/gps.xml:$(TARGET_COPY_OUT_VENDOR)/etc/gnss/gps.xml \ + device/google/pantah/location/lhd.conf:$(TARGET_COPY_OUT_VENDOR)/etc/gnss/lhd.conf \ + device/google/pantah/location/scd.conf:$(TARGET_COPY_OUT_VENDOR)/etc/gnss/scd.conf else PRODUCT_COPY_FILES += \ - device/google/pantah/location/gps_user.xml:$(TARGET_COPY_OUT_VENDOR)/etc/gnss/gps.xml + device/google/pantah/location/gps_user.xml:$(TARGET_COPY_OUT_VENDOR)/etc/gnss/gps.xml \ + device/google/pantah/location/lhd_user.conf:$(TARGET_COPY_OUT_VENDOR)/etc/gnss/lhd.conf \ + device/google/pantah/location/scd_user.conf:$(TARGET_COPY_OUT_VENDOR)/etc/gnss/scd.conf endif # Set zram size diff --git a/location/lhd.conf b/location/lhd.conf new file mode 100644 index 0000000..efde25b --- /dev/null +++ b/location/lhd.conf @@ -0,0 +1,33 @@ +LheName=bbd + +LheRsmResetTimeoutMS=10000 +GpioNStdbyPath=/sys/devices/platform/10940000.spi/spi_master/spi5/spi5.0/nstandby + +LhePatch=/vendor/firmware/SensorHub.patch +Lhe477xDebugFlags=RPC:FACILITY=65535-dKP+CUST+LHE:STDOUT_PUTS:STDOUT_LOG +LheConsole=/data/vendor/gps/LheConsole + +LogEnabled=true +Log=JAVA +LogDirectory=/sdcard/gps/broadcom/storage + +LheBbdPacket=/dev/ttyBCM + +LheBbdControl=/dev/bbd_control + +# LheBbdSensor=/dev/bbd_sensor + +LheFailSafe=/data/vendor/gps/logs/esw-crash-dump.txt +LogLevel=*:I + +NvStorageDir=/data/vendor/gps/ + +# Enable BBD debugging at these stages: +# LheDriverDebugFlags=PATCH_BBD:LHE_BBD:FSC_BBD + +LheAutoBaudDelayMS=10 +TrafficLogEnabled=false +SecondaryConfigPath=/data/vendor/gps/overlay/lhd_overlay.conf + +SkipSensorWakeLock=true +LoggerWakeLockEnable=false diff --git a/location/lhd.conf.c10 b/location/lhd.conf.c10 new file mode 100644 index 0000000..efde25b --- /dev/null +++ b/location/lhd.conf.c10 @@ -0,0 +1,33 @@ +LheName=bbd + +LheRsmResetTimeoutMS=10000 +GpioNStdbyPath=/sys/devices/platform/10940000.spi/spi_master/spi5/spi5.0/nstandby + +LhePatch=/vendor/firmware/SensorHub.patch +Lhe477xDebugFlags=RPC:FACILITY=65535-dKP+CUST+LHE:STDOUT_PUTS:STDOUT_LOG +LheConsole=/data/vendor/gps/LheConsole + +LogEnabled=true +Log=JAVA +LogDirectory=/sdcard/gps/broadcom/storage + +LheBbdPacket=/dev/ttyBCM + +LheBbdControl=/dev/bbd_control + +# LheBbdSensor=/dev/bbd_sensor + +LheFailSafe=/data/vendor/gps/logs/esw-crash-dump.txt +LogLevel=*:I + +NvStorageDir=/data/vendor/gps/ + +# Enable BBD debugging at these stages: +# LheDriverDebugFlags=PATCH_BBD:LHE_BBD:FSC_BBD + +LheAutoBaudDelayMS=10 +TrafficLogEnabled=false +SecondaryConfigPath=/data/vendor/gps/overlay/lhd_overlay.conf + +SkipSensorWakeLock=true +LoggerWakeLockEnable=false diff --git a/location/lhd.conf.p10 b/location/lhd.conf.p10 new file mode 100644 index 0000000..efde25b --- /dev/null +++ b/location/lhd.conf.p10 @@ -0,0 +1,33 @@ +LheName=bbd + +LheRsmResetTimeoutMS=10000 +GpioNStdbyPath=/sys/devices/platform/10940000.spi/spi_master/spi5/spi5.0/nstandby + +LhePatch=/vendor/firmware/SensorHub.patch +Lhe477xDebugFlags=RPC:FACILITY=65535-dKP+CUST+LHE:STDOUT_PUTS:STDOUT_LOG +LheConsole=/data/vendor/gps/LheConsole + +LogEnabled=true +Log=JAVA +LogDirectory=/sdcard/gps/broadcom/storage + +LheBbdPacket=/dev/ttyBCM + +LheBbdControl=/dev/bbd_control + +# LheBbdSensor=/dev/bbd_sensor + +LheFailSafe=/data/vendor/gps/logs/esw-crash-dump.txt +LogLevel=*:I + +NvStorageDir=/data/vendor/gps/ + +# Enable BBD debugging at these stages: +# LheDriverDebugFlags=PATCH_BBD:LHE_BBD:FSC_BBD + +LheAutoBaudDelayMS=10 +TrafficLogEnabled=false +SecondaryConfigPath=/data/vendor/gps/overlay/lhd_overlay.conf + +SkipSensorWakeLock=true +LoggerWakeLockEnable=false diff --git a/location/lhd_user.conf b/location/lhd_user.conf new file mode 100644 index 0000000..0216ace --- /dev/null +++ b/location/lhd_user.conf @@ -0,0 +1,31 @@ +LheName=bbd + +LheRsmResetTimeoutMS=10000 +GpioNStdbyPath=/sys/devices/platform/10940000.spi/spi_master/spi5/spi5.0/nstandby + +LhePatch=/vendor/firmware/SensorHub.patch +Lhe477xDebugFlags=RPC:FACILITY=65535-dKP+CUST+LHE:STDOUT_PUTS:STDOUT_LOG +# LheConsole=/data/vendor/gps/LheConsole + +LogEnabled=false +Log=JAVA +LogDirectory=/sdcard/gps/broadcom/storage + +LheBbdPacket=/dev/ttyBCM + +LheBbdControl=/dev/bbd_control + +# LheBbdSensor=/dev/bbd_sensor + +# LheFailSafe=/data/vendor/gps/esw-crash-dump.txt + +NvStorageDir=/data/vendor/gps/ + +# Enable BBD debugging at these stages: +# LheDriverDebugFlags=PATCH_BBD:LHE_BBD:FSC_BBD + +LheAutoBaudDelayMS=10 +TrafficLogEnabled=false + +SkipSensorWakeLock=true +LoggerWakeLockEnable=false diff --git a/location/lhd_user.conf.c10 b/location/lhd_user.conf.c10 new file mode 100644 index 0000000..0216ace --- /dev/null +++ b/location/lhd_user.conf.c10 @@ -0,0 +1,31 @@ +LheName=bbd + +LheRsmResetTimeoutMS=10000 +GpioNStdbyPath=/sys/devices/platform/10940000.spi/spi_master/spi5/spi5.0/nstandby + +LhePatch=/vendor/firmware/SensorHub.patch +Lhe477xDebugFlags=RPC:FACILITY=65535-dKP+CUST+LHE:STDOUT_PUTS:STDOUT_LOG +# LheConsole=/data/vendor/gps/LheConsole + +LogEnabled=false +Log=JAVA +LogDirectory=/sdcard/gps/broadcom/storage + +LheBbdPacket=/dev/ttyBCM + +LheBbdControl=/dev/bbd_control + +# LheBbdSensor=/dev/bbd_sensor + +# LheFailSafe=/data/vendor/gps/esw-crash-dump.txt + +NvStorageDir=/data/vendor/gps/ + +# Enable BBD debugging at these stages: +# LheDriverDebugFlags=PATCH_BBD:LHE_BBD:FSC_BBD + +LheAutoBaudDelayMS=10 +TrafficLogEnabled=false + +SkipSensorWakeLock=true +LoggerWakeLockEnable=false diff --git a/location/lhd_user.conf.p10 b/location/lhd_user.conf.p10 new file mode 100644 index 0000000..0216ace --- /dev/null +++ b/location/lhd_user.conf.p10 @@ -0,0 +1,31 @@ +LheName=bbd + +LheRsmResetTimeoutMS=10000 +GpioNStdbyPath=/sys/devices/platform/10940000.spi/spi_master/spi5/spi5.0/nstandby + +LhePatch=/vendor/firmware/SensorHub.patch +Lhe477xDebugFlags=RPC:FACILITY=65535-dKP+CUST+LHE:STDOUT_PUTS:STDOUT_LOG +# LheConsole=/data/vendor/gps/LheConsole + +LogEnabled=false +Log=JAVA +LogDirectory=/sdcard/gps/broadcom/storage + +LheBbdPacket=/dev/ttyBCM + +LheBbdControl=/dev/bbd_control + +# LheBbdSensor=/dev/bbd_sensor + +# LheFailSafe=/data/vendor/gps/esw-crash-dump.txt + +NvStorageDir=/data/vendor/gps/ + +# Enable BBD debugging at these stages: +# LheDriverDebugFlags=PATCH_BBD:LHE_BBD:FSC_BBD + +LheAutoBaudDelayMS=10 +TrafficLogEnabled=false + +SkipSensorWakeLock=true +LoggerWakeLockEnable=false diff --git a/location/scd.conf b/location/scd.conf new file mode 100644 index 0000000..43f9cd2 --- /dev/null +++ b/location/scd.conf @@ -0,0 +1,6 @@ +LogEnabled=true +Log=JAVA +LogDirectory=/sdcard/gps/broadcom/storage +NvStorageDir=/data/vendor/gps/ +TcpConnectionTimeout=20 +SecondaryConfigPath=/data/vendor/gps/overlay/scd_overlay.conf diff --git a/location/scd.conf.c10 b/location/scd.conf.c10 new file mode 100644 index 0000000..43f9cd2 --- /dev/null +++ b/location/scd.conf.c10 @@ -0,0 +1,6 @@ +LogEnabled=true +Log=JAVA +LogDirectory=/sdcard/gps/broadcom/storage +NvStorageDir=/data/vendor/gps/ +TcpConnectionTimeout=20 +SecondaryConfigPath=/data/vendor/gps/overlay/scd_overlay.conf diff --git a/location/scd.conf.p10 b/location/scd.conf.p10 new file mode 100644 index 0000000..43f9cd2 --- /dev/null +++ b/location/scd.conf.p10 @@ -0,0 +1,6 @@ +LogEnabled=true +Log=JAVA +LogDirectory=/sdcard/gps/broadcom/storage +NvStorageDir=/data/vendor/gps/ +TcpConnectionTimeout=20 +SecondaryConfigPath=/data/vendor/gps/overlay/scd_overlay.conf diff --git a/location/scd_user.conf b/location/scd_user.conf new file mode 100644 index 0000000..e75f209 --- /dev/null +++ b/location/scd_user.conf @@ -0,0 +1,5 @@ +LogEnabled=false +Log=JAVA +LogDirectory=/sdcard/gps/broadcom/storage +NvStorageDir=/data/vendor/gps/ +TcpConnectionTimeout=20 diff --git a/location/scd_user.conf.c10 b/location/scd_user.conf.c10 new file mode 100644 index 0000000..e75f209 --- /dev/null +++ b/location/scd_user.conf.c10 @@ -0,0 +1,5 @@ +LogEnabled=false +Log=JAVA +LogDirectory=/sdcard/gps/broadcom/storage +NvStorageDir=/data/vendor/gps/ +TcpConnectionTimeout=20 diff --git a/location/scd_user.conf.p10 b/location/scd_user.conf.p10 new file mode 100644 index 0000000..e75f209 --- /dev/null +++ b/location/scd_user.conf.p10 @@ -0,0 +1,5 @@ +LogEnabled=false +Log=JAVA +LogDirectory=/sdcard/gps/broadcom/storage +NvStorageDir=/data/vendor/gps/ +TcpConnectionTimeout=20 From 12928791376717fcf63bac457fec76fb4c05906d Mon Sep 17 00:00:00 2001 From: Wayne Lin Date: Wed, 31 Aug 2022 10:54:44 +0800 Subject: [PATCH 31/71] gps: enable GNSS PPS feature Bug: 243407206 Test: extensive tests with PPS enabled in b/235270127 Change-Id: I19d5e98181535df09ed75a4113c26e5e8cbba1f1 --- location/gps.xml | 2 ++ location/gps.xml.c10 | 2 ++ location/gps.xml.p10 | 2 ++ location/gps_user.xml | 2 ++ location/gps_user.xml.c10 | 2 ++ location/gps_user.xml.p10 | 2 ++ location/lhd.conf | 1 + location/lhd.conf.c10 | 1 + location/lhd.conf.p10 | 1 + location/lhd_user.conf | 1 + location/lhd_user.conf.c10 | 1 + location/lhd_user.conf.p10 | 1 + 12 files changed, 18 insertions(+) diff --git a/location/gps.xml b/location/gps.xml index 183c754..ab21290 100644 --- a/location/gps.xml +++ b/location/gps.xml @@ -60,9 +60,11 @@ ReAidingOnHotStart="false" ReAidingIntervalSec="1200" RuntimeSwLteFilterEnable="true" + PpsDevice="/sys/class/pps/pps0/assert_elapsed" /> Date: Wed, 20 Jul 2022 14:58:41 +0800 Subject: [PATCH 32/71] audio: enable gapless offload for trimming data Bug: 233723867 Test: manual audio tests Signed-off-by: juyuchen Change-Id: Ia346acd9c53282098df25c31fa67bf4ef4e329b6 --- audio/cheetah/config/mixer_paths.xml | 2 +- audio/panther/config/mixer_paths.xml | 2 +- 2 files changed, 2 insertions(+), 2 deletions(-) diff --git a/audio/cheetah/config/mixer_paths.xml b/audio/cheetah/config/mixer_paths.xml index 4f00e94..153f117 100644 --- a/audio/cheetah/config/mixer_paths.xml +++ b/audio/cheetah/config/mixer_paths.xml @@ -31,7 +31,7 @@ - + diff --git a/audio/panther/config/mixer_paths.xml b/audio/panther/config/mixer_paths.xml index 4f00e94..153f117 100644 --- a/audio/panther/config/mixer_paths.xml +++ b/audio/panther/config/mixer_paths.xml @@ -31,7 +31,7 @@ - + From 04131a199b9602db51761d72417268dbbdc414d4 Mon Sep 17 00:00:00 2001 From: Rick Yiu Date: Thu, 18 Aug 2022 03:20:09 +0000 Subject: [PATCH 33/71] Remove RestrictedCpuset hint With systemui now changed its cpuset in early stage, we no longer need RestrictedCpuset hint as workaround. Bug: 242775562 Test: build pass Change-Id: I108cf0683fe80bfb50b3b8012954129dc1c40a54 --- powerhint-cheetah.json | 21 --------------------- powerhint-panther.json | 21 --------------------- 2 files changed, 42 deletions(-) diff --git a/powerhint-cheetah.json b/powerhint-cheetah.json index 6d30d99..27ed069 100644 --- a/powerhint-cheetah.json +++ b/powerhint-cheetah.json @@ -225,15 +225,6 @@ ], "ResetOnInit": true }, - { - "Name": "RestrictedCpuset", - "Path": "/dev/cpuset/restricted/cpus", - "Values": [ - "0-3", - "0-7" - ], - "ResetOnInit": false - }, { "Name": "CDHighCpusetCpus", "Path": "/dev/cpuset/camera-daemon-high-group/cpus", @@ -2048,18 +2039,6 @@ "Node": "PMQoSCpuDmaLatency", "Duration": 2000, "Value": "44" - }, - { - "PowerHint": "DEVICE_IDLE", - "Node": "RestrictedCpuset", - "Duration": 0, - "Value": "0-3" - }, - { - "PowerHint": "DISPLAY_INACTIVE", - "Node": "RestrictedCpuset", - "Duration": 0, - "Value": "0-3" } ], "AdpfConfig": [ diff --git a/powerhint-panther.json b/powerhint-panther.json index 830220e..ced76ee 100644 --- a/powerhint-panther.json +++ b/powerhint-panther.json @@ -205,15 +205,6 @@ ], "ResetOnInit": true }, - { - "Name": "RestrictedCpuset", - "Path": "/dev/cpuset/restricted/cpus", - "Values": [ - "0-3", - "0-7" - ], - "ResetOnInit": false - }, { "Name": "CDHighCpusetCpus", "Path": "/dev/cpuset/camera-daemon-high-group/cpus", @@ -1905,18 +1896,6 @@ "Node": "PMQoSCpuDmaLatency", "Duration": 2000, "Value": "44" - }, - { - "PowerHint": "DEVICE_IDLE", - "Node": "RestrictedCpuset", - "Duration": 0, - "Value": "0-3" - }, - { - "PowerHint": "DISPLAY_INACTIVE", - "Node": "RestrictedCpuset", - "Duration": 0, - "Value": "0-3" } ], "AdpfConfig": [ From c111dbd7467e911ab26279e99f55be521b35e2d7 Mon Sep 17 00:00:00 2001 From: Jeremy Kemp Date: Thu, 11 Aug 2022 10:56:50 +0100 Subject: [PATCH 34/71] Remove GPU-specific 151MHz min power hint. gChips discovered potential issues with this frequency, and has recommended its removal. This also updates thermal hard-limits to reflect the removal of one operating point. Bug: 240479599 Test: Boot to homescreen Change-Id: If16a65550b85a4a4a66cdcd3b5bd7e31d7e7dc88 Signed-off-by: Siddharth Kapoor --- powerhint-cheetah-a0.json | 2 +- powerhint-cheetah.json | 2 +- powerhint-cloudripper.json | 2 +- powerhint-panther-a0.json | 2 +- powerhint-panther.json | 2 +- powerhint-ravenclaw.json | 2 +- thermal_info_config_cheetah.json | 4 ++-- thermal_info_config_panther.json | 4 ++-- 8 files changed, 10 insertions(+), 10 deletions(-) diff --git a/powerhint-cheetah-a0.json b/powerhint-cheetah-a0.json index ec24509..b2d15f2 100644 --- a/powerhint-cheetah-a0.json +++ b/powerhint-cheetah-a0.json @@ -119,7 +119,7 @@ "572000", "471000", "302000", - "151000" + "202000" ], "ResetOnInit": true }, diff --git a/powerhint-cheetah.json b/powerhint-cheetah.json index 27ed069..e9ff9e7 100644 --- a/powerhint-cheetah.json +++ b/powerhint-cheetah.json @@ -119,7 +119,7 @@ "572000", "471000", "302000", - "151000" + "202000" ], "ResetOnInit": true }, diff --git a/powerhint-cloudripper.json b/powerhint-cloudripper.json index 6bce4f0..8991299 100644 --- a/powerhint-cloudripper.json +++ b/powerhint-cloudripper.json @@ -95,7 +95,7 @@ "572000", "471000", "302000", - "151000" + "202000" ], "ResetOnInit": true }, diff --git a/powerhint-panther-a0.json b/powerhint-panther-a0.json index f26e9be..54daabb 100644 --- a/powerhint-panther-a0.json +++ b/powerhint-panther-a0.json @@ -108,7 +108,7 @@ "572000", "471000", "302000", - "151000" + "202000" ], "ResetOnInit": true }, diff --git a/powerhint-panther.json b/powerhint-panther.json index ced76ee..4bf2209 100644 --- a/powerhint-panther.json +++ b/powerhint-panther.json @@ -108,7 +108,7 @@ "572000", "471000", "302000", - "151000" + "202000" ], "ResetOnInit": true }, diff --git a/powerhint-ravenclaw.json b/powerhint-ravenclaw.json index f49766a..0b3c4c5 100644 --- a/powerhint-ravenclaw.json +++ b/powerhint-ravenclaw.json @@ -95,7 +95,7 @@ "572000", "471000", "302000", - "151000" + "202000" ], "ResetOnInit": true }, diff --git a/thermal_info_config_cheetah.json b/thermal_info_config_cheetah.json index b848b8a..f035946 100644 --- a/thermal_info_config_cheetah.json +++ b/thermal_info_config_cheetah.json @@ -193,8 +193,8 @@ "MaxReleaseStep": 1, "MaxThrottleStep": 1, "BindedPowerRail": "S2S_VDD_G3D", - "CdevCeiling": [0, 6, 6, 6, 8, 11, 11], - "LimitInfo": [0, 0, 0, 0, 8, 11, 11] + "CdevCeiling": [0, 6, 6, 6, 8, 10, 10], + "LimitInfo": [0, 0, 0, 0, 8, 10, 10] } ] }, diff --git a/thermal_info_config_panther.json b/thermal_info_config_panther.json index 7597ae5..363bff9 100644 --- a/thermal_info_config_panther.json +++ b/thermal_info_config_panther.json @@ -193,8 +193,8 @@ "MaxReleaseStep": 1, "MaxThrottleStep": 1, "BindedPowerRail": "S2S_VDD_G3D", - "CdevCeiling": [0, 8, 8, 8, 8, 11, 11], - "LimitInfo": [0, 0, 0, 0, 8, 11, 11] + "CdevCeiling": [0, 8, 8, 8, 8, 10, 10], + "LimitInfo": [0, 0, 0, 0, 8, 10, 10] } ] }, From 28c3cd123b05b40bb8c6185371f41e5c26e84bf4 Mon Sep 17 00:00:00 2001 From: Taeju Park Date: Wed, 7 Sep 2022 18:22:48 -0700 Subject: [PATCH 35/71] Remove max frequency boost of big cores for FACE_UNLOCK Bug: 245619770 Signed-off-by: Taeju Park Change-Id: Id2e7c011af53d0dac62bc9ba02c8daa2140d2ff9 --- powerhint-cheetah-a0.json | 6 ------ powerhint-cheetah.json | 6 ------ powerhint-panther-a0.json | 6 ------ powerhint-panther.json | 6 ------ 4 files changed, 24 deletions(-) diff --git a/powerhint-cheetah-a0.json b/powerhint-cheetah-a0.json index b2d15f2..55bbddd 100644 --- a/powerhint-cheetah-a0.json +++ b/powerhint-cheetah-a0.json @@ -1542,12 +1542,6 @@ "Duration": 1000, "Value": "9999999" }, - { - "PowerHint": "FACE_UNLOCK_BOOST", - "Node": "CPUBigClusterMinFreq", - "Duration": 1000, - "Value": "9999999" - }, { "PowerHint": "FACE_UNLOCK_BOOST", "Node": "CPU_LITTLE_TSKIN_BYPASS", diff --git a/powerhint-cheetah.json b/powerhint-cheetah.json index e9ff9e7..7abf8e1 100644 --- a/powerhint-cheetah.json +++ b/powerhint-cheetah.json @@ -1962,12 +1962,6 @@ "Duration": 1000, "Value": "9999999" }, - { - "PowerHint": "FACE_UNLOCK_BOOST", - "Node": "CPUBigClusterMinFreq", - "Duration": 1000, - "Value": "9999999" - }, { "PowerHint": "FACE_UNLOCK_BOOST", "Node": "CPU_LITTLE_TSKIN_BYPASS", diff --git a/powerhint-panther-a0.json b/powerhint-panther-a0.json index 54daabb..6a0caef 100644 --- a/powerhint-panther-a0.json +++ b/powerhint-panther-a0.json @@ -1419,12 +1419,6 @@ "Duration": 1000, "Value": "9999999" }, - { - "PowerHint": "FACE_UNLOCK_BOOST", - "Node": "CPUBigClusterMinFreq", - "Duration": 1000, - "Value": "9999999" - }, { "PowerHint": "FACE_UNLOCK_BOOST", "Node": "CPU_LITTLE_TSKIN_BYPASS", diff --git a/powerhint-panther.json b/powerhint-panther.json index 4bf2209..c585cad 100644 --- a/powerhint-panther.json +++ b/powerhint-panther.json @@ -1819,12 +1819,6 @@ "Duration": 1000, "Value": "9999999" }, - { - "PowerHint": "FACE_UNLOCK_BOOST", - "Node": "CPUBigClusterMinFreq", - "Duration": 1000, - "Value": "9999999" - }, { "PowerHint": "FACE_UNLOCK_BOOST", "Node": "CPU_LITTLE_TSKIN_BYPASS", From bd90823a9229c21c56f8b730fcd3f9137a56d422 Mon Sep 17 00:00:00 2001 From: Jasmine Cha Date: Thu, 8 Sep 2022 12:22:28 +0800 Subject: [PATCH 36/71] audio: update FM table 1. Handset : Sync SU0 setting to QPR 2. Headset : a) Modify RX DRC to compress the noise floor which is coming from 8 bit process on CCA for all of BT modes with NB/WB b) Consistent mixer setting for RX1 and RX2: BT disable mixer on RX2 Headset disable mixer on RX2 c) Low RX FENS on BT #CASE_NAME BLUETOOTH-BTNB-RESERVE2-SWB d) Enable RX low latency to compensate the long delay For Headset modes 3.Handsfree : a) modify Light NS for cust2 b) sync SU0 setting to QPR Bug: 245658052 Test: manual test b/245658052#comment4 Signed-off-by: Jasmine Cha Change-Id: Ia833a0e63c85503cec8af8ec3864c588e6414e6a --- .../tuning/fortemedia_stereo/BLUETOOTH.dat | Bin 276978 -> 276978 bytes .../tuning/fortemedia_stereo/BLUETOOTH.mods | 470 +- .../tuning/fortemedia_stereo/HANDSET.dat | Bin 255674 -> 255674 bytes .../tuning/fortemedia_stereo/HANDSET.mods | 1726 ++--- .../tuning/fortemedia_stereo/HANDSFREE.dat | Bin 117198 -> 117198 bytes .../tuning/fortemedia_stereo/HANDSFREE.mods | 4088 +++++------ .../tuning/fortemedia_stereo/HEADSET.dat | Bin 426106 -> 426106 bytes .../tuning/fortemedia_stereo/HEADSET.mods | 280 +- .../tuning/fortemedia_stereo/BLUETOOTH.dat | Bin 276978 -> 276978 bytes .../tuning/fortemedia_stereo/BLUETOOTH.mods | 462 +- .../tuning/fortemedia_stereo/HANDSET.dat | Bin 255674 -> 255674 bytes .../tuning/fortemedia_stereo/HANDSET.mods | 1536 ++-- .../tuning/fortemedia_stereo/HANDSFREE.dat | Bin 117198 -> 117198 bytes .../tuning/fortemedia_stereo/HANDSFREE.mods | 6256 ++++++++--------- .../tuning/fortemedia_stereo/HEADSET.dat | Bin 426106 -> 426106 bytes .../tuning/fortemedia_stereo/HEADSET.mods | 64 +- 16 files changed, 7441 insertions(+), 7441 deletions(-) diff --git a/audio/cheetah/tuning/fortemedia_stereo/BLUETOOTH.dat b/audio/cheetah/tuning/fortemedia_stereo/BLUETOOTH.dat index 61d30f8cd013106e4330e135c68e295983358bbf..ca5759a6d67eecb30906f15ffc0079187a1ab39c 100644 GIT binary patch delta 1581 zcmezLS>V%WfepsytO60t3__bN%%^KYn3D^-ls11$$h6qrf0Nmmck(_>p3U=?MOd>k zG88m0PF`=Nzj>E+2qSH{QLk?>15M^_WZdlU)eN$PB4#w>^f+ZkkrFx)iAwh4#JDp#aiF^CInM^}A*{>60 m9!kj`=v;WRuRF}dvpvp%`At3}+xGQs%(r>AtLV%WfepsytP&B-3=*3y%%^KYn3D^-ls11$$h2TwusLDoG>^@Ewj7+B`&>RS zZhrU1g=wOd1Z_|+ks}s zf{b-|Mx3#B1x$DyJe^OL3C+bDdYFiE@j5YP0xqsQ%!F{Uf-$pJ?e=wT%y)RUtLTThWMyVxXJ*^nA8*Y#Ijw68s{>;TGs9&0ZfPNgydLKN z^}Wmt27Sy7_5I8SrIUTS&6qAQPFC3J#ui|+f%!n}<_q0bvP=w2(+eb-mu>#E@&X4d z3(!2)?fd65XE09I-_p){2yEc)E$VCsV*8orBm)hpXZ^o{IYN5!g>J9S+qN3WG96$9 z8BoMzP`bUrnRzzj_IhdNWOhcD?e#v)`HYiK-R)piV*@pzSeU%o_7_9Ln$Gn|QpXrA)FrujABVbe=mYQCFn2CG)yO~UDm|#hfOwR%1tx{?` z(75ePNNJL2FG3>Eu7C+1d9|9`w~H~Om_}L(e=NnAy*c0lFx2tqkS}>yIjOp() cnH9*^+&!6G&4;A6tL<35~hDM{eg<|xxNo6D3wtoi1az1sXJ4Ww3TgndA2W|Cs=Kw^@V z)(f73FuzI*(a~!jF)TsoLKH?fg;#=ieOPoM)y;aB7J6f1?QR$E-FeRc|NhSNKj#^l zS~oJa&fV`4s^Tw+kwh6RSIU%FDK;0TAfe>upuAmHkAsBBCO!QTg~L!ao$0`J3U8_# zdtIWZsm35x_KIJhcvNzQuadobh|eOyJlH7bkgxQ`V2nam+l$7S zWr#kFgGSolf!#~!8ZlEOz&D!@>ss7OV8?aTH4Y(c?mqN^uNBs8T%ug9W71{}R$+eu zy0sksK))8t*apmC<%XKo1(jhLVgmve7M4<}_wt1gK?T8~HY79IrH{_&@iXmfSq19T zTt-EkDiJBC?Hh5nV7_jmS_6&}+7z|$1(@4_wMd9lS?HV*4_ot{yMWK#4Gza1$jaCY zY4#N0?fW3lu^;TGt-#w-f#*5M$UFd<*=fM>HsClrx zj7*H=;CZB;Szkwp%tfTXBS-K=dYQbIm}Jq!%Eu6^bt`dLV@YX29BHlJMsByplg9e( zq`uKix*sHv-g_1@{Bj4mbtjROT-iyA&Lok_;$+ftm9})@bak+XClRU)5@Dn>UHC3i z3puleepLwdyMo^D3dw#~IOKPQDt{}8bsw`d^z(Ua3gkAB+g02>f!wa%nf=^k_6_F~SOp@O8HA=kFkn>L{4JqW6T;tI&{ef{`@TJlF-)81dFHW^8?Ll&FS;YpaL}@foUvi|LZjw85pz}|JQ2+u?`UH0jSX?5E}yV zBvvsu1_leDN=qQN0%B_*wgF;WAhrWydmwfIVn-l$0%B(%b^&5nAa(;{cOdov;_VAG Y7(a7ver-`8HQjmv)G;9-#}sJ-01nVR9{>OV delta 5139 zcmeH~OH30{6o$_^Q`;I$m5K?pKq`_d@@TDM6cH+DGeB{wVuR4sDpBhrS`k^0T275| zfr*=0+?}cTN{qoqVoH=K3m-dtBd$c_+PHG3aYPqN+!#ru$t?a%{>kL#zc+XCoqt?4 zjjN{glgPaMb_w#ulp9NiKSxfM{qV!Ffxg=`k`QB~7_>m-4insEFpn~LMZk+TYbgGJ z+u9!T{_rDC#2$0vY{vZ zEcUltq^+%kv|YJGJ9k{BQ2P}+wC5@v?Y>5GNPN1EgU%-T88tUQr6znWRL*nNejWKJxvm1j@`fmNJ}ju)q#D(HI@Y^ z!Z*=OM;yW(LK{Iuq&*l^$KNgzw?dd-C(FxOmRGR1v5Ys?ujK0W~E^# z;8quR?sl`>xr&3bha;VR64<`i0^Q@ly5HT|>n$IH%yQV@-MVcI(*S%D`4JF#G zi1DA7^?hH~0Zwfbv$zrUV^^E60Fn%FS_@~?G)F@&%Z8AiYzQf5L&#_rgj5F(E|`;l zb>?dnKag6}T`9ySEFZq-D@80&>rbxx#V?!TJu|#K!$)U$@w*r2d$D2~LUET4Ass@0 zK~o(AoZ(3YJ)#NDYhI8|783P%h=o<@==w=PK>G_NcHXqmu z9a{Oxs`F zXZ9C?n6=&J3-feMBy-z;$+B$!CCmEo%k=Y3tPAoZ(3YJ)#Nqsrz0ersMvm1zwuYLoZ9;oQ7i#y|!r`o;nzx>>_*dOoAV<^x-; zd8hxcXHf?$(LM}RqOdvUK2V9m<{585O12xsFe0hhK0A{UNzrzW$&B}NStTNv86>v8 zVcN`ysexO7sX_{(V)}=@tV-KgX)#R%s)Jgyy~2_SY>&W7CS-f6w=se2*}moyP?%An z{l$Hz?Jw>#`-?z~+HUiOdAcT&vF*QPS+@U@WqtT%`}Rf5`BKxpblDUbYqpV%WfepsytO60t3__bN%%^KYn3D^-loo$WXk=w%C}?1uyxvNG^DgTUM%r+r zUf*B_n#|kCxY^&U8Dt4X%xK2xamtJ$o3H)cBM5Qu=Jjb{V}V{FpBc?K*>5Jtb}cc+ zB}`B!zAlElmTYD;<948HIZ`1m9daRk?j)ngcDDtLLnNqy&Kdu?D|(Fp*o<*|VP delta 424 zcmezLS>V%WfepsytP&B-3=*3y%%^KYn3D^-loo$WXxz+a%fY$1&*cN-=67#gm?p~| z7ug)=^@U^lyUoltK$Z{V^f+Zkk}oOq|Jf1x$F|KAlgN3ElB`c)+6D-_2wq%Ju8SmY R85c}Wm>IU+YXkF&P5>QTuG|0s diff --git a/audio/panther/tuning/fortemedia_stereo/BLUETOOTH.mods b/audio/panther/tuning/fortemedia_stereo/BLUETOOTH.mods index f611701..187ebb7 100644 --- a/audio/panther/tuning/fortemedia_stereo/BLUETOOTH.mods +++ b/audio/panther/tuning/fortemedia_stereo/BLUETOOTH.mods @@ -1,7 +1,7 @@ #PLATFORM_NAME gChip #EXPORT_FLAG BLUETOOTH #SINGLE_API_VER 1.2.1 -#SAVE_TIME 2022-07-13 17:22:21 +#SAVE_TIME 2022-09-05 16:31:41 #CASE_NAME BLUETOOTH-RESERVE1-VOICE_GENERIC-FB #PARAM_MODE FULL @@ -3534,8 +3534,8 @@ 853 0x0002 //TX_FILTINDX 854 0x0004 //TX_TDDRC_THRD_0 855 0x0010 //TX_TDDRC_THRD_1 -856 0x1800 //TX_TDDRC_THRD_2 -857 0x1800 //TX_TDDRC_THRD_3 +856 0x1000 //TX_TDDRC_THRD_2 +857 0x1200 //TX_TDDRC_THRD_3 858 0x6000 //TX_TDDRC_SLANT_0 859 0x6000 //TX_TDDRC_SLANT_1 860 0x4000 //TX_TDDRC_ALPHA_UP_00 @@ -6204,8 +6204,8 @@ 853 0x0002 //TX_FILTINDX 854 0x0001 //TX_TDDRC_THRD_0 855 0x0002 //TX_TDDRC_THRD_1 -856 0x1800 //TX_TDDRC_THRD_2 -857 0x1800 //TX_TDDRC_THRD_3 +856 0x1000 //TX_TDDRC_THRD_2 +857 0x1200 //TX_TDDRC_THRD_3 858 0x6000 //TX_TDDRC_SLANT_0 859 0x6000 //TX_TDDRC_SLANT_1 860 0x0800 //TX_TDDRC_ALPHA_UP_00 @@ -14489,8 +14489,8 @@ 32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 33 0x7FFF //RX_TDDRC_LIMITER_THRD 34 0x0800 //RX_TDDRC_LIMITER_GAIN -112 0x0000 //RX_TDDRC_THRD_0 -113 0x0000 //RX_TDDRC_THRD_1 +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0001 //RX_TDDRC_THRD_1 114 0x7FFF //RX_TDDRC_THRD_2 115 0x7FFF //RX_TDDRC_THRD_3 116 0x7FFF //RX_TDDRC_SLANT_0 @@ -14588,8 +14588,8 @@ 32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 33 0x7FFF //RX_TDDRC_LIMITER_THRD 34 0x0800 //RX_TDDRC_LIMITER_GAIN -112 0x0000 //RX_TDDRC_THRD_0 -113 0x0000 //RX_TDDRC_THRD_1 +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0001 //RX_TDDRC_THRD_1 114 0x7FFF //RX_TDDRC_THRD_2 115 0x7FFF //RX_TDDRC_THRD_3 116 0x7FFF //RX_TDDRC_SLANT_0 @@ -14687,8 +14687,8 @@ 32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 33 0x7FFF //RX_TDDRC_LIMITER_THRD 34 0x0800 //RX_TDDRC_LIMITER_GAIN -112 0x0000 //RX_TDDRC_THRD_0 -113 0x0000 //RX_TDDRC_THRD_1 +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0001 //RX_TDDRC_THRD_1 114 0x7FFF //RX_TDDRC_THRD_2 115 0x7FFF //RX_TDDRC_THRD_3 116 0x7FFF //RX_TDDRC_SLANT_0 @@ -14786,8 +14786,8 @@ 32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 33 0x7FFF //RX_TDDRC_LIMITER_THRD 34 0x0800 //RX_TDDRC_LIMITER_GAIN -112 0x0000 //RX_TDDRC_THRD_0 -113 0x0000 //RX_TDDRC_THRD_1 +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0001 //RX_TDDRC_THRD_1 114 0x7FFF //RX_TDDRC_THRD_2 115 0x7FFF //RX_TDDRC_THRD_3 116 0x7FFF //RX_TDDRC_SLANT_0 @@ -14885,8 +14885,8 @@ 32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 33 0x7FFF //RX_TDDRC_LIMITER_THRD 34 0x0800 //RX_TDDRC_LIMITER_GAIN -112 0x0000 //RX_TDDRC_THRD_0 -113 0x0000 //RX_TDDRC_THRD_1 +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0001 //RX_TDDRC_THRD_1 114 0x7FFF //RX_TDDRC_THRD_2 115 0x7FFF //RX_TDDRC_THRD_3 116 0x7FFF //RX_TDDRC_SLANT_0 @@ -14984,8 +14984,8 @@ 32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 33 0x7FFF //RX_TDDRC_LIMITER_THRD 34 0x0800 //RX_TDDRC_LIMITER_GAIN -112 0x0000 //RX_TDDRC_THRD_0 -113 0x0000 //RX_TDDRC_THRD_1 +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0001 //RX_TDDRC_THRD_1 114 0x7FFF //RX_TDDRC_THRD_2 115 0x7FFF //RX_TDDRC_THRD_3 116 0x7FFF //RX_TDDRC_SLANT_0 @@ -15083,8 +15083,8 @@ 32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 33 0x7FFF //RX_TDDRC_LIMITER_THRD 34 0x0800 //RX_TDDRC_LIMITER_GAIN -112 0x0000 //RX_TDDRC_THRD_0 -113 0x0000 //RX_TDDRC_THRD_1 +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0001 //RX_TDDRC_THRD_1 114 0x7FFF //RX_TDDRC_THRD_2 115 0x7FFF //RX_TDDRC_THRD_3 116 0x7FFF //RX_TDDRC_SLANT_0 @@ -15340,8 +15340,8 @@ 189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 190 0x7FFF //RX_TDDRC_LIMITER_THRD 191 0x0800 //RX_TDDRC_LIMITER_GAIN -269 0x0000 //RX_TDDRC_THRD_0 -270 0x0000 //RX_TDDRC_THRD_1 +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0001 //RX_TDDRC_THRD_1 271 0x7FFF //RX_TDDRC_THRD_2 272 0x7FFF //RX_TDDRC_THRD_3 273 0x7FFF //RX_TDDRC_SLANT_0 @@ -15439,8 +15439,8 @@ 189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 190 0x7FFF //RX_TDDRC_LIMITER_THRD 191 0x0800 //RX_TDDRC_LIMITER_GAIN -269 0x0000 //RX_TDDRC_THRD_0 -270 0x0000 //RX_TDDRC_THRD_1 +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0001 //RX_TDDRC_THRD_1 271 0x7FFF //RX_TDDRC_THRD_2 272 0x7FFF //RX_TDDRC_THRD_3 273 0x7FFF //RX_TDDRC_SLANT_0 @@ -15538,8 +15538,8 @@ 189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 190 0x7FFF //RX_TDDRC_LIMITER_THRD 191 0x0800 //RX_TDDRC_LIMITER_GAIN -269 0x0000 //RX_TDDRC_THRD_0 -270 0x0000 //RX_TDDRC_THRD_1 +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0001 //RX_TDDRC_THRD_1 271 0x7FFF //RX_TDDRC_THRD_2 272 0x7FFF //RX_TDDRC_THRD_3 273 0x7FFF //RX_TDDRC_SLANT_0 @@ -15637,8 +15637,8 @@ 189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 190 0x7FFF //RX_TDDRC_LIMITER_THRD 191 0x0800 //RX_TDDRC_LIMITER_GAIN -269 0x0000 //RX_TDDRC_THRD_0 -270 0x0000 //RX_TDDRC_THRD_1 +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0001 //RX_TDDRC_THRD_1 271 0x7FFF //RX_TDDRC_THRD_2 272 0x7FFF //RX_TDDRC_THRD_3 273 0x7FFF //RX_TDDRC_SLANT_0 @@ -15736,8 +15736,8 @@ 189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 190 0x7FFF //RX_TDDRC_LIMITER_THRD 191 0x0800 //RX_TDDRC_LIMITER_GAIN -269 0x0000 //RX_TDDRC_THRD_0 -270 0x0000 //RX_TDDRC_THRD_1 +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0001 //RX_TDDRC_THRD_1 271 0x7FFF //RX_TDDRC_THRD_2 272 0x7FFF //RX_TDDRC_THRD_3 273 0x7FFF //RX_TDDRC_SLANT_0 @@ -15835,8 +15835,8 @@ 189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 190 0x7FFF //RX_TDDRC_LIMITER_THRD 191 0x0800 //RX_TDDRC_LIMITER_GAIN -269 0x0000 //RX_TDDRC_THRD_0 -270 0x0000 //RX_TDDRC_THRD_1 +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0001 //RX_TDDRC_THRD_1 271 0x7FFF //RX_TDDRC_THRD_2 272 0x7FFF //RX_TDDRC_THRD_3 273 0x7FFF //RX_TDDRC_SLANT_0 @@ -15934,8 +15934,8 @@ 189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 190 0x7FFF //RX_TDDRC_LIMITER_THRD 191 0x0800 //RX_TDDRC_LIMITER_GAIN -269 0x0000 //RX_TDDRC_THRD_0 -270 0x0000 //RX_TDDRC_THRD_1 +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0001 //RX_TDDRC_THRD_1 271 0x7FFF //RX_TDDRC_THRD_2 272 0x7FFF //RX_TDDRC_THRD_3 273 0x7FFF //RX_TDDRC_SLANT_0 @@ -17159,8 +17159,8 @@ 32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 33 0x7FFF //RX_TDDRC_LIMITER_THRD 34 0x0800 //RX_TDDRC_LIMITER_GAIN -112 0x0000 //RX_TDDRC_THRD_0 -113 0x0000 //RX_TDDRC_THRD_1 +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0001 //RX_TDDRC_THRD_1 114 0x7FFF //RX_TDDRC_THRD_2 115 0x7FFF //RX_TDDRC_THRD_3 116 0x7E70 //RX_TDDRC_SLANT_0 @@ -17258,8 +17258,8 @@ 32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 33 0x7FFF //RX_TDDRC_LIMITER_THRD 34 0x0800 //RX_TDDRC_LIMITER_GAIN -112 0x0000 //RX_TDDRC_THRD_0 -113 0x0000 //RX_TDDRC_THRD_1 +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0001 //RX_TDDRC_THRD_1 114 0x7FFF //RX_TDDRC_THRD_2 115 0x7FFF //RX_TDDRC_THRD_3 116 0x7E70 //RX_TDDRC_SLANT_0 @@ -17357,8 +17357,8 @@ 32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 33 0x7FFF //RX_TDDRC_LIMITER_THRD 34 0x0800 //RX_TDDRC_LIMITER_GAIN -112 0x0000 //RX_TDDRC_THRD_0 -113 0x0000 //RX_TDDRC_THRD_1 +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0001 //RX_TDDRC_THRD_1 114 0x7FFF //RX_TDDRC_THRD_2 115 0x7FFF //RX_TDDRC_THRD_3 116 0x7E70 //RX_TDDRC_SLANT_0 @@ -17456,8 +17456,8 @@ 32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 33 0x7FFF //RX_TDDRC_LIMITER_THRD 34 0x0800 //RX_TDDRC_LIMITER_GAIN -112 0x0000 //RX_TDDRC_THRD_0 -113 0x0000 //RX_TDDRC_THRD_1 +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0001 //RX_TDDRC_THRD_1 114 0x7FFF //RX_TDDRC_THRD_2 115 0x7FFF //RX_TDDRC_THRD_3 116 0x7E70 //RX_TDDRC_SLANT_0 @@ -17555,8 +17555,8 @@ 32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 33 0x7FFF //RX_TDDRC_LIMITER_THRD 34 0x0800 //RX_TDDRC_LIMITER_GAIN -112 0x0000 //RX_TDDRC_THRD_0 -113 0x0000 //RX_TDDRC_THRD_1 +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0001 //RX_TDDRC_THRD_1 114 0x7FFF //RX_TDDRC_THRD_2 115 0x7FFF //RX_TDDRC_THRD_3 116 0x7E70 //RX_TDDRC_SLANT_0 @@ -17654,8 +17654,8 @@ 32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 33 0x7FFF //RX_TDDRC_LIMITER_THRD 34 0x0800 //RX_TDDRC_LIMITER_GAIN -112 0x0000 //RX_TDDRC_THRD_0 -113 0x0000 //RX_TDDRC_THRD_1 +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0001 //RX_TDDRC_THRD_1 114 0x7FFF //RX_TDDRC_THRD_2 115 0x7FFF //RX_TDDRC_THRD_3 116 0x7E70 //RX_TDDRC_SLANT_0 @@ -17753,8 +17753,8 @@ 32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 33 0x7FFF //RX_TDDRC_LIMITER_THRD 34 0x0800 //RX_TDDRC_LIMITER_GAIN -112 0x0000 //RX_TDDRC_THRD_0 -113 0x0000 //RX_TDDRC_THRD_1 +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0001 //RX_TDDRC_THRD_1 114 0x7FFF //RX_TDDRC_THRD_2 115 0x7FFF //RX_TDDRC_THRD_3 116 0x7E70 //RX_TDDRC_SLANT_0 @@ -18010,8 +18010,8 @@ 189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 190 0x7FFF //RX_TDDRC_LIMITER_THRD 191 0x0800 //RX_TDDRC_LIMITER_GAIN -269 0x0000 //RX_TDDRC_THRD_0 -270 0x0000 //RX_TDDRC_THRD_1 +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0001 //RX_TDDRC_THRD_1 271 0x7FFF //RX_TDDRC_THRD_2 272 0x7FFF //RX_TDDRC_THRD_3 273 0x7E70 //RX_TDDRC_SLANT_0 @@ -18109,8 +18109,8 @@ 189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 190 0x7FFF //RX_TDDRC_LIMITER_THRD 191 0x0800 //RX_TDDRC_LIMITER_GAIN -269 0x0000 //RX_TDDRC_THRD_0 -270 0x0000 //RX_TDDRC_THRD_1 +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0001 //RX_TDDRC_THRD_1 271 0x7FFF //RX_TDDRC_THRD_2 272 0x7FFF //RX_TDDRC_THRD_3 273 0x7E70 //RX_TDDRC_SLANT_0 @@ -18208,8 +18208,8 @@ 189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 190 0x7FFF //RX_TDDRC_LIMITER_THRD 191 0x0800 //RX_TDDRC_LIMITER_GAIN -269 0x0000 //RX_TDDRC_THRD_0 -270 0x0000 //RX_TDDRC_THRD_1 +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0001 //RX_TDDRC_THRD_1 271 0x7FFF //RX_TDDRC_THRD_2 272 0x7FFF //RX_TDDRC_THRD_3 273 0x7E70 //RX_TDDRC_SLANT_0 @@ -18307,8 +18307,8 @@ 189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 190 0x7FFF //RX_TDDRC_LIMITER_THRD 191 0x0800 //RX_TDDRC_LIMITER_GAIN -269 0x0000 //RX_TDDRC_THRD_0 -270 0x0000 //RX_TDDRC_THRD_1 +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0001 //RX_TDDRC_THRD_1 271 0x7FFF //RX_TDDRC_THRD_2 272 0x7FFF //RX_TDDRC_THRD_3 273 0x7E70 //RX_TDDRC_SLANT_0 @@ -18406,8 +18406,8 @@ 189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 190 0x7FFF //RX_TDDRC_LIMITER_THRD 191 0x0800 //RX_TDDRC_LIMITER_GAIN -269 0x0000 //RX_TDDRC_THRD_0 -270 0x0000 //RX_TDDRC_THRD_1 +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0001 //RX_TDDRC_THRD_1 271 0x7FFF //RX_TDDRC_THRD_2 272 0x7FFF //RX_TDDRC_THRD_3 273 0x7E70 //RX_TDDRC_SLANT_0 @@ -18505,8 +18505,8 @@ 189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 190 0x7FFF //RX_TDDRC_LIMITER_THRD 191 0x0800 //RX_TDDRC_LIMITER_GAIN -269 0x0000 //RX_TDDRC_THRD_0 -270 0x0000 //RX_TDDRC_THRD_1 +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0001 //RX_TDDRC_THRD_1 271 0x7FFF //RX_TDDRC_THRD_2 272 0x7FFF //RX_TDDRC_THRD_3 273 0x7E70 //RX_TDDRC_SLANT_0 @@ -18604,8 +18604,8 @@ 189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 190 0x7FFF //RX_TDDRC_LIMITER_THRD 191 0x0800 //RX_TDDRC_LIMITER_GAIN -269 0x0000 //RX_TDDRC_THRD_0 -270 0x0000 //RX_TDDRC_THRD_1 +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0001 //RX_TDDRC_THRD_1 271 0x7FFF //RX_TDDRC_THRD_2 272 0x7FFF //RX_TDDRC_THRD_3 273 0x7E70 //RX_TDDRC_SLANT_0 @@ -25169,8 +25169,8 @@ 32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 33 0x7FFF //RX_TDDRC_LIMITER_THRD 34 0x0800 //RX_TDDRC_LIMITER_GAIN -112 0x0000 //RX_TDDRC_THRD_0 -113 0x0000 //RX_TDDRC_THRD_1 +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0001 //RX_TDDRC_THRD_1 114 0x7FFF //RX_TDDRC_THRD_2 115 0x7FFF //RX_TDDRC_THRD_3 116 0x7FFF //RX_TDDRC_SLANT_0 @@ -25268,8 +25268,8 @@ 32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 33 0x7FFF //RX_TDDRC_LIMITER_THRD 34 0x0800 //RX_TDDRC_LIMITER_GAIN -112 0x0000 //RX_TDDRC_THRD_0 -113 0x0000 //RX_TDDRC_THRD_1 +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0001 //RX_TDDRC_THRD_1 114 0x7FFF //RX_TDDRC_THRD_2 115 0x7FFF //RX_TDDRC_THRD_3 116 0x7FFF //RX_TDDRC_SLANT_0 @@ -25367,8 +25367,8 @@ 32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 33 0x7FFF //RX_TDDRC_LIMITER_THRD 34 0x0800 //RX_TDDRC_LIMITER_GAIN -112 0x0000 //RX_TDDRC_THRD_0 -113 0x0000 //RX_TDDRC_THRD_1 +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0001 //RX_TDDRC_THRD_1 114 0x7FFF //RX_TDDRC_THRD_2 115 0x7FFF //RX_TDDRC_THRD_3 116 0x7FFF //RX_TDDRC_SLANT_0 @@ -25466,8 +25466,8 @@ 32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 33 0x7FFF //RX_TDDRC_LIMITER_THRD 34 0x0800 //RX_TDDRC_LIMITER_GAIN -112 0x0000 //RX_TDDRC_THRD_0 -113 0x0000 //RX_TDDRC_THRD_1 +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0001 //RX_TDDRC_THRD_1 114 0x7FFF //RX_TDDRC_THRD_2 115 0x7FFF //RX_TDDRC_THRD_3 116 0x7FFF //RX_TDDRC_SLANT_0 @@ -25565,8 +25565,8 @@ 32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 33 0x7FFF //RX_TDDRC_LIMITER_THRD 34 0x0800 //RX_TDDRC_LIMITER_GAIN -112 0x0000 //RX_TDDRC_THRD_0 -113 0x0000 //RX_TDDRC_THRD_1 +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0001 //RX_TDDRC_THRD_1 114 0x7FFF //RX_TDDRC_THRD_2 115 0x7FFF //RX_TDDRC_THRD_3 116 0x7FFF //RX_TDDRC_SLANT_0 @@ -25664,8 +25664,8 @@ 32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 33 0x7FFF //RX_TDDRC_LIMITER_THRD 34 0x0800 //RX_TDDRC_LIMITER_GAIN -112 0x0000 //RX_TDDRC_THRD_0 -113 0x0000 //RX_TDDRC_THRD_1 +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0001 //RX_TDDRC_THRD_1 114 0x7FFF //RX_TDDRC_THRD_2 115 0x7FFF //RX_TDDRC_THRD_3 116 0x7FFF //RX_TDDRC_SLANT_0 @@ -25763,8 +25763,8 @@ 32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 33 0x7FFF //RX_TDDRC_LIMITER_THRD 34 0x0800 //RX_TDDRC_LIMITER_GAIN -112 0x0000 //RX_TDDRC_THRD_0 -113 0x0000 //RX_TDDRC_THRD_1 +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0001 //RX_TDDRC_THRD_1 114 0x7FFF //RX_TDDRC_THRD_2 115 0x7FFF //RX_TDDRC_THRD_3 116 0x7FFF //RX_TDDRC_SLANT_0 @@ -26020,8 +26020,8 @@ 189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 190 0x7FFF //RX_TDDRC_LIMITER_THRD 191 0x0800 //RX_TDDRC_LIMITER_GAIN -269 0x0000 //RX_TDDRC_THRD_0 -270 0x0000 //RX_TDDRC_THRD_1 +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0001 //RX_TDDRC_THRD_1 271 0x7FFF //RX_TDDRC_THRD_2 272 0x7FFF //RX_TDDRC_THRD_3 273 0x7FFF //RX_TDDRC_SLANT_0 @@ -26119,8 +26119,8 @@ 189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 190 0x7FFF //RX_TDDRC_LIMITER_THRD 191 0x0800 //RX_TDDRC_LIMITER_GAIN -269 0x0000 //RX_TDDRC_THRD_0 -270 0x0000 //RX_TDDRC_THRD_1 +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0001 //RX_TDDRC_THRD_1 271 0x7FFF //RX_TDDRC_THRD_2 272 0x7FFF //RX_TDDRC_THRD_3 273 0x7FFF //RX_TDDRC_SLANT_0 @@ -26218,8 +26218,8 @@ 189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 190 0x7FFF //RX_TDDRC_LIMITER_THRD 191 0x0800 //RX_TDDRC_LIMITER_GAIN -269 0x0000 //RX_TDDRC_THRD_0 -270 0x0000 //RX_TDDRC_THRD_1 +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0001 //RX_TDDRC_THRD_1 271 0x7FFF //RX_TDDRC_THRD_2 272 0x7FFF //RX_TDDRC_THRD_3 273 0x7FFF //RX_TDDRC_SLANT_0 @@ -26317,8 +26317,8 @@ 189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 190 0x7FFF //RX_TDDRC_LIMITER_THRD 191 0x0800 //RX_TDDRC_LIMITER_GAIN -269 0x0000 //RX_TDDRC_THRD_0 -270 0x0000 //RX_TDDRC_THRD_1 +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0001 //RX_TDDRC_THRD_1 271 0x7FFF //RX_TDDRC_THRD_2 272 0x7FFF //RX_TDDRC_THRD_3 273 0x7FFF //RX_TDDRC_SLANT_0 @@ -26416,8 +26416,8 @@ 189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 190 0x7FFF //RX_TDDRC_LIMITER_THRD 191 0x0800 //RX_TDDRC_LIMITER_GAIN -269 0x0000 //RX_TDDRC_THRD_0 -270 0x0000 //RX_TDDRC_THRD_1 +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0001 //RX_TDDRC_THRD_1 271 0x7FFF //RX_TDDRC_THRD_2 272 0x7FFF //RX_TDDRC_THRD_3 273 0x7FFF //RX_TDDRC_SLANT_0 @@ -26515,8 +26515,8 @@ 189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 190 0x7FFF //RX_TDDRC_LIMITER_THRD 191 0x0800 //RX_TDDRC_LIMITER_GAIN -269 0x0000 //RX_TDDRC_THRD_0 -270 0x0000 //RX_TDDRC_THRD_1 +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0001 //RX_TDDRC_THRD_1 271 0x7FFF //RX_TDDRC_THRD_2 272 0x7FFF //RX_TDDRC_THRD_3 273 0x7FFF //RX_TDDRC_SLANT_0 @@ -26614,8 +26614,8 @@ 189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 190 0x7FFF //RX_TDDRC_LIMITER_THRD 191 0x0800 //RX_TDDRC_LIMITER_GAIN -269 0x0000 //RX_TDDRC_THRD_0 -270 0x0000 //RX_TDDRC_THRD_1 +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0001 //RX_TDDRC_THRD_1 271 0x7FFF //RX_TDDRC_THRD_2 272 0x7FFF //RX_TDDRC_THRD_3 273 0x7FFF //RX_TDDRC_SLANT_0 @@ -27839,8 +27839,8 @@ 32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 33 0x7FFF //RX_TDDRC_LIMITER_THRD 34 0x0800 //RX_TDDRC_LIMITER_GAIN -112 0x0000 //RX_TDDRC_THRD_0 -113 0x0000 //RX_TDDRC_THRD_1 +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0001 //RX_TDDRC_THRD_1 114 0x7FFF //RX_TDDRC_THRD_2 115 0x7FFF //RX_TDDRC_THRD_3 116 0x7E70 //RX_TDDRC_SLANT_0 @@ -27938,8 +27938,8 @@ 32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 33 0x7FFF //RX_TDDRC_LIMITER_THRD 34 0x0800 //RX_TDDRC_LIMITER_GAIN -112 0x0000 //RX_TDDRC_THRD_0 -113 0x0000 //RX_TDDRC_THRD_1 +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0001 //RX_TDDRC_THRD_1 114 0x7FFF //RX_TDDRC_THRD_2 115 0x7FFF //RX_TDDRC_THRD_3 116 0x7E70 //RX_TDDRC_SLANT_0 @@ -28037,8 +28037,8 @@ 32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 33 0x7FFF //RX_TDDRC_LIMITER_THRD 34 0x0800 //RX_TDDRC_LIMITER_GAIN -112 0x0000 //RX_TDDRC_THRD_0 -113 0x0000 //RX_TDDRC_THRD_1 +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0001 //RX_TDDRC_THRD_1 114 0x7FFF //RX_TDDRC_THRD_2 115 0x7FFF //RX_TDDRC_THRD_3 116 0x7E70 //RX_TDDRC_SLANT_0 @@ -28136,8 +28136,8 @@ 32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 33 0x7FFF //RX_TDDRC_LIMITER_THRD 34 0x0800 //RX_TDDRC_LIMITER_GAIN -112 0x0000 //RX_TDDRC_THRD_0 -113 0x0000 //RX_TDDRC_THRD_1 +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0001 //RX_TDDRC_THRD_1 114 0x7FFF //RX_TDDRC_THRD_2 115 0x7FFF //RX_TDDRC_THRD_3 116 0x7E70 //RX_TDDRC_SLANT_0 @@ -28235,8 +28235,8 @@ 32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 33 0x7FFF //RX_TDDRC_LIMITER_THRD 34 0x0800 //RX_TDDRC_LIMITER_GAIN -112 0x0000 //RX_TDDRC_THRD_0 -113 0x0000 //RX_TDDRC_THRD_1 +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0001 //RX_TDDRC_THRD_1 114 0x7FFF //RX_TDDRC_THRD_2 115 0x7FFF //RX_TDDRC_THRD_3 116 0x7E70 //RX_TDDRC_SLANT_0 @@ -28334,8 +28334,8 @@ 32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 33 0x7FFF //RX_TDDRC_LIMITER_THRD 34 0x0800 //RX_TDDRC_LIMITER_GAIN -112 0x0000 //RX_TDDRC_THRD_0 -113 0x0000 //RX_TDDRC_THRD_1 +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0001 //RX_TDDRC_THRD_1 114 0x7FFF //RX_TDDRC_THRD_2 115 0x7FFF //RX_TDDRC_THRD_3 116 0x7E70 //RX_TDDRC_SLANT_0 @@ -28433,8 +28433,8 @@ 32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 33 0x7FFF //RX_TDDRC_LIMITER_THRD 34 0x0800 //RX_TDDRC_LIMITER_GAIN -112 0x0000 //RX_TDDRC_THRD_0 -113 0x0000 //RX_TDDRC_THRD_1 +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0001 //RX_TDDRC_THRD_1 114 0x7FFF //RX_TDDRC_THRD_2 115 0x7FFF //RX_TDDRC_THRD_3 116 0x7E70 //RX_TDDRC_SLANT_0 @@ -28690,8 +28690,8 @@ 189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 190 0x7FFF //RX_TDDRC_LIMITER_THRD 191 0x0800 //RX_TDDRC_LIMITER_GAIN -269 0x0000 //RX_TDDRC_THRD_0 -270 0x0000 //RX_TDDRC_THRD_1 +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0001 //RX_TDDRC_THRD_1 271 0x7FFF //RX_TDDRC_THRD_2 272 0x7FFF //RX_TDDRC_THRD_3 273 0x7E70 //RX_TDDRC_SLANT_0 @@ -28789,8 +28789,8 @@ 189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 190 0x7FFF //RX_TDDRC_LIMITER_THRD 191 0x0800 //RX_TDDRC_LIMITER_GAIN -269 0x0000 //RX_TDDRC_THRD_0 -270 0x0000 //RX_TDDRC_THRD_1 +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0001 //RX_TDDRC_THRD_1 271 0x7FFF //RX_TDDRC_THRD_2 272 0x7FFF //RX_TDDRC_THRD_3 273 0x7E70 //RX_TDDRC_SLANT_0 @@ -28888,8 +28888,8 @@ 189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 190 0x7FFF //RX_TDDRC_LIMITER_THRD 191 0x0800 //RX_TDDRC_LIMITER_GAIN -269 0x0000 //RX_TDDRC_THRD_0 -270 0x0000 //RX_TDDRC_THRD_1 +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0001 //RX_TDDRC_THRD_1 271 0x7FFF //RX_TDDRC_THRD_2 272 0x7FFF //RX_TDDRC_THRD_3 273 0x7E70 //RX_TDDRC_SLANT_0 @@ -28987,8 +28987,8 @@ 189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 190 0x7FFF //RX_TDDRC_LIMITER_THRD 191 0x0800 //RX_TDDRC_LIMITER_GAIN -269 0x0000 //RX_TDDRC_THRD_0 -270 0x0000 //RX_TDDRC_THRD_1 +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0001 //RX_TDDRC_THRD_1 271 0x7FFF //RX_TDDRC_THRD_2 272 0x7FFF //RX_TDDRC_THRD_3 273 0x7E70 //RX_TDDRC_SLANT_0 @@ -29086,8 +29086,8 @@ 189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 190 0x7FFF //RX_TDDRC_LIMITER_THRD 191 0x0800 //RX_TDDRC_LIMITER_GAIN -269 0x0000 //RX_TDDRC_THRD_0 -270 0x0000 //RX_TDDRC_THRD_1 +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0001 //RX_TDDRC_THRD_1 271 0x7FFF //RX_TDDRC_THRD_2 272 0x7FFF //RX_TDDRC_THRD_3 273 0x7E70 //RX_TDDRC_SLANT_0 @@ -29185,8 +29185,8 @@ 189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 190 0x7FFF //RX_TDDRC_LIMITER_THRD 191 0x0800 //RX_TDDRC_LIMITER_GAIN -269 0x0000 //RX_TDDRC_THRD_0 -270 0x0000 //RX_TDDRC_THRD_1 +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0001 //RX_TDDRC_THRD_1 271 0x7FFF //RX_TDDRC_THRD_2 272 0x7FFF //RX_TDDRC_THRD_3 273 0x7E70 //RX_TDDRC_SLANT_0 @@ -29284,8 +29284,8 @@ 189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 190 0x7FFF //RX_TDDRC_LIMITER_THRD 191 0x0800 //RX_TDDRC_LIMITER_GAIN -269 0x0000 //RX_TDDRC_THRD_0 -270 0x0000 //RX_TDDRC_THRD_1 +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0001 //RX_TDDRC_THRD_1 271 0x7FFF //RX_TDDRC_THRD_2 272 0x7FFF //RX_TDDRC_THRD_3 273 0x7E70 //RX_TDDRC_SLANT_0 @@ -35849,8 +35849,8 @@ 32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 33 0x7FFF //RX_TDDRC_LIMITER_THRD 34 0x0800 //RX_TDDRC_LIMITER_GAIN -112 0x0000 //RX_TDDRC_THRD_0 -113 0x0000 //RX_TDDRC_THRD_1 +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0001 //RX_TDDRC_THRD_1 114 0x7FFF //RX_TDDRC_THRD_2 115 0x7FFF //RX_TDDRC_THRD_3 116 0x7FFF //RX_TDDRC_SLANT_0 @@ -35948,8 +35948,8 @@ 32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 33 0x7FFF //RX_TDDRC_LIMITER_THRD 34 0x0800 //RX_TDDRC_LIMITER_GAIN -112 0x0000 //RX_TDDRC_THRD_0 -113 0x0000 //RX_TDDRC_THRD_1 +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0001 //RX_TDDRC_THRD_1 114 0x7FFF //RX_TDDRC_THRD_2 115 0x7FFF //RX_TDDRC_THRD_3 116 0x7FFF //RX_TDDRC_SLANT_0 @@ -36047,8 +36047,8 @@ 32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 33 0x7FFF //RX_TDDRC_LIMITER_THRD 34 0x0800 //RX_TDDRC_LIMITER_GAIN -112 0x0000 //RX_TDDRC_THRD_0 -113 0x0000 //RX_TDDRC_THRD_1 +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0001 //RX_TDDRC_THRD_1 114 0x7FFF //RX_TDDRC_THRD_2 115 0x7FFF //RX_TDDRC_THRD_3 116 0x7FFF //RX_TDDRC_SLANT_0 @@ -36146,8 +36146,8 @@ 32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 33 0x7FFF //RX_TDDRC_LIMITER_THRD 34 0x0800 //RX_TDDRC_LIMITER_GAIN -112 0x0000 //RX_TDDRC_THRD_0 -113 0x0000 //RX_TDDRC_THRD_1 +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0001 //RX_TDDRC_THRD_1 114 0x7FFF //RX_TDDRC_THRD_2 115 0x7FFF //RX_TDDRC_THRD_3 116 0x7FFF //RX_TDDRC_SLANT_0 @@ -36245,8 +36245,8 @@ 32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 33 0x7FFF //RX_TDDRC_LIMITER_THRD 34 0x0800 //RX_TDDRC_LIMITER_GAIN -112 0x0000 //RX_TDDRC_THRD_0 -113 0x0000 //RX_TDDRC_THRD_1 +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0001 //RX_TDDRC_THRD_1 114 0x7FFF //RX_TDDRC_THRD_2 115 0x7FFF //RX_TDDRC_THRD_3 116 0x7FFF //RX_TDDRC_SLANT_0 @@ -36344,8 +36344,8 @@ 32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 33 0x7FFF //RX_TDDRC_LIMITER_THRD 34 0x0800 //RX_TDDRC_LIMITER_GAIN -112 0x0000 //RX_TDDRC_THRD_0 -113 0x0000 //RX_TDDRC_THRD_1 +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0001 //RX_TDDRC_THRD_1 114 0x7FFF //RX_TDDRC_THRD_2 115 0x7FFF //RX_TDDRC_THRD_3 116 0x7FFF //RX_TDDRC_SLANT_0 @@ -36443,8 +36443,8 @@ 32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 33 0x7FFF //RX_TDDRC_LIMITER_THRD 34 0x0800 //RX_TDDRC_LIMITER_GAIN -112 0x0000 //RX_TDDRC_THRD_0 -113 0x0000 //RX_TDDRC_THRD_1 +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0001 //RX_TDDRC_THRD_1 114 0x7FFF //RX_TDDRC_THRD_2 115 0x7FFF //RX_TDDRC_THRD_3 116 0x7FFF //RX_TDDRC_SLANT_0 @@ -36700,8 +36700,8 @@ 189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 190 0x7FFF //RX_TDDRC_LIMITER_THRD 191 0x0800 //RX_TDDRC_LIMITER_GAIN -269 0x0000 //RX_TDDRC_THRD_0 -270 0x0000 //RX_TDDRC_THRD_1 +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0001 //RX_TDDRC_THRD_1 271 0x7FFF //RX_TDDRC_THRD_2 272 0x7FFF //RX_TDDRC_THRD_3 273 0x7FFF //RX_TDDRC_SLANT_0 @@ -36799,8 +36799,8 @@ 189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 190 0x7FFF //RX_TDDRC_LIMITER_THRD 191 0x0800 //RX_TDDRC_LIMITER_GAIN -269 0x0000 //RX_TDDRC_THRD_0 -270 0x0000 //RX_TDDRC_THRD_1 +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0001 //RX_TDDRC_THRD_1 271 0x7FFF //RX_TDDRC_THRD_2 272 0x7FFF //RX_TDDRC_THRD_3 273 0x7FFF //RX_TDDRC_SLANT_0 @@ -36898,8 +36898,8 @@ 189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 190 0x7FFF //RX_TDDRC_LIMITER_THRD 191 0x0800 //RX_TDDRC_LIMITER_GAIN -269 0x0000 //RX_TDDRC_THRD_0 -270 0x0000 //RX_TDDRC_THRD_1 +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0001 //RX_TDDRC_THRD_1 271 0x7FFF //RX_TDDRC_THRD_2 272 0x7FFF //RX_TDDRC_THRD_3 273 0x7FFF //RX_TDDRC_SLANT_0 @@ -36997,8 +36997,8 @@ 189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 190 0x7FFF //RX_TDDRC_LIMITER_THRD 191 0x0800 //RX_TDDRC_LIMITER_GAIN -269 0x0000 //RX_TDDRC_THRD_0 -270 0x0000 //RX_TDDRC_THRD_1 +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0001 //RX_TDDRC_THRD_1 271 0x7FFF //RX_TDDRC_THRD_2 272 0x7FFF //RX_TDDRC_THRD_3 273 0x7FFF //RX_TDDRC_SLANT_0 @@ -37096,8 +37096,8 @@ 189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 190 0x7FFF //RX_TDDRC_LIMITER_THRD 191 0x0800 //RX_TDDRC_LIMITER_GAIN -269 0x0000 //RX_TDDRC_THRD_0 -270 0x0000 //RX_TDDRC_THRD_1 +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0001 //RX_TDDRC_THRD_1 271 0x7FFF //RX_TDDRC_THRD_2 272 0x7FFF //RX_TDDRC_THRD_3 273 0x7FFF //RX_TDDRC_SLANT_0 @@ -37195,8 +37195,8 @@ 189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 190 0x7FFF //RX_TDDRC_LIMITER_THRD 191 0x0800 //RX_TDDRC_LIMITER_GAIN -269 0x0000 //RX_TDDRC_THRD_0 -270 0x0000 //RX_TDDRC_THRD_1 +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0001 //RX_TDDRC_THRD_1 271 0x7FFF //RX_TDDRC_THRD_2 272 0x7FFF //RX_TDDRC_THRD_3 273 0x7FFF //RX_TDDRC_SLANT_0 @@ -37294,8 +37294,8 @@ 189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 190 0x7FFF //RX_TDDRC_LIMITER_THRD 191 0x0800 //RX_TDDRC_LIMITER_GAIN -269 0x0000 //RX_TDDRC_THRD_0 -270 0x0000 //RX_TDDRC_THRD_1 +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0001 //RX_TDDRC_THRD_1 271 0x7FFF //RX_TDDRC_THRD_2 272 0x7FFF //RX_TDDRC_THRD_3 273 0x7FFF //RX_TDDRC_SLANT_0 @@ -38519,8 +38519,8 @@ 32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 33 0x7FFF //RX_TDDRC_LIMITER_THRD 34 0x0800 //RX_TDDRC_LIMITER_GAIN -112 0x0000 //RX_TDDRC_THRD_0 -113 0x0000 //RX_TDDRC_THRD_1 +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0001 //RX_TDDRC_THRD_1 114 0x7FFF //RX_TDDRC_THRD_2 115 0x7FFF //RX_TDDRC_THRD_3 116 0x7E70 //RX_TDDRC_SLANT_0 @@ -38618,8 +38618,8 @@ 32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 33 0x7FFF //RX_TDDRC_LIMITER_THRD 34 0x0800 //RX_TDDRC_LIMITER_GAIN -112 0x0000 //RX_TDDRC_THRD_0 -113 0x0000 //RX_TDDRC_THRD_1 +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0001 //RX_TDDRC_THRD_1 114 0x7FFF //RX_TDDRC_THRD_2 115 0x7FFF //RX_TDDRC_THRD_3 116 0x7E70 //RX_TDDRC_SLANT_0 @@ -38717,8 +38717,8 @@ 32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 33 0x7FFF //RX_TDDRC_LIMITER_THRD 34 0x0800 //RX_TDDRC_LIMITER_GAIN -112 0x0000 //RX_TDDRC_THRD_0 -113 0x0000 //RX_TDDRC_THRD_1 +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0001 //RX_TDDRC_THRD_1 114 0x7FFF //RX_TDDRC_THRD_2 115 0x7FFF //RX_TDDRC_THRD_3 116 0x7E70 //RX_TDDRC_SLANT_0 @@ -38816,8 +38816,8 @@ 32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 33 0x7FFF //RX_TDDRC_LIMITER_THRD 34 0x0800 //RX_TDDRC_LIMITER_GAIN -112 0x0000 //RX_TDDRC_THRD_0 -113 0x0000 //RX_TDDRC_THRD_1 +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0001 //RX_TDDRC_THRD_1 114 0x7FFF //RX_TDDRC_THRD_2 115 0x7FFF //RX_TDDRC_THRD_3 116 0x7E70 //RX_TDDRC_SLANT_0 @@ -38915,8 +38915,8 @@ 32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 33 0x7FFF //RX_TDDRC_LIMITER_THRD 34 0x0800 //RX_TDDRC_LIMITER_GAIN -112 0x0000 //RX_TDDRC_THRD_0 -113 0x0000 //RX_TDDRC_THRD_1 +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0001 //RX_TDDRC_THRD_1 114 0x7FFF //RX_TDDRC_THRD_2 115 0x7FFF //RX_TDDRC_THRD_3 116 0x7E70 //RX_TDDRC_SLANT_0 @@ -39014,8 +39014,8 @@ 32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 33 0x7FFF //RX_TDDRC_LIMITER_THRD 34 0x0800 //RX_TDDRC_LIMITER_GAIN -112 0x0000 //RX_TDDRC_THRD_0 -113 0x0000 //RX_TDDRC_THRD_1 +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0001 //RX_TDDRC_THRD_1 114 0x7FFF //RX_TDDRC_THRD_2 115 0x7FFF //RX_TDDRC_THRD_3 116 0x7E70 //RX_TDDRC_SLANT_0 @@ -39113,8 +39113,8 @@ 32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 33 0x7FFF //RX_TDDRC_LIMITER_THRD 34 0x0800 //RX_TDDRC_LIMITER_GAIN -112 0x0000 //RX_TDDRC_THRD_0 -113 0x0000 //RX_TDDRC_THRD_1 +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0001 //RX_TDDRC_THRD_1 114 0x7FFF //RX_TDDRC_THRD_2 115 0x7FFF //RX_TDDRC_THRD_3 116 0x7E70 //RX_TDDRC_SLANT_0 @@ -39370,8 +39370,8 @@ 189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 190 0x7FFF //RX_TDDRC_LIMITER_THRD 191 0x0800 //RX_TDDRC_LIMITER_GAIN -269 0x0000 //RX_TDDRC_THRD_0 -270 0x0000 //RX_TDDRC_THRD_1 +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0001 //RX_TDDRC_THRD_1 271 0x7FFF //RX_TDDRC_THRD_2 272 0x7FFF //RX_TDDRC_THRD_3 273 0x7E70 //RX_TDDRC_SLANT_0 @@ -39469,8 +39469,8 @@ 189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 190 0x7FFF //RX_TDDRC_LIMITER_THRD 191 0x0800 //RX_TDDRC_LIMITER_GAIN -269 0x0000 //RX_TDDRC_THRD_0 -270 0x0000 //RX_TDDRC_THRD_1 +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0001 //RX_TDDRC_THRD_1 271 0x7FFF //RX_TDDRC_THRD_2 272 0x7FFF //RX_TDDRC_THRD_3 273 0x7E70 //RX_TDDRC_SLANT_0 @@ -39568,8 +39568,8 @@ 189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 190 0x7FFF //RX_TDDRC_LIMITER_THRD 191 0x0800 //RX_TDDRC_LIMITER_GAIN -269 0x0000 //RX_TDDRC_THRD_0 -270 0x0000 //RX_TDDRC_THRD_1 +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0001 //RX_TDDRC_THRD_1 271 0x7FFF //RX_TDDRC_THRD_2 272 0x7FFF //RX_TDDRC_THRD_3 273 0x7E70 //RX_TDDRC_SLANT_0 @@ -39667,8 +39667,8 @@ 189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 190 0x7FFF //RX_TDDRC_LIMITER_THRD 191 0x0800 //RX_TDDRC_LIMITER_GAIN -269 0x0000 //RX_TDDRC_THRD_0 -270 0x0000 //RX_TDDRC_THRD_1 +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0001 //RX_TDDRC_THRD_1 271 0x7FFF //RX_TDDRC_THRD_2 272 0x7FFF //RX_TDDRC_THRD_3 273 0x7E70 //RX_TDDRC_SLANT_0 @@ -39766,8 +39766,8 @@ 189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 190 0x7FFF //RX_TDDRC_LIMITER_THRD 191 0x0800 //RX_TDDRC_LIMITER_GAIN -269 0x0000 //RX_TDDRC_THRD_0 -270 0x0000 //RX_TDDRC_THRD_1 +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0001 //RX_TDDRC_THRD_1 271 0x7FFF //RX_TDDRC_THRD_2 272 0x7FFF //RX_TDDRC_THRD_3 273 0x7E70 //RX_TDDRC_SLANT_0 @@ -39865,8 +39865,8 @@ 189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 190 0x7FFF //RX_TDDRC_LIMITER_THRD 191 0x0800 //RX_TDDRC_LIMITER_GAIN -269 0x0000 //RX_TDDRC_THRD_0 -270 0x0000 //RX_TDDRC_THRD_1 +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0001 //RX_TDDRC_THRD_1 271 0x7FFF //RX_TDDRC_THRD_2 272 0x7FFF //RX_TDDRC_THRD_3 273 0x7E70 //RX_TDDRC_SLANT_0 @@ -39964,8 +39964,8 @@ 189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 190 0x7FFF //RX_TDDRC_LIMITER_THRD 191 0x0800 //RX_TDDRC_LIMITER_GAIN -269 0x0000 //RX_TDDRC_THRD_0 -270 0x0000 //RX_TDDRC_THRD_1 +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0001 //RX_TDDRC_THRD_1 271 0x7FFF //RX_TDDRC_THRD_2 272 0x7FFF //RX_TDDRC_THRD_3 273 0x7E70 //RX_TDDRC_SLANT_0 @@ -46529,8 +46529,8 @@ 32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 33 0x7FFF //RX_TDDRC_LIMITER_THRD 34 0x0800 //RX_TDDRC_LIMITER_GAIN -112 0x0000 //RX_TDDRC_THRD_0 -113 0x0000 //RX_TDDRC_THRD_1 +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0001 //RX_TDDRC_THRD_1 114 0x7FFF //RX_TDDRC_THRD_2 115 0x7FFF //RX_TDDRC_THRD_3 116 0x7FFF //RX_TDDRC_SLANT_0 @@ -46628,8 +46628,8 @@ 32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 33 0x7FFF //RX_TDDRC_LIMITER_THRD 34 0x0800 //RX_TDDRC_LIMITER_GAIN -112 0x0000 //RX_TDDRC_THRD_0 -113 0x0000 //RX_TDDRC_THRD_1 +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0001 //RX_TDDRC_THRD_1 114 0x7FFF //RX_TDDRC_THRD_2 115 0x7FFF //RX_TDDRC_THRD_3 116 0x7FFF //RX_TDDRC_SLANT_0 @@ -46727,8 +46727,8 @@ 32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 33 0x7FFF //RX_TDDRC_LIMITER_THRD 34 0x0800 //RX_TDDRC_LIMITER_GAIN -112 0x0000 //RX_TDDRC_THRD_0 -113 0x0000 //RX_TDDRC_THRD_1 +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0001 //RX_TDDRC_THRD_1 114 0x7FFF //RX_TDDRC_THRD_2 115 0x7FFF //RX_TDDRC_THRD_3 116 0x7FFF //RX_TDDRC_SLANT_0 @@ -46826,8 +46826,8 @@ 32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 33 0x7FFF //RX_TDDRC_LIMITER_THRD 34 0x0800 //RX_TDDRC_LIMITER_GAIN -112 0x0000 //RX_TDDRC_THRD_0 -113 0x0000 //RX_TDDRC_THRD_1 +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0001 //RX_TDDRC_THRD_1 114 0x7FFF //RX_TDDRC_THRD_2 115 0x7FFF //RX_TDDRC_THRD_3 116 0x7FFF //RX_TDDRC_SLANT_0 @@ -46925,8 +46925,8 @@ 32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 33 0x7FFF //RX_TDDRC_LIMITER_THRD 34 0x0800 //RX_TDDRC_LIMITER_GAIN -112 0x0000 //RX_TDDRC_THRD_0 -113 0x0000 //RX_TDDRC_THRD_1 +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0001 //RX_TDDRC_THRD_1 114 0x7FFF //RX_TDDRC_THRD_2 115 0x7FFF //RX_TDDRC_THRD_3 116 0x7FFF //RX_TDDRC_SLANT_0 @@ -47024,8 +47024,8 @@ 32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 33 0x7FFF //RX_TDDRC_LIMITER_THRD 34 0x0800 //RX_TDDRC_LIMITER_GAIN -112 0x0000 //RX_TDDRC_THRD_0 -113 0x0000 //RX_TDDRC_THRD_1 +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0001 //RX_TDDRC_THRD_1 114 0x7FFF //RX_TDDRC_THRD_2 115 0x7FFF //RX_TDDRC_THRD_3 116 0x7FFF //RX_TDDRC_SLANT_0 @@ -47123,8 +47123,8 @@ 32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 33 0x7FFF //RX_TDDRC_LIMITER_THRD 34 0x0800 //RX_TDDRC_LIMITER_GAIN -112 0x0000 //RX_TDDRC_THRD_0 -113 0x0000 //RX_TDDRC_THRD_1 +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0001 //RX_TDDRC_THRD_1 114 0x7FFF //RX_TDDRC_THRD_2 115 0x7FFF //RX_TDDRC_THRD_3 116 0x7FFF //RX_TDDRC_SLANT_0 @@ -47380,8 +47380,8 @@ 189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 190 0x7FFF //RX_TDDRC_LIMITER_THRD 191 0x0800 //RX_TDDRC_LIMITER_GAIN -269 0x0000 //RX_TDDRC_THRD_0 -270 0x0000 //RX_TDDRC_THRD_1 +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0001 //RX_TDDRC_THRD_1 271 0x7FFF //RX_TDDRC_THRD_2 272 0x7FFF //RX_TDDRC_THRD_3 273 0x7FFF //RX_TDDRC_SLANT_0 @@ -47479,8 +47479,8 @@ 189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 190 0x7FFF //RX_TDDRC_LIMITER_THRD 191 0x0800 //RX_TDDRC_LIMITER_GAIN -269 0x0000 //RX_TDDRC_THRD_0 -270 0x0000 //RX_TDDRC_THRD_1 +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0001 //RX_TDDRC_THRD_1 271 0x7FFF //RX_TDDRC_THRD_2 272 0x7FFF //RX_TDDRC_THRD_3 273 0x7FFF //RX_TDDRC_SLANT_0 @@ -47578,8 +47578,8 @@ 189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 190 0x7FFF //RX_TDDRC_LIMITER_THRD 191 0x0800 //RX_TDDRC_LIMITER_GAIN -269 0x0000 //RX_TDDRC_THRD_0 -270 0x0000 //RX_TDDRC_THRD_1 +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0001 //RX_TDDRC_THRD_1 271 0x7FFF //RX_TDDRC_THRD_2 272 0x7FFF //RX_TDDRC_THRD_3 273 0x7FFF //RX_TDDRC_SLANT_0 @@ -47677,8 +47677,8 @@ 189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 190 0x7FFF //RX_TDDRC_LIMITER_THRD 191 0x0800 //RX_TDDRC_LIMITER_GAIN -269 0x0000 //RX_TDDRC_THRD_0 -270 0x0000 //RX_TDDRC_THRD_1 +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0001 //RX_TDDRC_THRD_1 271 0x7FFF //RX_TDDRC_THRD_2 272 0x7FFF //RX_TDDRC_THRD_3 273 0x7FFF //RX_TDDRC_SLANT_0 @@ -47776,8 +47776,8 @@ 189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 190 0x7FFF //RX_TDDRC_LIMITER_THRD 191 0x0800 //RX_TDDRC_LIMITER_GAIN -269 0x0000 //RX_TDDRC_THRD_0 -270 0x0000 //RX_TDDRC_THRD_1 +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0001 //RX_TDDRC_THRD_1 271 0x7FFF //RX_TDDRC_THRD_2 272 0x7FFF //RX_TDDRC_THRD_3 273 0x7FFF //RX_TDDRC_SLANT_0 @@ -47875,8 +47875,8 @@ 189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 190 0x7FFF //RX_TDDRC_LIMITER_THRD 191 0x0800 //RX_TDDRC_LIMITER_GAIN -269 0x0000 //RX_TDDRC_THRD_0 -270 0x0000 //RX_TDDRC_THRD_1 +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0001 //RX_TDDRC_THRD_1 271 0x7FFF //RX_TDDRC_THRD_2 272 0x7FFF //RX_TDDRC_THRD_3 273 0x7FFF //RX_TDDRC_SLANT_0 @@ -47974,8 +47974,8 @@ 189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 190 0x7FFF //RX_TDDRC_LIMITER_THRD 191 0x0800 //RX_TDDRC_LIMITER_GAIN -269 0x0000 //RX_TDDRC_THRD_0 -270 0x0000 //RX_TDDRC_THRD_1 +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0001 //RX_TDDRC_THRD_1 271 0x7FFF //RX_TDDRC_THRD_2 272 0x7FFF //RX_TDDRC_THRD_3 273 0x7FFF //RX_TDDRC_SLANT_0 @@ -48064,7 +48064,7 @@ 287 0x0000 //RX_VOL_RESRV_0 #CASE_NAME BLUETOOTH-BTWB_NREC-VOICE_GENERIC-WB -#PARAM_MODE Full +#PARAM_MODE FULL #PARAM_TYPE TX+2RX #TOTAL_CUSTOM_STEP 7+7 #TX @@ -49199,8 +49199,8 @@ 32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 33 0x7FFF //RX_TDDRC_LIMITER_THRD 34 0x0800 //RX_TDDRC_LIMITER_GAIN -112 0x0000 //RX_TDDRC_THRD_0 -113 0x0000 //RX_TDDRC_THRD_1 +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0001 //RX_TDDRC_THRD_1 114 0x7FFF //RX_TDDRC_THRD_2 115 0x7FFF //RX_TDDRC_THRD_3 116 0x7E70 //RX_TDDRC_SLANT_0 @@ -49298,8 +49298,8 @@ 32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 33 0x7FFF //RX_TDDRC_LIMITER_THRD 34 0x0800 //RX_TDDRC_LIMITER_GAIN -112 0x0000 //RX_TDDRC_THRD_0 -113 0x0000 //RX_TDDRC_THRD_1 +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0001 //RX_TDDRC_THRD_1 114 0x7FFF //RX_TDDRC_THRD_2 115 0x7FFF //RX_TDDRC_THRD_3 116 0x7E70 //RX_TDDRC_SLANT_0 @@ -49397,8 +49397,8 @@ 32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 33 0x7FFF //RX_TDDRC_LIMITER_THRD 34 0x0800 //RX_TDDRC_LIMITER_GAIN -112 0x0000 //RX_TDDRC_THRD_0 -113 0x0000 //RX_TDDRC_THRD_1 +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0001 //RX_TDDRC_THRD_1 114 0x7FFF //RX_TDDRC_THRD_2 115 0x7FFF //RX_TDDRC_THRD_3 116 0x7E70 //RX_TDDRC_SLANT_0 @@ -49496,8 +49496,8 @@ 32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 33 0x7FFF //RX_TDDRC_LIMITER_THRD 34 0x0800 //RX_TDDRC_LIMITER_GAIN -112 0x0000 //RX_TDDRC_THRD_0 -113 0x0000 //RX_TDDRC_THRD_1 +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0001 //RX_TDDRC_THRD_1 114 0x7FFF //RX_TDDRC_THRD_2 115 0x7FFF //RX_TDDRC_THRD_3 116 0x7E70 //RX_TDDRC_SLANT_0 @@ -49595,8 +49595,8 @@ 32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 33 0x7FFF //RX_TDDRC_LIMITER_THRD 34 0x0800 //RX_TDDRC_LIMITER_GAIN -112 0x0000 //RX_TDDRC_THRD_0 -113 0x0000 //RX_TDDRC_THRD_1 +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0001 //RX_TDDRC_THRD_1 114 0x7FFF //RX_TDDRC_THRD_2 115 0x7FFF //RX_TDDRC_THRD_3 116 0x7E70 //RX_TDDRC_SLANT_0 @@ -49694,8 +49694,8 @@ 32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 33 0x7FFF //RX_TDDRC_LIMITER_THRD 34 0x0800 //RX_TDDRC_LIMITER_GAIN -112 0x0000 //RX_TDDRC_THRD_0 -113 0x0000 //RX_TDDRC_THRD_1 +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0001 //RX_TDDRC_THRD_1 114 0x7FFF //RX_TDDRC_THRD_2 115 0x7FFF //RX_TDDRC_THRD_3 116 0x7E70 //RX_TDDRC_SLANT_0 @@ -49793,8 +49793,8 @@ 32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 33 0x7FFF //RX_TDDRC_LIMITER_THRD 34 0x0800 //RX_TDDRC_LIMITER_GAIN -112 0x0000 //RX_TDDRC_THRD_0 -113 0x0000 //RX_TDDRC_THRD_1 +112 0x0001 //RX_TDDRC_THRD_0 +113 0x0001 //RX_TDDRC_THRD_1 114 0x7FFF //RX_TDDRC_THRD_2 115 0x7FFF //RX_TDDRC_THRD_3 116 0x7E70 //RX_TDDRC_SLANT_0 @@ -50050,8 +50050,8 @@ 189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 190 0x7FFF //RX_TDDRC_LIMITER_THRD 191 0x0800 //RX_TDDRC_LIMITER_GAIN -269 0x0000 //RX_TDDRC_THRD_0 -270 0x0000 //RX_TDDRC_THRD_1 +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0001 //RX_TDDRC_THRD_1 271 0x7FFF //RX_TDDRC_THRD_2 272 0x7FFF //RX_TDDRC_THRD_3 273 0x7E70 //RX_TDDRC_SLANT_0 @@ -50149,8 +50149,8 @@ 189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 190 0x7FFF //RX_TDDRC_LIMITER_THRD 191 0x0800 //RX_TDDRC_LIMITER_GAIN -269 0x0000 //RX_TDDRC_THRD_0 -270 0x0000 //RX_TDDRC_THRD_1 +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0001 //RX_TDDRC_THRD_1 271 0x7FFF //RX_TDDRC_THRD_2 272 0x7FFF //RX_TDDRC_THRD_3 273 0x7E70 //RX_TDDRC_SLANT_0 @@ -50248,8 +50248,8 @@ 189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 190 0x7FFF //RX_TDDRC_LIMITER_THRD 191 0x0800 //RX_TDDRC_LIMITER_GAIN -269 0x0000 //RX_TDDRC_THRD_0 -270 0x0000 //RX_TDDRC_THRD_1 +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0001 //RX_TDDRC_THRD_1 271 0x7FFF //RX_TDDRC_THRD_2 272 0x7FFF //RX_TDDRC_THRD_3 273 0x7E70 //RX_TDDRC_SLANT_0 @@ -50347,8 +50347,8 @@ 189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 190 0x7FFF //RX_TDDRC_LIMITER_THRD 191 0x0800 //RX_TDDRC_LIMITER_GAIN -269 0x0000 //RX_TDDRC_THRD_0 -270 0x0000 //RX_TDDRC_THRD_1 +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0001 //RX_TDDRC_THRD_1 271 0x7FFF //RX_TDDRC_THRD_2 272 0x7FFF //RX_TDDRC_THRD_3 273 0x7E70 //RX_TDDRC_SLANT_0 @@ -50446,8 +50446,8 @@ 189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 190 0x7FFF //RX_TDDRC_LIMITER_THRD 191 0x0800 //RX_TDDRC_LIMITER_GAIN -269 0x0000 //RX_TDDRC_THRD_0 -270 0x0000 //RX_TDDRC_THRD_1 +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0001 //RX_TDDRC_THRD_1 271 0x7FFF //RX_TDDRC_THRD_2 272 0x7FFF //RX_TDDRC_THRD_3 273 0x7E70 //RX_TDDRC_SLANT_0 @@ -50545,8 +50545,8 @@ 189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 190 0x7FFF //RX_TDDRC_LIMITER_THRD 191 0x0800 //RX_TDDRC_LIMITER_GAIN -269 0x0000 //RX_TDDRC_THRD_0 -270 0x0000 //RX_TDDRC_THRD_1 +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0001 //RX_TDDRC_THRD_1 271 0x7FFF //RX_TDDRC_THRD_2 272 0x7FFF //RX_TDDRC_THRD_3 273 0x7E70 //RX_TDDRC_SLANT_0 @@ -50644,8 +50644,8 @@ 189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 190 0x7FFF //RX_TDDRC_LIMITER_THRD 191 0x0800 //RX_TDDRC_LIMITER_GAIN -269 0x0000 //RX_TDDRC_THRD_0 -270 0x0000 //RX_TDDRC_THRD_1 +269 0x0001 //RX_TDDRC_THRD_0 +270 0x0001 //RX_TDDRC_THRD_1 271 0x7FFF //RX_TDDRC_THRD_2 272 0x7FFF //RX_TDDRC_THRD_3 273 0x7E70 //RX_TDDRC_SLANT_0 @@ -60562,7 +60562,7 @@ 129 0x0100 //RX_SPK_VOL 130 0x0000 //RX_VOL_RESRV_0 #RX 2 -157 0xA064 //RX_RECVFUNC_MODE_0 +157 0x8064 //RX_RECVFUNC_MODE_0 158 0x0000 //RX_RECVFUNC_MODE_1 159 0x0003 //RX_SAMPLINGFREQ_SIG 160 0x0003 //RX_SAMPLINGFREQ_PROC diff --git a/audio/panther/tuning/fortemedia_stereo/HANDSET.dat b/audio/panther/tuning/fortemedia_stereo/HANDSET.dat index 67fea08db03802b79c453e49fa6fd3c9e70fe47a..1586e0740b27174a960e6cf7599940170c65b181 100644 GIT binary patch delta 1208 zcmdmWmVeh-{tfHunHrcjZ>TThWMyGsXJ+5rA8*Y#Ijw68s{>;TGs9&0ZfPNgydLKN z^}Wmt27Sy7_5I8SrIUTS&6qAQPFC3J#ui|+f%!n}<_q0bvP=w2(+eb-mu>#E@&X4d zE6BX<`{y&KGfvjq(!qKNY~b!K>TCyM`x`sE*7glI@Of-HA0rc?=-NJwi3x|#%vrYcsWIs=Lt-tTar!DPpmA8E zO^$hcp8=Bw<90m*rVCEMSfh^jfbn)%YI^-)ChqO;W-_f|!kI3K@+mM5E2XvrP20|d zHGLB4Ur2=76)?dgv{rNbb}?ogrV^9tA4@T2Zw|Nsj0*huX7lO0=8P!0W%~O}W(Be} YcTXl)^C7A2YI~V?5OOf~j1CS#0AAsXOaK4? delta 2901 zcmeH}T}abW7{+(rvkyPmoG4nGo5O6W*_>t&2sYHpOgAb62}^~r4=7DdP|O`@)M%u| z0gpkHU!{fU=x-je`~aZ~QP`c)l`y)gFzF(woAqA{TVz`8B7$9<%invR_j#XlcqbQQ zCKqGeBX-)Hc}Yknib$D4qQDBFvnmhK+8blC9*F}>X|hYpKBwYX)WVi~al72N&y9U{ z!Q*PxiR6&*;gKgoCijzk<~}}ysAI($8gRLbU2mXlefVtaJLSt5Y31%vlTsl9cwKBOK~AsEJaXm z*$=H}>Fj6;HyLmeGL{_bfzrdhU@hx|qqcrHery0LD;~i4nul<)VGxQdhhT3Wbzd(@ zh*Lj@t%*~h*G_|8KLcs{Stu}5wR43{r{L7UnClU1TtZufm>O~5BYij$891@wk0@$6 zuALBxorsN)BX}Ow(NS+=MweqJ>FCNNPRB0daGJ=#-7GTHZ6*`b+2rQ!98!CEH>p0I zOPXrvs@KZ&+0c!msLfjy0k{$>8^&#- diff --git a/audio/panther/tuning/fortemedia_stereo/HANDSET.mods b/audio/panther/tuning/fortemedia_stereo/HANDSET.mods index d7fa0b1..d877ab8 100644 --- a/audio/panther/tuning/fortemedia_stereo/HANDSET.mods +++ b/audio/panther/tuning/fortemedia_stereo/HANDSET.mods @@ -1,13 +1,13 @@ #PLATFORM_NAME gChip #EXPORT_FLAG HANDSET #SINGLE_API_VER 1.2.1 -#SAVE_TIME 2022-06-16 16:11:19 +#SAVE_TIME 2022-09-08 11:46:37 #CASE_NAME HANDSET-HANDSET-RESERVE1-FB #PARAM_MODE FULL #PARAM_TYPE TX+2RX #TOTAL_CUSTOM_STEP 7+7 -#TX +#TX 0 0x0000 //TX_OPERATION_MODE_0 1 0x0000 //TX_OPERATION_MODE_1 2 0x0026 //TX_PATCH_REG @@ -970,7 +970,7 @@ 959 0x0000 //TX_AMS_RESRV_17 960 0x0000 //TX_AMS_RESRV_18 961 0x0000 //TX_AMS_RESRV_19 -#RX +#RX 0 0x003C //RX_RECVFUNC_MODE_0 1 0x0000 //RX_RECVFUNC_MODE_1 2 0x0004 //RX_SAMPLINGFREQ_SIG @@ -2677,7 +2677,7 @@ #PARAM_MODE FULL #PARAM_TYPE TX+2RX #TOTAL_CUSTOM_STEP 7+7 -#TX +#TX 0 0x0000 //TX_OPERATION_MODE_0 1 0x0000 //TX_OPERATION_MODE_1 2 0x0026 //TX_PATCH_REG @@ -3640,7 +3640,7 @@ 959 0x0000 //TX_AMS_RESRV_17 960 0x0000 //TX_AMS_RESRV_18 961 0x0000 //TX_AMS_RESRV_19 -#RX +#RX 0 0x003C //RX_RECVFUNC_MODE_0 1 0x0000 //RX_RECVFUNC_MODE_1 2 0x0004 //RX_SAMPLINGFREQ_SIG @@ -5347,7 +5347,7 @@ #PARAM_MODE FULL #PARAM_TYPE TX+2RX #TOTAL_CUSTOM_STEP 7+7 -#TX +#TX 0 0x0000 //TX_OPERATION_MODE_0 1 0x0000 //TX_OPERATION_MODE_1 2 0x0026 //TX_PATCH_REG @@ -6310,7 +6310,7 @@ 959 0x0000 //TX_AMS_RESRV_17 960 0x0000 //TX_AMS_RESRV_18 961 0x0000 //TX_AMS_RESRV_19 -#RX +#RX 0 0x003C //RX_RECVFUNC_MODE_0 1 0x0000 //RX_RECVFUNC_MODE_1 2 0x0004 //RX_SAMPLINGFREQ_SIG @@ -8017,7 +8017,7 @@ #PARAM_MODE FULL #PARAM_TYPE TX+2RX #TOTAL_CUSTOM_STEP 7+7 -#TX +#TX 0 0x0000 //TX_OPERATION_MODE_0 1 0x0000 //TX_OPERATION_MODE_1 2 0x0076 //TX_PATCH_REG @@ -8187,7 +8187,7 @@ 166 0x1000 //TX_LAMBDA_CB_NLE 167 0x0400 //TX_C_POST_FLT 168 0x4000 //TX_GAIN_NP -169 0x003C //TX_SE_HOLD_N +169 0x0280 //TX_SE_HOLD_N 170 0x0046 //TX_DT_HOLD_N 171 0x03E8 //TX_DT2_HOLD_N 172 0x6666 //TX_AEC_RESRV_0 @@ -8793,7 +8793,7 @@ 772 0x0044 //TX_MIC_PWR_BIAS_3 773 0x0000 //TX_GAIN_LIMIT_0 774 0x0000 //TX_GAIN_LIMIT_1 -775 0x0007 //TX_GAIN_LIMIT_2 +775 0x0004 //TX_GAIN_LIMIT_2 776 0x0007 //TX_GAIN_LIMIT_3 777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN 778 0x7FDE //TX_BVE_VAD0_ALPHAUP @@ -8918,19 +8918,19 @@ 897 0x2329 //TX_SENDFUNC_REG_MICMUTE 898 0x0010 //TX_SENDFUNC_REG_MICMUTE1 899 0x0320 //TX_MICMUTE_RATIO_THR -900 0x00A0 //TX_MICMUTE_AMP_THR -901 0x0004 //TX_MICMUTE_HPF_IND +900 0x0140 //TX_MICMUTE_AMP_THR +901 0x0000 //TX_MICMUTE_HPF_IND 902 0x00C0 //TX_MICMUTE_LOG_EYR_TH 903 0x0012 //TX_MICMUTE_CVG_TIME 904 0x0008 //TX_MICMUTE_RELEASE_TIME 905 0x0E00 //TX_MIC_VOLUME_MIC0MUTE 906 0x0000 //TX_MICMUTE_EPD_OFFSET_0 907 0x0028 //TX_MICMUTE_FRQ_AEC_L -908 0x7999 //TX_MICMUTE_EAD_THR +908 0x6E00 //TX_MICMUTE_EAD_THR 909 0x7FFF //TX_MICMUTE_LAMBDA_CB_NLE 910 0x3000 //TX_MICMUTE_LAMBDA_RE_EST 911 0x7F00 //TX_DTD_THR1_MICMUTE_0 -912 0x7900 //TX_DTD_THR1_MICMUTE_1 +912 0x7530 //TX_DTD_THR1_MICMUTE_1 913 0x7FFF //TX_DTD_THR1_MICMUTE_2 914 0x7FFF //TX_DTD_THR1_MICMUTE_3 915 0x2000 //TX_DTD_THR2_MICMUTE_0 @@ -8944,7 +8944,7 @@ 923 0x0001 //TX_MICMUTE_DT_CUT_THR 924 0x03E8 //TX_MICMUTE_DT_CUT_K2 925 0x0001 //TX_MICMUTE_DT_CUT_THR2 -926 0x0064 //TX_MICMUTE_DT2_HOLD_N +926 0x01D0 //TX_MICMUTE_DT2_HOLD_N 927 0x1000 //TX_MICMUTE_RATIODTH_THCUT 928 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOL 929 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOH @@ -8962,8 +8962,8 @@ 941 0x0008 //TX_MIC1MUTE_CVG_TIME 942 0x0008 //TX_MIC1MUTE_RELEASE_TIME 943 0x05A0 //TX_AMS_RESRV_01 -944 0x3FFF //TX_AMS_RESRV_02 -945 0x7FFF //TX_AMS_RESRV_03 +944 0x3C50 //TX_AMS_RESRV_02 +945 0x5DC0 //TX_AMS_RESRV_03 946 0x0000 //TX_AMS_RESRV_04 947 0x0000 //TX_AMS_RESRV_05 948 0x0000 //TX_AMS_RESRV_06 @@ -8980,7 +8980,7 @@ 959 0x0000 //TX_AMS_RESRV_17 960 0x0000 //TX_AMS_RESRV_18 961 0x0000 //TX_AMS_RESRV_19 -#RX +#RX 0 0x243C //RX_RECVFUNC_MODE_0 1 0x0000 //RX_RECVFUNC_MODE_1 2 0x0000 //RX_SAMPLINGFREQ_SIG @@ -10687,7 +10687,7 @@ #PARAM_MODE FULL #PARAM_TYPE TX+2RX #TOTAL_CUSTOM_STEP 7+7 -#TX +#TX 0 0x0000 //TX_OPERATION_MODE_0 1 0x0000 //TX_OPERATION_MODE_1 2 0x0036 //TX_PATCH_REG @@ -10857,7 +10857,7 @@ 166 0x1000 //TX_LAMBDA_CB_NLE 167 0x0400 //TX_C_POST_FLT 168 0x4000 //TX_GAIN_NP -169 0x003C //TX_SE_HOLD_N +169 0x0200 //TX_SE_HOLD_N 170 0x0046 //TX_DT_HOLD_N 171 0x03E8 //TX_DT2_HOLD_N 172 0x6666 //TX_AEC_RESRV_0 @@ -11463,7 +11463,7 @@ 772 0x0046 //TX_MIC_PWR_BIAS_3 773 0x0000 //TX_GAIN_LIMIT_0 774 0x0000 //TX_GAIN_LIMIT_1 -775 0x0006 //TX_GAIN_LIMIT_2 +775 0x0005 //TX_GAIN_LIMIT_2 776 0x0007 //TX_GAIN_LIMIT_3 777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN 778 0x7FDE //TX_BVE_VAD0_ALPHAUP @@ -11588,8 +11588,8 @@ 897 0x2329 //TX_SENDFUNC_REG_MICMUTE 898 0x0010 //TX_SENDFUNC_REG_MICMUTE1 899 0x0320 //TX_MICMUTE_RATIO_THR -900 0x0140 //TX_MICMUTE_AMP_THR -901 0x0004 //TX_MICMUTE_HPF_IND +900 0x01C2 //TX_MICMUTE_AMP_THR +901 0x0000 //TX_MICMUTE_HPF_IND 902 0x00C0 //TX_MICMUTE_LOG_EYR_TH 903 0x000A //TX_MICMUTE_CVG_TIME 904 0x0008 //TX_MICMUTE_RELEASE_TIME @@ -11599,8 +11599,8 @@ 908 0x7999 //TX_MICMUTE_EAD_THR 909 0x7FFF //TX_MICMUTE_LAMBDA_CB_NLE 910 0x3000 //TX_MICMUTE_LAMBDA_RE_EST -911 0x7C00 //TX_DTD_THR1_MICMUTE_0 -912 0x5DC0 //TX_DTD_THR1_MICMUTE_1 +911 0x5DC0 //TX_DTD_THR1_MICMUTE_0 +912 0x639C //TX_DTD_THR1_MICMUTE_1 913 0x7FFF //TX_DTD_THR1_MICMUTE_2 914 0x7FFF //TX_DTD_THR1_MICMUTE_3 915 0x2000 //TX_DTD_THR2_MICMUTE_0 @@ -11632,8 +11632,8 @@ 941 0x0008 //TX_MIC1MUTE_CVG_TIME 942 0x0008 //TX_MIC1MUTE_RELEASE_TIME 943 0x05A0 //TX_AMS_RESRV_01 -944 0x3FFF //TX_AMS_RESRV_02 -945 0x7FFF //TX_AMS_RESRV_03 +944 0xFFFF //TX_AMS_RESRV_02 +945 0x1B58 //TX_AMS_RESRV_03 946 0x0000 //TX_AMS_RESRV_04 947 0x0000 //TX_AMS_RESRV_05 948 0x0000 //TX_AMS_RESRV_06 @@ -11650,7 +11650,7 @@ 959 0x0000 //TX_AMS_RESRV_17 960 0x0000 //TX_AMS_RESRV_18 961 0x0000 //TX_AMS_RESRV_19 -#RX +#RX 0 0x243C //RX_RECVFUNC_MODE_0 1 0x0000 //RX_RECVFUNC_MODE_1 2 0x0001 //RX_SAMPLINGFREQ_SIG @@ -13357,7 +13357,7 @@ #PARAM_MODE FULL #PARAM_TYPE TX+2RX #TOTAL_CUSTOM_STEP 7+7 -#TX +#TX 0 0x0000 //TX_OPERATION_MODE_0 1 0x0000 //TX_OPERATION_MODE_1 2 0x0076 //TX_PATCH_REG @@ -13527,7 +13527,7 @@ 166 0x1000 //TX_LAMBDA_CB_NLE 167 0x1800 //TX_C_POST_FLT 168 0x4000 //TX_GAIN_NP -169 0x003C //TX_SE_HOLD_N +169 0x01C0 //TX_SE_HOLD_N 170 0x0046 //TX_DT_HOLD_N 171 0x03E8 //TX_DT2_HOLD_N 172 0x6666 //TX_AEC_RESRV_0 @@ -13556,7 +13556,7 @@ 195 0x0000 //TX_NORMENERHIGHTH 196 0x0000 //TX_NORMENERHIGHTHL 197 0x7000 //TX_DTD_THR1_0 -198 0x7000 //TX_DTD_THR1_1 +198 0x7530 //TX_DTD_THR1_1 199 0x7000 //TX_DTD_THR1_2 200 0x7F00 //TX_DTD_THR1_3 201 0x7F00 //TX_DTD_THR1_4 @@ -14132,7 +14132,7 @@ 771 0x0046 //TX_MIC_PWR_BIAS_2 772 0x0046 //TX_MIC_PWR_BIAS_3 773 0x0000 //TX_GAIN_LIMIT_0 -774 0x0006 //TX_GAIN_LIMIT_1 +774 0x0005 //TX_GAIN_LIMIT_1 775 0x0000 //TX_GAIN_LIMIT_2 776 0x0000 //TX_GAIN_LIMIT_3 777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN @@ -14258,8 +14258,8 @@ 897 0x2329 //TX_SENDFUNC_REG_MICMUTE 898 0x0010 //TX_SENDFUNC_REG_MICMUTE1 899 0x03E8 //TX_MICMUTE_RATIO_THR -900 0x01A4 //TX_MICMUTE_AMP_THR -901 0x0004 //TX_MICMUTE_HPF_IND +900 0x0226 //TX_MICMUTE_AMP_THR +901 0x0000 //TX_MICMUTE_HPF_IND 902 0x00C0 //TX_MICMUTE_LOG_EYR_TH 903 0x0008 //TX_MICMUTE_CVG_TIME 904 0x0008 //TX_MICMUTE_RELEASE_TIME @@ -14302,8 +14302,8 @@ 941 0x0008 //TX_MIC1MUTE_CVG_TIME 942 0x0008 //TX_MIC1MUTE_RELEASE_TIME 943 0x05A0 //TX_AMS_RESRV_01 -944 0x3FFF //TX_AMS_RESRV_02 -945 0x7FFF //TX_AMS_RESRV_03 +944 0x3800 //TX_AMS_RESRV_02 +945 0x4268 //TX_AMS_RESRV_03 946 0x0000 //TX_AMS_RESRV_04 947 0x0000 //TX_AMS_RESRV_05 948 0x0000 //TX_AMS_RESRV_06 @@ -14320,7 +14320,7 @@ 959 0x0000 //TX_AMS_RESRV_17 960 0x0000 //TX_AMS_RESRV_18 961 0x0000 //TX_AMS_RESRV_19 -#RX +#RX 0 0x243C //RX_RECVFUNC_MODE_0 1 0x0000 //RX_RECVFUNC_MODE_1 2 0x0003 //RX_SAMPLINGFREQ_SIG @@ -16027,7 +16027,7 @@ #PARAM_MODE FULL #PARAM_TYPE TX+2RX #TOTAL_CUSTOM_STEP 7+7 -#TX +#TX 0 0x0000 //TX_OPERATION_MODE_0 1 0x0000 //TX_OPERATION_MODE_1 2 0x0026 //TX_PATCH_REG @@ -16990,7 +16990,7 @@ 959 0x0000 //TX_AMS_RESRV_17 960 0x0000 //TX_AMS_RESRV_18 961 0x0000 //TX_AMS_RESRV_19 -#RX +#RX 0 0x202C //RX_RECVFUNC_MODE_0 1 0x0000 //RX_RECVFUNC_MODE_1 2 0x0004 //RX_SAMPLINGFREQ_SIG @@ -18697,7 +18697,7 @@ #PARAM_MODE FULL #PARAM_TYPE TX+2RX #TOTAL_CUSTOM_STEP 7+7 -#TX +#TX 0 0x0000 //TX_OPERATION_MODE_0 1 0x0000 //TX_OPERATION_MODE_1 2 0x0076 //TX_PATCH_REG @@ -18867,7 +18867,7 @@ 166 0x1000 //TX_LAMBDA_CB_NLE 167 0x0400 //TX_C_POST_FLT 168 0x4000 //TX_GAIN_NP -169 0x003C //TX_SE_HOLD_N +169 0x0280 //TX_SE_HOLD_N 170 0x0046 //TX_DT_HOLD_N 171 0x03E8 //TX_DT2_HOLD_N 172 0x6666 //TX_AEC_RESRV_0 @@ -19473,7 +19473,7 @@ 772 0x0044 //TX_MIC_PWR_BIAS_3 773 0x0000 //TX_GAIN_LIMIT_0 774 0x0000 //TX_GAIN_LIMIT_1 -775 0x0007 //TX_GAIN_LIMIT_2 +775 0x0004 //TX_GAIN_LIMIT_2 776 0x0007 //TX_GAIN_LIMIT_3 777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN 778 0x7FDE //TX_BVE_VAD0_ALPHAUP @@ -19598,19 +19598,19 @@ 897 0x2329 //TX_SENDFUNC_REG_MICMUTE 898 0x0010 //TX_SENDFUNC_REG_MICMUTE1 899 0x0320 //TX_MICMUTE_RATIO_THR -900 0x00A0 //TX_MICMUTE_AMP_THR -901 0x0004 //TX_MICMUTE_HPF_IND +900 0x0140 //TX_MICMUTE_AMP_THR +901 0x0000 //TX_MICMUTE_HPF_IND 902 0x00C0 //TX_MICMUTE_LOG_EYR_TH 903 0x0012 //TX_MICMUTE_CVG_TIME 904 0x0008 //TX_MICMUTE_RELEASE_TIME 905 0x0E00 //TX_MIC_VOLUME_MIC0MUTE 906 0x0000 //TX_MICMUTE_EPD_OFFSET_0 907 0x0028 //TX_MICMUTE_FRQ_AEC_L -908 0x7999 //TX_MICMUTE_EAD_THR +908 0x6E00 //TX_MICMUTE_EAD_THR 909 0x7FFF //TX_MICMUTE_LAMBDA_CB_NLE 910 0x3000 //TX_MICMUTE_LAMBDA_RE_EST 911 0x7F00 //TX_DTD_THR1_MICMUTE_0 -912 0x7900 //TX_DTD_THR1_MICMUTE_1 +912 0x7530 //TX_DTD_THR1_MICMUTE_1 913 0x7FFF //TX_DTD_THR1_MICMUTE_2 914 0x7FFF //TX_DTD_THR1_MICMUTE_3 915 0x2000 //TX_DTD_THR2_MICMUTE_0 @@ -19624,7 +19624,7 @@ 923 0x0001 //TX_MICMUTE_DT_CUT_THR 924 0x03E8 //TX_MICMUTE_DT_CUT_K2 925 0x0001 //TX_MICMUTE_DT_CUT_THR2 -926 0x0064 //TX_MICMUTE_DT2_HOLD_N +926 0x01D0 //TX_MICMUTE_DT2_HOLD_N 927 0x1000 //TX_MICMUTE_RATIODTH_THCUT 928 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOL 929 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOH @@ -19642,8 +19642,8 @@ 941 0x0008 //TX_MIC1MUTE_CVG_TIME 942 0x0008 //TX_MIC1MUTE_RELEASE_TIME 943 0x05A0 //TX_AMS_RESRV_01 -944 0x3FFF //TX_AMS_RESRV_02 -945 0x7FFF //TX_AMS_RESRV_03 +944 0x3C50 //TX_AMS_RESRV_02 +945 0x5DC0 //TX_AMS_RESRV_03 946 0x0000 //TX_AMS_RESRV_04 947 0x0000 //TX_AMS_RESRV_05 948 0x0000 //TX_AMS_RESRV_06 @@ -19660,7 +19660,7 @@ 959 0x0000 //TX_AMS_RESRV_17 960 0x0000 //TX_AMS_RESRV_18 961 0x0000 //TX_AMS_RESRV_19 -#RX +#RX 0 0x000C //RX_RECVFUNC_MODE_0 1 0x0000 //RX_RECVFUNC_MODE_1 2 0x0000 //RX_SAMPLINGFREQ_SIG @@ -21367,7 +21367,7 @@ #PARAM_MODE FULL #PARAM_TYPE TX+2RX #TOTAL_CUSTOM_STEP 7+7 -#TX +#TX 0 0x0000 //TX_OPERATION_MODE_0 1 0x0000 //TX_OPERATION_MODE_1 2 0x0036 //TX_PATCH_REG @@ -21537,7 +21537,7 @@ 166 0x1000 //TX_LAMBDA_CB_NLE 167 0x0400 //TX_C_POST_FLT 168 0x4000 //TX_GAIN_NP -169 0x003C //TX_SE_HOLD_N +169 0x0200 //TX_SE_HOLD_N 170 0x0046 //TX_DT_HOLD_N 171 0x03E8 //TX_DT2_HOLD_N 172 0x6666 //TX_AEC_RESRV_0 @@ -22143,7 +22143,7 @@ 772 0x0046 //TX_MIC_PWR_BIAS_3 773 0x0000 //TX_GAIN_LIMIT_0 774 0x0000 //TX_GAIN_LIMIT_1 -775 0x0006 //TX_GAIN_LIMIT_2 +775 0x0005 //TX_GAIN_LIMIT_2 776 0x0007 //TX_GAIN_LIMIT_3 777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN 778 0x7FDE //TX_BVE_VAD0_ALPHAUP @@ -22268,8 +22268,8 @@ 897 0x2329 //TX_SENDFUNC_REG_MICMUTE 898 0x0010 //TX_SENDFUNC_REG_MICMUTE1 899 0x0320 //TX_MICMUTE_RATIO_THR -900 0x0140 //TX_MICMUTE_AMP_THR -901 0x0004 //TX_MICMUTE_HPF_IND +900 0x01C2 //TX_MICMUTE_AMP_THR +901 0x0000 //TX_MICMUTE_HPF_IND 902 0x00C0 //TX_MICMUTE_LOG_EYR_TH 903 0x000A //TX_MICMUTE_CVG_TIME 904 0x0008 //TX_MICMUTE_RELEASE_TIME @@ -22279,8 +22279,8 @@ 908 0x7999 //TX_MICMUTE_EAD_THR 909 0x7FFF //TX_MICMUTE_LAMBDA_CB_NLE 910 0x3000 //TX_MICMUTE_LAMBDA_RE_EST -911 0x7C00 //TX_DTD_THR1_MICMUTE_0 -912 0x5DC0 //TX_DTD_THR1_MICMUTE_1 +911 0x5DC0 //TX_DTD_THR1_MICMUTE_0 +912 0x639C //TX_DTD_THR1_MICMUTE_1 913 0x7FFF //TX_DTD_THR1_MICMUTE_2 914 0x7FFF //TX_DTD_THR1_MICMUTE_3 915 0x2000 //TX_DTD_THR2_MICMUTE_0 @@ -22312,8 +22312,8 @@ 941 0x0008 //TX_MIC1MUTE_CVG_TIME 942 0x0008 //TX_MIC1MUTE_RELEASE_TIME 943 0x05A0 //TX_AMS_RESRV_01 -944 0x3FFF //TX_AMS_RESRV_02 -945 0x7FFF //TX_AMS_RESRV_03 +944 0xFFFF //TX_AMS_RESRV_02 +945 0x1B58 //TX_AMS_RESRV_03 946 0x0000 //TX_AMS_RESRV_04 947 0x0000 //TX_AMS_RESRV_05 948 0x0000 //TX_AMS_RESRV_06 @@ -22330,7 +22330,7 @@ 959 0x0000 //TX_AMS_RESRV_17 960 0x0000 //TX_AMS_RESRV_18 961 0x0000 //TX_AMS_RESRV_19 -#RX +#RX 0 0x000C //RX_RECVFUNC_MODE_0 1 0x0000 //RX_RECVFUNC_MODE_1 2 0x0001 //RX_SAMPLINGFREQ_SIG @@ -24037,7 +24037,7 @@ #PARAM_MODE FULL #PARAM_TYPE TX+2RX #TOTAL_CUSTOM_STEP 7+7 -#TX +#TX 0 0x0000 //TX_OPERATION_MODE_0 1 0x0000 //TX_OPERATION_MODE_1 2 0x0076 //TX_PATCH_REG @@ -24207,7 +24207,7 @@ 166 0x1000 //TX_LAMBDA_CB_NLE 167 0x1800 //TX_C_POST_FLT 168 0x4000 //TX_GAIN_NP -169 0x003C //TX_SE_HOLD_N +169 0x01C0 //TX_SE_HOLD_N 170 0x0046 //TX_DT_HOLD_N 171 0x03E8 //TX_DT2_HOLD_N 172 0x6666 //TX_AEC_RESRV_0 @@ -24236,7 +24236,7 @@ 195 0x0000 //TX_NORMENERHIGHTH 196 0x0000 //TX_NORMENERHIGHTHL 197 0x7000 //TX_DTD_THR1_0 -198 0x7000 //TX_DTD_THR1_1 +198 0x7530 //TX_DTD_THR1_1 199 0x7000 //TX_DTD_THR1_2 200 0x7F00 //TX_DTD_THR1_3 201 0x7F00 //TX_DTD_THR1_4 @@ -24812,7 +24812,7 @@ 771 0x0046 //TX_MIC_PWR_BIAS_2 772 0x0046 //TX_MIC_PWR_BIAS_3 773 0x0000 //TX_GAIN_LIMIT_0 -774 0x0006 //TX_GAIN_LIMIT_1 +774 0x0005 //TX_GAIN_LIMIT_1 775 0x0000 //TX_GAIN_LIMIT_2 776 0x0000 //TX_GAIN_LIMIT_3 777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN @@ -24938,8 +24938,8 @@ 897 0x2329 //TX_SENDFUNC_REG_MICMUTE 898 0x0010 //TX_SENDFUNC_REG_MICMUTE1 899 0x03E8 //TX_MICMUTE_RATIO_THR -900 0x01A4 //TX_MICMUTE_AMP_THR -901 0x0004 //TX_MICMUTE_HPF_IND +900 0x0226 //TX_MICMUTE_AMP_THR +901 0x0000 //TX_MICMUTE_HPF_IND 902 0x00C0 //TX_MICMUTE_LOG_EYR_TH 903 0x0008 //TX_MICMUTE_CVG_TIME 904 0x0008 //TX_MICMUTE_RELEASE_TIME @@ -24982,8 +24982,8 @@ 941 0x0008 //TX_MIC1MUTE_CVG_TIME 942 0x0008 //TX_MIC1MUTE_RELEASE_TIME 943 0x05A0 //TX_AMS_RESRV_01 -944 0x3FFF //TX_AMS_RESRV_02 -945 0x7FFF //TX_AMS_RESRV_03 +944 0x3800 //TX_AMS_RESRV_02 +945 0x4268 //TX_AMS_RESRV_03 946 0x0000 //TX_AMS_RESRV_04 947 0x0000 //TX_AMS_RESRV_05 948 0x0000 //TX_AMS_RESRV_06 @@ -25000,7 +25000,7 @@ 959 0x0000 //TX_AMS_RESRV_17 960 0x0000 //TX_AMS_RESRV_18 961 0x0000 //TX_AMS_RESRV_19 -#RX +#RX 0 0x000C //RX_RECVFUNC_MODE_0 1 0x0000 //RX_RECVFUNC_MODE_1 2 0x0003 //RX_SAMPLINGFREQ_SIG @@ -26707,7 +26707,7 @@ #PARAM_MODE FULL #PARAM_TYPE TX+2RX #TOTAL_CUSTOM_STEP 7+7 -#TX +#TX 0 0x0000 //TX_OPERATION_MODE_0 1 0x0000 //TX_OPERATION_MODE_1 2 0x0026 //TX_PATCH_REG @@ -27670,7 +27670,7 @@ 959 0x0000 //TX_AMS_RESRV_17 960 0x0000 //TX_AMS_RESRV_18 961 0x0000 //TX_AMS_RESRV_19 -#RX +#RX 0 0x000C //RX_RECVFUNC_MODE_0 1 0x0000 //RX_RECVFUNC_MODE_1 2 0x0004 //RX_SAMPLINGFREQ_SIG @@ -29377,7 +29377,7 @@ #PARAM_MODE FULL #PARAM_TYPE TX+2RX #TOTAL_CUSTOM_STEP 7+7 -#TX +#TX 0 0x0000 //TX_OPERATION_MODE_0 1 0x0000 //TX_OPERATION_MODE_1 2 0x0076 //TX_PATCH_REG @@ -29547,7 +29547,7 @@ 166 0x1000 //TX_LAMBDA_CB_NLE 167 0x0400 //TX_C_POST_FLT 168 0x4000 //TX_GAIN_NP -169 0x003C //TX_SE_HOLD_N +169 0x0280 //TX_SE_HOLD_N 170 0x0046 //TX_DT_HOLD_N 171 0x03E8 //TX_DT2_HOLD_N 172 0x6666 //TX_AEC_RESRV_0 @@ -30153,7 +30153,7 @@ 772 0x0044 //TX_MIC_PWR_BIAS_3 773 0x0000 //TX_GAIN_LIMIT_0 774 0x0000 //TX_GAIN_LIMIT_1 -775 0x0007 //TX_GAIN_LIMIT_2 +775 0x0004 //TX_GAIN_LIMIT_2 776 0x0007 //TX_GAIN_LIMIT_3 777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN 778 0x7FDE //TX_BVE_VAD0_ALPHAUP @@ -30278,19 +30278,19 @@ 897 0x2329 //TX_SENDFUNC_REG_MICMUTE 898 0x0010 //TX_SENDFUNC_REG_MICMUTE1 899 0x0320 //TX_MICMUTE_RATIO_THR -900 0x00A0 //TX_MICMUTE_AMP_THR -901 0x0004 //TX_MICMUTE_HPF_IND +900 0x0140 //TX_MICMUTE_AMP_THR +901 0x0000 //TX_MICMUTE_HPF_IND 902 0x00C0 //TX_MICMUTE_LOG_EYR_TH 903 0x0012 //TX_MICMUTE_CVG_TIME 904 0x0008 //TX_MICMUTE_RELEASE_TIME 905 0x0E00 //TX_MIC_VOLUME_MIC0MUTE 906 0x0000 //TX_MICMUTE_EPD_OFFSET_0 907 0x0028 //TX_MICMUTE_FRQ_AEC_L -908 0x7999 //TX_MICMUTE_EAD_THR +908 0x6E00 //TX_MICMUTE_EAD_THR 909 0x7FFF //TX_MICMUTE_LAMBDA_CB_NLE 910 0x3000 //TX_MICMUTE_LAMBDA_RE_EST 911 0x7F00 //TX_DTD_THR1_MICMUTE_0 -912 0x7900 //TX_DTD_THR1_MICMUTE_1 +912 0x7530 //TX_DTD_THR1_MICMUTE_1 913 0x7FFF //TX_DTD_THR1_MICMUTE_2 914 0x7FFF //TX_DTD_THR1_MICMUTE_3 915 0x2000 //TX_DTD_THR2_MICMUTE_0 @@ -30304,7 +30304,7 @@ 923 0x0001 //TX_MICMUTE_DT_CUT_THR 924 0x03E8 //TX_MICMUTE_DT_CUT_K2 925 0x0001 //TX_MICMUTE_DT_CUT_THR2 -926 0x0064 //TX_MICMUTE_DT2_HOLD_N +926 0x01D0 //TX_MICMUTE_DT2_HOLD_N 927 0x1000 //TX_MICMUTE_RATIODTH_THCUT 928 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOL 929 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOH @@ -30322,8 +30322,8 @@ 941 0x0008 //TX_MIC1MUTE_CVG_TIME 942 0x0008 //TX_MIC1MUTE_RELEASE_TIME 943 0x05A0 //TX_AMS_RESRV_01 -944 0x3FFF //TX_AMS_RESRV_02 -945 0x7FFF //TX_AMS_RESRV_03 +944 0x3C50 //TX_AMS_RESRV_02 +945 0x5DC0 //TX_AMS_RESRV_03 946 0x0000 //TX_AMS_RESRV_04 947 0x0000 //TX_AMS_RESRV_05 948 0x0000 //TX_AMS_RESRV_06 @@ -30340,7 +30340,7 @@ 959 0x0000 //TX_AMS_RESRV_17 960 0x0000 //TX_AMS_RESRV_18 961 0x0000 //TX_AMS_RESRV_19 -#RX +#RX 0 0x243C //RX_RECVFUNC_MODE_0 1 0x0000 //RX_RECVFUNC_MODE_1 2 0x0000 //RX_SAMPLINGFREQ_SIG @@ -32047,7 +32047,7 @@ #PARAM_MODE FULL #PARAM_TYPE TX+2RX #TOTAL_CUSTOM_STEP 7+7 -#TX +#TX 0 0x0000 //TX_OPERATION_MODE_0 1 0x0000 //TX_OPERATION_MODE_1 2 0x0036 //TX_PATCH_REG @@ -32217,7 +32217,7 @@ 166 0x1000 //TX_LAMBDA_CB_NLE 167 0x0400 //TX_C_POST_FLT 168 0x4000 //TX_GAIN_NP -169 0x003C //TX_SE_HOLD_N +169 0x0200 //TX_SE_HOLD_N 170 0x0046 //TX_DT_HOLD_N 171 0x03E8 //TX_DT2_HOLD_N 172 0x6666 //TX_AEC_RESRV_0 @@ -32823,7 +32823,7 @@ 772 0x0046 //TX_MIC_PWR_BIAS_3 773 0x0000 //TX_GAIN_LIMIT_0 774 0x0000 //TX_GAIN_LIMIT_1 -775 0x0006 //TX_GAIN_LIMIT_2 +775 0x0005 //TX_GAIN_LIMIT_2 776 0x0007 //TX_GAIN_LIMIT_3 777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN 778 0x7FDE //TX_BVE_VAD0_ALPHAUP @@ -32948,8 +32948,8 @@ 897 0x2329 //TX_SENDFUNC_REG_MICMUTE 898 0x0010 //TX_SENDFUNC_REG_MICMUTE1 899 0x0320 //TX_MICMUTE_RATIO_THR -900 0x0140 //TX_MICMUTE_AMP_THR -901 0x0004 //TX_MICMUTE_HPF_IND +900 0x01C2 //TX_MICMUTE_AMP_THR +901 0x0000 //TX_MICMUTE_HPF_IND 902 0x00C0 //TX_MICMUTE_LOG_EYR_TH 903 0x000A //TX_MICMUTE_CVG_TIME 904 0x0008 //TX_MICMUTE_RELEASE_TIME @@ -32959,8 +32959,8 @@ 908 0x7999 //TX_MICMUTE_EAD_THR 909 0x7FFF //TX_MICMUTE_LAMBDA_CB_NLE 910 0x3000 //TX_MICMUTE_LAMBDA_RE_EST -911 0x7C00 //TX_DTD_THR1_MICMUTE_0 -912 0x5DC0 //TX_DTD_THR1_MICMUTE_1 +911 0x5DC0 //TX_DTD_THR1_MICMUTE_0 +912 0x639C //TX_DTD_THR1_MICMUTE_1 913 0x7FFF //TX_DTD_THR1_MICMUTE_2 914 0x7FFF //TX_DTD_THR1_MICMUTE_3 915 0x2000 //TX_DTD_THR2_MICMUTE_0 @@ -32992,8 +32992,8 @@ 941 0x0008 //TX_MIC1MUTE_CVG_TIME 942 0x0008 //TX_MIC1MUTE_RELEASE_TIME 943 0x05A0 //TX_AMS_RESRV_01 -944 0x3FFF //TX_AMS_RESRV_02 -945 0x7FFF //TX_AMS_RESRV_03 +944 0xFFFF //TX_AMS_RESRV_02 +945 0x1B58 //TX_AMS_RESRV_03 946 0x0000 //TX_AMS_RESRV_04 947 0x0000 //TX_AMS_RESRV_05 948 0x0000 //TX_AMS_RESRV_06 @@ -33010,7 +33010,7 @@ 959 0x0000 //TX_AMS_RESRV_17 960 0x0000 //TX_AMS_RESRV_18 961 0x0000 //TX_AMS_RESRV_19 -#RX +#RX 0 0x243C //RX_RECVFUNC_MODE_0 1 0x0000 //RX_RECVFUNC_MODE_1 2 0x0001 //RX_SAMPLINGFREQ_SIG @@ -34717,7 +34717,7 @@ #PARAM_MODE FULL #PARAM_TYPE TX+2RX #TOTAL_CUSTOM_STEP 7+7 -#TX +#TX 0 0x0000 //TX_OPERATION_MODE_0 1 0x0000 //TX_OPERATION_MODE_1 2 0x0076 //TX_PATCH_REG @@ -34887,7 +34887,7 @@ 166 0x1000 //TX_LAMBDA_CB_NLE 167 0x1800 //TX_C_POST_FLT 168 0x4000 //TX_GAIN_NP -169 0x003C //TX_SE_HOLD_N +169 0x01C0 //TX_SE_HOLD_N 170 0x0046 //TX_DT_HOLD_N 171 0x03E8 //TX_DT2_HOLD_N 172 0x6666 //TX_AEC_RESRV_0 @@ -34916,7 +34916,7 @@ 195 0x0000 //TX_NORMENERHIGHTH 196 0x0000 //TX_NORMENERHIGHTHL 197 0x7000 //TX_DTD_THR1_0 -198 0x7000 //TX_DTD_THR1_1 +198 0x7530 //TX_DTD_THR1_1 199 0x7000 //TX_DTD_THR1_2 200 0x7F00 //TX_DTD_THR1_3 201 0x7F00 //TX_DTD_THR1_4 @@ -35492,7 +35492,7 @@ 771 0x0046 //TX_MIC_PWR_BIAS_2 772 0x0046 //TX_MIC_PWR_BIAS_3 773 0x0000 //TX_GAIN_LIMIT_0 -774 0x0006 //TX_GAIN_LIMIT_1 +774 0x0005 //TX_GAIN_LIMIT_1 775 0x0000 //TX_GAIN_LIMIT_2 776 0x0000 //TX_GAIN_LIMIT_3 777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN @@ -35618,8 +35618,8 @@ 897 0x2329 //TX_SENDFUNC_REG_MICMUTE 898 0x0010 //TX_SENDFUNC_REG_MICMUTE1 899 0x03E8 //TX_MICMUTE_RATIO_THR -900 0x01A4 //TX_MICMUTE_AMP_THR -901 0x0004 //TX_MICMUTE_HPF_IND +900 0x0226 //TX_MICMUTE_AMP_THR +901 0x0000 //TX_MICMUTE_HPF_IND 902 0x00C0 //TX_MICMUTE_LOG_EYR_TH 903 0x0008 //TX_MICMUTE_CVG_TIME 904 0x0008 //TX_MICMUTE_RELEASE_TIME @@ -35662,8 +35662,8 @@ 941 0x0008 //TX_MIC1MUTE_CVG_TIME 942 0x0008 //TX_MIC1MUTE_RELEASE_TIME 943 0x05A0 //TX_AMS_RESRV_01 -944 0x3FFF //TX_AMS_RESRV_02 -945 0x7FFF //TX_AMS_RESRV_03 +944 0x3800 //TX_AMS_RESRV_02 +945 0x4268 //TX_AMS_RESRV_03 946 0x0000 //TX_AMS_RESRV_04 947 0x0000 //TX_AMS_RESRV_05 948 0x0000 //TX_AMS_RESRV_06 @@ -35680,7 +35680,7 @@ 959 0x0000 //TX_AMS_RESRV_17 960 0x0000 //TX_AMS_RESRV_18 961 0x0000 //TX_AMS_RESRV_19 -#RX +#RX 0 0x243C //RX_RECVFUNC_MODE_0 1 0x0000 //RX_RECVFUNC_MODE_1 2 0x0003 //RX_SAMPLINGFREQ_SIG @@ -37387,7 +37387,7 @@ #PARAM_MODE FULL #PARAM_TYPE TX+2RX #TOTAL_CUSTOM_STEP 7+7 -#TX +#TX 0 0x0000 //TX_OPERATION_MODE_0 1 0x0000 //TX_OPERATION_MODE_1 2 0x0026 //TX_PATCH_REG @@ -38350,7 +38350,7 @@ 959 0x0000 //TX_AMS_RESRV_17 960 0x0000 //TX_AMS_RESRV_18 961 0x0000 //TX_AMS_RESRV_19 -#RX +#RX 0 0x202C //RX_RECVFUNC_MODE_0 1 0x0000 //RX_RECVFUNC_MODE_1 2 0x0004 //RX_SAMPLINGFREQ_SIG @@ -40057,7 +40057,7 @@ #PARAM_MODE FULL #PARAM_TYPE TX+2RX #TOTAL_CUSTOM_STEP 7+7 -#TX +#TX 0 0x0000 //TX_OPERATION_MODE_0 1 0x0000 //TX_OPERATION_MODE_1 2 0x0076 //TX_PATCH_REG @@ -40227,7 +40227,7 @@ 166 0x1000 //TX_LAMBDA_CB_NLE 167 0x0400 //TX_C_POST_FLT 168 0x4000 //TX_GAIN_NP -169 0x003C //TX_SE_HOLD_N +169 0x0280 //TX_SE_HOLD_N 170 0x0046 //TX_DT_HOLD_N 171 0x03E8 //TX_DT2_HOLD_N 172 0x6666 //TX_AEC_RESRV_0 @@ -40833,7 +40833,7 @@ 772 0x0044 //TX_MIC_PWR_BIAS_3 773 0x0000 //TX_GAIN_LIMIT_0 774 0x0000 //TX_GAIN_LIMIT_1 -775 0x0007 //TX_GAIN_LIMIT_2 +775 0x0004 //TX_GAIN_LIMIT_2 776 0x0007 //TX_GAIN_LIMIT_3 777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN 778 0x7FDE //TX_BVE_VAD0_ALPHAUP @@ -40958,19 +40958,19 @@ 897 0x2329 //TX_SENDFUNC_REG_MICMUTE 898 0x0010 //TX_SENDFUNC_REG_MICMUTE1 899 0x0320 //TX_MICMUTE_RATIO_THR -900 0x00A0 //TX_MICMUTE_AMP_THR -901 0x0004 //TX_MICMUTE_HPF_IND +900 0x0140 //TX_MICMUTE_AMP_THR +901 0x0000 //TX_MICMUTE_HPF_IND 902 0x00C0 //TX_MICMUTE_LOG_EYR_TH 903 0x0012 //TX_MICMUTE_CVG_TIME 904 0x0008 //TX_MICMUTE_RELEASE_TIME 905 0x0E00 //TX_MIC_VOLUME_MIC0MUTE 906 0x0000 //TX_MICMUTE_EPD_OFFSET_0 907 0x0028 //TX_MICMUTE_FRQ_AEC_L -908 0x7999 //TX_MICMUTE_EAD_THR +908 0x6E00 //TX_MICMUTE_EAD_THR 909 0x7FFF //TX_MICMUTE_LAMBDA_CB_NLE 910 0x3000 //TX_MICMUTE_LAMBDA_RE_EST 911 0x7F00 //TX_DTD_THR1_MICMUTE_0 -912 0x7900 //TX_DTD_THR1_MICMUTE_1 +912 0x7530 //TX_DTD_THR1_MICMUTE_1 913 0x7FFF //TX_DTD_THR1_MICMUTE_2 914 0x7FFF //TX_DTD_THR1_MICMUTE_3 915 0x2000 //TX_DTD_THR2_MICMUTE_0 @@ -40984,7 +40984,7 @@ 923 0x0001 //TX_MICMUTE_DT_CUT_THR 924 0x03E8 //TX_MICMUTE_DT_CUT_K2 925 0x0001 //TX_MICMUTE_DT_CUT_THR2 -926 0x0064 //TX_MICMUTE_DT2_HOLD_N +926 0x01D0 //TX_MICMUTE_DT2_HOLD_N 927 0x1000 //TX_MICMUTE_RATIODTH_THCUT 928 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOL 929 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOH @@ -41002,8 +41002,8 @@ 941 0x0008 //TX_MIC1MUTE_CVG_TIME 942 0x0008 //TX_MIC1MUTE_RELEASE_TIME 943 0x05A0 //TX_AMS_RESRV_01 -944 0x3FFF //TX_AMS_RESRV_02 -945 0x7FFF //TX_AMS_RESRV_03 +944 0x3C50 //TX_AMS_RESRV_02 +945 0x5DC0 //TX_AMS_RESRV_03 946 0x0000 //TX_AMS_RESRV_04 947 0x0000 //TX_AMS_RESRV_05 948 0x0000 //TX_AMS_RESRV_06 @@ -41020,7 +41020,7 @@ 959 0x0000 //TX_AMS_RESRV_17 960 0x0000 //TX_AMS_RESRV_18 961 0x0000 //TX_AMS_RESRV_19 -#RX +#RX 0 0x000C //RX_RECVFUNC_MODE_0 1 0x0000 //RX_RECVFUNC_MODE_1 2 0x0000 //RX_SAMPLINGFREQ_SIG @@ -42727,7 +42727,7 @@ #PARAM_MODE FULL #PARAM_TYPE TX+2RX #TOTAL_CUSTOM_STEP 7+7 -#TX +#TX 0 0x0000 //TX_OPERATION_MODE_0 1 0x0000 //TX_OPERATION_MODE_1 2 0x0036 //TX_PATCH_REG @@ -42897,7 +42897,7 @@ 166 0x1000 //TX_LAMBDA_CB_NLE 167 0x0400 //TX_C_POST_FLT 168 0x4000 //TX_GAIN_NP -169 0x003C //TX_SE_HOLD_N +169 0x0200 //TX_SE_HOLD_N 170 0x0046 //TX_DT_HOLD_N 171 0x03E8 //TX_DT2_HOLD_N 172 0x6666 //TX_AEC_RESRV_0 @@ -43503,7 +43503,7 @@ 772 0x0046 //TX_MIC_PWR_BIAS_3 773 0x0000 //TX_GAIN_LIMIT_0 774 0x0000 //TX_GAIN_LIMIT_1 -775 0x0006 //TX_GAIN_LIMIT_2 +775 0x0005 //TX_GAIN_LIMIT_2 776 0x0007 //TX_GAIN_LIMIT_3 777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN 778 0x7FDE //TX_BVE_VAD0_ALPHAUP @@ -43628,8 +43628,8 @@ 897 0x2329 //TX_SENDFUNC_REG_MICMUTE 898 0x0010 //TX_SENDFUNC_REG_MICMUTE1 899 0x0320 //TX_MICMUTE_RATIO_THR -900 0x0140 //TX_MICMUTE_AMP_THR -901 0x0004 //TX_MICMUTE_HPF_IND +900 0x01C2 //TX_MICMUTE_AMP_THR +901 0x0000 //TX_MICMUTE_HPF_IND 902 0x00C0 //TX_MICMUTE_LOG_EYR_TH 903 0x000A //TX_MICMUTE_CVG_TIME 904 0x0008 //TX_MICMUTE_RELEASE_TIME @@ -43639,8 +43639,8 @@ 908 0x7999 //TX_MICMUTE_EAD_THR 909 0x7FFF //TX_MICMUTE_LAMBDA_CB_NLE 910 0x3000 //TX_MICMUTE_LAMBDA_RE_EST -911 0x7C00 //TX_DTD_THR1_MICMUTE_0 -912 0x5DC0 //TX_DTD_THR1_MICMUTE_1 +911 0x5DC0 //TX_DTD_THR1_MICMUTE_0 +912 0x639C //TX_DTD_THR1_MICMUTE_1 913 0x7FFF //TX_DTD_THR1_MICMUTE_2 914 0x7FFF //TX_DTD_THR1_MICMUTE_3 915 0x2000 //TX_DTD_THR2_MICMUTE_0 @@ -43672,8 +43672,8 @@ 941 0x0008 //TX_MIC1MUTE_CVG_TIME 942 0x0008 //TX_MIC1MUTE_RELEASE_TIME 943 0x05A0 //TX_AMS_RESRV_01 -944 0x3FFF //TX_AMS_RESRV_02 -945 0x7FFF //TX_AMS_RESRV_03 +944 0xFFFF //TX_AMS_RESRV_02 +945 0x1B58 //TX_AMS_RESRV_03 946 0x0000 //TX_AMS_RESRV_04 947 0x0000 //TX_AMS_RESRV_05 948 0x0000 //TX_AMS_RESRV_06 @@ -43690,7 +43690,7 @@ 959 0x0000 //TX_AMS_RESRV_17 960 0x0000 //TX_AMS_RESRV_18 961 0x0000 //TX_AMS_RESRV_19 -#RX +#RX 0 0x000C //RX_RECVFUNC_MODE_0 1 0x0000 //RX_RECVFUNC_MODE_1 2 0x0001 //RX_SAMPLINGFREQ_SIG @@ -45397,7 +45397,7 @@ #PARAM_MODE FULL #PARAM_TYPE TX+2RX #TOTAL_CUSTOM_STEP 7+7 -#TX +#TX 0 0x0000 //TX_OPERATION_MODE_0 1 0x0000 //TX_OPERATION_MODE_1 2 0x0076 //TX_PATCH_REG @@ -45567,7 +45567,7 @@ 166 0x1000 //TX_LAMBDA_CB_NLE 167 0x1800 //TX_C_POST_FLT 168 0x4000 //TX_GAIN_NP -169 0x003C //TX_SE_HOLD_N +169 0x01C0 //TX_SE_HOLD_N 170 0x0046 //TX_DT_HOLD_N 171 0x03E8 //TX_DT2_HOLD_N 172 0x6666 //TX_AEC_RESRV_0 @@ -45596,7 +45596,7 @@ 195 0x0000 //TX_NORMENERHIGHTH 196 0x0000 //TX_NORMENERHIGHTHL 197 0x7000 //TX_DTD_THR1_0 -198 0x7000 //TX_DTD_THR1_1 +198 0x7530 //TX_DTD_THR1_1 199 0x7000 //TX_DTD_THR1_2 200 0x7F00 //TX_DTD_THR1_3 201 0x7F00 //TX_DTD_THR1_4 @@ -46172,7 +46172,7 @@ 771 0x0046 //TX_MIC_PWR_BIAS_2 772 0x0046 //TX_MIC_PWR_BIAS_3 773 0x0000 //TX_GAIN_LIMIT_0 -774 0x0006 //TX_GAIN_LIMIT_1 +774 0x0005 //TX_GAIN_LIMIT_1 775 0x0000 //TX_GAIN_LIMIT_2 776 0x0000 //TX_GAIN_LIMIT_3 777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN @@ -46298,8 +46298,8 @@ 897 0x2329 //TX_SENDFUNC_REG_MICMUTE 898 0x0010 //TX_SENDFUNC_REG_MICMUTE1 899 0x03E8 //TX_MICMUTE_RATIO_THR -900 0x01A4 //TX_MICMUTE_AMP_THR -901 0x0004 //TX_MICMUTE_HPF_IND +900 0x0226 //TX_MICMUTE_AMP_THR +901 0x0000 //TX_MICMUTE_HPF_IND 902 0x00C0 //TX_MICMUTE_LOG_EYR_TH 903 0x0008 //TX_MICMUTE_CVG_TIME 904 0x0008 //TX_MICMUTE_RELEASE_TIME @@ -46342,8 +46342,8 @@ 941 0x0008 //TX_MIC1MUTE_CVG_TIME 942 0x0008 //TX_MIC1MUTE_RELEASE_TIME 943 0x05A0 //TX_AMS_RESRV_01 -944 0x3FFF //TX_AMS_RESRV_02 -945 0x7FFF //TX_AMS_RESRV_03 +944 0x3800 //TX_AMS_RESRV_02 +945 0x4268 //TX_AMS_RESRV_03 946 0x0000 //TX_AMS_RESRV_04 947 0x0000 //TX_AMS_RESRV_05 948 0x0000 //TX_AMS_RESRV_06 @@ -46360,7 +46360,7 @@ 959 0x0000 //TX_AMS_RESRV_17 960 0x0000 //TX_AMS_RESRV_18 961 0x0000 //TX_AMS_RESRV_19 -#RX +#RX 0 0x000C //RX_RECVFUNC_MODE_0 1 0x0000 //RX_RECVFUNC_MODE_1 2 0x0003 //RX_SAMPLINGFREQ_SIG @@ -48067,7 +48067,7 @@ #PARAM_MODE FULL #PARAM_TYPE TX+2RX #TOTAL_CUSTOM_STEP 7+7 -#TX +#TX 0 0x0000 //TX_OPERATION_MODE_0 1 0x0000 //TX_OPERATION_MODE_1 2 0x0026 //TX_PATCH_REG @@ -49030,7 +49030,7 @@ 959 0x0000 //TX_AMS_RESRV_17 960 0x0000 //TX_AMS_RESRV_18 961 0x0000 //TX_AMS_RESRV_19 -#RX +#RX 0 0x000C //RX_RECVFUNC_MODE_0 1 0x0000 //RX_RECVFUNC_MODE_1 2 0x0004 //RX_SAMPLINGFREQ_SIG @@ -50737,7 +50737,7 @@ #PARAM_MODE FULL #PARAM_TYPE TX+2RX #TOTAL_CUSTOM_STEP 7+7 -#TX +#TX 0 0x0000 //TX_OPERATION_MODE_0 1 0x0000 //TX_OPERATION_MODE_1 2 0x0076 //TX_PATCH_REG @@ -50907,7 +50907,7 @@ 166 0x1000 //TX_LAMBDA_CB_NLE 167 0x1800 //TX_C_POST_FLT 168 0x4000 //TX_GAIN_NP -169 0x003C //TX_SE_HOLD_N +169 0x01C0 //TX_SE_HOLD_N 170 0x0046 //TX_DT_HOLD_N 171 0x03E8 //TX_DT2_HOLD_N 172 0x6666 //TX_AEC_RESRV_0 @@ -50936,7 +50936,7 @@ 195 0x0000 //TX_NORMENERHIGHTH 196 0x0000 //TX_NORMENERHIGHTHL 197 0x7000 //TX_DTD_THR1_0 -198 0x7000 //TX_DTD_THR1_1 +198 0x7530 //TX_DTD_THR1_1 199 0x7000 //TX_DTD_THR1_2 200 0x7F00 //TX_DTD_THR1_3 201 0x7F00 //TX_DTD_THR1_4 @@ -51512,7 +51512,7 @@ 771 0x0046 //TX_MIC_PWR_BIAS_2 772 0x0046 //TX_MIC_PWR_BIAS_3 773 0x0000 //TX_GAIN_LIMIT_0 -774 0x0006 //TX_GAIN_LIMIT_1 +774 0x0005 //TX_GAIN_LIMIT_1 775 0x0000 //TX_GAIN_LIMIT_2 776 0x0000 //TX_GAIN_LIMIT_3 777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN @@ -51638,8 +51638,8 @@ 897 0x2329 //TX_SENDFUNC_REG_MICMUTE 898 0x0010 //TX_SENDFUNC_REG_MICMUTE1 899 0x03E8 //TX_MICMUTE_RATIO_THR -900 0x01A4 //TX_MICMUTE_AMP_THR -901 0x0004 //TX_MICMUTE_HPF_IND +900 0x0226 //TX_MICMUTE_AMP_THR +901 0x0000 //TX_MICMUTE_HPF_IND 902 0x00C0 //TX_MICMUTE_LOG_EYR_TH 903 0x0008 //TX_MICMUTE_CVG_TIME 904 0x0008 //TX_MICMUTE_RELEASE_TIME @@ -51682,8 +51682,8 @@ 941 0x0008 //TX_MIC1MUTE_CVG_TIME 942 0x0008 //TX_MIC1MUTE_RELEASE_TIME 943 0x05A0 //TX_AMS_RESRV_01 -944 0x3FFF //TX_AMS_RESRV_02 -945 0x7FFF //TX_AMS_RESRV_03 +944 0x3800 //TX_AMS_RESRV_02 +945 0x4268 //TX_AMS_RESRV_03 946 0x0000 //TX_AMS_RESRV_04 947 0x0000 //TX_AMS_RESRV_05 948 0x0000 //TX_AMS_RESRV_06 @@ -51700,7 +51700,7 @@ 959 0x0000 //TX_AMS_RESRV_17 960 0x0000 //TX_AMS_RESRV_18 961 0x0000 //TX_AMS_RESRV_19 -#RX +#RX 0 0x243C //RX_RECVFUNC_MODE_0 1 0x0000 //RX_RECVFUNC_MODE_1 2 0x0003 //RX_SAMPLINGFREQ_SIG @@ -53407,12 +53407,12 @@ #PARAM_MODE FULL #PARAM_TYPE TX+2RX #TOTAL_CUSTOM_STEP 7+7 -#TX +#TX 0 0x0000 //TX_OPERATION_MODE_0 1 0x0000 //TX_OPERATION_MODE_1 2 0x0076 //TX_PATCH_REG -3 0x6F76 //TX_SENDFUNC_MODE_0 -4 0x0001 //TX_SENDFUNC_MODE_1 +3 0x6B76 //TX_SENDFUNC_MODE_0 +4 0x0000 //TX_SENDFUNC_MODE_1 5 0x0002 //TX_NUM_MIC 6 0x0003 //TX_SAMPLINGFREQ_SIG 7 0x0003 //TX_SAMPLINGFREQ_PROC @@ -53429,7 +53429,7 @@ 18 0x0000 //TX_SYS_RESRV_2 19 0x0000 //TX_SYS_RESRV_3 20 0x0000 //TX_DIST2REF0 -21 0x00A3 //TX_DIST2REF1 +21 0x009C //TX_DIST2REF1 22 0x0000 //TX_DIST2REF_02 23 0x0000 //TX_DIST2REF_03 24 0x0000 //TX_DIST2REF_04 @@ -53577,7 +53577,7 @@ 166 0x1000 //TX_LAMBDA_CB_NLE 167 0x1800 //TX_C_POST_FLT 168 0x4000 //TX_GAIN_NP -169 0x003C //TX_SE_HOLD_N +169 0x01C0 //TX_SE_HOLD_N 170 0x0046 //TX_DT_HOLD_N 171 0x03E8 //TX_DT2_HOLD_N 172 0x6666 //TX_AEC_RESRV_0 @@ -53606,7 +53606,7 @@ 195 0x0000 //TX_NORMENERHIGHTH 196 0x0000 //TX_NORMENERHIGHTHL 197 0x7000 //TX_DTD_THR1_0 -198 0x7000 //TX_DTD_THR1_1 +198 0x7530 //TX_DTD_THR1_1 199 0x7000 //TX_DTD_THR1_2 200 0x7F00 //TX_DTD_THR1_3 201 0x7F00 //TX_DTD_THR1_4 @@ -53709,12 +53709,12 @@ 298 0x0000 //TX_NS_MAX_PRI_SNR_TH 299 0x0000 //TX_NMOS_SUP_MENSA 300 0x7FFF //TX_SNRI_SUP_0 -301 0x6000 //TX_SNRI_SUP_1 -302 0x6000 //TX_SNRI_SUP_2 +301 0x2000 //TX_SNRI_SUP_1 +302 0x2000 //TX_SNRI_SUP_2 303 0x6000 //TX_SNRI_SUP_3 304 0x6000 //TX_SNRI_SUP_4 305 0x6000 //TX_SNRI_SUP_5 -306 0x6000 //TX_SNRI_SUP_6 +306 0x3000 //TX_SNRI_SUP_6 307 0x6000 //TX_SNRI_SUP_7 308 0x6000 //TX_THR_LFNS 309 0x0017 //TX_G_LFNS @@ -53731,9 +53731,9 @@ 320 0x5000 //TX_A_POST_FILT_S_6 321 0x7000 //TX_A_POST_FILT_S_7 322 0x1000 //TX_B_POST_FILT_0 -323 0x1000 //TX_B_POST_FILT_1 -324 0x2000 //TX_B_POST_FILT_2 -325 0x2000 //TX_B_POST_FILT_3 +323 0x5000 //TX_B_POST_FILT_1 +324 0x6000 //TX_B_POST_FILT_2 +325 0x6000 //TX_B_POST_FILT_3 326 0x2000 //TX_B_POST_FILT_4 327 0x1000 //TX_B_POST_FILT_5 328 0x3000 //TX_B_POST_FILT_6 @@ -53778,10 +53778,10 @@ 367 0x000A //TX_NOISE_TH_0 368 0x7FFF //TX_NOISE_TH_0_2 369 0x7FFF //TX_NOISE_TH_0_3 -370 0x00C6 //TX_NOISE_TH_1 +370 0x01F4 //TX_NOISE_TH_1 371 0x0DAC //TX_NOISE_TH_2 -372 0x2260 //TX_NOISE_TH_3 -373 0x7080 //TX_NOISE_TH_4 +372 0x2134 //TX_NOISE_TH_3 +373 0x6978 //TX_NOISE_TH_4 374 0x57E4 //TX_NOISE_TH_5 375 0x4BD6 //TX_NOISE_TH_5_2 376 0x0001 //TX_NOISE_TH_5_3 @@ -53801,7 +53801,7 @@ 390 0x0000 //TX_NN_NPB_GAIN 391 0x3000 //TX_POST_MASK_SUP_HSNE 392 0x07D0 //TX_TAIL_DET_TH -393 0x4000 //TX_B_LESSCUT_RTO_WTA +393 0x7FFF //TX_B_LESSCUT_RTO_WTA 394 0x0000 //TX_MEL_G_R 395 0x0080 //TX_SUPHIGH_TH 396 0x0000 //TX_MASK_G_R @@ -53818,7 +53818,7 @@ 407 0x012C //TX_MINENOISE_MIC0_S_TH 408 0x2900 //TX_MIN_G_CTRL_SSNS 409 0x0800 //TX_METAL_RTO_THR -410 0x0FA0 //TX_NS_FP_K_METAL +410 0x07D0 //TX_NS_FP_K_METAL 411 0x3A98 //TX_NOISEDET_BOOST_TH 412 0x0FA0 //TX_NSMOOTH_TH 413 0x0000 //TX_NS_RESRV_8 @@ -53848,8 +53848,8 @@ 437 0x0032 //TX_SILENCE_T 438 0x0000 //TX_A_POST_FLT_WTA 439 0x799A //TX_LAMBDA_PFLT_WTA -440 0x051E //TX_SB_RHO_MEAN2_TH -441 0x02F0 //TX_SB_RHO_MEAN3_TH +440 0x03E8 //TX_SB_RHO_MEAN2_TH +441 0x03E8 //TX_SB_RHO_MEAN3_TH 442 0x0000 //TX_HS_RESRV_4 443 0x0000 //TX_HS_RESRV_5 444 0x0001 //TX_DOA_VAD_THR_1 @@ -53917,7 +53917,7 @@ 506 0x2000 //TX_RADIODTLV 507 0x0320 //TX_POWER_LINEIN_TH 508 0x0014 //TX_FE_VADCOUNT_TH_FC -509 0x0000 //TX_ECHO_SUPP_FC +509 0x000A //TX_ECHO_SUPP_FC 510 0x0C80 //TX_ECHO_TH 511 0x6666 //TX_MIC_TO_BFGAIN 512 0x0000 //TX_MICTOBFGAIN0 @@ -53986,12 +53986,12 @@ 575 0x4348 //TX_FDEQ_GAIN_8 576 0x4848 //TX_FDEQ_GAIN_9 577 0x4A49 //TX_FDEQ_GAIN_10 -578 0x4E4A //TX_FDEQ_GAIN_11 +578 0x484A //TX_FDEQ_GAIN_11 579 0x4840 //TX_FDEQ_GAIN_12 580 0x4040 //TX_FDEQ_GAIN_13 -581 0x4054 //TX_FDEQ_GAIN_14 -582 0x687A //TX_FDEQ_GAIN_15 -583 0x4848 //TX_FDEQ_GAIN_16 +581 0x485C //TX_FDEQ_GAIN_14 +582 0x707E //TX_FDEQ_GAIN_15 +583 0x5D48 //TX_FDEQ_GAIN_16 584 0x4848 //TX_FDEQ_GAIN_17 585 0x4848 //TX_FDEQ_GAIN_18 586 0x4848 //TX_FDEQ_GAIN_19 @@ -54080,17 +54080,17 @@ 669 0x4848 //TX_PREEQ_GAIN_MIC1_3 670 0x4848 //TX_PREEQ_GAIN_MIC1_4 671 0x4848 //TX_PREEQ_GAIN_MIC1_5 -672 0x494A //TX_PREEQ_GAIN_MIC1_6 -673 0x4B4C //TX_PREEQ_GAIN_MIC1_7 -674 0x4D4E //TX_PREEQ_GAIN_MIC1_8 -675 0x4F52 //TX_PREEQ_GAIN_MIC1_9 -676 0x5355 //TX_PREEQ_GAIN_MIC1_10 -677 0x585C //TX_PREEQ_GAIN_MIC1_11 -678 0x616A //TX_PREEQ_GAIN_MIC1_12 -679 0x726E //TX_PREEQ_GAIN_MIC1_13 -680 0x5C48 //TX_PREEQ_GAIN_MIC1_14 -681 0x3B38 //TX_PREEQ_GAIN_MIC1_15 -682 0x4848 //TX_PREEQ_GAIN_MIC1_16 +672 0x4848 //TX_PREEQ_GAIN_MIC1_6 +673 0x4849 //TX_PREEQ_GAIN_MIC1_7 +674 0x4A4A //TX_PREEQ_GAIN_MIC1_8 +675 0x4B4D //TX_PREEQ_GAIN_MIC1_9 +676 0x4E4F //TX_PREEQ_GAIN_MIC1_10 +677 0x5052 //TX_PREEQ_GAIN_MIC1_11 +678 0x5354 //TX_PREEQ_GAIN_MIC1_12 +679 0x5454 //TX_PREEQ_GAIN_MIC1_13 +680 0x5653 //TX_PREEQ_GAIN_MIC1_14 +681 0x4C48 //TX_PREEQ_GAIN_MIC1_15 +682 0x4444 //TX_PREEQ_GAIN_MIC1_16 683 0x4848 //TX_PREEQ_GAIN_MIC1_17 684 0x4848 //TX_PREEQ_GAIN_MIC1_18 685 0x4848 //TX_PREEQ_GAIN_MIC1_19 @@ -54104,17 +54104,17 @@ 693 0x0304 //TX_PREEQ_BIN_MIC1_3 694 0x0405 //TX_PREEQ_BIN_MIC1_4 695 0x0506 //TX_PREEQ_BIN_MIC1_5 -696 0x0708 //TX_PREEQ_BIN_MIC1_6 -697 0x090A //TX_PREEQ_BIN_MIC1_7 -698 0x0B0C //TX_PREEQ_BIN_MIC1_8 -699 0x0D0E //TX_PREEQ_BIN_MIC1_9 +696 0x0808 //TX_PREEQ_BIN_MIC1_6 +697 0x0809 //TX_PREEQ_BIN_MIC1_7 +698 0x0A0A //TX_PREEQ_BIN_MIC1_8 +699 0x0C10 //TX_PREEQ_BIN_MIC1_9 700 0x1013 //TX_PREEQ_BIN_MIC1_10 -701 0x1719 //TX_PREEQ_BIN_MIC1_11 -702 0x1B1E //TX_PREEQ_BIN_MIC1_12 -703 0x1E1E //TX_PREEQ_BIN_MIC1_13 -704 0x1E28 //TX_PREEQ_BIN_MIC1_14 -705 0x3042 //TX_PREEQ_BIN_MIC1_15 -706 0x0000 //TX_PREEQ_BIN_MIC1_16 +701 0x1414 //TX_PREEQ_BIN_MIC1_11 +702 0x261E //TX_PREEQ_BIN_MIC1_12 +703 0x1E14 //TX_PREEQ_BIN_MIC1_13 +704 0x1414 //TX_PREEQ_BIN_MIC1_14 +705 0x2814 //TX_PREEQ_BIN_MIC1_15 +706 0x401E //TX_PREEQ_BIN_MIC1_16 707 0x0000 //TX_PREEQ_BIN_MIC1_17 708 0x0000 //TX_PREEQ_BIN_MIC1_18 709 0x0000 //TX_PREEQ_BIN_MIC1_19 @@ -54182,7 +54182,7 @@ 771 0x0046 //TX_MIC_PWR_BIAS_2 772 0x0046 //TX_MIC_PWR_BIAS_3 773 0x0000 //TX_GAIN_LIMIT_0 -774 0x0006 //TX_GAIN_LIMIT_1 +774 0x0005 //TX_GAIN_LIMIT_1 775 0x0000 //TX_GAIN_LIMIT_2 776 0x0000 //TX_GAIN_LIMIT_3 777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN @@ -54274,7 +54274,7 @@ 863 0x199A //TX_TDDRC_HMNC_GAIN 864 0x0000 //TX_TDDRC_SMT_FLAG 865 0x0CCD //TX_TDDRC_SMT_W -866 0x0650 //TX_TDDRC_DRC_GAIN +866 0x0550 //TX_TDDRC_DRC_GAIN 867 0x7FFF //TX_TDDRC_LMT_THRD 868 0x0000 //TX_TDDRC_LMT_ALPHA 869 0x0000 //TX_TFMASKLTH @@ -54305,55 +54305,55 @@ 894 0xC000 //TX_FASTNS_SSA_THHFL 895 0xCCCC //TX_FASTNS_SSA_THLFH 896 0xD999 //TX_FASTNS_SSA_THHFH -897 0x2339 //TX_SENDFUNC_REG_MICMUTE -898 0x0021 //TX_SENDFUNC_REG_MICMUTE1 -899 0x02BC //TX_MICMUTE_RATIO_THR -900 0x0140 //TX_MICMUTE_AMP_THR +897 0x2329 //TX_SENDFUNC_REG_MICMUTE +898 0x0010 //TX_SENDFUNC_REG_MICMUTE1 +899 0x03E8 //TX_MICMUTE_RATIO_THR +900 0x01A4 //TX_MICMUTE_AMP_THR 901 0x0004 //TX_MICMUTE_HPF_IND 902 0x00C0 //TX_MICMUTE_LOG_EYR_TH 903 0x0008 //TX_MICMUTE_CVG_TIME 904 0x0008 //TX_MICMUTE_RELEASE_TIME -905 0x01FE //TX_MIC_VOLUME_MIC0MUTE -906 0x0020 //TX_MICMUTE_EPD_OFFSET_0 -907 0x001E //TX_MICMUTE_FRQ_AEC_L +905 0x0CD0 //TX_MIC_VOLUME_MIC0MUTE +906 0x0000 //TX_MICMUTE_EPD_OFFSET_0 +907 0x0028 //TX_MICMUTE_FRQ_AEC_L 908 0x7999 //TX_MICMUTE_EAD_THR 909 0x7FFF //TX_MICMUTE_LAMBDA_CB_NLE -910 0x7FFF //TX_MICMUTE_LAMBDA_RE_EST -911 0x4000 //TX_DTD_THR1_MICMUTE_0 +910 0x3000 //TX_MICMUTE_LAMBDA_RE_EST +911 0x7F00 //TX_DTD_THR1_MICMUTE_0 912 0x7000 //TX_DTD_THR1_MICMUTE_1 913 0x7FFF //TX_DTD_THR1_MICMUTE_2 914 0x7FFF //TX_DTD_THR1_MICMUTE_3 -915 0x6CCC //TX_DTD_THR2_MICMUTE_0 -916 0x0400 //TX_MICMUTE_MIN_EQ_RE_EST_0 -917 0x0400 //TX_MICMUTE_MIN_EQ_RE_EST_1 -918 0x1000 //TX_MICMUTE_MIN_EQ_RE_EST_2 -919 0x7FFF //TX_MICMUTE_MIN_EQ_RE_EST_3 -920 0x7FFF //TX_MICMUTE_MIN_EQ_RE_EST_4 -921 0x4000 //TX_MICMUTE_C_POST_FLT +915 0x2000 //TX_DTD_THR2_MICMUTE_0 +916 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_0 +917 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_1 +918 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_2 +919 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_3 +920 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_4 +921 0x7FFF //TX_MICMUTE_C_POST_FLT 922 0x03E8 //TX_MICMUTE_DT_CUT_K 923 0x0001 //TX_MICMUTE_DT_CUT_THR 924 0x03E8 //TX_MICMUTE_DT_CUT_K2 925 0x0001 //TX_MICMUTE_DT_CUT_THR2 926 0x0064 //TX_MICMUTE_DT2_HOLD_N 927 0x1000 //TX_MICMUTE_RATIODTH_THCUT -928 0x1000 //TX_MICMUTE_B_POST_FLT_ECHOL +928 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOL 929 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOH 930 0x0400 //TX_MICMUTE_C_POST_FLT_MASK 931 0x7999 //TX_MICMUTE_RATIODTL_CUT_TH -932 0x0258 //TX_MICMUTE_DT_CUT_K1 +932 0x3E80 //TX_MICMUTE_DT_CUT_K1 933 0x0800 //TX_MICMUTE_N2_SN_EST 934 0xFC00 //TX_MICMUTE_THR_SN_EST_0 935 0x001C //TX_MICMUTE_MIN_G_CTRL_0 936 0x6000 //TX_MICMUTE_A_POST_FILT_S_0 937 0x7000 //TX_MICMUTE_B_POST_FILT_0 938 0x2710 //TX_MIC1RUB_AMP_THR -939 0x0010 //TX_MIC1MUTE_RATIO_THR -940 0x0450 //TX_MIC1MUTE_AMP_THR +939 0x7FFF //TX_MIC1MUTE_RATIO_THR +940 0x0001 //TX_MIC1MUTE_AMP_THR 941 0x0008 //TX_MIC1MUTE_CVG_TIME 942 0x0008 //TX_MIC1MUTE_RELEASE_TIME -943 0x0000 //TX_AMS_RESRV_01 -944 0x0000 //TX_AMS_RESRV_02 -945 0x0000 //TX_AMS_RESRV_03 +943 0x05A0 //TX_AMS_RESRV_01 +944 0x3800 //TX_AMS_RESRV_02 +945 0x4268 //TX_AMS_RESRV_03 946 0x0000 //TX_AMS_RESRV_04 947 0x0000 //TX_AMS_RESRV_05 948 0x0000 //TX_AMS_RESRV_06 @@ -54370,8 +54370,8 @@ 959 0x0000 //TX_AMS_RESRV_17 960 0x0000 //TX_AMS_RESRV_18 961 0x0000 //TX_AMS_RESRV_19 -#RX -0 0x203C //RX_RECVFUNC_MODE_0 +#RX +0 0x243C //RX_RECVFUNC_MODE_0 1 0x0000 //RX_RECVFUNC_MODE_1 2 0x0003 //RX_SAMPLINGFREQ_SIG 3 0x0003 //RX_SAMPLINGFREQ_PROC @@ -54497,9 +54497,9 @@ 123 0x0CCD //RX_TDDRC_SMT_W 124 0x0551 //RX_TDDRC_DRC_GAIN 125 0x7C00 //RX_LAMBDA_PKA_FP -126 0x13E0 //RX_TPKA_FP -127 0x0080 //RX_MIN_G_FP -128 0x2000 //RX_MAX_G_FP +126 0x1450 //RX_TPKA_FP +127 0x0400 //RX_MIN_G_FP +128 0x0850 //RX_MAX_G_FP 129 0x0100 //RX_SPK_VOL 130 0x0000 //RX_VOL_RESRV_0 131 0x0000 //RX_MAXLEVEL_CNG @@ -54551,23 +54551,23 @@ 121 0x199A //RX_TDDRC_HMNC_GAIN 122 0x0001 //RX_TDDRC_SMT_FLAG 123 0x0CCD //RX_TDDRC_SMT_W -124 0x056F //RX_TDDRC_DRC_GAIN +124 0x0504 //RX_TDDRC_DRC_GAIN 38 0x0020 //RX_FDEQ_SUBNUM 39 0x483E //RX_FDEQ_GAIN_0 40 0x3E3E //RX_FDEQ_GAIN_1 41 0x3E4C //RX_FDEQ_GAIN_2 42 0x586E //RX_FDEQ_GAIN_3 -43 0x8496 //RX_FDEQ_GAIN_4 -44 0x968E //RX_FDEQ_GAIN_5 -45 0x8488 //RX_FDEQ_GAIN_6 -46 0x8884 //RX_FDEQ_GAIN_7 -47 0x9CA4 //RX_FDEQ_GAIN_8 -48 0x98A8 //RX_FDEQ_GAIN_9 -49 0xBEB8 //RX_FDEQ_GAIN_10 -50 0x918D //RX_FDEQ_GAIN_11 +43 0x869A //RX_FDEQ_GAIN_4 +44 0x9A9E //RX_FDEQ_GAIN_5 +45 0x8C90 //RX_FDEQ_GAIN_6 +46 0x9490 //RX_FDEQ_GAIN_7 +47 0x9EA6 //RX_FDEQ_GAIN_8 +48 0xA0B0 //RX_FDEQ_GAIN_9 +49 0xC2A6 //RX_FDEQ_GAIN_10 +50 0x8E8D //RX_FDEQ_GAIN_11 51 0x7566 //RX_FDEQ_GAIN_12 -52 0x6460 //RX_FDEQ_GAIN_13 -53 0x6174 //RX_FDEQ_GAIN_14 +52 0x6468 //RX_FDEQ_GAIN_13 +53 0x4884 //RX_FDEQ_GAIN_14 54 0x7890 //RX_FDEQ_GAIN_15 55 0x4848 //RX_FDEQ_GAIN_16 56 0x4848 //RX_FDEQ_GAIN_17 @@ -54587,12 +54587,12 @@ 70 0x090A //RX_FDEQ_BIN_7 71 0x0B0C //RX_FDEQ_BIN_8 72 0x0D09 //RX_FDEQ_BIN_9 -73 0x0819 //RX_FDEQ_BIN_10 -74 0x1E19 //RX_FDEQ_BIN_11 +73 0x140D //RX_FDEQ_BIN_10 +74 0x042D //RX_FDEQ_BIN_11 75 0x1B0F //RX_FDEQ_BIN_12 -76 0x141E //RX_FDEQ_BIN_13 -77 0x3728 //RX_FDEQ_BIN_14 -78 0x282C //RX_FDEQ_BIN_15 +76 0x1419 //RX_FDEQ_BIN_13 +77 0x2332 //RX_FDEQ_BIN_14 +78 0x372C //RX_FDEQ_BIN_15 79 0x0000 //RX_FDEQ_BIN_16 80 0x0000 //RX_FDEQ_BIN_17 81 0x0000 //RX_FDEQ_BIN_18 @@ -54625,7 +54625,7 @@ 108 0x5333 //RX_FDDRC_SLANT_1_2 109 0x5333 //RX_FDDRC_SLANT_1_3 110 0x0000 //RX_FDDRC_RESRV_0 -129 0x000A //RX_SPK_VOL +129 0x000C //RX_SPK_VOL 130 0x0000 //RX_VOL_RESRV_0 #VOL 1 6 0x1000 //RX_TDDRC_ALPHA_UP_1 @@ -54650,23 +54650,23 @@ 121 0x199A //RX_TDDRC_HMNC_GAIN 122 0x0001 //RX_TDDRC_SMT_FLAG 123 0x0CCD //RX_TDDRC_SMT_W -124 0x056F //RX_TDDRC_DRC_GAIN +124 0x0504 //RX_TDDRC_DRC_GAIN 38 0x0020 //RX_FDEQ_SUBNUM 39 0x483E //RX_FDEQ_GAIN_0 40 0x3E3E //RX_FDEQ_GAIN_1 41 0x3E4C //RX_FDEQ_GAIN_2 42 0x586E //RX_FDEQ_GAIN_3 -43 0x8496 //RX_FDEQ_GAIN_4 -44 0x968E //RX_FDEQ_GAIN_5 -45 0x8488 //RX_FDEQ_GAIN_6 -46 0x8884 //RX_FDEQ_GAIN_7 -47 0x9CA4 //RX_FDEQ_GAIN_8 -48 0x98A8 //RX_FDEQ_GAIN_9 -49 0xBEB8 //RX_FDEQ_GAIN_10 -50 0x918D //RX_FDEQ_GAIN_11 +43 0x869A //RX_FDEQ_GAIN_4 +44 0x9A9E //RX_FDEQ_GAIN_5 +45 0x8C90 //RX_FDEQ_GAIN_6 +46 0x9490 //RX_FDEQ_GAIN_7 +47 0x9EA6 //RX_FDEQ_GAIN_8 +48 0xA0B0 //RX_FDEQ_GAIN_9 +49 0xC2A6 //RX_FDEQ_GAIN_10 +50 0x8E8D //RX_FDEQ_GAIN_11 51 0x7566 //RX_FDEQ_GAIN_12 -52 0x6460 //RX_FDEQ_GAIN_13 -53 0x6174 //RX_FDEQ_GAIN_14 +52 0x6468 //RX_FDEQ_GAIN_13 +53 0x4884 //RX_FDEQ_GAIN_14 54 0x7890 //RX_FDEQ_GAIN_15 55 0x4848 //RX_FDEQ_GAIN_16 56 0x4848 //RX_FDEQ_GAIN_17 @@ -54686,12 +54686,12 @@ 70 0x090A //RX_FDEQ_BIN_7 71 0x0B0C //RX_FDEQ_BIN_8 72 0x0D09 //RX_FDEQ_BIN_9 -73 0x0819 //RX_FDEQ_BIN_10 -74 0x1E19 //RX_FDEQ_BIN_11 +73 0x140D //RX_FDEQ_BIN_10 +74 0x042D //RX_FDEQ_BIN_11 75 0x1B0F //RX_FDEQ_BIN_12 -76 0x141E //RX_FDEQ_BIN_13 -77 0x3728 //RX_FDEQ_BIN_14 -78 0x282C //RX_FDEQ_BIN_15 +76 0x1419 //RX_FDEQ_BIN_13 +77 0x2332 //RX_FDEQ_BIN_14 +78 0x372C //RX_FDEQ_BIN_15 79 0x0000 //RX_FDEQ_BIN_16 80 0x0000 //RX_FDEQ_BIN_17 81 0x0000 //RX_FDEQ_BIN_18 @@ -54724,7 +54724,7 @@ 108 0x5333 //RX_FDDRC_SLANT_1_2 109 0x5333 //RX_FDDRC_SLANT_1_3 110 0x0000 //RX_FDDRC_RESRV_0 -129 0x0010 //RX_SPK_VOL +129 0x0014 //RX_SPK_VOL 130 0x0000 //RX_VOL_RESRV_0 #VOL 2 6 0x1000 //RX_TDDRC_ALPHA_UP_1 @@ -54749,23 +54749,23 @@ 121 0x199A //RX_TDDRC_HMNC_GAIN 122 0x0001 //RX_TDDRC_SMT_FLAG 123 0x0CCD //RX_TDDRC_SMT_W -124 0x056F //RX_TDDRC_DRC_GAIN +124 0x0504 //RX_TDDRC_DRC_GAIN 38 0x0020 //RX_FDEQ_SUBNUM 39 0x483E //RX_FDEQ_GAIN_0 40 0x3E3E //RX_FDEQ_GAIN_1 41 0x3E4C //RX_FDEQ_GAIN_2 42 0x586E //RX_FDEQ_GAIN_3 -43 0x8496 //RX_FDEQ_GAIN_4 -44 0x968E //RX_FDEQ_GAIN_5 -45 0x8488 //RX_FDEQ_GAIN_6 -46 0x8884 //RX_FDEQ_GAIN_7 -47 0x9CA4 //RX_FDEQ_GAIN_8 -48 0x98A8 //RX_FDEQ_GAIN_9 -49 0xBEB8 //RX_FDEQ_GAIN_10 -50 0x918D //RX_FDEQ_GAIN_11 +43 0x869A //RX_FDEQ_GAIN_4 +44 0x9A9E //RX_FDEQ_GAIN_5 +45 0x8C90 //RX_FDEQ_GAIN_6 +46 0x9490 //RX_FDEQ_GAIN_7 +47 0x9EA6 //RX_FDEQ_GAIN_8 +48 0xA0B0 //RX_FDEQ_GAIN_9 +49 0xC2A6 //RX_FDEQ_GAIN_10 +50 0x8E8D //RX_FDEQ_GAIN_11 51 0x7566 //RX_FDEQ_GAIN_12 -52 0x6460 //RX_FDEQ_GAIN_13 -53 0x6174 //RX_FDEQ_GAIN_14 +52 0x6468 //RX_FDEQ_GAIN_13 +53 0x4884 //RX_FDEQ_GAIN_14 54 0x7890 //RX_FDEQ_GAIN_15 55 0x4848 //RX_FDEQ_GAIN_16 56 0x4848 //RX_FDEQ_GAIN_17 @@ -54785,12 +54785,12 @@ 70 0x090A //RX_FDEQ_BIN_7 71 0x0B0C //RX_FDEQ_BIN_8 72 0x0D09 //RX_FDEQ_BIN_9 -73 0x0819 //RX_FDEQ_BIN_10 -74 0x1E19 //RX_FDEQ_BIN_11 +73 0x140D //RX_FDEQ_BIN_10 +74 0x042D //RX_FDEQ_BIN_11 75 0x1B0F //RX_FDEQ_BIN_12 -76 0x141E //RX_FDEQ_BIN_13 -77 0x3728 //RX_FDEQ_BIN_14 -78 0x282C //RX_FDEQ_BIN_15 +76 0x1419 //RX_FDEQ_BIN_13 +77 0x2332 //RX_FDEQ_BIN_14 +78 0x372C //RX_FDEQ_BIN_15 79 0x0000 //RX_FDEQ_BIN_16 80 0x0000 //RX_FDEQ_BIN_17 81 0x0000 //RX_FDEQ_BIN_18 @@ -54823,7 +54823,7 @@ 108 0x5333 //RX_FDDRC_SLANT_1_2 109 0x5333 //RX_FDDRC_SLANT_1_3 110 0x0000 //RX_FDDRC_RESRV_0 -129 0x001B //RX_SPK_VOL +129 0x0022 //RX_SPK_VOL 130 0x0000 //RX_VOL_RESRV_0 #VOL 3 6 0x1000 //RX_TDDRC_ALPHA_UP_1 @@ -54848,23 +54848,23 @@ 121 0x199A //RX_TDDRC_HMNC_GAIN 122 0x0001 //RX_TDDRC_SMT_FLAG 123 0x0CCD //RX_TDDRC_SMT_W -124 0x056F //RX_TDDRC_DRC_GAIN +124 0x0504 //RX_TDDRC_DRC_GAIN 38 0x0020 //RX_FDEQ_SUBNUM 39 0x483E //RX_FDEQ_GAIN_0 40 0x3E3E //RX_FDEQ_GAIN_1 41 0x3E4C //RX_FDEQ_GAIN_2 42 0x586E //RX_FDEQ_GAIN_3 -43 0x8496 //RX_FDEQ_GAIN_4 -44 0x968E //RX_FDEQ_GAIN_5 -45 0x8488 //RX_FDEQ_GAIN_6 -46 0x8884 //RX_FDEQ_GAIN_7 -47 0x9CA4 //RX_FDEQ_GAIN_8 -48 0x98A8 //RX_FDEQ_GAIN_9 -49 0xBEB8 //RX_FDEQ_GAIN_10 -50 0x918D //RX_FDEQ_GAIN_11 +43 0x869A //RX_FDEQ_GAIN_4 +44 0x9A9E //RX_FDEQ_GAIN_5 +45 0x8C90 //RX_FDEQ_GAIN_6 +46 0x9490 //RX_FDEQ_GAIN_7 +47 0x9EA6 //RX_FDEQ_GAIN_8 +48 0xA0B0 //RX_FDEQ_GAIN_9 +49 0xC2A6 //RX_FDEQ_GAIN_10 +50 0x8E8D //RX_FDEQ_GAIN_11 51 0x7566 //RX_FDEQ_GAIN_12 -52 0x6460 //RX_FDEQ_GAIN_13 -53 0x6174 //RX_FDEQ_GAIN_14 +52 0x6468 //RX_FDEQ_GAIN_13 +53 0x4884 //RX_FDEQ_GAIN_14 54 0x7890 //RX_FDEQ_GAIN_15 55 0x4848 //RX_FDEQ_GAIN_16 56 0x4848 //RX_FDEQ_GAIN_17 @@ -54884,12 +54884,12 @@ 70 0x090A //RX_FDEQ_BIN_7 71 0x0B0C //RX_FDEQ_BIN_8 72 0x0D09 //RX_FDEQ_BIN_9 -73 0x0819 //RX_FDEQ_BIN_10 -74 0x1E19 //RX_FDEQ_BIN_11 +73 0x140D //RX_FDEQ_BIN_10 +74 0x042D //RX_FDEQ_BIN_11 75 0x1B0F //RX_FDEQ_BIN_12 -76 0x141E //RX_FDEQ_BIN_13 -77 0x3728 //RX_FDEQ_BIN_14 -78 0x282C //RX_FDEQ_BIN_15 +76 0x1419 //RX_FDEQ_BIN_13 +77 0x2332 //RX_FDEQ_BIN_14 +78 0x372C //RX_FDEQ_BIN_15 79 0x0000 //RX_FDEQ_BIN_16 80 0x0000 //RX_FDEQ_BIN_17 81 0x0000 //RX_FDEQ_BIN_18 @@ -54922,7 +54922,7 @@ 108 0x5333 //RX_FDDRC_SLANT_1_2 109 0x5333 //RX_FDDRC_SLANT_1_3 110 0x0000 //RX_FDDRC_RESRV_0 -129 0x0035 //RX_SPK_VOL +129 0x0038 //RX_SPK_VOL 130 0x0000 //RX_VOL_RESRV_0 #VOL 4 6 0x1000 //RX_TDDRC_ALPHA_UP_1 @@ -54947,23 +54947,23 @@ 121 0x199A //RX_TDDRC_HMNC_GAIN 122 0x0001 //RX_TDDRC_SMT_FLAG 123 0x0CCD //RX_TDDRC_SMT_W -124 0x056F //RX_TDDRC_DRC_GAIN +124 0x04A0 //RX_TDDRC_DRC_GAIN 38 0x0020 //RX_FDEQ_SUBNUM -39 0x483E //RX_FDEQ_GAIN_0 -40 0x3E3E //RX_FDEQ_GAIN_1 -41 0x3E4C //RX_FDEQ_GAIN_2 +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x484C //RX_FDEQ_GAIN_2 42 0x586E //RX_FDEQ_GAIN_3 -43 0x8496 //RX_FDEQ_GAIN_4 -44 0x968E //RX_FDEQ_GAIN_5 -45 0x8488 //RX_FDEQ_GAIN_6 -46 0x8884 //RX_FDEQ_GAIN_7 -47 0x9CA4 //RX_FDEQ_GAIN_8 -48 0x98A8 //RX_FDEQ_GAIN_9 -49 0xBEB8 //RX_FDEQ_GAIN_10 -50 0x918D //RX_FDEQ_GAIN_11 +43 0x869A //RX_FDEQ_GAIN_4 +44 0x9A98 //RX_FDEQ_GAIN_5 +45 0x8C90 //RX_FDEQ_GAIN_6 +46 0x948C //RX_FDEQ_GAIN_7 +47 0x9EA6 //RX_FDEQ_GAIN_8 +48 0xA0B0 //RX_FDEQ_GAIN_9 +49 0xC2AE //RX_FDEQ_GAIN_10 +50 0x9797 //RX_FDEQ_GAIN_11 51 0x7566 //RX_FDEQ_GAIN_12 -52 0x6460 //RX_FDEQ_GAIN_13 -53 0x6174 //RX_FDEQ_GAIN_14 +52 0x6468 //RX_FDEQ_GAIN_13 +53 0x4884 //RX_FDEQ_GAIN_14 54 0x7890 //RX_FDEQ_GAIN_15 55 0x4848 //RX_FDEQ_GAIN_16 56 0x4848 //RX_FDEQ_GAIN_17 @@ -54983,12 +54983,12 @@ 70 0x090A //RX_FDEQ_BIN_7 71 0x0B0C //RX_FDEQ_BIN_8 72 0x0D09 //RX_FDEQ_BIN_9 -73 0x0819 //RX_FDEQ_BIN_10 -74 0x1E19 //RX_FDEQ_BIN_11 -75 0x1B0F //RX_FDEQ_BIN_12 -76 0x141E //RX_FDEQ_BIN_13 -77 0x3728 //RX_FDEQ_BIN_14 -78 0x282C //RX_FDEQ_BIN_15 +73 0x140D //RX_FDEQ_BIN_10 +74 0x0A2D //RX_FDEQ_BIN_11 +75 0x180F //RX_FDEQ_BIN_12 +76 0x1419 //RX_FDEQ_BIN_13 +77 0x2332 //RX_FDEQ_BIN_14 +78 0x372C //RX_FDEQ_BIN_15 79 0x0000 //RX_FDEQ_BIN_16 80 0x0000 //RX_FDEQ_BIN_17 81 0x0000 //RX_FDEQ_BIN_18 @@ -55021,7 +55021,7 @@ 108 0x5333 //RX_FDDRC_SLANT_1_2 109 0x5333 //RX_FDDRC_SLANT_1_3 110 0x0000 //RX_FDDRC_RESRV_0 -129 0x0047 //RX_SPK_VOL +129 0x0055 //RX_SPK_VOL 130 0x0000 //RX_VOL_RESRV_0 #VOL 5 6 0x1000 //RX_TDDRC_ALPHA_UP_1 @@ -55046,23 +55046,23 @@ 121 0x199A //RX_TDDRC_HMNC_GAIN 122 0x0001 //RX_TDDRC_SMT_FLAG 123 0x0CCD //RX_TDDRC_SMT_W -124 0x056F //RX_TDDRC_DRC_GAIN +124 0x04A0 //RX_TDDRC_DRC_GAIN 38 0x0020 //RX_FDEQ_SUBNUM -39 0x483E //RX_FDEQ_GAIN_0 -40 0x3E3E //RX_FDEQ_GAIN_1 -41 0x3E4C //RX_FDEQ_GAIN_2 +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x484C //RX_FDEQ_GAIN_2 42 0x586E //RX_FDEQ_GAIN_3 -43 0x8496 //RX_FDEQ_GAIN_4 -44 0x968E //RX_FDEQ_GAIN_5 -45 0x8488 //RX_FDEQ_GAIN_6 -46 0x8884 //RX_FDEQ_GAIN_7 -47 0x9CA4 //RX_FDEQ_GAIN_8 -48 0x98A8 //RX_FDEQ_GAIN_9 -49 0xBEB8 //RX_FDEQ_GAIN_10 -50 0x918D //RX_FDEQ_GAIN_11 +43 0x869A //RX_FDEQ_GAIN_4 +44 0x9A98 //RX_FDEQ_GAIN_5 +45 0x8C90 //RX_FDEQ_GAIN_6 +46 0x948C //RX_FDEQ_GAIN_7 +47 0x9EA6 //RX_FDEQ_GAIN_8 +48 0xA0B0 //RX_FDEQ_GAIN_9 +49 0xC2AE //RX_FDEQ_GAIN_10 +50 0x9797 //RX_FDEQ_GAIN_11 51 0x7566 //RX_FDEQ_GAIN_12 -52 0x6460 //RX_FDEQ_GAIN_13 -53 0x6174 //RX_FDEQ_GAIN_14 +52 0x6468 //RX_FDEQ_GAIN_13 +53 0x4884 //RX_FDEQ_GAIN_14 54 0x7890 //RX_FDEQ_GAIN_15 55 0x4848 //RX_FDEQ_GAIN_16 56 0x4848 //RX_FDEQ_GAIN_17 @@ -55082,12 +55082,12 @@ 70 0x090A //RX_FDEQ_BIN_7 71 0x0B0C //RX_FDEQ_BIN_8 72 0x0D09 //RX_FDEQ_BIN_9 -73 0x0819 //RX_FDEQ_BIN_10 -74 0x1E19 //RX_FDEQ_BIN_11 -75 0x1B0F //RX_FDEQ_BIN_12 -76 0x141E //RX_FDEQ_BIN_13 -77 0x3728 //RX_FDEQ_BIN_14 -78 0x282C //RX_FDEQ_BIN_15 +73 0x140D //RX_FDEQ_BIN_10 +74 0x0A2D //RX_FDEQ_BIN_11 +75 0x180F //RX_FDEQ_BIN_12 +76 0x1419 //RX_FDEQ_BIN_13 +77 0x2332 //RX_FDEQ_BIN_14 +78 0x372C //RX_FDEQ_BIN_15 79 0x0000 //RX_FDEQ_BIN_16 80 0x0000 //RX_FDEQ_BIN_17 81 0x0000 //RX_FDEQ_BIN_18 @@ -55120,7 +55120,7 @@ 108 0x5333 //RX_FDDRC_SLANT_1_2 109 0x5333 //RX_FDDRC_SLANT_1_3 110 0x0000 //RX_FDDRC_RESRV_0 -129 0x0076 //RX_SPK_VOL +129 0x0089 //RX_SPK_VOL 130 0x0000 //RX_VOL_RESRV_0 #VOL 6 6 0x1000 //RX_TDDRC_ALPHA_UP_1 @@ -55145,23 +55145,23 @@ 121 0x199A //RX_TDDRC_HMNC_GAIN 122 0x0001 //RX_TDDRC_SMT_FLAG 123 0x0CCD //RX_TDDRC_SMT_W -124 0x056F //RX_TDDRC_DRC_GAIN +124 0x04A0 //RX_TDDRC_DRC_GAIN 38 0x0020 //RX_FDEQ_SUBNUM -39 0x483E //RX_FDEQ_GAIN_0 -40 0x3E3E //RX_FDEQ_GAIN_1 -41 0x3E4C //RX_FDEQ_GAIN_2 +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x484C //RX_FDEQ_GAIN_2 42 0x586E //RX_FDEQ_GAIN_3 -43 0x8496 //RX_FDEQ_GAIN_4 -44 0x968E //RX_FDEQ_GAIN_5 -45 0x8488 //RX_FDEQ_GAIN_6 -46 0x8884 //RX_FDEQ_GAIN_7 -47 0x9CA4 //RX_FDEQ_GAIN_8 -48 0x98A8 //RX_FDEQ_GAIN_9 -49 0xBEB8 //RX_FDEQ_GAIN_10 -50 0x918D //RX_FDEQ_GAIN_11 +43 0x869A //RX_FDEQ_GAIN_4 +44 0x9A98 //RX_FDEQ_GAIN_5 +45 0x8C90 //RX_FDEQ_GAIN_6 +46 0x948C //RX_FDEQ_GAIN_7 +47 0x9EA6 //RX_FDEQ_GAIN_8 +48 0xA0B0 //RX_FDEQ_GAIN_9 +49 0xC2AE //RX_FDEQ_GAIN_10 +50 0x9797 //RX_FDEQ_GAIN_11 51 0x7566 //RX_FDEQ_GAIN_12 -52 0x6460 //RX_FDEQ_GAIN_13 -53 0x6174 //RX_FDEQ_GAIN_14 +52 0x6468 //RX_FDEQ_GAIN_13 +53 0x4884 //RX_FDEQ_GAIN_14 54 0x7890 //RX_FDEQ_GAIN_15 55 0x4848 //RX_FDEQ_GAIN_16 56 0x4848 //RX_FDEQ_GAIN_17 @@ -55181,12 +55181,12 @@ 70 0x090A //RX_FDEQ_BIN_7 71 0x0B0C //RX_FDEQ_BIN_8 72 0x0D09 //RX_FDEQ_BIN_9 -73 0x0819 //RX_FDEQ_BIN_10 -74 0x1E19 //RX_FDEQ_BIN_11 -75 0x1B0F //RX_FDEQ_BIN_12 -76 0x141E //RX_FDEQ_BIN_13 -77 0x3728 //RX_FDEQ_BIN_14 -78 0x282C //RX_FDEQ_BIN_15 +73 0x140D //RX_FDEQ_BIN_10 +74 0x0A2D //RX_FDEQ_BIN_11 +75 0x180F //RX_FDEQ_BIN_12 +76 0x1419 //RX_FDEQ_BIN_13 +77 0x2332 //RX_FDEQ_BIN_14 +78 0x372C //RX_FDEQ_BIN_15 79 0x0000 //RX_FDEQ_BIN_16 80 0x0000 //RX_FDEQ_BIN_17 81 0x0000 //RX_FDEQ_BIN_18 @@ -56077,12 +56077,12 @@ #PARAM_MODE FULL #PARAM_TYPE TX+2RX #TOTAL_CUSTOM_STEP 7+7 -#TX +#TX 0 0x0000 //TX_OPERATION_MODE_0 1 0x0000 //TX_OPERATION_MODE_1 2 0x0076 //TX_PATCH_REG -3 0x6F5E //TX_SENDFUNC_MODE_0 -4 0x0001 //TX_SENDFUNC_MODE_1 +3 0x6B5E //TX_SENDFUNC_MODE_0 +4 0x0000 //TX_SENDFUNC_MODE_1 5 0x0002 //TX_NUM_MIC 6 0x0003 //TX_SAMPLINGFREQ_SIG 7 0x0003 //TX_SAMPLINGFREQ_PROC @@ -56099,7 +56099,7 @@ 18 0x0000 //TX_SYS_RESRV_2 19 0x0000 //TX_SYS_RESRV_3 20 0x0000 //TX_DIST2REF0 -21 0x00A3 //TX_DIST2REF1 +21 0x009C //TX_DIST2REF1 22 0x0000 //TX_DIST2REF_02 23 0x0000 //TX_DIST2REF_03 24 0x0000 //TX_DIST2REF_04 @@ -56247,7 +56247,7 @@ 166 0x1000 //TX_LAMBDA_CB_NLE 167 0x1800 //TX_C_POST_FLT 168 0x4000 //TX_GAIN_NP -169 0x003C //TX_SE_HOLD_N +169 0x01C0 //TX_SE_HOLD_N 170 0x0046 //TX_DT_HOLD_N 171 0x03E8 //TX_DT2_HOLD_N 172 0x6666 //TX_AEC_RESRV_0 @@ -56276,7 +56276,7 @@ 195 0x0000 //TX_NORMENERHIGHTH 196 0x0000 //TX_NORMENERHIGHTHL 197 0x7000 //TX_DTD_THR1_0 -198 0x7000 //TX_DTD_THR1_1 +198 0x7530 //TX_DTD_THR1_1 199 0x7000 //TX_DTD_THR1_2 200 0x7F00 //TX_DTD_THR1_3 201 0x7F00 //TX_DTD_THR1_4 @@ -56379,12 +56379,12 @@ 298 0x0000 //TX_NS_MAX_PRI_SNR_TH 299 0x0000 //TX_NMOS_SUP_MENSA 300 0x7FFF //TX_SNRI_SUP_0 -301 0x6000 //TX_SNRI_SUP_1 -302 0x6000 //TX_SNRI_SUP_2 +301 0x2000 //TX_SNRI_SUP_1 +302 0x2000 //TX_SNRI_SUP_2 303 0x6000 //TX_SNRI_SUP_3 304 0x6000 //TX_SNRI_SUP_4 305 0x6000 //TX_SNRI_SUP_5 -306 0x6000 //TX_SNRI_SUP_6 +306 0x3000 //TX_SNRI_SUP_6 307 0x6000 //TX_SNRI_SUP_7 308 0x6000 //TX_THR_LFNS 309 0x0017 //TX_G_LFNS @@ -56401,9 +56401,9 @@ 320 0x5000 //TX_A_POST_FILT_S_6 321 0x7000 //TX_A_POST_FILT_S_7 322 0x1000 //TX_B_POST_FILT_0 -323 0x1000 //TX_B_POST_FILT_1 -324 0x2000 //TX_B_POST_FILT_2 -325 0x2000 //TX_B_POST_FILT_3 +323 0x5000 //TX_B_POST_FILT_1 +324 0x6000 //TX_B_POST_FILT_2 +325 0x6000 //TX_B_POST_FILT_3 326 0x2000 //TX_B_POST_FILT_4 327 0x1000 //TX_B_POST_FILT_5 328 0x3000 //TX_B_POST_FILT_6 @@ -56448,10 +56448,10 @@ 367 0x000A //TX_NOISE_TH_0 368 0x7FFF //TX_NOISE_TH_0_2 369 0x7FFF //TX_NOISE_TH_0_3 -370 0x00C6 //TX_NOISE_TH_1 +370 0x01F4 //TX_NOISE_TH_1 371 0x0DAC //TX_NOISE_TH_2 -372 0x2260 //TX_NOISE_TH_3 -373 0x7080 //TX_NOISE_TH_4 +372 0x2134 //TX_NOISE_TH_3 +373 0x6978 //TX_NOISE_TH_4 374 0x57E4 //TX_NOISE_TH_5 375 0x4BD6 //TX_NOISE_TH_5_2 376 0x0001 //TX_NOISE_TH_5_3 @@ -56471,7 +56471,7 @@ 390 0x0000 //TX_NN_NPB_GAIN 391 0x3000 //TX_POST_MASK_SUP_HSNE 392 0x07D0 //TX_TAIL_DET_TH -393 0x4000 //TX_B_LESSCUT_RTO_WTA +393 0x7FFF //TX_B_LESSCUT_RTO_WTA 394 0x0000 //TX_MEL_G_R 395 0x0080 //TX_SUPHIGH_TH 396 0x0000 //TX_MASK_G_R @@ -56488,7 +56488,7 @@ 407 0x012C //TX_MINENOISE_MIC0_S_TH 408 0x2900 //TX_MIN_G_CTRL_SSNS 409 0x0800 //TX_METAL_RTO_THR -410 0x0FA0 //TX_NS_FP_K_METAL +410 0x07D0 //TX_NS_FP_K_METAL 411 0x3A98 //TX_NOISEDET_BOOST_TH 412 0x0FA0 //TX_NSMOOTH_TH 413 0x0000 //TX_NS_RESRV_8 @@ -56518,8 +56518,8 @@ 437 0x0032 //TX_SILENCE_T 438 0x0000 //TX_A_POST_FLT_WTA 439 0x799A //TX_LAMBDA_PFLT_WTA -440 0x051E //TX_SB_RHO_MEAN2_TH -441 0x02F0 //TX_SB_RHO_MEAN3_TH +440 0x03E8 //TX_SB_RHO_MEAN2_TH +441 0x03E8 //TX_SB_RHO_MEAN3_TH 442 0x0000 //TX_HS_RESRV_4 443 0x0000 //TX_HS_RESRV_5 444 0x0001 //TX_DOA_VAD_THR_1 @@ -56587,7 +56587,7 @@ 506 0x2000 //TX_RADIODTLV 507 0x0320 //TX_POWER_LINEIN_TH 508 0x0014 //TX_FE_VADCOUNT_TH_FC -509 0x0000 //TX_ECHO_SUPP_FC +509 0x000A //TX_ECHO_SUPP_FC 510 0x0C80 //TX_ECHO_TH 511 0x6666 //TX_MIC_TO_BFGAIN 512 0x0000 //TX_MICTOBFGAIN0 @@ -56656,12 +56656,12 @@ 575 0x4348 //TX_FDEQ_GAIN_8 576 0x4848 //TX_FDEQ_GAIN_9 577 0x4A49 //TX_FDEQ_GAIN_10 -578 0x4E4A //TX_FDEQ_GAIN_11 +578 0x484A //TX_FDEQ_GAIN_11 579 0x4840 //TX_FDEQ_GAIN_12 580 0x4040 //TX_FDEQ_GAIN_13 -581 0x4054 //TX_FDEQ_GAIN_14 -582 0x687A //TX_FDEQ_GAIN_15 -583 0x4848 //TX_FDEQ_GAIN_16 +581 0x485C //TX_FDEQ_GAIN_14 +582 0x707E //TX_FDEQ_GAIN_15 +583 0x5D48 //TX_FDEQ_GAIN_16 584 0x4848 //TX_FDEQ_GAIN_17 585 0x4848 //TX_FDEQ_GAIN_18 586 0x4848 //TX_FDEQ_GAIN_19 @@ -56750,17 +56750,17 @@ 669 0x4848 //TX_PREEQ_GAIN_MIC1_3 670 0x4848 //TX_PREEQ_GAIN_MIC1_4 671 0x4848 //TX_PREEQ_GAIN_MIC1_5 -672 0x494A //TX_PREEQ_GAIN_MIC1_6 -673 0x4B4C //TX_PREEQ_GAIN_MIC1_7 -674 0x4D4E //TX_PREEQ_GAIN_MIC1_8 -675 0x4F52 //TX_PREEQ_GAIN_MIC1_9 -676 0x5355 //TX_PREEQ_GAIN_MIC1_10 -677 0x585C //TX_PREEQ_GAIN_MIC1_11 -678 0x616A //TX_PREEQ_GAIN_MIC1_12 -679 0x726E //TX_PREEQ_GAIN_MIC1_13 -680 0x5C48 //TX_PREEQ_GAIN_MIC1_14 -681 0x3B38 //TX_PREEQ_GAIN_MIC1_15 -682 0x4848 //TX_PREEQ_GAIN_MIC1_16 +672 0x4848 //TX_PREEQ_GAIN_MIC1_6 +673 0x4849 //TX_PREEQ_GAIN_MIC1_7 +674 0x4A4A //TX_PREEQ_GAIN_MIC1_8 +675 0x4B4D //TX_PREEQ_GAIN_MIC1_9 +676 0x4E4F //TX_PREEQ_GAIN_MIC1_10 +677 0x5052 //TX_PREEQ_GAIN_MIC1_11 +678 0x5354 //TX_PREEQ_GAIN_MIC1_12 +679 0x5454 //TX_PREEQ_GAIN_MIC1_13 +680 0x5653 //TX_PREEQ_GAIN_MIC1_14 +681 0x4C48 //TX_PREEQ_GAIN_MIC1_15 +682 0x4444 //TX_PREEQ_GAIN_MIC1_16 683 0x4848 //TX_PREEQ_GAIN_MIC1_17 684 0x4848 //TX_PREEQ_GAIN_MIC1_18 685 0x4848 //TX_PREEQ_GAIN_MIC1_19 @@ -56774,17 +56774,17 @@ 693 0x0304 //TX_PREEQ_BIN_MIC1_3 694 0x0405 //TX_PREEQ_BIN_MIC1_4 695 0x0506 //TX_PREEQ_BIN_MIC1_5 -696 0x0708 //TX_PREEQ_BIN_MIC1_6 -697 0x090A //TX_PREEQ_BIN_MIC1_7 -698 0x0B0C //TX_PREEQ_BIN_MIC1_8 -699 0x0D0E //TX_PREEQ_BIN_MIC1_9 +696 0x0808 //TX_PREEQ_BIN_MIC1_6 +697 0x0809 //TX_PREEQ_BIN_MIC1_7 +698 0x0A0A //TX_PREEQ_BIN_MIC1_8 +699 0x0C10 //TX_PREEQ_BIN_MIC1_9 700 0x1013 //TX_PREEQ_BIN_MIC1_10 -701 0x1719 //TX_PREEQ_BIN_MIC1_11 -702 0x1B1E //TX_PREEQ_BIN_MIC1_12 -703 0x1E1E //TX_PREEQ_BIN_MIC1_13 -704 0x1E28 //TX_PREEQ_BIN_MIC1_14 -705 0x3042 //TX_PREEQ_BIN_MIC1_15 -706 0x0000 //TX_PREEQ_BIN_MIC1_16 +701 0x1414 //TX_PREEQ_BIN_MIC1_11 +702 0x261E //TX_PREEQ_BIN_MIC1_12 +703 0x1E14 //TX_PREEQ_BIN_MIC1_13 +704 0x1414 //TX_PREEQ_BIN_MIC1_14 +705 0x2814 //TX_PREEQ_BIN_MIC1_15 +706 0x401E //TX_PREEQ_BIN_MIC1_16 707 0x0000 //TX_PREEQ_BIN_MIC1_17 708 0x0000 //TX_PREEQ_BIN_MIC1_18 709 0x0000 //TX_PREEQ_BIN_MIC1_19 @@ -56852,7 +56852,7 @@ 771 0x0046 //TX_MIC_PWR_BIAS_2 772 0x0046 //TX_MIC_PWR_BIAS_3 773 0x0000 //TX_GAIN_LIMIT_0 -774 0x0006 //TX_GAIN_LIMIT_1 +774 0x0005 //TX_GAIN_LIMIT_1 775 0x0000 //TX_GAIN_LIMIT_2 776 0x0000 //TX_GAIN_LIMIT_3 777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN @@ -56944,7 +56944,7 @@ 863 0x199A //TX_TDDRC_HMNC_GAIN 864 0x0000 //TX_TDDRC_SMT_FLAG 865 0x0CCD //TX_TDDRC_SMT_W -866 0x0650 //TX_TDDRC_DRC_GAIN +866 0x0550 //TX_TDDRC_DRC_GAIN 867 0x7FFF //TX_TDDRC_LMT_THRD 868 0x0000 //TX_TDDRC_LMT_ALPHA 869 0x0000 //TX_TFMASKLTH @@ -56975,55 +56975,55 @@ 894 0xC000 //TX_FASTNS_SSA_THHFL 895 0xCCCC //TX_FASTNS_SSA_THLFH 896 0xD999 //TX_FASTNS_SSA_THHFH -897 0x2339 //TX_SENDFUNC_REG_MICMUTE -898 0x0021 //TX_SENDFUNC_REG_MICMUTE1 -899 0x02BC //TX_MICMUTE_RATIO_THR -900 0x0140 //TX_MICMUTE_AMP_THR +897 0x2329 //TX_SENDFUNC_REG_MICMUTE +898 0x0010 //TX_SENDFUNC_REG_MICMUTE1 +899 0x03E8 //TX_MICMUTE_RATIO_THR +900 0x01A4 //TX_MICMUTE_AMP_THR 901 0x0004 //TX_MICMUTE_HPF_IND 902 0x00C0 //TX_MICMUTE_LOG_EYR_TH 903 0x0008 //TX_MICMUTE_CVG_TIME 904 0x0008 //TX_MICMUTE_RELEASE_TIME -905 0x01FE //TX_MIC_VOLUME_MIC0MUTE -906 0x0020 //TX_MICMUTE_EPD_OFFSET_0 -907 0x001E //TX_MICMUTE_FRQ_AEC_L +905 0x0CD0 //TX_MIC_VOLUME_MIC0MUTE +906 0x0000 //TX_MICMUTE_EPD_OFFSET_0 +907 0x0028 //TX_MICMUTE_FRQ_AEC_L 908 0x7999 //TX_MICMUTE_EAD_THR 909 0x7FFF //TX_MICMUTE_LAMBDA_CB_NLE -910 0x7FFF //TX_MICMUTE_LAMBDA_RE_EST -911 0x4000 //TX_DTD_THR1_MICMUTE_0 +910 0x3000 //TX_MICMUTE_LAMBDA_RE_EST +911 0x7F00 //TX_DTD_THR1_MICMUTE_0 912 0x7000 //TX_DTD_THR1_MICMUTE_1 913 0x7FFF //TX_DTD_THR1_MICMUTE_2 914 0x7FFF //TX_DTD_THR1_MICMUTE_3 -915 0x6CCC //TX_DTD_THR2_MICMUTE_0 -916 0x0400 //TX_MICMUTE_MIN_EQ_RE_EST_0 -917 0x0400 //TX_MICMUTE_MIN_EQ_RE_EST_1 -918 0x1000 //TX_MICMUTE_MIN_EQ_RE_EST_2 -919 0x7FFF //TX_MICMUTE_MIN_EQ_RE_EST_3 -920 0x7FFF //TX_MICMUTE_MIN_EQ_RE_EST_4 -921 0x4000 //TX_MICMUTE_C_POST_FLT +915 0x2000 //TX_DTD_THR2_MICMUTE_0 +916 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_0 +917 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_1 +918 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_2 +919 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_3 +920 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_4 +921 0x7FFF //TX_MICMUTE_C_POST_FLT 922 0x03E8 //TX_MICMUTE_DT_CUT_K 923 0x0001 //TX_MICMUTE_DT_CUT_THR 924 0x03E8 //TX_MICMUTE_DT_CUT_K2 925 0x0001 //TX_MICMUTE_DT_CUT_THR2 926 0x0064 //TX_MICMUTE_DT2_HOLD_N 927 0x1000 //TX_MICMUTE_RATIODTH_THCUT -928 0x1000 //TX_MICMUTE_B_POST_FLT_ECHOL +928 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOL 929 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOH 930 0x0400 //TX_MICMUTE_C_POST_FLT_MASK 931 0x7999 //TX_MICMUTE_RATIODTL_CUT_TH -932 0x0258 //TX_MICMUTE_DT_CUT_K1 +932 0x3E80 //TX_MICMUTE_DT_CUT_K1 933 0x0800 //TX_MICMUTE_N2_SN_EST 934 0xFC00 //TX_MICMUTE_THR_SN_EST_0 935 0x001C //TX_MICMUTE_MIN_G_CTRL_0 936 0x6000 //TX_MICMUTE_A_POST_FILT_S_0 937 0x7000 //TX_MICMUTE_B_POST_FILT_0 938 0x2710 //TX_MIC1RUB_AMP_THR -939 0x0010 //TX_MIC1MUTE_RATIO_THR -940 0x0450 //TX_MIC1MUTE_AMP_THR +939 0x7FFF //TX_MIC1MUTE_RATIO_THR +940 0x0001 //TX_MIC1MUTE_AMP_THR 941 0x0008 //TX_MIC1MUTE_CVG_TIME 942 0x0008 //TX_MIC1MUTE_RELEASE_TIME -943 0x0000 //TX_AMS_RESRV_01 -944 0x0000 //TX_AMS_RESRV_02 -945 0x0000 //TX_AMS_RESRV_03 +943 0x05A0 //TX_AMS_RESRV_01 +944 0x3800 //TX_AMS_RESRV_02 +945 0x4268 //TX_AMS_RESRV_03 946 0x0000 //TX_AMS_RESRV_04 947 0x0000 //TX_AMS_RESRV_05 948 0x0000 //TX_AMS_RESRV_06 @@ -57040,8 +57040,8 @@ 959 0x0000 //TX_AMS_RESRV_17 960 0x0000 //TX_AMS_RESRV_18 961 0x0000 //TX_AMS_RESRV_19 -#RX -0 0x203C //RX_RECVFUNC_MODE_0 +#RX +0 0x243C //RX_RECVFUNC_MODE_0 1 0x0000 //RX_RECVFUNC_MODE_1 2 0x0003 //RX_SAMPLINGFREQ_SIG 3 0x0003 //RX_SAMPLINGFREQ_PROC @@ -57167,9 +57167,9 @@ 123 0x0CCD //RX_TDDRC_SMT_W 124 0x0551 //RX_TDDRC_DRC_GAIN 125 0x7C00 //RX_LAMBDA_PKA_FP -126 0x13E0 //RX_TPKA_FP -127 0x0080 //RX_MIN_G_FP -128 0x2000 //RX_MAX_G_FP +126 0x1450 //RX_TPKA_FP +127 0x0400 //RX_MIN_G_FP +128 0x0850 //RX_MAX_G_FP 129 0x0100 //RX_SPK_VOL 130 0x0000 //RX_VOL_RESRV_0 131 0x0000 //RX_MAXLEVEL_CNG @@ -57221,23 +57221,23 @@ 121 0x199A //RX_TDDRC_HMNC_GAIN 122 0x0001 //RX_TDDRC_SMT_FLAG 123 0x0CCD //RX_TDDRC_SMT_W -124 0x056F //RX_TDDRC_DRC_GAIN +124 0x0504 //RX_TDDRC_DRC_GAIN 38 0x0020 //RX_FDEQ_SUBNUM 39 0x483E //RX_FDEQ_GAIN_0 40 0x3E3E //RX_FDEQ_GAIN_1 41 0x3E4C //RX_FDEQ_GAIN_2 42 0x586E //RX_FDEQ_GAIN_3 -43 0x8496 //RX_FDEQ_GAIN_4 -44 0x968E //RX_FDEQ_GAIN_5 -45 0x8488 //RX_FDEQ_GAIN_6 -46 0x8884 //RX_FDEQ_GAIN_7 -47 0x9CA4 //RX_FDEQ_GAIN_8 -48 0x98A8 //RX_FDEQ_GAIN_9 -49 0xBEB8 //RX_FDEQ_GAIN_10 -50 0x918D //RX_FDEQ_GAIN_11 +43 0x869A //RX_FDEQ_GAIN_4 +44 0x9A9E //RX_FDEQ_GAIN_5 +45 0x8C90 //RX_FDEQ_GAIN_6 +46 0x9490 //RX_FDEQ_GAIN_7 +47 0x9EA6 //RX_FDEQ_GAIN_8 +48 0xA0B0 //RX_FDEQ_GAIN_9 +49 0xC2A6 //RX_FDEQ_GAIN_10 +50 0x8E8D //RX_FDEQ_GAIN_11 51 0x7566 //RX_FDEQ_GAIN_12 -52 0x6460 //RX_FDEQ_GAIN_13 -53 0x6174 //RX_FDEQ_GAIN_14 +52 0x6468 //RX_FDEQ_GAIN_13 +53 0x4884 //RX_FDEQ_GAIN_14 54 0x7890 //RX_FDEQ_GAIN_15 55 0x4848 //RX_FDEQ_GAIN_16 56 0x4848 //RX_FDEQ_GAIN_17 @@ -57257,12 +57257,12 @@ 70 0x090A //RX_FDEQ_BIN_7 71 0x0B0C //RX_FDEQ_BIN_8 72 0x0D09 //RX_FDEQ_BIN_9 -73 0x0819 //RX_FDEQ_BIN_10 -74 0x1E19 //RX_FDEQ_BIN_11 +73 0x140D //RX_FDEQ_BIN_10 +74 0x042D //RX_FDEQ_BIN_11 75 0x1B0F //RX_FDEQ_BIN_12 -76 0x141E //RX_FDEQ_BIN_13 -77 0x3728 //RX_FDEQ_BIN_14 -78 0x282C //RX_FDEQ_BIN_15 +76 0x1419 //RX_FDEQ_BIN_13 +77 0x2332 //RX_FDEQ_BIN_14 +78 0x372C //RX_FDEQ_BIN_15 79 0x0000 //RX_FDEQ_BIN_16 80 0x0000 //RX_FDEQ_BIN_17 81 0x0000 //RX_FDEQ_BIN_18 @@ -57295,7 +57295,7 @@ 108 0x5333 //RX_FDDRC_SLANT_1_2 109 0x5333 //RX_FDDRC_SLANT_1_3 110 0x0000 //RX_FDDRC_RESRV_0 -129 0x000A //RX_SPK_VOL +129 0x000C //RX_SPK_VOL 130 0x0000 //RX_VOL_RESRV_0 #VOL 1 6 0x1000 //RX_TDDRC_ALPHA_UP_1 @@ -57320,23 +57320,23 @@ 121 0x199A //RX_TDDRC_HMNC_GAIN 122 0x0001 //RX_TDDRC_SMT_FLAG 123 0x0CCD //RX_TDDRC_SMT_W -124 0x056F //RX_TDDRC_DRC_GAIN +124 0x0504 //RX_TDDRC_DRC_GAIN 38 0x0020 //RX_FDEQ_SUBNUM 39 0x483E //RX_FDEQ_GAIN_0 40 0x3E3E //RX_FDEQ_GAIN_1 41 0x3E4C //RX_FDEQ_GAIN_2 42 0x586E //RX_FDEQ_GAIN_3 -43 0x8496 //RX_FDEQ_GAIN_4 -44 0x968E //RX_FDEQ_GAIN_5 -45 0x8488 //RX_FDEQ_GAIN_6 -46 0x8884 //RX_FDEQ_GAIN_7 -47 0x9CA4 //RX_FDEQ_GAIN_8 -48 0x98A8 //RX_FDEQ_GAIN_9 -49 0xBEB8 //RX_FDEQ_GAIN_10 -50 0x918D //RX_FDEQ_GAIN_11 +43 0x869A //RX_FDEQ_GAIN_4 +44 0x9A9E //RX_FDEQ_GAIN_5 +45 0x8C90 //RX_FDEQ_GAIN_6 +46 0x9490 //RX_FDEQ_GAIN_7 +47 0x9EA6 //RX_FDEQ_GAIN_8 +48 0xA0B0 //RX_FDEQ_GAIN_9 +49 0xC2A6 //RX_FDEQ_GAIN_10 +50 0x8E8D //RX_FDEQ_GAIN_11 51 0x7566 //RX_FDEQ_GAIN_12 -52 0x6460 //RX_FDEQ_GAIN_13 -53 0x6174 //RX_FDEQ_GAIN_14 +52 0x6468 //RX_FDEQ_GAIN_13 +53 0x4884 //RX_FDEQ_GAIN_14 54 0x7890 //RX_FDEQ_GAIN_15 55 0x4848 //RX_FDEQ_GAIN_16 56 0x4848 //RX_FDEQ_GAIN_17 @@ -57356,12 +57356,12 @@ 70 0x090A //RX_FDEQ_BIN_7 71 0x0B0C //RX_FDEQ_BIN_8 72 0x0D09 //RX_FDEQ_BIN_9 -73 0x0819 //RX_FDEQ_BIN_10 -74 0x1E19 //RX_FDEQ_BIN_11 +73 0x140D //RX_FDEQ_BIN_10 +74 0x042D //RX_FDEQ_BIN_11 75 0x1B0F //RX_FDEQ_BIN_12 -76 0x141E //RX_FDEQ_BIN_13 -77 0x3728 //RX_FDEQ_BIN_14 -78 0x282C //RX_FDEQ_BIN_15 +76 0x1419 //RX_FDEQ_BIN_13 +77 0x2332 //RX_FDEQ_BIN_14 +78 0x372C //RX_FDEQ_BIN_15 79 0x0000 //RX_FDEQ_BIN_16 80 0x0000 //RX_FDEQ_BIN_17 81 0x0000 //RX_FDEQ_BIN_18 @@ -57394,7 +57394,7 @@ 108 0x5333 //RX_FDDRC_SLANT_1_2 109 0x5333 //RX_FDDRC_SLANT_1_3 110 0x0000 //RX_FDDRC_RESRV_0 -129 0x0010 //RX_SPK_VOL +129 0x0014 //RX_SPK_VOL 130 0x0000 //RX_VOL_RESRV_0 #VOL 2 6 0x1000 //RX_TDDRC_ALPHA_UP_1 @@ -57419,23 +57419,23 @@ 121 0x199A //RX_TDDRC_HMNC_GAIN 122 0x0001 //RX_TDDRC_SMT_FLAG 123 0x0CCD //RX_TDDRC_SMT_W -124 0x056F //RX_TDDRC_DRC_GAIN +124 0x0504 //RX_TDDRC_DRC_GAIN 38 0x0020 //RX_FDEQ_SUBNUM 39 0x483E //RX_FDEQ_GAIN_0 40 0x3E3E //RX_FDEQ_GAIN_1 41 0x3E4C //RX_FDEQ_GAIN_2 42 0x586E //RX_FDEQ_GAIN_3 -43 0x8496 //RX_FDEQ_GAIN_4 -44 0x968E //RX_FDEQ_GAIN_5 -45 0x8488 //RX_FDEQ_GAIN_6 -46 0x8884 //RX_FDEQ_GAIN_7 -47 0x9CA4 //RX_FDEQ_GAIN_8 -48 0x98A8 //RX_FDEQ_GAIN_9 -49 0xBEB8 //RX_FDEQ_GAIN_10 -50 0x918D //RX_FDEQ_GAIN_11 +43 0x869A //RX_FDEQ_GAIN_4 +44 0x9A9E //RX_FDEQ_GAIN_5 +45 0x8C90 //RX_FDEQ_GAIN_6 +46 0x9490 //RX_FDEQ_GAIN_7 +47 0x9EA6 //RX_FDEQ_GAIN_8 +48 0xA0B0 //RX_FDEQ_GAIN_9 +49 0xC2A6 //RX_FDEQ_GAIN_10 +50 0x8E8D //RX_FDEQ_GAIN_11 51 0x7566 //RX_FDEQ_GAIN_12 -52 0x6460 //RX_FDEQ_GAIN_13 -53 0x6174 //RX_FDEQ_GAIN_14 +52 0x6468 //RX_FDEQ_GAIN_13 +53 0x4884 //RX_FDEQ_GAIN_14 54 0x7890 //RX_FDEQ_GAIN_15 55 0x4848 //RX_FDEQ_GAIN_16 56 0x4848 //RX_FDEQ_GAIN_17 @@ -57455,12 +57455,12 @@ 70 0x090A //RX_FDEQ_BIN_7 71 0x0B0C //RX_FDEQ_BIN_8 72 0x0D09 //RX_FDEQ_BIN_9 -73 0x0819 //RX_FDEQ_BIN_10 -74 0x1E19 //RX_FDEQ_BIN_11 +73 0x140D //RX_FDEQ_BIN_10 +74 0x042D //RX_FDEQ_BIN_11 75 0x1B0F //RX_FDEQ_BIN_12 -76 0x141E //RX_FDEQ_BIN_13 -77 0x3728 //RX_FDEQ_BIN_14 -78 0x282C //RX_FDEQ_BIN_15 +76 0x1419 //RX_FDEQ_BIN_13 +77 0x2332 //RX_FDEQ_BIN_14 +78 0x372C //RX_FDEQ_BIN_15 79 0x0000 //RX_FDEQ_BIN_16 80 0x0000 //RX_FDEQ_BIN_17 81 0x0000 //RX_FDEQ_BIN_18 @@ -57493,7 +57493,7 @@ 108 0x5333 //RX_FDDRC_SLANT_1_2 109 0x5333 //RX_FDDRC_SLANT_1_3 110 0x0000 //RX_FDDRC_RESRV_0 -129 0x001B //RX_SPK_VOL +129 0x0022 //RX_SPK_VOL 130 0x0000 //RX_VOL_RESRV_0 #VOL 3 6 0x1000 //RX_TDDRC_ALPHA_UP_1 @@ -57518,23 +57518,23 @@ 121 0x199A //RX_TDDRC_HMNC_GAIN 122 0x0001 //RX_TDDRC_SMT_FLAG 123 0x0CCD //RX_TDDRC_SMT_W -124 0x056F //RX_TDDRC_DRC_GAIN +124 0x0504 //RX_TDDRC_DRC_GAIN 38 0x0020 //RX_FDEQ_SUBNUM 39 0x483E //RX_FDEQ_GAIN_0 40 0x3E3E //RX_FDEQ_GAIN_1 41 0x3E4C //RX_FDEQ_GAIN_2 42 0x586E //RX_FDEQ_GAIN_3 -43 0x8496 //RX_FDEQ_GAIN_4 -44 0x968E //RX_FDEQ_GAIN_5 -45 0x8488 //RX_FDEQ_GAIN_6 -46 0x8884 //RX_FDEQ_GAIN_7 -47 0x9CA4 //RX_FDEQ_GAIN_8 -48 0x98A8 //RX_FDEQ_GAIN_9 -49 0xBEB8 //RX_FDEQ_GAIN_10 -50 0x918D //RX_FDEQ_GAIN_11 +43 0x869A //RX_FDEQ_GAIN_4 +44 0x9A9E //RX_FDEQ_GAIN_5 +45 0x8C90 //RX_FDEQ_GAIN_6 +46 0x9490 //RX_FDEQ_GAIN_7 +47 0x9EA6 //RX_FDEQ_GAIN_8 +48 0xA0B0 //RX_FDEQ_GAIN_9 +49 0xC2A6 //RX_FDEQ_GAIN_10 +50 0x8E8D //RX_FDEQ_GAIN_11 51 0x7566 //RX_FDEQ_GAIN_12 -52 0x6460 //RX_FDEQ_GAIN_13 -53 0x6174 //RX_FDEQ_GAIN_14 +52 0x6468 //RX_FDEQ_GAIN_13 +53 0x4884 //RX_FDEQ_GAIN_14 54 0x7890 //RX_FDEQ_GAIN_15 55 0x4848 //RX_FDEQ_GAIN_16 56 0x4848 //RX_FDEQ_GAIN_17 @@ -57554,12 +57554,12 @@ 70 0x090A //RX_FDEQ_BIN_7 71 0x0B0C //RX_FDEQ_BIN_8 72 0x0D09 //RX_FDEQ_BIN_9 -73 0x0819 //RX_FDEQ_BIN_10 -74 0x1E19 //RX_FDEQ_BIN_11 +73 0x140D //RX_FDEQ_BIN_10 +74 0x042D //RX_FDEQ_BIN_11 75 0x1B0F //RX_FDEQ_BIN_12 -76 0x141E //RX_FDEQ_BIN_13 -77 0x3728 //RX_FDEQ_BIN_14 -78 0x282C //RX_FDEQ_BIN_15 +76 0x1419 //RX_FDEQ_BIN_13 +77 0x2332 //RX_FDEQ_BIN_14 +78 0x372C //RX_FDEQ_BIN_15 79 0x0000 //RX_FDEQ_BIN_16 80 0x0000 //RX_FDEQ_BIN_17 81 0x0000 //RX_FDEQ_BIN_18 @@ -57592,7 +57592,7 @@ 108 0x5333 //RX_FDDRC_SLANT_1_2 109 0x5333 //RX_FDDRC_SLANT_1_3 110 0x0000 //RX_FDDRC_RESRV_0 -129 0x0035 //RX_SPK_VOL +129 0x0038 //RX_SPK_VOL 130 0x0000 //RX_VOL_RESRV_0 #VOL 4 6 0x1000 //RX_TDDRC_ALPHA_UP_1 @@ -57617,23 +57617,23 @@ 121 0x199A //RX_TDDRC_HMNC_GAIN 122 0x0001 //RX_TDDRC_SMT_FLAG 123 0x0CCD //RX_TDDRC_SMT_W -124 0x056F //RX_TDDRC_DRC_GAIN +124 0x04A0 //RX_TDDRC_DRC_GAIN 38 0x0020 //RX_FDEQ_SUBNUM -39 0x483E //RX_FDEQ_GAIN_0 -40 0x3E3E //RX_FDEQ_GAIN_1 -41 0x3E4C //RX_FDEQ_GAIN_2 +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x484C //RX_FDEQ_GAIN_2 42 0x586E //RX_FDEQ_GAIN_3 -43 0x8496 //RX_FDEQ_GAIN_4 -44 0x968E //RX_FDEQ_GAIN_5 -45 0x8488 //RX_FDEQ_GAIN_6 -46 0x8884 //RX_FDEQ_GAIN_7 -47 0x9CA4 //RX_FDEQ_GAIN_8 -48 0x98A8 //RX_FDEQ_GAIN_9 -49 0xBEB8 //RX_FDEQ_GAIN_10 -50 0x918D //RX_FDEQ_GAIN_11 +43 0x869A //RX_FDEQ_GAIN_4 +44 0x9A98 //RX_FDEQ_GAIN_5 +45 0x8C90 //RX_FDEQ_GAIN_6 +46 0x948C //RX_FDEQ_GAIN_7 +47 0x9EA6 //RX_FDEQ_GAIN_8 +48 0xA0B0 //RX_FDEQ_GAIN_9 +49 0xC2AE //RX_FDEQ_GAIN_10 +50 0x9797 //RX_FDEQ_GAIN_11 51 0x7566 //RX_FDEQ_GAIN_12 -52 0x6460 //RX_FDEQ_GAIN_13 -53 0x6174 //RX_FDEQ_GAIN_14 +52 0x6468 //RX_FDEQ_GAIN_13 +53 0x4884 //RX_FDEQ_GAIN_14 54 0x7890 //RX_FDEQ_GAIN_15 55 0x4848 //RX_FDEQ_GAIN_16 56 0x4848 //RX_FDEQ_GAIN_17 @@ -57653,12 +57653,12 @@ 70 0x090A //RX_FDEQ_BIN_7 71 0x0B0C //RX_FDEQ_BIN_8 72 0x0D09 //RX_FDEQ_BIN_9 -73 0x0819 //RX_FDEQ_BIN_10 -74 0x1E19 //RX_FDEQ_BIN_11 -75 0x1B0F //RX_FDEQ_BIN_12 -76 0x141E //RX_FDEQ_BIN_13 -77 0x3728 //RX_FDEQ_BIN_14 -78 0x282C //RX_FDEQ_BIN_15 +73 0x140D //RX_FDEQ_BIN_10 +74 0x0A2D //RX_FDEQ_BIN_11 +75 0x180F //RX_FDEQ_BIN_12 +76 0x1419 //RX_FDEQ_BIN_13 +77 0x2332 //RX_FDEQ_BIN_14 +78 0x372C //RX_FDEQ_BIN_15 79 0x0000 //RX_FDEQ_BIN_16 80 0x0000 //RX_FDEQ_BIN_17 81 0x0000 //RX_FDEQ_BIN_18 @@ -57691,7 +57691,7 @@ 108 0x5333 //RX_FDDRC_SLANT_1_2 109 0x5333 //RX_FDDRC_SLANT_1_3 110 0x0000 //RX_FDDRC_RESRV_0 -129 0x0047 //RX_SPK_VOL +129 0x0055 //RX_SPK_VOL 130 0x0000 //RX_VOL_RESRV_0 #VOL 5 6 0x1000 //RX_TDDRC_ALPHA_UP_1 @@ -57716,23 +57716,23 @@ 121 0x199A //RX_TDDRC_HMNC_GAIN 122 0x0001 //RX_TDDRC_SMT_FLAG 123 0x0CCD //RX_TDDRC_SMT_W -124 0x056F //RX_TDDRC_DRC_GAIN +124 0x04A0 //RX_TDDRC_DRC_GAIN 38 0x0020 //RX_FDEQ_SUBNUM -39 0x483E //RX_FDEQ_GAIN_0 -40 0x3E3E //RX_FDEQ_GAIN_1 -41 0x3E4C //RX_FDEQ_GAIN_2 +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x484C //RX_FDEQ_GAIN_2 42 0x586E //RX_FDEQ_GAIN_3 -43 0x8496 //RX_FDEQ_GAIN_4 -44 0x968E //RX_FDEQ_GAIN_5 -45 0x8488 //RX_FDEQ_GAIN_6 -46 0x8884 //RX_FDEQ_GAIN_7 -47 0x9CA4 //RX_FDEQ_GAIN_8 -48 0x98A8 //RX_FDEQ_GAIN_9 -49 0xBEB8 //RX_FDEQ_GAIN_10 -50 0x918D //RX_FDEQ_GAIN_11 +43 0x869A //RX_FDEQ_GAIN_4 +44 0x9A98 //RX_FDEQ_GAIN_5 +45 0x8C90 //RX_FDEQ_GAIN_6 +46 0x948C //RX_FDEQ_GAIN_7 +47 0x9EA6 //RX_FDEQ_GAIN_8 +48 0xA0B0 //RX_FDEQ_GAIN_9 +49 0xC2AE //RX_FDEQ_GAIN_10 +50 0x9797 //RX_FDEQ_GAIN_11 51 0x7566 //RX_FDEQ_GAIN_12 -52 0x6460 //RX_FDEQ_GAIN_13 -53 0x6174 //RX_FDEQ_GAIN_14 +52 0x6468 //RX_FDEQ_GAIN_13 +53 0x4884 //RX_FDEQ_GAIN_14 54 0x7890 //RX_FDEQ_GAIN_15 55 0x4848 //RX_FDEQ_GAIN_16 56 0x4848 //RX_FDEQ_GAIN_17 @@ -57752,12 +57752,12 @@ 70 0x090A //RX_FDEQ_BIN_7 71 0x0B0C //RX_FDEQ_BIN_8 72 0x0D09 //RX_FDEQ_BIN_9 -73 0x0819 //RX_FDEQ_BIN_10 -74 0x1E19 //RX_FDEQ_BIN_11 -75 0x1B0F //RX_FDEQ_BIN_12 -76 0x141E //RX_FDEQ_BIN_13 -77 0x3728 //RX_FDEQ_BIN_14 -78 0x282C //RX_FDEQ_BIN_15 +73 0x140D //RX_FDEQ_BIN_10 +74 0x0A2D //RX_FDEQ_BIN_11 +75 0x180F //RX_FDEQ_BIN_12 +76 0x1419 //RX_FDEQ_BIN_13 +77 0x2332 //RX_FDEQ_BIN_14 +78 0x372C //RX_FDEQ_BIN_15 79 0x0000 //RX_FDEQ_BIN_16 80 0x0000 //RX_FDEQ_BIN_17 81 0x0000 //RX_FDEQ_BIN_18 @@ -57790,7 +57790,7 @@ 108 0x5333 //RX_FDDRC_SLANT_1_2 109 0x5333 //RX_FDDRC_SLANT_1_3 110 0x0000 //RX_FDDRC_RESRV_0 -129 0x0076 //RX_SPK_VOL +129 0x0089 //RX_SPK_VOL 130 0x0000 //RX_VOL_RESRV_0 #VOL 6 6 0x1000 //RX_TDDRC_ALPHA_UP_1 @@ -57815,23 +57815,23 @@ 121 0x199A //RX_TDDRC_HMNC_GAIN 122 0x0001 //RX_TDDRC_SMT_FLAG 123 0x0CCD //RX_TDDRC_SMT_W -124 0x056F //RX_TDDRC_DRC_GAIN +124 0x04A0 //RX_TDDRC_DRC_GAIN 38 0x0020 //RX_FDEQ_SUBNUM -39 0x483E //RX_FDEQ_GAIN_0 -40 0x3E3E //RX_FDEQ_GAIN_1 -41 0x3E4C //RX_FDEQ_GAIN_2 +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x484C //RX_FDEQ_GAIN_2 42 0x586E //RX_FDEQ_GAIN_3 -43 0x8496 //RX_FDEQ_GAIN_4 -44 0x968E //RX_FDEQ_GAIN_5 -45 0x8488 //RX_FDEQ_GAIN_6 -46 0x8884 //RX_FDEQ_GAIN_7 -47 0x9CA4 //RX_FDEQ_GAIN_8 -48 0x98A8 //RX_FDEQ_GAIN_9 -49 0xBEB8 //RX_FDEQ_GAIN_10 -50 0x918D //RX_FDEQ_GAIN_11 +43 0x869A //RX_FDEQ_GAIN_4 +44 0x9A98 //RX_FDEQ_GAIN_5 +45 0x8C90 //RX_FDEQ_GAIN_6 +46 0x948C //RX_FDEQ_GAIN_7 +47 0x9EA6 //RX_FDEQ_GAIN_8 +48 0xA0B0 //RX_FDEQ_GAIN_9 +49 0xC2AE //RX_FDEQ_GAIN_10 +50 0x9797 //RX_FDEQ_GAIN_11 51 0x7566 //RX_FDEQ_GAIN_12 -52 0x6460 //RX_FDEQ_GAIN_13 -53 0x6174 //RX_FDEQ_GAIN_14 +52 0x6468 //RX_FDEQ_GAIN_13 +53 0x4884 //RX_FDEQ_GAIN_14 54 0x7890 //RX_FDEQ_GAIN_15 55 0x4848 //RX_FDEQ_GAIN_16 56 0x4848 //RX_FDEQ_GAIN_17 @@ -57851,12 +57851,12 @@ 70 0x090A //RX_FDEQ_BIN_7 71 0x0B0C //RX_FDEQ_BIN_8 72 0x0D09 //RX_FDEQ_BIN_9 -73 0x0819 //RX_FDEQ_BIN_10 -74 0x1E19 //RX_FDEQ_BIN_11 -75 0x1B0F //RX_FDEQ_BIN_12 -76 0x141E //RX_FDEQ_BIN_13 -77 0x3728 //RX_FDEQ_BIN_14 -78 0x282C //RX_FDEQ_BIN_15 +73 0x140D //RX_FDEQ_BIN_10 +74 0x0A2D //RX_FDEQ_BIN_11 +75 0x180F //RX_FDEQ_BIN_12 +76 0x1419 //RX_FDEQ_BIN_13 +77 0x2332 //RX_FDEQ_BIN_14 +78 0x372C //RX_FDEQ_BIN_15 79 0x0000 //RX_FDEQ_BIN_16 80 0x0000 //RX_FDEQ_BIN_17 81 0x0000 //RX_FDEQ_BIN_18 @@ -58747,12 +58747,12 @@ #PARAM_MODE FULL #PARAM_TYPE TX+2RX #TOTAL_CUSTOM_STEP 7+7 -#TX +#TX 0 0x0000 //TX_OPERATION_MODE_0 1 0x0000 //TX_OPERATION_MODE_1 2 0x0076 //TX_PATCH_REG -3 0x6F56 //TX_SENDFUNC_MODE_0 -4 0x0001 //TX_SENDFUNC_MODE_1 +3 0x6B56 //TX_SENDFUNC_MODE_0 +4 0x0000 //TX_SENDFUNC_MODE_1 5 0x0002 //TX_NUM_MIC 6 0x0003 //TX_SAMPLINGFREQ_SIG 7 0x0003 //TX_SAMPLINGFREQ_PROC @@ -58769,7 +58769,7 @@ 18 0x0000 //TX_SYS_RESRV_2 19 0x0000 //TX_SYS_RESRV_3 20 0x0000 //TX_DIST2REF0 -21 0x00A3 //TX_DIST2REF1 +21 0x009C //TX_DIST2REF1 22 0x0000 //TX_DIST2REF_02 23 0x0000 //TX_DIST2REF_03 24 0x0000 //TX_DIST2REF_04 @@ -58917,7 +58917,7 @@ 166 0x1000 //TX_LAMBDA_CB_NLE 167 0x1800 //TX_C_POST_FLT 168 0x4000 //TX_GAIN_NP -169 0x003C //TX_SE_HOLD_N +169 0x01C0 //TX_SE_HOLD_N 170 0x0046 //TX_DT_HOLD_N 171 0x03E8 //TX_DT2_HOLD_N 172 0x6666 //TX_AEC_RESRV_0 @@ -58946,7 +58946,7 @@ 195 0x0000 //TX_NORMENERHIGHTH 196 0x0000 //TX_NORMENERHIGHTHL 197 0x7000 //TX_DTD_THR1_0 -198 0x7000 //TX_DTD_THR1_1 +198 0x7530 //TX_DTD_THR1_1 199 0x7000 //TX_DTD_THR1_2 200 0x7F00 //TX_DTD_THR1_3 201 0x7F00 //TX_DTD_THR1_4 @@ -59049,12 +59049,12 @@ 298 0x0000 //TX_NS_MAX_PRI_SNR_TH 299 0x0000 //TX_NMOS_SUP_MENSA 300 0x7FFF //TX_SNRI_SUP_0 -301 0x6000 //TX_SNRI_SUP_1 -302 0x6000 //TX_SNRI_SUP_2 +301 0x2000 //TX_SNRI_SUP_1 +302 0x2000 //TX_SNRI_SUP_2 303 0x6000 //TX_SNRI_SUP_3 304 0x6000 //TX_SNRI_SUP_4 305 0x6000 //TX_SNRI_SUP_5 -306 0x6000 //TX_SNRI_SUP_6 +306 0x3000 //TX_SNRI_SUP_6 307 0x6000 //TX_SNRI_SUP_7 308 0x6000 //TX_THR_LFNS 309 0x0017 //TX_G_LFNS @@ -59071,9 +59071,9 @@ 320 0x5000 //TX_A_POST_FILT_S_6 321 0x7000 //TX_A_POST_FILT_S_7 322 0x1000 //TX_B_POST_FILT_0 -323 0x1000 //TX_B_POST_FILT_1 -324 0x2000 //TX_B_POST_FILT_2 -325 0x2000 //TX_B_POST_FILT_3 +323 0x5000 //TX_B_POST_FILT_1 +324 0x6000 //TX_B_POST_FILT_2 +325 0x6000 //TX_B_POST_FILT_3 326 0x2000 //TX_B_POST_FILT_4 327 0x1000 //TX_B_POST_FILT_5 328 0x3000 //TX_B_POST_FILT_6 @@ -59118,10 +59118,10 @@ 367 0x000A //TX_NOISE_TH_0 368 0x7FFF //TX_NOISE_TH_0_2 369 0x7FFF //TX_NOISE_TH_0_3 -370 0x00C6 //TX_NOISE_TH_1 +370 0x01F4 //TX_NOISE_TH_1 371 0x0DAC //TX_NOISE_TH_2 -372 0x2260 //TX_NOISE_TH_3 -373 0x7080 //TX_NOISE_TH_4 +372 0x2134 //TX_NOISE_TH_3 +373 0x6978 //TX_NOISE_TH_4 374 0x57E4 //TX_NOISE_TH_5 375 0x4BD6 //TX_NOISE_TH_5_2 376 0x0001 //TX_NOISE_TH_5_3 @@ -59141,7 +59141,7 @@ 390 0x0000 //TX_NN_NPB_GAIN 391 0x3000 //TX_POST_MASK_SUP_HSNE 392 0x07D0 //TX_TAIL_DET_TH -393 0x4000 //TX_B_LESSCUT_RTO_WTA +393 0x7FFF //TX_B_LESSCUT_RTO_WTA 394 0x0000 //TX_MEL_G_R 395 0x0080 //TX_SUPHIGH_TH 396 0x0000 //TX_MASK_G_R @@ -59158,7 +59158,7 @@ 407 0x012C //TX_MINENOISE_MIC0_S_TH 408 0x2900 //TX_MIN_G_CTRL_SSNS 409 0x0800 //TX_METAL_RTO_THR -410 0x0FA0 //TX_NS_FP_K_METAL +410 0x07D0 //TX_NS_FP_K_METAL 411 0x3A98 //TX_NOISEDET_BOOST_TH 412 0x0FA0 //TX_NSMOOTH_TH 413 0x0000 //TX_NS_RESRV_8 @@ -59188,8 +59188,8 @@ 437 0x0032 //TX_SILENCE_T 438 0x0000 //TX_A_POST_FLT_WTA 439 0x799A //TX_LAMBDA_PFLT_WTA -440 0x051E //TX_SB_RHO_MEAN2_TH -441 0x02F0 //TX_SB_RHO_MEAN3_TH +440 0x03E8 //TX_SB_RHO_MEAN2_TH +441 0x03E8 //TX_SB_RHO_MEAN3_TH 442 0x0000 //TX_HS_RESRV_4 443 0x0000 //TX_HS_RESRV_5 444 0x0001 //TX_DOA_VAD_THR_1 @@ -59257,7 +59257,7 @@ 506 0x2000 //TX_RADIODTLV 507 0x0320 //TX_POWER_LINEIN_TH 508 0x0014 //TX_FE_VADCOUNT_TH_FC -509 0x0000 //TX_ECHO_SUPP_FC +509 0x000A //TX_ECHO_SUPP_FC 510 0x0C80 //TX_ECHO_TH 511 0x6666 //TX_MIC_TO_BFGAIN 512 0x0000 //TX_MICTOBFGAIN0 @@ -59326,12 +59326,12 @@ 575 0x4348 //TX_FDEQ_GAIN_8 576 0x4848 //TX_FDEQ_GAIN_9 577 0x4A49 //TX_FDEQ_GAIN_10 -578 0x4E4A //TX_FDEQ_GAIN_11 +578 0x484A //TX_FDEQ_GAIN_11 579 0x4840 //TX_FDEQ_GAIN_12 580 0x4040 //TX_FDEQ_GAIN_13 -581 0x4054 //TX_FDEQ_GAIN_14 -582 0x687A //TX_FDEQ_GAIN_15 -583 0x4848 //TX_FDEQ_GAIN_16 +581 0x485C //TX_FDEQ_GAIN_14 +582 0x707E //TX_FDEQ_GAIN_15 +583 0x5D48 //TX_FDEQ_GAIN_16 584 0x4848 //TX_FDEQ_GAIN_17 585 0x4848 //TX_FDEQ_GAIN_18 586 0x4848 //TX_FDEQ_GAIN_19 @@ -59420,17 +59420,17 @@ 669 0x4848 //TX_PREEQ_GAIN_MIC1_3 670 0x4848 //TX_PREEQ_GAIN_MIC1_4 671 0x4848 //TX_PREEQ_GAIN_MIC1_5 -672 0x494A //TX_PREEQ_GAIN_MIC1_6 -673 0x4B4C //TX_PREEQ_GAIN_MIC1_7 -674 0x4D4E //TX_PREEQ_GAIN_MIC1_8 -675 0x4F52 //TX_PREEQ_GAIN_MIC1_9 -676 0x5355 //TX_PREEQ_GAIN_MIC1_10 -677 0x585C //TX_PREEQ_GAIN_MIC1_11 -678 0x616A //TX_PREEQ_GAIN_MIC1_12 -679 0x726E //TX_PREEQ_GAIN_MIC1_13 -680 0x5C48 //TX_PREEQ_GAIN_MIC1_14 -681 0x3B38 //TX_PREEQ_GAIN_MIC1_15 -682 0x4848 //TX_PREEQ_GAIN_MIC1_16 +672 0x4848 //TX_PREEQ_GAIN_MIC1_6 +673 0x4849 //TX_PREEQ_GAIN_MIC1_7 +674 0x4A4A //TX_PREEQ_GAIN_MIC1_8 +675 0x4B4D //TX_PREEQ_GAIN_MIC1_9 +676 0x4E4F //TX_PREEQ_GAIN_MIC1_10 +677 0x5052 //TX_PREEQ_GAIN_MIC1_11 +678 0x5354 //TX_PREEQ_GAIN_MIC1_12 +679 0x5454 //TX_PREEQ_GAIN_MIC1_13 +680 0x5653 //TX_PREEQ_GAIN_MIC1_14 +681 0x4C48 //TX_PREEQ_GAIN_MIC1_15 +682 0x4444 //TX_PREEQ_GAIN_MIC1_16 683 0x4848 //TX_PREEQ_GAIN_MIC1_17 684 0x4848 //TX_PREEQ_GAIN_MIC1_18 685 0x4848 //TX_PREEQ_GAIN_MIC1_19 @@ -59444,17 +59444,17 @@ 693 0x0304 //TX_PREEQ_BIN_MIC1_3 694 0x0405 //TX_PREEQ_BIN_MIC1_4 695 0x0506 //TX_PREEQ_BIN_MIC1_5 -696 0x0708 //TX_PREEQ_BIN_MIC1_6 -697 0x090A //TX_PREEQ_BIN_MIC1_7 -698 0x0B0C //TX_PREEQ_BIN_MIC1_8 -699 0x0D0E //TX_PREEQ_BIN_MIC1_9 +696 0x0808 //TX_PREEQ_BIN_MIC1_6 +697 0x0809 //TX_PREEQ_BIN_MIC1_7 +698 0x0A0A //TX_PREEQ_BIN_MIC1_8 +699 0x0C10 //TX_PREEQ_BIN_MIC1_9 700 0x1013 //TX_PREEQ_BIN_MIC1_10 -701 0x1719 //TX_PREEQ_BIN_MIC1_11 -702 0x1B1E //TX_PREEQ_BIN_MIC1_12 -703 0x1E1E //TX_PREEQ_BIN_MIC1_13 -704 0x1E28 //TX_PREEQ_BIN_MIC1_14 -705 0x3042 //TX_PREEQ_BIN_MIC1_15 -706 0x0000 //TX_PREEQ_BIN_MIC1_16 +701 0x1414 //TX_PREEQ_BIN_MIC1_11 +702 0x261E //TX_PREEQ_BIN_MIC1_12 +703 0x1E14 //TX_PREEQ_BIN_MIC1_13 +704 0x1414 //TX_PREEQ_BIN_MIC1_14 +705 0x2814 //TX_PREEQ_BIN_MIC1_15 +706 0x401E //TX_PREEQ_BIN_MIC1_16 707 0x0000 //TX_PREEQ_BIN_MIC1_17 708 0x0000 //TX_PREEQ_BIN_MIC1_18 709 0x0000 //TX_PREEQ_BIN_MIC1_19 @@ -59522,7 +59522,7 @@ 771 0x0046 //TX_MIC_PWR_BIAS_2 772 0x0046 //TX_MIC_PWR_BIAS_3 773 0x0000 //TX_GAIN_LIMIT_0 -774 0x0006 //TX_GAIN_LIMIT_1 +774 0x0005 //TX_GAIN_LIMIT_1 775 0x0000 //TX_GAIN_LIMIT_2 776 0x0000 //TX_GAIN_LIMIT_3 777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN @@ -59614,7 +59614,7 @@ 863 0x199A //TX_TDDRC_HMNC_GAIN 864 0x0000 //TX_TDDRC_SMT_FLAG 865 0x0CCD //TX_TDDRC_SMT_W -866 0x0650 //TX_TDDRC_DRC_GAIN +866 0x0550 //TX_TDDRC_DRC_GAIN 867 0x7FFF //TX_TDDRC_LMT_THRD 868 0x0000 //TX_TDDRC_LMT_ALPHA 869 0x0000 //TX_TFMASKLTH @@ -59645,55 +59645,55 @@ 894 0xC000 //TX_FASTNS_SSA_THHFL 895 0xCCCC //TX_FASTNS_SSA_THLFH 896 0xD999 //TX_FASTNS_SSA_THHFH -897 0x2339 //TX_SENDFUNC_REG_MICMUTE -898 0x0021 //TX_SENDFUNC_REG_MICMUTE1 -899 0x02BC //TX_MICMUTE_RATIO_THR -900 0x0140 //TX_MICMUTE_AMP_THR +897 0x2329 //TX_SENDFUNC_REG_MICMUTE +898 0x0010 //TX_SENDFUNC_REG_MICMUTE1 +899 0x03E8 //TX_MICMUTE_RATIO_THR +900 0x01A4 //TX_MICMUTE_AMP_THR 901 0x0004 //TX_MICMUTE_HPF_IND 902 0x00C0 //TX_MICMUTE_LOG_EYR_TH 903 0x0008 //TX_MICMUTE_CVG_TIME 904 0x0008 //TX_MICMUTE_RELEASE_TIME -905 0x01FE //TX_MIC_VOLUME_MIC0MUTE -906 0x0020 //TX_MICMUTE_EPD_OFFSET_0 -907 0x001E //TX_MICMUTE_FRQ_AEC_L +905 0x0CD0 //TX_MIC_VOLUME_MIC0MUTE +906 0x0000 //TX_MICMUTE_EPD_OFFSET_0 +907 0x0028 //TX_MICMUTE_FRQ_AEC_L 908 0x7999 //TX_MICMUTE_EAD_THR 909 0x7FFF //TX_MICMUTE_LAMBDA_CB_NLE -910 0x7FFF //TX_MICMUTE_LAMBDA_RE_EST -911 0x4000 //TX_DTD_THR1_MICMUTE_0 +910 0x3000 //TX_MICMUTE_LAMBDA_RE_EST +911 0x7F00 //TX_DTD_THR1_MICMUTE_0 912 0x7000 //TX_DTD_THR1_MICMUTE_1 913 0x7FFF //TX_DTD_THR1_MICMUTE_2 914 0x7FFF //TX_DTD_THR1_MICMUTE_3 -915 0x6CCC //TX_DTD_THR2_MICMUTE_0 -916 0x0400 //TX_MICMUTE_MIN_EQ_RE_EST_0 -917 0x0400 //TX_MICMUTE_MIN_EQ_RE_EST_1 -918 0x1000 //TX_MICMUTE_MIN_EQ_RE_EST_2 -919 0x7FFF //TX_MICMUTE_MIN_EQ_RE_EST_3 -920 0x7FFF //TX_MICMUTE_MIN_EQ_RE_EST_4 -921 0x4000 //TX_MICMUTE_C_POST_FLT +915 0x2000 //TX_DTD_THR2_MICMUTE_0 +916 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_0 +917 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_1 +918 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_2 +919 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_3 +920 0x2000 //TX_MICMUTE_MIN_EQ_RE_EST_4 +921 0x7FFF //TX_MICMUTE_C_POST_FLT 922 0x03E8 //TX_MICMUTE_DT_CUT_K 923 0x0001 //TX_MICMUTE_DT_CUT_THR 924 0x03E8 //TX_MICMUTE_DT_CUT_K2 925 0x0001 //TX_MICMUTE_DT_CUT_THR2 926 0x0064 //TX_MICMUTE_DT2_HOLD_N 927 0x1000 //TX_MICMUTE_RATIODTH_THCUT -928 0x1000 //TX_MICMUTE_B_POST_FLT_ECHOL +928 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOL 929 0x7FFF //TX_MICMUTE_B_POST_FLT_ECHOH 930 0x0400 //TX_MICMUTE_C_POST_FLT_MASK 931 0x7999 //TX_MICMUTE_RATIODTL_CUT_TH -932 0x0258 //TX_MICMUTE_DT_CUT_K1 +932 0x3E80 //TX_MICMUTE_DT_CUT_K1 933 0x0800 //TX_MICMUTE_N2_SN_EST 934 0xFC00 //TX_MICMUTE_THR_SN_EST_0 935 0x001C //TX_MICMUTE_MIN_G_CTRL_0 936 0x6000 //TX_MICMUTE_A_POST_FILT_S_0 937 0x7000 //TX_MICMUTE_B_POST_FILT_0 938 0x2710 //TX_MIC1RUB_AMP_THR -939 0x0010 //TX_MIC1MUTE_RATIO_THR -940 0x0450 //TX_MIC1MUTE_AMP_THR +939 0x7FFF //TX_MIC1MUTE_RATIO_THR +940 0x0001 //TX_MIC1MUTE_AMP_THR 941 0x0008 //TX_MIC1MUTE_CVG_TIME 942 0x0008 //TX_MIC1MUTE_RELEASE_TIME -943 0x0000 //TX_AMS_RESRV_01 -944 0x0000 //TX_AMS_RESRV_02 -945 0x0000 //TX_AMS_RESRV_03 +943 0x05A0 //TX_AMS_RESRV_01 +944 0x3800 //TX_AMS_RESRV_02 +945 0x4268 //TX_AMS_RESRV_03 946 0x0000 //TX_AMS_RESRV_04 947 0x0000 //TX_AMS_RESRV_05 948 0x0000 //TX_AMS_RESRV_06 @@ -59710,8 +59710,8 @@ 959 0x0000 //TX_AMS_RESRV_17 960 0x0000 //TX_AMS_RESRV_18 961 0x0000 //TX_AMS_RESRV_19 -#RX -0 0x203C //RX_RECVFUNC_MODE_0 +#RX +0 0x243C //RX_RECVFUNC_MODE_0 1 0x0000 //RX_RECVFUNC_MODE_1 2 0x0003 //RX_SAMPLINGFREQ_SIG 3 0x0003 //RX_SAMPLINGFREQ_PROC @@ -59837,9 +59837,9 @@ 123 0x0CCD //RX_TDDRC_SMT_W 124 0x0551 //RX_TDDRC_DRC_GAIN 125 0x7C00 //RX_LAMBDA_PKA_FP -126 0x13E0 //RX_TPKA_FP -127 0x0080 //RX_MIN_G_FP -128 0x2000 //RX_MAX_G_FP +126 0x1450 //RX_TPKA_FP +127 0x0400 //RX_MIN_G_FP +128 0x0850 //RX_MAX_G_FP 129 0x0100 //RX_SPK_VOL 130 0x0000 //RX_VOL_RESRV_0 131 0x0000 //RX_MAXLEVEL_CNG @@ -59891,23 +59891,23 @@ 121 0x199A //RX_TDDRC_HMNC_GAIN 122 0x0001 //RX_TDDRC_SMT_FLAG 123 0x0CCD //RX_TDDRC_SMT_W -124 0x056F //RX_TDDRC_DRC_GAIN +124 0x0504 //RX_TDDRC_DRC_GAIN 38 0x0020 //RX_FDEQ_SUBNUM 39 0x483E //RX_FDEQ_GAIN_0 40 0x3E3E //RX_FDEQ_GAIN_1 41 0x3E4C //RX_FDEQ_GAIN_2 42 0x586E //RX_FDEQ_GAIN_3 -43 0x8496 //RX_FDEQ_GAIN_4 -44 0x968E //RX_FDEQ_GAIN_5 -45 0x8488 //RX_FDEQ_GAIN_6 -46 0x8884 //RX_FDEQ_GAIN_7 -47 0x9CA4 //RX_FDEQ_GAIN_8 -48 0x98A8 //RX_FDEQ_GAIN_9 -49 0xBEB8 //RX_FDEQ_GAIN_10 -50 0x918D //RX_FDEQ_GAIN_11 +43 0x869A //RX_FDEQ_GAIN_4 +44 0x9A9E //RX_FDEQ_GAIN_5 +45 0x8C90 //RX_FDEQ_GAIN_6 +46 0x9490 //RX_FDEQ_GAIN_7 +47 0x9EA6 //RX_FDEQ_GAIN_8 +48 0xA0B0 //RX_FDEQ_GAIN_9 +49 0xC2A6 //RX_FDEQ_GAIN_10 +50 0x8E8D //RX_FDEQ_GAIN_11 51 0x7566 //RX_FDEQ_GAIN_12 -52 0x6460 //RX_FDEQ_GAIN_13 -53 0x6174 //RX_FDEQ_GAIN_14 +52 0x6468 //RX_FDEQ_GAIN_13 +53 0x4884 //RX_FDEQ_GAIN_14 54 0x7890 //RX_FDEQ_GAIN_15 55 0x4848 //RX_FDEQ_GAIN_16 56 0x4848 //RX_FDEQ_GAIN_17 @@ -59927,12 +59927,12 @@ 70 0x090A //RX_FDEQ_BIN_7 71 0x0B0C //RX_FDEQ_BIN_8 72 0x0D09 //RX_FDEQ_BIN_9 -73 0x0819 //RX_FDEQ_BIN_10 -74 0x1E19 //RX_FDEQ_BIN_11 +73 0x140D //RX_FDEQ_BIN_10 +74 0x042D //RX_FDEQ_BIN_11 75 0x1B0F //RX_FDEQ_BIN_12 -76 0x141E //RX_FDEQ_BIN_13 -77 0x3728 //RX_FDEQ_BIN_14 -78 0x282C //RX_FDEQ_BIN_15 +76 0x1419 //RX_FDEQ_BIN_13 +77 0x2332 //RX_FDEQ_BIN_14 +78 0x372C //RX_FDEQ_BIN_15 79 0x0000 //RX_FDEQ_BIN_16 80 0x0000 //RX_FDEQ_BIN_17 81 0x0000 //RX_FDEQ_BIN_18 @@ -59965,7 +59965,7 @@ 108 0x5333 //RX_FDDRC_SLANT_1_2 109 0x5333 //RX_FDDRC_SLANT_1_3 110 0x0000 //RX_FDDRC_RESRV_0 -129 0x000A //RX_SPK_VOL +129 0x000C //RX_SPK_VOL 130 0x0000 //RX_VOL_RESRV_0 #VOL 1 6 0x1000 //RX_TDDRC_ALPHA_UP_1 @@ -59990,23 +59990,23 @@ 121 0x199A //RX_TDDRC_HMNC_GAIN 122 0x0001 //RX_TDDRC_SMT_FLAG 123 0x0CCD //RX_TDDRC_SMT_W -124 0x056F //RX_TDDRC_DRC_GAIN +124 0x0504 //RX_TDDRC_DRC_GAIN 38 0x0020 //RX_FDEQ_SUBNUM 39 0x483E //RX_FDEQ_GAIN_0 40 0x3E3E //RX_FDEQ_GAIN_1 41 0x3E4C //RX_FDEQ_GAIN_2 42 0x586E //RX_FDEQ_GAIN_3 -43 0x8496 //RX_FDEQ_GAIN_4 -44 0x968E //RX_FDEQ_GAIN_5 -45 0x8488 //RX_FDEQ_GAIN_6 -46 0x8884 //RX_FDEQ_GAIN_7 -47 0x9CA4 //RX_FDEQ_GAIN_8 -48 0x98A8 //RX_FDEQ_GAIN_9 -49 0xBEB8 //RX_FDEQ_GAIN_10 -50 0x918D //RX_FDEQ_GAIN_11 +43 0x869A //RX_FDEQ_GAIN_4 +44 0x9A9E //RX_FDEQ_GAIN_5 +45 0x8C90 //RX_FDEQ_GAIN_6 +46 0x9490 //RX_FDEQ_GAIN_7 +47 0x9EA6 //RX_FDEQ_GAIN_8 +48 0xA0B0 //RX_FDEQ_GAIN_9 +49 0xC2A6 //RX_FDEQ_GAIN_10 +50 0x8E8D //RX_FDEQ_GAIN_11 51 0x7566 //RX_FDEQ_GAIN_12 -52 0x6460 //RX_FDEQ_GAIN_13 -53 0x6174 //RX_FDEQ_GAIN_14 +52 0x6468 //RX_FDEQ_GAIN_13 +53 0x4884 //RX_FDEQ_GAIN_14 54 0x7890 //RX_FDEQ_GAIN_15 55 0x4848 //RX_FDEQ_GAIN_16 56 0x4848 //RX_FDEQ_GAIN_17 @@ -60026,12 +60026,12 @@ 70 0x090A //RX_FDEQ_BIN_7 71 0x0B0C //RX_FDEQ_BIN_8 72 0x0D09 //RX_FDEQ_BIN_9 -73 0x0819 //RX_FDEQ_BIN_10 -74 0x1E19 //RX_FDEQ_BIN_11 +73 0x140D //RX_FDEQ_BIN_10 +74 0x042D //RX_FDEQ_BIN_11 75 0x1B0F //RX_FDEQ_BIN_12 -76 0x141E //RX_FDEQ_BIN_13 -77 0x3728 //RX_FDEQ_BIN_14 -78 0x282C //RX_FDEQ_BIN_15 +76 0x1419 //RX_FDEQ_BIN_13 +77 0x2332 //RX_FDEQ_BIN_14 +78 0x372C //RX_FDEQ_BIN_15 79 0x0000 //RX_FDEQ_BIN_16 80 0x0000 //RX_FDEQ_BIN_17 81 0x0000 //RX_FDEQ_BIN_18 @@ -60064,7 +60064,7 @@ 108 0x5333 //RX_FDDRC_SLANT_1_2 109 0x5333 //RX_FDDRC_SLANT_1_3 110 0x0000 //RX_FDDRC_RESRV_0 -129 0x0010 //RX_SPK_VOL +129 0x0014 //RX_SPK_VOL 130 0x0000 //RX_VOL_RESRV_0 #VOL 2 6 0x1000 //RX_TDDRC_ALPHA_UP_1 @@ -60089,23 +60089,23 @@ 121 0x199A //RX_TDDRC_HMNC_GAIN 122 0x0001 //RX_TDDRC_SMT_FLAG 123 0x0CCD //RX_TDDRC_SMT_W -124 0x056F //RX_TDDRC_DRC_GAIN +124 0x0504 //RX_TDDRC_DRC_GAIN 38 0x0020 //RX_FDEQ_SUBNUM 39 0x483E //RX_FDEQ_GAIN_0 40 0x3E3E //RX_FDEQ_GAIN_1 41 0x3E4C //RX_FDEQ_GAIN_2 42 0x586E //RX_FDEQ_GAIN_3 -43 0x8496 //RX_FDEQ_GAIN_4 -44 0x968E //RX_FDEQ_GAIN_5 -45 0x8488 //RX_FDEQ_GAIN_6 -46 0x8884 //RX_FDEQ_GAIN_7 -47 0x9CA4 //RX_FDEQ_GAIN_8 -48 0x98A8 //RX_FDEQ_GAIN_9 -49 0xBEB8 //RX_FDEQ_GAIN_10 -50 0x918D //RX_FDEQ_GAIN_11 +43 0x869A //RX_FDEQ_GAIN_4 +44 0x9A9E //RX_FDEQ_GAIN_5 +45 0x8C90 //RX_FDEQ_GAIN_6 +46 0x9490 //RX_FDEQ_GAIN_7 +47 0x9EA6 //RX_FDEQ_GAIN_8 +48 0xA0B0 //RX_FDEQ_GAIN_9 +49 0xC2A6 //RX_FDEQ_GAIN_10 +50 0x8E8D //RX_FDEQ_GAIN_11 51 0x7566 //RX_FDEQ_GAIN_12 -52 0x6460 //RX_FDEQ_GAIN_13 -53 0x6174 //RX_FDEQ_GAIN_14 +52 0x6468 //RX_FDEQ_GAIN_13 +53 0x4884 //RX_FDEQ_GAIN_14 54 0x7890 //RX_FDEQ_GAIN_15 55 0x4848 //RX_FDEQ_GAIN_16 56 0x4848 //RX_FDEQ_GAIN_17 @@ -60125,12 +60125,12 @@ 70 0x090A //RX_FDEQ_BIN_7 71 0x0B0C //RX_FDEQ_BIN_8 72 0x0D09 //RX_FDEQ_BIN_9 -73 0x0819 //RX_FDEQ_BIN_10 -74 0x1E19 //RX_FDEQ_BIN_11 +73 0x140D //RX_FDEQ_BIN_10 +74 0x042D //RX_FDEQ_BIN_11 75 0x1B0F //RX_FDEQ_BIN_12 -76 0x141E //RX_FDEQ_BIN_13 -77 0x3728 //RX_FDEQ_BIN_14 -78 0x282C //RX_FDEQ_BIN_15 +76 0x1419 //RX_FDEQ_BIN_13 +77 0x2332 //RX_FDEQ_BIN_14 +78 0x372C //RX_FDEQ_BIN_15 79 0x0000 //RX_FDEQ_BIN_16 80 0x0000 //RX_FDEQ_BIN_17 81 0x0000 //RX_FDEQ_BIN_18 @@ -60163,7 +60163,7 @@ 108 0x5333 //RX_FDDRC_SLANT_1_2 109 0x5333 //RX_FDDRC_SLANT_1_3 110 0x0000 //RX_FDDRC_RESRV_0 -129 0x001B //RX_SPK_VOL +129 0x0022 //RX_SPK_VOL 130 0x0000 //RX_VOL_RESRV_0 #VOL 3 6 0x1000 //RX_TDDRC_ALPHA_UP_1 @@ -60188,23 +60188,23 @@ 121 0x199A //RX_TDDRC_HMNC_GAIN 122 0x0001 //RX_TDDRC_SMT_FLAG 123 0x0CCD //RX_TDDRC_SMT_W -124 0x056F //RX_TDDRC_DRC_GAIN +124 0x0504 //RX_TDDRC_DRC_GAIN 38 0x0020 //RX_FDEQ_SUBNUM 39 0x483E //RX_FDEQ_GAIN_0 40 0x3E3E //RX_FDEQ_GAIN_1 41 0x3E4C //RX_FDEQ_GAIN_2 42 0x586E //RX_FDEQ_GAIN_3 -43 0x8496 //RX_FDEQ_GAIN_4 -44 0x968E //RX_FDEQ_GAIN_5 -45 0x8488 //RX_FDEQ_GAIN_6 -46 0x8884 //RX_FDEQ_GAIN_7 -47 0x9CA4 //RX_FDEQ_GAIN_8 -48 0x98A8 //RX_FDEQ_GAIN_9 -49 0xBEB8 //RX_FDEQ_GAIN_10 -50 0x918D //RX_FDEQ_GAIN_11 +43 0x869A //RX_FDEQ_GAIN_4 +44 0x9A9E //RX_FDEQ_GAIN_5 +45 0x8C90 //RX_FDEQ_GAIN_6 +46 0x9490 //RX_FDEQ_GAIN_7 +47 0x9EA6 //RX_FDEQ_GAIN_8 +48 0xA0B0 //RX_FDEQ_GAIN_9 +49 0xC2A6 //RX_FDEQ_GAIN_10 +50 0x8E8D //RX_FDEQ_GAIN_11 51 0x7566 //RX_FDEQ_GAIN_12 -52 0x6460 //RX_FDEQ_GAIN_13 -53 0x6174 //RX_FDEQ_GAIN_14 +52 0x6468 //RX_FDEQ_GAIN_13 +53 0x4884 //RX_FDEQ_GAIN_14 54 0x7890 //RX_FDEQ_GAIN_15 55 0x4848 //RX_FDEQ_GAIN_16 56 0x4848 //RX_FDEQ_GAIN_17 @@ -60224,12 +60224,12 @@ 70 0x090A //RX_FDEQ_BIN_7 71 0x0B0C //RX_FDEQ_BIN_8 72 0x0D09 //RX_FDEQ_BIN_9 -73 0x0819 //RX_FDEQ_BIN_10 -74 0x1E19 //RX_FDEQ_BIN_11 +73 0x140D //RX_FDEQ_BIN_10 +74 0x042D //RX_FDEQ_BIN_11 75 0x1B0F //RX_FDEQ_BIN_12 -76 0x141E //RX_FDEQ_BIN_13 -77 0x3728 //RX_FDEQ_BIN_14 -78 0x282C //RX_FDEQ_BIN_15 +76 0x1419 //RX_FDEQ_BIN_13 +77 0x2332 //RX_FDEQ_BIN_14 +78 0x372C //RX_FDEQ_BIN_15 79 0x0000 //RX_FDEQ_BIN_16 80 0x0000 //RX_FDEQ_BIN_17 81 0x0000 //RX_FDEQ_BIN_18 @@ -60262,7 +60262,7 @@ 108 0x5333 //RX_FDDRC_SLANT_1_2 109 0x5333 //RX_FDDRC_SLANT_1_3 110 0x0000 //RX_FDDRC_RESRV_0 -129 0x0035 //RX_SPK_VOL +129 0x0038 //RX_SPK_VOL 130 0x0000 //RX_VOL_RESRV_0 #VOL 4 6 0x1000 //RX_TDDRC_ALPHA_UP_1 @@ -60287,23 +60287,23 @@ 121 0x199A //RX_TDDRC_HMNC_GAIN 122 0x0001 //RX_TDDRC_SMT_FLAG 123 0x0CCD //RX_TDDRC_SMT_W -124 0x056F //RX_TDDRC_DRC_GAIN +124 0x04A0 //RX_TDDRC_DRC_GAIN 38 0x0020 //RX_FDEQ_SUBNUM -39 0x483E //RX_FDEQ_GAIN_0 -40 0x3E3E //RX_FDEQ_GAIN_1 -41 0x3E4C //RX_FDEQ_GAIN_2 +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x484C //RX_FDEQ_GAIN_2 42 0x586E //RX_FDEQ_GAIN_3 -43 0x8496 //RX_FDEQ_GAIN_4 -44 0x968E //RX_FDEQ_GAIN_5 -45 0x8488 //RX_FDEQ_GAIN_6 -46 0x8884 //RX_FDEQ_GAIN_7 -47 0x9CA4 //RX_FDEQ_GAIN_8 -48 0x98A8 //RX_FDEQ_GAIN_9 -49 0xBEB8 //RX_FDEQ_GAIN_10 -50 0x918D //RX_FDEQ_GAIN_11 +43 0x869A //RX_FDEQ_GAIN_4 +44 0x9A98 //RX_FDEQ_GAIN_5 +45 0x8C90 //RX_FDEQ_GAIN_6 +46 0x948C //RX_FDEQ_GAIN_7 +47 0x9EA6 //RX_FDEQ_GAIN_8 +48 0xA0B0 //RX_FDEQ_GAIN_9 +49 0xC2AE //RX_FDEQ_GAIN_10 +50 0x9797 //RX_FDEQ_GAIN_11 51 0x7566 //RX_FDEQ_GAIN_12 -52 0x6460 //RX_FDEQ_GAIN_13 -53 0x6174 //RX_FDEQ_GAIN_14 +52 0x6468 //RX_FDEQ_GAIN_13 +53 0x4884 //RX_FDEQ_GAIN_14 54 0x7890 //RX_FDEQ_GAIN_15 55 0x4848 //RX_FDEQ_GAIN_16 56 0x4848 //RX_FDEQ_GAIN_17 @@ -60323,12 +60323,12 @@ 70 0x090A //RX_FDEQ_BIN_7 71 0x0B0C //RX_FDEQ_BIN_8 72 0x0D09 //RX_FDEQ_BIN_9 -73 0x0819 //RX_FDEQ_BIN_10 -74 0x1E19 //RX_FDEQ_BIN_11 -75 0x1B0F //RX_FDEQ_BIN_12 -76 0x141E //RX_FDEQ_BIN_13 -77 0x3728 //RX_FDEQ_BIN_14 -78 0x282C //RX_FDEQ_BIN_15 +73 0x140D //RX_FDEQ_BIN_10 +74 0x0A2D //RX_FDEQ_BIN_11 +75 0x180F //RX_FDEQ_BIN_12 +76 0x1419 //RX_FDEQ_BIN_13 +77 0x2332 //RX_FDEQ_BIN_14 +78 0x372C //RX_FDEQ_BIN_15 79 0x0000 //RX_FDEQ_BIN_16 80 0x0000 //RX_FDEQ_BIN_17 81 0x0000 //RX_FDEQ_BIN_18 @@ -60361,7 +60361,7 @@ 108 0x5333 //RX_FDDRC_SLANT_1_2 109 0x5333 //RX_FDDRC_SLANT_1_3 110 0x0000 //RX_FDDRC_RESRV_0 -129 0x0047 //RX_SPK_VOL +129 0x0055 //RX_SPK_VOL 130 0x0000 //RX_VOL_RESRV_0 #VOL 5 6 0x1000 //RX_TDDRC_ALPHA_UP_1 @@ -60386,23 +60386,23 @@ 121 0x199A //RX_TDDRC_HMNC_GAIN 122 0x0001 //RX_TDDRC_SMT_FLAG 123 0x0CCD //RX_TDDRC_SMT_W -124 0x056F //RX_TDDRC_DRC_GAIN +124 0x04A0 //RX_TDDRC_DRC_GAIN 38 0x0020 //RX_FDEQ_SUBNUM -39 0x483E //RX_FDEQ_GAIN_0 -40 0x3E3E //RX_FDEQ_GAIN_1 -41 0x3E4C //RX_FDEQ_GAIN_2 +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x484C //RX_FDEQ_GAIN_2 42 0x586E //RX_FDEQ_GAIN_3 -43 0x8496 //RX_FDEQ_GAIN_4 -44 0x968E //RX_FDEQ_GAIN_5 -45 0x8488 //RX_FDEQ_GAIN_6 -46 0x8884 //RX_FDEQ_GAIN_7 -47 0x9CA4 //RX_FDEQ_GAIN_8 -48 0x98A8 //RX_FDEQ_GAIN_9 -49 0xBEB8 //RX_FDEQ_GAIN_10 -50 0x918D //RX_FDEQ_GAIN_11 +43 0x869A //RX_FDEQ_GAIN_4 +44 0x9A98 //RX_FDEQ_GAIN_5 +45 0x8C90 //RX_FDEQ_GAIN_6 +46 0x948C //RX_FDEQ_GAIN_7 +47 0x9EA6 //RX_FDEQ_GAIN_8 +48 0xA0B0 //RX_FDEQ_GAIN_9 +49 0xC2AE //RX_FDEQ_GAIN_10 +50 0x9797 //RX_FDEQ_GAIN_11 51 0x7566 //RX_FDEQ_GAIN_12 -52 0x6460 //RX_FDEQ_GAIN_13 -53 0x6174 //RX_FDEQ_GAIN_14 +52 0x6468 //RX_FDEQ_GAIN_13 +53 0x4884 //RX_FDEQ_GAIN_14 54 0x7890 //RX_FDEQ_GAIN_15 55 0x4848 //RX_FDEQ_GAIN_16 56 0x4848 //RX_FDEQ_GAIN_17 @@ -60422,12 +60422,12 @@ 70 0x090A //RX_FDEQ_BIN_7 71 0x0B0C //RX_FDEQ_BIN_8 72 0x0D09 //RX_FDEQ_BIN_9 -73 0x0819 //RX_FDEQ_BIN_10 -74 0x1E19 //RX_FDEQ_BIN_11 -75 0x1B0F //RX_FDEQ_BIN_12 -76 0x141E //RX_FDEQ_BIN_13 -77 0x3728 //RX_FDEQ_BIN_14 -78 0x282C //RX_FDEQ_BIN_15 +73 0x140D //RX_FDEQ_BIN_10 +74 0x0A2D //RX_FDEQ_BIN_11 +75 0x180F //RX_FDEQ_BIN_12 +76 0x1419 //RX_FDEQ_BIN_13 +77 0x2332 //RX_FDEQ_BIN_14 +78 0x372C //RX_FDEQ_BIN_15 79 0x0000 //RX_FDEQ_BIN_16 80 0x0000 //RX_FDEQ_BIN_17 81 0x0000 //RX_FDEQ_BIN_18 @@ -60460,7 +60460,7 @@ 108 0x5333 //RX_FDDRC_SLANT_1_2 109 0x5333 //RX_FDDRC_SLANT_1_3 110 0x0000 //RX_FDDRC_RESRV_0 -129 0x0076 //RX_SPK_VOL +129 0x0089 //RX_SPK_VOL 130 0x0000 //RX_VOL_RESRV_0 #VOL 6 6 0x1000 //RX_TDDRC_ALPHA_UP_1 @@ -60485,23 +60485,23 @@ 121 0x199A //RX_TDDRC_HMNC_GAIN 122 0x0001 //RX_TDDRC_SMT_FLAG 123 0x0CCD //RX_TDDRC_SMT_W -124 0x056F //RX_TDDRC_DRC_GAIN +124 0x04A0 //RX_TDDRC_DRC_GAIN 38 0x0020 //RX_FDEQ_SUBNUM -39 0x483E //RX_FDEQ_GAIN_0 -40 0x3E3E //RX_FDEQ_GAIN_1 -41 0x3E4C //RX_FDEQ_GAIN_2 +39 0x4848 //RX_FDEQ_GAIN_0 +40 0x4848 //RX_FDEQ_GAIN_1 +41 0x484C //RX_FDEQ_GAIN_2 42 0x586E //RX_FDEQ_GAIN_3 -43 0x8496 //RX_FDEQ_GAIN_4 -44 0x968E //RX_FDEQ_GAIN_5 -45 0x8488 //RX_FDEQ_GAIN_6 -46 0x8884 //RX_FDEQ_GAIN_7 -47 0x9CA4 //RX_FDEQ_GAIN_8 -48 0x98A8 //RX_FDEQ_GAIN_9 -49 0xBEB8 //RX_FDEQ_GAIN_10 -50 0x918D //RX_FDEQ_GAIN_11 +43 0x869A //RX_FDEQ_GAIN_4 +44 0x9A98 //RX_FDEQ_GAIN_5 +45 0x8C90 //RX_FDEQ_GAIN_6 +46 0x948C //RX_FDEQ_GAIN_7 +47 0x9EA6 //RX_FDEQ_GAIN_8 +48 0xA0B0 //RX_FDEQ_GAIN_9 +49 0xC2AE //RX_FDEQ_GAIN_10 +50 0x9797 //RX_FDEQ_GAIN_11 51 0x7566 //RX_FDEQ_GAIN_12 -52 0x6460 //RX_FDEQ_GAIN_13 -53 0x6174 //RX_FDEQ_GAIN_14 +52 0x6468 //RX_FDEQ_GAIN_13 +53 0x4884 //RX_FDEQ_GAIN_14 54 0x7890 //RX_FDEQ_GAIN_15 55 0x4848 //RX_FDEQ_GAIN_16 56 0x4848 //RX_FDEQ_GAIN_17 @@ -60521,12 +60521,12 @@ 70 0x090A //RX_FDEQ_BIN_7 71 0x0B0C //RX_FDEQ_BIN_8 72 0x0D09 //RX_FDEQ_BIN_9 -73 0x0819 //RX_FDEQ_BIN_10 -74 0x1E19 //RX_FDEQ_BIN_11 -75 0x1B0F //RX_FDEQ_BIN_12 -76 0x141E //RX_FDEQ_BIN_13 -77 0x3728 //RX_FDEQ_BIN_14 -78 0x282C //RX_FDEQ_BIN_15 +73 0x140D //RX_FDEQ_BIN_10 +74 0x0A2D //RX_FDEQ_BIN_11 +75 0x180F //RX_FDEQ_BIN_12 +76 0x1419 //RX_FDEQ_BIN_13 +77 0x2332 //RX_FDEQ_BIN_14 +78 0x372C //RX_FDEQ_BIN_15 79 0x0000 //RX_FDEQ_BIN_16 80 0x0000 //RX_FDEQ_BIN_17 81 0x0000 //RX_FDEQ_BIN_18 @@ -61417,7 +61417,7 @@ #PARAM_MODE FULL #PARAM_TYPE TX+2RX #TOTAL_CUSTOM_STEP 7+7 -#TX +#TX 0 0x0000 //TX_OPERATION_MODE_0 1 0x0000 //TX_OPERATION_MODE_1 2 0x0076 //TX_PATCH_REG @@ -61587,7 +61587,7 @@ 166 0x1000 //TX_LAMBDA_CB_NLE 167 0x1800 //TX_C_POST_FLT 168 0x4000 //TX_GAIN_NP -169 0x003C //TX_SE_HOLD_N +169 0x01C0 //TX_SE_HOLD_N 170 0x0046 //TX_DT_HOLD_N 171 0x03E8 //TX_DT2_HOLD_N 172 0x6666 //TX_AEC_RESRV_0 @@ -61616,7 +61616,7 @@ 195 0x0000 //TX_NORMENERHIGHTH 196 0x0000 //TX_NORMENERHIGHTHL 197 0x7000 //TX_DTD_THR1_0 -198 0x7000 //TX_DTD_THR1_1 +198 0x7530 //TX_DTD_THR1_1 199 0x7000 //TX_DTD_THR1_2 200 0x7F00 //TX_DTD_THR1_3 201 0x7F00 //TX_DTD_THR1_4 @@ -62192,7 +62192,7 @@ 771 0x0046 //TX_MIC_PWR_BIAS_2 772 0x0046 //TX_MIC_PWR_BIAS_3 773 0x0000 //TX_GAIN_LIMIT_0 -774 0x0006 //TX_GAIN_LIMIT_1 +774 0x0005 //TX_GAIN_LIMIT_1 775 0x0000 //TX_GAIN_LIMIT_2 776 0x0000 //TX_GAIN_LIMIT_3 777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN @@ -62318,8 +62318,8 @@ 897 0x2329 //TX_SENDFUNC_REG_MICMUTE 898 0x0010 //TX_SENDFUNC_REG_MICMUTE1 899 0x03E8 //TX_MICMUTE_RATIO_THR -900 0x01A4 //TX_MICMUTE_AMP_THR -901 0x0004 //TX_MICMUTE_HPF_IND +900 0x0226 //TX_MICMUTE_AMP_THR +901 0x0000 //TX_MICMUTE_HPF_IND 902 0x00C0 //TX_MICMUTE_LOG_EYR_TH 903 0x0008 //TX_MICMUTE_CVG_TIME 904 0x0008 //TX_MICMUTE_RELEASE_TIME @@ -62362,8 +62362,8 @@ 941 0x0008 //TX_MIC1MUTE_CVG_TIME 942 0x0008 //TX_MIC1MUTE_RELEASE_TIME 943 0x05A0 //TX_AMS_RESRV_01 -944 0x3FFF //TX_AMS_RESRV_02 -945 0x7FFF //TX_AMS_RESRV_03 +944 0x3800 //TX_AMS_RESRV_02 +945 0x4268 //TX_AMS_RESRV_03 946 0x0000 //TX_AMS_RESRV_04 947 0x0000 //TX_AMS_RESRV_05 948 0x0000 //TX_AMS_RESRV_06 @@ -62380,7 +62380,7 @@ 959 0x0000 //TX_AMS_RESRV_17 960 0x0000 //TX_AMS_RESRV_18 961 0x0000 //TX_AMS_RESRV_19 -#RX +#RX 0 0x000C //RX_RECVFUNC_MODE_0 1 0x0000 //RX_RECVFUNC_MODE_1 2 0x0003 //RX_SAMPLINGFREQ_SIG diff --git a/audio/panther/tuning/fortemedia_stereo/HANDSFREE.dat b/audio/panther/tuning/fortemedia_stereo/HANDSFREE.dat index b4d86fc021d3c22295d06d0594f647642802346d..ed1eb90ac200820d2e922e2009becbdeb6b84e92 100644 GIT binary patch delta 235 zcmX>%nf=^k_6^xxtO60t3__a=x`db}%WV_bJgKKt9U?aUfdQk^X1y(Yy0`D!!x+P~ zneY8xuF28C+|&7d83ourGcYlfWN!|*P^~$Aei@@QSfB0Cgf delta 5364 zcmeH~TS!z<6o%K@XVmf1Xr^JKQ=^qOrZ(N6RN{0SCZkdsC(%g{A}VP%nS|7&>y#8& zNU)*(>PvShae}du6!O;1jOwkxqSvzLh-#}46-7Pxpm84lhqYN}@$Ypu`&)aIM~w1_ zuDbTHq!I;^g8ue+hOdLC&b4JsuZVFcrUi3u^`2!tEuy~{y%x~!5QDn}=3W9-6sl;= z4YUoAw{(!ID~IS~ZPQCahw9K7 z&CB*i3(GEyi#!4hn(7q5P(>%Uu|?`d0Ouw6+Iks4y#j<+VFa$ht1wPk)$C)dIG>Ky ze0R1vN?q~>5(?kKKqMb~Ze=T$ivB{pmzWP$Tn5RQ4=I=cHk=QOF`xInm|(zo*UP1d zV*Da@BZm4Mc%6msbmueQPT|kOg_eE3t*pkojWyS7XJ;tn^x_AWr~*@5ph%e%fG{N% z!W9TsysAT%Y7w2Kcr2J}i9u0*6V0sNE}TBJGSEcV8uaq=jd7yehe?~Ysl?hO9k$AR9v*4j_>1Id`^@} z*+M4MRx&GGi}Q-nE-YEdz)vPPOki!4Izl}yO$5uizsDM%sRRfDCkX5J%mi_fGCNr+Mam{+r-a5-c|6kOG5J$f*JM>Yq)UG@ydU1ur_Ek-<+nX98|VaZ zQg$y~YL<3!(x_u@7@g(6yJBv1(c|iv14ct%YVjT8jf2@jY{r$rocGHR6Zpi?h96?v zFR|n2Sd<^c82)K!x`fpZ_vI}#AT=m8BsEMP&j@(}AyP34vEuvZf6wjs_gv9&6tkwd z@wIjYu^8p R6M(@kgI&LS%Sm>bzX79`qK5zg diff --git a/audio/panther/tuning/fortemedia_stereo/HANDSFREE.mods b/audio/panther/tuning/fortemedia_stereo/HANDSFREE.mods index 0e6ed96..326519f 100644 --- a/audio/panther/tuning/fortemedia_stereo/HANDSFREE.mods +++ b/audio/panther/tuning/fortemedia_stereo/HANDSFREE.mods @@ -1,13 +1,13 @@ #PLATFORM_NAME gChip #EXPORT_FLAG HANDSFREE #SINGLE_API_VER 1.2.1 -#SAVE_TIME 2022-07-13 18:18:48 +#SAVE_TIME 2022-08-16 15:57:15 #CASE_NAME HANDSFREE-HANDFREE-RESERVE1-FB #PARAM_MODE FULL #PARAM_TYPE TX+2RX #TOTAL_CUSTOM_STEP 7+7 -#TX +#TX 0 0x0001 //TX_OPERATION_MODE_0 1 0x0001 //TX_OPERATION_MODE_1 2 0x0033 //TX_PATCH_REG @@ -970,7 +970,7 @@ 959 0x0000 //TX_AMS_RESRV_17 960 0x0000 //TX_AMS_RESRV_18 961 0x0000 //TX_AMS_RESRV_19 -#RX +#RX 0 0x006C //RX_RECVFUNC_MODE_0 1 0x0000 //RX_RECVFUNC_MODE_1 2 0x0004 //RX_SAMPLINGFREQ_SIG @@ -2677,7 +2677,7 @@ #PARAM_MODE FULL #PARAM_TYPE TX+2RX #TOTAL_CUSTOM_STEP 7+7 -#TX +#TX 0 0x0001 //TX_OPERATION_MODE_0 1 0x0001 //TX_OPERATION_MODE_1 2 0x0033 //TX_PATCH_REG @@ -3640,7 +3640,7 @@ 959 0x0000 //TX_AMS_RESRV_17 960 0x0000 //TX_AMS_RESRV_18 961 0x0000 //TX_AMS_RESRV_19 -#RX +#RX 0 0x006C //RX_RECVFUNC_MODE_0 1 0x0000 //RX_RECVFUNC_MODE_1 2 0x0004 //RX_SAMPLINGFREQ_SIG @@ -5347,7 +5347,7 @@ #PARAM_MODE FULL #PARAM_TYPE TX+2RX #TOTAL_CUSTOM_STEP 7+7 -#TX +#TX 0 0x0001 //TX_OPERATION_MODE_0 1 0x0001 //TX_OPERATION_MODE_1 2 0x0033 //TX_PATCH_REG @@ -6310,7 +6310,7 @@ 959 0x0000 //TX_AMS_RESRV_17 960 0x0000 //TX_AMS_RESRV_18 961 0x0000 //TX_AMS_RESRV_19 -#RX +#RX 0 0x006C //RX_RECVFUNC_MODE_0 1 0x0000 //RX_RECVFUNC_MODE_1 2 0x0004 //RX_SAMPLINGFREQ_SIG @@ -8017,7 +8017,7 @@ #PARAM_MODE FULL #PARAM_TYPE TX+2RX #TOTAL_CUSTOM_STEP 7+7 -#TX +#TX 0 0x0001 //TX_OPERATION_MODE_0 1 0x0001 //TX_OPERATION_MODE_1 2 0x0073 //TX_PATCH_REG @@ -8874,8 +8874,8 @@ 853 0x0002 //TX_FILTINDX 854 0x0004 //TX_TDDRC_THRD_0 855 0x0010 //TX_TDDRC_THRD_1 -856 0x1800 //TX_TDDRC_THRD_2 -857 0x1800 //TX_TDDRC_THRD_3 +856 0x1000 //TX_TDDRC_THRD_2 +857 0x1200 //TX_TDDRC_THRD_3 858 0x6000 //TX_TDDRC_SLANT_0 859 0x6000 //TX_TDDRC_SLANT_1 860 0x4000 //TX_TDDRC_ALPHA_UP_00 @@ -8980,7 +8980,7 @@ 959 0x0000 //TX_AMS_RESRV_17 960 0x0000 //TX_AMS_RESRV_18 961 0x0000 //TX_AMS_RESRV_19 -#RX +#RX 0 0x247C //RX_RECVFUNC_MODE_0 1 0x0000 //RX_RECVFUNC_MODE_1 2 0x0000 //RX_SAMPLINGFREQ_SIG @@ -9005,7 +9005,7 @@ 21 0x000C //RX_N2_SN_EST 22 0x0006 //RX_NS_LVL_CTRL 23 0xF800 //RX_THR_SN_EST -24 0x7CDD //RX_LAMBDA_PFILT +24 0x7CCD //RX_LAMBDA_PFILT 25 0x000A //RX_FENS_RESRV_0 26 0x0190 //RX_FENS_RESRV_1 27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 @@ -10687,7 +10687,7 @@ #PARAM_MODE FULL #PARAM_TYPE TX+2RX #TOTAL_CUSTOM_STEP 7+7 -#TX +#TX 0 0x0001 //TX_OPERATION_MODE_0 1 0x0001 //TX_OPERATION_MODE_1 2 0x0073 //TX_PATCH_REG @@ -11544,8 +11544,8 @@ 853 0x0002 //TX_FILTINDX 854 0x0001 //TX_TDDRC_THRD_0 855 0x0002 //TX_TDDRC_THRD_1 -856 0x1800 //TX_TDDRC_THRD_2 -857 0x1800 //TX_TDDRC_THRD_3 +856 0x1000 //TX_TDDRC_THRD_2 +857 0x1200 //TX_TDDRC_THRD_3 858 0x6000 //TX_TDDRC_SLANT_0 859 0x6000 //TX_TDDRC_SLANT_1 860 0x0800 //TX_TDDRC_ALPHA_UP_00 @@ -11650,7 +11650,7 @@ 959 0x0000 //TX_AMS_RESRV_17 960 0x0000 //TX_AMS_RESRV_18 961 0x0000 //TX_AMS_RESRV_19 -#RX +#RX 0 0x247C //RX_RECVFUNC_MODE_0 1 0x0000 //RX_RECVFUNC_MODE_1 2 0x0001 //RX_SAMPLINGFREQ_SIG @@ -13357,7 +13357,7 @@ #PARAM_MODE FULL #PARAM_TYPE TX+2RX #TOTAL_CUSTOM_STEP 7+7 -#TX +#TX 0 0x0001 //TX_OPERATION_MODE_0 1 0x0001 //TX_OPERATION_MODE_1 2 0x00F3 //TX_PATCH_REG @@ -14320,7 +14320,7 @@ 959 0x0000 //TX_AMS_RESRV_17 960 0x0000 //TX_AMS_RESRV_18 961 0x0000 //TX_AMS_RESRV_19 -#RX +#RX 0 0x247C //RX_RECVFUNC_MODE_0 1 0x0000 //RX_RECVFUNC_MODE_1 2 0x0003 //RX_SAMPLINGFREQ_SIG @@ -16027,7 +16027,7 @@ #PARAM_MODE FULL #PARAM_TYPE TX+2RX #TOTAL_CUSTOM_STEP 7+7 -#TX +#TX 0 0x0001 //TX_OPERATION_MODE_0 1 0x0001 //TX_OPERATION_MODE_1 2 0x0033 //TX_PATCH_REG @@ -16990,7 +16990,7 @@ 959 0x0000 //TX_AMS_RESRV_17 960 0x0000 //TX_AMS_RESRV_18 961 0x0000 //TX_AMS_RESRV_19 -#RX +#RX 0 0x006C //RX_RECVFUNC_MODE_0 1 0x0000 //RX_RECVFUNC_MODE_1 2 0x0004 //RX_SAMPLINGFREQ_SIG @@ -18697,7 +18697,7 @@ #PARAM_MODE FULL #PARAM_TYPE TX+2RX #TOTAL_CUSTOM_STEP 7+7 -#TX +#TX 0 0x0001 //TX_OPERATION_MODE_0 1 0x0001 //TX_OPERATION_MODE_1 2 0x00F3 //TX_PATCH_REG @@ -19660,7 +19660,7 @@ 959 0x0000 //TX_AMS_RESRV_17 960 0x0000 //TX_AMS_RESRV_18 961 0x0000 //TX_AMS_RESRV_19 -#RX +#RX 0 0x007C //RX_RECVFUNC_MODE_0 1 0x0000 //RX_RECVFUNC_MODE_1 2 0x0003 //RX_SAMPLINGFREQ_SIG @@ -20519,7 +20519,7 @@ 161 0x000A //RX_FRAME_SZ 162 0x0000 //RX_DELAY_OPT 163 0x6000 //RX_TDDRC_ALPHA_UP_1 -164 0x7EB8 //RX_TDDRC_ALPHA_UP_2 +164 0x6000 //RX_TDDRC_ALPHA_UP_2 165 0x6000 //RX_TDDRC_ALPHA_UP_3 166 0x1000 //RX_TDDRC_ALPHA_UP_4 167 0x0800 //RX_PGA @@ -20541,32 +20541,32 @@ 183 0x0190 //RX_FENS_RESRV_1 184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 -186 0x6000 //RX_TDDRC_ALPHA_DWN_3 +186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 187 0x0002 //RX_EXTRA_NS_L 188 0x0800 //RX_EXTRA_NS_A -189 0x4000 //RX_TDDRC_ALPHA_DWN_4 +189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 190 0x7214 //RX_TDDRC_LIMITER_THRD 191 0x0800 //RX_TDDRC_LIMITER_GAIN 192 0x199A //RX_A_POST_FLT 193 0x0000 //RX_LMT_THRD 194 0x4000 //RX_LMT_ALPHA 195 0x0020 //RX_FDEQ_SUBNUM -196 0x847C //RX_FDEQ_GAIN_0 -197 0x5A56 //RX_FDEQ_GAIN_1 -198 0x6266 //RX_FDEQ_GAIN_2 -199 0x6E7A //RX_FDEQ_GAIN_3 -200 0x8678 //RX_FDEQ_GAIN_4 -201 0x6D66 //RX_FDEQ_GAIN_5 -202 0x706E //RX_FDEQ_GAIN_6 -203 0x6C64 //RX_FDEQ_GAIN_7 -204 0x5C6A //RX_FDEQ_GAIN_8 -205 0x6268 //RX_FDEQ_GAIN_9 -206 0x6462 //RX_FDEQ_GAIN_10 -207 0x646E //RX_FDEQ_GAIN_11 -208 0x6860 //RX_FDEQ_GAIN_12 -209 0x646A //RX_FDEQ_GAIN_13 -210 0x7478 //RX_FDEQ_GAIN_14 -211 0x9898 //RX_FDEQ_GAIN_15 +196 0x4848 //RX_FDEQ_GAIN_0 +197 0x4848 //RX_FDEQ_GAIN_1 +198 0x4848 //RX_FDEQ_GAIN_2 +199 0x4848 //RX_FDEQ_GAIN_3 +200 0x4848 //RX_FDEQ_GAIN_4 +201 0x4848 //RX_FDEQ_GAIN_5 +202 0x4850 //RX_FDEQ_GAIN_6 +203 0x4848 //RX_FDEQ_GAIN_7 +204 0x4860 //RX_FDEQ_GAIN_8 +205 0x7468 //RX_FDEQ_GAIN_9 +206 0x6060 //RX_FDEQ_GAIN_10 +207 0x6060 //RX_FDEQ_GAIN_11 +208 0x5C54 //RX_FDEQ_GAIN_12 +209 0x5450 //RX_FDEQ_GAIN_13 +210 0x5050 //RX_FDEQ_GAIN_14 +211 0x5860 //RX_FDEQ_GAIN_15 212 0x4848 //RX_FDEQ_GAIN_16 213 0x4848 //RX_FDEQ_GAIN_17 214 0x4848 //RX_FDEQ_GAIN_18 @@ -20575,22 +20575,22 @@ 217 0x4848 //RX_FDEQ_GAIN_21 218 0x4848 //RX_FDEQ_GAIN_22 219 0x4848 //RX_FDEQ_GAIN_23 -220 0x0301 //RX_FDEQ_BIN_0 -221 0x0105 //RX_FDEQ_BIN_1 -222 0x0203 //RX_FDEQ_BIN_2 -223 0x0205 //RX_FDEQ_BIN_3 +220 0x0202 //RX_FDEQ_BIN_0 +221 0x0203 //RX_FDEQ_BIN_1 +222 0x0303 //RX_FDEQ_BIN_2 +223 0x0304 //RX_FDEQ_BIN_3 224 0x0404 //RX_FDEQ_BIN_4 -225 0x0506 //RX_FDEQ_BIN_5 -226 0x0410 //RX_FDEQ_BIN_6 -227 0x050A //RX_FDEQ_BIN_7 -228 0x0B07 //RX_FDEQ_BIN_8 -229 0x120E //RX_FDEQ_BIN_9 -230 0x100E //RX_FDEQ_BIN_10 -231 0x0E2D //RX_FDEQ_BIN_11 -232 0x1923 //RX_FDEQ_BIN_12 -233 0x151E //RX_FDEQ_BIN_13 -234 0x1E2D //RX_FDEQ_BIN_14 -235 0x2D40 //RX_FDEQ_BIN_15 +225 0x0308 //RX_FDEQ_BIN_5 +226 0x0808 //RX_FDEQ_BIN_6 +227 0x090A //RX_FDEQ_BIN_7 +228 0x0B0C //RX_FDEQ_BIN_8 +229 0x0D0E //RX_FDEQ_BIN_9 +230 0x1013 //RX_FDEQ_BIN_10 +231 0x1719 //RX_FDEQ_BIN_11 +232 0x1B1E //RX_FDEQ_BIN_12 +233 0x1E1E //RX_FDEQ_BIN_13 +234 0x1E28 //RX_FDEQ_BIN_14 +235 0x282C //RX_FDEQ_BIN_15 236 0x0000 //RX_FDEQ_BIN_16 237 0x0000 //RX_FDEQ_BIN_17 238 0x0000 //RX_FDEQ_BIN_18 @@ -20624,24 +20624,24 @@ 266 0x7FFF //RX_FDDRC_SLANT_1_3 267 0x0000 //RX_FDDRC_RESRV_0 268 0x0002 //RX_FILTINDX -269 0x0000 //RX_TDDRC_THRD_0 -270 0x0002 //RX_TDDRC_THRD_1 -271 0x0340 //RX_TDDRC_THRD_2 -272 0x0CE0 //RX_TDDRC_THRD_3 -273 0x0000 //RX_TDDRC_SLANT_0 -274 0x7FFF //RX_TDDRC_SLANT_1 +269 0x0002 //RX_TDDRC_THRD_0 +270 0x0004 //RX_TDDRC_THRD_1 +271 0x1A00 //RX_TDDRC_THRD_2 +272 0x1A00 //RX_TDDRC_THRD_3 +273 0x7EB8 //RX_TDDRC_SLANT_0 +274 0x2500 //RX_TDDRC_SLANT_1 275 0x6000 //RX_TDDRC_ALPHA_UP_0 276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 277 0x0000 //RX_TDDRC_HMNC_FLAG 278 0x199A //RX_TDDRC_HMNC_GAIN 279 0x0001 //RX_TDDRC_SMT_FLAG 280 0x0CCD //RX_TDDRC_SMT_W -281 0x03FC //RX_TDDRC_DRC_GAIN +281 0x0550 //RX_TDDRC_DRC_GAIN 282 0x7C00 //RX_LAMBDA_PKA_FP -283 0x13E0 //RX_TPKA_FP -284 0x0400 //RX_MIN_G_FP -285 0x0B50 //RX_MAX_G_FP -286 0x0058 //RX_SPK_VOL +283 0x2000 //RX_TPKA_FP +284 0x2000 //RX_MIN_G_FP +285 0x0080 //RX_MAX_G_FP +286 0x0014 //RX_SPK_VOL 287 0x0000 //RX_VOL_RESRV_0 288 0x0000 //RX_MAXLEVEL_CNG 289 0x3000 //RX_BWE_UV_TH @@ -21367,12 +21367,12 @@ #PARAM_MODE FULL #PARAM_TYPE TX+2RX #TOTAL_CUSTOM_STEP 7+7 -#TX +#TX 0 0x0001 //TX_OPERATION_MODE_0 1 0x0001 //TX_OPERATION_MODE_1 -2 0x0073 //TX_PATCH_REG +2 0x00F3 //TX_PATCH_REG 3 0x6B74 //TX_SENDFUNC_MODE_0 -4 0x0001 //TX_SENDFUNC_MODE_1 +4 0x0000 //TX_SENDFUNC_MODE_1 5 0x0003 //TX_NUM_MIC 6 0x0003 //TX_SAMPLINGFREQ_SIG 7 0x0003 //TX_SAMPLINGFREQ_PROC @@ -21533,13 +21533,13 @@ 162 0x7800 //TX_MIN_EQ_RE_EST_10 163 0x7800 //TX_MIN_EQ_RE_EST_11 164 0x7800 //TX_MIN_EQ_RE_EST_12 -165 0x4000 //TX_LAMBDA_RE_EST +165 0x3000 //TX_LAMBDA_RE_EST 166 0x3000 //TX_LAMBDA_CB_NLE 167 0x7FFF //TX_C_POST_FLT 168 0x4000 //TX_GAIN_NP -169 0x0180 //TX_SE_HOLD_N +169 0x0260 //TX_SE_HOLD_N 170 0x00C8 //TX_DT_HOLD_N -171 0x05DC //TX_DT2_HOLD_N +171 0x0680 //TX_DT2_HOLD_N 172 0x6666 //TX_AEC_RESRV_0 173 0x0000 //TX_AEC_RESRV_1 174 0x0014 //TX_AEC_RESRV_2 @@ -21565,7 +21565,7 @@ 194 0x0000 //TX_NORMENERTH 195 0x0000 //TX_NORMENERHIGHTH 196 0x0000 //TX_NORMENERHIGHTHL -197 0x7FF0 //TX_DTD_THR1_0 +197 0x7B0C //TX_DTD_THR1_0 198 0x7FF0 //TX_DTD_THR1_1 199 0x7FF0 //TX_DTD_THR1_2 200 0x7FF0 //TX_DTD_THR1_3 @@ -21591,18 +21591,18 @@ 220 0x7FFF //TX_DTD_MIC_BLK 221 0x023E //TX_ADPT_STRICT_L 222 0x023E //TX_ADPT_STRICT_H -223 0x0BB8 //TX_RATIO_DT_L_TH_LOW +223 0x0001 //TX_RATIO_DT_L_TH_LOW 224 0x3A98 //TX_RATIO_DT_H_TH_LOW -225 0x1F40 //TX_RATIO_DT_L_TH_HIGH -226 0x5014 //TX_RATIO_DT_H_TH_HIGH -227 0x09C4 //TX_RATIO_DT_L0_TH +225 0x01F4 //TX_RATIO_DT_L_TH_HIGH +226 0x59D8 //TX_RATIO_DT_H_TH_HIGH +227 0x0001 //TX_RATIO_DT_L0_TH 228 0x7FFF //TX_B_POST_FILT_ECHO_L 229 0x7FFF //TX_B_POST_FILT_ECHO_H 230 0x0200 //TX_MIN_G_CTRL_ECHO 231 0x1000 //TX_B_LESSCUT_RTO_ECHO 232 0x0000 //TX_EPD_OFFSET_00 233 0x0000 //TX_EPD_OFFST_01 -234 0x2328 //TX_RATIO_DT_L0_TH_HIGH +234 0x00C8 //TX_RATIO_DT_L0_TH_HIGH 235 0x7FFF //TX_RATIO_DT_H_TH_CUT 236 0x7FFF //TX_MIN_EQ_RE_EST_13 237 0x0000 //TX_DTD_THR1_7 @@ -21650,12 +21650,12 @@ 279 0x2000 //TX_B_POST_FLT_0 280 0x1000 //TX_B_POST_FLT_1 281 0x0010 //TX_NS_LVL_CTRL_0 -282 0x003C //TX_NS_LVL_CTRL_1 +282 0x001A //TX_NS_LVL_CTRL_1 283 0x0024 //TX_NS_LVL_CTRL_2 -284 0x003C //TX_NS_LVL_CTRL_3 +284 0x001A //TX_NS_LVL_CTRL_3 285 0x0014 //TX_NS_LVL_CTRL_4 286 0x0011 //TX_NS_LVL_CTRL_5 -287 0x003C //TX_NS_LVL_CTRL_6 +287 0x001A //TX_NS_LVL_CTRL_6 288 0x0011 //TX_NS_LVL_CTRL_7 289 0x0020 //TX_MIN_GAIN_S_0 290 0x0020 //TX_MIN_GAIN_S_1 @@ -21715,7 +21715,7 @@ 344 0x7F00 //TX_LAMBDA_PFILT_S_5 345 0x7F00 //TX_LAMBDA_PFILT_S_6 346 0x7F00 //TX_LAMBDA_PFILT_S_7 -347 0x0200 //TX_K_PEPPER +347 0x3E80 //TX_K_PEPPER 348 0x0400 //TX_A_PEPPER 349 0x1EAA //TX_K_PEPPER_HF 350 0x0600 //TX_A_PEPPER_HF @@ -21724,7 +21724,7 @@ 353 0x0040 //TX_DT_BINVAD_TH_0 354 0x0040 //TX_DT_BINVAD_TH_1 355 0x0100 //TX_DT_BINVAD_TH_2 -356 0x0100 //TX_DT_BINVAD_TH_3 +356 0x2000 //TX_DT_BINVAD_TH_3 357 0x36B0 //TX_DT_BINVAD_ENDF 358 0x0200 //TX_C_POST_FLT_DT 359 0x0CCD //TX_NS_B_POST_FLT_LESSCUT @@ -21769,7 +21769,7 @@ 398 0x1800 //TX_C_POST_FLT_MASK 399 0x7FFF //TX_A_POST_FLT_WNS 400 0x0148 //TX_MIN_G_LOW300HZ -401 0x0001 //TX_MAXLEVEL_CNG +401 0x0005 //TX_MAXLEVEL_CNG 402 0x00B4 //TX_STN_NOISE_TH 403 0x4000 //TX_POST_MASK_SUP 404 0x7FFF //TX_POST_MASK_ADJUST @@ -21940,17 +21940,17 @@ 569 0x4850 //TX_FDEQ_GAIN_2 570 0x5050 //TX_FDEQ_GAIN_3 571 0x4B48 //TX_FDEQ_GAIN_4 -572 0x484B //TX_FDEQ_GAIN_5 -573 0x4B5C //TX_FDEQ_GAIN_6 +572 0x484E //TX_FDEQ_GAIN_5 +573 0x4E5C //TX_FDEQ_GAIN_6 574 0x564E //TX_FDEQ_GAIN_7 575 0x4C4E //TX_FDEQ_GAIN_8 576 0x4E45 //TX_FDEQ_GAIN_9 577 0x494A //TX_FDEQ_GAIN_10 578 0x534D //TX_FDEQ_GAIN_11 -579 0x5C57 //TX_FDEQ_GAIN_12 -580 0x5667 //TX_FDEQ_GAIN_13 -581 0x6778 //TX_FDEQ_GAIN_14 -582 0x8087 //TX_FDEQ_GAIN_15 +579 0x5C54 //TX_FDEQ_GAIN_12 +580 0x5466 //TX_FDEQ_GAIN_13 +581 0x5C70 //TX_FDEQ_GAIN_14 +582 0x7C84 //TX_FDEQ_GAIN_15 583 0x4848 //TX_FDEQ_GAIN_16 584 0x4848 //TX_FDEQ_GAIN_17 585 0x4848 //TX_FDEQ_GAIN_18 @@ -22138,12 +22138,12 @@ 767 0x0050 //TX_MIC_CALIBRATION_2 768 0x0050 //TX_MIC_CALIBRATION_3 769 0x0046 //TX_MIC_PWR_BIAS_0 -770 0x0040 //TX_MIC_PWR_BIAS_1 +770 0x0046 //TX_MIC_PWR_BIAS_1 771 0x0046 //TX_MIC_PWR_BIAS_2 772 0x0046 //TX_MIC_PWR_BIAS_3 773 0x0000 //TX_GAIN_LIMIT_0 774 0x000F //TX_GAIN_LIMIT_1 -775 0x0000 //TX_GAIN_LIMIT_2 +775 0x000F //TX_GAIN_LIMIT_2 776 0x0000 //TX_GAIN_LIMIT_3 777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN 778 0x7FDE //TX_BVE_VAD0_ALPHAUP @@ -22234,7 +22234,7 @@ 863 0x199A //TX_TDDRC_HMNC_GAIN 864 0x0000 //TX_TDDRC_SMT_FLAG 865 0x0CCD //TX_TDDRC_SMT_W -866 0x0E21 //TX_TDDRC_DRC_GAIN +866 0x1380 //TX_TDDRC_DRC_GAIN 867 0x7FFF //TX_TDDRC_LMT_THRD 868 0x0000 //TX_TDDRC_LMT_ALPHA 869 0x0000 //TX_TFMASKLTH @@ -22265,24 +22265,24 @@ 894 0xC000 //TX_FASTNS_SSA_THHFL 895 0xCCCC //TX_FASTNS_SSA_THLFH 896 0xD999 //TX_FASTNS_SSA_THHFH -897 0x2339 //TX_SENDFUNC_REG_MICMUTE -898 0x0021 //TX_SENDFUNC_REG_MICMUTE1 -899 0x02BC //TX_MICMUTE_RATIO_THR -900 0x0140 //TX_MICMUTE_AMP_THR +897 0x2379 //TX_SENDFUNC_REG_MICMUTE +898 0x0020 //TX_SENDFUNC_REG_MICMUTE1 +899 0x0320 //TX_MICMUTE_RATIO_THR +900 0x01C2 //TX_MICMUTE_AMP_THR 901 0x0004 //TX_MICMUTE_HPF_IND 902 0x00C0 //TX_MICMUTE_LOG_EYR_TH 903 0x0008 //TX_MICMUTE_CVG_TIME 904 0x0008 //TX_MICMUTE_RELEASE_TIME -905 0x01FE //TX_MIC_VOLUME_MIC0MUTE +905 0x0E00 //TX_MIC_VOLUME_MIC0MUTE 906 0x0020 //TX_MICMUTE_EPD_OFFSET_0 907 0x001E //TX_MICMUTE_FRQ_AEC_L 908 0x7999 //TX_MICMUTE_EAD_THR 909 0x7FFF //TX_MICMUTE_LAMBDA_CB_NLE 910 0x7FFF //TX_MICMUTE_LAMBDA_RE_EST -911 0x4000 //TX_DTD_THR1_MICMUTE_0 +911 0x7918 //TX_DTD_THR1_MICMUTE_0 912 0x7000 //TX_DTD_THR1_MICMUTE_1 -913 0x7FFF //TX_DTD_THR1_MICMUTE_2 -914 0x7FFF //TX_DTD_THR1_MICMUTE_3 +913 0x3A98 //TX_DTD_THR1_MICMUTE_2 +914 0x32C8 //TX_DTD_THR1_MICMUTE_3 915 0x6CCC //TX_DTD_THR2_MICMUTE_0 916 0x0400 //TX_MICMUTE_MIN_EQ_RE_EST_0 917 0x0400 //TX_MICMUTE_MIN_EQ_RE_EST_1 @@ -22307,13 +22307,13 @@ 936 0x6000 //TX_MICMUTE_A_POST_FILT_S_0 937 0x7000 //TX_MICMUTE_B_POST_FILT_0 938 0x2710 //TX_MIC1RUB_AMP_THR -939 0x0010 //TX_MIC1MUTE_RATIO_THR -940 0x0450 //TX_MIC1MUTE_AMP_THR +939 0x7FFF //TX_MIC1MUTE_RATIO_THR +940 0x0001 //TX_MIC1MUTE_AMP_THR 941 0x0008 //TX_MIC1MUTE_CVG_TIME 942 0x0008 //TX_MIC1MUTE_RELEASE_TIME -943 0x0000 //TX_AMS_RESRV_01 -944 0x0000 //TX_AMS_RESRV_02 -945 0x0000 //TX_AMS_RESRV_03 +943 0x0100 //TX_AMS_RESRV_01 +944 0xE4A8 //TX_AMS_RESRV_02 +945 0x1770 //TX_AMS_RESRV_03 946 0x0000 //TX_AMS_RESRV_04 947 0x0000 //TX_AMS_RESRV_05 948 0x0000 //TX_AMS_RESRV_06 @@ -22330,15 +22330,15 @@ 959 0x0000 //TX_AMS_RESRV_17 960 0x0000 //TX_AMS_RESRV_18 961 0x0000 //TX_AMS_RESRV_19 -#RX -0 0x206C //RX_RECVFUNC_MODE_0 +#RX +0 0x247C //RX_RECVFUNC_MODE_0 1 0x0000 //RX_RECVFUNC_MODE_1 2 0x0003 //RX_SAMPLINGFREQ_SIG 3 0x0003 //RX_SAMPLINGFREQ_PROC 4 0x000A //RX_FRAME_SZ 5 0x0000 //RX_DELAY_OPT 6 0x6000 //RX_TDDRC_ALPHA_UP_1 -7 0x6000 //RX_TDDRC_ALPHA_UP_2 +7 0x7EB8 //RX_TDDRC_ALPHA_UP_2 8 0x6000 //RX_TDDRC_ALPHA_UP_3 9 0x1000 //RX_TDDRC_ALPHA_UP_4 10 0x0800 //RX_PGA @@ -22360,32 +22360,32 @@ 26 0x0190 //RX_FENS_RESRV_1 27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 -29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +29 0x6000 //RX_TDDRC_ALPHA_DWN_3 30 0x0002 //RX_EXTRA_NS_L 31 0x0800 //RX_EXTRA_NS_A -32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +32 0x4000 //RX_TDDRC_ALPHA_DWN_4 33 0x7214 //RX_TDDRC_LIMITER_THRD 34 0x0800 //RX_TDDRC_LIMITER_GAIN 35 0x199A //RX_A_POST_FLT 36 0x0000 //RX_LMT_THRD 37 0x4000 //RX_LMT_ALPHA 38 0x0020 //RX_FDEQ_SUBNUM -39 0x4848 //RX_FDEQ_GAIN_0 -40 0x3B3B //RX_FDEQ_GAIN_1 -41 0x3942 //RX_FDEQ_GAIN_2 -42 0x4645 //RX_FDEQ_GAIN_3 -43 0x494A //RX_FDEQ_GAIN_4 -44 0x5D5A //RX_FDEQ_GAIN_5 -45 0x5B5B //RX_FDEQ_GAIN_6 -46 0x5A51 //RX_FDEQ_GAIN_7 -47 0x514F //RX_FDEQ_GAIN_8 -48 0x5568 //RX_FDEQ_GAIN_9 -49 0x7460 //RX_FDEQ_GAIN_10 -50 0x544E //RX_FDEQ_GAIN_11 -51 0x4848 //RX_FDEQ_GAIN_12 -52 0x484A //RX_FDEQ_GAIN_13 -53 0x5155 //RX_FDEQ_GAIN_14 -54 0x577B //RX_FDEQ_GAIN_15 +39 0x847C //RX_FDEQ_GAIN_0 +40 0x5A56 //RX_FDEQ_GAIN_1 +41 0x6266 //RX_FDEQ_GAIN_2 +42 0x6E7A //RX_FDEQ_GAIN_3 +43 0x8678 //RX_FDEQ_GAIN_4 +44 0x6D66 //RX_FDEQ_GAIN_5 +45 0x706E //RX_FDEQ_GAIN_6 +46 0x6C64 //RX_FDEQ_GAIN_7 +47 0x5C6A //RX_FDEQ_GAIN_8 +48 0x6268 //RX_FDEQ_GAIN_9 +49 0x6462 //RX_FDEQ_GAIN_10 +50 0x646E //RX_FDEQ_GAIN_11 +51 0x6860 //RX_FDEQ_GAIN_12 +52 0x646A //RX_FDEQ_GAIN_13 +53 0x7478 //RX_FDEQ_GAIN_14 +54 0x9898 //RX_FDEQ_GAIN_15 55 0x4848 //RX_FDEQ_GAIN_16 56 0x4848 //RX_FDEQ_GAIN_17 57 0x4848 //RX_FDEQ_GAIN_18 @@ -22394,22 +22394,22 @@ 60 0x4848 //RX_FDEQ_GAIN_21 61 0x4848 //RX_FDEQ_GAIN_22 62 0x4848 //RX_FDEQ_GAIN_23 -63 0x0202 //RX_FDEQ_BIN_0 -64 0x0203 //RX_FDEQ_BIN_1 -65 0x0303 //RX_FDEQ_BIN_2 -66 0x0304 //RX_FDEQ_BIN_3 +63 0x0301 //RX_FDEQ_BIN_0 +64 0x0105 //RX_FDEQ_BIN_1 +65 0x0203 //RX_FDEQ_BIN_2 +66 0x0205 //RX_FDEQ_BIN_3 67 0x0404 //RX_FDEQ_BIN_4 -68 0x0308 //RX_FDEQ_BIN_5 -69 0x0808 //RX_FDEQ_BIN_6 -70 0x090A //RX_FDEQ_BIN_7 -71 0x0B0C //RX_FDEQ_BIN_8 -72 0x0D0E //RX_FDEQ_BIN_9 -73 0x1013 //RX_FDEQ_BIN_10 -74 0x1719 //RX_FDEQ_BIN_11 -75 0x1B1E //RX_FDEQ_BIN_12 -76 0x1E1E //RX_FDEQ_BIN_13 -77 0x1E28 //RX_FDEQ_BIN_14 -78 0x282C //RX_FDEQ_BIN_15 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0410 //RX_FDEQ_BIN_6 +70 0x050A //RX_FDEQ_BIN_7 +71 0x0B07 //RX_FDEQ_BIN_8 +72 0x120E //RX_FDEQ_BIN_9 +73 0x100E //RX_FDEQ_BIN_10 +74 0x0E2D //RX_FDEQ_BIN_11 +75 0x1923 //RX_FDEQ_BIN_12 +76 0x151E //RX_FDEQ_BIN_13 +77 0x1E2D //RX_FDEQ_BIN_14 +78 0x2D40 //RX_FDEQ_BIN_15 79 0x0000 //RX_FDEQ_BIN_16 80 0x0000 //RX_FDEQ_BIN_17 81 0x0000 //RX_FDEQ_BIN_18 @@ -22443,24 +22443,24 @@ 109 0x7FFF //RX_FDDRC_SLANT_1_3 110 0x0000 //RX_FDDRC_RESRV_0 111 0x0002 //RX_FILTINDX -112 0x0002 //RX_TDDRC_THRD_0 -113 0x0004 //RX_TDDRC_THRD_1 -114 0x1A00 //RX_TDDRC_THRD_2 -115 0x1A00 //RX_TDDRC_THRD_3 -116 0x7EB8 //RX_TDDRC_SLANT_0 -117 0x2500 //RX_TDDRC_SLANT_1 +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x0340 //RX_TDDRC_THRD_2 +115 0x0CE0 //RX_TDDRC_THRD_3 +116 0x0000 //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 118 0x6000 //RX_TDDRC_ALPHA_UP_0 119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 120 0x0000 //RX_TDDRC_HMNC_FLAG 121 0x199A //RX_TDDRC_HMNC_GAIN 122 0x0001 //RX_TDDRC_SMT_FLAG 123 0x0CCD //RX_TDDRC_SMT_W -124 0x032A //RX_TDDRC_DRC_GAIN +124 0x03FC //RX_TDDRC_DRC_GAIN 125 0x7C00 //RX_LAMBDA_PKA_FP -126 0x2000 //RX_TPKA_FP -127 0x2000 //RX_MIN_G_FP -128 0x0080 //RX_MAX_G_FP -129 0x0100 //RX_SPK_VOL +126 0x13E0 //RX_TPKA_FP +127 0x0400 //RX_MIN_G_FP +128 0x0B50 //RX_MAX_G_FP +129 0x0058 //RX_SPK_VOL 130 0x0000 //RX_VOL_RESRV_0 131 0x0000 //RX_MAXLEVEL_CNG 132 0x3000 //RX_BWE_UV_TH @@ -22490,45 +22490,45 @@ 156 0x0000 //RX_BWE_RESRV_2 #VOL 0 6 0x6000 //RX_TDDRC_ALPHA_UP_1 -7 0x6000 //RX_TDDRC_ALPHA_UP_2 +7 0x7EB8 //RX_TDDRC_ALPHA_UP_2 8 0x6000 //RX_TDDRC_ALPHA_UP_3 9 0x1000 //RX_TDDRC_ALPHA_UP_4 27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 -29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 -32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +29 0x6000 //RX_TDDRC_ALPHA_DWN_3 +32 0x4000 //RX_TDDRC_ALPHA_DWN_4 33 0x7214 //RX_TDDRC_LIMITER_THRD 34 0x0800 //RX_TDDRC_LIMITER_GAIN -112 0x0002 //RX_TDDRC_THRD_0 -113 0x0004 //RX_TDDRC_THRD_1 -114 0x1A00 //RX_TDDRC_THRD_2 -115 0x1A00 //RX_TDDRC_THRD_3 -116 0x7EB8 //RX_TDDRC_SLANT_0 -117 0x2500 //RX_TDDRC_SLANT_1 +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x0340 //RX_TDDRC_THRD_2 +115 0x19C0 //RX_TDDRC_THRD_3 +116 0x0000 //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 118 0x6000 //RX_TDDRC_ALPHA_UP_0 119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 120 0x0000 //RX_TDDRC_HMNC_FLAG 121 0x199A //RX_TDDRC_HMNC_GAIN 122 0x0001 //RX_TDDRC_SMT_FLAG 123 0x0CCD //RX_TDDRC_SMT_W -124 0x032A //RX_TDDRC_DRC_GAIN +124 0x0100 //RX_TDDRC_DRC_GAIN 38 0x0020 //RX_FDEQ_SUBNUM -39 0x4848 //RX_FDEQ_GAIN_0 -40 0x3B3B //RX_FDEQ_GAIN_1 -41 0x3942 //RX_FDEQ_GAIN_2 -42 0x4645 //RX_FDEQ_GAIN_3 -43 0x494A //RX_FDEQ_GAIN_4 -44 0x5D5A //RX_FDEQ_GAIN_5 -45 0x5B5B //RX_FDEQ_GAIN_6 -46 0x5A51 //RX_FDEQ_GAIN_7 -47 0x514F //RX_FDEQ_GAIN_8 -48 0x5568 //RX_FDEQ_GAIN_9 -49 0x7460 //RX_FDEQ_GAIN_10 -50 0x544E //RX_FDEQ_GAIN_11 -51 0x4848 //RX_FDEQ_GAIN_12 -52 0x484A //RX_FDEQ_GAIN_13 -53 0x5155 //RX_FDEQ_GAIN_14 -54 0x577B //RX_FDEQ_GAIN_15 +39 0x8458 //RX_FDEQ_GAIN_0 +40 0x4B4B //RX_FDEQ_GAIN_1 +41 0x5156 //RX_FDEQ_GAIN_2 +42 0x646C //RX_FDEQ_GAIN_3 +43 0x7B73 //RX_FDEQ_GAIN_4 +44 0x6D66 //RX_FDEQ_GAIN_5 +45 0x6768 //RX_FDEQ_GAIN_6 +46 0x6D68 //RX_FDEQ_GAIN_7 +47 0x5E6A //RX_FDEQ_GAIN_8 +48 0x6668 //RX_FDEQ_GAIN_9 +49 0x645A //RX_FDEQ_GAIN_10 +50 0x5A5E //RX_FDEQ_GAIN_11 +51 0x6A58 //RX_FDEQ_GAIN_12 +52 0x646E //RX_FDEQ_GAIN_13 +53 0x787C //RX_FDEQ_GAIN_14 +54 0x9898 //RX_FDEQ_GAIN_15 55 0x4848 //RX_FDEQ_GAIN_16 56 0x4848 //RX_FDEQ_GAIN_17 57 0x4848 //RX_FDEQ_GAIN_18 @@ -22537,319 +22537,22 @@ 60 0x4848 //RX_FDEQ_GAIN_21 61 0x4848 //RX_FDEQ_GAIN_22 62 0x4848 //RX_FDEQ_GAIN_23 -63 0x0202 //RX_FDEQ_BIN_0 -64 0x0203 //RX_FDEQ_BIN_1 -65 0x0303 //RX_FDEQ_BIN_2 -66 0x0304 //RX_FDEQ_BIN_3 +63 0x0301 //RX_FDEQ_BIN_0 +64 0x0204 //RX_FDEQ_BIN_1 +65 0x0203 //RX_FDEQ_BIN_2 +66 0x0205 //RX_FDEQ_BIN_3 67 0x0404 //RX_FDEQ_BIN_4 -68 0x0308 //RX_FDEQ_BIN_5 -69 0x0808 //RX_FDEQ_BIN_6 -70 0x090A //RX_FDEQ_BIN_7 -71 0x0B0C //RX_FDEQ_BIN_8 -72 0x0D0E //RX_FDEQ_BIN_9 -73 0x1013 //RX_FDEQ_BIN_10 -74 0x1719 //RX_FDEQ_BIN_11 -75 0x1B1E //RX_FDEQ_BIN_12 -76 0x1E1E //RX_FDEQ_BIN_13 -77 0x1E28 //RX_FDEQ_BIN_14 -78 0x282C //RX_FDEQ_BIN_15 -79 0x0000 //RX_FDEQ_BIN_16 -80 0x0000 //RX_FDEQ_BIN_17 -81 0x0000 //RX_FDEQ_BIN_18 -82 0x0000 //RX_FDEQ_BIN_19 -83 0x0000 //RX_FDEQ_BIN_20 -84 0x0000 //RX_FDEQ_BIN_21 -85 0x0000 //RX_FDEQ_BIN_22 -86 0x0000 //RX_FDEQ_BIN_23 -87 0x4000 //RX_FDEQ_RESRV_0 -88 0x0320 //RX_FDEQ_RESRV_1 -89 0x0018 //RX_FDDRC_BAND_MARGIN_0 -90 0x0035 //RX_FDDRC_BAND_MARGIN_1 -91 0x00D5 //RX_FDDRC_BAND_MARGIN_2 -92 0x0120 //RX_FDDRC_BAND_MARGIN_3 -93 0x0004 //RX_FDDRC_BLOCK_EXP -94 0x5000 //RX_FDDRC_THRD_2_0 -95 0x5000 //RX_FDDRC_THRD_2_1 -96 0x2000 //RX_FDDRC_THRD_2_2 -97 0x5000 //RX_FDDRC_THRD_2_3 -98 0x6400 //RX_FDDRC_THRD_3_0 -99 0x6400 //RX_FDDRC_THRD_3_1 -100 0x2000 //RX_FDDRC_THRD_3_2 -101 0x5000 //RX_FDDRC_THRD_3_3 -102 0x4000 //RX_FDDRC_SLANT_0_0 -103 0x4000 //RX_FDDRC_SLANT_0_1 -104 0x4000 //RX_FDDRC_SLANT_0_2 -105 0x4000 //RX_FDDRC_SLANT_0_3 -106 0x7FFF //RX_FDDRC_SLANT_1_0 -107 0x7FFF //RX_FDDRC_SLANT_1_1 -108 0x7FFF //RX_FDDRC_SLANT_1_2 -109 0x7FFF //RX_FDDRC_SLANT_1_3 -110 0x0000 //RX_FDDRC_RESRV_0 -129 0x0100 //RX_SPK_VOL -130 0x0000 //RX_VOL_RESRV_0 -#VOL 1 -6 0x6000 //RX_TDDRC_ALPHA_UP_1 -7 0x6000 //RX_TDDRC_ALPHA_UP_2 -8 0x6000 //RX_TDDRC_ALPHA_UP_3 -9 0x1000 //RX_TDDRC_ALPHA_UP_4 -27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 -28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 -29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 -32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 -33 0x7214 //RX_TDDRC_LIMITER_THRD -34 0x0800 //RX_TDDRC_LIMITER_GAIN -112 0x0002 //RX_TDDRC_THRD_0 -113 0x0004 //RX_TDDRC_THRD_1 -114 0x1A00 //RX_TDDRC_THRD_2 -115 0x1A00 //RX_TDDRC_THRD_3 -116 0x7EB8 //RX_TDDRC_SLANT_0 -117 0x2500 //RX_TDDRC_SLANT_1 -118 0x6000 //RX_TDDRC_ALPHA_UP_0 -119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 -120 0x0000 //RX_TDDRC_HMNC_FLAG -121 0x199A //RX_TDDRC_HMNC_GAIN -122 0x0001 //RX_TDDRC_SMT_FLAG -123 0x0CCD //RX_TDDRC_SMT_W -124 0x032A //RX_TDDRC_DRC_GAIN -38 0x0020 //RX_FDEQ_SUBNUM -39 0x4848 //RX_FDEQ_GAIN_0 -40 0x3B3B //RX_FDEQ_GAIN_1 -41 0x3942 //RX_FDEQ_GAIN_2 -42 0x4645 //RX_FDEQ_GAIN_3 -43 0x494A //RX_FDEQ_GAIN_4 -44 0x5D5A //RX_FDEQ_GAIN_5 -45 0x5B5B //RX_FDEQ_GAIN_6 -46 0x5A51 //RX_FDEQ_GAIN_7 -47 0x514F //RX_FDEQ_GAIN_8 -48 0x5568 //RX_FDEQ_GAIN_9 -49 0x7460 //RX_FDEQ_GAIN_10 -50 0x544E //RX_FDEQ_GAIN_11 -51 0x4848 //RX_FDEQ_GAIN_12 -52 0x484A //RX_FDEQ_GAIN_13 -53 0x5155 //RX_FDEQ_GAIN_14 -54 0x577B //RX_FDEQ_GAIN_15 -55 0x4848 //RX_FDEQ_GAIN_16 -56 0x4848 //RX_FDEQ_GAIN_17 -57 0x4848 //RX_FDEQ_GAIN_18 -58 0x4848 //RX_FDEQ_GAIN_19 -59 0x4848 //RX_FDEQ_GAIN_20 -60 0x4848 //RX_FDEQ_GAIN_21 -61 0x4848 //RX_FDEQ_GAIN_22 -62 0x4848 //RX_FDEQ_GAIN_23 -63 0x0202 //RX_FDEQ_BIN_0 -64 0x0203 //RX_FDEQ_BIN_1 -65 0x0303 //RX_FDEQ_BIN_2 -66 0x0304 //RX_FDEQ_BIN_3 -67 0x0404 //RX_FDEQ_BIN_4 -68 0x0308 //RX_FDEQ_BIN_5 -69 0x0808 //RX_FDEQ_BIN_6 -70 0x090A //RX_FDEQ_BIN_7 -71 0x0B0C //RX_FDEQ_BIN_8 -72 0x0D0E //RX_FDEQ_BIN_9 -73 0x1013 //RX_FDEQ_BIN_10 -74 0x1719 //RX_FDEQ_BIN_11 -75 0x1B1E //RX_FDEQ_BIN_12 -76 0x1E1E //RX_FDEQ_BIN_13 -77 0x1E28 //RX_FDEQ_BIN_14 -78 0x282C //RX_FDEQ_BIN_15 -79 0x0000 //RX_FDEQ_BIN_16 -80 0x0000 //RX_FDEQ_BIN_17 -81 0x0000 //RX_FDEQ_BIN_18 -82 0x0000 //RX_FDEQ_BIN_19 -83 0x0000 //RX_FDEQ_BIN_20 -84 0x0000 //RX_FDEQ_BIN_21 -85 0x0000 //RX_FDEQ_BIN_22 -86 0x0000 //RX_FDEQ_BIN_23 -87 0x4000 //RX_FDEQ_RESRV_0 -88 0x0320 //RX_FDEQ_RESRV_1 -89 0x0018 //RX_FDDRC_BAND_MARGIN_0 -90 0x0035 //RX_FDDRC_BAND_MARGIN_1 -91 0x00D5 //RX_FDDRC_BAND_MARGIN_2 -92 0x0120 //RX_FDDRC_BAND_MARGIN_3 -93 0x0004 //RX_FDDRC_BLOCK_EXP -94 0x5000 //RX_FDDRC_THRD_2_0 -95 0x5000 //RX_FDDRC_THRD_2_1 -96 0x2000 //RX_FDDRC_THRD_2_2 -97 0x5000 //RX_FDDRC_THRD_2_3 -98 0x6400 //RX_FDDRC_THRD_3_0 -99 0x6400 //RX_FDDRC_THRD_3_1 -100 0x2000 //RX_FDDRC_THRD_3_2 -101 0x5000 //RX_FDDRC_THRD_3_3 -102 0x4000 //RX_FDDRC_SLANT_0_0 -103 0x4000 //RX_FDDRC_SLANT_0_1 -104 0x4000 //RX_FDDRC_SLANT_0_2 -105 0x4000 //RX_FDDRC_SLANT_0_3 -106 0x7FFF //RX_FDDRC_SLANT_1_0 -107 0x7FFF //RX_FDDRC_SLANT_1_1 -108 0x7FFF //RX_FDDRC_SLANT_1_2 -109 0x7FFF //RX_FDDRC_SLANT_1_3 -110 0x0000 //RX_FDDRC_RESRV_0 -129 0x001D //RX_SPK_VOL -130 0x0000 //RX_VOL_RESRV_0 -#VOL 2 -6 0x6000 //RX_TDDRC_ALPHA_UP_1 -7 0x6000 //RX_TDDRC_ALPHA_UP_2 -8 0x6000 //RX_TDDRC_ALPHA_UP_3 -9 0x1000 //RX_TDDRC_ALPHA_UP_4 -27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 -28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 -29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 -32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 -33 0x7214 //RX_TDDRC_LIMITER_THRD -34 0x0800 //RX_TDDRC_LIMITER_GAIN -112 0x0002 //RX_TDDRC_THRD_0 -113 0x0004 //RX_TDDRC_THRD_1 -114 0x1A00 //RX_TDDRC_THRD_2 -115 0x1A00 //RX_TDDRC_THRD_3 -116 0x7EB8 //RX_TDDRC_SLANT_0 -117 0x2500 //RX_TDDRC_SLANT_1 -118 0x6000 //RX_TDDRC_ALPHA_UP_0 -119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 -120 0x0000 //RX_TDDRC_HMNC_FLAG -121 0x199A //RX_TDDRC_HMNC_GAIN -122 0x0001 //RX_TDDRC_SMT_FLAG -123 0x0CCD //RX_TDDRC_SMT_W -124 0x032A //RX_TDDRC_DRC_GAIN -38 0x0020 //RX_FDEQ_SUBNUM -39 0x4848 //RX_FDEQ_GAIN_0 -40 0x3B3B //RX_FDEQ_GAIN_1 -41 0x3942 //RX_FDEQ_GAIN_2 -42 0x4645 //RX_FDEQ_GAIN_3 -43 0x494A //RX_FDEQ_GAIN_4 -44 0x5D5A //RX_FDEQ_GAIN_5 -45 0x5B5B //RX_FDEQ_GAIN_6 -46 0x5A51 //RX_FDEQ_GAIN_7 -47 0x514F //RX_FDEQ_GAIN_8 -48 0x5568 //RX_FDEQ_GAIN_9 -49 0x7460 //RX_FDEQ_GAIN_10 -50 0x544E //RX_FDEQ_GAIN_11 -51 0x4848 //RX_FDEQ_GAIN_12 -52 0x484A //RX_FDEQ_GAIN_13 -53 0x5155 //RX_FDEQ_GAIN_14 -54 0x577B //RX_FDEQ_GAIN_15 -55 0x4848 //RX_FDEQ_GAIN_16 -56 0x4848 //RX_FDEQ_GAIN_17 -57 0x4848 //RX_FDEQ_GAIN_18 -58 0x4848 //RX_FDEQ_GAIN_19 -59 0x4848 //RX_FDEQ_GAIN_20 -60 0x4848 //RX_FDEQ_GAIN_21 -61 0x4848 //RX_FDEQ_GAIN_22 -62 0x4848 //RX_FDEQ_GAIN_23 -63 0x0202 //RX_FDEQ_BIN_0 -64 0x0203 //RX_FDEQ_BIN_1 -65 0x0303 //RX_FDEQ_BIN_2 -66 0x0304 //RX_FDEQ_BIN_3 -67 0x0404 //RX_FDEQ_BIN_4 -68 0x0308 //RX_FDEQ_BIN_5 -69 0x0808 //RX_FDEQ_BIN_6 -70 0x090A //RX_FDEQ_BIN_7 -71 0x0B0C //RX_FDEQ_BIN_8 -72 0x0D0E //RX_FDEQ_BIN_9 -73 0x1013 //RX_FDEQ_BIN_10 -74 0x1719 //RX_FDEQ_BIN_11 -75 0x1B1E //RX_FDEQ_BIN_12 -76 0x1E1E //RX_FDEQ_BIN_13 -77 0x1E28 //RX_FDEQ_BIN_14 -78 0x282C //RX_FDEQ_BIN_15 -79 0x0000 //RX_FDEQ_BIN_16 -80 0x0000 //RX_FDEQ_BIN_17 -81 0x0000 //RX_FDEQ_BIN_18 -82 0x0000 //RX_FDEQ_BIN_19 -83 0x0000 //RX_FDEQ_BIN_20 -84 0x0000 //RX_FDEQ_BIN_21 -85 0x0000 //RX_FDEQ_BIN_22 -86 0x0000 //RX_FDEQ_BIN_23 -87 0x4000 //RX_FDEQ_RESRV_0 -88 0x0320 //RX_FDEQ_RESRV_1 -89 0x0018 //RX_FDDRC_BAND_MARGIN_0 -90 0x0035 //RX_FDDRC_BAND_MARGIN_1 -91 0x00D5 //RX_FDDRC_BAND_MARGIN_2 -92 0x0120 //RX_FDDRC_BAND_MARGIN_3 -93 0x0004 //RX_FDDRC_BLOCK_EXP -94 0x5000 //RX_FDDRC_THRD_2_0 -95 0x5000 //RX_FDDRC_THRD_2_1 -96 0x2000 //RX_FDDRC_THRD_2_2 -97 0x5000 //RX_FDDRC_THRD_2_3 -98 0x6400 //RX_FDDRC_THRD_3_0 -99 0x6400 //RX_FDDRC_THRD_3_1 -100 0x2000 //RX_FDDRC_THRD_3_2 -101 0x5000 //RX_FDDRC_THRD_3_3 -102 0x4000 //RX_FDDRC_SLANT_0_0 -103 0x4000 //RX_FDDRC_SLANT_0_1 -104 0x4000 //RX_FDDRC_SLANT_0_2 -105 0x4000 //RX_FDDRC_SLANT_0_3 -106 0x7FFF //RX_FDDRC_SLANT_1_0 -107 0x7FFF //RX_FDDRC_SLANT_1_1 -108 0x7FFF //RX_FDDRC_SLANT_1_2 -109 0x7FFF //RX_FDDRC_SLANT_1_3 -110 0x0000 //RX_FDDRC_RESRV_0 -129 0x0029 //RX_SPK_VOL -130 0x0000 //RX_VOL_RESRV_0 -#VOL 3 -6 0x6000 //RX_TDDRC_ALPHA_UP_1 -7 0x6000 //RX_TDDRC_ALPHA_UP_2 -8 0x6000 //RX_TDDRC_ALPHA_UP_3 -9 0x1000 //RX_TDDRC_ALPHA_UP_4 -27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 -28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 -29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 -32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 -33 0x7214 //RX_TDDRC_LIMITER_THRD -34 0x0800 //RX_TDDRC_LIMITER_GAIN -112 0x0002 //RX_TDDRC_THRD_0 -113 0x0004 //RX_TDDRC_THRD_1 -114 0x1A00 //RX_TDDRC_THRD_2 -115 0x1A00 //RX_TDDRC_THRD_3 -116 0x7EB8 //RX_TDDRC_SLANT_0 -117 0x2500 //RX_TDDRC_SLANT_1 -118 0x6000 //RX_TDDRC_ALPHA_UP_0 -119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 -120 0x0000 //RX_TDDRC_HMNC_FLAG -121 0x199A //RX_TDDRC_HMNC_GAIN -122 0x0001 //RX_TDDRC_SMT_FLAG -123 0x0CCD //RX_TDDRC_SMT_W -124 0x032A //RX_TDDRC_DRC_GAIN -38 0x0020 //RX_FDEQ_SUBNUM -39 0x4848 //RX_FDEQ_GAIN_0 -40 0x3B3B //RX_FDEQ_GAIN_1 -41 0x3942 //RX_FDEQ_GAIN_2 -42 0x4645 //RX_FDEQ_GAIN_3 -43 0x494A //RX_FDEQ_GAIN_4 -44 0x5D5A //RX_FDEQ_GAIN_5 -45 0x5B5B //RX_FDEQ_GAIN_6 -46 0x5A51 //RX_FDEQ_GAIN_7 -47 0x514F //RX_FDEQ_GAIN_8 -48 0x5568 //RX_FDEQ_GAIN_9 -49 0x7460 //RX_FDEQ_GAIN_10 -50 0x544E //RX_FDEQ_GAIN_11 -51 0x4848 //RX_FDEQ_GAIN_12 -52 0x484A //RX_FDEQ_GAIN_13 -53 0x5155 //RX_FDEQ_GAIN_14 -54 0x577B //RX_FDEQ_GAIN_15 -55 0x4848 //RX_FDEQ_GAIN_16 -56 0x4848 //RX_FDEQ_GAIN_17 -57 0x4848 //RX_FDEQ_GAIN_18 -58 0x4848 //RX_FDEQ_GAIN_19 -59 0x4848 //RX_FDEQ_GAIN_20 -60 0x4848 //RX_FDEQ_GAIN_21 -61 0x4848 //RX_FDEQ_GAIN_22 -62 0x4848 //RX_FDEQ_GAIN_23 -63 0x0202 //RX_FDEQ_BIN_0 -64 0x0203 //RX_FDEQ_BIN_1 -65 0x0303 //RX_FDEQ_BIN_2 -66 0x0304 //RX_FDEQ_BIN_3 -67 0x0404 //RX_FDEQ_BIN_4 -68 0x0308 //RX_FDEQ_BIN_5 -69 0x0808 //RX_FDEQ_BIN_6 -70 0x090A //RX_FDEQ_BIN_7 -71 0x0B0C //RX_FDEQ_BIN_8 -72 0x0D0E //RX_FDEQ_BIN_9 -73 0x1013 //RX_FDEQ_BIN_10 -74 0x1719 //RX_FDEQ_BIN_11 -75 0x1B1E //RX_FDEQ_BIN_12 -76 0x1E1E //RX_FDEQ_BIN_13 -77 0x1E28 //RX_FDEQ_BIN_14 -78 0x282C //RX_FDEQ_BIN_15 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0410 //RX_FDEQ_BIN_6 +70 0x050A //RX_FDEQ_BIN_7 +71 0x0B07 //RX_FDEQ_BIN_8 +72 0x120E //RX_FDEQ_BIN_9 +73 0x100E //RX_FDEQ_BIN_10 +74 0x0E2D //RX_FDEQ_BIN_11 +75 0x1923 //RX_FDEQ_BIN_12 +76 0x151E //RX_FDEQ_BIN_13 +77 0x1E2D //RX_FDEQ_BIN_14 +78 0x2D40 //RX_FDEQ_BIN_15 79 0x0000 //RX_FDEQ_BIN_16 80 0x0000 //RX_FDEQ_BIN_17 81 0x0000 //RX_FDEQ_BIN_18 @@ -22884,47 +22587,47 @@ 110 0x0000 //RX_FDDRC_RESRV_0 129 0x0039 //RX_SPK_VOL 130 0x0000 //RX_VOL_RESRV_0 -#VOL 4 +#VOL 1 6 0x6000 //RX_TDDRC_ALPHA_UP_1 -7 0x6000 //RX_TDDRC_ALPHA_UP_2 +7 0x7EB8 //RX_TDDRC_ALPHA_UP_2 8 0x6000 //RX_TDDRC_ALPHA_UP_3 9 0x1000 //RX_TDDRC_ALPHA_UP_4 27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 -29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 -32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +29 0x6000 //RX_TDDRC_ALPHA_DWN_3 +32 0x4000 //RX_TDDRC_ALPHA_DWN_4 33 0x7214 //RX_TDDRC_LIMITER_THRD 34 0x0800 //RX_TDDRC_LIMITER_GAIN -112 0x0002 //RX_TDDRC_THRD_0 -113 0x0004 //RX_TDDRC_THRD_1 -114 0x1A00 //RX_TDDRC_THRD_2 -115 0x1A00 //RX_TDDRC_THRD_3 -116 0x7EB8 //RX_TDDRC_SLANT_0 -117 0x2500 //RX_TDDRC_SLANT_1 +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x0340 //RX_TDDRC_THRD_2 +115 0x19C0 //RX_TDDRC_THRD_3 +116 0x0000 //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 118 0x6000 //RX_TDDRC_ALPHA_UP_0 119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 120 0x0000 //RX_TDDRC_HMNC_FLAG 121 0x199A //RX_TDDRC_HMNC_GAIN 122 0x0001 //RX_TDDRC_SMT_FLAG 123 0x0CCD //RX_TDDRC_SMT_W -124 0x032A //RX_TDDRC_DRC_GAIN +124 0x0100 //RX_TDDRC_DRC_GAIN 38 0x0020 //RX_FDEQ_SUBNUM -39 0x4848 //RX_FDEQ_GAIN_0 -40 0x3B3B //RX_FDEQ_GAIN_1 -41 0x3942 //RX_FDEQ_GAIN_2 -42 0x4645 //RX_FDEQ_GAIN_3 -43 0x494A //RX_FDEQ_GAIN_4 -44 0x5D5A //RX_FDEQ_GAIN_5 -45 0x5B5B //RX_FDEQ_GAIN_6 -46 0x5A51 //RX_FDEQ_GAIN_7 -47 0x514F //RX_FDEQ_GAIN_8 -48 0x5568 //RX_FDEQ_GAIN_9 -49 0x7460 //RX_FDEQ_GAIN_10 -50 0x544E //RX_FDEQ_GAIN_11 -51 0x4848 //RX_FDEQ_GAIN_12 -52 0x484A //RX_FDEQ_GAIN_13 -53 0x5155 //RX_FDEQ_GAIN_14 -54 0x577B //RX_FDEQ_GAIN_15 +39 0x8458 //RX_FDEQ_GAIN_0 +40 0x4B4B //RX_FDEQ_GAIN_1 +41 0x5156 //RX_FDEQ_GAIN_2 +42 0x646C //RX_FDEQ_GAIN_3 +43 0x7B73 //RX_FDEQ_GAIN_4 +44 0x6D66 //RX_FDEQ_GAIN_5 +45 0x6768 //RX_FDEQ_GAIN_6 +46 0x6D68 //RX_FDEQ_GAIN_7 +47 0x5E6A //RX_FDEQ_GAIN_8 +48 0x6668 //RX_FDEQ_GAIN_9 +49 0x645A //RX_FDEQ_GAIN_10 +50 0x5A5E //RX_FDEQ_GAIN_11 +51 0x6A58 //RX_FDEQ_GAIN_12 +52 0x646E //RX_FDEQ_GAIN_13 +53 0x787C //RX_FDEQ_GAIN_14 +54 0x9898 //RX_FDEQ_GAIN_15 55 0x4848 //RX_FDEQ_GAIN_16 56 0x4848 //RX_FDEQ_GAIN_17 57 0x4848 //RX_FDEQ_GAIN_18 @@ -22933,22 +22636,22 @@ 60 0x4848 //RX_FDEQ_GAIN_21 61 0x4848 //RX_FDEQ_GAIN_22 62 0x4848 //RX_FDEQ_GAIN_23 -63 0x0202 //RX_FDEQ_BIN_0 -64 0x0203 //RX_FDEQ_BIN_1 -65 0x0303 //RX_FDEQ_BIN_2 -66 0x0304 //RX_FDEQ_BIN_3 +63 0x0301 //RX_FDEQ_BIN_0 +64 0x0204 //RX_FDEQ_BIN_1 +65 0x0203 //RX_FDEQ_BIN_2 +66 0x0205 //RX_FDEQ_BIN_3 67 0x0404 //RX_FDEQ_BIN_4 -68 0x0308 //RX_FDEQ_BIN_5 -69 0x0808 //RX_FDEQ_BIN_6 -70 0x090A //RX_FDEQ_BIN_7 -71 0x0B0C //RX_FDEQ_BIN_8 -72 0x0D0E //RX_FDEQ_BIN_9 -73 0x1013 //RX_FDEQ_BIN_10 -74 0x1719 //RX_FDEQ_BIN_11 -75 0x1B1E //RX_FDEQ_BIN_12 -76 0x1E1E //RX_FDEQ_BIN_13 -77 0x1E28 //RX_FDEQ_BIN_14 -78 0x282C //RX_FDEQ_BIN_15 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0410 //RX_FDEQ_BIN_6 +70 0x050A //RX_FDEQ_BIN_7 +71 0x0B07 //RX_FDEQ_BIN_8 +72 0x120E //RX_FDEQ_BIN_9 +73 0x100E //RX_FDEQ_BIN_10 +74 0x0E2D //RX_FDEQ_BIN_11 +75 0x1923 //RX_FDEQ_BIN_12 +76 0x151E //RX_FDEQ_BIN_13 +77 0x1E2D //RX_FDEQ_BIN_14 +78 0x2D40 //RX_FDEQ_BIN_15 79 0x0000 //RX_FDEQ_BIN_16 80 0x0000 //RX_FDEQ_BIN_17 81 0x0000 //RX_FDEQ_BIN_18 @@ -22981,49 +22684,346 @@ 108 0x7FFF //RX_FDDRC_SLANT_1_2 109 0x7FFF //RX_FDDRC_SLANT_1_3 110 0x0000 //RX_FDDRC_RESRV_0 -129 0x005F //RX_SPK_VOL +129 0x0054 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +6 0x6000 //RX_TDDRC_ALPHA_UP_1 +7 0x7EB8 //RX_TDDRC_ALPHA_UP_2 +8 0x6000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x6000 //RX_TDDRC_ALPHA_DWN_3 +32 0x4000 //RX_TDDRC_ALPHA_DWN_4 +33 0x7214 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x0340 //RX_TDDRC_THRD_2 +115 0x19C0 //RX_TDDRC_THRD_3 +116 0x0000 //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x6000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0100 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x8458 //RX_FDEQ_GAIN_0 +40 0x4B4B //RX_FDEQ_GAIN_1 +41 0x5156 //RX_FDEQ_GAIN_2 +42 0x646C //RX_FDEQ_GAIN_3 +43 0x7B73 //RX_FDEQ_GAIN_4 +44 0x6D66 //RX_FDEQ_GAIN_5 +45 0x6768 //RX_FDEQ_GAIN_6 +46 0x6D68 //RX_FDEQ_GAIN_7 +47 0x5E6A //RX_FDEQ_GAIN_8 +48 0x6668 //RX_FDEQ_GAIN_9 +49 0x645A //RX_FDEQ_GAIN_10 +50 0x5A5E //RX_FDEQ_GAIN_11 +51 0x6A58 //RX_FDEQ_GAIN_12 +52 0x646E //RX_FDEQ_GAIN_13 +53 0x787C //RX_FDEQ_GAIN_14 +54 0x9898 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0301 //RX_FDEQ_BIN_0 +64 0x0204 //RX_FDEQ_BIN_1 +65 0x0203 //RX_FDEQ_BIN_2 +66 0x0205 //RX_FDEQ_BIN_3 +67 0x0404 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0410 //RX_FDEQ_BIN_6 +70 0x050A //RX_FDEQ_BIN_7 +71 0x0B07 //RX_FDEQ_BIN_8 +72 0x120E //RX_FDEQ_BIN_9 +73 0x100E //RX_FDEQ_BIN_10 +74 0x0E2D //RX_FDEQ_BIN_11 +75 0x1923 //RX_FDEQ_BIN_12 +76 0x151E //RX_FDEQ_BIN_13 +77 0x1E2D //RX_FDEQ_BIN_14 +78 0x2D40 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0035 //RX_FDDRC_BAND_MARGIN_1 +91 0x00D5 //RX_FDDRC_BAND_MARGIN_2 +92 0x0120 //RX_FDDRC_BAND_MARGIN_3 +93 0x0004 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x2000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x2000 //RX_FDDRC_THRD_3_2 +101 0x5000 //RX_FDDRC_THRD_3_3 +102 0x4000 //RX_FDDRC_SLANT_0_0 +103 0x4000 //RX_FDDRC_SLANT_0_1 +104 0x4000 //RX_FDDRC_SLANT_0_2 +105 0x4000 //RX_FDDRC_SLANT_0_3 +106 0x7FFF //RX_FDDRC_SLANT_1_0 +107 0x7FFF //RX_FDDRC_SLANT_1_1 +108 0x7FFF //RX_FDDRC_SLANT_1_2 +109 0x7FFF //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0085 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +6 0x6000 //RX_TDDRC_ALPHA_UP_1 +7 0x7EB8 //RX_TDDRC_ALPHA_UP_2 +8 0x6000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x6000 //RX_TDDRC_ALPHA_DWN_3 +32 0x4000 //RX_TDDRC_ALPHA_DWN_4 +33 0x7214 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x0340 //RX_TDDRC_THRD_2 +115 0x19C0 //RX_TDDRC_THRD_3 +116 0x0000 //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x6000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0100 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x8458 //RX_FDEQ_GAIN_0 +40 0x4B4B //RX_FDEQ_GAIN_1 +41 0x5156 //RX_FDEQ_GAIN_2 +42 0x646C //RX_FDEQ_GAIN_3 +43 0x7B73 //RX_FDEQ_GAIN_4 +44 0x6D66 //RX_FDEQ_GAIN_5 +45 0x6768 //RX_FDEQ_GAIN_6 +46 0x6D68 //RX_FDEQ_GAIN_7 +47 0x5E6A //RX_FDEQ_GAIN_8 +48 0x6668 //RX_FDEQ_GAIN_9 +49 0x645A //RX_FDEQ_GAIN_10 +50 0x5A5E //RX_FDEQ_GAIN_11 +51 0x6A58 //RX_FDEQ_GAIN_12 +52 0x646E //RX_FDEQ_GAIN_13 +53 0x787C //RX_FDEQ_GAIN_14 +54 0x9898 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0301 //RX_FDEQ_BIN_0 +64 0x0204 //RX_FDEQ_BIN_1 +65 0x0203 //RX_FDEQ_BIN_2 +66 0x0205 //RX_FDEQ_BIN_3 +67 0x0404 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0410 //RX_FDEQ_BIN_6 +70 0x050A //RX_FDEQ_BIN_7 +71 0x0B07 //RX_FDEQ_BIN_8 +72 0x120E //RX_FDEQ_BIN_9 +73 0x100E //RX_FDEQ_BIN_10 +74 0x0E2D //RX_FDEQ_BIN_11 +75 0x1923 //RX_FDEQ_BIN_12 +76 0x151E //RX_FDEQ_BIN_13 +77 0x1E2D //RX_FDEQ_BIN_14 +78 0x2D40 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0035 //RX_FDDRC_BAND_MARGIN_1 +91 0x00D5 //RX_FDDRC_BAND_MARGIN_2 +92 0x0120 //RX_FDDRC_BAND_MARGIN_3 +93 0x0004 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x2000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x2000 //RX_FDDRC_THRD_3_2 +101 0x5000 //RX_FDDRC_THRD_3_3 +102 0x4000 //RX_FDDRC_SLANT_0_0 +103 0x4000 //RX_FDDRC_SLANT_0_1 +104 0x4000 //RX_FDDRC_SLANT_0_2 +105 0x4000 //RX_FDDRC_SLANT_0_3 +106 0x7FFF //RX_FDDRC_SLANT_1_0 +107 0x7FFF //RX_FDDRC_SLANT_1_1 +108 0x7FFF //RX_FDDRC_SLANT_1_2 +109 0x7FFF //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x00C7 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +6 0x6000 //RX_TDDRC_ALPHA_UP_1 +7 0x7EB8 //RX_TDDRC_ALPHA_UP_2 +8 0x6000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x6000 //RX_TDDRC_ALPHA_DWN_3 +32 0x4000 //RX_TDDRC_ALPHA_DWN_4 +33 0x7214 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0004 //RX_TDDRC_THRD_1 +114 0x0340 //RX_TDDRC_THRD_2 +115 0x19C0 //RX_TDDRC_THRD_3 +116 0x0000 //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x6000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0134 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x8458 //RX_FDEQ_GAIN_0 +40 0x4B4B //RX_FDEQ_GAIN_1 +41 0x5156 //RX_FDEQ_GAIN_2 +42 0x646C //RX_FDEQ_GAIN_3 +43 0x7B73 //RX_FDEQ_GAIN_4 +44 0x6D66 //RX_FDEQ_GAIN_5 +45 0x6768 //RX_FDEQ_GAIN_6 +46 0x6D68 //RX_FDEQ_GAIN_7 +47 0x5E6A //RX_FDEQ_GAIN_8 +48 0x6668 //RX_FDEQ_GAIN_9 +49 0x645A //RX_FDEQ_GAIN_10 +50 0x5A5E //RX_FDEQ_GAIN_11 +51 0x6A58 //RX_FDEQ_GAIN_12 +52 0x646E //RX_FDEQ_GAIN_13 +53 0x787C //RX_FDEQ_GAIN_14 +54 0x9898 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0301 //RX_FDEQ_BIN_0 +64 0x0204 //RX_FDEQ_BIN_1 +65 0x0203 //RX_FDEQ_BIN_2 +66 0x0205 //RX_FDEQ_BIN_3 +67 0x0404 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0410 //RX_FDEQ_BIN_6 +70 0x050A //RX_FDEQ_BIN_7 +71 0x0B07 //RX_FDEQ_BIN_8 +72 0x120E //RX_FDEQ_BIN_9 +73 0x100E //RX_FDEQ_BIN_10 +74 0x0E2D //RX_FDEQ_BIN_11 +75 0x1923 //RX_FDEQ_BIN_12 +76 0x151E //RX_FDEQ_BIN_13 +77 0x1E2D //RX_FDEQ_BIN_14 +78 0x2D40 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0035 //RX_FDDRC_BAND_MARGIN_1 +91 0x00D5 //RX_FDDRC_BAND_MARGIN_2 +92 0x0120 //RX_FDDRC_BAND_MARGIN_3 +93 0x0004 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x2000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x2000 //RX_FDDRC_THRD_3_2 +101 0x5000 //RX_FDDRC_THRD_3_3 +102 0x4000 //RX_FDDRC_SLANT_0_0 +103 0x4000 //RX_FDDRC_SLANT_0_1 +104 0x4000 //RX_FDDRC_SLANT_0_2 +105 0x4000 //RX_FDDRC_SLANT_0_3 +106 0x7FFF //RX_FDDRC_SLANT_1_0 +107 0x7FFF //RX_FDDRC_SLANT_1_1 +108 0x7FFF //RX_FDDRC_SLANT_1_2 +109 0x7FFF //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL 130 0x0000 //RX_VOL_RESRV_0 #VOL 5 6 0x6000 //RX_TDDRC_ALPHA_UP_1 -7 0x6000 //RX_TDDRC_ALPHA_UP_2 +7 0x7EB8 //RX_TDDRC_ALPHA_UP_2 8 0x6000 //RX_TDDRC_ALPHA_UP_3 9 0x1000 //RX_TDDRC_ALPHA_UP_4 27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 -29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 -32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +29 0x6000 //RX_TDDRC_ALPHA_DWN_3 +32 0x4000 //RX_TDDRC_ALPHA_DWN_4 33 0x7214 //RX_TDDRC_LIMITER_THRD 34 0x0800 //RX_TDDRC_LIMITER_GAIN -112 0x0002 //RX_TDDRC_THRD_0 +112 0x0000 //RX_TDDRC_THRD_0 113 0x0004 //RX_TDDRC_THRD_1 -114 0x1A00 //RX_TDDRC_THRD_2 -115 0x1A00 //RX_TDDRC_THRD_3 -116 0x7EB8 //RX_TDDRC_SLANT_0 -117 0x2500 //RX_TDDRC_SLANT_1 +114 0x0340 //RX_TDDRC_THRD_2 +115 0x1C00 //RX_TDDRC_THRD_3 +116 0x0000 //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 118 0x6000 //RX_TDDRC_ALPHA_UP_0 119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 120 0x0000 //RX_TDDRC_HMNC_FLAG 121 0x199A //RX_TDDRC_HMNC_GAIN 122 0x0001 //RX_TDDRC_SMT_FLAG 123 0x0CCD //RX_TDDRC_SMT_W -124 0x032A //RX_TDDRC_DRC_GAIN +124 0x01EE //RX_TDDRC_DRC_GAIN 38 0x0020 //RX_FDEQ_SUBNUM -39 0x4848 //RX_FDEQ_GAIN_0 -40 0x3B3B //RX_FDEQ_GAIN_1 -41 0x3942 //RX_FDEQ_GAIN_2 -42 0x4645 //RX_FDEQ_GAIN_3 -43 0x494A //RX_FDEQ_GAIN_4 -44 0x5D5A //RX_FDEQ_GAIN_5 -45 0x5B5B //RX_FDEQ_GAIN_6 -46 0x5A51 //RX_FDEQ_GAIN_7 -47 0x514F //RX_FDEQ_GAIN_8 -48 0x5568 //RX_FDEQ_GAIN_9 -49 0x7460 //RX_FDEQ_GAIN_10 -50 0x544E //RX_FDEQ_GAIN_11 -51 0x4848 //RX_FDEQ_GAIN_12 -52 0x484A //RX_FDEQ_GAIN_13 -53 0x5155 //RX_FDEQ_GAIN_14 -54 0x577B //RX_FDEQ_GAIN_15 +39 0x8464 //RX_FDEQ_GAIN_0 +40 0x5150 //RX_FDEQ_GAIN_1 +41 0x555C //RX_FDEQ_GAIN_2 +42 0x6E75 //RX_FDEQ_GAIN_3 +43 0x8077 //RX_FDEQ_GAIN_4 +44 0x756D //RX_FDEQ_GAIN_5 +45 0x6667 //RX_FDEQ_GAIN_6 +46 0x6D68 //RX_FDEQ_GAIN_7 +47 0x5E6A //RX_FDEQ_GAIN_8 +48 0x6668 //RX_FDEQ_GAIN_9 +49 0x645A //RX_FDEQ_GAIN_10 +50 0x5A5E //RX_FDEQ_GAIN_11 +51 0x6A58 //RX_FDEQ_GAIN_12 +52 0x646E //RX_FDEQ_GAIN_13 +53 0x787C //RX_FDEQ_GAIN_14 +54 0x9898 //RX_FDEQ_GAIN_15 55 0x4848 //RX_FDEQ_GAIN_16 56 0x4848 //RX_FDEQ_GAIN_17 57 0x4848 //RX_FDEQ_GAIN_18 @@ -23032,22 +23032,22 @@ 60 0x4848 //RX_FDEQ_GAIN_21 61 0x4848 //RX_FDEQ_GAIN_22 62 0x4848 //RX_FDEQ_GAIN_23 -63 0x0202 //RX_FDEQ_BIN_0 -64 0x0203 //RX_FDEQ_BIN_1 -65 0x0303 //RX_FDEQ_BIN_2 -66 0x0304 //RX_FDEQ_BIN_3 +63 0x0301 //RX_FDEQ_BIN_0 +64 0x0204 //RX_FDEQ_BIN_1 +65 0x0203 //RX_FDEQ_BIN_2 +66 0x0205 //RX_FDEQ_BIN_3 67 0x0404 //RX_FDEQ_BIN_4 -68 0x0308 //RX_FDEQ_BIN_5 -69 0x0808 //RX_FDEQ_BIN_6 -70 0x090A //RX_FDEQ_BIN_7 -71 0x0B0C //RX_FDEQ_BIN_8 -72 0x0D0E //RX_FDEQ_BIN_9 -73 0x1013 //RX_FDEQ_BIN_10 -74 0x1719 //RX_FDEQ_BIN_11 -75 0x1B1E //RX_FDEQ_BIN_12 -76 0x1E1E //RX_FDEQ_BIN_13 -77 0x1E28 //RX_FDEQ_BIN_14 -78 0x282C //RX_FDEQ_BIN_15 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0410 //RX_FDEQ_BIN_6 +70 0x050A //RX_FDEQ_BIN_7 +71 0x0B07 //RX_FDEQ_BIN_8 +72 0x120E //RX_FDEQ_BIN_9 +73 0x100E //RX_FDEQ_BIN_10 +74 0x0E2D //RX_FDEQ_BIN_11 +75 0x1923 //RX_FDEQ_BIN_12 +76 0x151E //RX_FDEQ_BIN_13 +77 0x1E2D //RX_FDEQ_BIN_14 +78 0x2D40 //RX_FDEQ_BIN_15 79 0x0000 //RX_FDEQ_BIN_16 80 0x0000 //RX_FDEQ_BIN_17 81 0x0000 //RX_FDEQ_BIN_18 @@ -23080,49 +23080,49 @@ 108 0x7FFF //RX_FDDRC_SLANT_1_2 109 0x7FFF //RX_FDDRC_SLANT_1_3 110 0x0000 //RX_FDDRC_RESRV_0 -129 0x008E //RX_SPK_VOL +129 0x0100 //RX_SPK_VOL 130 0x0000 //RX_VOL_RESRV_0 #VOL 6 6 0x6000 //RX_TDDRC_ALPHA_UP_1 -7 0x6000 //RX_TDDRC_ALPHA_UP_2 +7 0x7EB8 //RX_TDDRC_ALPHA_UP_2 8 0x6000 //RX_TDDRC_ALPHA_UP_3 9 0x1000 //RX_TDDRC_ALPHA_UP_4 27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 -29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 -32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +29 0x6000 //RX_TDDRC_ALPHA_DWN_3 +32 0x4000 //RX_TDDRC_ALPHA_DWN_4 33 0x7214 //RX_TDDRC_LIMITER_THRD 34 0x0800 //RX_TDDRC_LIMITER_GAIN 112 0x0002 //RX_TDDRC_THRD_0 -113 0x0004 //RX_TDDRC_THRD_1 -114 0x1A00 //RX_TDDRC_THRD_2 -115 0x1A00 //RX_TDDRC_THRD_3 -116 0x7EB8 //RX_TDDRC_SLANT_0 -117 0x2500 //RX_TDDRC_SLANT_1 +113 0x0006 //RX_TDDRC_THRD_1 +114 0x0340 //RX_TDDRC_THRD_2 +115 0x1C00 //RX_TDDRC_THRD_3 +116 0x0000 //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 118 0x6000 //RX_TDDRC_ALPHA_UP_0 119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 120 0x0000 //RX_TDDRC_HMNC_FLAG 121 0x199A //RX_TDDRC_HMNC_GAIN 122 0x0001 //RX_TDDRC_SMT_FLAG 123 0x0CCD //RX_TDDRC_SMT_W -124 0x032A //RX_TDDRC_DRC_GAIN +124 0x03AD //RX_TDDRC_DRC_GAIN 38 0x0020 //RX_FDEQ_SUBNUM -39 0x4848 //RX_FDEQ_GAIN_0 -40 0x3B3B //RX_FDEQ_GAIN_1 -41 0x3942 //RX_FDEQ_GAIN_2 -42 0x4645 //RX_FDEQ_GAIN_3 -43 0x494A //RX_FDEQ_GAIN_4 -44 0x5D5A //RX_FDEQ_GAIN_5 -45 0x5B5B //RX_FDEQ_GAIN_6 -46 0x5A51 //RX_FDEQ_GAIN_7 -47 0x514F //RX_FDEQ_GAIN_8 -48 0x5568 //RX_FDEQ_GAIN_9 -49 0x7460 //RX_FDEQ_GAIN_10 -50 0x544E //RX_FDEQ_GAIN_11 -51 0x4848 //RX_FDEQ_GAIN_12 -52 0x484A //RX_FDEQ_GAIN_13 -53 0x5155 //RX_FDEQ_GAIN_14 -54 0x577B //RX_FDEQ_GAIN_15 +39 0x8468 //RX_FDEQ_GAIN_0 +40 0x4F4F //RX_FDEQ_GAIN_1 +41 0x555A //RX_FDEQ_GAIN_2 +42 0x6069 //RX_FDEQ_GAIN_3 +43 0x7D86 //RX_FDEQ_GAIN_4 +44 0x8682 //RX_FDEQ_GAIN_5 +45 0x7461 //RX_FDEQ_GAIN_6 +46 0x5352 //RX_FDEQ_GAIN_7 +47 0x5860 //RX_FDEQ_GAIN_8 +48 0x5D5F //RX_FDEQ_GAIN_9 +49 0x5A52 //RX_FDEQ_GAIN_10 +50 0x535A //RX_FDEQ_GAIN_11 +51 0x6654 //RX_FDEQ_GAIN_12 +52 0x6068 //RX_FDEQ_GAIN_13 +53 0x6F69 //RX_FDEQ_GAIN_14 +54 0x9898 //RX_FDEQ_GAIN_15 55 0x4848 //RX_FDEQ_GAIN_16 56 0x4848 //RX_FDEQ_GAIN_17 57 0x4848 //RX_FDEQ_GAIN_18 @@ -23131,22 +23131,22 @@ 60 0x4848 //RX_FDEQ_GAIN_21 61 0x4848 //RX_FDEQ_GAIN_22 62 0x4848 //RX_FDEQ_GAIN_23 -63 0x0202 //RX_FDEQ_BIN_0 -64 0x0203 //RX_FDEQ_BIN_1 -65 0x0303 //RX_FDEQ_BIN_2 -66 0x0304 //RX_FDEQ_BIN_3 +63 0x0301 //RX_FDEQ_BIN_0 +64 0x0204 //RX_FDEQ_BIN_1 +65 0x0203 //RX_FDEQ_BIN_2 +66 0x0205 //RX_FDEQ_BIN_3 67 0x0404 //RX_FDEQ_BIN_4 -68 0x0308 //RX_FDEQ_BIN_5 -69 0x0808 //RX_FDEQ_BIN_6 -70 0x090A //RX_FDEQ_BIN_7 -71 0x0B0C //RX_FDEQ_BIN_8 -72 0x0D0E //RX_FDEQ_BIN_9 -73 0x1013 //RX_FDEQ_BIN_10 -74 0x1719 //RX_FDEQ_BIN_11 -75 0x1B1E //RX_FDEQ_BIN_12 -76 0x1E1E //RX_FDEQ_BIN_13 -77 0x1E28 //RX_FDEQ_BIN_14 -78 0x282C //RX_FDEQ_BIN_15 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0410 //RX_FDEQ_BIN_6 +70 0x050A //RX_FDEQ_BIN_7 +71 0x0B07 //RX_FDEQ_BIN_8 +72 0x120E //RX_FDEQ_BIN_9 +73 0x100E //RX_FDEQ_BIN_10 +74 0x0E2D //RX_FDEQ_BIN_11 +75 0x1923 //RX_FDEQ_BIN_12 +76 0x151E //RX_FDEQ_BIN_13 +77 0x1E2D //RX_FDEQ_BIN_14 +78 0x2D40 //RX_FDEQ_BIN_15 79 0x0000 //RX_FDEQ_BIN_16 80 0x0000 //RX_FDEQ_BIN_17 81 0x0000 //RX_FDEQ_BIN_18 @@ -23341,45 +23341,45 @@ 313 0x0000 //RX_BWE_RESRV_2 #VOL 0 163 0x6000 //RX_TDDRC_ALPHA_UP_1 -164 0x6000 //RX_TDDRC_ALPHA_UP_2 +164 0x7EB8 //RX_TDDRC_ALPHA_UP_2 165 0x6000 //RX_TDDRC_ALPHA_UP_3 166 0x1000 //RX_TDDRC_ALPHA_UP_4 184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 -186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 -189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +186 0x6000 //RX_TDDRC_ALPHA_DWN_3 +189 0x4000 //RX_TDDRC_ALPHA_DWN_4 190 0x7214 //RX_TDDRC_LIMITER_THRD 191 0x0800 //RX_TDDRC_LIMITER_GAIN -269 0x0002 //RX_TDDRC_THRD_0 -270 0x0004 //RX_TDDRC_THRD_1 -271 0x1A00 //RX_TDDRC_THRD_2 -272 0x1A00 //RX_TDDRC_THRD_3 -273 0x7EB8 //RX_TDDRC_SLANT_0 -274 0x2500 //RX_TDDRC_SLANT_1 +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x0340 //RX_TDDRC_THRD_2 +272 0x19C0 //RX_TDDRC_THRD_3 +273 0x0000 //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 275 0x6000 //RX_TDDRC_ALPHA_UP_0 276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 277 0x0000 //RX_TDDRC_HMNC_FLAG 278 0x199A //RX_TDDRC_HMNC_GAIN 279 0x0001 //RX_TDDRC_SMT_FLAG 280 0x0CCD //RX_TDDRC_SMT_W -281 0x0550 //RX_TDDRC_DRC_GAIN +281 0x0100 //RX_TDDRC_DRC_GAIN 195 0x0020 //RX_FDEQ_SUBNUM -196 0x4848 //RX_FDEQ_GAIN_0 -197 0x4848 //RX_FDEQ_GAIN_1 -198 0x4848 //RX_FDEQ_GAIN_2 -199 0x4848 //RX_FDEQ_GAIN_3 -200 0x4848 //RX_FDEQ_GAIN_4 -201 0x4848 //RX_FDEQ_GAIN_5 -202 0x4850 //RX_FDEQ_GAIN_6 -203 0x4848 //RX_FDEQ_GAIN_7 -204 0x4860 //RX_FDEQ_GAIN_8 -205 0x7468 //RX_FDEQ_GAIN_9 -206 0x6060 //RX_FDEQ_GAIN_10 -207 0x6060 //RX_FDEQ_GAIN_11 -208 0x5C54 //RX_FDEQ_GAIN_12 -209 0x5450 //RX_FDEQ_GAIN_13 -210 0x5050 //RX_FDEQ_GAIN_14 -211 0x5860 //RX_FDEQ_GAIN_15 +196 0x8458 //RX_FDEQ_GAIN_0 +197 0x4B4B //RX_FDEQ_GAIN_1 +198 0x5156 //RX_FDEQ_GAIN_2 +199 0x646C //RX_FDEQ_GAIN_3 +200 0x7B73 //RX_FDEQ_GAIN_4 +201 0x6D66 //RX_FDEQ_GAIN_5 +202 0x6768 //RX_FDEQ_GAIN_6 +203 0x6D68 //RX_FDEQ_GAIN_7 +204 0x5E6A //RX_FDEQ_GAIN_8 +205 0x6668 //RX_FDEQ_GAIN_9 +206 0x645A //RX_FDEQ_GAIN_10 +207 0x5A5E //RX_FDEQ_GAIN_11 +208 0x6A58 //RX_FDEQ_GAIN_12 +209 0x646E //RX_FDEQ_GAIN_13 +210 0x787C //RX_FDEQ_GAIN_14 +211 0x9898 //RX_FDEQ_GAIN_15 212 0x4848 //RX_FDEQ_GAIN_16 213 0x4848 //RX_FDEQ_GAIN_17 214 0x4848 //RX_FDEQ_GAIN_18 @@ -23388,319 +23388,22 @@ 217 0x4848 //RX_FDEQ_GAIN_21 218 0x4848 //RX_FDEQ_GAIN_22 219 0x4848 //RX_FDEQ_GAIN_23 -220 0x0202 //RX_FDEQ_BIN_0 -221 0x0203 //RX_FDEQ_BIN_1 -222 0x0303 //RX_FDEQ_BIN_2 -223 0x0304 //RX_FDEQ_BIN_3 +220 0x0301 //RX_FDEQ_BIN_0 +221 0x0204 //RX_FDEQ_BIN_1 +222 0x0203 //RX_FDEQ_BIN_2 +223 0x0205 //RX_FDEQ_BIN_3 224 0x0404 //RX_FDEQ_BIN_4 -225 0x0308 //RX_FDEQ_BIN_5 -226 0x0808 //RX_FDEQ_BIN_6 -227 0x090A //RX_FDEQ_BIN_7 -228 0x0B0C //RX_FDEQ_BIN_8 -229 0x0D0E //RX_FDEQ_BIN_9 -230 0x1013 //RX_FDEQ_BIN_10 -231 0x1719 //RX_FDEQ_BIN_11 -232 0x1B1E //RX_FDEQ_BIN_12 -233 0x1E1E //RX_FDEQ_BIN_13 -234 0x1E28 //RX_FDEQ_BIN_14 -235 0x282C //RX_FDEQ_BIN_15 -236 0x0000 //RX_FDEQ_BIN_16 -237 0x0000 //RX_FDEQ_BIN_17 -238 0x0000 //RX_FDEQ_BIN_18 -239 0x0000 //RX_FDEQ_BIN_19 -240 0x0000 //RX_FDEQ_BIN_20 -241 0x0000 //RX_FDEQ_BIN_21 -242 0x0000 //RX_FDEQ_BIN_22 -243 0x0000 //RX_FDEQ_BIN_23 -244 0x4000 //RX_FDEQ_RESRV_0 -245 0x0320 //RX_FDEQ_RESRV_1 -246 0x0018 //RX_FDDRC_BAND_MARGIN_0 -247 0x0035 //RX_FDDRC_BAND_MARGIN_1 -248 0x00D5 //RX_FDDRC_BAND_MARGIN_2 -249 0x0120 //RX_FDDRC_BAND_MARGIN_3 -250 0x0004 //RX_FDDRC_BLOCK_EXP -251 0x5000 //RX_FDDRC_THRD_2_0 -252 0x5000 //RX_FDDRC_THRD_2_1 -253 0x2000 //RX_FDDRC_THRD_2_2 -254 0x5000 //RX_FDDRC_THRD_2_3 -255 0x6400 //RX_FDDRC_THRD_3_0 -256 0x6400 //RX_FDDRC_THRD_3_1 -257 0x2000 //RX_FDDRC_THRD_3_2 -258 0x5000 //RX_FDDRC_THRD_3_3 -259 0x4000 //RX_FDDRC_SLANT_0_0 -260 0x4000 //RX_FDDRC_SLANT_0_1 -261 0x4000 //RX_FDDRC_SLANT_0_2 -262 0x4000 //RX_FDDRC_SLANT_0_3 -263 0x7FFF //RX_FDDRC_SLANT_1_0 -264 0x7FFF //RX_FDDRC_SLANT_1_1 -265 0x7FFF //RX_FDDRC_SLANT_1_2 -266 0x7FFF //RX_FDDRC_SLANT_1_3 -267 0x0000 //RX_FDDRC_RESRV_0 -286 0x0014 //RX_SPK_VOL -287 0x0000 //RX_VOL_RESRV_0 -#VOL 1 -163 0x6000 //RX_TDDRC_ALPHA_UP_1 -164 0x6000 //RX_TDDRC_ALPHA_UP_2 -165 0x6000 //RX_TDDRC_ALPHA_UP_3 -166 0x1000 //RX_TDDRC_ALPHA_UP_4 -184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 -185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 -186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 -189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 -190 0x7214 //RX_TDDRC_LIMITER_THRD -191 0x0800 //RX_TDDRC_LIMITER_GAIN -269 0x0002 //RX_TDDRC_THRD_0 -270 0x0004 //RX_TDDRC_THRD_1 -271 0x1A00 //RX_TDDRC_THRD_2 -272 0x1A00 //RX_TDDRC_THRD_3 -273 0x7EB8 //RX_TDDRC_SLANT_0 -274 0x2500 //RX_TDDRC_SLANT_1 -275 0x6000 //RX_TDDRC_ALPHA_UP_0 -276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 -277 0x0000 //RX_TDDRC_HMNC_FLAG -278 0x199A //RX_TDDRC_HMNC_GAIN -279 0x0001 //RX_TDDRC_SMT_FLAG -280 0x0CCD //RX_TDDRC_SMT_W -281 0x0550 //RX_TDDRC_DRC_GAIN -195 0x0020 //RX_FDEQ_SUBNUM -196 0x4848 //RX_FDEQ_GAIN_0 -197 0x4848 //RX_FDEQ_GAIN_1 -198 0x4848 //RX_FDEQ_GAIN_2 -199 0x4848 //RX_FDEQ_GAIN_3 -200 0x4848 //RX_FDEQ_GAIN_4 -201 0x4848 //RX_FDEQ_GAIN_5 -202 0x4850 //RX_FDEQ_GAIN_6 -203 0x4848 //RX_FDEQ_GAIN_7 -204 0x4860 //RX_FDEQ_GAIN_8 -205 0x7468 //RX_FDEQ_GAIN_9 -206 0x6060 //RX_FDEQ_GAIN_10 -207 0x6060 //RX_FDEQ_GAIN_11 -208 0x5C54 //RX_FDEQ_GAIN_12 -209 0x5450 //RX_FDEQ_GAIN_13 -210 0x5050 //RX_FDEQ_GAIN_14 -211 0x5860 //RX_FDEQ_GAIN_15 -212 0x4848 //RX_FDEQ_GAIN_16 -213 0x4848 //RX_FDEQ_GAIN_17 -214 0x4848 //RX_FDEQ_GAIN_18 -215 0x4848 //RX_FDEQ_GAIN_19 -216 0x4848 //RX_FDEQ_GAIN_20 -217 0x4848 //RX_FDEQ_GAIN_21 -218 0x4848 //RX_FDEQ_GAIN_22 -219 0x4848 //RX_FDEQ_GAIN_23 -220 0x0202 //RX_FDEQ_BIN_0 -221 0x0203 //RX_FDEQ_BIN_1 -222 0x0303 //RX_FDEQ_BIN_2 -223 0x0304 //RX_FDEQ_BIN_3 -224 0x0404 //RX_FDEQ_BIN_4 -225 0x0308 //RX_FDEQ_BIN_5 -226 0x0808 //RX_FDEQ_BIN_6 -227 0x090A //RX_FDEQ_BIN_7 -228 0x0B0C //RX_FDEQ_BIN_8 -229 0x0D0E //RX_FDEQ_BIN_9 -230 0x1013 //RX_FDEQ_BIN_10 -231 0x1719 //RX_FDEQ_BIN_11 -232 0x1B1E //RX_FDEQ_BIN_12 -233 0x1E1E //RX_FDEQ_BIN_13 -234 0x1E28 //RX_FDEQ_BIN_14 -235 0x282C //RX_FDEQ_BIN_15 -236 0x0000 //RX_FDEQ_BIN_16 -237 0x0000 //RX_FDEQ_BIN_17 -238 0x0000 //RX_FDEQ_BIN_18 -239 0x0000 //RX_FDEQ_BIN_19 -240 0x0000 //RX_FDEQ_BIN_20 -241 0x0000 //RX_FDEQ_BIN_21 -242 0x0000 //RX_FDEQ_BIN_22 -243 0x0000 //RX_FDEQ_BIN_23 -244 0x4000 //RX_FDEQ_RESRV_0 -245 0x0320 //RX_FDEQ_RESRV_1 -246 0x0018 //RX_FDDRC_BAND_MARGIN_0 -247 0x0035 //RX_FDDRC_BAND_MARGIN_1 -248 0x00D5 //RX_FDDRC_BAND_MARGIN_2 -249 0x0120 //RX_FDDRC_BAND_MARGIN_3 -250 0x0004 //RX_FDDRC_BLOCK_EXP -251 0x5000 //RX_FDDRC_THRD_2_0 -252 0x5000 //RX_FDDRC_THRD_2_1 -253 0x2000 //RX_FDDRC_THRD_2_2 -254 0x5000 //RX_FDDRC_THRD_2_3 -255 0x6400 //RX_FDDRC_THRD_3_0 -256 0x6400 //RX_FDDRC_THRD_3_1 -257 0x2000 //RX_FDDRC_THRD_3_2 -258 0x5000 //RX_FDDRC_THRD_3_3 -259 0x4000 //RX_FDDRC_SLANT_0_0 -260 0x4000 //RX_FDDRC_SLANT_0_1 -261 0x4000 //RX_FDDRC_SLANT_0_2 -262 0x4000 //RX_FDDRC_SLANT_0_3 -263 0x7FFF //RX_FDDRC_SLANT_1_0 -264 0x7FFF //RX_FDDRC_SLANT_1_1 -265 0x7FFF //RX_FDDRC_SLANT_1_2 -266 0x7FFF //RX_FDDRC_SLANT_1_3 -267 0x0000 //RX_FDDRC_RESRV_0 -286 0x001D //RX_SPK_VOL -287 0x0000 //RX_VOL_RESRV_0 -#VOL 2 -163 0x6000 //RX_TDDRC_ALPHA_UP_1 -164 0x6000 //RX_TDDRC_ALPHA_UP_2 -165 0x6000 //RX_TDDRC_ALPHA_UP_3 -166 0x1000 //RX_TDDRC_ALPHA_UP_4 -184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 -185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 -186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 -189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 -190 0x7214 //RX_TDDRC_LIMITER_THRD -191 0x0800 //RX_TDDRC_LIMITER_GAIN -269 0x0002 //RX_TDDRC_THRD_0 -270 0x0004 //RX_TDDRC_THRD_1 -271 0x1A00 //RX_TDDRC_THRD_2 -272 0x1A00 //RX_TDDRC_THRD_3 -273 0x7EB8 //RX_TDDRC_SLANT_0 -274 0x2500 //RX_TDDRC_SLANT_1 -275 0x6000 //RX_TDDRC_ALPHA_UP_0 -276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 -277 0x0000 //RX_TDDRC_HMNC_FLAG -278 0x199A //RX_TDDRC_HMNC_GAIN -279 0x0001 //RX_TDDRC_SMT_FLAG -280 0x0CCD //RX_TDDRC_SMT_W -281 0x0550 //RX_TDDRC_DRC_GAIN -195 0x0020 //RX_FDEQ_SUBNUM -196 0x4848 //RX_FDEQ_GAIN_0 -197 0x4848 //RX_FDEQ_GAIN_1 -198 0x4848 //RX_FDEQ_GAIN_2 -199 0x4848 //RX_FDEQ_GAIN_3 -200 0x4848 //RX_FDEQ_GAIN_4 -201 0x4848 //RX_FDEQ_GAIN_5 -202 0x4850 //RX_FDEQ_GAIN_6 -203 0x4848 //RX_FDEQ_GAIN_7 -204 0x4860 //RX_FDEQ_GAIN_8 -205 0x7468 //RX_FDEQ_GAIN_9 -206 0x6060 //RX_FDEQ_GAIN_10 -207 0x6060 //RX_FDEQ_GAIN_11 -208 0x5C54 //RX_FDEQ_GAIN_12 -209 0x5450 //RX_FDEQ_GAIN_13 -210 0x5050 //RX_FDEQ_GAIN_14 -211 0x5860 //RX_FDEQ_GAIN_15 -212 0x4848 //RX_FDEQ_GAIN_16 -213 0x4848 //RX_FDEQ_GAIN_17 -214 0x4848 //RX_FDEQ_GAIN_18 -215 0x4848 //RX_FDEQ_GAIN_19 -216 0x4848 //RX_FDEQ_GAIN_20 -217 0x4848 //RX_FDEQ_GAIN_21 -218 0x4848 //RX_FDEQ_GAIN_22 -219 0x4848 //RX_FDEQ_GAIN_23 -220 0x0202 //RX_FDEQ_BIN_0 -221 0x0203 //RX_FDEQ_BIN_1 -222 0x0303 //RX_FDEQ_BIN_2 -223 0x0304 //RX_FDEQ_BIN_3 -224 0x0404 //RX_FDEQ_BIN_4 -225 0x0308 //RX_FDEQ_BIN_5 -226 0x0808 //RX_FDEQ_BIN_6 -227 0x090A //RX_FDEQ_BIN_7 -228 0x0B0C //RX_FDEQ_BIN_8 -229 0x0D0E //RX_FDEQ_BIN_9 -230 0x1013 //RX_FDEQ_BIN_10 -231 0x1719 //RX_FDEQ_BIN_11 -232 0x1B1E //RX_FDEQ_BIN_12 -233 0x1E1E //RX_FDEQ_BIN_13 -234 0x1E28 //RX_FDEQ_BIN_14 -235 0x282C //RX_FDEQ_BIN_15 -236 0x0000 //RX_FDEQ_BIN_16 -237 0x0000 //RX_FDEQ_BIN_17 -238 0x0000 //RX_FDEQ_BIN_18 -239 0x0000 //RX_FDEQ_BIN_19 -240 0x0000 //RX_FDEQ_BIN_20 -241 0x0000 //RX_FDEQ_BIN_21 -242 0x0000 //RX_FDEQ_BIN_22 -243 0x0000 //RX_FDEQ_BIN_23 -244 0x4000 //RX_FDEQ_RESRV_0 -245 0x0320 //RX_FDEQ_RESRV_1 -246 0x0018 //RX_FDDRC_BAND_MARGIN_0 -247 0x0035 //RX_FDDRC_BAND_MARGIN_1 -248 0x00D5 //RX_FDDRC_BAND_MARGIN_2 -249 0x0120 //RX_FDDRC_BAND_MARGIN_3 -250 0x0004 //RX_FDDRC_BLOCK_EXP -251 0x5000 //RX_FDDRC_THRD_2_0 -252 0x5000 //RX_FDDRC_THRD_2_1 -253 0x2000 //RX_FDDRC_THRD_2_2 -254 0x5000 //RX_FDDRC_THRD_2_3 -255 0x6400 //RX_FDDRC_THRD_3_0 -256 0x6400 //RX_FDDRC_THRD_3_1 -257 0x2000 //RX_FDDRC_THRD_3_2 -258 0x5000 //RX_FDDRC_THRD_3_3 -259 0x4000 //RX_FDDRC_SLANT_0_0 -260 0x4000 //RX_FDDRC_SLANT_0_1 -261 0x4000 //RX_FDDRC_SLANT_0_2 -262 0x4000 //RX_FDDRC_SLANT_0_3 -263 0x7FFF //RX_FDDRC_SLANT_1_0 -264 0x7FFF //RX_FDDRC_SLANT_1_1 -265 0x7FFF //RX_FDDRC_SLANT_1_2 -266 0x7FFF //RX_FDDRC_SLANT_1_3 -267 0x0000 //RX_FDDRC_RESRV_0 -286 0x0029 //RX_SPK_VOL -287 0x0000 //RX_VOL_RESRV_0 -#VOL 3 -163 0x6000 //RX_TDDRC_ALPHA_UP_1 -164 0x6000 //RX_TDDRC_ALPHA_UP_2 -165 0x6000 //RX_TDDRC_ALPHA_UP_3 -166 0x1000 //RX_TDDRC_ALPHA_UP_4 -184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 -185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 -186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 -189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 -190 0x7214 //RX_TDDRC_LIMITER_THRD -191 0x0800 //RX_TDDRC_LIMITER_GAIN -269 0x0002 //RX_TDDRC_THRD_0 -270 0x0004 //RX_TDDRC_THRD_1 -271 0x1A00 //RX_TDDRC_THRD_2 -272 0x1A00 //RX_TDDRC_THRD_3 -273 0x7EB8 //RX_TDDRC_SLANT_0 -274 0x2500 //RX_TDDRC_SLANT_1 -275 0x6000 //RX_TDDRC_ALPHA_UP_0 -276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 -277 0x0000 //RX_TDDRC_HMNC_FLAG -278 0x199A //RX_TDDRC_HMNC_GAIN -279 0x0001 //RX_TDDRC_SMT_FLAG -280 0x0CCD //RX_TDDRC_SMT_W -281 0x0550 //RX_TDDRC_DRC_GAIN -195 0x0020 //RX_FDEQ_SUBNUM -196 0x4848 //RX_FDEQ_GAIN_0 -197 0x4848 //RX_FDEQ_GAIN_1 -198 0x4848 //RX_FDEQ_GAIN_2 -199 0x4848 //RX_FDEQ_GAIN_3 -200 0x4848 //RX_FDEQ_GAIN_4 -201 0x4848 //RX_FDEQ_GAIN_5 -202 0x4850 //RX_FDEQ_GAIN_6 -203 0x4848 //RX_FDEQ_GAIN_7 -204 0x4860 //RX_FDEQ_GAIN_8 -205 0x7468 //RX_FDEQ_GAIN_9 -206 0x6060 //RX_FDEQ_GAIN_10 -207 0x6060 //RX_FDEQ_GAIN_11 -208 0x5C54 //RX_FDEQ_GAIN_12 -209 0x5450 //RX_FDEQ_GAIN_13 -210 0x5050 //RX_FDEQ_GAIN_14 -211 0x5860 //RX_FDEQ_GAIN_15 -212 0x4848 //RX_FDEQ_GAIN_16 -213 0x4848 //RX_FDEQ_GAIN_17 -214 0x4848 //RX_FDEQ_GAIN_18 -215 0x4848 //RX_FDEQ_GAIN_19 -216 0x4848 //RX_FDEQ_GAIN_20 -217 0x4848 //RX_FDEQ_GAIN_21 -218 0x4848 //RX_FDEQ_GAIN_22 -219 0x4848 //RX_FDEQ_GAIN_23 -220 0x0202 //RX_FDEQ_BIN_0 -221 0x0203 //RX_FDEQ_BIN_1 -222 0x0303 //RX_FDEQ_BIN_2 -223 0x0304 //RX_FDEQ_BIN_3 -224 0x0404 //RX_FDEQ_BIN_4 -225 0x0308 //RX_FDEQ_BIN_5 -226 0x0808 //RX_FDEQ_BIN_6 -227 0x090A //RX_FDEQ_BIN_7 -228 0x0B0C //RX_FDEQ_BIN_8 -229 0x0D0E //RX_FDEQ_BIN_9 -230 0x1013 //RX_FDEQ_BIN_10 -231 0x1719 //RX_FDEQ_BIN_11 -232 0x1B1E //RX_FDEQ_BIN_12 -233 0x1E1E //RX_FDEQ_BIN_13 -234 0x1E28 //RX_FDEQ_BIN_14 -235 0x282C //RX_FDEQ_BIN_15 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0410 //RX_FDEQ_BIN_6 +227 0x050A //RX_FDEQ_BIN_7 +228 0x0B07 //RX_FDEQ_BIN_8 +229 0x120E //RX_FDEQ_BIN_9 +230 0x100E //RX_FDEQ_BIN_10 +231 0x0E2D //RX_FDEQ_BIN_11 +232 0x1923 //RX_FDEQ_BIN_12 +233 0x151E //RX_FDEQ_BIN_13 +234 0x1E2D //RX_FDEQ_BIN_14 +235 0x2D40 //RX_FDEQ_BIN_15 236 0x0000 //RX_FDEQ_BIN_16 237 0x0000 //RX_FDEQ_BIN_17 238 0x0000 //RX_FDEQ_BIN_18 @@ -23735,47 +23438,47 @@ 267 0x0000 //RX_FDDRC_RESRV_0 286 0x0039 //RX_SPK_VOL 287 0x0000 //RX_VOL_RESRV_0 -#VOL 4 +#VOL 1 163 0x6000 //RX_TDDRC_ALPHA_UP_1 -164 0x6000 //RX_TDDRC_ALPHA_UP_2 +164 0x7EB8 //RX_TDDRC_ALPHA_UP_2 165 0x6000 //RX_TDDRC_ALPHA_UP_3 166 0x1000 //RX_TDDRC_ALPHA_UP_4 184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 -186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 -189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +186 0x6000 //RX_TDDRC_ALPHA_DWN_3 +189 0x4000 //RX_TDDRC_ALPHA_DWN_4 190 0x7214 //RX_TDDRC_LIMITER_THRD 191 0x0800 //RX_TDDRC_LIMITER_GAIN -269 0x0002 //RX_TDDRC_THRD_0 -270 0x0004 //RX_TDDRC_THRD_1 -271 0x1A00 //RX_TDDRC_THRD_2 -272 0x1A00 //RX_TDDRC_THRD_3 -273 0x7EB8 //RX_TDDRC_SLANT_0 -274 0x2500 //RX_TDDRC_SLANT_1 +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x0340 //RX_TDDRC_THRD_2 +272 0x19C0 //RX_TDDRC_THRD_3 +273 0x0000 //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 275 0x6000 //RX_TDDRC_ALPHA_UP_0 276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 277 0x0000 //RX_TDDRC_HMNC_FLAG 278 0x199A //RX_TDDRC_HMNC_GAIN 279 0x0001 //RX_TDDRC_SMT_FLAG 280 0x0CCD //RX_TDDRC_SMT_W -281 0x0550 //RX_TDDRC_DRC_GAIN +281 0x0100 //RX_TDDRC_DRC_GAIN 195 0x0020 //RX_FDEQ_SUBNUM -196 0x4848 //RX_FDEQ_GAIN_0 -197 0x4848 //RX_FDEQ_GAIN_1 -198 0x4848 //RX_FDEQ_GAIN_2 -199 0x4848 //RX_FDEQ_GAIN_3 -200 0x5454 //RX_FDEQ_GAIN_4 -201 0x7C54 //RX_FDEQ_GAIN_5 -202 0x4850 //RX_FDEQ_GAIN_6 -203 0x4848 //RX_FDEQ_GAIN_7 -204 0x4860 //RX_FDEQ_GAIN_8 -205 0x7468 //RX_FDEQ_GAIN_9 -206 0x6060 //RX_FDEQ_GAIN_10 -207 0x6060 //RX_FDEQ_GAIN_11 -208 0x5C54 //RX_FDEQ_GAIN_12 -209 0x5450 //RX_FDEQ_GAIN_13 -210 0x5050 //RX_FDEQ_GAIN_14 -211 0x5860 //RX_FDEQ_GAIN_15 +196 0x8458 //RX_FDEQ_GAIN_0 +197 0x4B4B //RX_FDEQ_GAIN_1 +198 0x5156 //RX_FDEQ_GAIN_2 +199 0x646C //RX_FDEQ_GAIN_3 +200 0x7B73 //RX_FDEQ_GAIN_4 +201 0x6D66 //RX_FDEQ_GAIN_5 +202 0x6768 //RX_FDEQ_GAIN_6 +203 0x6D68 //RX_FDEQ_GAIN_7 +204 0x5E6A //RX_FDEQ_GAIN_8 +205 0x6668 //RX_FDEQ_GAIN_9 +206 0x645A //RX_FDEQ_GAIN_10 +207 0x5A5E //RX_FDEQ_GAIN_11 +208 0x6A58 //RX_FDEQ_GAIN_12 +209 0x646E //RX_FDEQ_GAIN_13 +210 0x787C //RX_FDEQ_GAIN_14 +211 0x9898 //RX_FDEQ_GAIN_15 212 0x4848 //RX_FDEQ_GAIN_16 213 0x4848 //RX_FDEQ_GAIN_17 214 0x4848 //RX_FDEQ_GAIN_18 @@ -23784,22 +23487,22 @@ 217 0x4848 //RX_FDEQ_GAIN_21 218 0x4848 //RX_FDEQ_GAIN_22 219 0x4848 //RX_FDEQ_GAIN_23 -220 0x0202 //RX_FDEQ_BIN_0 -221 0x0203 //RX_FDEQ_BIN_1 -222 0x0303 //RX_FDEQ_BIN_2 -223 0x0304 //RX_FDEQ_BIN_3 +220 0x0301 //RX_FDEQ_BIN_0 +221 0x0204 //RX_FDEQ_BIN_1 +222 0x0203 //RX_FDEQ_BIN_2 +223 0x0205 //RX_FDEQ_BIN_3 224 0x0404 //RX_FDEQ_BIN_4 -225 0x0308 //RX_FDEQ_BIN_5 -226 0x0808 //RX_FDEQ_BIN_6 -227 0x090A //RX_FDEQ_BIN_7 -228 0x0B0C //RX_FDEQ_BIN_8 -229 0x0D0E //RX_FDEQ_BIN_9 -230 0x1013 //RX_FDEQ_BIN_10 -231 0x1719 //RX_FDEQ_BIN_11 -232 0x1B1E //RX_FDEQ_BIN_12 -233 0x1E1E //RX_FDEQ_BIN_13 -234 0x1E28 //RX_FDEQ_BIN_14 -235 0x282C //RX_FDEQ_BIN_15 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0410 //RX_FDEQ_BIN_6 +227 0x050A //RX_FDEQ_BIN_7 +228 0x0B07 //RX_FDEQ_BIN_8 +229 0x120E //RX_FDEQ_BIN_9 +230 0x100E //RX_FDEQ_BIN_10 +231 0x0E2D //RX_FDEQ_BIN_11 +232 0x1923 //RX_FDEQ_BIN_12 +233 0x151E //RX_FDEQ_BIN_13 +234 0x1E2D //RX_FDEQ_BIN_14 +235 0x2D40 //RX_FDEQ_BIN_15 236 0x0000 //RX_FDEQ_BIN_16 237 0x0000 //RX_FDEQ_BIN_17 238 0x0000 //RX_FDEQ_BIN_18 @@ -23832,49 +23535,346 @@ 265 0x7FFF //RX_FDDRC_SLANT_1_2 266 0x7FFF //RX_FDDRC_SLANT_1_3 267 0x0000 //RX_FDDRC_RESRV_0 -286 0x005F //RX_SPK_VOL +286 0x0054 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +163 0x6000 //RX_TDDRC_ALPHA_UP_1 +164 0x7EB8 //RX_TDDRC_ALPHA_UP_2 +165 0x6000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x6000 //RX_TDDRC_ALPHA_DWN_3 +189 0x4000 //RX_TDDRC_ALPHA_DWN_4 +190 0x7214 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x0340 //RX_TDDRC_THRD_2 +272 0x19C0 //RX_TDDRC_THRD_3 +273 0x0000 //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x6000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0100 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x8458 //RX_FDEQ_GAIN_0 +197 0x4B4B //RX_FDEQ_GAIN_1 +198 0x5156 //RX_FDEQ_GAIN_2 +199 0x646C //RX_FDEQ_GAIN_3 +200 0x7B73 //RX_FDEQ_GAIN_4 +201 0x6D66 //RX_FDEQ_GAIN_5 +202 0x6768 //RX_FDEQ_GAIN_6 +203 0x6D68 //RX_FDEQ_GAIN_7 +204 0x5E6A //RX_FDEQ_GAIN_8 +205 0x6668 //RX_FDEQ_GAIN_9 +206 0x645A //RX_FDEQ_GAIN_10 +207 0x5A5E //RX_FDEQ_GAIN_11 +208 0x6A58 //RX_FDEQ_GAIN_12 +209 0x646E //RX_FDEQ_GAIN_13 +210 0x787C //RX_FDEQ_GAIN_14 +211 0x9898 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0301 //RX_FDEQ_BIN_0 +221 0x0204 //RX_FDEQ_BIN_1 +222 0x0203 //RX_FDEQ_BIN_2 +223 0x0205 //RX_FDEQ_BIN_3 +224 0x0404 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0410 //RX_FDEQ_BIN_6 +227 0x050A //RX_FDEQ_BIN_7 +228 0x0B07 //RX_FDEQ_BIN_8 +229 0x120E //RX_FDEQ_BIN_9 +230 0x100E //RX_FDEQ_BIN_10 +231 0x0E2D //RX_FDEQ_BIN_11 +232 0x1923 //RX_FDEQ_BIN_12 +233 0x151E //RX_FDEQ_BIN_13 +234 0x1E2D //RX_FDEQ_BIN_14 +235 0x2D40 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0035 //RX_FDDRC_BAND_MARGIN_1 +248 0x00D5 //RX_FDDRC_BAND_MARGIN_2 +249 0x0120 //RX_FDDRC_BAND_MARGIN_3 +250 0x0004 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x2000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x2000 //RX_FDDRC_THRD_3_2 +258 0x5000 //RX_FDDRC_THRD_3_3 +259 0x4000 //RX_FDDRC_SLANT_0_0 +260 0x4000 //RX_FDDRC_SLANT_0_1 +261 0x4000 //RX_FDDRC_SLANT_0_2 +262 0x4000 //RX_FDDRC_SLANT_0_3 +263 0x7FFF //RX_FDDRC_SLANT_1_0 +264 0x7FFF //RX_FDDRC_SLANT_1_1 +265 0x7FFF //RX_FDDRC_SLANT_1_2 +266 0x7FFF //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0085 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +163 0x6000 //RX_TDDRC_ALPHA_UP_1 +164 0x7EB8 //RX_TDDRC_ALPHA_UP_2 +165 0x6000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x6000 //RX_TDDRC_ALPHA_DWN_3 +189 0x4000 //RX_TDDRC_ALPHA_DWN_4 +190 0x7214 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x0340 //RX_TDDRC_THRD_2 +272 0x19C0 //RX_TDDRC_THRD_3 +273 0x0000 //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x6000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0100 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x8458 //RX_FDEQ_GAIN_0 +197 0x4B4B //RX_FDEQ_GAIN_1 +198 0x5156 //RX_FDEQ_GAIN_2 +199 0x646C //RX_FDEQ_GAIN_3 +200 0x7B73 //RX_FDEQ_GAIN_4 +201 0x6D66 //RX_FDEQ_GAIN_5 +202 0x6768 //RX_FDEQ_GAIN_6 +203 0x6D68 //RX_FDEQ_GAIN_7 +204 0x5E6A //RX_FDEQ_GAIN_8 +205 0x6668 //RX_FDEQ_GAIN_9 +206 0x645A //RX_FDEQ_GAIN_10 +207 0x5A5E //RX_FDEQ_GAIN_11 +208 0x6A58 //RX_FDEQ_GAIN_12 +209 0x646E //RX_FDEQ_GAIN_13 +210 0x787C //RX_FDEQ_GAIN_14 +211 0x9898 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0301 //RX_FDEQ_BIN_0 +221 0x0204 //RX_FDEQ_BIN_1 +222 0x0203 //RX_FDEQ_BIN_2 +223 0x0205 //RX_FDEQ_BIN_3 +224 0x0404 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0410 //RX_FDEQ_BIN_6 +227 0x050A //RX_FDEQ_BIN_7 +228 0x0B07 //RX_FDEQ_BIN_8 +229 0x120E //RX_FDEQ_BIN_9 +230 0x100E //RX_FDEQ_BIN_10 +231 0x0E2D //RX_FDEQ_BIN_11 +232 0x1923 //RX_FDEQ_BIN_12 +233 0x151E //RX_FDEQ_BIN_13 +234 0x1E2D //RX_FDEQ_BIN_14 +235 0x2D40 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0035 //RX_FDDRC_BAND_MARGIN_1 +248 0x00D5 //RX_FDDRC_BAND_MARGIN_2 +249 0x0120 //RX_FDDRC_BAND_MARGIN_3 +250 0x0004 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x2000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x2000 //RX_FDDRC_THRD_3_2 +258 0x5000 //RX_FDDRC_THRD_3_3 +259 0x4000 //RX_FDDRC_SLANT_0_0 +260 0x4000 //RX_FDDRC_SLANT_0_1 +261 0x4000 //RX_FDDRC_SLANT_0_2 +262 0x4000 //RX_FDDRC_SLANT_0_3 +263 0x7FFF //RX_FDDRC_SLANT_1_0 +264 0x7FFF //RX_FDDRC_SLANT_1_1 +265 0x7FFF //RX_FDDRC_SLANT_1_2 +266 0x7FFF //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x00C7 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +163 0x6000 //RX_TDDRC_ALPHA_UP_1 +164 0x7EB8 //RX_TDDRC_ALPHA_UP_2 +165 0x6000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x6000 //RX_TDDRC_ALPHA_DWN_3 +189 0x4000 //RX_TDDRC_ALPHA_DWN_4 +190 0x7214 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0004 //RX_TDDRC_THRD_1 +271 0x0340 //RX_TDDRC_THRD_2 +272 0x19C0 //RX_TDDRC_THRD_3 +273 0x0000 //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x6000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0134 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x8458 //RX_FDEQ_GAIN_0 +197 0x4B4B //RX_FDEQ_GAIN_1 +198 0x5156 //RX_FDEQ_GAIN_2 +199 0x646C //RX_FDEQ_GAIN_3 +200 0x7B73 //RX_FDEQ_GAIN_4 +201 0x6D66 //RX_FDEQ_GAIN_5 +202 0x6768 //RX_FDEQ_GAIN_6 +203 0x6D68 //RX_FDEQ_GAIN_7 +204 0x5E6A //RX_FDEQ_GAIN_8 +205 0x6668 //RX_FDEQ_GAIN_9 +206 0x645A //RX_FDEQ_GAIN_10 +207 0x5A5E //RX_FDEQ_GAIN_11 +208 0x6A58 //RX_FDEQ_GAIN_12 +209 0x646E //RX_FDEQ_GAIN_13 +210 0x787C //RX_FDEQ_GAIN_14 +211 0x9898 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0301 //RX_FDEQ_BIN_0 +221 0x0204 //RX_FDEQ_BIN_1 +222 0x0203 //RX_FDEQ_BIN_2 +223 0x0205 //RX_FDEQ_BIN_3 +224 0x0404 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0410 //RX_FDEQ_BIN_6 +227 0x050A //RX_FDEQ_BIN_7 +228 0x0B07 //RX_FDEQ_BIN_8 +229 0x120E //RX_FDEQ_BIN_9 +230 0x100E //RX_FDEQ_BIN_10 +231 0x0E2D //RX_FDEQ_BIN_11 +232 0x1923 //RX_FDEQ_BIN_12 +233 0x151E //RX_FDEQ_BIN_13 +234 0x1E2D //RX_FDEQ_BIN_14 +235 0x2D40 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0035 //RX_FDDRC_BAND_MARGIN_1 +248 0x00D5 //RX_FDDRC_BAND_MARGIN_2 +249 0x0120 //RX_FDDRC_BAND_MARGIN_3 +250 0x0004 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x2000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x2000 //RX_FDDRC_THRD_3_2 +258 0x5000 //RX_FDDRC_THRD_3_3 +259 0x4000 //RX_FDDRC_SLANT_0_0 +260 0x4000 //RX_FDDRC_SLANT_0_1 +261 0x4000 //RX_FDDRC_SLANT_0_2 +262 0x4000 //RX_FDDRC_SLANT_0_3 +263 0x7FFF //RX_FDDRC_SLANT_1_0 +264 0x7FFF //RX_FDDRC_SLANT_1_1 +265 0x7FFF //RX_FDDRC_SLANT_1_2 +266 0x7FFF //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL 287 0x0000 //RX_VOL_RESRV_0 #VOL 5 163 0x6000 //RX_TDDRC_ALPHA_UP_1 -164 0x6000 //RX_TDDRC_ALPHA_UP_2 +164 0x7EB8 //RX_TDDRC_ALPHA_UP_2 165 0x6000 //RX_TDDRC_ALPHA_UP_3 166 0x1000 //RX_TDDRC_ALPHA_UP_4 184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 -186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 -189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +186 0x6000 //RX_TDDRC_ALPHA_DWN_3 +189 0x4000 //RX_TDDRC_ALPHA_DWN_4 190 0x7214 //RX_TDDRC_LIMITER_THRD 191 0x0800 //RX_TDDRC_LIMITER_GAIN -269 0x0002 //RX_TDDRC_THRD_0 +269 0x0000 //RX_TDDRC_THRD_0 270 0x0004 //RX_TDDRC_THRD_1 -271 0x1A00 //RX_TDDRC_THRD_2 -272 0x1A00 //RX_TDDRC_THRD_3 -273 0x7EB8 //RX_TDDRC_SLANT_0 -274 0x2500 //RX_TDDRC_SLANT_1 +271 0x0340 //RX_TDDRC_THRD_2 +272 0x1C00 //RX_TDDRC_THRD_3 +273 0x0000 //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 275 0x6000 //RX_TDDRC_ALPHA_UP_0 276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 277 0x0000 //RX_TDDRC_HMNC_FLAG 278 0x199A //RX_TDDRC_HMNC_GAIN 279 0x0001 //RX_TDDRC_SMT_FLAG 280 0x0CCD //RX_TDDRC_SMT_W -281 0x0550 //RX_TDDRC_DRC_GAIN +281 0x01EE //RX_TDDRC_DRC_GAIN 195 0x0020 //RX_FDEQ_SUBNUM -196 0x4848 //RX_FDEQ_GAIN_0 -197 0x4848 //RX_FDEQ_GAIN_1 -198 0x4848 //RX_FDEQ_GAIN_2 -199 0x4848 //RX_FDEQ_GAIN_3 -200 0x5454 //RX_FDEQ_GAIN_4 -201 0x7C54 //RX_FDEQ_GAIN_5 -202 0x4850 //RX_FDEQ_GAIN_6 -203 0x4848 //RX_FDEQ_GAIN_7 -204 0x4860 //RX_FDEQ_GAIN_8 -205 0x7468 //RX_FDEQ_GAIN_9 -206 0x6060 //RX_FDEQ_GAIN_10 -207 0x6060 //RX_FDEQ_GAIN_11 -208 0x5C54 //RX_FDEQ_GAIN_12 -209 0x5450 //RX_FDEQ_GAIN_13 -210 0x5050 //RX_FDEQ_GAIN_14 -211 0x5860 //RX_FDEQ_GAIN_15 +196 0x8464 //RX_FDEQ_GAIN_0 +197 0x5150 //RX_FDEQ_GAIN_1 +198 0x555C //RX_FDEQ_GAIN_2 +199 0x6E75 //RX_FDEQ_GAIN_3 +200 0x8077 //RX_FDEQ_GAIN_4 +201 0x756D //RX_FDEQ_GAIN_5 +202 0x6667 //RX_FDEQ_GAIN_6 +203 0x6D68 //RX_FDEQ_GAIN_7 +204 0x5E6A //RX_FDEQ_GAIN_8 +205 0x6668 //RX_FDEQ_GAIN_9 +206 0x645A //RX_FDEQ_GAIN_10 +207 0x5A5E //RX_FDEQ_GAIN_11 +208 0x6A58 //RX_FDEQ_GAIN_12 +209 0x646E //RX_FDEQ_GAIN_13 +210 0x787C //RX_FDEQ_GAIN_14 +211 0x9898 //RX_FDEQ_GAIN_15 212 0x4848 //RX_FDEQ_GAIN_16 213 0x4848 //RX_FDEQ_GAIN_17 214 0x4848 //RX_FDEQ_GAIN_18 @@ -23883,22 +23883,22 @@ 217 0x4848 //RX_FDEQ_GAIN_21 218 0x4848 //RX_FDEQ_GAIN_22 219 0x4848 //RX_FDEQ_GAIN_23 -220 0x0202 //RX_FDEQ_BIN_0 -221 0x0203 //RX_FDEQ_BIN_1 -222 0x0303 //RX_FDEQ_BIN_2 -223 0x0304 //RX_FDEQ_BIN_3 +220 0x0301 //RX_FDEQ_BIN_0 +221 0x0204 //RX_FDEQ_BIN_1 +222 0x0203 //RX_FDEQ_BIN_2 +223 0x0205 //RX_FDEQ_BIN_3 224 0x0404 //RX_FDEQ_BIN_4 -225 0x0308 //RX_FDEQ_BIN_5 -226 0x0808 //RX_FDEQ_BIN_6 -227 0x090A //RX_FDEQ_BIN_7 -228 0x0B0C //RX_FDEQ_BIN_8 -229 0x0D0E //RX_FDEQ_BIN_9 -230 0x1013 //RX_FDEQ_BIN_10 -231 0x1719 //RX_FDEQ_BIN_11 -232 0x1B1E //RX_FDEQ_BIN_12 -233 0x1E1E //RX_FDEQ_BIN_13 -234 0x1E28 //RX_FDEQ_BIN_14 -235 0x282C //RX_FDEQ_BIN_15 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0410 //RX_FDEQ_BIN_6 +227 0x050A //RX_FDEQ_BIN_7 +228 0x0B07 //RX_FDEQ_BIN_8 +229 0x120E //RX_FDEQ_BIN_9 +230 0x100E //RX_FDEQ_BIN_10 +231 0x0E2D //RX_FDEQ_BIN_11 +232 0x1923 //RX_FDEQ_BIN_12 +233 0x151E //RX_FDEQ_BIN_13 +234 0x1E2D //RX_FDEQ_BIN_14 +235 0x2D40 //RX_FDEQ_BIN_15 236 0x0000 //RX_FDEQ_BIN_16 237 0x0000 //RX_FDEQ_BIN_17 238 0x0000 //RX_FDEQ_BIN_18 @@ -23931,49 +23931,49 @@ 265 0x7FFF //RX_FDDRC_SLANT_1_2 266 0x7FFF //RX_FDDRC_SLANT_1_3 267 0x0000 //RX_FDDRC_RESRV_0 -286 0x008E //RX_SPK_VOL +286 0x0100 //RX_SPK_VOL 287 0x0000 //RX_VOL_RESRV_0 #VOL 6 163 0x6000 //RX_TDDRC_ALPHA_UP_1 -164 0x6000 //RX_TDDRC_ALPHA_UP_2 +164 0x7EB8 //RX_TDDRC_ALPHA_UP_2 165 0x6000 //RX_TDDRC_ALPHA_UP_3 166 0x1000 //RX_TDDRC_ALPHA_UP_4 184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 -186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 -189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +186 0x6000 //RX_TDDRC_ALPHA_DWN_3 +189 0x4000 //RX_TDDRC_ALPHA_DWN_4 190 0x7214 //RX_TDDRC_LIMITER_THRD 191 0x0800 //RX_TDDRC_LIMITER_GAIN 269 0x0002 //RX_TDDRC_THRD_0 -270 0x0004 //RX_TDDRC_THRD_1 -271 0x1A00 //RX_TDDRC_THRD_2 -272 0x1A00 //RX_TDDRC_THRD_3 -273 0x7EB8 //RX_TDDRC_SLANT_0 -274 0x2500 //RX_TDDRC_SLANT_1 +270 0x0006 //RX_TDDRC_THRD_1 +271 0x0340 //RX_TDDRC_THRD_2 +272 0x1C00 //RX_TDDRC_THRD_3 +273 0x0000 //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 275 0x6000 //RX_TDDRC_ALPHA_UP_0 276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 277 0x0000 //RX_TDDRC_HMNC_FLAG 278 0x199A //RX_TDDRC_HMNC_GAIN 279 0x0001 //RX_TDDRC_SMT_FLAG 280 0x0CCD //RX_TDDRC_SMT_W -281 0x0550 //RX_TDDRC_DRC_GAIN +281 0x03AD //RX_TDDRC_DRC_GAIN 195 0x0020 //RX_FDEQ_SUBNUM -196 0x4848 //RX_FDEQ_GAIN_0 -197 0x4848 //RX_FDEQ_GAIN_1 -198 0x4848 //RX_FDEQ_GAIN_2 -199 0x4848 //RX_FDEQ_GAIN_3 -200 0x5454 //RX_FDEQ_GAIN_4 -201 0x7C54 //RX_FDEQ_GAIN_5 -202 0x4850 //RX_FDEQ_GAIN_6 -203 0x4848 //RX_FDEQ_GAIN_7 -204 0x4860 //RX_FDEQ_GAIN_8 -205 0x7468 //RX_FDEQ_GAIN_9 -206 0x6060 //RX_FDEQ_GAIN_10 -207 0x6060 //RX_FDEQ_GAIN_11 -208 0x5C54 //RX_FDEQ_GAIN_12 -209 0x5450 //RX_FDEQ_GAIN_13 -210 0x5050 //RX_FDEQ_GAIN_14 -211 0x5860 //RX_FDEQ_GAIN_15 +196 0x8468 //RX_FDEQ_GAIN_0 +197 0x4F4F //RX_FDEQ_GAIN_1 +198 0x555A //RX_FDEQ_GAIN_2 +199 0x6069 //RX_FDEQ_GAIN_3 +200 0x7D86 //RX_FDEQ_GAIN_4 +201 0x8682 //RX_FDEQ_GAIN_5 +202 0x7461 //RX_FDEQ_GAIN_6 +203 0x5352 //RX_FDEQ_GAIN_7 +204 0x5860 //RX_FDEQ_GAIN_8 +205 0x5D5F //RX_FDEQ_GAIN_9 +206 0x5A52 //RX_FDEQ_GAIN_10 +207 0x535A //RX_FDEQ_GAIN_11 +208 0x6654 //RX_FDEQ_GAIN_12 +209 0x6068 //RX_FDEQ_GAIN_13 +210 0x6F69 //RX_FDEQ_GAIN_14 +211 0x9898 //RX_FDEQ_GAIN_15 212 0x4848 //RX_FDEQ_GAIN_16 213 0x4848 //RX_FDEQ_GAIN_17 214 0x4848 //RX_FDEQ_GAIN_18 @@ -23982,22 +23982,22 @@ 217 0x4848 //RX_FDEQ_GAIN_21 218 0x4848 //RX_FDEQ_GAIN_22 219 0x4848 //RX_FDEQ_GAIN_23 -220 0x0202 //RX_FDEQ_BIN_0 -221 0x0203 //RX_FDEQ_BIN_1 -222 0x0303 //RX_FDEQ_BIN_2 -223 0x0304 //RX_FDEQ_BIN_3 +220 0x0301 //RX_FDEQ_BIN_0 +221 0x0204 //RX_FDEQ_BIN_1 +222 0x0203 //RX_FDEQ_BIN_2 +223 0x0205 //RX_FDEQ_BIN_3 224 0x0404 //RX_FDEQ_BIN_4 -225 0x0308 //RX_FDEQ_BIN_5 -226 0x0808 //RX_FDEQ_BIN_6 -227 0x090A //RX_FDEQ_BIN_7 -228 0x0B0C //RX_FDEQ_BIN_8 -229 0x0D0E //RX_FDEQ_BIN_9 -230 0x1013 //RX_FDEQ_BIN_10 -231 0x1719 //RX_FDEQ_BIN_11 -232 0x1B1E //RX_FDEQ_BIN_12 -233 0x1E1E //RX_FDEQ_BIN_13 -234 0x1E28 //RX_FDEQ_BIN_14 -235 0x282C //RX_FDEQ_BIN_15 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0410 //RX_FDEQ_BIN_6 +227 0x050A //RX_FDEQ_BIN_7 +228 0x0B07 //RX_FDEQ_BIN_8 +229 0x120E //RX_FDEQ_BIN_9 +230 0x100E //RX_FDEQ_BIN_10 +231 0x0E2D //RX_FDEQ_BIN_11 +232 0x1923 //RX_FDEQ_BIN_12 +233 0x151E //RX_FDEQ_BIN_13 +234 0x1E2D //RX_FDEQ_BIN_14 +235 0x2D40 //RX_FDEQ_BIN_15 236 0x0000 //RX_FDEQ_BIN_16 237 0x0000 //RX_FDEQ_BIN_17 238 0x0000 //RX_FDEQ_BIN_18 @@ -24037,12 +24037,12 @@ #PARAM_MODE FULL #PARAM_TYPE TX+2RX #TOTAL_CUSTOM_STEP 7+7 -#TX +#TX 0 0x0001 //TX_OPERATION_MODE_0 1 0x0001 //TX_OPERATION_MODE_1 -2 0x0073 //TX_PATCH_REG -3 0x6B5C //TX_SENDFUNC_MODE_0 -4 0x0001 //TX_SENDFUNC_MODE_1 +2 0x00F3 //TX_PATCH_REG +3 0x6B7C //TX_SENDFUNC_MODE_0 +4 0x0000 //TX_SENDFUNC_MODE_1 5 0x0003 //TX_NUM_MIC 6 0x0003 //TX_SAMPLINGFREQ_SIG 7 0x0003 //TX_SAMPLINGFREQ_PROC @@ -24203,13 +24203,13 @@ 162 0x7800 //TX_MIN_EQ_RE_EST_10 163 0x7800 //TX_MIN_EQ_RE_EST_11 164 0x7800 //TX_MIN_EQ_RE_EST_12 -165 0x4000 //TX_LAMBDA_RE_EST +165 0x3000 //TX_LAMBDA_RE_EST 166 0x3000 //TX_LAMBDA_CB_NLE 167 0x7FFF //TX_C_POST_FLT 168 0x4000 //TX_GAIN_NP -169 0x0180 //TX_SE_HOLD_N +169 0x0260 //TX_SE_HOLD_N 170 0x00C8 //TX_DT_HOLD_N -171 0x05DC //TX_DT2_HOLD_N +171 0x0680 //TX_DT2_HOLD_N 172 0x6666 //TX_AEC_RESRV_0 173 0x0000 //TX_AEC_RESRV_1 174 0x0014 //TX_AEC_RESRV_2 @@ -24235,7 +24235,7 @@ 194 0x0000 //TX_NORMENERTH 195 0x0000 //TX_NORMENERHIGHTH 196 0x0000 //TX_NORMENERHIGHTHL -197 0x7FF0 //TX_DTD_THR1_0 +197 0x7B0C //TX_DTD_THR1_0 198 0x7FF0 //TX_DTD_THR1_1 199 0x7FF0 //TX_DTD_THR1_2 200 0x7FF0 //TX_DTD_THR1_3 @@ -24261,18 +24261,18 @@ 220 0x7FFF //TX_DTD_MIC_BLK 221 0x023E //TX_ADPT_STRICT_L 222 0x023E //TX_ADPT_STRICT_H -223 0x0BB8 //TX_RATIO_DT_L_TH_LOW +223 0x0001 //TX_RATIO_DT_L_TH_LOW 224 0x3A98 //TX_RATIO_DT_H_TH_LOW -225 0x1F40 //TX_RATIO_DT_L_TH_HIGH -226 0x5014 //TX_RATIO_DT_H_TH_HIGH -227 0x09C4 //TX_RATIO_DT_L0_TH +225 0x01F4 //TX_RATIO_DT_L_TH_HIGH +226 0x59D8 //TX_RATIO_DT_H_TH_HIGH +227 0x0001 //TX_RATIO_DT_L0_TH 228 0x7FFF //TX_B_POST_FILT_ECHO_L 229 0x7FFF //TX_B_POST_FILT_ECHO_H 230 0x0200 //TX_MIN_G_CTRL_ECHO 231 0x1000 //TX_B_LESSCUT_RTO_ECHO 232 0x0000 //TX_EPD_OFFSET_00 233 0x0000 //TX_EPD_OFFST_01 -234 0x2328 //TX_RATIO_DT_L0_TH_HIGH +234 0x00C8 //TX_RATIO_DT_L0_TH_HIGH 235 0x7FFF //TX_RATIO_DT_H_TH_CUT 236 0x7FFF //TX_MIN_EQ_RE_EST_13 237 0x0000 //TX_DTD_THR1_7 @@ -24320,12 +24320,12 @@ 279 0x2000 //TX_B_POST_FLT_0 280 0x1000 //TX_B_POST_FLT_1 281 0x0010 //TX_NS_LVL_CTRL_0 -282 0x003C //TX_NS_LVL_CTRL_1 +282 0x001A //TX_NS_LVL_CTRL_1 283 0x0024 //TX_NS_LVL_CTRL_2 -284 0x003C //TX_NS_LVL_CTRL_3 +284 0x001A //TX_NS_LVL_CTRL_3 285 0x0014 //TX_NS_LVL_CTRL_4 286 0x0011 //TX_NS_LVL_CTRL_5 -287 0x003C //TX_NS_LVL_CTRL_6 +287 0x001A //TX_NS_LVL_CTRL_6 288 0x0011 //TX_NS_LVL_CTRL_7 289 0x0020 //TX_MIN_GAIN_S_0 290 0x0020 //TX_MIN_GAIN_S_1 @@ -24335,39 +24335,39 @@ 294 0x0020 //TX_MIN_GAIN_S_5 295 0x0020 //TX_MIN_GAIN_S_6 296 0x0020 //TX_MIN_GAIN_S_7 -297 0x6000 //TX_NMOS_SUP +297 0x7FFF //TX_NMOS_SUP 298 0x0000 //TX_NS_MAX_PRI_SNR_TH -299 0x0000 //TX_NMOS_SUP_MENSA +299 0x7FFF //TX_NMOS_SUP_MENSA 300 0x7FFF //TX_SNRI_SUP_0 -301 0x4000 //TX_SNRI_SUP_1 -302 0x4000 //TX_SNRI_SUP_2 -303 0x4000 //TX_SNRI_SUP_3 -304 0x4000 //TX_SNRI_SUP_4 -305 0x4000 //TX_SNRI_SUP_5 -306 0x4000 //TX_SNRI_SUP_6 -307 0x4000 //TX_SNRI_SUP_7 +301 0x7FFF //TX_SNRI_SUP_1 +302 0x7FFF //TX_SNRI_SUP_2 +303 0x7FFF //TX_SNRI_SUP_3 +304 0x7FFF //TX_SNRI_SUP_4 +305 0x7FFF //TX_SNRI_SUP_5 +306 0x7FFF //TX_SNRI_SUP_6 +307 0x7FFF //TX_SNRI_SUP_7 308 0x7FFF //TX_THR_LFNS 309 0x0018 //TX_G_LFNS 310 0x09C4 //TX_GAIN0_NTH 311 0x000A //TX_MUSIC_MORENS -312 0x7FFF //TX_A_POST_FILT_0 -313 0x2000 //TX_A_POST_FILT_1 -314 0x7FFF //TX_A_POST_FILT_S_0 -315 0x7FFF //TX_A_POST_FILT_S_1 -316 0x7FFF //TX_A_POST_FILT_S_2 -317 0x7FFF //TX_A_POST_FILT_S_3 -318 0x7FFF //TX_A_POST_FILT_S_4 -319 0x7FFF //TX_A_POST_FILT_S_5 -320 0x7FFF //TX_A_POST_FILT_S_6 -321 0x7FFF //TX_A_POST_FILT_S_7 -322 0x2000 //TX_B_POST_FILT_0 -323 0x6000 //TX_B_POST_FILT_1 -324 0x6000 //TX_B_POST_FILT_2 -325 0x6000 //TX_B_POST_FILT_3 -326 0x4000 //TX_B_POST_FILT_4 -327 0x1000 //TX_B_POST_FILT_5 -328 0x1000 //TX_B_POST_FILT_6 -329 0x2000 //TX_B_POST_FILT_7 +312 0x0000 //TX_A_POST_FILT_0 +313 0x0000 //TX_A_POST_FILT_1 +314 0x0000 //TX_A_POST_FILT_S_0 +315 0x0000 //TX_A_POST_FILT_S_1 +316 0x0000 //TX_A_POST_FILT_S_2 +317 0x0000 //TX_A_POST_FILT_S_3 +318 0x0000 //TX_A_POST_FILT_S_4 +319 0x0000 //TX_A_POST_FILT_S_5 +320 0x0000 //TX_A_POST_FILT_S_6 +321 0x0000 //TX_A_POST_FILT_S_7 +322 0x0000 //TX_B_POST_FILT_0 +323 0x0000 //TX_B_POST_FILT_1 +324 0x0000 //TX_B_POST_FILT_2 +325 0x0000 //TX_B_POST_FILT_3 +326 0x0000 //TX_B_POST_FILT_4 +327 0x0000 //TX_B_POST_FILT_5 +328 0x0000 //TX_B_POST_FILT_6 +329 0x0000 //TX_B_POST_FILT_7 330 0x4000 //TX_B_LESSCUT_RTO_S_0 331 0x7FFF //TX_B_LESSCUT_RTO_S_1 332 0x7FFF //TX_B_LESSCUT_RTO_S_2 @@ -24385,7 +24385,7 @@ 344 0x7F00 //TX_LAMBDA_PFILT_S_5 345 0x7F00 //TX_LAMBDA_PFILT_S_6 346 0x7F00 //TX_LAMBDA_PFILT_S_7 -347 0x0200 //TX_K_PEPPER +347 0x3E80 //TX_K_PEPPER 348 0x0400 //TX_A_PEPPER 349 0x1EAA //TX_K_PEPPER_HF 350 0x0600 //TX_A_PEPPER_HF @@ -24394,7 +24394,7 @@ 353 0x0040 //TX_DT_BINVAD_TH_0 354 0x0040 //TX_DT_BINVAD_TH_1 355 0x0100 //TX_DT_BINVAD_TH_2 -356 0x0100 //TX_DT_BINVAD_TH_3 +356 0x2000 //TX_DT_BINVAD_TH_3 357 0x36B0 //TX_DT_BINVAD_ENDF 358 0x0200 //TX_C_POST_FLT_DT 359 0x0CCD //TX_NS_B_POST_FLT_LESSCUT @@ -24439,7 +24439,7 @@ 398 0x1800 //TX_C_POST_FLT_MASK 399 0x7FFF //TX_A_POST_FLT_WNS 400 0x0148 //TX_MIN_G_LOW300HZ -401 0x0001 //TX_MAXLEVEL_CNG +401 0x0005 //TX_MAXLEVEL_CNG 402 0x00B4 //TX_STN_NOISE_TH 403 0x4000 //TX_POST_MASK_SUP 404 0x7FFF //TX_POST_MASK_ADJUST @@ -24610,17 +24610,17 @@ 569 0x4850 //TX_FDEQ_GAIN_2 570 0x5050 //TX_FDEQ_GAIN_3 571 0x4B48 //TX_FDEQ_GAIN_4 -572 0x484B //TX_FDEQ_GAIN_5 -573 0x4B5C //TX_FDEQ_GAIN_6 +572 0x484E //TX_FDEQ_GAIN_5 +573 0x4E5C //TX_FDEQ_GAIN_6 574 0x564E //TX_FDEQ_GAIN_7 575 0x4C4E //TX_FDEQ_GAIN_8 576 0x4E45 //TX_FDEQ_GAIN_9 577 0x494A //TX_FDEQ_GAIN_10 578 0x534D //TX_FDEQ_GAIN_11 -579 0x5C57 //TX_FDEQ_GAIN_12 -580 0x5667 //TX_FDEQ_GAIN_13 -581 0x6778 //TX_FDEQ_GAIN_14 -582 0x8087 //TX_FDEQ_GAIN_15 +579 0x5C54 //TX_FDEQ_GAIN_12 +580 0x5466 //TX_FDEQ_GAIN_13 +581 0x5C70 //TX_FDEQ_GAIN_14 +582 0x7C84 //TX_FDEQ_GAIN_15 583 0x4848 //TX_FDEQ_GAIN_16 584 0x4848 //TX_FDEQ_GAIN_17 585 0x4848 //TX_FDEQ_GAIN_18 @@ -24808,12 +24808,12 @@ 767 0x0050 //TX_MIC_CALIBRATION_2 768 0x0050 //TX_MIC_CALIBRATION_3 769 0x0046 //TX_MIC_PWR_BIAS_0 -770 0x0040 //TX_MIC_PWR_BIAS_1 +770 0x0046 //TX_MIC_PWR_BIAS_1 771 0x0046 //TX_MIC_PWR_BIAS_2 772 0x0046 //TX_MIC_PWR_BIAS_3 773 0x0000 //TX_GAIN_LIMIT_0 774 0x000F //TX_GAIN_LIMIT_1 -775 0x0000 //TX_GAIN_LIMIT_2 +775 0x000F //TX_GAIN_LIMIT_2 776 0x0000 //TX_GAIN_LIMIT_3 777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN 778 0x7FDE //TX_BVE_VAD0_ALPHAUP @@ -24904,7 +24904,7 @@ 863 0x199A //TX_TDDRC_HMNC_GAIN 864 0x0000 //TX_TDDRC_SMT_FLAG 865 0x0CCD //TX_TDDRC_SMT_W -866 0x0E21 //TX_TDDRC_DRC_GAIN +866 0x1380 //TX_TDDRC_DRC_GAIN 867 0x7FFF //TX_TDDRC_LMT_THRD 868 0x0000 //TX_TDDRC_LMT_ALPHA 869 0x0000 //TX_TFMASKLTH @@ -24935,24 +24935,24 @@ 894 0xC000 //TX_FASTNS_SSA_THHFL 895 0xCCCC //TX_FASTNS_SSA_THLFH 896 0xD999 //TX_FASTNS_SSA_THHFH -897 0x2339 //TX_SENDFUNC_REG_MICMUTE -898 0x0021 //TX_SENDFUNC_REG_MICMUTE1 -899 0x02BC //TX_MICMUTE_RATIO_THR -900 0x0140 //TX_MICMUTE_AMP_THR +897 0x2379 //TX_SENDFUNC_REG_MICMUTE +898 0x0020 //TX_SENDFUNC_REG_MICMUTE1 +899 0x0320 //TX_MICMUTE_RATIO_THR +900 0x01C2 //TX_MICMUTE_AMP_THR 901 0x0004 //TX_MICMUTE_HPF_IND 902 0x00C0 //TX_MICMUTE_LOG_EYR_TH 903 0x0008 //TX_MICMUTE_CVG_TIME 904 0x0008 //TX_MICMUTE_RELEASE_TIME -905 0x01FE //TX_MIC_VOLUME_MIC0MUTE +905 0x0E00 //TX_MIC_VOLUME_MIC0MUTE 906 0x0020 //TX_MICMUTE_EPD_OFFSET_0 907 0x001E //TX_MICMUTE_FRQ_AEC_L 908 0x7999 //TX_MICMUTE_EAD_THR 909 0x7FFF //TX_MICMUTE_LAMBDA_CB_NLE 910 0x7FFF //TX_MICMUTE_LAMBDA_RE_EST -911 0x4000 //TX_DTD_THR1_MICMUTE_0 +911 0x7918 //TX_DTD_THR1_MICMUTE_0 912 0x7000 //TX_DTD_THR1_MICMUTE_1 -913 0x7FFF //TX_DTD_THR1_MICMUTE_2 -914 0x7FFF //TX_DTD_THR1_MICMUTE_3 +913 0x3A98 //TX_DTD_THR1_MICMUTE_2 +914 0x32C8 //TX_DTD_THR1_MICMUTE_3 915 0x6CCC //TX_DTD_THR2_MICMUTE_0 916 0x0400 //TX_MICMUTE_MIN_EQ_RE_EST_0 917 0x0400 //TX_MICMUTE_MIN_EQ_RE_EST_1 @@ -24977,13 +24977,13 @@ 936 0x6000 //TX_MICMUTE_A_POST_FILT_S_0 937 0x7000 //TX_MICMUTE_B_POST_FILT_0 938 0x2710 //TX_MIC1RUB_AMP_THR -939 0x0010 //TX_MIC1MUTE_RATIO_THR -940 0x0450 //TX_MIC1MUTE_AMP_THR +939 0x7FFF //TX_MIC1MUTE_RATIO_THR +940 0x0001 //TX_MIC1MUTE_AMP_THR 941 0x0008 //TX_MIC1MUTE_CVG_TIME 942 0x0008 //TX_MIC1MUTE_RELEASE_TIME -943 0x0000 //TX_AMS_RESRV_01 -944 0x0000 //TX_AMS_RESRV_02 -945 0x0000 //TX_AMS_RESRV_03 +943 0x0100 //TX_AMS_RESRV_01 +944 0xE4A8 //TX_AMS_RESRV_02 +945 0x1770 //TX_AMS_RESRV_03 946 0x0000 //TX_AMS_RESRV_04 947 0x0000 //TX_AMS_RESRV_05 948 0x0000 //TX_AMS_RESRV_06 @@ -25000,15 +25000,15 @@ 959 0x0000 //TX_AMS_RESRV_17 960 0x0000 //TX_AMS_RESRV_18 961 0x0000 //TX_AMS_RESRV_19 -#RX -0 0x206C //RX_RECVFUNC_MODE_0 +#RX +0 0x247C //RX_RECVFUNC_MODE_0 1 0x0000 //RX_RECVFUNC_MODE_1 2 0x0003 //RX_SAMPLINGFREQ_SIG 3 0x0003 //RX_SAMPLINGFREQ_PROC 4 0x000A //RX_FRAME_SZ 5 0x0000 //RX_DELAY_OPT 6 0x6000 //RX_TDDRC_ALPHA_UP_1 -7 0x6000 //RX_TDDRC_ALPHA_UP_2 +7 0x7EB8 //RX_TDDRC_ALPHA_UP_2 8 0x6000 //RX_TDDRC_ALPHA_UP_3 9 0x1000 //RX_TDDRC_ALPHA_UP_4 10 0x0800 //RX_PGA @@ -25030,32 +25030,32 @@ 26 0x0190 //RX_FENS_RESRV_1 27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 -29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +29 0x6000 //RX_TDDRC_ALPHA_DWN_3 30 0x0002 //RX_EXTRA_NS_L 31 0x0800 //RX_EXTRA_NS_A -32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +32 0x4000 //RX_TDDRC_ALPHA_DWN_4 33 0x7214 //RX_TDDRC_LIMITER_THRD 34 0x0800 //RX_TDDRC_LIMITER_GAIN 35 0x199A //RX_A_POST_FLT 36 0x0000 //RX_LMT_THRD 37 0x4000 //RX_LMT_ALPHA 38 0x0020 //RX_FDEQ_SUBNUM -39 0x4848 //RX_FDEQ_GAIN_0 -40 0x3B3B //RX_FDEQ_GAIN_1 -41 0x3942 //RX_FDEQ_GAIN_2 -42 0x4645 //RX_FDEQ_GAIN_3 -43 0x494A //RX_FDEQ_GAIN_4 -44 0x5D5A //RX_FDEQ_GAIN_5 -45 0x5B5B //RX_FDEQ_GAIN_6 -46 0x5A51 //RX_FDEQ_GAIN_7 -47 0x514F //RX_FDEQ_GAIN_8 -48 0x5568 //RX_FDEQ_GAIN_9 -49 0x7460 //RX_FDEQ_GAIN_10 -50 0x544E //RX_FDEQ_GAIN_11 -51 0x4848 //RX_FDEQ_GAIN_12 -52 0x484A //RX_FDEQ_GAIN_13 -53 0x5155 //RX_FDEQ_GAIN_14 -54 0x577B //RX_FDEQ_GAIN_15 +39 0x847C //RX_FDEQ_GAIN_0 +40 0x5A56 //RX_FDEQ_GAIN_1 +41 0x6266 //RX_FDEQ_GAIN_2 +42 0x6E7A //RX_FDEQ_GAIN_3 +43 0x8678 //RX_FDEQ_GAIN_4 +44 0x6D66 //RX_FDEQ_GAIN_5 +45 0x706E //RX_FDEQ_GAIN_6 +46 0x6C64 //RX_FDEQ_GAIN_7 +47 0x5C6A //RX_FDEQ_GAIN_8 +48 0x6268 //RX_FDEQ_GAIN_9 +49 0x6462 //RX_FDEQ_GAIN_10 +50 0x646E //RX_FDEQ_GAIN_11 +51 0x6860 //RX_FDEQ_GAIN_12 +52 0x646A //RX_FDEQ_GAIN_13 +53 0x7478 //RX_FDEQ_GAIN_14 +54 0x9898 //RX_FDEQ_GAIN_15 55 0x4848 //RX_FDEQ_GAIN_16 56 0x4848 //RX_FDEQ_GAIN_17 57 0x4848 //RX_FDEQ_GAIN_18 @@ -25064,22 +25064,22 @@ 60 0x4848 //RX_FDEQ_GAIN_21 61 0x4848 //RX_FDEQ_GAIN_22 62 0x4848 //RX_FDEQ_GAIN_23 -63 0x0202 //RX_FDEQ_BIN_0 -64 0x0203 //RX_FDEQ_BIN_1 -65 0x0303 //RX_FDEQ_BIN_2 -66 0x0304 //RX_FDEQ_BIN_3 +63 0x0301 //RX_FDEQ_BIN_0 +64 0x0105 //RX_FDEQ_BIN_1 +65 0x0203 //RX_FDEQ_BIN_2 +66 0x0205 //RX_FDEQ_BIN_3 67 0x0404 //RX_FDEQ_BIN_4 -68 0x0308 //RX_FDEQ_BIN_5 -69 0x0808 //RX_FDEQ_BIN_6 -70 0x090A //RX_FDEQ_BIN_7 -71 0x0B0C //RX_FDEQ_BIN_8 -72 0x0D0E //RX_FDEQ_BIN_9 -73 0x1013 //RX_FDEQ_BIN_10 -74 0x1719 //RX_FDEQ_BIN_11 -75 0x1B1E //RX_FDEQ_BIN_12 -76 0x1E1E //RX_FDEQ_BIN_13 -77 0x1E28 //RX_FDEQ_BIN_14 -78 0x282C //RX_FDEQ_BIN_15 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0410 //RX_FDEQ_BIN_6 +70 0x050A //RX_FDEQ_BIN_7 +71 0x0B07 //RX_FDEQ_BIN_8 +72 0x120E //RX_FDEQ_BIN_9 +73 0x100E //RX_FDEQ_BIN_10 +74 0x0E2D //RX_FDEQ_BIN_11 +75 0x1923 //RX_FDEQ_BIN_12 +76 0x151E //RX_FDEQ_BIN_13 +77 0x1E2D //RX_FDEQ_BIN_14 +78 0x2D40 //RX_FDEQ_BIN_15 79 0x0000 //RX_FDEQ_BIN_16 80 0x0000 //RX_FDEQ_BIN_17 81 0x0000 //RX_FDEQ_BIN_18 @@ -25113,24 +25113,24 @@ 109 0x7FFF //RX_FDDRC_SLANT_1_3 110 0x0000 //RX_FDDRC_RESRV_0 111 0x0002 //RX_FILTINDX -112 0x0002 //RX_TDDRC_THRD_0 -113 0x0004 //RX_TDDRC_THRD_1 -114 0x1A00 //RX_TDDRC_THRD_2 -115 0x1A00 //RX_TDDRC_THRD_3 -116 0x7EB8 //RX_TDDRC_SLANT_0 -117 0x2500 //RX_TDDRC_SLANT_1 +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x0340 //RX_TDDRC_THRD_2 +115 0x0CE0 //RX_TDDRC_THRD_3 +116 0x0000 //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 118 0x6000 //RX_TDDRC_ALPHA_UP_0 119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 120 0x0000 //RX_TDDRC_HMNC_FLAG 121 0x199A //RX_TDDRC_HMNC_GAIN 122 0x0001 //RX_TDDRC_SMT_FLAG 123 0x0CCD //RX_TDDRC_SMT_W -124 0x032A //RX_TDDRC_DRC_GAIN +124 0x03FC //RX_TDDRC_DRC_GAIN 125 0x7C00 //RX_LAMBDA_PKA_FP -126 0x2000 //RX_TPKA_FP -127 0x2000 //RX_MIN_G_FP -128 0x0080 //RX_MAX_G_FP -129 0x0100 //RX_SPK_VOL +126 0x13E0 //RX_TPKA_FP +127 0x0400 //RX_MIN_G_FP +128 0x0B50 //RX_MAX_G_FP +129 0x0058 //RX_SPK_VOL 130 0x0000 //RX_VOL_RESRV_0 131 0x0000 //RX_MAXLEVEL_CNG 132 0x3000 //RX_BWE_UV_TH @@ -25160,45 +25160,45 @@ 156 0x0000 //RX_BWE_RESRV_2 #VOL 0 6 0x6000 //RX_TDDRC_ALPHA_UP_1 -7 0x6000 //RX_TDDRC_ALPHA_UP_2 +7 0x7EB8 //RX_TDDRC_ALPHA_UP_2 8 0x6000 //RX_TDDRC_ALPHA_UP_3 9 0x1000 //RX_TDDRC_ALPHA_UP_4 27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 -29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 -32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +29 0x6000 //RX_TDDRC_ALPHA_DWN_3 +32 0x4000 //RX_TDDRC_ALPHA_DWN_4 33 0x7214 //RX_TDDRC_LIMITER_THRD 34 0x0800 //RX_TDDRC_LIMITER_GAIN -112 0x0002 //RX_TDDRC_THRD_0 -113 0x0004 //RX_TDDRC_THRD_1 -114 0x1A00 //RX_TDDRC_THRD_2 -115 0x1A00 //RX_TDDRC_THRD_3 -116 0x7EB8 //RX_TDDRC_SLANT_0 -117 0x2500 //RX_TDDRC_SLANT_1 +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x0340 //RX_TDDRC_THRD_2 +115 0x19C0 //RX_TDDRC_THRD_3 +116 0x0000 //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 118 0x6000 //RX_TDDRC_ALPHA_UP_0 119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 120 0x0000 //RX_TDDRC_HMNC_FLAG 121 0x199A //RX_TDDRC_HMNC_GAIN 122 0x0001 //RX_TDDRC_SMT_FLAG 123 0x0CCD //RX_TDDRC_SMT_W -124 0x032A //RX_TDDRC_DRC_GAIN +124 0x0100 //RX_TDDRC_DRC_GAIN 38 0x0020 //RX_FDEQ_SUBNUM -39 0x4848 //RX_FDEQ_GAIN_0 -40 0x3B3B //RX_FDEQ_GAIN_1 -41 0x3942 //RX_FDEQ_GAIN_2 -42 0x4645 //RX_FDEQ_GAIN_3 -43 0x494A //RX_FDEQ_GAIN_4 -44 0x5D5A //RX_FDEQ_GAIN_5 -45 0x5B5B //RX_FDEQ_GAIN_6 -46 0x5A51 //RX_FDEQ_GAIN_7 -47 0x514F //RX_FDEQ_GAIN_8 -48 0x5568 //RX_FDEQ_GAIN_9 -49 0x7460 //RX_FDEQ_GAIN_10 -50 0x544E //RX_FDEQ_GAIN_11 -51 0x4848 //RX_FDEQ_GAIN_12 -52 0x484A //RX_FDEQ_GAIN_13 -53 0x5155 //RX_FDEQ_GAIN_14 -54 0x577B //RX_FDEQ_GAIN_15 +39 0x8458 //RX_FDEQ_GAIN_0 +40 0x4B4B //RX_FDEQ_GAIN_1 +41 0x5156 //RX_FDEQ_GAIN_2 +42 0x646C //RX_FDEQ_GAIN_3 +43 0x7B73 //RX_FDEQ_GAIN_4 +44 0x6D66 //RX_FDEQ_GAIN_5 +45 0x6768 //RX_FDEQ_GAIN_6 +46 0x6D68 //RX_FDEQ_GAIN_7 +47 0x5E6A //RX_FDEQ_GAIN_8 +48 0x6668 //RX_FDEQ_GAIN_9 +49 0x645A //RX_FDEQ_GAIN_10 +50 0x5A5E //RX_FDEQ_GAIN_11 +51 0x6A58 //RX_FDEQ_GAIN_12 +52 0x646E //RX_FDEQ_GAIN_13 +53 0x787C //RX_FDEQ_GAIN_14 +54 0x9898 //RX_FDEQ_GAIN_15 55 0x4848 //RX_FDEQ_GAIN_16 56 0x4848 //RX_FDEQ_GAIN_17 57 0x4848 //RX_FDEQ_GAIN_18 @@ -25207,319 +25207,22 @@ 60 0x4848 //RX_FDEQ_GAIN_21 61 0x4848 //RX_FDEQ_GAIN_22 62 0x4848 //RX_FDEQ_GAIN_23 -63 0x0202 //RX_FDEQ_BIN_0 -64 0x0203 //RX_FDEQ_BIN_1 -65 0x0303 //RX_FDEQ_BIN_2 -66 0x0304 //RX_FDEQ_BIN_3 +63 0x0301 //RX_FDEQ_BIN_0 +64 0x0204 //RX_FDEQ_BIN_1 +65 0x0203 //RX_FDEQ_BIN_2 +66 0x0205 //RX_FDEQ_BIN_3 67 0x0404 //RX_FDEQ_BIN_4 -68 0x0308 //RX_FDEQ_BIN_5 -69 0x0808 //RX_FDEQ_BIN_6 -70 0x090A //RX_FDEQ_BIN_7 -71 0x0B0C //RX_FDEQ_BIN_8 -72 0x0D0E //RX_FDEQ_BIN_9 -73 0x1013 //RX_FDEQ_BIN_10 -74 0x1719 //RX_FDEQ_BIN_11 -75 0x1B1E //RX_FDEQ_BIN_12 -76 0x1E1E //RX_FDEQ_BIN_13 -77 0x1E28 //RX_FDEQ_BIN_14 -78 0x282C //RX_FDEQ_BIN_15 -79 0x0000 //RX_FDEQ_BIN_16 -80 0x0000 //RX_FDEQ_BIN_17 -81 0x0000 //RX_FDEQ_BIN_18 -82 0x0000 //RX_FDEQ_BIN_19 -83 0x0000 //RX_FDEQ_BIN_20 -84 0x0000 //RX_FDEQ_BIN_21 -85 0x0000 //RX_FDEQ_BIN_22 -86 0x0000 //RX_FDEQ_BIN_23 -87 0x4000 //RX_FDEQ_RESRV_0 -88 0x0320 //RX_FDEQ_RESRV_1 -89 0x0018 //RX_FDDRC_BAND_MARGIN_0 -90 0x0035 //RX_FDDRC_BAND_MARGIN_1 -91 0x00D5 //RX_FDDRC_BAND_MARGIN_2 -92 0x0120 //RX_FDDRC_BAND_MARGIN_3 -93 0x0004 //RX_FDDRC_BLOCK_EXP -94 0x5000 //RX_FDDRC_THRD_2_0 -95 0x5000 //RX_FDDRC_THRD_2_1 -96 0x2000 //RX_FDDRC_THRD_2_2 -97 0x5000 //RX_FDDRC_THRD_2_3 -98 0x6400 //RX_FDDRC_THRD_3_0 -99 0x6400 //RX_FDDRC_THRD_3_1 -100 0x2000 //RX_FDDRC_THRD_3_2 -101 0x5000 //RX_FDDRC_THRD_3_3 -102 0x4000 //RX_FDDRC_SLANT_0_0 -103 0x4000 //RX_FDDRC_SLANT_0_1 -104 0x4000 //RX_FDDRC_SLANT_0_2 -105 0x4000 //RX_FDDRC_SLANT_0_3 -106 0x7FFF //RX_FDDRC_SLANT_1_0 -107 0x7FFF //RX_FDDRC_SLANT_1_1 -108 0x7FFF //RX_FDDRC_SLANT_1_2 -109 0x7FFF //RX_FDDRC_SLANT_1_3 -110 0x0000 //RX_FDDRC_RESRV_0 -129 0x0100 //RX_SPK_VOL -130 0x0000 //RX_VOL_RESRV_0 -#VOL 1 -6 0x6000 //RX_TDDRC_ALPHA_UP_1 -7 0x6000 //RX_TDDRC_ALPHA_UP_2 -8 0x6000 //RX_TDDRC_ALPHA_UP_3 -9 0x1000 //RX_TDDRC_ALPHA_UP_4 -27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 -28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 -29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 -32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 -33 0x7214 //RX_TDDRC_LIMITER_THRD -34 0x0800 //RX_TDDRC_LIMITER_GAIN -112 0x0002 //RX_TDDRC_THRD_0 -113 0x0004 //RX_TDDRC_THRD_1 -114 0x1A00 //RX_TDDRC_THRD_2 -115 0x1A00 //RX_TDDRC_THRD_3 -116 0x7EB8 //RX_TDDRC_SLANT_0 -117 0x2500 //RX_TDDRC_SLANT_1 -118 0x6000 //RX_TDDRC_ALPHA_UP_0 -119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 -120 0x0000 //RX_TDDRC_HMNC_FLAG -121 0x199A //RX_TDDRC_HMNC_GAIN -122 0x0001 //RX_TDDRC_SMT_FLAG -123 0x0CCD //RX_TDDRC_SMT_W -124 0x032A //RX_TDDRC_DRC_GAIN -38 0x0020 //RX_FDEQ_SUBNUM -39 0x4848 //RX_FDEQ_GAIN_0 -40 0x3B3B //RX_FDEQ_GAIN_1 -41 0x3942 //RX_FDEQ_GAIN_2 -42 0x4645 //RX_FDEQ_GAIN_3 -43 0x494A //RX_FDEQ_GAIN_4 -44 0x5D5A //RX_FDEQ_GAIN_5 -45 0x5B5B //RX_FDEQ_GAIN_6 -46 0x5A51 //RX_FDEQ_GAIN_7 -47 0x514F //RX_FDEQ_GAIN_8 -48 0x5568 //RX_FDEQ_GAIN_9 -49 0x7460 //RX_FDEQ_GAIN_10 -50 0x544E //RX_FDEQ_GAIN_11 -51 0x4848 //RX_FDEQ_GAIN_12 -52 0x484A //RX_FDEQ_GAIN_13 -53 0x5155 //RX_FDEQ_GAIN_14 -54 0x577B //RX_FDEQ_GAIN_15 -55 0x4848 //RX_FDEQ_GAIN_16 -56 0x4848 //RX_FDEQ_GAIN_17 -57 0x4848 //RX_FDEQ_GAIN_18 -58 0x4848 //RX_FDEQ_GAIN_19 -59 0x4848 //RX_FDEQ_GAIN_20 -60 0x4848 //RX_FDEQ_GAIN_21 -61 0x4848 //RX_FDEQ_GAIN_22 -62 0x4848 //RX_FDEQ_GAIN_23 -63 0x0202 //RX_FDEQ_BIN_0 -64 0x0203 //RX_FDEQ_BIN_1 -65 0x0303 //RX_FDEQ_BIN_2 -66 0x0304 //RX_FDEQ_BIN_3 -67 0x0404 //RX_FDEQ_BIN_4 -68 0x0308 //RX_FDEQ_BIN_5 -69 0x0808 //RX_FDEQ_BIN_6 -70 0x090A //RX_FDEQ_BIN_7 -71 0x0B0C //RX_FDEQ_BIN_8 -72 0x0D0E //RX_FDEQ_BIN_9 -73 0x1013 //RX_FDEQ_BIN_10 -74 0x1719 //RX_FDEQ_BIN_11 -75 0x1B1E //RX_FDEQ_BIN_12 -76 0x1E1E //RX_FDEQ_BIN_13 -77 0x1E28 //RX_FDEQ_BIN_14 -78 0x282C //RX_FDEQ_BIN_15 -79 0x0000 //RX_FDEQ_BIN_16 -80 0x0000 //RX_FDEQ_BIN_17 -81 0x0000 //RX_FDEQ_BIN_18 -82 0x0000 //RX_FDEQ_BIN_19 -83 0x0000 //RX_FDEQ_BIN_20 -84 0x0000 //RX_FDEQ_BIN_21 -85 0x0000 //RX_FDEQ_BIN_22 -86 0x0000 //RX_FDEQ_BIN_23 -87 0x4000 //RX_FDEQ_RESRV_0 -88 0x0320 //RX_FDEQ_RESRV_1 -89 0x0018 //RX_FDDRC_BAND_MARGIN_0 -90 0x0035 //RX_FDDRC_BAND_MARGIN_1 -91 0x00D5 //RX_FDDRC_BAND_MARGIN_2 -92 0x0120 //RX_FDDRC_BAND_MARGIN_3 -93 0x0004 //RX_FDDRC_BLOCK_EXP -94 0x5000 //RX_FDDRC_THRD_2_0 -95 0x5000 //RX_FDDRC_THRD_2_1 -96 0x2000 //RX_FDDRC_THRD_2_2 -97 0x5000 //RX_FDDRC_THRD_2_3 -98 0x6400 //RX_FDDRC_THRD_3_0 -99 0x6400 //RX_FDDRC_THRD_3_1 -100 0x2000 //RX_FDDRC_THRD_3_2 -101 0x5000 //RX_FDDRC_THRD_3_3 -102 0x4000 //RX_FDDRC_SLANT_0_0 -103 0x4000 //RX_FDDRC_SLANT_0_1 -104 0x4000 //RX_FDDRC_SLANT_0_2 -105 0x4000 //RX_FDDRC_SLANT_0_3 -106 0x7FFF //RX_FDDRC_SLANT_1_0 -107 0x7FFF //RX_FDDRC_SLANT_1_1 -108 0x7FFF //RX_FDDRC_SLANT_1_2 -109 0x7FFF //RX_FDDRC_SLANT_1_3 -110 0x0000 //RX_FDDRC_RESRV_0 -129 0x001D //RX_SPK_VOL -130 0x0000 //RX_VOL_RESRV_0 -#VOL 2 -6 0x6000 //RX_TDDRC_ALPHA_UP_1 -7 0x6000 //RX_TDDRC_ALPHA_UP_2 -8 0x6000 //RX_TDDRC_ALPHA_UP_3 -9 0x1000 //RX_TDDRC_ALPHA_UP_4 -27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 -28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 -29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 -32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 -33 0x7214 //RX_TDDRC_LIMITER_THRD -34 0x0800 //RX_TDDRC_LIMITER_GAIN -112 0x0002 //RX_TDDRC_THRD_0 -113 0x0004 //RX_TDDRC_THRD_1 -114 0x1A00 //RX_TDDRC_THRD_2 -115 0x1A00 //RX_TDDRC_THRD_3 -116 0x7EB8 //RX_TDDRC_SLANT_0 -117 0x2500 //RX_TDDRC_SLANT_1 -118 0x6000 //RX_TDDRC_ALPHA_UP_0 -119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 -120 0x0000 //RX_TDDRC_HMNC_FLAG -121 0x199A //RX_TDDRC_HMNC_GAIN -122 0x0001 //RX_TDDRC_SMT_FLAG -123 0x0CCD //RX_TDDRC_SMT_W -124 0x032A //RX_TDDRC_DRC_GAIN -38 0x0020 //RX_FDEQ_SUBNUM -39 0x4848 //RX_FDEQ_GAIN_0 -40 0x3B3B //RX_FDEQ_GAIN_1 -41 0x3942 //RX_FDEQ_GAIN_2 -42 0x4645 //RX_FDEQ_GAIN_3 -43 0x494A //RX_FDEQ_GAIN_4 -44 0x5D5A //RX_FDEQ_GAIN_5 -45 0x5B5B //RX_FDEQ_GAIN_6 -46 0x5A51 //RX_FDEQ_GAIN_7 -47 0x514F //RX_FDEQ_GAIN_8 -48 0x5568 //RX_FDEQ_GAIN_9 -49 0x7460 //RX_FDEQ_GAIN_10 -50 0x544E //RX_FDEQ_GAIN_11 -51 0x4848 //RX_FDEQ_GAIN_12 -52 0x484A //RX_FDEQ_GAIN_13 -53 0x5155 //RX_FDEQ_GAIN_14 -54 0x577B //RX_FDEQ_GAIN_15 -55 0x4848 //RX_FDEQ_GAIN_16 -56 0x4848 //RX_FDEQ_GAIN_17 -57 0x4848 //RX_FDEQ_GAIN_18 -58 0x4848 //RX_FDEQ_GAIN_19 -59 0x4848 //RX_FDEQ_GAIN_20 -60 0x4848 //RX_FDEQ_GAIN_21 -61 0x4848 //RX_FDEQ_GAIN_22 -62 0x4848 //RX_FDEQ_GAIN_23 -63 0x0202 //RX_FDEQ_BIN_0 -64 0x0203 //RX_FDEQ_BIN_1 -65 0x0303 //RX_FDEQ_BIN_2 -66 0x0304 //RX_FDEQ_BIN_3 -67 0x0404 //RX_FDEQ_BIN_4 -68 0x0308 //RX_FDEQ_BIN_5 -69 0x0808 //RX_FDEQ_BIN_6 -70 0x090A //RX_FDEQ_BIN_7 -71 0x0B0C //RX_FDEQ_BIN_8 -72 0x0D0E //RX_FDEQ_BIN_9 -73 0x1013 //RX_FDEQ_BIN_10 -74 0x1719 //RX_FDEQ_BIN_11 -75 0x1B1E //RX_FDEQ_BIN_12 -76 0x1E1E //RX_FDEQ_BIN_13 -77 0x1E28 //RX_FDEQ_BIN_14 -78 0x282C //RX_FDEQ_BIN_15 -79 0x0000 //RX_FDEQ_BIN_16 -80 0x0000 //RX_FDEQ_BIN_17 -81 0x0000 //RX_FDEQ_BIN_18 -82 0x0000 //RX_FDEQ_BIN_19 -83 0x0000 //RX_FDEQ_BIN_20 -84 0x0000 //RX_FDEQ_BIN_21 -85 0x0000 //RX_FDEQ_BIN_22 -86 0x0000 //RX_FDEQ_BIN_23 -87 0x4000 //RX_FDEQ_RESRV_0 -88 0x0320 //RX_FDEQ_RESRV_1 -89 0x0018 //RX_FDDRC_BAND_MARGIN_0 -90 0x0035 //RX_FDDRC_BAND_MARGIN_1 -91 0x00D5 //RX_FDDRC_BAND_MARGIN_2 -92 0x0120 //RX_FDDRC_BAND_MARGIN_3 -93 0x0004 //RX_FDDRC_BLOCK_EXP -94 0x5000 //RX_FDDRC_THRD_2_0 -95 0x5000 //RX_FDDRC_THRD_2_1 -96 0x2000 //RX_FDDRC_THRD_2_2 -97 0x5000 //RX_FDDRC_THRD_2_3 -98 0x6400 //RX_FDDRC_THRD_3_0 -99 0x6400 //RX_FDDRC_THRD_3_1 -100 0x2000 //RX_FDDRC_THRD_3_2 -101 0x5000 //RX_FDDRC_THRD_3_3 -102 0x4000 //RX_FDDRC_SLANT_0_0 -103 0x4000 //RX_FDDRC_SLANT_0_1 -104 0x4000 //RX_FDDRC_SLANT_0_2 -105 0x4000 //RX_FDDRC_SLANT_0_3 -106 0x7FFF //RX_FDDRC_SLANT_1_0 -107 0x7FFF //RX_FDDRC_SLANT_1_1 -108 0x7FFF //RX_FDDRC_SLANT_1_2 -109 0x7FFF //RX_FDDRC_SLANT_1_3 -110 0x0000 //RX_FDDRC_RESRV_0 -129 0x0029 //RX_SPK_VOL -130 0x0000 //RX_VOL_RESRV_0 -#VOL 3 -6 0x6000 //RX_TDDRC_ALPHA_UP_1 -7 0x6000 //RX_TDDRC_ALPHA_UP_2 -8 0x6000 //RX_TDDRC_ALPHA_UP_3 -9 0x1000 //RX_TDDRC_ALPHA_UP_4 -27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 -28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 -29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 -32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 -33 0x7214 //RX_TDDRC_LIMITER_THRD -34 0x0800 //RX_TDDRC_LIMITER_GAIN -112 0x0002 //RX_TDDRC_THRD_0 -113 0x0004 //RX_TDDRC_THRD_1 -114 0x1A00 //RX_TDDRC_THRD_2 -115 0x1A00 //RX_TDDRC_THRD_3 -116 0x7EB8 //RX_TDDRC_SLANT_0 -117 0x2500 //RX_TDDRC_SLANT_1 -118 0x6000 //RX_TDDRC_ALPHA_UP_0 -119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 -120 0x0000 //RX_TDDRC_HMNC_FLAG -121 0x199A //RX_TDDRC_HMNC_GAIN -122 0x0001 //RX_TDDRC_SMT_FLAG -123 0x0CCD //RX_TDDRC_SMT_W -124 0x032A //RX_TDDRC_DRC_GAIN -38 0x0020 //RX_FDEQ_SUBNUM -39 0x4848 //RX_FDEQ_GAIN_0 -40 0x3B3B //RX_FDEQ_GAIN_1 -41 0x3942 //RX_FDEQ_GAIN_2 -42 0x4645 //RX_FDEQ_GAIN_3 -43 0x494A //RX_FDEQ_GAIN_4 -44 0x5D5A //RX_FDEQ_GAIN_5 -45 0x5B5B //RX_FDEQ_GAIN_6 -46 0x5A51 //RX_FDEQ_GAIN_7 -47 0x514F //RX_FDEQ_GAIN_8 -48 0x5568 //RX_FDEQ_GAIN_9 -49 0x7460 //RX_FDEQ_GAIN_10 -50 0x544E //RX_FDEQ_GAIN_11 -51 0x4848 //RX_FDEQ_GAIN_12 -52 0x484A //RX_FDEQ_GAIN_13 -53 0x5155 //RX_FDEQ_GAIN_14 -54 0x577B //RX_FDEQ_GAIN_15 -55 0x4848 //RX_FDEQ_GAIN_16 -56 0x4848 //RX_FDEQ_GAIN_17 -57 0x4848 //RX_FDEQ_GAIN_18 -58 0x4848 //RX_FDEQ_GAIN_19 -59 0x4848 //RX_FDEQ_GAIN_20 -60 0x4848 //RX_FDEQ_GAIN_21 -61 0x4848 //RX_FDEQ_GAIN_22 -62 0x4848 //RX_FDEQ_GAIN_23 -63 0x0202 //RX_FDEQ_BIN_0 -64 0x0203 //RX_FDEQ_BIN_1 -65 0x0303 //RX_FDEQ_BIN_2 -66 0x0304 //RX_FDEQ_BIN_3 -67 0x0404 //RX_FDEQ_BIN_4 -68 0x0308 //RX_FDEQ_BIN_5 -69 0x0808 //RX_FDEQ_BIN_6 -70 0x090A //RX_FDEQ_BIN_7 -71 0x0B0C //RX_FDEQ_BIN_8 -72 0x0D0E //RX_FDEQ_BIN_9 -73 0x1013 //RX_FDEQ_BIN_10 -74 0x1719 //RX_FDEQ_BIN_11 -75 0x1B1E //RX_FDEQ_BIN_12 -76 0x1E1E //RX_FDEQ_BIN_13 -77 0x1E28 //RX_FDEQ_BIN_14 -78 0x282C //RX_FDEQ_BIN_15 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0410 //RX_FDEQ_BIN_6 +70 0x050A //RX_FDEQ_BIN_7 +71 0x0B07 //RX_FDEQ_BIN_8 +72 0x120E //RX_FDEQ_BIN_9 +73 0x100E //RX_FDEQ_BIN_10 +74 0x0E2D //RX_FDEQ_BIN_11 +75 0x1923 //RX_FDEQ_BIN_12 +76 0x151E //RX_FDEQ_BIN_13 +77 0x1E2D //RX_FDEQ_BIN_14 +78 0x2D40 //RX_FDEQ_BIN_15 79 0x0000 //RX_FDEQ_BIN_16 80 0x0000 //RX_FDEQ_BIN_17 81 0x0000 //RX_FDEQ_BIN_18 @@ -25554,47 +25257,47 @@ 110 0x0000 //RX_FDDRC_RESRV_0 129 0x0039 //RX_SPK_VOL 130 0x0000 //RX_VOL_RESRV_0 -#VOL 4 +#VOL 1 6 0x6000 //RX_TDDRC_ALPHA_UP_1 -7 0x6000 //RX_TDDRC_ALPHA_UP_2 +7 0x7EB8 //RX_TDDRC_ALPHA_UP_2 8 0x6000 //RX_TDDRC_ALPHA_UP_3 9 0x1000 //RX_TDDRC_ALPHA_UP_4 27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 -29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 -32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +29 0x6000 //RX_TDDRC_ALPHA_DWN_3 +32 0x4000 //RX_TDDRC_ALPHA_DWN_4 33 0x7214 //RX_TDDRC_LIMITER_THRD 34 0x0800 //RX_TDDRC_LIMITER_GAIN -112 0x0002 //RX_TDDRC_THRD_0 -113 0x0004 //RX_TDDRC_THRD_1 -114 0x1A00 //RX_TDDRC_THRD_2 -115 0x1A00 //RX_TDDRC_THRD_3 -116 0x7EB8 //RX_TDDRC_SLANT_0 -117 0x2500 //RX_TDDRC_SLANT_1 +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x0340 //RX_TDDRC_THRD_2 +115 0x19C0 //RX_TDDRC_THRD_3 +116 0x0000 //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 118 0x6000 //RX_TDDRC_ALPHA_UP_0 119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 120 0x0000 //RX_TDDRC_HMNC_FLAG 121 0x199A //RX_TDDRC_HMNC_GAIN 122 0x0001 //RX_TDDRC_SMT_FLAG 123 0x0CCD //RX_TDDRC_SMT_W -124 0x032A //RX_TDDRC_DRC_GAIN +124 0x0100 //RX_TDDRC_DRC_GAIN 38 0x0020 //RX_FDEQ_SUBNUM -39 0x4848 //RX_FDEQ_GAIN_0 -40 0x3B3B //RX_FDEQ_GAIN_1 -41 0x3942 //RX_FDEQ_GAIN_2 -42 0x4645 //RX_FDEQ_GAIN_3 -43 0x494A //RX_FDEQ_GAIN_4 -44 0x5D5A //RX_FDEQ_GAIN_5 -45 0x5B5B //RX_FDEQ_GAIN_6 -46 0x5A51 //RX_FDEQ_GAIN_7 -47 0x514F //RX_FDEQ_GAIN_8 -48 0x5568 //RX_FDEQ_GAIN_9 -49 0x7460 //RX_FDEQ_GAIN_10 -50 0x544E //RX_FDEQ_GAIN_11 -51 0x4848 //RX_FDEQ_GAIN_12 -52 0x484A //RX_FDEQ_GAIN_13 -53 0x5155 //RX_FDEQ_GAIN_14 -54 0x577B //RX_FDEQ_GAIN_15 +39 0x8458 //RX_FDEQ_GAIN_0 +40 0x4B4B //RX_FDEQ_GAIN_1 +41 0x5156 //RX_FDEQ_GAIN_2 +42 0x646C //RX_FDEQ_GAIN_3 +43 0x7B73 //RX_FDEQ_GAIN_4 +44 0x6D66 //RX_FDEQ_GAIN_5 +45 0x6768 //RX_FDEQ_GAIN_6 +46 0x6D68 //RX_FDEQ_GAIN_7 +47 0x5E6A //RX_FDEQ_GAIN_8 +48 0x6668 //RX_FDEQ_GAIN_9 +49 0x645A //RX_FDEQ_GAIN_10 +50 0x5A5E //RX_FDEQ_GAIN_11 +51 0x6A58 //RX_FDEQ_GAIN_12 +52 0x646E //RX_FDEQ_GAIN_13 +53 0x787C //RX_FDEQ_GAIN_14 +54 0x9898 //RX_FDEQ_GAIN_15 55 0x4848 //RX_FDEQ_GAIN_16 56 0x4848 //RX_FDEQ_GAIN_17 57 0x4848 //RX_FDEQ_GAIN_18 @@ -25603,22 +25306,22 @@ 60 0x4848 //RX_FDEQ_GAIN_21 61 0x4848 //RX_FDEQ_GAIN_22 62 0x4848 //RX_FDEQ_GAIN_23 -63 0x0202 //RX_FDEQ_BIN_0 -64 0x0203 //RX_FDEQ_BIN_1 -65 0x0303 //RX_FDEQ_BIN_2 -66 0x0304 //RX_FDEQ_BIN_3 +63 0x0301 //RX_FDEQ_BIN_0 +64 0x0204 //RX_FDEQ_BIN_1 +65 0x0203 //RX_FDEQ_BIN_2 +66 0x0205 //RX_FDEQ_BIN_3 67 0x0404 //RX_FDEQ_BIN_4 -68 0x0308 //RX_FDEQ_BIN_5 -69 0x0808 //RX_FDEQ_BIN_6 -70 0x090A //RX_FDEQ_BIN_7 -71 0x0B0C //RX_FDEQ_BIN_8 -72 0x0D0E //RX_FDEQ_BIN_9 -73 0x1013 //RX_FDEQ_BIN_10 -74 0x1719 //RX_FDEQ_BIN_11 -75 0x1B1E //RX_FDEQ_BIN_12 -76 0x1E1E //RX_FDEQ_BIN_13 -77 0x1E28 //RX_FDEQ_BIN_14 -78 0x282C //RX_FDEQ_BIN_15 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0410 //RX_FDEQ_BIN_6 +70 0x050A //RX_FDEQ_BIN_7 +71 0x0B07 //RX_FDEQ_BIN_8 +72 0x120E //RX_FDEQ_BIN_9 +73 0x100E //RX_FDEQ_BIN_10 +74 0x0E2D //RX_FDEQ_BIN_11 +75 0x1923 //RX_FDEQ_BIN_12 +76 0x151E //RX_FDEQ_BIN_13 +77 0x1E2D //RX_FDEQ_BIN_14 +78 0x2D40 //RX_FDEQ_BIN_15 79 0x0000 //RX_FDEQ_BIN_16 80 0x0000 //RX_FDEQ_BIN_17 81 0x0000 //RX_FDEQ_BIN_18 @@ -25651,49 +25354,346 @@ 108 0x7FFF //RX_FDDRC_SLANT_1_2 109 0x7FFF //RX_FDDRC_SLANT_1_3 110 0x0000 //RX_FDDRC_RESRV_0 -129 0x005F //RX_SPK_VOL +129 0x0054 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +6 0x6000 //RX_TDDRC_ALPHA_UP_1 +7 0x7EB8 //RX_TDDRC_ALPHA_UP_2 +8 0x6000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x6000 //RX_TDDRC_ALPHA_DWN_3 +32 0x4000 //RX_TDDRC_ALPHA_DWN_4 +33 0x7214 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x0340 //RX_TDDRC_THRD_2 +115 0x19C0 //RX_TDDRC_THRD_3 +116 0x0000 //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x6000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0100 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x8458 //RX_FDEQ_GAIN_0 +40 0x4B4B //RX_FDEQ_GAIN_1 +41 0x5156 //RX_FDEQ_GAIN_2 +42 0x646C //RX_FDEQ_GAIN_3 +43 0x7B73 //RX_FDEQ_GAIN_4 +44 0x6D66 //RX_FDEQ_GAIN_5 +45 0x6768 //RX_FDEQ_GAIN_6 +46 0x6D68 //RX_FDEQ_GAIN_7 +47 0x5E6A //RX_FDEQ_GAIN_8 +48 0x6668 //RX_FDEQ_GAIN_9 +49 0x645A //RX_FDEQ_GAIN_10 +50 0x5A5E //RX_FDEQ_GAIN_11 +51 0x6A58 //RX_FDEQ_GAIN_12 +52 0x646E //RX_FDEQ_GAIN_13 +53 0x787C //RX_FDEQ_GAIN_14 +54 0x9898 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0301 //RX_FDEQ_BIN_0 +64 0x0204 //RX_FDEQ_BIN_1 +65 0x0203 //RX_FDEQ_BIN_2 +66 0x0205 //RX_FDEQ_BIN_3 +67 0x0404 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0410 //RX_FDEQ_BIN_6 +70 0x050A //RX_FDEQ_BIN_7 +71 0x0B07 //RX_FDEQ_BIN_8 +72 0x120E //RX_FDEQ_BIN_9 +73 0x100E //RX_FDEQ_BIN_10 +74 0x0E2D //RX_FDEQ_BIN_11 +75 0x1923 //RX_FDEQ_BIN_12 +76 0x151E //RX_FDEQ_BIN_13 +77 0x1E2D //RX_FDEQ_BIN_14 +78 0x2D40 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0035 //RX_FDDRC_BAND_MARGIN_1 +91 0x00D5 //RX_FDDRC_BAND_MARGIN_2 +92 0x0120 //RX_FDDRC_BAND_MARGIN_3 +93 0x0004 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x2000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x2000 //RX_FDDRC_THRD_3_2 +101 0x5000 //RX_FDDRC_THRD_3_3 +102 0x4000 //RX_FDDRC_SLANT_0_0 +103 0x4000 //RX_FDDRC_SLANT_0_1 +104 0x4000 //RX_FDDRC_SLANT_0_2 +105 0x4000 //RX_FDDRC_SLANT_0_3 +106 0x7FFF //RX_FDDRC_SLANT_1_0 +107 0x7FFF //RX_FDDRC_SLANT_1_1 +108 0x7FFF //RX_FDDRC_SLANT_1_2 +109 0x7FFF //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0085 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +6 0x6000 //RX_TDDRC_ALPHA_UP_1 +7 0x7EB8 //RX_TDDRC_ALPHA_UP_2 +8 0x6000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x6000 //RX_TDDRC_ALPHA_DWN_3 +32 0x4000 //RX_TDDRC_ALPHA_DWN_4 +33 0x7214 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x0340 //RX_TDDRC_THRD_2 +115 0x19C0 //RX_TDDRC_THRD_3 +116 0x0000 //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x6000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0100 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x8458 //RX_FDEQ_GAIN_0 +40 0x4B4B //RX_FDEQ_GAIN_1 +41 0x5156 //RX_FDEQ_GAIN_2 +42 0x646C //RX_FDEQ_GAIN_3 +43 0x7B73 //RX_FDEQ_GAIN_4 +44 0x6D66 //RX_FDEQ_GAIN_5 +45 0x6768 //RX_FDEQ_GAIN_6 +46 0x6D68 //RX_FDEQ_GAIN_7 +47 0x5E6A //RX_FDEQ_GAIN_8 +48 0x6668 //RX_FDEQ_GAIN_9 +49 0x645A //RX_FDEQ_GAIN_10 +50 0x5A5E //RX_FDEQ_GAIN_11 +51 0x6A58 //RX_FDEQ_GAIN_12 +52 0x646E //RX_FDEQ_GAIN_13 +53 0x787C //RX_FDEQ_GAIN_14 +54 0x9898 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0301 //RX_FDEQ_BIN_0 +64 0x0204 //RX_FDEQ_BIN_1 +65 0x0203 //RX_FDEQ_BIN_2 +66 0x0205 //RX_FDEQ_BIN_3 +67 0x0404 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0410 //RX_FDEQ_BIN_6 +70 0x050A //RX_FDEQ_BIN_7 +71 0x0B07 //RX_FDEQ_BIN_8 +72 0x120E //RX_FDEQ_BIN_9 +73 0x100E //RX_FDEQ_BIN_10 +74 0x0E2D //RX_FDEQ_BIN_11 +75 0x1923 //RX_FDEQ_BIN_12 +76 0x151E //RX_FDEQ_BIN_13 +77 0x1E2D //RX_FDEQ_BIN_14 +78 0x2D40 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0035 //RX_FDDRC_BAND_MARGIN_1 +91 0x00D5 //RX_FDDRC_BAND_MARGIN_2 +92 0x0120 //RX_FDDRC_BAND_MARGIN_3 +93 0x0004 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x2000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x2000 //RX_FDDRC_THRD_3_2 +101 0x5000 //RX_FDDRC_THRD_3_3 +102 0x4000 //RX_FDDRC_SLANT_0_0 +103 0x4000 //RX_FDDRC_SLANT_0_1 +104 0x4000 //RX_FDDRC_SLANT_0_2 +105 0x4000 //RX_FDDRC_SLANT_0_3 +106 0x7FFF //RX_FDDRC_SLANT_1_0 +107 0x7FFF //RX_FDDRC_SLANT_1_1 +108 0x7FFF //RX_FDDRC_SLANT_1_2 +109 0x7FFF //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x00C7 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +6 0x6000 //RX_TDDRC_ALPHA_UP_1 +7 0x7EB8 //RX_TDDRC_ALPHA_UP_2 +8 0x6000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x6000 //RX_TDDRC_ALPHA_DWN_3 +32 0x4000 //RX_TDDRC_ALPHA_DWN_4 +33 0x7214 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0004 //RX_TDDRC_THRD_1 +114 0x0340 //RX_TDDRC_THRD_2 +115 0x19C0 //RX_TDDRC_THRD_3 +116 0x0000 //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x6000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0134 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x8458 //RX_FDEQ_GAIN_0 +40 0x4B4B //RX_FDEQ_GAIN_1 +41 0x5156 //RX_FDEQ_GAIN_2 +42 0x646C //RX_FDEQ_GAIN_3 +43 0x7B73 //RX_FDEQ_GAIN_4 +44 0x6D66 //RX_FDEQ_GAIN_5 +45 0x6768 //RX_FDEQ_GAIN_6 +46 0x6D68 //RX_FDEQ_GAIN_7 +47 0x5E6A //RX_FDEQ_GAIN_8 +48 0x6668 //RX_FDEQ_GAIN_9 +49 0x645A //RX_FDEQ_GAIN_10 +50 0x5A5E //RX_FDEQ_GAIN_11 +51 0x6A58 //RX_FDEQ_GAIN_12 +52 0x646E //RX_FDEQ_GAIN_13 +53 0x787C //RX_FDEQ_GAIN_14 +54 0x9898 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0301 //RX_FDEQ_BIN_0 +64 0x0204 //RX_FDEQ_BIN_1 +65 0x0203 //RX_FDEQ_BIN_2 +66 0x0205 //RX_FDEQ_BIN_3 +67 0x0404 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0410 //RX_FDEQ_BIN_6 +70 0x050A //RX_FDEQ_BIN_7 +71 0x0B07 //RX_FDEQ_BIN_8 +72 0x120E //RX_FDEQ_BIN_9 +73 0x100E //RX_FDEQ_BIN_10 +74 0x0E2D //RX_FDEQ_BIN_11 +75 0x1923 //RX_FDEQ_BIN_12 +76 0x151E //RX_FDEQ_BIN_13 +77 0x1E2D //RX_FDEQ_BIN_14 +78 0x2D40 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0035 //RX_FDDRC_BAND_MARGIN_1 +91 0x00D5 //RX_FDDRC_BAND_MARGIN_2 +92 0x0120 //RX_FDDRC_BAND_MARGIN_3 +93 0x0004 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x2000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x2000 //RX_FDDRC_THRD_3_2 +101 0x5000 //RX_FDDRC_THRD_3_3 +102 0x4000 //RX_FDDRC_SLANT_0_0 +103 0x4000 //RX_FDDRC_SLANT_0_1 +104 0x4000 //RX_FDDRC_SLANT_0_2 +105 0x4000 //RX_FDDRC_SLANT_0_3 +106 0x7FFF //RX_FDDRC_SLANT_1_0 +107 0x7FFF //RX_FDDRC_SLANT_1_1 +108 0x7FFF //RX_FDDRC_SLANT_1_2 +109 0x7FFF //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL 130 0x0000 //RX_VOL_RESRV_0 #VOL 5 6 0x6000 //RX_TDDRC_ALPHA_UP_1 -7 0x6000 //RX_TDDRC_ALPHA_UP_2 +7 0x7EB8 //RX_TDDRC_ALPHA_UP_2 8 0x6000 //RX_TDDRC_ALPHA_UP_3 9 0x1000 //RX_TDDRC_ALPHA_UP_4 27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 -29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 -32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +29 0x6000 //RX_TDDRC_ALPHA_DWN_3 +32 0x4000 //RX_TDDRC_ALPHA_DWN_4 33 0x7214 //RX_TDDRC_LIMITER_THRD 34 0x0800 //RX_TDDRC_LIMITER_GAIN -112 0x0002 //RX_TDDRC_THRD_0 +112 0x0000 //RX_TDDRC_THRD_0 113 0x0004 //RX_TDDRC_THRD_1 -114 0x1A00 //RX_TDDRC_THRD_2 -115 0x1A00 //RX_TDDRC_THRD_3 -116 0x7EB8 //RX_TDDRC_SLANT_0 -117 0x2500 //RX_TDDRC_SLANT_1 +114 0x0340 //RX_TDDRC_THRD_2 +115 0x1C00 //RX_TDDRC_THRD_3 +116 0x0000 //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 118 0x6000 //RX_TDDRC_ALPHA_UP_0 119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 120 0x0000 //RX_TDDRC_HMNC_FLAG 121 0x199A //RX_TDDRC_HMNC_GAIN 122 0x0001 //RX_TDDRC_SMT_FLAG 123 0x0CCD //RX_TDDRC_SMT_W -124 0x032A //RX_TDDRC_DRC_GAIN +124 0x01EE //RX_TDDRC_DRC_GAIN 38 0x0020 //RX_FDEQ_SUBNUM -39 0x4848 //RX_FDEQ_GAIN_0 -40 0x3B3B //RX_FDEQ_GAIN_1 -41 0x3942 //RX_FDEQ_GAIN_2 -42 0x4645 //RX_FDEQ_GAIN_3 -43 0x494A //RX_FDEQ_GAIN_4 -44 0x5D5A //RX_FDEQ_GAIN_5 -45 0x5B5B //RX_FDEQ_GAIN_6 -46 0x5A51 //RX_FDEQ_GAIN_7 -47 0x514F //RX_FDEQ_GAIN_8 -48 0x5568 //RX_FDEQ_GAIN_9 -49 0x7460 //RX_FDEQ_GAIN_10 -50 0x544E //RX_FDEQ_GAIN_11 -51 0x4848 //RX_FDEQ_GAIN_12 -52 0x484A //RX_FDEQ_GAIN_13 -53 0x5155 //RX_FDEQ_GAIN_14 -54 0x577B //RX_FDEQ_GAIN_15 +39 0x8464 //RX_FDEQ_GAIN_0 +40 0x5150 //RX_FDEQ_GAIN_1 +41 0x555C //RX_FDEQ_GAIN_2 +42 0x6E75 //RX_FDEQ_GAIN_3 +43 0x8077 //RX_FDEQ_GAIN_4 +44 0x756D //RX_FDEQ_GAIN_5 +45 0x6667 //RX_FDEQ_GAIN_6 +46 0x6D68 //RX_FDEQ_GAIN_7 +47 0x5E6A //RX_FDEQ_GAIN_8 +48 0x6668 //RX_FDEQ_GAIN_9 +49 0x645A //RX_FDEQ_GAIN_10 +50 0x5A5E //RX_FDEQ_GAIN_11 +51 0x6A58 //RX_FDEQ_GAIN_12 +52 0x646E //RX_FDEQ_GAIN_13 +53 0x787C //RX_FDEQ_GAIN_14 +54 0x9898 //RX_FDEQ_GAIN_15 55 0x4848 //RX_FDEQ_GAIN_16 56 0x4848 //RX_FDEQ_GAIN_17 57 0x4848 //RX_FDEQ_GAIN_18 @@ -25702,22 +25702,22 @@ 60 0x4848 //RX_FDEQ_GAIN_21 61 0x4848 //RX_FDEQ_GAIN_22 62 0x4848 //RX_FDEQ_GAIN_23 -63 0x0202 //RX_FDEQ_BIN_0 -64 0x0203 //RX_FDEQ_BIN_1 -65 0x0303 //RX_FDEQ_BIN_2 -66 0x0304 //RX_FDEQ_BIN_3 +63 0x0301 //RX_FDEQ_BIN_0 +64 0x0204 //RX_FDEQ_BIN_1 +65 0x0203 //RX_FDEQ_BIN_2 +66 0x0205 //RX_FDEQ_BIN_3 67 0x0404 //RX_FDEQ_BIN_4 -68 0x0308 //RX_FDEQ_BIN_5 -69 0x0808 //RX_FDEQ_BIN_6 -70 0x090A //RX_FDEQ_BIN_7 -71 0x0B0C //RX_FDEQ_BIN_8 -72 0x0D0E //RX_FDEQ_BIN_9 -73 0x1013 //RX_FDEQ_BIN_10 -74 0x1719 //RX_FDEQ_BIN_11 -75 0x1B1E //RX_FDEQ_BIN_12 -76 0x1E1E //RX_FDEQ_BIN_13 -77 0x1E28 //RX_FDEQ_BIN_14 -78 0x282C //RX_FDEQ_BIN_15 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0410 //RX_FDEQ_BIN_6 +70 0x050A //RX_FDEQ_BIN_7 +71 0x0B07 //RX_FDEQ_BIN_8 +72 0x120E //RX_FDEQ_BIN_9 +73 0x100E //RX_FDEQ_BIN_10 +74 0x0E2D //RX_FDEQ_BIN_11 +75 0x1923 //RX_FDEQ_BIN_12 +76 0x151E //RX_FDEQ_BIN_13 +77 0x1E2D //RX_FDEQ_BIN_14 +78 0x2D40 //RX_FDEQ_BIN_15 79 0x0000 //RX_FDEQ_BIN_16 80 0x0000 //RX_FDEQ_BIN_17 81 0x0000 //RX_FDEQ_BIN_18 @@ -25750,49 +25750,49 @@ 108 0x7FFF //RX_FDDRC_SLANT_1_2 109 0x7FFF //RX_FDDRC_SLANT_1_3 110 0x0000 //RX_FDDRC_RESRV_0 -129 0x008E //RX_SPK_VOL +129 0x0100 //RX_SPK_VOL 130 0x0000 //RX_VOL_RESRV_0 #VOL 6 6 0x6000 //RX_TDDRC_ALPHA_UP_1 -7 0x6000 //RX_TDDRC_ALPHA_UP_2 +7 0x7EB8 //RX_TDDRC_ALPHA_UP_2 8 0x6000 //RX_TDDRC_ALPHA_UP_3 9 0x1000 //RX_TDDRC_ALPHA_UP_4 27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 -29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 -32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +29 0x6000 //RX_TDDRC_ALPHA_DWN_3 +32 0x4000 //RX_TDDRC_ALPHA_DWN_4 33 0x7214 //RX_TDDRC_LIMITER_THRD 34 0x0800 //RX_TDDRC_LIMITER_GAIN 112 0x0002 //RX_TDDRC_THRD_0 -113 0x0004 //RX_TDDRC_THRD_1 -114 0x1A00 //RX_TDDRC_THRD_2 -115 0x1A00 //RX_TDDRC_THRD_3 -116 0x7EB8 //RX_TDDRC_SLANT_0 -117 0x2500 //RX_TDDRC_SLANT_1 +113 0x0006 //RX_TDDRC_THRD_1 +114 0x0340 //RX_TDDRC_THRD_2 +115 0x1C00 //RX_TDDRC_THRD_3 +116 0x0000 //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 118 0x6000 //RX_TDDRC_ALPHA_UP_0 119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 120 0x0000 //RX_TDDRC_HMNC_FLAG 121 0x199A //RX_TDDRC_HMNC_GAIN 122 0x0001 //RX_TDDRC_SMT_FLAG 123 0x0CCD //RX_TDDRC_SMT_W -124 0x032A //RX_TDDRC_DRC_GAIN +124 0x03AD //RX_TDDRC_DRC_GAIN 38 0x0020 //RX_FDEQ_SUBNUM -39 0x4848 //RX_FDEQ_GAIN_0 -40 0x3B3B //RX_FDEQ_GAIN_1 -41 0x3942 //RX_FDEQ_GAIN_2 -42 0x4645 //RX_FDEQ_GAIN_3 -43 0x494A //RX_FDEQ_GAIN_4 -44 0x5D5A //RX_FDEQ_GAIN_5 -45 0x5B5B //RX_FDEQ_GAIN_6 -46 0x5A51 //RX_FDEQ_GAIN_7 -47 0x514F //RX_FDEQ_GAIN_8 -48 0x5568 //RX_FDEQ_GAIN_9 -49 0x7460 //RX_FDEQ_GAIN_10 -50 0x544E //RX_FDEQ_GAIN_11 -51 0x4848 //RX_FDEQ_GAIN_12 -52 0x484A //RX_FDEQ_GAIN_13 -53 0x5155 //RX_FDEQ_GAIN_14 -54 0x577B //RX_FDEQ_GAIN_15 +39 0x8468 //RX_FDEQ_GAIN_0 +40 0x4F4F //RX_FDEQ_GAIN_1 +41 0x555A //RX_FDEQ_GAIN_2 +42 0x6069 //RX_FDEQ_GAIN_3 +43 0x7D86 //RX_FDEQ_GAIN_4 +44 0x8682 //RX_FDEQ_GAIN_5 +45 0x7461 //RX_FDEQ_GAIN_6 +46 0x5352 //RX_FDEQ_GAIN_7 +47 0x5860 //RX_FDEQ_GAIN_8 +48 0x5D5F //RX_FDEQ_GAIN_9 +49 0x5A52 //RX_FDEQ_GAIN_10 +50 0x535A //RX_FDEQ_GAIN_11 +51 0x6654 //RX_FDEQ_GAIN_12 +52 0x6068 //RX_FDEQ_GAIN_13 +53 0x6F69 //RX_FDEQ_GAIN_14 +54 0x9898 //RX_FDEQ_GAIN_15 55 0x4848 //RX_FDEQ_GAIN_16 56 0x4848 //RX_FDEQ_GAIN_17 57 0x4848 //RX_FDEQ_GAIN_18 @@ -25801,22 +25801,22 @@ 60 0x4848 //RX_FDEQ_GAIN_21 61 0x4848 //RX_FDEQ_GAIN_22 62 0x4848 //RX_FDEQ_GAIN_23 -63 0x0202 //RX_FDEQ_BIN_0 -64 0x0203 //RX_FDEQ_BIN_1 -65 0x0303 //RX_FDEQ_BIN_2 -66 0x0304 //RX_FDEQ_BIN_3 +63 0x0301 //RX_FDEQ_BIN_0 +64 0x0204 //RX_FDEQ_BIN_1 +65 0x0203 //RX_FDEQ_BIN_2 +66 0x0205 //RX_FDEQ_BIN_3 67 0x0404 //RX_FDEQ_BIN_4 -68 0x0308 //RX_FDEQ_BIN_5 -69 0x0808 //RX_FDEQ_BIN_6 -70 0x090A //RX_FDEQ_BIN_7 -71 0x0B0C //RX_FDEQ_BIN_8 -72 0x0D0E //RX_FDEQ_BIN_9 -73 0x1013 //RX_FDEQ_BIN_10 -74 0x1719 //RX_FDEQ_BIN_11 -75 0x1B1E //RX_FDEQ_BIN_12 -76 0x1E1E //RX_FDEQ_BIN_13 -77 0x1E28 //RX_FDEQ_BIN_14 -78 0x282C //RX_FDEQ_BIN_15 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0410 //RX_FDEQ_BIN_6 +70 0x050A //RX_FDEQ_BIN_7 +71 0x0B07 //RX_FDEQ_BIN_8 +72 0x120E //RX_FDEQ_BIN_9 +73 0x100E //RX_FDEQ_BIN_10 +74 0x0E2D //RX_FDEQ_BIN_11 +75 0x1923 //RX_FDEQ_BIN_12 +76 0x151E //RX_FDEQ_BIN_13 +77 0x1E2D //RX_FDEQ_BIN_14 +78 0x2D40 //RX_FDEQ_BIN_15 79 0x0000 //RX_FDEQ_BIN_16 80 0x0000 //RX_FDEQ_BIN_17 81 0x0000 //RX_FDEQ_BIN_18 @@ -26011,45 +26011,45 @@ 313 0x0000 //RX_BWE_RESRV_2 #VOL 0 163 0x6000 //RX_TDDRC_ALPHA_UP_1 -164 0x6000 //RX_TDDRC_ALPHA_UP_2 +164 0x7EB8 //RX_TDDRC_ALPHA_UP_2 165 0x6000 //RX_TDDRC_ALPHA_UP_3 166 0x1000 //RX_TDDRC_ALPHA_UP_4 184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 -186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 -189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +186 0x6000 //RX_TDDRC_ALPHA_DWN_3 +189 0x4000 //RX_TDDRC_ALPHA_DWN_4 190 0x7214 //RX_TDDRC_LIMITER_THRD 191 0x0800 //RX_TDDRC_LIMITER_GAIN -269 0x0002 //RX_TDDRC_THRD_0 -270 0x0004 //RX_TDDRC_THRD_1 -271 0x1A00 //RX_TDDRC_THRD_2 -272 0x1A00 //RX_TDDRC_THRD_3 -273 0x7EB8 //RX_TDDRC_SLANT_0 -274 0x2500 //RX_TDDRC_SLANT_1 +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x0340 //RX_TDDRC_THRD_2 +272 0x19C0 //RX_TDDRC_THRD_3 +273 0x0000 //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 275 0x6000 //RX_TDDRC_ALPHA_UP_0 276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 277 0x0000 //RX_TDDRC_HMNC_FLAG 278 0x199A //RX_TDDRC_HMNC_GAIN 279 0x0001 //RX_TDDRC_SMT_FLAG 280 0x0CCD //RX_TDDRC_SMT_W -281 0x0550 //RX_TDDRC_DRC_GAIN +281 0x0100 //RX_TDDRC_DRC_GAIN 195 0x0020 //RX_FDEQ_SUBNUM -196 0x4848 //RX_FDEQ_GAIN_0 -197 0x4848 //RX_FDEQ_GAIN_1 -198 0x4848 //RX_FDEQ_GAIN_2 -199 0x4848 //RX_FDEQ_GAIN_3 -200 0x4848 //RX_FDEQ_GAIN_4 -201 0x4848 //RX_FDEQ_GAIN_5 -202 0x4850 //RX_FDEQ_GAIN_6 -203 0x4848 //RX_FDEQ_GAIN_7 -204 0x4860 //RX_FDEQ_GAIN_8 -205 0x7468 //RX_FDEQ_GAIN_9 -206 0x6060 //RX_FDEQ_GAIN_10 -207 0x6060 //RX_FDEQ_GAIN_11 -208 0x5C54 //RX_FDEQ_GAIN_12 -209 0x5450 //RX_FDEQ_GAIN_13 -210 0x5050 //RX_FDEQ_GAIN_14 -211 0x5860 //RX_FDEQ_GAIN_15 +196 0x8458 //RX_FDEQ_GAIN_0 +197 0x4B4B //RX_FDEQ_GAIN_1 +198 0x5156 //RX_FDEQ_GAIN_2 +199 0x646C //RX_FDEQ_GAIN_3 +200 0x7B73 //RX_FDEQ_GAIN_4 +201 0x6D66 //RX_FDEQ_GAIN_5 +202 0x6768 //RX_FDEQ_GAIN_6 +203 0x6D68 //RX_FDEQ_GAIN_7 +204 0x5E6A //RX_FDEQ_GAIN_8 +205 0x6668 //RX_FDEQ_GAIN_9 +206 0x645A //RX_FDEQ_GAIN_10 +207 0x5A5E //RX_FDEQ_GAIN_11 +208 0x6A58 //RX_FDEQ_GAIN_12 +209 0x646E //RX_FDEQ_GAIN_13 +210 0x787C //RX_FDEQ_GAIN_14 +211 0x9898 //RX_FDEQ_GAIN_15 212 0x4848 //RX_FDEQ_GAIN_16 213 0x4848 //RX_FDEQ_GAIN_17 214 0x4848 //RX_FDEQ_GAIN_18 @@ -26058,319 +26058,22 @@ 217 0x4848 //RX_FDEQ_GAIN_21 218 0x4848 //RX_FDEQ_GAIN_22 219 0x4848 //RX_FDEQ_GAIN_23 -220 0x0202 //RX_FDEQ_BIN_0 -221 0x0203 //RX_FDEQ_BIN_1 -222 0x0303 //RX_FDEQ_BIN_2 -223 0x0304 //RX_FDEQ_BIN_3 +220 0x0301 //RX_FDEQ_BIN_0 +221 0x0204 //RX_FDEQ_BIN_1 +222 0x0203 //RX_FDEQ_BIN_2 +223 0x0205 //RX_FDEQ_BIN_3 224 0x0404 //RX_FDEQ_BIN_4 -225 0x0308 //RX_FDEQ_BIN_5 -226 0x0808 //RX_FDEQ_BIN_6 -227 0x090A //RX_FDEQ_BIN_7 -228 0x0B0C //RX_FDEQ_BIN_8 -229 0x0D0E //RX_FDEQ_BIN_9 -230 0x1013 //RX_FDEQ_BIN_10 -231 0x1719 //RX_FDEQ_BIN_11 -232 0x1B1E //RX_FDEQ_BIN_12 -233 0x1E1E //RX_FDEQ_BIN_13 -234 0x1E28 //RX_FDEQ_BIN_14 -235 0x282C //RX_FDEQ_BIN_15 -236 0x0000 //RX_FDEQ_BIN_16 -237 0x0000 //RX_FDEQ_BIN_17 -238 0x0000 //RX_FDEQ_BIN_18 -239 0x0000 //RX_FDEQ_BIN_19 -240 0x0000 //RX_FDEQ_BIN_20 -241 0x0000 //RX_FDEQ_BIN_21 -242 0x0000 //RX_FDEQ_BIN_22 -243 0x0000 //RX_FDEQ_BIN_23 -244 0x4000 //RX_FDEQ_RESRV_0 -245 0x0320 //RX_FDEQ_RESRV_1 -246 0x0018 //RX_FDDRC_BAND_MARGIN_0 -247 0x0035 //RX_FDDRC_BAND_MARGIN_1 -248 0x00D5 //RX_FDDRC_BAND_MARGIN_2 -249 0x0120 //RX_FDDRC_BAND_MARGIN_3 -250 0x0004 //RX_FDDRC_BLOCK_EXP -251 0x5000 //RX_FDDRC_THRD_2_0 -252 0x5000 //RX_FDDRC_THRD_2_1 -253 0x2000 //RX_FDDRC_THRD_2_2 -254 0x5000 //RX_FDDRC_THRD_2_3 -255 0x6400 //RX_FDDRC_THRD_3_0 -256 0x6400 //RX_FDDRC_THRD_3_1 -257 0x2000 //RX_FDDRC_THRD_3_2 -258 0x5000 //RX_FDDRC_THRD_3_3 -259 0x4000 //RX_FDDRC_SLANT_0_0 -260 0x4000 //RX_FDDRC_SLANT_0_1 -261 0x4000 //RX_FDDRC_SLANT_0_2 -262 0x4000 //RX_FDDRC_SLANT_0_3 -263 0x7FFF //RX_FDDRC_SLANT_1_0 -264 0x7FFF //RX_FDDRC_SLANT_1_1 -265 0x7FFF //RX_FDDRC_SLANT_1_2 -266 0x7FFF //RX_FDDRC_SLANT_1_3 -267 0x0000 //RX_FDDRC_RESRV_0 -286 0x0014 //RX_SPK_VOL -287 0x0000 //RX_VOL_RESRV_0 -#VOL 1 -163 0x6000 //RX_TDDRC_ALPHA_UP_1 -164 0x6000 //RX_TDDRC_ALPHA_UP_2 -165 0x6000 //RX_TDDRC_ALPHA_UP_3 -166 0x1000 //RX_TDDRC_ALPHA_UP_4 -184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 -185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 -186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 -189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 -190 0x7214 //RX_TDDRC_LIMITER_THRD -191 0x0800 //RX_TDDRC_LIMITER_GAIN -269 0x0002 //RX_TDDRC_THRD_0 -270 0x0004 //RX_TDDRC_THRD_1 -271 0x1A00 //RX_TDDRC_THRD_2 -272 0x1A00 //RX_TDDRC_THRD_3 -273 0x7EB8 //RX_TDDRC_SLANT_0 -274 0x2500 //RX_TDDRC_SLANT_1 -275 0x6000 //RX_TDDRC_ALPHA_UP_0 -276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 -277 0x0000 //RX_TDDRC_HMNC_FLAG -278 0x199A //RX_TDDRC_HMNC_GAIN -279 0x0001 //RX_TDDRC_SMT_FLAG -280 0x0CCD //RX_TDDRC_SMT_W -281 0x0550 //RX_TDDRC_DRC_GAIN -195 0x0020 //RX_FDEQ_SUBNUM -196 0x4848 //RX_FDEQ_GAIN_0 -197 0x4848 //RX_FDEQ_GAIN_1 -198 0x4848 //RX_FDEQ_GAIN_2 -199 0x4848 //RX_FDEQ_GAIN_3 -200 0x4848 //RX_FDEQ_GAIN_4 -201 0x4848 //RX_FDEQ_GAIN_5 -202 0x4850 //RX_FDEQ_GAIN_6 -203 0x4848 //RX_FDEQ_GAIN_7 -204 0x4860 //RX_FDEQ_GAIN_8 -205 0x7468 //RX_FDEQ_GAIN_9 -206 0x6060 //RX_FDEQ_GAIN_10 -207 0x6060 //RX_FDEQ_GAIN_11 -208 0x5C54 //RX_FDEQ_GAIN_12 -209 0x5450 //RX_FDEQ_GAIN_13 -210 0x5050 //RX_FDEQ_GAIN_14 -211 0x5860 //RX_FDEQ_GAIN_15 -212 0x4848 //RX_FDEQ_GAIN_16 -213 0x4848 //RX_FDEQ_GAIN_17 -214 0x4848 //RX_FDEQ_GAIN_18 -215 0x4848 //RX_FDEQ_GAIN_19 -216 0x4848 //RX_FDEQ_GAIN_20 -217 0x4848 //RX_FDEQ_GAIN_21 -218 0x4848 //RX_FDEQ_GAIN_22 -219 0x4848 //RX_FDEQ_GAIN_23 -220 0x0202 //RX_FDEQ_BIN_0 -221 0x0203 //RX_FDEQ_BIN_1 -222 0x0303 //RX_FDEQ_BIN_2 -223 0x0304 //RX_FDEQ_BIN_3 -224 0x0404 //RX_FDEQ_BIN_4 -225 0x0308 //RX_FDEQ_BIN_5 -226 0x0808 //RX_FDEQ_BIN_6 -227 0x090A //RX_FDEQ_BIN_7 -228 0x0B0C //RX_FDEQ_BIN_8 -229 0x0D0E //RX_FDEQ_BIN_9 -230 0x1013 //RX_FDEQ_BIN_10 -231 0x1719 //RX_FDEQ_BIN_11 -232 0x1B1E //RX_FDEQ_BIN_12 -233 0x1E1E //RX_FDEQ_BIN_13 -234 0x1E28 //RX_FDEQ_BIN_14 -235 0x282C //RX_FDEQ_BIN_15 -236 0x0000 //RX_FDEQ_BIN_16 -237 0x0000 //RX_FDEQ_BIN_17 -238 0x0000 //RX_FDEQ_BIN_18 -239 0x0000 //RX_FDEQ_BIN_19 -240 0x0000 //RX_FDEQ_BIN_20 -241 0x0000 //RX_FDEQ_BIN_21 -242 0x0000 //RX_FDEQ_BIN_22 -243 0x0000 //RX_FDEQ_BIN_23 -244 0x4000 //RX_FDEQ_RESRV_0 -245 0x0320 //RX_FDEQ_RESRV_1 -246 0x0018 //RX_FDDRC_BAND_MARGIN_0 -247 0x0035 //RX_FDDRC_BAND_MARGIN_1 -248 0x00D5 //RX_FDDRC_BAND_MARGIN_2 -249 0x0120 //RX_FDDRC_BAND_MARGIN_3 -250 0x0004 //RX_FDDRC_BLOCK_EXP -251 0x5000 //RX_FDDRC_THRD_2_0 -252 0x5000 //RX_FDDRC_THRD_2_1 -253 0x2000 //RX_FDDRC_THRD_2_2 -254 0x5000 //RX_FDDRC_THRD_2_3 -255 0x6400 //RX_FDDRC_THRD_3_0 -256 0x6400 //RX_FDDRC_THRD_3_1 -257 0x2000 //RX_FDDRC_THRD_3_2 -258 0x5000 //RX_FDDRC_THRD_3_3 -259 0x4000 //RX_FDDRC_SLANT_0_0 -260 0x4000 //RX_FDDRC_SLANT_0_1 -261 0x4000 //RX_FDDRC_SLANT_0_2 -262 0x4000 //RX_FDDRC_SLANT_0_3 -263 0x7FFF //RX_FDDRC_SLANT_1_0 -264 0x7FFF //RX_FDDRC_SLANT_1_1 -265 0x7FFF //RX_FDDRC_SLANT_1_2 -266 0x7FFF //RX_FDDRC_SLANT_1_3 -267 0x0000 //RX_FDDRC_RESRV_0 -286 0x001D //RX_SPK_VOL -287 0x0000 //RX_VOL_RESRV_0 -#VOL 2 -163 0x6000 //RX_TDDRC_ALPHA_UP_1 -164 0x6000 //RX_TDDRC_ALPHA_UP_2 -165 0x6000 //RX_TDDRC_ALPHA_UP_3 -166 0x1000 //RX_TDDRC_ALPHA_UP_4 -184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 -185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 -186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 -189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 -190 0x7214 //RX_TDDRC_LIMITER_THRD -191 0x0800 //RX_TDDRC_LIMITER_GAIN -269 0x0002 //RX_TDDRC_THRD_0 -270 0x0004 //RX_TDDRC_THRD_1 -271 0x1A00 //RX_TDDRC_THRD_2 -272 0x1A00 //RX_TDDRC_THRD_3 -273 0x7EB8 //RX_TDDRC_SLANT_0 -274 0x2500 //RX_TDDRC_SLANT_1 -275 0x6000 //RX_TDDRC_ALPHA_UP_0 -276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 -277 0x0000 //RX_TDDRC_HMNC_FLAG -278 0x199A //RX_TDDRC_HMNC_GAIN -279 0x0001 //RX_TDDRC_SMT_FLAG -280 0x0CCD //RX_TDDRC_SMT_W -281 0x0550 //RX_TDDRC_DRC_GAIN -195 0x0020 //RX_FDEQ_SUBNUM -196 0x4848 //RX_FDEQ_GAIN_0 -197 0x4848 //RX_FDEQ_GAIN_1 -198 0x4848 //RX_FDEQ_GAIN_2 -199 0x4848 //RX_FDEQ_GAIN_3 -200 0x4848 //RX_FDEQ_GAIN_4 -201 0x4848 //RX_FDEQ_GAIN_5 -202 0x4850 //RX_FDEQ_GAIN_6 -203 0x4848 //RX_FDEQ_GAIN_7 -204 0x4860 //RX_FDEQ_GAIN_8 -205 0x7468 //RX_FDEQ_GAIN_9 -206 0x6060 //RX_FDEQ_GAIN_10 -207 0x6060 //RX_FDEQ_GAIN_11 -208 0x5C54 //RX_FDEQ_GAIN_12 -209 0x5450 //RX_FDEQ_GAIN_13 -210 0x5050 //RX_FDEQ_GAIN_14 -211 0x5860 //RX_FDEQ_GAIN_15 -212 0x4848 //RX_FDEQ_GAIN_16 -213 0x4848 //RX_FDEQ_GAIN_17 -214 0x4848 //RX_FDEQ_GAIN_18 -215 0x4848 //RX_FDEQ_GAIN_19 -216 0x4848 //RX_FDEQ_GAIN_20 -217 0x4848 //RX_FDEQ_GAIN_21 -218 0x4848 //RX_FDEQ_GAIN_22 -219 0x4848 //RX_FDEQ_GAIN_23 -220 0x0202 //RX_FDEQ_BIN_0 -221 0x0203 //RX_FDEQ_BIN_1 -222 0x0303 //RX_FDEQ_BIN_2 -223 0x0304 //RX_FDEQ_BIN_3 -224 0x0404 //RX_FDEQ_BIN_4 -225 0x0308 //RX_FDEQ_BIN_5 -226 0x0808 //RX_FDEQ_BIN_6 -227 0x090A //RX_FDEQ_BIN_7 -228 0x0B0C //RX_FDEQ_BIN_8 -229 0x0D0E //RX_FDEQ_BIN_9 -230 0x1013 //RX_FDEQ_BIN_10 -231 0x1719 //RX_FDEQ_BIN_11 -232 0x1B1E //RX_FDEQ_BIN_12 -233 0x1E1E //RX_FDEQ_BIN_13 -234 0x1E28 //RX_FDEQ_BIN_14 -235 0x282C //RX_FDEQ_BIN_15 -236 0x0000 //RX_FDEQ_BIN_16 -237 0x0000 //RX_FDEQ_BIN_17 -238 0x0000 //RX_FDEQ_BIN_18 -239 0x0000 //RX_FDEQ_BIN_19 -240 0x0000 //RX_FDEQ_BIN_20 -241 0x0000 //RX_FDEQ_BIN_21 -242 0x0000 //RX_FDEQ_BIN_22 -243 0x0000 //RX_FDEQ_BIN_23 -244 0x4000 //RX_FDEQ_RESRV_0 -245 0x0320 //RX_FDEQ_RESRV_1 -246 0x0018 //RX_FDDRC_BAND_MARGIN_0 -247 0x0035 //RX_FDDRC_BAND_MARGIN_1 -248 0x00D5 //RX_FDDRC_BAND_MARGIN_2 -249 0x0120 //RX_FDDRC_BAND_MARGIN_3 -250 0x0004 //RX_FDDRC_BLOCK_EXP -251 0x5000 //RX_FDDRC_THRD_2_0 -252 0x5000 //RX_FDDRC_THRD_2_1 -253 0x2000 //RX_FDDRC_THRD_2_2 -254 0x5000 //RX_FDDRC_THRD_2_3 -255 0x6400 //RX_FDDRC_THRD_3_0 -256 0x6400 //RX_FDDRC_THRD_3_1 -257 0x2000 //RX_FDDRC_THRD_3_2 -258 0x5000 //RX_FDDRC_THRD_3_3 -259 0x4000 //RX_FDDRC_SLANT_0_0 -260 0x4000 //RX_FDDRC_SLANT_0_1 -261 0x4000 //RX_FDDRC_SLANT_0_2 -262 0x4000 //RX_FDDRC_SLANT_0_3 -263 0x7FFF //RX_FDDRC_SLANT_1_0 -264 0x7FFF //RX_FDDRC_SLANT_1_1 -265 0x7FFF //RX_FDDRC_SLANT_1_2 -266 0x7FFF //RX_FDDRC_SLANT_1_3 -267 0x0000 //RX_FDDRC_RESRV_0 -286 0x0029 //RX_SPK_VOL -287 0x0000 //RX_VOL_RESRV_0 -#VOL 3 -163 0x6000 //RX_TDDRC_ALPHA_UP_1 -164 0x6000 //RX_TDDRC_ALPHA_UP_2 -165 0x6000 //RX_TDDRC_ALPHA_UP_3 -166 0x1000 //RX_TDDRC_ALPHA_UP_4 -184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 -185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 -186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 -189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 -190 0x7214 //RX_TDDRC_LIMITER_THRD -191 0x0800 //RX_TDDRC_LIMITER_GAIN -269 0x0002 //RX_TDDRC_THRD_0 -270 0x0004 //RX_TDDRC_THRD_1 -271 0x1A00 //RX_TDDRC_THRD_2 -272 0x1A00 //RX_TDDRC_THRD_3 -273 0x7EB8 //RX_TDDRC_SLANT_0 -274 0x2500 //RX_TDDRC_SLANT_1 -275 0x6000 //RX_TDDRC_ALPHA_UP_0 -276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 -277 0x0000 //RX_TDDRC_HMNC_FLAG -278 0x199A //RX_TDDRC_HMNC_GAIN -279 0x0001 //RX_TDDRC_SMT_FLAG -280 0x0CCD //RX_TDDRC_SMT_W -281 0x0550 //RX_TDDRC_DRC_GAIN -195 0x0020 //RX_FDEQ_SUBNUM -196 0x4848 //RX_FDEQ_GAIN_0 -197 0x4848 //RX_FDEQ_GAIN_1 -198 0x4848 //RX_FDEQ_GAIN_2 -199 0x4848 //RX_FDEQ_GAIN_3 -200 0x4848 //RX_FDEQ_GAIN_4 -201 0x4848 //RX_FDEQ_GAIN_5 -202 0x4850 //RX_FDEQ_GAIN_6 -203 0x4848 //RX_FDEQ_GAIN_7 -204 0x4860 //RX_FDEQ_GAIN_8 -205 0x7468 //RX_FDEQ_GAIN_9 -206 0x6060 //RX_FDEQ_GAIN_10 -207 0x6060 //RX_FDEQ_GAIN_11 -208 0x5C54 //RX_FDEQ_GAIN_12 -209 0x5450 //RX_FDEQ_GAIN_13 -210 0x5050 //RX_FDEQ_GAIN_14 -211 0x5860 //RX_FDEQ_GAIN_15 -212 0x4848 //RX_FDEQ_GAIN_16 -213 0x4848 //RX_FDEQ_GAIN_17 -214 0x4848 //RX_FDEQ_GAIN_18 -215 0x4848 //RX_FDEQ_GAIN_19 -216 0x4848 //RX_FDEQ_GAIN_20 -217 0x4848 //RX_FDEQ_GAIN_21 -218 0x4848 //RX_FDEQ_GAIN_22 -219 0x4848 //RX_FDEQ_GAIN_23 -220 0x0202 //RX_FDEQ_BIN_0 -221 0x0203 //RX_FDEQ_BIN_1 -222 0x0303 //RX_FDEQ_BIN_2 -223 0x0304 //RX_FDEQ_BIN_3 -224 0x0404 //RX_FDEQ_BIN_4 -225 0x0308 //RX_FDEQ_BIN_5 -226 0x0808 //RX_FDEQ_BIN_6 -227 0x090A //RX_FDEQ_BIN_7 -228 0x0B0C //RX_FDEQ_BIN_8 -229 0x0D0E //RX_FDEQ_BIN_9 -230 0x1013 //RX_FDEQ_BIN_10 -231 0x1719 //RX_FDEQ_BIN_11 -232 0x1B1E //RX_FDEQ_BIN_12 -233 0x1E1E //RX_FDEQ_BIN_13 -234 0x1E28 //RX_FDEQ_BIN_14 -235 0x282C //RX_FDEQ_BIN_15 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0410 //RX_FDEQ_BIN_6 +227 0x050A //RX_FDEQ_BIN_7 +228 0x0B07 //RX_FDEQ_BIN_8 +229 0x120E //RX_FDEQ_BIN_9 +230 0x100E //RX_FDEQ_BIN_10 +231 0x0E2D //RX_FDEQ_BIN_11 +232 0x1923 //RX_FDEQ_BIN_12 +233 0x151E //RX_FDEQ_BIN_13 +234 0x1E2D //RX_FDEQ_BIN_14 +235 0x2D40 //RX_FDEQ_BIN_15 236 0x0000 //RX_FDEQ_BIN_16 237 0x0000 //RX_FDEQ_BIN_17 238 0x0000 //RX_FDEQ_BIN_18 @@ -26405,47 +26108,47 @@ 267 0x0000 //RX_FDDRC_RESRV_0 286 0x0039 //RX_SPK_VOL 287 0x0000 //RX_VOL_RESRV_0 -#VOL 4 +#VOL 1 163 0x6000 //RX_TDDRC_ALPHA_UP_1 -164 0x6000 //RX_TDDRC_ALPHA_UP_2 +164 0x7EB8 //RX_TDDRC_ALPHA_UP_2 165 0x6000 //RX_TDDRC_ALPHA_UP_3 166 0x1000 //RX_TDDRC_ALPHA_UP_4 184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 -186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 -189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +186 0x6000 //RX_TDDRC_ALPHA_DWN_3 +189 0x4000 //RX_TDDRC_ALPHA_DWN_4 190 0x7214 //RX_TDDRC_LIMITER_THRD 191 0x0800 //RX_TDDRC_LIMITER_GAIN -269 0x0002 //RX_TDDRC_THRD_0 -270 0x0004 //RX_TDDRC_THRD_1 -271 0x1A00 //RX_TDDRC_THRD_2 -272 0x1A00 //RX_TDDRC_THRD_3 -273 0x7EB8 //RX_TDDRC_SLANT_0 -274 0x2500 //RX_TDDRC_SLANT_1 +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x0340 //RX_TDDRC_THRD_2 +272 0x19C0 //RX_TDDRC_THRD_3 +273 0x0000 //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 275 0x6000 //RX_TDDRC_ALPHA_UP_0 276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 277 0x0000 //RX_TDDRC_HMNC_FLAG 278 0x199A //RX_TDDRC_HMNC_GAIN 279 0x0001 //RX_TDDRC_SMT_FLAG 280 0x0CCD //RX_TDDRC_SMT_W -281 0x0550 //RX_TDDRC_DRC_GAIN +281 0x0100 //RX_TDDRC_DRC_GAIN 195 0x0020 //RX_FDEQ_SUBNUM -196 0x4848 //RX_FDEQ_GAIN_0 -197 0x4848 //RX_FDEQ_GAIN_1 -198 0x4848 //RX_FDEQ_GAIN_2 -199 0x4848 //RX_FDEQ_GAIN_3 -200 0x5454 //RX_FDEQ_GAIN_4 -201 0x7C54 //RX_FDEQ_GAIN_5 -202 0x4850 //RX_FDEQ_GAIN_6 -203 0x4848 //RX_FDEQ_GAIN_7 -204 0x4860 //RX_FDEQ_GAIN_8 -205 0x7468 //RX_FDEQ_GAIN_9 -206 0x6060 //RX_FDEQ_GAIN_10 -207 0x6060 //RX_FDEQ_GAIN_11 -208 0x5C54 //RX_FDEQ_GAIN_12 -209 0x5450 //RX_FDEQ_GAIN_13 -210 0x5050 //RX_FDEQ_GAIN_14 -211 0x5860 //RX_FDEQ_GAIN_15 +196 0x8458 //RX_FDEQ_GAIN_0 +197 0x4B4B //RX_FDEQ_GAIN_1 +198 0x5156 //RX_FDEQ_GAIN_2 +199 0x646C //RX_FDEQ_GAIN_3 +200 0x7B73 //RX_FDEQ_GAIN_4 +201 0x6D66 //RX_FDEQ_GAIN_5 +202 0x6768 //RX_FDEQ_GAIN_6 +203 0x6D68 //RX_FDEQ_GAIN_7 +204 0x5E6A //RX_FDEQ_GAIN_8 +205 0x6668 //RX_FDEQ_GAIN_9 +206 0x645A //RX_FDEQ_GAIN_10 +207 0x5A5E //RX_FDEQ_GAIN_11 +208 0x6A58 //RX_FDEQ_GAIN_12 +209 0x646E //RX_FDEQ_GAIN_13 +210 0x787C //RX_FDEQ_GAIN_14 +211 0x9898 //RX_FDEQ_GAIN_15 212 0x4848 //RX_FDEQ_GAIN_16 213 0x4848 //RX_FDEQ_GAIN_17 214 0x4848 //RX_FDEQ_GAIN_18 @@ -26454,22 +26157,22 @@ 217 0x4848 //RX_FDEQ_GAIN_21 218 0x4848 //RX_FDEQ_GAIN_22 219 0x4848 //RX_FDEQ_GAIN_23 -220 0x0202 //RX_FDEQ_BIN_0 -221 0x0203 //RX_FDEQ_BIN_1 -222 0x0303 //RX_FDEQ_BIN_2 -223 0x0304 //RX_FDEQ_BIN_3 +220 0x0301 //RX_FDEQ_BIN_0 +221 0x0204 //RX_FDEQ_BIN_1 +222 0x0203 //RX_FDEQ_BIN_2 +223 0x0205 //RX_FDEQ_BIN_3 224 0x0404 //RX_FDEQ_BIN_4 -225 0x0308 //RX_FDEQ_BIN_5 -226 0x0808 //RX_FDEQ_BIN_6 -227 0x090A //RX_FDEQ_BIN_7 -228 0x0B0C //RX_FDEQ_BIN_8 -229 0x0D0E //RX_FDEQ_BIN_9 -230 0x1013 //RX_FDEQ_BIN_10 -231 0x1719 //RX_FDEQ_BIN_11 -232 0x1B1E //RX_FDEQ_BIN_12 -233 0x1E1E //RX_FDEQ_BIN_13 -234 0x1E28 //RX_FDEQ_BIN_14 -235 0x282C //RX_FDEQ_BIN_15 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0410 //RX_FDEQ_BIN_6 +227 0x050A //RX_FDEQ_BIN_7 +228 0x0B07 //RX_FDEQ_BIN_8 +229 0x120E //RX_FDEQ_BIN_9 +230 0x100E //RX_FDEQ_BIN_10 +231 0x0E2D //RX_FDEQ_BIN_11 +232 0x1923 //RX_FDEQ_BIN_12 +233 0x151E //RX_FDEQ_BIN_13 +234 0x1E2D //RX_FDEQ_BIN_14 +235 0x2D40 //RX_FDEQ_BIN_15 236 0x0000 //RX_FDEQ_BIN_16 237 0x0000 //RX_FDEQ_BIN_17 238 0x0000 //RX_FDEQ_BIN_18 @@ -26502,49 +26205,346 @@ 265 0x7FFF //RX_FDDRC_SLANT_1_2 266 0x7FFF //RX_FDDRC_SLANT_1_3 267 0x0000 //RX_FDDRC_RESRV_0 -286 0x005F //RX_SPK_VOL +286 0x0054 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +163 0x6000 //RX_TDDRC_ALPHA_UP_1 +164 0x7EB8 //RX_TDDRC_ALPHA_UP_2 +165 0x6000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x6000 //RX_TDDRC_ALPHA_DWN_3 +189 0x4000 //RX_TDDRC_ALPHA_DWN_4 +190 0x7214 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x0340 //RX_TDDRC_THRD_2 +272 0x19C0 //RX_TDDRC_THRD_3 +273 0x0000 //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x6000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0100 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x8458 //RX_FDEQ_GAIN_0 +197 0x4B4B //RX_FDEQ_GAIN_1 +198 0x5156 //RX_FDEQ_GAIN_2 +199 0x646C //RX_FDEQ_GAIN_3 +200 0x7B73 //RX_FDEQ_GAIN_4 +201 0x6D66 //RX_FDEQ_GAIN_5 +202 0x6768 //RX_FDEQ_GAIN_6 +203 0x6D68 //RX_FDEQ_GAIN_7 +204 0x5E6A //RX_FDEQ_GAIN_8 +205 0x6668 //RX_FDEQ_GAIN_9 +206 0x645A //RX_FDEQ_GAIN_10 +207 0x5A5E //RX_FDEQ_GAIN_11 +208 0x6A58 //RX_FDEQ_GAIN_12 +209 0x646E //RX_FDEQ_GAIN_13 +210 0x787C //RX_FDEQ_GAIN_14 +211 0x9898 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0301 //RX_FDEQ_BIN_0 +221 0x0204 //RX_FDEQ_BIN_1 +222 0x0203 //RX_FDEQ_BIN_2 +223 0x0205 //RX_FDEQ_BIN_3 +224 0x0404 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0410 //RX_FDEQ_BIN_6 +227 0x050A //RX_FDEQ_BIN_7 +228 0x0B07 //RX_FDEQ_BIN_8 +229 0x120E //RX_FDEQ_BIN_9 +230 0x100E //RX_FDEQ_BIN_10 +231 0x0E2D //RX_FDEQ_BIN_11 +232 0x1923 //RX_FDEQ_BIN_12 +233 0x151E //RX_FDEQ_BIN_13 +234 0x1E2D //RX_FDEQ_BIN_14 +235 0x2D40 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0035 //RX_FDDRC_BAND_MARGIN_1 +248 0x00D5 //RX_FDDRC_BAND_MARGIN_2 +249 0x0120 //RX_FDDRC_BAND_MARGIN_3 +250 0x0004 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x2000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x2000 //RX_FDDRC_THRD_3_2 +258 0x5000 //RX_FDDRC_THRD_3_3 +259 0x4000 //RX_FDDRC_SLANT_0_0 +260 0x4000 //RX_FDDRC_SLANT_0_1 +261 0x4000 //RX_FDDRC_SLANT_0_2 +262 0x4000 //RX_FDDRC_SLANT_0_3 +263 0x7FFF //RX_FDDRC_SLANT_1_0 +264 0x7FFF //RX_FDDRC_SLANT_1_1 +265 0x7FFF //RX_FDDRC_SLANT_1_2 +266 0x7FFF //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0085 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +163 0x6000 //RX_TDDRC_ALPHA_UP_1 +164 0x7EB8 //RX_TDDRC_ALPHA_UP_2 +165 0x6000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x6000 //RX_TDDRC_ALPHA_DWN_3 +189 0x4000 //RX_TDDRC_ALPHA_DWN_4 +190 0x7214 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x0340 //RX_TDDRC_THRD_2 +272 0x19C0 //RX_TDDRC_THRD_3 +273 0x0000 //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x6000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0100 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x8458 //RX_FDEQ_GAIN_0 +197 0x4B4B //RX_FDEQ_GAIN_1 +198 0x5156 //RX_FDEQ_GAIN_2 +199 0x646C //RX_FDEQ_GAIN_3 +200 0x7B73 //RX_FDEQ_GAIN_4 +201 0x6D66 //RX_FDEQ_GAIN_5 +202 0x6768 //RX_FDEQ_GAIN_6 +203 0x6D68 //RX_FDEQ_GAIN_7 +204 0x5E6A //RX_FDEQ_GAIN_8 +205 0x6668 //RX_FDEQ_GAIN_9 +206 0x645A //RX_FDEQ_GAIN_10 +207 0x5A5E //RX_FDEQ_GAIN_11 +208 0x6A58 //RX_FDEQ_GAIN_12 +209 0x646E //RX_FDEQ_GAIN_13 +210 0x787C //RX_FDEQ_GAIN_14 +211 0x9898 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0301 //RX_FDEQ_BIN_0 +221 0x0204 //RX_FDEQ_BIN_1 +222 0x0203 //RX_FDEQ_BIN_2 +223 0x0205 //RX_FDEQ_BIN_3 +224 0x0404 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0410 //RX_FDEQ_BIN_6 +227 0x050A //RX_FDEQ_BIN_7 +228 0x0B07 //RX_FDEQ_BIN_8 +229 0x120E //RX_FDEQ_BIN_9 +230 0x100E //RX_FDEQ_BIN_10 +231 0x0E2D //RX_FDEQ_BIN_11 +232 0x1923 //RX_FDEQ_BIN_12 +233 0x151E //RX_FDEQ_BIN_13 +234 0x1E2D //RX_FDEQ_BIN_14 +235 0x2D40 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0035 //RX_FDDRC_BAND_MARGIN_1 +248 0x00D5 //RX_FDDRC_BAND_MARGIN_2 +249 0x0120 //RX_FDDRC_BAND_MARGIN_3 +250 0x0004 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x2000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x2000 //RX_FDDRC_THRD_3_2 +258 0x5000 //RX_FDDRC_THRD_3_3 +259 0x4000 //RX_FDDRC_SLANT_0_0 +260 0x4000 //RX_FDDRC_SLANT_0_1 +261 0x4000 //RX_FDDRC_SLANT_0_2 +262 0x4000 //RX_FDDRC_SLANT_0_3 +263 0x7FFF //RX_FDDRC_SLANT_1_0 +264 0x7FFF //RX_FDDRC_SLANT_1_1 +265 0x7FFF //RX_FDDRC_SLANT_1_2 +266 0x7FFF //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x00C7 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +163 0x6000 //RX_TDDRC_ALPHA_UP_1 +164 0x7EB8 //RX_TDDRC_ALPHA_UP_2 +165 0x6000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x6000 //RX_TDDRC_ALPHA_DWN_3 +189 0x4000 //RX_TDDRC_ALPHA_DWN_4 +190 0x7214 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0004 //RX_TDDRC_THRD_1 +271 0x0340 //RX_TDDRC_THRD_2 +272 0x19C0 //RX_TDDRC_THRD_3 +273 0x0000 //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x6000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0134 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x8458 //RX_FDEQ_GAIN_0 +197 0x4B4B //RX_FDEQ_GAIN_1 +198 0x5156 //RX_FDEQ_GAIN_2 +199 0x646C //RX_FDEQ_GAIN_3 +200 0x7B73 //RX_FDEQ_GAIN_4 +201 0x6D66 //RX_FDEQ_GAIN_5 +202 0x6768 //RX_FDEQ_GAIN_6 +203 0x6D68 //RX_FDEQ_GAIN_7 +204 0x5E6A //RX_FDEQ_GAIN_8 +205 0x6668 //RX_FDEQ_GAIN_9 +206 0x645A //RX_FDEQ_GAIN_10 +207 0x5A5E //RX_FDEQ_GAIN_11 +208 0x6A58 //RX_FDEQ_GAIN_12 +209 0x646E //RX_FDEQ_GAIN_13 +210 0x787C //RX_FDEQ_GAIN_14 +211 0x9898 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0301 //RX_FDEQ_BIN_0 +221 0x0204 //RX_FDEQ_BIN_1 +222 0x0203 //RX_FDEQ_BIN_2 +223 0x0205 //RX_FDEQ_BIN_3 +224 0x0404 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0410 //RX_FDEQ_BIN_6 +227 0x050A //RX_FDEQ_BIN_7 +228 0x0B07 //RX_FDEQ_BIN_8 +229 0x120E //RX_FDEQ_BIN_9 +230 0x100E //RX_FDEQ_BIN_10 +231 0x0E2D //RX_FDEQ_BIN_11 +232 0x1923 //RX_FDEQ_BIN_12 +233 0x151E //RX_FDEQ_BIN_13 +234 0x1E2D //RX_FDEQ_BIN_14 +235 0x2D40 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0035 //RX_FDDRC_BAND_MARGIN_1 +248 0x00D5 //RX_FDDRC_BAND_MARGIN_2 +249 0x0120 //RX_FDDRC_BAND_MARGIN_3 +250 0x0004 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x2000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x2000 //RX_FDDRC_THRD_3_2 +258 0x5000 //RX_FDDRC_THRD_3_3 +259 0x4000 //RX_FDDRC_SLANT_0_0 +260 0x4000 //RX_FDDRC_SLANT_0_1 +261 0x4000 //RX_FDDRC_SLANT_0_2 +262 0x4000 //RX_FDDRC_SLANT_0_3 +263 0x7FFF //RX_FDDRC_SLANT_1_0 +264 0x7FFF //RX_FDDRC_SLANT_1_1 +265 0x7FFF //RX_FDDRC_SLANT_1_2 +266 0x7FFF //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL 287 0x0000 //RX_VOL_RESRV_0 #VOL 5 163 0x6000 //RX_TDDRC_ALPHA_UP_1 -164 0x6000 //RX_TDDRC_ALPHA_UP_2 +164 0x7EB8 //RX_TDDRC_ALPHA_UP_2 165 0x6000 //RX_TDDRC_ALPHA_UP_3 166 0x1000 //RX_TDDRC_ALPHA_UP_4 184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 -186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 -189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +186 0x6000 //RX_TDDRC_ALPHA_DWN_3 +189 0x4000 //RX_TDDRC_ALPHA_DWN_4 190 0x7214 //RX_TDDRC_LIMITER_THRD 191 0x0800 //RX_TDDRC_LIMITER_GAIN -269 0x0002 //RX_TDDRC_THRD_0 +269 0x0000 //RX_TDDRC_THRD_0 270 0x0004 //RX_TDDRC_THRD_1 -271 0x1A00 //RX_TDDRC_THRD_2 -272 0x1A00 //RX_TDDRC_THRD_3 -273 0x7EB8 //RX_TDDRC_SLANT_0 -274 0x2500 //RX_TDDRC_SLANT_1 +271 0x0340 //RX_TDDRC_THRD_2 +272 0x1C00 //RX_TDDRC_THRD_3 +273 0x0000 //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 275 0x6000 //RX_TDDRC_ALPHA_UP_0 276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 277 0x0000 //RX_TDDRC_HMNC_FLAG 278 0x199A //RX_TDDRC_HMNC_GAIN 279 0x0001 //RX_TDDRC_SMT_FLAG 280 0x0CCD //RX_TDDRC_SMT_W -281 0x0550 //RX_TDDRC_DRC_GAIN +281 0x01EE //RX_TDDRC_DRC_GAIN 195 0x0020 //RX_FDEQ_SUBNUM -196 0x4848 //RX_FDEQ_GAIN_0 -197 0x4848 //RX_FDEQ_GAIN_1 -198 0x4848 //RX_FDEQ_GAIN_2 -199 0x4848 //RX_FDEQ_GAIN_3 -200 0x5454 //RX_FDEQ_GAIN_4 -201 0x7C54 //RX_FDEQ_GAIN_5 -202 0x4850 //RX_FDEQ_GAIN_6 -203 0x4848 //RX_FDEQ_GAIN_7 -204 0x4860 //RX_FDEQ_GAIN_8 -205 0x7468 //RX_FDEQ_GAIN_9 -206 0x6060 //RX_FDEQ_GAIN_10 -207 0x6060 //RX_FDEQ_GAIN_11 -208 0x5C54 //RX_FDEQ_GAIN_12 -209 0x5450 //RX_FDEQ_GAIN_13 -210 0x5050 //RX_FDEQ_GAIN_14 -211 0x5860 //RX_FDEQ_GAIN_15 +196 0x8464 //RX_FDEQ_GAIN_0 +197 0x5150 //RX_FDEQ_GAIN_1 +198 0x555C //RX_FDEQ_GAIN_2 +199 0x6E75 //RX_FDEQ_GAIN_3 +200 0x8077 //RX_FDEQ_GAIN_4 +201 0x756D //RX_FDEQ_GAIN_5 +202 0x6667 //RX_FDEQ_GAIN_6 +203 0x6D68 //RX_FDEQ_GAIN_7 +204 0x5E6A //RX_FDEQ_GAIN_8 +205 0x6668 //RX_FDEQ_GAIN_9 +206 0x645A //RX_FDEQ_GAIN_10 +207 0x5A5E //RX_FDEQ_GAIN_11 +208 0x6A58 //RX_FDEQ_GAIN_12 +209 0x646E //RX_FDEQ_GAIN_13 +210 0x787C //RX_FDEQ_GAIN_14 +211 0x9898 //RX_FDEQ_GAIN_15 212 0x4848 //RX_FDEQ_GAIN_16 213 0x4848 //RX_FDEQ_GAIN_17 214 0x4848 //RX_FDEQ_GAIN_18 @@ -26553,22 +26553,22 @@ 217 0x4848 //RX_FDEQ_GAIN_21 218 0x4848 //RX_FDEQ_GAIN_22 219 0x4848 //RX_FDEQ_GAIN_23 -220 0x0202 //RX_FDEQ_BIN_0 -221 0x0203 //RX_FDEQ_BIN_1 -222 0x0303 //RX_FDEQ_BIN_2 -223 0x0304 //RX_FDEQ_BIN_3 +220 0x0301 //RX_FDEQ_BIN_0 +221 0x0204 //RX_FDEQ_BIN_1 +222 0x0203 //RX_FDEQ_BIN_2 +223 0x0205 //RX_FDEQ_BIN_3 224 0x0404 //RX_FDEQ_BIN_4 -225 0x0308 //RX_FDEQ_BIN_5 -226 0x0808 //RX_FDEQ_BIN_6 -227 0x090A //RX_FDEQ_BIN_7 -228 0x0B0C //RX_FDEQ_BIN_8 -229 0x0D0E //RX_FDEQ_BIN_9 -230 0x1013 //RX_FDEQ_BIN_10 -231 0x1719 //RX_FDEQ_BIN_11 -232 0x1B1E //RX_FDEQ_BIN_12 -233 0x1E1E //RX_FDEQ_BIN_13 -234 0x1E28 //RX_FDEQ_BIN_14 -235 0x282C //RX_FDEQ_BIN_15 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0410 //RX_FDEQ_BIN_6 +227 0x050A //RX_FDEQ_BIN_7 +228 0x0B07 //RX_FDEQ_BIN_8 +229 0x120E //RX_FDEQ_BIN_9 +230 0x100E //RX_FDEQ_BIN_10 +231 0x0E2D //RX_FDEQ_BIN_11 +232 0x1923 //RX_FDEQ_BIN_12 +233 0x151E //RX_FDEQ_BIN_13 +234 0x1E2D //RX_FDEQ_BIN_14 +235 0x2D40 //RX_FDEQ_BIN_15 236 0x0000 //RX_FDEQ_BIN_16 237 0x0000 //RX_FDEQ_BIN_17 238 0x0000 //RX_FDEQ_BIN_18 @@ -26601,49 +26601,49 @@ 265 0x7FFF //RX_FDDRC_SLANT_1_2 266 0x7FFF //RX_FDDRC_SLANT_1_3 267 0x0000 //RX_FDDRC_RESRV_0 -286 0x008E //RX_SPK_VOL +286 0x0100 //RX_SPK_VOL 287 0x0000 //RX_VOL_RESRV_0 #VOL 6 163 0x6000 //RX_TDDRC_ALPHA_UP_1 -164 0x6000 //RX_TDDRC_ALPHA_UP_2 +164 0x7EB8 //RX_TDDRC_ALPHA_UP_2 165 0x6000 //RX_TDDRC_ALPHA_UP_3 166 0x1000 //RX_TDDRC_ALPHA_UP_4 184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 -186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 -189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +186 0x6000 //RX_TDDRC_ALPHA_DWN_3 +189 0x4000 //RX_TDDRC_ALPHA_DWN_4 190 0x7214 //RX_TDDRC_LIMITER_THRD 191 0x0800 //RX_TDDRC_LIMITER_GAIN 269 0x0002 //RX_TDDRC_THRD_0 -270 0x0004 //RX_TDDRC_THRD_1 -271 0x1A00 //RX_TDDRC_THRD_2 -272 0x1A00 //RX_TDDRC_THRD_3 -273 0x7EB8 //RX_TDDRC_SLANT_0 -274 0x2500 //RX_TDDRC_SLANT_1 +270 0x0006 //RX_TDDRC_THRD_1 +271 0x0340 //RX_TDDRC_THRD_2 +272 0x1C00 //RX_TDDRC_THRD_3 +273 0x0000 //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 275 0x6000 //RX_TDDRC_ALPHA_UP_0 276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 277 0x0000 //RX_TDDRC_HMNC_FLAG 278 0x199A //RX_TDDRC_HMNC_GAIN 279 0x0001 //RX_TDDRC_SMT_FLAG 280 0x0CCD //RX_TDDRC_SMT_W -281 0x0550 //RX_TDDRC_DRC_GAIN +281 0x03AD //RX_TDDRC_DRC_GAIN 195 0x0020 //RX_FDEQ_SUBNUM -196 0x4848 //RX_FDEQ_GAIN_0 -197 0x4848 //RX_FDEQ_GAIN_1 -198 0x4848 //RX_FDEQ_GAIN_2 -199 0x4848 //RX_FDEQ_GAIN_3 -200 0x5454 //RX_FDEQ_GAIN_4 -201 0x7C54 //RX_FDEQ_GAIN_5 -202 0x4850 //RX_FDEQ_GAIN_6 -203 0x4848 //RX_FDEQ_GAIN_7 -204 0x4860 //RX_FDEQ_GAIN_8 -205 0x7468 //RX_FDEQ_GAIN_9 -206 0x6060 //RX_FDEQ_GAIN_10 -207 0x6060 //RX_FDEQ_GAIN_11 -208 0x5C54 //RX_FDEQ_GAIN_12 -209 0x5450 //RX_FDEQ_GAIN_13 -210 0x5050 //RX_FDEQ_GAIN_14 -211 0x5860 //RX_FDEQ_GAIN_15 +196 0x8468 //RX_FDEQ_GAIN_0 +197 0x4F4F //RX_FDEQ_GAIN_1 +198 0x555A //RX_FDEQ_GAIN_2 +199 0x6069 //RX_FDEQ_GAIN_3 +200 0x7D86 //RX_FDEQ_GAIN_4 +201 0x8682 //RX_FDEQ_GAIN_5 +202 0x7461 //RX_FDEQ_GAIN_6 +203 0x5352 //RX_FDEQ_GAIN_7 +204 0x5860 //RX_FDEQ_GAIN_8 +205 0x5D5F //RX_FDEQ_GAIN_9 +206 0x5A52 //RX_FDEQ_GAIN_10 +207 0x535A //RX_FDEQ_GAIN_11 +208 0x6654 //RX_FDEQ_GAIN_12 +209 0x6068 //RX_FDEQ_GAIN_13 +210 0x6F69 //RX_FDEQ_GAIN_14 +211 0x9898 //RX_FDEQ_GAIN_15 212 0x4848 //RX_FDEQ_GAIN_16 213 0x4848 //RX_FDEQ_GAIN_17 214 0x4848 //RX_FDEQ_GAIN_18 @@ -26652,22 +26652,22 @@ 217 0x4848 //RX_FDEQ_GAIN_21 218 0x4848 //RX_FDEQ_GAIN_22 219 0x4848 //RX_FDEQ_GAIN_23 -220 0x0202 //RX_FDEQ_BIN_0 -221 0x0203 //RX_FDEQ_BIN_1 -222 0x0303 //RX_FDEQ_BIN_2 -223 0x0304 //RX_FDEQ_BIN_3 +220 0x0301 //RX_FDEQ_BIN_0 +221 0x0204 //RX_FDEQ_BIN_1 +222 0x0203 //RX_FDEQ_BIN_2 +223 0x0205 //RX_FDEQ_BIN_3 224 0x0404 //RX_FDEQ_BIN_4 -225 0x0308 //RX_FDEQ_BIN_5 -226 0x0808 //RX_FDEQ_BIN_6 -227 0x090A //RX_FDEQ_BIN_7 -228 0x0B0C //RX_FDEQ_BIN_8 -229 0x0D0E //RX_FDEQ_BIN_9 -230 0x1013 //RX_FDEQ_BIN_10 -231 0x1719 //RX_FDEQ_BIN_11 -232 0x1B1E //RX_FDEQ_BIN_12 -233 0x1E1E //RX_FDEQ_BIN_13 -234 0x1E28 //RX_FDEQ_BIN_14 -235 0x282C //RX_FDEQ_BIN_15 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0410 //RX_FDEQ_BIN_6 +227 0x050A //RX_FDEQ_BIN_7 +228 0x0B07 //RX_FDEQ_BIN_8 +229 0x120E //RX_FDEQ_BIN_9 +230 0x100E //RX_FDEQ_BIN_10 +231 0x0E2D //RX_FDEQ_BIN_11 +232 0x1923 //RX_FDEQ_BIN_12 +233 0x151E //RX_FDEQ_BIN_13 +234 0x1E2D //RX_FDEQ_BIN_14 +235 0x2D40 //RX_FDEQ_BIN_15 236 0x0000 //RX_FDEQ_BIN_16 237 0x0000 //RX_FDEQ_BIN_17 238 0x0000 //RX_FDEQ_BIN_18 @@ -26707,12 +26707,12 @@ #PARAM_MODE FULL #PARAM_TYPE TX+2RX #TOTAL_CUSTOM_STEP 7+7 -#TX +#TX 0 0x0001 //TX_OPERATION_MODE_0 1 0x0001 //TX_OPERATION_MODE_1 -2 0x0073 //TX_PATCH_REG +2 0x00F3 //TX_PATCH_REG 3 0x6B54 //TX_SENDFUNC_MODE_0 -4 0x0001 //TX_SENDFUNC_MODE_1 +4 0x0000 //TX_SENDFUNC_MODE_1 5 0x0003 //TX_NUM_MIC 6 0x0003 //TX_SAMPLINGFREQ_SIG 7 0x0003 //TX_SAMPLINGFREQ_PROC @@ -26873,13 +26873,13 @@ 162 0x7800 //TX_MIN_EQ_RE_EST_10 163 0x7800 //TX_MIN_EQ_RE_EST_11 164 0x7800 //TX_MIN_EQ_RE_EST_12 -165 0x4000 //TX_LAMBDA_RE_EST +165 0x3000 //TX_LAMBDA_RE_EST 166 0x3000 //TX_LAMBDA_CB_NLE 167 0x7FFF //TX_C_POST_FLT 168 0x4000 //TX_GAIN_NP -169 0x0180 //TX_SE_HOLD_N +169 0x0260 //TX_SE_HOLD_N 170 0x00C8 //TX_DT_HOLD_N -171 0x05DC //TX_DT2_HOLD_N +171 0x0680 //TX_DT2_HOLD_N 172 0x6666 //TX_AEC_RESRV_0 173 0x0000 //TX_AEC_RESRV_1 174 0x0014 //TX_AEC_RESRV_2 @@ -26905,7 +26905,7 @@ 194 0x0000 //TX_NORMENERTH 195 0x0000 //TX_NORMENERHIGHTH 196 0x0000 //TX_NORMENERHIGHTHL -197 0x7FF0 //TX_DTD_THR1_0 +197 0x7B0C //TX_DTD_THR1_0 198 0x7FF0 //TX_DTD_THR1_1 199 0x7FF0 //TX_DTD_THR1_2 200 0x7FF0 //TX_DTD_THR1_3 @@ -26931,18 +26931,18 @@ 220 0x7FFF //TX_DTD_MIC_BLK 221 0x023E //TX_ADPT_STRICT_L 222 0x023E //TX_ADPT_STRICT_H -223 0x0BB8 //TX_RATIO_DT_L_TH_LOW +223 0x0001 //TX_RATIO_DT_L_TH_LOW 224 0x3A98 //TX_RATIO_DT_H_TH_LOW -225 0x1F40 //TX_RATIO_DT_L_TH_HIGH -226 0x5014 //TX_RATIO_DT_H_TH_HIGH -227 0x09C4 //TX_RATIO_DT_L0_TH +225 0x01F4 //TX_RATIO_DT_L_TH_HIGH +226 0x59D8 //TX_RATIO_DT_H_TH_HIGH +227 0x0001 //TX_RATIO_DT_L0_TH 228 0x7FFF //TX_B_POST_FILT_ECHO_L 229 0x7FFF //TX_B_POST_FILT_ECHO_H 230 0x0200 //TX_MIN_G_CTRL_ECHO 231 0x1000 //TX_B_LESSCUT_RTO_ECHO 232 0x0000 //TX_EPD_OFFSET_00 233 0x0000 //TX_EPD_OFFST_01 -234 0x2328 //TX_RATIO_DT_L0_TH_HIGH +234 0x00C8 //TX_RATIO_DT_L0_TH_HIGH 235 0x7FFF //TX_RATIO_DT_H_TH_CUT 236 0x7FFF //TX_MIN_EQ_RE_EST_13 237 0x0000 //TX_DTD_THR1_7 @@ -26990,12 +26990,12 @@ 279 0x2000 //TX_B_POST_FLT_0 280 0x1000 //TX_B_POST_FLT_1 281 0x0010 //TX_NS_LVL_CTRL_0 -282 0x003C //TX_NS_LVL_CTRL_1 +282 0x001A //TX_NS_LVL_CTRL_1 283 0x0024 //TX_NS_LVL_CTRL_2 -284 0x003C //TX_NS_LVL_CTRL_3 +284 0x001A //TX_NS_LVL_CTRL_3 285 0x0014 //TX_NS_LVL_CTRL_4 286 0x0011 //TX_NS_LVL_CTRL_5 -287 0x003C //TX_NS_LVL_CTRL_6 +287 0x001A //TX_NS_LVL_CTRL_6 288 0x0011 //TX_NS_LVL_CTRL_7 289 0x0020 //TX_MIN_GAIN_S_0 290 0x0020 //TX_MIN_GAIN_S_1 @@ -27055,7 +27055,7 @@ 344 0x7F00 //TX_LAMBDA_PFILT_S_5 345 0x7F00 //TX_LAMBDA_PFILT_S_6 346 0x7F00 //TX_LAMBDA_PFILT_S_7 -347 0x0200 //TX_K_PEPPER +347 0x3E80 //TX_K_PEPPER 348 0x0400 //TX_A_PEPPER 349 0x1EAA //TX_K_PEPPER_HF 350 0x0600 //TX_A_PEPPER_HF @@ -27064,7 +27064,7 @@ 353 0x0040 //TX_DT_BINVAD_TH_0 354 0x0040 //TX_DT_BINVAD_TH_1 355 0x0100 //TX_DT_BINVAD_TH_2 -356 0x0100 //TX_DT_BINVAD_TH_3 +356 0x2000 //TX_DT_BINVAD_TH_3 357 0x36B0 //TX_DT_BINVAD_ENDF 358 0x0200 //TX_C_POST_FLT_DT 359 0x0CCD //TX_NS_B_POST_FLT_LESSCUT @@ -27109,7 +27109,7 @@ 398 0x1800 //TX_C_POST_FLT_MASK 399 0x7FFF //TX_A_POST_FLT_WNS 400 0x0148 //TX_MIN_G_LOW300HZ -401 0x0001 //TX_MAXLEVEL_CNG +401 0x0005 //TX_MAXLEVEL_CNG 402 0x00B4 //TX_STN_NOISE_TH 403 0x4000 //TX_POST_MASK_SUP 404 0x7FFF //TX_POST_MASK_ADJUST @@ -27280,17 +27280,17 @@ 569 0x4850 //TX_FDEQ_GAIN_2 570 0x5050 //TX_FDEQ_GAIN_3 571 0x4B48 //TX_FDEQ_GAIN_4 -572 0x484B //TX_FDEQ_GAIN_5 -573 0x4B5C //TX_FDEQ_GAIN_6 +572 0x484E //TX_FDEQ_GAIN_5 +573 0x4E5C //TX_FDEQ_GAIN_6 574 0x564E //TX_FDEQ_GAIN_7 575 0x4C4E //TX_FDEQ_GAIN_8 576 0x4E45 //TX_FDEQ_GAIN_9 577 0x494A //TX_FDEQ_GAIN_10 578 0x534D //TX_FDEQ_GAIN_11 -579 0x5C57 //TX_FDEQ_GAIN_12 -580 0x5667 //TX_FDEQ_GAIN_13 -581 0x6778 //TX_FDEQ_GAIN_14 -582 0x8087 //TX_FDEQ_GAIN_15 +579 0x5C54 //TX_FDEQ_GAIN_12 +580 0x5466 //TX_FDEQ_GAIN_13 +581 0x5C70 //TX_FDEQ_GAIN_14 +582 0x7C84 //TX_FDEQ_GAIN_15 583 0x4848 //TX_FDEQ_GAIN_16 584 0x4848 //TX_FDEQ_GAIN_17 585 0x4848 //TX_FDEQ_GAIN_18 @@ -27478,12 +27478,12 @@ 767 0x0050 //TX_MIC_CALIBRATION_2 768 0x0050 //TX_MIC_CALIBRATION_3 769 0x0046 //TX_MIC_PWR_BIAS_0 -770 0x0040 //TX_MIC_PWR_BIAS_1 +770 0x0046 //TX_MIC_PWR_BIAS_1 771 0x0046 //TX_MIC_PWR_BIAS_2 772 0x0046 //TX_MIC_PWR_BIAS_3 773 0x0000 //TX_GAIN_LIMIT_0 774 0x000F //TX_GAIN_LIMIT_1 -775 0x0000 //TX_GAIN_LIMIT_2 +775 0x000F //TX_GAIN_LIMIT_2 776 0x0000 //TX_GAIN_LIMIT_3 777 0x7F5B //TX_BVE_NOVAD0_ALPHADOWN 778 0x7FDE //TX_BVE_VAD0_ALPHAUP @@ -27574,7 +27574,7 @@ 863 0x199A //TX_TDDRC_HMNC_GAIN 864 0x0000 //TX_TDDRC_SMT_FLAG 865 0x0CCD //TX_TDDRC_SMT_W -866 0x0E21 //TX_TDDRC_DRC_GAIN +866 0x1380 //TX_TDDRC_DRC_GAIN 867 0x7FFF //TX_TDDRC_LMT_THRD 868 0x0000 //TX_TDDRC_LMT_ALPHA 869 0x0000 //TX_TFMASKLTH @@ -27605,24 +27605,24 @@ 894 0xC000 //TX_FASTNS_SSA_THHFL 895 0xCCCC //TX_FASTNS_SSA_THLFH 896 0xD999 //TX_FASTNS_SSA_THHFH -897 0x2339 //TX_SENDFUNC_REG_MICMUTE -898 0x0021 //TX_SENDFUNC_REG_MICMUTE1 -899 0x02BC //TX_MICMUTE_RATIO_THR -900 0x0140 //TX_MICMUTE_AMP_THR +897 0x2379 //TX_SENDFUNC_REG_MICMUTE +898 0x0020 //TX_SENDFUNC_REG_MICMUTE1 +899 0x0320 //TX_MICMUTE_RATIO_THR +900 0x01C2 //TX_MICMUTE_AMP_THR 901 0x0004 //TX_MICMUTE_HPF_IND 902 0x00C0 //TX_MICMUTE_LOG_EYR_TH 903 0x0008 //TX_MICMUTE_CVG_TIME 904 0x0008 //TX_MICMUTE_RELEASE_TIME -905 0x01FE //TX_MIC_VOLUME_MIC0MUTE +905 0x0E00 //TX_MIC_VOLUME_MIC0MUTE 906 0x0020 //TX_MICMUTE_EPD_OFFSET_0 907 0x001E //TX_MICMUTE_FRQ_AEC_L 908 0x7999 //TX_MICMUTE_EAD_THR 909 0x7FFF //TX_MICMUTE_LAMBDA_CB_NLE 910 0x7FFF //TX_MICMUTE_LAMBDA_RE_EST -911 0x4000 //TX_DTD_THR1_MICMUTE_0 +911 0x7918 //TX_DTD_THR1_MICMUTE_0 912 0x7000 //TX_DTD_THR1_MICMUTE_1 -913 0x7FFF //TX_DTD_THR1_MICMUTE_2 -914 0x7FFF //TX_DTD_THR1_MICMUTE_3 +913 0x3A98 //TX_DTD_THR1_MICMUTE_2 +914 0x32C8 //TX_DTD_THR1_MICMUTE_3 915 0x6CCC //TX_DTD_THR2_MICMUTE_0 916 0x0400 //TX_MICMUTE_MIN_EQ_RE_EST_0 917 0x0400 //TX_MICMUTE_MIN_EQ_RE_EST_1 @@ -27647,13 +27647,13 @@ 936 0x6000 //TX_MICMUTE_A_POST_FILT_S_0 937 0x7000 //TX_MICMUTE_B_POST_FILT_0 938 0x2710 //TX_MIC1RUB_AMP_THR -939 0x0010 //TX_MIC1MUTE_RATIO_THR -940 0x0450 //TX_MIC1MUTE_AMP_THR +939 0x7FFF //TX_MIC1MUTE_RATIO_THR +940 0x0001 //TX_MIC1MUTE_AMP_THR 941 0x0008 //TX_MIC1MUTE_CVG_TIME 942 0x0008 //TX_MIC1MUTE_RELEASE_TIME -943 0x0000 //TX_AMS_RESRV_01 -944 0x0000 //TX_AMS_RESRV_02 -945 0x0000 //TX_AMS_RESRV_03 +943 0x0100 //TX_AMS_RESRV_01 +944 0xE4A8 //TX_AMS_RESRV_02 +945 0x1770 //TX_AMS_RESRV_03 946 0x0000 //TX_AMS_RESRV_04 947 0x0000 //TX_AMS_RESRV_05 948 0x0000 //TX_AMS_RESRV_06 @@ -27670,15 +27670,15 @@ 959 0x0000 //TX_AMS_RESRV_17 960 0x0000 //TX_AMS_RESRV_18 961 0x0000 //TX_AMS_RESRV_19 -#RX -0 0x206C //RX_RECVFUNC_MODE_0 +#RX +0 0x247C //RX_RECVFUNC_MODE_0 1 0x0000 //RX_RECVFUNC_MODE_1 2 0x0003 //RX_SAMPLINGFREQ_SIG 3 0x0003 //RX_SAMPLINGFREQ_PROC 4 0x000A //RX_FRAME_SZ 5 0x0000 //RX_DELAY_OPT 6 0x6000 //RX_TDDRC_ALPHA_UP_1 -7 0x6000 //RX_TDDRC_ALPHA_UP_2 +7 0x7EB8 //RX_TDDRC_ALPHA_UP_2 8 0x6000 //RX_TDDRC_ALPHA_UP_3 9 0x1000 //RX_TDDRC_ALPHA_UP_4 10 0x0800 //RX_PGA @@ -27700,32 +27700,32 @@ 26 0x0190 //RX_FENS_RESRV_1 27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 -29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 +29 0x6000 //RX_TDDRC_ALPHA_DWN_3 30 0x0002 //RX_EXTRA_NS_L 31 0x0800 //RX_EXTRA_NS_A -32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +32 0x4000 //RX_TDDRC_ALPHA_DWN_4 33 0x7214 //RX_TDDRC_LIMITER_THRD 34 0x0800 //RX_TDDRC_LIMITER_GAIN 35 0x199A //RX_A_POST_FLT 36 0x0000 //RX_LMT_THRD 37 0x4000 //RX_LMT_ALPHA 38 0x0020 //RX_FDEQ_SUBNUM -39 0x4848 //RX_FDEQ_GAIN_0 -40 0x3B3B //RX_FDEQ_GAIN_1 -41 0x3942 //RX_FDEQ_GAIN_2 -42 0x4645 //RX_FDEQ_GAIN_3 -43 0x494A //RX_FDEQ_GAIN_4 -44 0x5D5A //RX_FDEQ_GAIN_5 -45 0x5B5B //RX_FDEQ_GAIN_6 -46 0x5A51 //RX_FDEQ_GAIN_7 -47 0x514F //RX_FDEQ_GAIN_8 -48 0x5568 //RX_FDEQ_GAIN_9 -49 0x7460 //RX_FDEQ_GAIN_10 -50 0x544E //RX_FDEQ_GAIN_11 -51 0x4848 //RX_FDEQ_GAIN_12 -52 0x484A //RX_FDEQ_GAIN_13 -53 0x5155 //RX_FDEQ_GAIN_14 -54 0x577B //RX_FDEQ_GAIN_15 +39 0x847C //RX_FDEQ_GAIN_0 +40 0x5A56 //RX_FDEQ_GAIN_1 +41 0x6266 //RX_FDEQ_GAIN_2 +42 0x6E7A //RX_FDEQ_GAIN_3 +43 0x8678 //RX_FDEQ_GAIN_4 +44 0x6D66 //RX_FDEQ_GAIN_5 +45 0x706E //RX_FDEQ_GAIN_6 +46 0x6C64 //RX_FDEQ_GAIN_7 +47 0x5C6A //RX_FDEQ_GAIN_8 +48 0x6268 //RX_FDEQ_GAIN_9 +49 0x6462 //RX_FDEQ_GAIN_10 +50 0x646E //RX_FDEQ_GAIN_11 +51 0x6860 //RX_FDEQ_GAIN_12 +52 0x646A //RX_FDEQ_GAIN_13 +53 0x7478 //RX_FDEQ_GAIN_14 +54 0x9898 //RX_FDEQ_GAIN_15 55 0x4848 //RX_FDEQ_GAIN_16 56 0x4848 //RX_FDEQ_GAIN_17 57 0x4848 //RX_FDEQ_GAIN_18 @@ -27734,22 +27734,22 @@ 60 0x4848 //RX_FDEQ_GAIN_21 61 0x4848 //RX_FDEQ_GAIN_22 62 0x4848 //RX_FDEQ_GAIN_23 -63 0x0202 //RX_FDEQ_BIN_0 -64 0x0203 //RX_FDEQ_BIN_1 -65 0x0303 //RX_FDEQ_BIN_2 -66 0x0304 //RX_FDEQ_BIN_3 +63 0x0301 //RX_FDEQ_BIN_0 +64 0x0105 //RX_FDEQ_BIN_1 +65 0x0203 //RX_FDEQ_BIN_2 +66 0x0205 //RX_FDEQ_BIN_3 67 0x0404 //RX_FDEQ_BIN_4 -68 0x0308 //RX_FDEQ_BIN_5 -69 0x0808 //RX_FDEQ_BIN_6 -70 0x090A //RX_FDEQ_BIN_7 -71 0x0B0C //RX_FDEQ_BIN_8 -72 0x0D0E //RX_FDEQ_BIN_9 -73 0x1013 //RX_FDEQ_BIN_10 -74 0x1719 //RX_FDEQ_BIN_11 -75 0x1B1E //RX_FDEQ_BIN_12 -76 0x1E1E //RX_FDEQ_BIN_13 -77 0x1E28 //RX_FDEQ_BIN_14 -78 0x282C //RX_FDEQ_BIN_15 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0410 //RX_FDEQ_BIN_6 +70 0x050A //RX_FDEQ_BIN_7 +71 0x0B07 //RX_FDEQ_BIN_8 +72 0x120E //RX_FDEQ_BIN_9 +73 0x100E //RX_FDEQ_BIN_10 +74 0x0E2D //RX_FDEQ_BIN_11 +75 0x1923 //RX_FDEQ_BIN_12 +76 0x151E //RX_FDEQ_BIN_13 +77 0x1E2D //RX_FDEQ_BIN_14 +78 0x2D40 //RX_FDEQ_BIN_15 79 0x0000 //RX_FDEQ_BIN_16 80 0x0000 //RX_FDEQ_BIN_17 81 0x0000 //RX_FDEQ_BIN_18 @@ -27783,24 +27783,24 @@ 109 0x7FFF //RX_FDDRC_SLANT_1_3 110 0x0000 //RX_FDDRC_RESRV_0 111 0x0002 //RX_FILTINDX -112 0x0002 //RX_TDDRC_THRD_0 -113 0x0004 //RX_TDDRC_THRD_1 -114 0x1A00 //RX_TDDRC_THRD_2 -115 0x1A00 //RX_TDDRC_THRD_3 -116 0x7EB8 //RX_TDDRC_SLANT_0 -117 0x2500 //RX_TDDRC_SLANT_1 +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x0340 //RX_TDDRC_THRD_2 +115 0x0CE0 //RX_TDDRC_THRD_3 +116 0x0000 //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 118 0x6000 //RX_TDDRC_ALPHA_UP_0 119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 120 0x0000 //RX_TDDRC_HMNC_FLAG 121 0x199A //RX_TDDRC_HMNC_GAIN 122 0x0001 //RX_TDDRC_SMT_FLAG 123 0x0CCD //RX_TDDRC_SMT_W -124 0x032A //RX_TDDRC_DRC_GAIN +124 0x03FC //RX_TDDRC_DRC_GAIN 125 0x7C00 //RX_LAMBDA_PKA_FP -126 0x2000 //RX_TPKA_FP -127 0x2000 //RX_MIN_G_FP -128 0x0080 //RX_MAX_G_FP -129 0x0100 //RX_SPK_VOL +126 0x13E0 //RX_TPKA_FP +127 0x0400 //RX_MIN_G_FP +128 0x0B50 //RX_MAX_G_FP +129 0x0058 //RX_SPK_VOL 130 0x0000 //RX_VOL_RESRV_0 131 0x0000 //RX_MAXLEVEL_CNG 132 0x3000 //RX_BWE_UV_TH @@ -27830,45 +27830,45 @@ 156 0x0000 //RX_BWE_RESRV_2 #VOL 0 6 0x6000 //RX_TDDRC_ALPHA_UP_1 -7 0x6000 //RX_TDDRC_ALPHA_UP_2 +7 0x7EB8 //RX_TDDRC_ALPHA_UP_2 8 0x6000 //RX_TDDRC_ALPHA_UP_3 9 0x1000 //RX_TDDRC_ALPHA_UP_4 27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 -29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 -32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +29 0x6000 //RX_TDDRC_ALPHA_DWN_3 +32 0x4000 //RX_TDDRC_ALPHA_DWN_4 33 0x7214 //RX_TDDRC_LIMITER_THRD 34 0x0800 //RX_TDDRC_LIMITER_GAIN -112 0x0002 //RX_TDDRC_THRD_0 -113 0x0004 //RX_TDDRC_THRD_1 -114 0x1A00 //RX_TDDRC_THRD_2 -115 0x1A00 //RX_TDDRC_THRD_3 -116 0x7EB8 //RX_TDDRC_SLANT_0 -117 0x2500 //RX_TDDRC_SLANT_1 +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x0340 //RX_TDDRC_THRD_2 +115 0x19C0 //RX_TDDRC_THRD_3 +116 0x0000 //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 118 0x6000 //RX_TDDRC_ALPHA_UP_0 119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 120 0x0000 //RX_TDDRC_HMNC_FLAG 121 0x199A //RX_TDDRC_HMNC_GAIN 122 0x0001 //RX_TDDRC_SMT_FLAG 123 0x0CCD //RX_TDDRC_SMT_W -124 0x032A //RX_TDDRC_DRC_GAIN +124 0x0100 //RX_TDDRC_DRC_GAIN 38 0x0020 //RX_FDEQ_SUBNUM -39 0x4848 //RX_FDEQ_GAIN_0 -40 0x3B3B //RX_FDEQ_GAIN_1 -41 0x3942 //RX_FDEQ_GAIN_2 -42 0x4645 //RX_FDEQ_GAIN_3 -43 0x494A //RX_FDEQ_GAIN_4 -44 0x5D5A //RX_FDEQ_GAIN_5 -45 0x5B5B //RX_FDEQ_GAIN_6 -46 0x5A51 //RX_FDEQ_GAIN_7 -47 0x514F //RX_FDEQ_GAIN_8 -48 0x5568 //RX_FDEQ_GAIN_9 -49 0x7460 //RX_FDEQ_GAIN_10 -50 0x544E //RX_FDEQ_GAIN_11 -51 0x4848 //RX_FDEQ_GAIN_12 -52 0x484A //RX_FDEQ_GAIN_13 -53 0x5155 //RX_FDEQ_GAIN_14 -54 0x577B //RX_FDEQ_GAIN_15 +39 0x8458 //RX_FDEQ_GAIN_0 +40 0x4B4B //RX_FDEQ_GAIN_1 +41 0x5156 //RX_FDEQ_GAIN_2 +42 0x646C //RX_FDEQ_GAIN_3 +43 0x7B73 //RX_FDEQ_GAIN_4 +44 0x6D66 //RX_FDEQ_GAIN_5 +45 0x6768 //RX_FDEQ_GAIN_6 +46 0x6D68 //RX_FDEQ_GAIN_7 +47 0x5E6A //RX_FDEQ_GAIN_8 +48 0x6668 //RX_FDEQ_GAIN_9 +49 0x645A //RX_FDEQ_GAIN_10 +50 0x5A5E //RX_FDEQ_GAIN_11 +51 0x6A58 //RX_FDEQ_GAIN_12 +52 0x646E //RX_FDEQ_GAIN_13 +53 0x787C //RX_FDEQ_GAIN_14 +54 0x9898 //RX_FDEQ_GAIN_15 55 0x4848 //RX_FDEQ_GAIN_16 56 0x4848 //RX_FDEQ_GAIN_17 57 0x4848 //RX_FDEQ_GAIN_18 @@ -27877,319 +27877,22 @@ 60 0x4848 //RX_FDEQ_GAIN_21 61 0x4848 //RX_FDEQ_GAIN_22 62 0x4848 //RX_FDEQ_GAIN_23 -63 0x0202 //RX_FDEQ_BIN_0 -64 0x0203 //RX_FDEQ_BIN_1 -65 0x0303 //RX_FDEQ_BIN_2 -66 0x0304 //RX_FDEQ_BIN_3 +63 0x0301 //RX_FDEQ_BIN_0 +64 0x0204 //RX_FDEQ_BIN_1 +65 0x0203 //RX_FDEQ_BIN_2 +66 0x0205 //RX_FDEQ_BIN_3 67 0x0404 //RX_FDEQ_BIN_4 -68 0x0308 //RX_FDEQ_BIN_5 -69 0x0808 //RX_FDEQ_BIN_6 -70 0x090A //RX_FDEQ_BIN_7 -71 0x0B0C //RX_FDEQ_BIN_8 -72 0x0D0E //RX_FDEQ_BIN_9 -73 0x1013 //RX_FDEQ_BIN_10 -74 0x1719 //RX_FDEQ_BIN_11 -75 0x1B1E //RX_FDEQ_BIN_12 -76 0x1E1E //RX_FDEQ_BIN_13 -77 0x1E28 //RX_FDEQ_BIN_14 -78 0x282C //RX_FDEQ_BIN_15 -79 0x0000 //RX_FDEQ_BIN_16 -80 0x0000 //RX_FDEQ_BIN_17 -81 0x0000 //RX_FDEQ_BIN_18 -82 0x0000 //RX_FDEQ_BIN_19 -83 0x0000 //RX_FDEQ_BIN_20 -84 0x0000 //RX_FDEQ_BIN_21 -85 0x0000 //RX_FDEQ_BIN_22 -86 0x0000 //RX_FDEQ_BIN_23 -87 0x4000 //RX_FDEQ_RESRV_0 -88 0x0320 //RX_FDEQ_RESRV_1 -89 0x0018 //RX_FDDRC_BAND_MARGIN_0 -90 0x0035 //RX_FDDRC_BAND_MARGIN_1 -91 0x00D5 //RX_FDDRC_BAND_MARGIN_2 -92 0x0120 //RX_FDDRC_BAND_MARGIN_3 -93 0x0004 //RX_FDDRC_BLOCK_EXP -94 0x5000 //RX_FDDRC_THRD_2_0 -95 0x5000 //RX_FDDRC_THRD_2_1 -96 0x2000 //RX_FDDRC_THRD_2_2 -97 0x5000 //RX_FDDRC_THRD_2_3 -98 0x6400 //RX_FDDRC_THRD_3_0 -99 0x6400 //RX_FDDRC_THRD_3_1 -100 0x2000 //RX_FDDRC_THRD_3_2 -101 0x5000 //RX_FDDRC_THRD_3_3 -102 0x4000 //RX_FDDRC_SLANT_0_0 -103 0x4000 //RX_FDDRC_SLANT_0_1 -104 0x4000 //RX_FDDRC_SLANT_0_2 -105 0x4000 //RX_FDDRC_SLANT_0_3 -106 0x7FFF //RX_FDDRC_SLANT_1_0 -107 0x7FFF //RX_FDDRC_SLANT_1_1 -108 0x7FFF //RX_FDDRC_SLANT_1_2 -109 0x7FFF //RX_FDDRC_SLANT_1_3 -110 0x0000 //RX_FDDRC_RESRV_0 -129 0x0100 //RX_SPK_VOL -130 0x0000 //RX_VOL_RESRV_0 -#VOL 1 -6 0x6000 //RX_TDDRC_ALPHA_UP_1 -7 0x6000 //RX_TDDRC_ALPHA_UP_2 -8 0x6000 //RX_TDDRC_ALPHA_UP_3 -9 0x1000 //RX_TDDRC_ALPHA_UP_4 -27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 -28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 -29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 -32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 -33 0x7214 //RX_TDDRC_LIMITER_THRD -34 0x0800 //RX_TDDRC_LIMITER_GAIN -112 0x0002 //RX_TDDRC_THRD_0 -113 0x0004 //RX_TDDRC_THRD_1 -114 0x1A00 //RX_TDDRC_THRD_2 -115 0x1A00 //RX_TDDRC_THRD_3 -116 0x7EB8 //RX_TDDRC_SLANT_0 -117 0x2500 //RX_TDDRC_SLANT_1 -118 0x6000 //RX_TDDRC_ALPHA_UP_0 -119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 -120 0x0000 //RX_TDDRC_HMNC_FLAG -121 0x199A //RX_TDDRC_HMNC_GAIN -122 0x0001 //RX_TDDRC_SMT_FLAG -123 0x0CCD //RX_TDDRC_SMT_W -124 0x032A //RX_TDDRC_DRC_GAIN -38 0x0020 //RX_FDEQ_SUBNUM -39 0x4848 //RX_FDEQ_GAIN_0 -40 0x3B3B //RX_FDEQ_GAIN_1 -41 0x3942 //RX_FDEQ_GAIN_2 -42 0x4645 //RX_FDEQ_GAIN_3 -43 0x494A //RX_FDEQ_GAIN_4 -44 0x5D5A //RX_FDEQ_GAIN_5 -45 0x5B5B //RX_FDEQ_GAIN_6 -46 0x5A51 //RX_FDEQ_GAIN_7 -47 0x514F //RX_FDEQ_GAIN_8 -48 0x5568 //RX_FDEQ_GAIN_9 -49 0x7460 //RX_FDEQ_GAIN_10 -50 0x544E //RX_FDEQ_GAIN_11 -51 0x4848 //RX_FDEQ_GAIN_12 -52 0x484A //RX_FDEQ_GAIN_13 -53 0x5155 //RX_FDEQ_GAIN_14 -54 0x577B //RX_FDEQ_GAIN_15 -55 0x4848 //RX_FDEQ_GAIN_16 -56 0x4848 //RX_FDEQ_GAIN_17 -57 0x4848 //RX_FDEQ_GAIN_18 -58 0x4848 //RX_FDEQ_GAIN_19 -59 0x4848 //RX_FDEQ_GAIN_20 -60 0x4848 //RX_FDEQ_GAIN_21 -61 0x4848 //RX_FDEQ_GAIN_22 -62 0x4848 //RX_FDEQ_GAIN_23 -63 0x0202 //RX_FDEQ_BIN_0 -64 0x0203 //RX_FDEQ_BIN_1 -65 0x0303 //RX_FDEQ_BIN_2 -66 0x0304 //RX_FDEQ_BIN_3 -67 0x0404 //RX_FDEQ_BIN_4 -68 0x0308 //RX_FDEQ_BIN_5 -69 0x0808 //RX_FDEQ_BIN_6 -70 0x090A //RX_FDEQ_BIN_7 -71 0x0B0C //RX_FDEQ_BIN_8 -72 0x0D0E //RX_FDEQ_BIN_9 -73 0x1013 //RX_FDEQ_BIN_10 -74 0x1719 //RX_FDEQ_BIN_11 -75 0x1B1E //RX_FDEQ_BIN_12 -76 0x1E1E //RX_FDEQ_BIN_13 -77 0x1E28 //RX_FDEQ_BIN_14 -78 0x282C //RX_FDEQ_BIN_15 -79 0x0000 //RX_FDEQ_BIN_16 -80 0x0000 //RX_FDEQ_BIN_17 -81 0x0000 //RX_FDEQ_BIN_18 -82 0x0000 //RX_FDEQ_BIN_19 -83 0x0000 //RX_FDEQ_BIN_20 -84 0x0000 //RX_FDEQ_BIN_21 -85 0x0000 //RX_FDEQ_BIN_22 -86 0x0000 //RX_FDEQ_BIN_23 -87 0x4000 //RX_FDEQ_RESRV_0 -88 0x0320 //RX_FDEQ_RESRV_1 -89 0x0018 //RX_FDDRC_BAND_MARGIN_0 -90 0x0035 //RX_FDDRC_BAND_MARGIN_1 -91 0x00D5 //RX_FDDRC_BAND_MARGIN_2 -92 0x0120 //RX_FDDRC_BAND_MARGIN_3 -93 0x0004 //RX_FDDRC_BLOCK_EXP -94 0x5000 //RX_FDDRC_THRD_2_0 -95 0x5000 //RX_FDDRC_THRD_2_1 -96 0x2000 //RX_FDDRC_THRD_2_2 -97 0x5000 //RX_FDDRC_THRD_2_3 -98 0x6400 //RX_FDDRC_THRD_3_0 -99 0x6400 //RX_FDDRC_THRD_3_1 -100 0x2000 //RX_FDDRC_THRD_3_2 -101 0x5000 //RX_FDDRC_THRD_3_3 -102 0x4000 //RX_FDDRC_SLANT_0_0 -103 0x4000 //RX_FDDRC_SLANT_0_1 -104 0x4000 //RX_FDDRC_SLANT_0_2 -105 0x4000 //RX_FDDRC_SLANT_0_3 -106 0x7FFF //RX_FDDRC_SLANT_1_0 -107 0x7FFF //RX_FDDRC_SLANT_1_1 -108 0x7FFF //RX_FDDRC_SLANT_1_2 -109 0x7FFF //RX_FDDRC_SLANT_1_3 -110 0x0000 //RX_FDDRC_RESRV_0 -129 0x001D //RX_SPK_VOL -130 0x0000 //RX_VOL_RESRV_0 -#VOL 2 -6 0x6000 //RX_TDDRC_ALPHA_UP_1 -7 0x6000 //RX_TDDRC_ALPHA_UP_2 -8 0x6000 //RX_TDDRC_ALPHA_UP_3 -9 0x1000 //RX_TDDRC_ALPHA_UP_4 -27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 -28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 -29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 -32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 -33 0x7214 //RX_TDDRC_LIMITER_THRD -34 0x0800 //RX_TDDRC_LIMITER_GAIN -112 0x0002 //RX_TDDRC_THRD_0 -113 0x0004 //RX_TDDRC_THRD_1 -114 0x1A00 //RX_TDDRC_THRD_2 -115 0x1A00 //RX_TDDRC_THRD_3 -116 0x7EB8 //RX_TDDRC_SLANT_0 -117 0x2500 //RX_TDDRC_SLANT_1 -118 0x6000 //RX_TDDRC_ALPHA_UP_0 -119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 -120 0x0000 //RX_TDDRC_HMNC_FLAG -121 0x199A //RX_TDDRC_HMNC_GAIN -122 0x0001 //RX_TDDRC_SMT_FLAG -123 0x0CCD //RX_TDDRC_SMT_W -124 0x032A //RX_TDDRC_DRC_GAIN -38 0x0020 //RX_FDEQ_SUBNUM -39 0x4848 //RX_FDEQ_GAIN_0 -40 0x3B3B //RX_FDEQ_GAIN_1 -41 0x3942 //RX_FDEQ_GAIN_2 -42 0x4645 //RX_FDEQ_GAIN_3 -43 0x494A //RX_FDEQ_GAIN_4 -44 0x5D5A //RX_FDEQ_GAIN_5 -45 0x5B5B //RX_FDEQ_GAIN_6 -46 0x5A51 //RX_FDEQ_GAIN_7 -47 0x514F //RX_FDEQ_GAIN_8 -48 0x5568 //RX_FDEQ_GAIN_9 -49 0x7460 //RX_FDEQ_GAIN_10 -50 0x544E //RX_FDEQ_GAIN_11 -51 0x4848 //RX_FDEQ_GAIN_12 -52 0x484A //RX_FDEQ_GAIN_13 -53 0x5155 //RX_FDEQ_GAIN_14 -54 0x577B //RX_FDEQ_GAIN_15 -55 0x4848 //RX_FDEQ_GAIN_16 -56 0x4848 //RX_FDEQ_GAIN_17 -57 0x4848 //RX_FDEQ_GAIN_18 -58 0x4848 //RX_FDEQ_GAIN_19 -59 0x4848 //RX_FDEQ_GAIN_20 -60 0x4848 //RX_FDEQ_GAIN_21 -61 0x4848 //RX_FDEQ_GAIN_22 -62 0x4848 //RX_FDEQ_GAIN_23 -63 0x0202 //RX_FDEQ_BIN_0 -64 0x0203 //RX_FDEQ_BIN_1 -65 0x0303 //RX_FDEQ_BIN_2 -66 0x0304 //RX_FDEQ_BIN_3 -67 0x0404 //RX_FDEQ_BIN_4 -68 0x0308 //RX_FDEQ_BIN_5 -69 0x0808 //RX_FDEQ_BIN_6 -70 0x090A //RX_FDEQ_BIN_7 -71 0x0B0C //RX_FDEQ_BIN_8 -72 0x0D0E //RX_FDEQ_BIN_9 -73 0x1013 //RX_FDEQ_BIN_10 -74 0x1719 //RX_FDEQ_BIN_11 -75 0x1B1E //RX_FDEQ_BIN_12 -76 0x1E1E //RX_FDEQ_BIN_13 -77 0x1E28 //RX_FDEQ_BIN_14 -78 0x282C //RX_FDEQ_BIN_15 -79 0x0000 //RX_FDEQ_BIN_16 -80 0x0000 //RX_FDEQ_BIN_17 -81 0x0000 //RX_FDEQ_BIN_18 -82 0x0000 //RX_FDEQ_BIN_19 -83 0x0000 //RX_FDEQ_BIN_20 -84 0x0000 //RX_FDEQ_BIN_21 -85 0x0000 //RX_FDEQ_BIN_22 -86 0x0000 //RX_FDEQ_BIN_23 -87 0x4000 //RX_FDEQ_RESRV_0 -88 0x0320 //RX_FDEQ_RESRV_1 -89 0x0018 //RX_FDDRC_BAND_MARGIN_0 -90 0x0035 //RX_FDDRC_BAND_MARGIN_1 -91 0x00D5 //RX_FDDRC_BAND_MARGIN_2 -92 0x0120 //RX_FDDRC_BAND_MARGIN_3 -93 0x0004 //RX_FDDRC_BLOCK_EXP -94 0x5000 //RX_FDDRC_THRD_2_0 -95 0x5000 //RX_FDDRC_THRD_2_1 -96 0x2000 //RX_FDDRC_THRD_2_2 -97 0x5000 //RX_FDDRC_THRD_2_3 -98 0x6400 //RX_FDDRC_THRD_3_0 -99 0x6400 //RX_FDDRC_THRD_3_1 -100 0x2000 //RX_FDDRC_THRD_3_2 -101 0x5000 //RX_FDDRC_THRD_3_3 -102 0x4000 //RX_FDDRC_SLANT_0_0 -103 0x4000 //RX_FDDRC_SLANT_0_1 -104 0x4000 //RX_FDDRC_SLANT_0_2 -105 0x4000 //RX_FDDRC_SLANT_0_3 -106 0x7FFF //RX_FDDRC_SLANT_1_0 -107 0x7FFF //RX_FDDRC_SLANT_1_1 -108 0x7FFF //RX_FDDRC_SLANT_1_2 -109 0x7FFF //RX_FDDRC_SLANT_1_3 -110 0x0000 //RX_FDDRC_RESRV_0 -129 0x0029 //RX_SPK_VOL -130 0x0000 //RX_VOL_RESRV_0 -#VOL 3 -6 0x6000 //RX_TDDRC_ALPHA_UP_1 -7 0x6000 //RX_TDDRC_ALPHA_UP_2 -8 0x6000 //RX_TDDRC_ALPHA_UP_3 -9 0x1000 //RX_TDDRC_ALPHA_UP_4 -27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 -28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 -29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 -32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 -33 0x7214 //RX_TDDRC_LIMITER_THRD -34 0x0800 //RX_TDDRC_LIMITER_GAIN -112 0x0002 //RX_TDDRC_THRD_0 -113 0x0004 //RX_TDDRC_THRD_1 -114 0x1A00 //RX_TDDRC_THRD_2 -115 0x1A00 //RX_TDDRC_THRD_3 -116 0x7EB8 //RX_TDDRC_SLANT_0 -117 0x2500 //RX_TDDRC_SLANT_1 -118 0x6000 //RX_TDDRC_ALPHA_UP_0 -119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 -120 0x0000 //RX_TDDRC_HMNC_FLAG -121 0x199A //RX_TDDRC_HMNC_GAIN -122 0x0001 //RX_TDDRC_SMT_FLAG -123 0x0CCD //RX_TDDRC_SMT_W -124 0x032A //RX_TDDRC_DRC_GAIN -38 0x0020 //RX_FDEQ_SUBNUM -39 0x4848 //RX_FDEQ_GAIN_0 -40 0x3B3B //RX_FDEQ_GAIN_1 -41 0x3942 //RX_FDEQ_GAIN_2 -42 0x4645 //RX_FDEQ_GAIN_3 -43 0x494A //RX_FDEQ_GAIN_4 -44 0x5D5A //RX_FDEQ_GAIN_5 -45 0x5B5B //RX_FDEQ_GAIN_6 -46 0x5A51 //RX_FDEQ_GAIN_7 -47 0x514F //RX_FDEQ_GAIN_8 -48 0x5568 //RX_FDEQ_GAIN_9 -49 0x7460 //RX_FDEQ_GAIN_10 -50 0x544E //RX_FDEQ_GAIN_11 -51 0x4848 //RX_FDEQ_GAIN_12 -52 0x484A //RX_FDEQ_GAIN_13 -53 0x5155 //RX_FDEQ_GAIN_14 -54 0x577B //RX_FDEQ_GAIN_15 -55 0x4848 //RX_FDEQ_GAIN_16 -56 0x4848 //RX_FDEQ_GAIN_17 -57 0x4848 //RX_FDEQ_GAIN_18 -58 0x4848 //RX_FDEQ_GAIN_19 -59 0x4848 //RX_FDEQ_GAIN_20 -60 0x4848 //RX_FDEQ_GAIN_21 -61 0x4848 //RX_FDEQ_GAIN_22 -62 0x4848 //RX_FDEQ_GAIN_23 -63 0x0202 //RX_FDEQ_BIN_0 -64 0x0203 //RX_FDEQ_BIN_1 -65 0x0303 //RX_FDEQ_BIN_2 -66 0x0304 //RX_FDEQ_BIN_3 -67 0x0404 //RX_FDEQ_BIN_4 -68 0x0308 //RX_FDEQ_BIN_5 -69 0x0808 //RX_FDEQ_BIN_6 -70 0x090A //RX_FDEQ_BIN_7 -71 0x0B0C //RX_FDEQ_BIN_8 -72 0x0D0E //RX_FDEQ_BIN_9 -73 0x1013 //RX_FDEQ_BIN_10 -74 0x1719 //RX_FDEQ_BIN_11 -75 0x1B1E //RX_FDEQ_BIN_12 -76 0x1E1E //RX_FDEQ_BIN_13 -77 0x1E28 //RX_FDEQ_BIN_14 -78 0x282C //RX_FDEQ_BIN_15 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0410 //RX_FDEQ_BIN_6 +70 0x050A //RX_FDEQ_BIN_7 +71 0x0B07 //RX_FDEQ_BIN_8 +72 0x120E //RX_FDEQ_BIN_9 +73 0x100E //RX_FDEQ_BIN_10 +74 0x0E2D //RX_FDEQ_BIN_11 +75 0x1923 //RX_FDEQ_BIN_12 +76 0x151E //RX_FDEQ_BIN_13 +77 0x1E2D //RX_FDEQ_BIN_14 +78 0x2D40 //RX_FDEQ_BIN_15 79 0x0000 //RX_FDEQ_BIN_16 80 0x0000 //RX_FDEQ_BIN_17 81 0x0000 //RX_FDEQ_BIN_18 @@ -28224,47 +27927,47 @@ 110 0x0000 //RX_FDDRC_RESRV_0 129 0x0039 //RX_SPK_VOL 130 0x0000 //RX_VOL_RESRV_0 -#VOL 4 +#VOL 1 6 0x6000 //RX_TDDRC_ALPHA_UP_1 -7 0x6000 //RX_TDDRC_ALPHA_UP_2 +7 0x7EB8 //RX_TDDRC_ALPHA_UP_2 8 0x6000 //RX_TDDRC_ALPHA_UP_3 9 0x1000 //RX_TDDRC_ALPHA_UP_4 27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 -29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 -32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +29 0x6000 //RX_TDDRC_ALPHA_DWN_3 +32 0x4000 //RX_TDDRC_ALPHA_DWN_4 33 0x7214 //RX_TDDRC_LIMITER_THRD 34 0x0800 //RX_TDDRC_LIMITER_GAIN -112 0x0002 //RX_TDDRC_THRD_0 -113 0x0004 //RX_TDDRC_THRD_1 -114 0x1A00 //RX_TDDRC_THRD_2 -115 0x1A00 //RX_TDDRC_THRD_3 -116 0x7EB8 //RX_TDDRC_SLANT_0 -117 0x2500 //RX_TDDRC_SLANT_1 +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x0340 //RX_TDDRC_THRD_2 +115 0x19C0 //RX_TDDRC_THRD_3 +116 0x0000 //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 118 0x6000 //RX_TDDRC_ALPHA_UP_0 119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 120 0x0000 //RX_TDDRC_HMNC_FLAG 121 0x199A //RX_TDDRC_HMNC_GAIN 122 0x0001 //RX_TDDRC_SMT_FLAG 123 0x0CCD //RX_TDDRC_SMT_W -124 0x032A //RX_TDDRC_DRC_GAIN +124 0x0100 //RX_TDDRC_DRC_GAIN 38 0x0020 //RX_FDEQ_SUBNUM -39 0x4848 //RX_FDEQ_GAIN_0 -40 0x3B3B //RX_FDEQ_GAIN_1 -41 0x3942 //RX_FDEQ_GAIN_2 -42 0x4645 //RX_FDEQ_GAIN_3 -43 0x494A //RX_FDEQ_GAIN_4 -44 0x5D5A //RX_FDEQ_GAIN_5 -45 0x5B5B //RX_FDEQ_GAIN_6 -46 0x5A51 //RX_FDEQ_GAIN_7 -47 0x514F //RX_FDEQ_GAIN_8 -48 0x5568 //RX_FDEQ_GAIN_9 -49 0x7460 //RX_FDEQ_GAIN_10 -50 0x544E //RX_FDEQ_GAIN_11 -51 0x4848 //RX_FDEQ_GAIN_12 -52 0x484A //RX_FDEQ_GAIN_13 -53 0x5155 //RX_FDEQ_GAIN_14 -54 0x577B //RX_FDEQ_GAIN_15 +39 0x8458 //RX_FDEQ_GAIN_0 +40 0x4B4B //RX_FDEQ_GAIN_1 +41 0x5156 //RX_FDEQ_GAIN_2 +42 0x646C //RX_FDEQ_GAIN_3 +43 0x7B73 //RX_FDEQ_GAIN_4 +44 0x6D66 //RX_FDEQ_GAIN_5 +45 0x6768 //RX_FDEQ_GAIN_6 +46 0x6D68 //RX_FDEQ_GAIN_7 +47 0x5E6A //RX_FDEQ_GAIN_8 +48 0x6668 //RX_FDEQ_GAIN_9 +49 0x645A //RX_FDEQ_GAIN_10 +50 0x5A5E //RX_FDEQ_GAIN_11 +51 0x6A58 //RX_FDEQ_GAIN_12 +52 0x646E //RX_FDEQ_GAIN_13 +53 0x787C //RX_FDEQ_GAIN_14 +54 0x9898 //RX_FDEQ_GAIN_15 55 0x4848 //RX_FDEQ_GAIN_16 56 0x4848 //RX_FDEQ_GAIN_17 57 0x4848 //RX_FDEQ_GAIN_18 @@ -28273,22 +27976,22 @@ 60 0x4848 //RX_FDEQ_GAIN_21 61 0x4848 //RX_FDEQ_GAIN_22 62 0x4848 //RX_FDEQ_GAIN_23 -63 0x0202 //RX_FDEQ_BIN_0 -64 0x0203 //RX_FDEQ_BIN_1 -65 0x0303 //RX_FDEQ_BIN_2 -66 0x0304 //RX_FDEQ_BIN_3 +63 0x0301 //RX_FDEQ_BIN_0 +64 0x0204 //RX_FDEQ_BIN_1 +65 0x0203 //RX_FDEQ_BIN_2 +66 0x0205 //RX_FDEQ_BIN_3 67 0x0404 //RX_FDEQ_BIN_4 -68 0x0308 //RX_FDEQ_BIN_5 -69 0x0808 //RX_FDEQ_BIN_6 -70 0x090A //RX_FDEQ_BIN_7 -71 0x0B0C //RX_FDEQ_BIN_8 -72 0x0D0E //RX_FDEQ_BIN_9 -73 0x1013 //RX_FDEQ_BIN_10 -74 0x1719 //RX_FDEQ_BIN_11 -75 0x1B1E //RX_FDEQ_BIN_12 -76 0x1E1E //RX_FDEQ_BIN_13 -77 0x1E28 //RX_FDEQ_BIN_14 -78 0x282C //RX_FDEQ_BIN_15 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0410 //RX_FDEQ_BIN_6 +70 0x050A //RX_FDEQ_BIN_7 +71 0x0B07 //RX_FDEQ_BIN_8 +72 0x120E //RX_FDEQ_BIN_9 +73 0x100E //RX_FDEQ_BIN_10 +74 0x0E2D //RX_FDEQ_BIN_11 +75 0x1923 //RX_FDEQ_BIN_12 +76 0x151E //RX_FDEQ_BIN_13 +77 0x1E2D //RX_FDEQ_BIN_14 +78 0x2D40 //RX_FDEQ_BIN_15 79 0x0000 //RX_FDEQ_BIN_16 80 0x0000 //RX_FDEQ_BIN_17 81 0x0000 //RX_FDEQ_BIN_18 @@ -28321,49 +28024,346 @@ 108 0x7FFF //RX_FDDRC_SLANT_1_2 109 0x7FFF //RX_FDDRC_SLANT_1_3 110 0x0000 //RX_FDDRC_RESRV_0 -129 0x005F //RX_SPK_VOL +129 0x0054 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +6 0x6000 //RX_TDDRC_ALPHA_UP_1 +7 0x7EB8 //RX_TDDRC_ALPHA_UP_2 +8 0x6000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x6000 //RX_TDDRC_ALPHA_DWN_3 +32 0x4000 //RX_TDDRC_ALPHA_DWN_4 +33 0x7214 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x0340 //RX_TDDRC_THRD_2 +115 0x19C0 //RX_TDDRC_THRD_3 +116 0x0000 //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x6000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0100 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x8458 //RX_FDEQ_GAIN_0 +40 0x4B4B //RX_FDEQ_GAIN_1 +41 0x5156 //RX_FDEQ_GAIN_2 +42 0x646C //RX_FDEQ_GAIN_3 +43 0x7B73 //RX_FDEQ_GAIN_4 +44 0x6D66 //RX_FDEQ_GAIN_5 +45 0x6768 //RX_FDEQ_GAIN_6 +46 0x6D68 //RX_FDEQ_GAIN_7 +47 0x5E6A //RX_FDEQ_GAIN_8 +48 0x6668 //RX_FDEQ_GAIN_9 +49 0x645A //RX_FDEQ_GAIN_10 +50 0x5A5E //RX_FDEQ_GAIN_11 +51 0x6A58 //RX_FDEQ_GAIN_12 +52 0x646E //RX_FDEQ_GAIN_13 +53 0x787C //RX_FDEQ_GAIN_14 +54 0x9898 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0301 //RX_FDEQ_BIN_0 +64 0x0204 //RX_FDEQ_BIN_1 +65 0x0203 //RX_FDEQ_BIN_2 +66 0x0205 //RX_FDEQ_BIN_3 +67 0x0404 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0410 //RX_FDEQ_BIN_6 +70 0x050A //RX_FDEQ_BIN_7 +71 0x0B07 //RX_FDEQ_BIN_8 +72 0x120E //RX_FDEQ_BIN_9 +73 0x100E //RX_FDEQ_BIN_10 +74 0x0E2D //RX_FDEQ_BIN_11 +75 0x1923 //RX_FDEQ_BIN_12 +76 0x151E //RX_FDEQ_BIN_13 +77 0x1E2D //RX_FDEQ_BIN_14 +78 0x2D40 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0035 //RX_FDDRC_BAND_MARGIN_1 +91 0x00D5 //RX_FDDRC_BAND_MARGIN_2 +92 0x0120 //RX_FDDRC_BAND_MARGIN_3 +93 0x0004 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x2000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x2000 //RX_FDDRC_THRD_3_2 +101 0x5000 //RX_FDDRC_THRD_3_3 +102 0x4000 //RX_FDDRC_SLANT_0_0 +103 0x4000 //RX_FDDRC_SLANT_0_1 +104 0x4000 //RX_FDDRC_SLANT_0_2 +105 0x4000 //RX_FDDRC_SLANT_0_3 +106 0x7FFF //RX_FDDRC_SLANT_1_0 +107 0x7FFF //RX_FDDRC_SLANT_1_1 +108 0x7FFF //RX_FDDRC_SLANT_1_2 +109 0x7FFF //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0085 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +6 0x6000 //RX_TDDRC_ALPHA_UP_1 +7 0x7EB8 //RX_TDDRC_ALPHA_UP_2 +8 0x6000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x6000 //RX_TDDRC_ALPHA_DWN_3 +32 0x4000 //RX_TDDRC_ALPHA_DWN_4 +33 0x7214 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0002 //RX_TDDRC_THRD_1 +114 0x0340 //RX_TDDRC_THRD_2 +115 0x19C0 //RX_TDDRC_THRD_3 +116 0x0000 //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x6000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0100 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x8458 //RX_FDEQ_GAIN_0 +40 0x4B4B //RX_FDEQ_GAIN_1 +41 0x5156 //RX_FDEQ_GAIN_2 +42 0x646C //RX_FDEQ_GAIN_3 +43 0x7B73 //RX_FDEQ_GAIN_4 +44 0x6D66 //RX_FDEQ_GAIN_5 +45 0x6768 //RX_FDEQ_GAIN_6 +46 0x6D68 //RX_FDEQ_GAIN_7 +47 0x5E6A //RX_FDEQ_GAIN_8 +48 0x6668 //RX_FDEQ_GAIN_9 +49 0x645A //RX_FDEQ_GAIN_10 +50 0x5A5E //RX_FDEQ_GAIN_11 +51 0x6A58 //RX_FDEQ_GAIN_12 +52 0x646E //RX_FDEQ_GAIN_13 +53 0x787C //RX_FDEQ_GAIN_14 +54 0x9898 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0301 //RX_FDEQ_BIN_0 +64 0x0204 //RX_FDEQ_BIN_1 +65 0x0203 //RX_FDEQ_BIN_2 +66 0x0205 //RX_FDEQ_BIN_3 +67 0x0404 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0410 //RX_FDEQ_BIN_6 +70 0x050A //RX_FDEQ_BIN_7 +71 0x0B07 //RX_FDEQ_BIN_8 +72 0x120E //RX_FDEQ_BIN_9 +73 0x100E //RX_FDEQ_BIN_10 +74 0x0E2D //RX_FDEQ_BIN_11 +75 0x1923 //RX_FDEQ_BIN_12 +76 0x151E //RX_FDEQ_BIN_13 +77 0x1E2D //RX_FDEQ_BIN_14 +78 0x2D40 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0035 //RX_FDDRC_BAND_MARGIN_1 +91 0x00D5 //RX_FDDRC_BAND_MARGIN_2 +92 0x0120 //RX_FDDRC_BAND_MARGIN_3 +93 0x0004 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x2000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x2000 //RX_FDDRC_THRD_3_2 +101 0x5000 //RX_FDDRC_THRD_3_3 +102 0x4000 //RX_FDDRC_SLANT_0_0 +103 0x4000 //RX_FDDRC_SLANT_0_1 +104 0x4000 //RX_FDDRC_SLANT_0_2 +105 0x4000 //RX_FDDRC_SLANT_0_3 +106 0x7FFF //RX_FDDRC_SLANT_1_0 +107 0x7FFF //RX_FDDRC_SLANT_1_1 +108 0x7FFF //RX_FDDRC_SLANT_1_2 +109 0x7FFF //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x00C7 //RX_SPK_VOL +130 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +6 0x6000 //RX_TDDRC_ALPHA_UP_1 +7 0x7EB8 //RX_TDDRC_ALPHA_UP_2 +8 0x6000 //RX_TDDRC_ALPHA_UP_3 +9 0x1000 //RX_TDDRC_ALPHA_UP_4 +27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +29 0x6000 //RX_TDDRC_ALPHA_DWN_3 +32 0x4000 //RX_TDDRC_ALPHA_DWN_4 +33 0x7214 //RX_TDDRC_LIMITER_THRD +34 0x0800 //RX_TDDRC_LIMITER_GAIN +112 0x0000 //RX_TDDRC_THRD_0 +113 0x0004 //RX_TDDRC_THRD_1 +114 0x0340 //RX_TDDRC_THRD_2 +115 0x19C0 //RX_TDDRC_THRD_3 +116 0x0000 //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 +118 0x6000 //RX_TDDRC_ALPHA_UP_0 +119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +120 0x0000 //RX_TDDRC_HMNC_FLAG +121 0x199A //RX_TDDRC_HMNC_GAIN +122 0x0001 //RX_TDDRC_SMT_FLAG +123 0x0CCD //RX_TDDRC_SMT_W +124 0x0134 //RX_TDDRC_DRC_GAIN +38 0x0020 //RX_FDEQ_SUBNUM +39 0x8458 //RX_FDEQ_GAIN_0 +40 0x4B4B //RX_FDEQ_GAIN_1 +41 0x5156 //RX_FDEQ_GAIN_2 +42 0x646C //RX_FDEQ_GAIN_3 +43 0x7B73 //RX_FDEQ_GAIN_4 +44 0x6D66 //RX_FDEQ_GAIN_5 +45 0x6768 //RX_FDEQ_GAIN_6 +46 0x6D68 //RX_FDEQ_GAIN_7 +47 0x5E6A //RX_FDEQ_GAIN_8 +48 0x6668 //RX_FDEQ_GAIN_9 +49 0x645A //RX_FDEQ_GAIN_10 +50 0x5A5E //RX_FDEQ_GAIN_11 +51 0x6A58 //RX_FDEQ_GAIN_12 +52 0x646E //RX_FDEQ_GAIN_13 +53 0x787C //RX_FDEQ_GAIN_14 +54 0x9898 //RX_FDEQ_GAIN_15 +55 0x4848 //RX_FDEQ_GAIN_16 +56 0x4848 //RX_FDEQ_GAIN_17 +57 0x4848 //RX_FDEQ_GAIN_18 +58 0x4848 //RX_FDEQ_GAIN_19 +59 0x4848 //RX_FDEQ_GAIN_20 +60 0x4848 //RX_FDEQ_GAIN_21 +61 0x4848 //RX_FDEQ_GAIN_22 +62 0x4848 //RX_FDEQ_GAIN_23 +63 0x0301 //RX_FDEQ_BIN_0 +64 0x0204 //RX_FDEQ_BIN_1 +65 0x0203 //RX_FDEQ_BIN_2 +66 0x0205 //RX_FDEQ_BIN_3 +67 0x0404 //RX_FDEQ_BIN_4 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0410 //RX_FDEQ_BIN_6 +70 0x050A //RX_FDEQ_BIN_7 +71 0x0B07 //RX_FDEQ_BIN_8 +72 0x120E //RX_FDEQ_BIN_9 +73 0x100E //RX_FDEQ_BIN_10 +74 0x0E2D //RX_FDEQ_BIN_11 +75 0x1923 //RX_FDEQ_BIN_12 +76 0x151E //RX_FDEQ_BIN_13 +77 0x1E2D //RX_FDEQ_BIN_14 +78 0x2D40 //RX_FDEQ_BIN_15 +79 0x0000 //RX_FDEQ_BIN_16 +80 0x0000 //RX_FDEQ_BIN_17 +81 0x0000 //RX_FDEQ_BIN_18 +82 0x0000 //RX_FDEQ_BIN_19 +83 0x0000 //RX_FDEQ_BIN_20 +84 0x0000 //RX_FDEQ_BIN_21 +85 0x0000 //RX_FDEQ_BIN_22 +86 0x0000 //RX_FDEQ_BIN_23 +87 0x4000 //RX_FDEQ_RESRV_0 +88 0x0320 //RX_FDEQ_RESRV_1 +89 0x0018 //RX_FDDRC_BAND_MARGIN_0 +90 0x0035 //RX_FDDRC_BAND_MARGIN_1 +91 0x00D5 //RX_FDDRC_BAND_MARGIN_2 +92 0x0120 //RX_FDDRC_BAND_MARGIN_3 +93 0x0004 //RX_FDDRC_BLOCK_EXP +94 0x5000 //RX_FDDRC_THRD_2_0 +95 0x5000 //RX_FDDRC_THRD_2_1 +96 0x2000 //RX_FDDRC_THRD_2_2 +97 0x5000 //RX_FDDRC_THRD_2_3 +98 0x6400 //RX_FDDRC_THRD_3_0 +99 0x6400 //RX_FDDRC_THRD_3_1 +100 0x2000 //RX_FDDRC_THRD_3_2 +101 0x5000 //RX_FDDRC_THRD_3_3 +102 0x4000 //RX_FDDRC_SLANT_0_0 +103 0x4000 //RX_FDDRC_SLANT_0_1 +104 0x4000 //RX_FDDRC_SLANT_0_2 +105 0x4000 //RX_FDDRC_SLANT_0_3 +106 0x7FFF //RX_FDDRC_SLANT_1_0 +107 0x7FFF //RX_FDDRC_SLANT_1_1 +108 0x7FFF //RX_FDDRC_SLANT_1_2 +109 0x7FFF //RX_FDDRC_SLANT_1_3 +110 0x0000 //RX_FDDRC_RESRV_0 +129 0x0100 //RX_SPK_VOL 130 0x0000 //RX_VOL_RESRV_0 #VOL 5 6 0x6000 //RX_TDDRC_ALPHA_UP_1 -7 0x6000 //RX_TDDRC_ALPHA_UP_2 +7 0x7EB8 //RX_TDDRC_ALPHA_UP_2 8 0x6000 //RX_TDDRC_ALPHA_UP_3 9 0x1000 //RX_TDDRC_ALPHA_UP_4 27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 -29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 -32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +29 0x6000 //RX_TDDRC_ALPHA_DWN_3 +32 0x4000 //RX_TDDRC_ALPHA_DWN_4 33 0x7214 //RX_TDDRC_LIMITER_THRD 34 0x0800 //RX_TDDRC_LIMITER_GAIN -112 0x0002 //RX_TDDRC_THRD_0 +112 0x0000 //RX_TDDRC_THRD_0 113 0x0004 //RX_TDDRC_THRD_1 -114 0x1A00 //RX_TDDRC_THRD_2 -115 0x1A00 //RX_TDDRC_THRD_3 -116 0x7EB8 //RX_TDDRC_SLANT_0 -117 0x2500 //RX_TDDRC_SLANT_1 +114 0x0340 //RX_TDDRC_THRD_2 +115 0x1C00 //RX_TDDRC_THRD_3 +116 0x0000 //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 118 0x6000 //RX_TDDRC_ALPHA_UP_0 119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 120 0x0000 //RX_TDDRC_HMNC_FLAG 121 0x199A //RX_TDDRC_HMNC_GAIN 122 0x0001 //RX_TDDRC_SMT_FLAG 123 0x0CCD //RX_TDDRC_SMT_W -124 0x032A //RX_TDDRC_DRC_GAIN +124 0x01EE //RX_TDDRC_DRC_GAIN 38 0x0020 //RX_FDEQ_SUBNUM -39 0x4848 //RX_FDEQ_GAIN_0 -40 0x3B3B //RX_FDEQ_GAIN_1 -41 0x3942 //RX_FDEQ_GAIN_2 -42 0x4645 //RX_FDEQ_GAIN_3 -43 0x494A //RX_FDEQ_GAIN_4 -44 0x5D5A //RX_FDEQ_GAIN_5 -45 0x5B5B //RX_FDEQ_GAIN_6 -46 0x5A51 //RX_FDEQ_GAIN_7 -47 0x514F //RX_FDEQ_GAIN_8 -48 0x5568 //RX_FDEQ_GAIN_9 -49 0x7460 //RX_FDEQ_GAIN_10 -50 0x544E //RX_FDEQ_GAIN_11 -51 0x4848 //RX_FDEQ_GAIN_12 -52 0x484A //RX_FDEQ_GAIN_13 -53 0x5155 //RX_FDEQ_GAIN_14 -54 0x577B //RX_FDEQ_GAIN_15 +39 0x8464 //RX_FDEQ_GAIN_0 +40 0x5150 //RX_FDEQ_GAIN_1 +41 0x555C //RX_FDEQ_GAIN_2 +42 0x6E75 //RX_FDEQ_GAIN_3 +43 0x8077 //RX_FDEQ_GAIN_4 +44 0x756D //RX_FDEQ_GAIN_5 +45 0x6667 //RX_FDEQ_GAIN_6 +46 0x6D68 //RX_FDEQ_GAIN_7 +47 0x5E6A //RX_FDEQ_GAIN_8 +48 0x6668 //RX_FDEQ_GAIN_9 +49 0x645A //RX_FDEQ_GAIN_10 +50 0x5A5E //RX_FDEQ_GAIN_11 +51 0x6A58 //RX_FDEQ_GAIN_12 +52 0x646E //RX_FDEQ_GAIN_13 +53 0x787C //RX_FDEQ_GAIN_14 +54 0x9898 //RX_FDEQ_GAIN_15 55 0x4848 //RX_FDEQ_GAIN_16 56 0x4848 //RX_FDEQ_GAIN_17 57 0x4848 //RX_FDEQ_GAIN_18 @@ -28372,22 +28372,22 @@ 60 0x4848 //RX_FDEQ_GAIN_21 61 0x4848 //RX_FDEQ_GAIN_22 62 0x4848 //RX_FDEQ_GAIN_23 -63 0x0202 //RX_FDEQ_BIN_0 -64 0x0203 //RX_FDEQ_BIN_1 -65 0x0303 //RX_FDEQ_BIN_2 -66 0x0304 //RX_FDEQ_BIN_3 +63 0x0301 //RX_FDEQ_BIN_0 +64 0x0204 //RX_FDEQ_BIN_1 +65 0x0203 //RX_FDEQ_BIN_2 +66 0x0205 //RX_FDEQ_BIN_3 67 0x0404 //RX_FDEQ_BIN_4 -68 0x0308 //RX_FDEQ_BIN_5 -69 0x0808 //RX_FDEQ_BIN_6 -70 0x090A //RX_FDEQ_BIN_7 -71 0x0B0C //RX_FDEQ_BIN_8 -72 0x0D0E //RX_FDEQ_BIN_9 -73 0x1013 //RX_FDEQ_BIN_10 -74 0x1719 //RX_FDEQ_BIN_11 -75 0x1B1E //RX_FDEQ_BIN_12 -76 0x1E1E //RX_FDEQ_BIN_13 -77 0x1E28 //RX_FDEQ_BIN_14 -78 0x282C //RX_FDEQ_BIN_15 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0410 //RX_FDEQ_BIN_6 +70 0x050A //RX_FDEQ_BIN_7 +71 0x0B07 //RX_FDEQ_BIN_8 +72 0x120E //RX_FDEQ_BIN_9 +73 0x100E //RX_FDEQ_BIN_10 +74 0x0E2D //RX_FDEQ_BIN_11 +75 0x1923 //RX_FDEQ_BIN_12 +76 0x151E //RX_FDEQ_BIN_13 +77 0x1E2D //RX_FDEQ_BIN_14 +78 0x2D40 //RX_FDEQ_BIN_15 79 0x0000 //RX_FDEQ_BIN_16 80 0x0000 //RX_FDEQ_BIN_17 81 0x0000 //RX_FDEQ_BIN_18 @@ -28420,49 +28420,49 @@ 108 0x7FFF //RX_FDDRC_SLANT_1_2 109 0x7FFF //RX_FDDRC_SLANT_1_3 110 0x0000 //RX_FDDRC_RESRV_0 -129 0x008E //RX_SPK_VOL +129 0x0100 //RX_SPK_VOL 130 0x0000 //RX_VOL_RESRV_0 #VOL 6 6 0x6000 //RX_TDDRC_ALPHA_UP_1 -7 0x6000 //RX_TDDRC_ALPHA_UP_2 +7 0x7EB8 //RX_TDDRC_ALPHA_UP_2 8 0x6000 //RX_TDDRC_ALPHA_UP_3 9 0x1000 //RX_TDDRC_ALPHA_UP_4 27 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 28 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 -29 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 -32 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +29 0x6000 //RX_TDDRC_ALPHA_DWN_3 +32 0x4000 //RX_TDDRC_ALPHA_DWN_4 33 0x7214 //RX_TDDRC_LIMITER_THRD 34 0x0800 //RX_TDDRC_LIMITER_GAIN 112 0x0002 //RX_TDDRC_THRD_0 -113 0x0004 //RX_TDDRC_THRD_1 -114 0x1A00 //RX_TDDRC_THRD_2 -115 0x1A00 //RX_TDDRC_THRD_3 -116 0x7EB8 //RX_TDDRC_SLANT_0 -117 0x2500 //RX_TDDRC_SLANT_1 +113 0x0006 //RX_TDDRC_THRD_1 +114 0x0340 //RX_TDDRC_THRD_2 +115 0x1C00 //RX_TDDRC_THRD_3 +116 0x0000 //RX_TDDRC_SLANT_0 +117 0x7FFF //RX_TDDRC_SLANT_1 118 0x6000 //RX_TDDRC_ALPHA_UP_0 119 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 120 0x0000 //RX_TDDRC_HMNC_FLAG 121 0x199A //RX_TDDRC_HMNC_GAIN 122 0x0001 //RX_TDDRC_SMT_FLAG 123 0x0CCD //RX_TDDRC_SMT_W -124 0x032A //RX_TDDRC_DRC_GAIN +124 0x03AD //RX_TDDRC_DRC_GAIN 38 0x0020 //RX_FDEQ_SUBNUM -39 0x4848 //RX_FDEQ_GAIN_0 -40 0x3B3B //RX_FDEQ_GAIN_1 -41 0x3942 //RX_FDEQ_GAIN_2 -42 0x4645 //RX_FDEQ_GAIN_3 -43 0x494A //RX_FDEQ_GAIN_4 -44 0x5D5A //RX_FDEQ_GAIN_5 -45 0x5B5B //RX_FDEQ_GAIN_6 -46 0x5A51 //RX_FDEQ_GAIN_7 -47 0x514F //RX_FDEQ_GAIN_8 -48 0x5568 //RX_FDEQ_GAIN_9 -49 0x7460 //RX_FDEQ_GAIN_10 -50 0x544E //RX_FDEQ_GAIN_11 -51 0x4848 //RX_FDEQ_GAIN_12 -52 0x484A //RX_FDEQ_GAIN_13 -53 0x5155 //RX_FDEQ_GAIN_14 -54 0x577B //RX_FDEQ_GAIN_15 +39 0x8468 //RX_FDEQ_GAIN_0 +40 0x4F4F //RX_FDEQ_GAIN_1 +41 0x555A //RX_FDEQ_GAIN_2 +42 0x6069 //RX_FDEQ_GAIN_3 +43 0x7D86 //RX_FDEQ_GAIN_4 +44 0x8682 //RX_FDEQ_GAIN_5 +45 0x7461 //RX_FDEQ_GAIN_6 +46 0x5352 //RX_FDEQ_GAIN_7 +47 0x5860 //RX_FDEQ_GAIN_8 +48 0x5D5F //RX_FDEQ_GAIN_9 +49 0x5A52 //RX_FDEQ_GAIN_10 +50 0x535A //RX_FDEQ_GAIN_11 +51 0x6654 //RX_FDEQ_GAIN_12 +52 0x6068 //RX_FDEQ_GAIN_13 +53 0x6F69 //RX_FDEQ_GAIN_14 +54 0x9898 //RX_FDEQ_GAIN_15 55 0x4848 //RX_FDEQ_GAIN_16 56 0x4848 //RX_FDEQ_GAIN_17 57 0x4848 //RX_FDEQ_GAIN_18 @@ -28471,22 +28471,22 @@ 60 0x4848 //RX_FDEQ_GAIN_21 61 0x4848 //RX_FDEQ_GAIN_22 62 0x4848 //RX_FDEQ_GAIN_23 -63 0x0202 //RX_FDEQ_BIN_0 -64 0x0203 //RX_FDEQ_BIN_1 -65 0x0303 //RX_FDEQ_BIN_2 -66 0x0304 //RX_FDEQ_BIN_3 +63 0x0301 //RX_FDEQ_BIN_0 +64 0x0204 //RX_FDEQ_BIN_1 +65 0x0203 //RX_FDEQ_BIN_2 +66 0x0205 //RX_FDEQ_BIN_3 67 0x0404 //RX_FDEQ_BIN_4 -68 0x0308 //RX_FDEQ_BIN_5 -69 0x0808 //RX_FDEQ_BIN_6 -70 0x090A //RX_FDEQ_BIN_7 -71 0x0B0C //RX_FDEQ_BIN_8 -72 0x0D0E //RX_FDEQ_BIN_9 -73 0x1013 //RX_FDEQ_BIN_10 -74 0x1719 //RX_FDEQ_BIN_11 -75 0x1B1E //RX_FDEQ_BIN_12 -76 0x1E1E //RX_FDEQ_BIN_13 -77 0x1E28 //RX_FDEQ_BIN_14 -78 0x282C //RX_FDEQ_BIN_15 +68 0x0506 //RX_FDEQ_BIN_5 +69 0x0410 //RX_FDEQ_BIN_6 +70 0x050A //RX_FDEQ_BIN_7 +71 0x0B07 //RX_FDEQ_BIN_8 +72 0x120E //RX_FDEQ_BIN_9 +73 0x100E //RX_FDEQ_BIN_10 +74 0x0E2D //RX_FDEQ_BIN_11 +75 0x1923 //RX_FDEQ_BIN_12 +76 0x151E //RX_FDEQ_BIN_13 +77 0x1E2D //RX_FDEQ_BIN_14 +78 0x2D40 //RX_FDEQ_BIN_15 79 0x0000 //RX_FDEQ_BIN_16 80 0x0000 //RX_FDEQ_BIN_17 81 0x0000 //RX_FDEQ_BIN_18 @@ -28681,45 +28681,45 @@ 313 0x0000 //RX_BWE_RESRV_2 #VOL 0 163 0x6000 //RX_TDDRC_ALPHA_UP_1 -164 0x6000 //RX_TDDRC_ALPHA_UP_2 +164 0x7EB8 //RX_TDDRC_ALPHA_UP_2 165 0x6000 //RX_TDDRC_ALPHA_UP_3 166 0x1000 //RX_TDDRC_ALPHA_UP_4 184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 -186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 -189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +186 0x6000 //RX_TDDRC_ALPHA_DWN_3 +189 0x4000 //RX_TDDRC_ALPHA_DWN_4 190 0x7214 //RX_TDDRC_LIMITER_THRD 191 0x0800 //RX_TDDRC_LIMITER_GAIN -269 0x0002 //RX_TDDRC_THRD_0 -270 0x0004 //RX_TDDRC_THRD_1 -271 0x1A00 //RX_TDDRC_THRD_2 -272 0x1A00 //RX_TDDRC_THRD_3 -273 0x7EB8 //RX_TDDRC_SLANT_0 -274 0x2500 //RX_TDDRC_SLANT_1 +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x0340 //RX_TDDRC_THRD_2 +272 0x19C0 //RX_TDDRC_THRD_3 +273 0x0000 //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 275 0x6000 //RX_TDDRC_ALPHA_UP_0 276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 277 0x0000 //RX_TDDRC_HMNC_FLAG 278 0x199A //RX_TDDRC_HMNC_GAIN 279 0x0001 //RX_TDDRC_SMT_FLAG 280 0x0CCD //RX_TDDRC_SMT_W -281 0x0550 //RX_TDDRC_DRC_GAIN +281 0x0100 //RX_TDDRC_DRC_GAIN 195 0x0020 //RX_FDEQ_SUBNUM -196 0x4848 //RX_FDEQ_GAIN_0 -197 0x4848 //RX_FDEQ_GAIN_1 -198 0x4848 //RX_FDEQ_GAIN_2 -199 0x4848 //RX_FDEQ_GAIN_3 -200 0x4848 //RX_FDEQ_GAIN_4 -201 0x4848 //RX_FDEQ_GAIN_5 -202 0x4850 //RX_FDEQ_GAIN_6 -203 0x4848 //RX_FDEQ_GAIN_7 -204 0x4860 //RX_FDEQ_GAIN_8 -205 0x7468 //RX_FDEQ_GAIN_9 -206 0x6060 //RX_FDEQ_GAIN_10 -207 0x6060 //RX_FDEQ_GAIN_11 -208 0x5C54 //RX_FDEQ_GAIN_12 -209 0x5450 //RX_FDEQ_GAIN_13 -210 0x5050 //RX_FDEQ_GAIN_14 -211 0x5860 //RX_FDEQ_GAIN_15 +196 0x8458 //RX_FDEQ_GAIN_0 +197 0x4B4B //RX_FDEQ_GAIN_1 +198 0x5156 //RX_FDEQ_GAIN_2 +199 0x646C //RX_FDEQ_GAIN_3 +200 0x7B73 //RX_FDEQ_GAIN_4 +201 0x6D66 //RX_FDEQ_GAIN_5 +202 0x6768 //RX_FDEQ_GAIN_6 +203 0x6D68 //RX_FDEQ_GAIN_7 +204 0x5E6A //RX_FDEQ_GAIN_8 +205 0x6668 //RX_FDEQ_GAIN_9 +206 0x645A //RX_FDEQ_GAIN_10 +207 0x5A5E //RX_FDEQ_GAIN_11 +208 0x6A58 //RX_FDEQ_GAIN_12 +209 0x646E //RX_FDEQ_GAIN_13 +210 0x787C //RX_FDEQ_GAIN_14 +211 0x9898 //RX_FDEQ_GAIN_15 212 0x4848 //RX_FDEQ_GAIN_16 213 0x4848 //RX_FDEQ_GAIN_17 214 0x4848 //RX_FDEQ_GAIN_18 @@ -28728,319 +28728,22 @@ 217 0x4848 //RX_FDEQ_GAIN_21 218 0x4848 //RX_FDEQ_GAIN_22 219 0x4848 //RX_FDEQ_GAIN_23 -220 0x0202 //RX_FDEQ_BIN_0 -221 0x0203 //RX_FDEQ_BIN_1 -222 0x0303 //RX_FDEQ_BIN_2 -223 0x0304 //RX_FDEQ_BIN_3 +220 0x0301 //RX_FDEQ_BIN_0 +221 0x0204 //RX_FDEQ_BIN_1 +222 0x0203 //RX_FDEQ_BIN_2 +223 0x0205 //RX_FDEQ_BIN_3 224 0x0404 //RX_FDEQ_BIN_4 -225 0x0308 //RX_FDEQ_BIN_5 -226 0x0808 //RX_FDEQ_BIN_6 -227 0x090A //RX_FDEQ_BIN_7 -228 0x0B0C //RX_FDEQ_BIN_8 -229 0x0D0E //RX_FDEQ_BIN_9 -230 0x1013 //RX_FDEQ_BIN_10 -231 0x1719 //RX_FDEQ_BIN_11 -232 0x1B1E //RX_FDEQ_BIN_12 -233 0x1E1E //RX_FDEQ_BIN_13 -234 0x1E28 //RX_FDEQ_BIN_14 -235 0x282C //RX_FDEQ_BIN_15 -236 0x0000 //RX_FDEQ_BIN_16 -237 0x0000 //RX_FDEQ_BIN_17 -238 0x0000 //RX_FDEQ_BIN_18 -239 0x0000 //RX_FDEQ_BIN_19 -240 0x0000 //RX_FDEQ_BIN_20 -241 0x0000 //RX_FDEQ_BIN_21 -242 0x0000 //RX_FDEQ_BIN_22 -243 0x0000 //RX_FDEQ_BIN_23 -244 0x4000 //RX_FDEQ_RESRV_0 -245 0x0320 //RX_FDEQ_RESRV_1 -246 0x0018 //RX_FDDRC_BAND_MARGIN_0 -247 0x0035 //RX_FDDRC_BAND_MARGIN_1 -248 0x00D5 //RX_FDDRC_BAND_MARGIN_2 -249 0x0120 //RX_FDDRC_BAND_MARGIN_3 -250 0x0004 //RX_FDDRC_BLOCK_EXP -251 0x5000 //RX_FDDRC_THRD_2_0 -252 0x5000 //RX_FDDRC_THRD_2_1 -253 0x2000 //RX_FDDRC_THRD_2_2 -254 0x5000 //RX_FDDRC_THRD_2_3 -255 0x6400 //RX_FDDRC_THRD_3_0 -256 0x6400 //RX_FDDRC_THRD_3_1 -257 0x2000 //RX_FDDRC_THRD_3_2 -258 0x5000 //RX_FDDRC_THRD_3_3 -259 0x4000 //RX_FDDRC_SLANT_0_0 -260 0x4000 //RX_FDDRC_SLANT_0_1 -261 0x4000 //RX_FDDRC_SLANT_0_2 -262 0x4000 //RX_FDDRC_SLANT_0_3 -263 0x7FFF //RX_FDDRC_SLANT_1_0 -264 0x7FFF //RX_FDDRC_SLANT_1_1 -265 0x7FFF //RX_FDDRC_SLANT_1_2 -266 0x7FFF //RX_FDDRC_SLANT_1_3 -267 0x0000 //RX_FDDRC_RESRV_0 -286 0x0014 //RX_SPK_VOL -287 0x0000 //RX_VOL_RESRV_0 -#VOL 1 -163 0x6000 //RX_TDDRC_ALPHA_UP_1 -164 0x6000 //RX_TDDRC_ALPHA_UP_2 -165 0x6000 //RX_TDDRC_ALPHA_UP_3 -166 0x1000 //RX_TDDRC_ALPHA_UP_4 -184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 -185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 -186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 -189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 -190 0x7214 //RX_TDDRC_LIMITER_THRD -191 0x0800 //RX_TDDRC_LIMITER_GAIN -269 0x0002 //RX_TDDRC_THRD_0 -270 0x0004 //RX_TDDRC_THRD_1 -271 0x1A00 //RX_TDDRC_THRD_2 -272 0x1A00 //RX_TDDRC_THRD_3 -273 0x7EB8 //RX_TDDRC_SLANT_0 -274 0x2500 //RX_TDDRC_SLANT_1 -275 0x6000 //RX_TDDRC_ALPHA_UP_0 -276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 -277 0x0000 //RX_TDDRC_HMNC_FLAG -278 0x199A //RX_TDDRC_HMNC_GAIN -279 0x0001 //RX_TDDRC_SMT_FLAG -280 0x0CCD //RX_TDDRC_SMT_W -281 0x0550 //RX_TDDRC_DRC_GAIN -195 0x0020 //RX_FDEQ_SUBNUM -196 0x4848 //RX_FDEQ_GAIN_0 -197 0x4848 //RX_FDEQ_GAIN_1 -198 0x4848 //RX_FDEQ_GAIN_2 -199 0x4848 //RX_FDEQ_GAIN_3 -200 0x4848 //RX_FDEQ_GAIN_4 -201 0x4848 //RX_FDEQ_GAIN_5 -202 0x4850 //RX_FDEQ_GAIN_6 -203 0x4848 //RX_FDEQ_GAIN_7 -204 0x4860 //RX_FDEQ_GAIN_8 -205 0x7468 //RX_FDEQ_GAIN_9 -206 0x6060 //RX_FDEQ_GAIN_10 -207 0x6060 //RX_FDEQ_GAIN_11 -208 0x5C54 //RX_FDEQ_GAIN_12 -209 0x5450 //RX_FDEQ_GAIN_13 -210 0x5050 //RX_FDEQ_GAIN_14 -211 0x5860 //RX_FDEQ_GAIN_15 -212 0x4848 //RX_FDEQ_GAIN_16 -213 0x4848 //RX_FDEQ_GAIN_17 -214 0x4848 //RX_FDEQ_GAIN_18 -215 0x4848 //RX_FDEQ_GAIN_19 -216 0x4848 //RX_FDEQ_GAIN_20 -217 0x4848 //RX_FDEQ_GAIN_21 -218 0x4848 //RX_FDEQ_GAIN_22 -219 0x4848 //RX_FDEQ_GAIN_23 -220 0x0202 //RX_FDEQ_BIN_0 -221 0x0203 //RX_FDEQ_BIN_1 -222 0x0303 //RX_FDEQ_BIN_2 -223 0x0304 //RX_FDEQ_BIN_3 -224 0x0404 //RX_FDEQ_BIN_4 -225 0x0308 //RX_FDEQ_BIN_5 -226 0x0808 //RX_FDEQ_BIN_6 -227 0x090A //RX_FDEQ_BIN_7 -228 0x0B0C //RX_FDEQ_BIN_8 -229 0x0D0E //RX_FDEQ_BIN_9 -230 0x1013 //RX_FDEQ_BIN_10 -231 0x1719 //RX_FDEQ_BIN_11 -232 0x1B1E //RX_FDEQ_BIN_12 -233 0x1E1E //RX_FDEQ_BIN_13 -234 0x1E28 //RX_FDEQ_BIN_14 -235 0x282C //RX_FDEQ_BIN_15 -236 0x0000 //RX_FDEQ_BIN_16 -237 0x0000 //RX_FDEQ_BIN_17 -238 0x0000 //RX_FDEQ_BIN_18 -239 0x0000 //RX_FDEQ_BIN_19 -240 0x0000 //RX_FDEQ_BIN_20 -241 0x0000 //RX_FDEQ_BIN_21 -242 0x0000 //RX_FDEQ_BIN_22 -243 0x0000 //RX_FDEQ_BIN_23 -244 0x4000 //RX_FDEQ_RESRV_0 -245 0x0320 //RX_FDEQ_RESRV_1 -246 0x0018 //RX_FDDRC_BAND_MARGIN_0 -247 0x0035 //RX_FDDRC_BAND_MARGIN_1 -248 0x00D5 //RX_FDDRC_BAND_MARGIN_2 -249 0x0120 //RX_FDDRC_BAND_MARGIN_3 -250 0x0004 //RX_FDDRC_BLOCK_EXP -251 0x5000 //RX_FDDRC_THRD_2_0 -252 0x5000 //RX_FDDRC_THRD_2_1 -253 0x2000 //RX_FDDRC_THRD_2_2 -254 0x5000 //RX_FDDRC_THRD_2_3 -255 0x6400 //RX_FDDRC_THRD_3_0 -256 0x6400 //RX_FDDRC_THRD_3_1 -257 0x2000 //RX_FDDRC_THRD_3_2 -258 0x5000 //RX_FDDRC_THRD_3_3 -259 0x4000 //RX_FDDRC_SLANT_0_0 -260 0x4000 //RX_FDDRC_SLANT_0_1 -261 0x4000 //RX_FDDRC_SLANT_0_2 -262 0x4000 //RX_FDDRC_SLANT_0_3 -263 0x7FFF //RX_FDDRC_SLANT_1_0 -264 0x7FFF //RX_FDDRC_SLANT_1_1 -265 0x7FFF //RX_FDDRC_SLANT_1_2 -266 0x7FFF //RX_FDDRC_SLANT_1_3 -267 0x0000 //RX_FDDRC_RESRV_0 -286 0x001D //RX_SPK_VOL -287 0x0000 //RX_VOL_RESRV_0 -#VOL 2 -163 0x6000 //RX_TDDRC_ALPHA_UP_1 -164 0x6000 //RX_TDDRC_ALPHA_UP_2 -165 0x6000 //RX_TDDRC_ALPHA_UP_3 -166 0x1000 //RX_TDDRC_ALPHA_UP_4 -184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 -185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 -186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 -189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 -190 0x7214 //RX_TDDRC_LIMITER_THRD -191 0x0800 //RX_TDDRC_LIMITER_GAIN -269 0x0002 //RX_TDDRC_THRD_0 -270 0x0004 //RX_TDDRC_THRD_1 -271 0x1A00 //RX_TDDRC_THRD_2 -272 0x1A00 //RX_TDDRC_THRD_3 -273 0x7EB8 //RX_TDDRC_SLANT_0 -274 0x2500 //RX_TDDRC_SLANT_1 -275 0x6000 //RX_TDDRC_ALPHA_UP_0 -276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 -277 0x0000 //RX_TDDRC_HMNC_FLAG -278 0x199A //RX_TDDRC_HMNC_GAIN -279 0x0001 //RX_TDDRC_SMT_FLAG -280 0x0CCD //RX_TDDRC_SMT_W -281 0x0550 //RX_TDDRC_DRC_GAIN -195 0x0020 //RX_FDEQ_SUBNUM -196 0x4848 //RX_FDEQ_GAIN_0 -197 0x4848 //RX_FDEQ_GAIN_1 -198 0x4848 //RX_FDEQ_GAIN_2 -199 0x4848 //RX_FDEQ_GAIN_3 -200 0x4848 //RX_FDEQ_GAIN_4 -201 0x4848 //RX_FDEQ_GAIN_5 -202 0x4850 //RX_FDEQ_GAIN_6 -203 0x4848 //RX_FDEQ_GAIN_7 -204 0x4860 //RX_FDEQ_GAIN_8 -205 0x7468 //RX_FDEQ_GAIN_9 -206 0x6060 //RX_FDEQ_GAIN_10 -207 0x6060 //RX_FDEQ_GAIN_11 -208 0x5C54 //RX_FDEQ_GAIN_12 -209 0x5450 //RX_FDEQ_GAIN_13 -210 0x5050 //RX_FDEQ_GAIN_14 -211 0x5860 //RX_FDEQ_GAIN_15 -212 0x4848 //RX_FDEQ_GAIN_16 -213 0x4848 //RX_FDEQ_GAIN_17 -214 0x4848 //RX_FDEQ_GAIN_18 -215 0x4848 //RX_FDEQ_GAIN_19 -216 0x4848 //RX_FDEQ_GAIN_20 -217 0x4848 //RX_FDEQ_GAIN_21 -218 0x4848 //RX_FDEQ_GAIN_22 -219 0x4848 //RX_FDEQ_GAIN_23 -220 0x0202 //RX_FDEQ_BIN_0 -221 0x0203 //RX_FDEQ_BIN_1 -222 0x0303 //RX_FDEQ_BIN_2 -223 0x0304 //RX_FDEQ_BIN_3 -224 0x0404 //RX_FDEQ_BIN_4 -225 0x0308 //RX_FDEQ_BIN_5 -226 0x0808 //RX_FDEQ_BIN_6 -227 0x090A //RX_FDEQ_BIN_7 -228 0x0B0C //RX_FDEQ_BIN_8 -229 0x0D0E //RX_FDEQ_BIN_9 -230 0x1013 //RX_FDEQ_BIN_10 -231 0x1719 //RX_FDEQ_BIN_11 -232 0x1B1E //RX_FDEQ_BIN_12 -233 0x1E1E //RX_FDEQ_BIN_13 -234 0x1E28 //RX_FDEQ_BIN_14 -235 0x282C //RX_FDEQ_BIN_15 -236 0x0000 //RX_FDEQ_BIN_16 -237 0x0000 //RX_FDEQ_BIN_17 -238 0x0000 //RX_FDEQ_BIN_18 -239 0x0000 //RX_FDEQ_BIN_19 -240 0x0000 //RX_FDEQ_BIN_20 -241 0x0000 //RX_FDEQ_BIN_21 -242 0x0000 //RX_FDEQ_BIN_22 -243 0x0000 //RX_FDEQ_BIN_23 -244 0x4000 //RX_FDEQ_RESRV_0 -245 0x0320 //RX_FDEQ_RESRV_1 -246 0x0018 //RX_FDDRC_BAND_MARGIN_0 -247 0x0035 //RX_FDDRC_BAND_MARGIN_1 -248 0x00D5 //RX_FDDRC_BAND_MARGIN_2 -249 0x0120 //RX_FDDRC_BAND_MARGIN_3 -250 0x0004 //RX_FDDRC_BLOCK_EXP -251 0x5000 //RX_FDDRC_THRD_2_0 -252 0x5000 //RX_FDDRC_THRD_2_1 -253 0x2000 //RX_FDDRC_THRD_2_2 -254 0x5000 //RX_FDDRC_THRD_2_3 -255 0x6400 //RX_FDDRC_THRD_3_0 -256 0x6400 //RX_FDDRC_THRD_3_1 -257 0x2000 //RX_FDDRC_THRD_3_2 -258 0x5000 //RX_FDDRC_THRD_3_3 -259 0x4000 //RX_FDDRC_SLANT_0_0 -260 0x4000 //RX_FDDRC_SLANT_0_1 -261 0x4000 //RX_FDDRC_SLANT_0_2 -262 0x4000 //RX_FDDRC_SLANT_0_3 -263 0x7FFF //RX_FDDRC_SLANT_1_0 -264 0x7FFF //RX_FDDRC_SLANT_1_1 -265 0x7FFF //RX_FDDRC_SLANT_1_2 -266 0x7FFF //RX_FDDRC_SLANT_1_3 -267 0x0000 //RX_FDDRC_RESRV_0 -286 0x0029 //RX_SPK_VOL -287 0x0000 //RX_VOL_RESRV_0 -#VOL 3 -163 0x6000 //RX_TDDRC_ALPHA_UP_1 -164 0x6000 //RX_TDDRC_ALPHA_UP_2 -165 0x6000 //RX_TDDRC_ALPHA_UP_3 -166 0x1000 //RX_TDDRC_ALPHA_UP_4 -184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 -185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 -186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 -189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 -190 0x7214 //RX_TDDRC_LIMITER_THRD -191 0x0800 //RX_TDDRC_LIMITER_GAIN -269 0x0002 //RX_TDDRC_THRD_0 -270 0x0004 //RX_TDDRC_THRD_1 -271 0x1A00 //RX_TDDRC_THRD_2 -272 0x1A00 //RX_TDDRC_THRD_3 -273 0x7EB8 //RX_TDDRC_SLANT_0 -274 0x2500 //RX_TDDRC_SLANT_1 -275 0x6000 //RX_TDDRC_ALPHA_UP_0 -276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 -277 0x0000 //RX_TDDRC_HMNC_FLAG -278 0x199A //RX_TDDRC_HMNC_GAIN -279 0x0001 //RX_TDDRC_SMT_FLAG -280 0x0CCD //RX_TDDRC_SMT_W -281 0x0550 //RX_TDDRC_DRC_GAIN -195 0x0020 //RX_FDEQ_SUBNUM -196 0x4848 //RX_FDEQ_GAIN_0 -197 0x4848 //RX_FDEQ_GAIN_1 -198 0x4848 //RX_FDEQ_GAIN_2 -199 0x4848 //RX_FDEQ_GAIN_3 -200 0x4848 //RX_FDEQ_GAIN_4 -201 0x4848 //RX_FDEQ_GAIN_5 -202 0x4850 //RX_FDEQ_GAIN_6 -203 0x4848 //RX_FDEQ_GAIN_7 -204 0x4860 //RX_FDEQ_GAIN_8 -205 0x7468 //RX_FDEQ_GAIN_9 -206 0x6060 //RX_FDEQ_GAIN_10 -207 0x6060 //RX_FDEQ_GAIN_11 -208 0x5C54 //RX_FDEQ_GAIN_12 -209 0x5450 //RX_FDEQ_GAIN_13 -210 0x5050 //RX_FDEQ_GAIN_14 -211 0x5860 //RX_FDEQ_GAIN_15 -212 0x4848 //RX_FDEQ_GAIN_16 -213 0x4848 //RX_FDEQ_GAIN_17 -214 0x4848 //RX_FDEQ_GAIN_18 -215 0x4848 //RX_FDEQ_GAIN_19 -216 0x4848 //RX_FDEQ_GAIN_20 -217 0x4848 //RX_FDEQ_GAIN_21 -218 0x4848 //RX_FDEQ_GAIN_22 -219 0x4848 //RX_FDEQ_GAIN_23 -220 0x0202 //RX_FDEQ_BIN_0 -221 0x0203 //RX_FDEQ_BIN_1 -222 0x0303 //RX_FDEQ_BIN_2 -223 0x0304 //RX_FDEQ_BIN_3 -224 0x0404 //RX_FDEQ_BIN_4 -225 0x0308 //RX_FDEQ_BIN_5 -226 0x0808 //RX_FDEQ_BIN_6 -227 0x090A //RX_FDEQ_BIN_7 -228 0x0B0C //RX_FDEQ_BIN_8 -229 0x0D0E //RX_FDEQ_BIN_9 -230 0x1013 //RX_FDEQ_BIN_10 -231 0x1719 //RX_FDEQ_BIN_11 -232 0x1B1E //RX_FDEQ_BIN_12 -233 0x1E1E //RX_FDEQ_BIN_13 -234 0x1E28 //RX_FDEQ_BIN_14 -235 0x282C //RX_FDEQ_BIN_15 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0410 //RX_FDEQ_BIN_6 +227 0x050A //RX_FDEQ_BIN_7 +228 0x0B07 //RX_FDEQ_BIN_8 +229 0x120E //RX_FDEQ_BIN_9 +230 0x100E //RX_FDEQ_BIN_10 +231 0x0E2D //RX_FDEQ_BIN_11 +232 0x1923 //RX_FDEQ_BIN_12 +233 0x151E //RX_FDEQ_BIN_13 +234 0x1E2D //RX_FDEQ_BIN_14 +235 0x2D40 //RX_FDEQ_BIN_15 236 0x0000 //RX_FDEQ_BIN_16 237 0x0000 //RX_FDEQ_BIN_17 238 0x0000 //RX_FDEQ_BIN_18 @@ -29075,47 +28778,47 @@ 267 0x0000 //RX_FDDRC_RESRV_0 286 0x0039 //RX_SPK_VOL 287 0x0000 //RX_VOL_RESRV_0 -#VOL 4 +#VOL 1 163 0x6000 //RX_TDDRC_ALPHA_UP_1 -164 0x6000 //RX_TDDRC_ALPHA_UP_2 +164 0x7EB8 //RX_TDDRC_ALPHA_UP_2 165 0x6000 //RX_TDDRC_ALPHA_UP_3 166 0x1000 //RX_TDDRC_ALPHA_UP_4 184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 -186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 -189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +186 0x6000 //RX_TDDRC_ALPHA_DWN_3 +189 0x4000 //RX_TDDRC_ALPHA_DWN_4 190 0x7214 //RX_TDDRC_LIMITER_THRD 191 0x0800 //RX_TDDRC_LIMITER_GAIN -269 0x0002 //RX_TDDRC_THRD_0 -270 0x0004 //RX_TDDRC_THRD_1 -271 0x1A00 //RX_TDDRC_THRD_2 -272 0x1A00 //RX_TDDRC_THRD_3 -273 0x7EB8 //RX_TDDRC_SLANT_0 -274 0x2500 //RX_TDDRC_SLANT_1 +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x0340 //RX_TDDRC_THRD_2 +272 0x19C0 //RX_TDDRC_THRD_3 +273 0x0000 //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 275 0x6000 //RX_TDDRC_ALPHA_UP_0 276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 277 0x0000 //RX_TDDRC_HMNC_FLAG 278 0x199A //RX_TDDRC_HMNC_GAIN 279 0x0001 //RX_TDDRC_SMT_FLAG 280 0x0CCD //RX_TDDRC_SMT_W -281 0x0550 //RX_TDDRC_DRC_GAIN +281 0x0100 //RX_TDDRC_DRC_GAIN 195 0x0020 //RX_FDEQ_SUBNUM -196 0x4848 //RX_FDEQ_GAIN_0 -197 0x4848 //RX_FDEQ_GAIN_1 -198 0x4848 //RX_FDEQ_GAIN_2 -199 0x4848 //RX_FDEQ_GAIN_3 -200 0x5454 //RX_FDEQ_GAIN_4 -201 0x7C54 //RX_FDEQ_GAIN_5 -202 0x4850 //RX_FDEQ_GAIN_6 -203 0x4848 //RX_FDEQ_GAIN_7 -204 0x4860 //RX_FDEQ_GAIN_8 -205 0x7468 //RX_FDEQ_GAIN_9 -206 0x6060 //RX_FDEQ_GAIN_10 -207 0x6060 //RX_FDEQ_GAIN_11 -208 0x5C54 //RX_FDEQ_GAIN_12 -209 0x5450 //RX_FDEQ_GAIN_13 -210 0x5050 //RX_FDEQ_GAIN_14 -211 0x5860 //RX_FDEQ_GAIN_15 +196 0x8458 //RX_FDEQ_GAIN_0 +197 0x4B4B //RX_FDEQ_GAIN_1 +198 0x5156 //RX_FDEQ_GAIN_2 +199 0x646C //RX_FDEQ_GAIN_3 +200 0x7B73 //RX_FDEQ_GAIN_4 +201 0x6D66 //RX_FDEQ_GAIN_5 +202 0x6768 //RX_FDEQ_GAIN_6 +203 0x6D68 //RX_FDEQ_GAIN_7 +204 0x5E6A //RX_FDEQ_GAIN_8 +205 0x6668 //RX_FDEQ_GAIN_9 +206 0x645A //RX_FDEQ_GAIN_10 +207 0x5A5E //RX_FDEQ_GAIN_11 +208 0x6A58 //RX_FDEQ_GAIN_12 +209 0x646E //RX_FDEQ_GAIN_13 +210 0x787C //RX_FDEQ_GAIN_14 +211 0x9898 //RX_FDEQ_GAIN_15 212 0x4848 //RX_FDEQ_GAIN_16 213 0x4848 //RX_FDEQ_GAIN_17 214 0x4848 //RX_FDEQ_GAIN_18 @@ -29124,22 +28827,22 @@ 217 0x4848 //RX_FDEQ_GAIN_21 218 0x4848 //RX_FDEQ_GAIN_22 219 0x4848 //RX_FDEQ_GAIN_23 -220 0x0202 //RX_FDEQ_BIN_0 -221 0x0203 //RX_FDEQ_BIN_1 -222 0x0303 //RX_FDEQ_BIN_2 -223 0x0304 //RX_FDEQ_BIN_3 +220 0x0301 //RX_FDEQ_BIN_0 +221 0x0204 //RX_FDEQ_BIN_1 +222 0x0203 //RX_FDEQ_BIN_2 +223 0x0205 //RX_FDEQ_BIN_3 224 0x0404 //RX_FDEQ_BIN_4 -225 0x0308 //RX_FDEQ_BIN_5 -226 0x0808 //RX_FDEQ_BIN_6 -227 0x090A //RX_FDEQ_BIN_7 -228 0x0B0C //RX_FDEQ_BIN_8 -229 0x0D0E //RX_FDEQ_BIN_9 -230 0x1013 //RX_FDEQ_BIN_10 -231 0x1719 //RX_FDEQ_BIN_11 -232 0x1B1E //RX_FDEQ_BIN_12 -233 0x1E1E //RX_FDEQ_BIN_13 -234 0x1E28 //RX_FDEQ_BIN_14 -235 0x282C //RX_FDEQ_BIN_15 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0410 //RX_FDEQ_BIN_6 +227 0x050A //RX_FDEQ_BIN_7 +228 0x0B07 //RX_FDEQ_BIN_8 +229 0x120E //RX_FDEQ_BIN_9 +230 0x100E //RX_FDEQ_BIN_10 +231 0x0E2D //RX_FDEQ_BIN_11 +232 0x1923 //RX_FDEQ_BIN_12 +233 0x151E //RX_FDEQ_BIN_13 +234 0x1E2D //RX_FDEQ_BIN_14 +235 0x2D40 //RX_FDEQ_BIN_15 236 0x0000 //RX_FDEQ_BIN_16 237 0x0000 //RX_FDEQ_BIN_17 238 0x0000 //RX_FDEQ_BIN_18 @@ -29172,49 +28875,346 @@ 265 0x7FFF //RX_FDDRC_SLANT_1_2 266 0x7FFF //RX_FDDRC_SLANT_1_3 267 0x0000 //RX_FDDRC_RESRV_0 -286 0x005F //RX_SPK_VOL +286 0x0054 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 2 +163 0x6000 //RX_TDDRC_ALPHA_UP_1 +164 0x7EB8 //RX_TDDRC_ALPHA_UP_2 +165 0x6000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x6000 //RX_TDDRC_ALPHA_DWN_3 +189 0x4000 //RX_TDDRC_ALPHA_DWN_4 +190 0x7214 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x0340 //RX_TDDRC_THRD_2 +272 0x19C0 //RX_TDDRC_THRD_3 +273 0x0000 //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x6000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0100 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x8458 //RX_FDEQ_GAIN_0 +197 0x4B4B //RX_FDEQ_GAIN_1 +198 0x5156 //RX_FDEQ_GAIN_2 +199 0x646C //RX_FDEQ_GAIN_3 +200 0x7B73 //RX_FDEQ_GAIN_4 +201 0x6D66 //RX_FDEQ_GAIN_5 +202 0x6768 //RX_FDEQ_GAIN_6 +203 0x6D68 //RX_FDEQ_GAIN_7 +204 0x5E6A //RX_FDEQ_GAIN_8 +205 0x6668 //RX_FDEQ_GAIN_9 +206 0x645A //RX_FDEQ_GAIN_10 +207 0x5A5E //RX_FDEQ_GAIN_11 +208 0x6A58 //RX_FDEQ_GAIN_12 +209 0x646E //RX_FDEQ_GAIN_13 +210 0x787C //RX_FDEQ_GAIN_14 +211 0x9898 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0301 //RX_FDEQ_BIN_0 +221 0x0204 //RX_FDEQ_BIN_1 +222 0x0203 //RX_FDEQ_BIN_2 +223 0x0205 //RX_FDEQ_BIN_3 +224 0x0404 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0410 //RX_FDEQ_BIN_6 +227 0x050A //RX_FDEQ_BIN_7 +228 0x0B07 //RX_FDEQ_BIN_8 +229 0x120E //RX_FDEQ_BIN_9 +230 0x100E //RX_FDEQ_BIN_10 +231 0x0E2D //RX_FDEQ_BIN_11 +232 0x1923 //RX_FDEQ_BIN_12 +233 0x151E //RX_FDEQ_BIN_13 +234 0x1E2D //RX_FDEQ_BIN_14 +235 0x2D40 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0035 //RX_FDDRC_BAND_MARGIN_1 +248 0x00D5 //RX_FDDRC_BAND_MARGIN_2 +249 0x0120 //RX_FDDRC_BAND_MARGIN_3 +250 0x0004 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x2000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x2000 //RX_FDDRC_THRD_3_2 +258 0x5000 //RX_FDDRC_THRD_3_3 +259 0x4000 //RX_FDDRC_SLANT_0_0 +260 0x4000 //RX_FDDRC_SLANT_0_1 +261 0x4000 //RX_FDDRC_SLANT_0_2 +262 0x4000 //RX_FDDRC_SLANT_0_3 +263 0x7FFF //RX_FDDRC_SLANT_1_0 +264 0x7FFF //RX_FDDRC_SLANT_1_1 +265 0x7FFF //RX_FDDRC_SLANT_1_2 +266 0x7FFF //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0085 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 3 +163 0x6000 //RX_TDDRC_ALPHA_UP_1 +164 0x7EB8 //RX_TDDRC_ALPHA_UP_2 +165 0x6000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x6000 //RX_TDDRC_ALPHA_DWN_3 +189 0x4000 //RX_TDDRC_ALPHA_DWN_4 +190 0x7214 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0002 //RX_TDDRC_THRD_1 +271 0x0340 //RX_TDDRC_THRD_2 +272 0x19C0 //RX_TDDRC_THRD_3 +273 0x0000 //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x6000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0100 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x8458 //RX_FDEQ_GAIN_0 +197 0x4B4B //RX_FDEQ_GAIN_1 +198 0x5156 //RX_FDEQ_GAIN_2 +199 0x646C //RX_FDEQ_GAIN_3 +200 0x7B73 //RX_FDEQ_GAIN_4 +201 0x6D66 //RX_FDEQ_GAIN_5 +202 0x6768 //RX_FDEQ_GAIN_6 +203 0x6D68 //RX_FDEQ_GAIN_7 +204 0x5E6A //RX_FDEQ_GAIN_8 +205 0x6668 //RX_FDEQ_GAIN_9 +206 0x645A //RX_FDEQ_GAIN_10 +207 0x5A5E //RX_FDEQ_GAIN_11 +208 0x6A58 //RX_FDEQ_GAIN_12 +209 0x646E //RX_FDEQ_GAIN_13 +210 0x787C //RX_FDEQ_GAIN_14 +211 0x9898 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0301 //RX_FDEQ_BIN_0 +221 0x0204 //RX_FDEQ_BIN_1 +222 0x0203 //RX_FDEQ_BIN_2 +223 0x0205 //RX_FDEQ_BIN_3 +224 0x0404 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0410 //RX_FDEQ_BIN_6 +227 0x050A //RX_FDEQ_BIN_7 +228 0x0B07 //RX_FDEQ_BIN_8 +229 0x120E //RX_FDEQ_BIN_9 +230 0x100E //RX_FDEQ_BIN_10 +231 0x0E2D //RX_FDEQ_BIN_11 +232 0x1923 //RX_FDEQ_BIN_12 +233 0x151E //RX_FDEQ_BIN_13 +234 0x1E2D //RX_FDEQ_BIN_14 +235 0x2D40 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0035 //RX_FDDRC_BAND_MARGIN_1 +248 0x00D5 //RX_FDDRC_BAND_MARGIN_2 +249 0x0120 //RX_FDDRC_BAND_MARGIN_3 +250 0x0004 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x2000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x2000 //RX_FDDRC_THRD_3_2 +258 0x5000 //RX_FDDRC_THRD_3_3 +259 0x4000 //RX_FDDRC_SLANT_0_0 +260 0x4000 //RX_FDDRC_SLANT_0_1 +261 0x4000 //RX_FDDRC_SLANT_0_2 +262 0x4000 //RX_FDDRC_SLANT_0_3 +263 0x7FFF //RX_FDDRC_SLANT_1_0 +264 0x7FFF //RX_FDDRC_SLANT_1_1 +265 0x7FFF //RX_FDDRC_SLANT_1_2 +266 0x7FFF //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x00C7 //RX_SPK_VOL +287 0x0000 //RX_VOL_RESRV_0 +#VOL 4 +163 0x6000 //RX_TDDRC_ALPHA_UP_1 +164 0x7EB8 //RX_TDDRC_ALPHA_UP_2 +165 0x6000 //RX_TDDRC_ALPHA_UP_3 +166 0x1000 //RX_TDDRC_ALPHA_UP_4 +184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 +185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 +186 0x6000 //RX_TDDRC_ALPHA_DWN_3 +189 0x4000 //RX_TDDRC_ALPHA_DWN_4 +190 0x7214 //RX_TDDRC_LIMITER_THRD +191 0x0800 //RX_TDDRC_LIMITER_GAIN +269 0x0000 //RX_TDDRC_THRD_0 +270 0x0004 //RX_TDDRC_THRD_1 +271 0x0340 //RX_TDDRC_THRD_2 +272 0x19C0 //RX_TDDRC_THRD_3 +273 0x0000 //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 +275 0x6000 //RX_TDDRC_ALPHA_UP_0 +276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 +277 0x0000 //RX_TDDRC_HMNC_FLAG +278 0x199A //RX_TDDRC_HMNC_GAIN +279 0x0001 //RX_TDDRC_SMT_FLAG +280 0x0CCD //RX_TDDRC_SMT_W +281 0x0134 //RX_TDDRC_DRC_GAIN +195 0x0020 //RX_FDEQ_SUBNUM +196 0x8458 //RX_FDEQ_GAIN_0 +197 0x4B4B //RX_FDEQ_GAIN_1 +198 0x5156 //RX_FDEQ_GAIN_2 +199 0x646C //RX_FDEQ_GAIN_3 +200 0x7B73 //RX_FDEQ_GAIN_4 +201 0x6D66 //RX_FDEQ_GAIN_5 +202 0x6768 //RX_FDEQ_GAIN_6 +203 0x6D68 //RX_FDEQ_GAIN_7 +204 0x5E6A //RX_FDEQ_GAIN_8 +205 0x6668 //RX_FDEQ_GAIN_9 +206 0x645A //RX_FDEQ_GAIN_10 +207 0x5A5E //RX_FDEQ_GAIN_11 +208 0x6A58 //RX_FDEQ_GAIN_12 +209 0x646E //RX_FDEQ_GAIN_13 +210 0x787C //RX_FDEQ_GAIN_14 +211 0x9898 //RX_FDEQ_GAIN_15 +212 0x4848 //RX_FDEQ_GAIN_16 +213 0x4848 //RX_FDEQ_GAIN_17 +214 0x4848 //RX_FDEQ_GAIN_18 +215 0x4848 //RX_FDEQ_GAIN_19 +216 0x4848 //RX_FDEQ_GAIN_20 +217 0x4848 //RX_FDEQ_GAIN_21 +218 0x4848 //RX_FDEQ_GAIN_22 +219 0x4848 //RX_FDEQ_GAIN_23 +220 0x0301 //RX_FDEQ_BIN_0 +221 0x0204 //RX_FDEQ_BIN_1 +222 0x0203 //RX_FDEQ_BIN_2 +223 0x0205 //RX_FDEQ_BIN_3 +224 0x0404 //RX_FDEQ_BIN_4 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0410 //RX_FDEQ_BIN_6 +227 0x050A //RX_FDEQ_BIN_7 +228 0x0B07 //RX_FDEQ_BIN_8 +229 0x120E //RX_FDEQ_BIN_9 +230 0x100E //RX_FDEQ_BIN_10 +231 0x0E2D //RX_FDEQ_BIN_11 +232 0x1923 //RX_FDEQ_BIN_12 +233 0x151E //RX_FDEQ_BIN_13 +234 0x1E2D //RX_FDEQ_BIN_14 +235 0x2D40 //RX_FDEQ_BIN_15 +236 0x0000 //RX_FDEQ_BIN_16 +237 0x0000 //RX_FDEQ_BIN_17 +238 0x0000 //RX_FDEQ_BIN_18 +239 0x0000 //RX_FDEQ_BIN_19 +240 0x0000 //RX_FDEQ_BIN_20 +241 0x0000 //RX_FDEQ_BIN_21 +242 0x0000 //RX_FDEQ_BIN_22 +243 0x0000 //RX_FDEQ_BIN_23 +244 0x4000 //RX_FDEQ_RESRV_0 +245 0x0320 //RX_FDEQ_RESRV_1 +246 0x0018 //RX_FDDRC_BAND_MARGIN_0 +247 0x0035 //RX_FDDRC_BAND_MARGIN_1 +248 0x00D5 //RX_FDDRC_BAND_MARGIN_2 +249 0x0120 //RX_FDDRC_BAND_MARGIN_3 +250 0x0004 //RX_FDDRC_BLOCK_EXP +251 0x5000 //RX_FDDRC_THRD_2_0 +252 0x5000 //RX_FDDRC_THRD_2_1 +253 0x2000 //RX_FDDRC_THRD_2_2 +254 0x5000 //RX_FDDRC_THRD_2_3 +255 0x6400 //RX_FDDRC_THRD_3_0 +256 0x6400 //RX_FDDRC_THRD_3_1 +257 0x2000 //RX_FDDRC_THRD_3_2 +258 0x5000 //RX_FDDRC_THRD_3_3 +259 0x4000 //RX_FDDRC_SLANT_0_0 +260 0x4000 //RX_FDDRC_SLANT_0_1 +261 0x4000 //RX_FDDRC_SLANT_0_2 +262 0x4000 //RX_FDDRC_SLANT_0_3 +263 0x7FFF //RX_FDDRC_SLANT_1_0 +264 0x7FFF //RX_FDDRC_SLANT_1_1 +265 0x7FFF //RX_FDDRC_SLANT_1_2 +266 0x7FFF //RX_FDDRC_SLANT_1_3 +267 0x0000 //RX_FDDRC_RESRV_0 +286 0x0100 //RX_SPK_VOL 287 0x0000 //RX_VOL_RESRV_0 #VOL 5 163 0x6000 //RX_TDDRC_ALPHA_UP_1 -164 0x6000 //RX_TDDRC_ALPHA_UP_2 +164 0x7EB8 //RX_TDDRC_ALPHA_UP_2 165 0x6000 //RX_TDDRC_ALPHA_UP_3 166 0x1000 //RX_TDDRC_ALPHA_UP_4 184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 -186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 -189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +186 0x6000 //RX_TDDRC_ALPHA_DWN_3 +189 0x4000 //RX_TDDRC_ALPHA_DWN_4 190 0x7214 //RX_TDDRC_LIMITER_THRD 191 0x0800 //RX_TDDRC_LIMITER_GAIN -269 0x0002 //RX_TDDRC_THRD_0 +269 0x0000 //RX_TDDRC_THRD_0 270 0x0004 //RX_TDDRC_THRD_1 -271 0x1A00 //RX_TDDRC_THRD_2 -272 0x1A00 //RX_TDDRC_THRD_3 -273 0x7EB8 //RX_TDDRC_SLANT_0 -274 0x2500 //RX_TDDRC_SLANT_1 +271 0x0340 //RX_TDDRC_THRD_2 +272 0x1C00 //RX_TDDRC_THRD_3 +273 0x0000 //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 275 0x6000 //RX_TDDRC_ALPHA_UP_0 276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 277 0x0000 //RX_TDDRC_HMNC_FLAG 278 0x199A //RX_TDDRC_HMNC_GAIN 279 0x0001 //RX_TDDRC_SMT_FLAG 280 0x0CCD //RX_TDDRC_SMT_W -281 0x0550 //RX_TDDRC_DRC_GAIN +281 0x01EE //RX_TDDRC_DRC_GAIN 195 0x0020 //RX_FDEQ_SUBNUM -196 0x4848 //RX_FDEQ_GAIN_0 -197 0x4848 //RX_FDEQ_GAIN_1 -198 0x4848 //RX_FDEQ_GAIN_2 -199 0x4848 //RX_FDEQ_GAIN_3 -200 0x5454 //RX_FDEQ_GAIN_4 -201 0x7C54 //RX_FDEQ_GAIN_5 -202 0x4850 //RX_FDEQ_GAIN_6 -203 0x4848 //RX_FDEQ_GAIN_7 -204 0x4860 //RX_FDEQ_GAIN_8 -205 0x7468 //RX_FDEQ_GAIN_9 -206 0x6060 //RX_FDEQ_GAIN_10 -207 0x6060 //RX_FDEQ_GAIN_11 -208 0x5C54 //RX_FDEQ_GAIN_12 -209 0x5450 //RX_FDEQ_GAIN_13 -210 0x5050 //RX_FDEQ_GAIN_14 -211 0x5860 //RX_FDEQ_GAIN_15 +196 0x8464 //RX_FDEQ_GAIN_0 +197 0x5150 //RX_FDEQ_GAIN_1 +198 0x555C //RX_FDEQ_GAIN_2 +199 0x6E75 //RX_FDEQ_GAIN_3 +200 0x8077 //RX_FDEQ_GAIN_4 +201 0x756D //RX_FDEQ_GAIN_5 +202 0x6667 //RX_FDEQ_GAIN_6 +203 0x6D68 //RX_FDEQ_GAIN_7 +204 0x5E6A //RX_FDEQ_GAIN_8 +205 0x6668 //RX_FDEQ_GAIN_9 +206 0x645A //RX_FDEQ_GAIN_10 +207 0x5A5E //RX_FDEQ_GAIN_11 +208 0x6A58 //RX_FDEQ_GAIN_12 +209 0x646E //RX_FDEQ_GAIN_13 +210 0x787C //RX_FDEQ_GAIN_14 +211 0x9898 //RX_FDEQ_GAIN_15 212 0x4848 //RX_FDEQ_GAIN_16 213 0x4848 //RX_FDEQ_GAIN_17 214 0x4848 //RX_FDEQ_GAIN_18 @@ -29223,22 +29223,22 @@ 217 0x4848 //RX_FDEQ_GAIN_21 218 0x4848 //RX_FDEQ_GAIN_22 219 0x4848 //RX_FDEQ_GAIN_23 -220 0x0202 //RX_FDEQ_BIN_0 -221 0x0203 //RX_FDEQ_BIN_1 -222 0x0303 //RX_FDEQ_BIN_2 -223 0x0304 //RX_FDEQ_BIN_3 +220 0x0301 //RX_FDEQ_BIN_0 +221 0x0204 //RX_FDEQ_BIN_1 +222 0x0203 //RX_FDEQ_BIN_2 +223 0x0205 //RX_FDEQ_BIN_3 224 0x0404 //RX_FDEQ_BIN_4 -225 0x0308 //RX_FDEQ_BIN_5 -226 0x0808 //RX_FDEQ_BIN_6 -227 0x090A //RX_FDEQ_BIN_7 -228 0x0B0C //RX_FDEQ_BIN_8 -229 0x0D0E //RX_FDEQ_BIN_9 -230 0x1013 //RX_FDEQ_BIN_10 -231 0x1719 //RX_FDEQ_BIN_11 -232 0x1B1E //RX_FDEQ_BIN_12 -233 0x1E1E //RX_FDEQ_BIN_13 -234 0x1E28 //RX_FDEQ_BIN_14 -235 0x282C //RX_FDEQ_BIN_15 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0410 //RX_FDEQ_BIN_6 +227 0x050A //RX_FDEQ_BIN_7 +228 0x0B07 //RX_FDEQ_BIN_8 +229 0x120E //RX_FDEQ_BIN_9 +230 0x100E //RX_FDEQ_BIN_10 +231 0x0E2D //RX_FDEQ_BIN_11 +232 0x1923 //RX_FDEQ_BIN_12 +233 0x151E //RX_FDEQ_BIN_13 +234 0x1E2D //RX_FDEQ_BIN_14 +235 0x2D40 //RX_FDEQ_BIN_15 236 0x0000 //RX_FDEQ_BIN_16 237 0x0000 //RX_FDEQ_BIN_17 238 0x0000 //RX_FDEQ_BIN_18 @@ -29271,49 +29271,49 @@ 265 0x7FFF //RX_FDDRC_SLANT_1_2 266 0x7FFF //RX_FDDRC_SLANT_1_3 267 0x0000 //RX_FDDRC_RESRV_0 -286 0x008E //RX_SPK_VOL +286 0x0100 //RX_SPK_VOL 287 0x0000 //RX_VOL_RESRV_0 #VOL 6 163 0x6000 //RX_TDDRC_ALPHA_UP_1 -164 0x6000 //RX_TDDRC_ALPHA_UP_2 +164 0x7EB8 //RX_TDDRC_ALPHA_UP_2 165 0x6000 //RX_TDDRC_ALPHA_UP_3 166 0x1000 //RX_TDDRC_ALPHA_UP_4 184 0x7EB8 //RX_TDDRC_ALPHA_DWN_1 185 0x7EB8 //RX_TDDRC_ALPHA_DWN_2 -186 0x7EB8 //RX_TDDRC_ALPHA_DWN_3 -189 0x7EB8 //RX_TDDRC_ALPHA_DWN_4 +186 0x6000 //RX_TDDRC_ALPHA_DWN_3 +189 0x4000 //RX_TDDRC_ALPHA_DWN_4 190 0x7214 //RX_TDDRC_LIMITER_THRD 191 0x0800 //RX_TDDRC_LIMITER_GAIN 269 0x0002 //RX_TDDRC_THRD_0 -270 0x0004 //RX_TDDRC_THRD_1 -271 0x1A00 //RX_TDDRC_THRD_2 -272 0x1A00 //RX_TDDRC_THRD_3 -273 0x7EB8 //RX_TDDRC_SLANT_0 -274 0x2500 //RX_TDDRC_SLANT_1 +270 0x0006 //RX_TDDRC_THRD_1 +271 0x0340 //RX_TDDRC_THRD_2 +272 0x1C00 //RX_TDDRC_THRD_3 +273 0x0000 //RX_TDDRC_SLANT_0 +274 0x7FFF //RX_TDDRC_SLANT_1 275 0x6000 //RX_TDDRC_ALPHA_UP_0 276 0x7EB8 //RX_TDDRC_ALPHA_DWN_0 277 0x0000 //RX_TDDRC_HMNC_FLAG 278 0x199A //RX_TDDRC_HMNC_GAIN 279 0x0001 //RX_TDDRC_SMT_FLAG 280 0x0CCD //RX_TDDRC_SMT_W -281 0x0550 //RX_TDDRC_DRC_GAIN +281 0x03AD //RX_TDDRC_DRC_GAIN 195 0x0020 //RX_FDEQ_SUBNUM -196 0x4848 //RX_FDEQ_GAIN_0 -197 0x4848 //RX_FDEQ_GAIN_1 -198 0x4848 //RX_FDEQ_GAIN_2 -199 0x4848 //RX_FDEQ_GAIN_3 -200 0x5454 //RX_FDEQ_GAIN_4 -201 0x7C54 //RX_FDEQ_GAIN_5 -202 0x4850 //RX_FDEQ_GAIN_6 -203 0x4848 //RX_FDEQ_GAIN_7 -204 0x4860 //RX_FDEQ_GAIN_8 -205 0x7468 //RX_FDEQ_GAIN_9 -206 0x6060 //RX_FDEQ_GAIN_10 -207 0x6060 //RX_FDEQ_GAIN_11 -208 0x5C54 //RX_FDEQ_GAIN_12 -209 0x5450 //RX_FDEQ_GAIN_13 -210 0x5050 //RX_FDEQ_GAIN_14 -211 0x5860 //RX_FDEQ_GAIN_15 +196 0x8468 //RX_FDEQ_GAIN_0 +197 0x4F4F //RX_FDEQ_GAIN_1 +198 0x555A //RX_FDEQ_GAIN_2 +199 0x6069 //RX_FDEQ_GAIN_3 +200 0x7D86 //RX_FDEQ_GAIN_4 +201 0x8682 //RX_FDEQ_GAIN_5 +202 0x7461 //RX_FDEQ_GAIN_6 +203 0x5352 //RX_FDEQ_GAIN_7 +204 0x5860 //RX_FDEQ_GAIN_8 +205 0x5D5F //RX_FDEQ_GAIN_9 +206 0x5A52 //RX_FDEQ_GAIN_10 +207 0x535A //RX_FDEQ_GAIN_11 +208 0x6654 //RX_FDEQ_GAIN_12 +209 0x6068 //RX_FDEQ_GAIN_13 +210 0x6F69 //RX_FDEQ_GAIN_14 +211 0x9898 //RX_FDEQ_GAIN_15 212 0x4848 //RX_FDEQ_GAIN_16 213 0x4848 //RX_FDEQ_GAIN_17 214 0x4848 //RX_FDEQ_GAIN_18 @@ -29322,22 +29322,22 @@ 217 0x4848 //RX_FDEQ_GAIN_21 218 0x4848 //RX_FDEQ_GAIN_22 219 0x4848 //RX_FDEQ_GAIN_23 -220 0x0202 //RX_FDEQ_BIN_0 -221 0x0203 //RX_FDEQ_BIN_1 -222 0x0303 //RX_FDEQ_BIN_2 -223 0x0304 //RX_FDEQ_BIN_3 +220 0x0301 //RX_FDEQ_BIN_0 +221 0x0204 //RX_FDEQ_BIN_1 +222 0x0203 //RX_FDEQ_BIN_2 +223 0x0205 //RX_FDEQ_BIN_3 224 0x0404 //RX_FDEQ_BIN_4 -225 0x0308 //RX_FDEQ_BIN_5 -226 0x0808 //RX_FDEQ_BIN_6 -227 0x090A //RX_FDEQ_BIN_7 -228 0x0B0C //RX_FDEQ_BIN_8 -229 0x0D0E //RX_FDEQ_BIN_9 -230 0x1013 //RX_FDEQ_BIN_10 -231 0x1719 //RX_FDEQ_BIN_11 -232 0x1B1E //RX_FDEQ_BIN_12 -233 0x1E1E //RX_FDEQ_BIN_13 -234 0x1E28 //RX_FDEQ_BIN_14 -235 0x282C //RX_FDEQ_BIN_15 +225 0x0506 //RX_FDEQ_BIN_5 +226 0x0410 //RX_FDEQ_BIN_6 +227 0x050A //RX_FDEQ_BIN_7 +228 0x0B07 //RX_FDEQ_BIN_8 +229 0x120E //RX_FDEQ_BIN_9 +230 0x100E //RX_FDEQ_BIN_10 +231 0x0E2D //RX_FDEQ_BIN_11 +232 0x1923 //RX_FDEQ_BIN_12 +233 0x151E //RX_FDEQ_BIN_13 +234 0x1E2D //RX_FDEQ_BIN_14 +235 0x2D40 //RX_FDEQ_BIN_15 236 0x0000 //RX_FDEQ_BIN_16 237 0x0000 //RX_FDEQ_BIN_17 238 0x0000 //RX_FDEQ_BIN_18 diff --git a/audio/panther/tuning/fortemedia_stereo/HEADSET.dat b/audio/panther/tuning/fortemedia_stereo/HEADSET.dat index a3f746e91ae530aa2454b7423dbb1241a1be1d8a..aa4af395fbb4813d18b273e70d941b3312f1c92e 100644 GIT binary patch delta 286 zcmey>AoZ(3YJ)#NDYhI8|783P%h=o<@==w=PK>G_NcHXqmu z9a{Oxs`F zXZ9C?n6=&J3-feMBy-z;$+B$!CCmEo%k=Y3tPAoZ(3YJ)#Nqsrz0ersMvm1zwuYLoZ9;oQ7i#y|!r`o;nzx>>_*dOoAV<^x-; zd8hxcXHf?$(LM}RqOdvUK2V9m<{585O12xsFe0hhK0A{UNzrzW$&B}NStTNv86>v8 zVcN`ysexO7sX_{(V)}=@tV-KgX)#R%s)Jgyy~2_SY>&W7CS-f6w=se2*}moyP?%An w{l$Hz?Jw>#`-?z~+HUiOdAcT&vF*QPS+@U@WqtT%`}Rf5`BK}xblD7o0lY$BvH$=8 diff --git a/audio/panther/tuning/fortemedia_stereo/HEADSET.mods b/audio/panther/tuning/fortemedia_stereo/HEADSET.mods index 731734c..15f06ea 100644 --- a/audio/panther/tuning/fortemedia_stereo/HEADSET.mods +++ b/audio/panther/tuning/fortemedia_stereo/HEADSET.mods @@ -1,7 +1,7 @@ #PLATFORM_NAME gChip #EXPORT_FLAG HEADSET #SINGLE_API_VER 1.2.1 -#SAVE_TIME 2022-07-14 16:16:30 +#SAVE_TIME 2022-09-05 16:31:16 #CASE_NAME HEADSET-USB_BLACKBIRD-VOICE_GENERIC-NB #PARAM_MODE FULL @@ -971,7 +971,7 @@ 960 0x0000 //TX_AMS_RESRV_18 961 0x0000 //TX_AMS_RESRV_19 #RX -0 0x243C //RX_RECVFUNC_MODE_0 +0 0xA43C //RX_RECVFUNC_MODE_0 1 0x0000 //RX_RECVFUNC_MODE_1 2 0x0000 //RX_SAMPLINGFREQ_SIG 3 0x0000 //RX_SAMPLINGFREQ_PROC @@ -1822,7 +1822,7 @@ 129 0x0100 //RX_SPK_VOL 130 0x0000 //RX_VOL_RESRV_0 #RX 2 -157 0x243C //RX_RECVFUNC_MODE_0 +157 0xA43C //RX_RECVFUNC_MODE_0 158 0x0000 //RX_RECVFUNC_MODE_1 159 0x0000 //RX_SAMPLINGFREQ_SIG 160 0x0000 //RX_SAMPLINGFREQ_PROC @@ -3641,7 +3641,7 @@ 960 0x0000 //TX_AMS_RESRV_18 961 0x0000 //TX_AMS_RESRV_19 #RX -0 0x243C //RX_RECVFUNC_MODE_0 +0 0xA43C //RX_RECVFUNC_MODE_0 1 0x0000 //RX_RECVFUNC_MODE_1 2 0x0001 //RX_SAMPLINGFREQ_SIG 3 0x0001 //RX_SAMPLINGFREQ_PROC @@ -4492,7 +4492,7 @@ 129 0x0100 //RX_SPK_VOL 130 0x0000 //RX_VOL_RESRV_0 #RX 2 -157 0x243C //RX_RECVFUNC_MODE_0 +157 0xA43C //RX_RECVFUNC_MODE_0 158 0x0000 //RX_RECVFUNC_MODE_1 159 0x0001 //RX_SAMPLINGFREQ_SIG 160 0x0001 //RX_SAMPLINGFREQ_PROC @@ -11651,7 +11651,7 @@ 960 0x0000 //TX_AMS_RESRV_18 961 0x0000 //TX_AMS_RESRV_19 #RX -0 0x202C //RX_RECVFUNC_MODE_0 +0 0xA02C //RX_RECVFUNC_MODE_0 1 0x0000 //RX_RECVFUNC_MODE_1 2 0x0000 //RX_SAMPLINGFREQ_SIG 3 0x0000 //RX_SAMPLINGFREQ_PROC @@ -12502,7 +12502,7 @@ 129 0x0100 //RX_SPK_VOL 130 0x0000 //RX_VOL_RESRV_0 #RX 2 -157 0x202C //RX_RECVFUNC_MODE_0 +157 0xA02C //RX_RECVFUNC_MODE_0 158 0x0000 //RX_RECVFUNC_MODE_1 159 0x0000 //RX_SAMPLINGFREQ_SIG 160 0x0000 //RX_SAMPLINGFREQ_PROC @@ -14321,7 +14321,7 @@ 960 0x0000 //TX_AMS_RESRV_18 961 0x0000 //TX_AMS_RESRV_19 #RX -0 0x202C //RX_RECVFUNC_MODE_0 +0 0xA02C //RX_RECVFUNC_MODE_0 1 0x0000 //RX_RECVFUNC_MODE_1 2 0x0001 //RX_SAMPLINGFREQ_SIG 3 0x0001 //RX_SAMPLINGFREQ_PROC @@ -15172,7 +15172,7 @@ 129 0x0100 //RX_SPK_VOL 130 0x0000 //RX_VOL_RESRV_0 #RX 2 -157 0x202C //RX_RECVFUNC_MODE_0 +157 0xA02C //RX_RECVFUNC_MODE_0 158 0x0000 //RX_RECVFUNC_MODE_1 159 0x0001 //RX_SAMPLINGFREQ_SIG 160 0x0001 //RX_SAMPLINGFREQ_PROC @@ -22331,7 +22331,7 @@ 960 0x0000 //TX_AMS_RESRV_18 961 0x0000 //TX_AMS_RESRV_19 #RX -0 0x202C //RX_RECVFUNC_MODE_0 +0 0xA02C //RX_RECVFUNC_MODE_0 1 0x0000 //RX_RECVFUNC_MODE_1 2 0x0000 //RX_SAMPLINGFREQ_SIG 3 0x0000 //RX_SAMPLINGFREQ_PROC @@ -23182,7 +23182,7 @@ 129 0x0100 //RX_SPK_VOL 130 0x0000 //RX_VOL_RESRV_0 #RX 2 -157 0x202C //RX_RECVFUNC_MODE_0 +157 0xA02C //RX_RECVFUNC_MODE_0 158 0x0000 //RX_RECVFUNC_MODE_1 159 0x0000 //RX_SAMPLINGFREQ_SIG 160 0x0000 //RX_SAMPLINGFREQ_PROC @@ -25001,7 +25001,7 @@ 960 0x0000 //TX_AMS_RESRV_18 961 0x0000 //TX_AMS_RESRV_19 #RX -0 0x202C //RX_RECVFUNC_MODE_0 +0 0xA02C //RX_RECVFUNC_MODE_0 1 0x0000 //RX_RECVFUNC_MODE_1 2 0x0001 //RX_SAMPLINGFREQ_SIG 3 0x0001 //RX_SAMPLINGFREQ_PROC @@ -25852,7 +25852,7 @@ 129 0x0100 //RX_SPK_VOL 130 0x0000 //RX_VOL_RESRV_0 #RX 2 -157 0x202C //RX_RECVFUNC_MODE_0 +157 0xA02C //RX_RECVFUNC_MODE_0 158 0x0000 //RX_RECVFUNC_MODE_1 159 0x0001 //RX_SAMPLINGFREQ_SIG 160 0x0001 //RX_SAMPLINGFREQ_PROC @@ -32904,8 +32904,8 @@ 853 0x0002 //TX_FILTINDX 854 0x0004 //TX_TDDRC_THRD_0 855 0x0010 //TX_TDDRC_THRD_1 -856 0x1800 //TX_TDDRC_THRD_2 -857 0x1800 //TX_TDDRC_THRD_3 +856 0x1000 //TX_TDDRC_THRD_2 +857 0x1200 //TX_TDDRC_THRD_3 858 0x6000 //TX_TDDRC_SLANT_0 859 0x6000 //TX_TDDRC_SLANT_1 860 0x4000 //TX_TDDRC_ALPHA_UP_00 @@ -33011,7 +33011,7 @@ 960 0x0000 //TX_AMS_RESRV_18 961 0x0000 //TX_AMS_RESRV_19 #RX -0 0x202C //RX_RECVFUNC_MODE_0 +0 0xA02C //RX_RECVFUNC_MODE_0 1 0x0000 //RX_RECVFUNC_MODE_1 2 0x0000 //RX_SAMPLINGFREQ_SIG 3 0x0000 //RX_SAMPLINGFREQ_PROC @@ -33862,7 +33862,7 @@ 129 0x0100 //RX_SPK_VOL 130 0x0000 //RX_VOL_RESRV_0 #RX 2 -157 0x202C //RX_RECVFUNC_MODE_0 +157 0xA02C //RX_RECVFUNC_MODE_0 158 0x0000 //RX_RECVFUNC_MODE_1 159 0x0000 //RX_SAMPLINGFREQ_SIG 160 0x0000 //RX_SAMPLINGFREQ_PROC @@ -35574,8 +35574,8 @@ 853 0x0002 //TX_FILTINDX 854 0x0001 //TX_TDDRC_THRD_0 855 0x0002 //TX_TDDRC_THRD_1 -856 0x1800 //TX_TDDRC_THRD_2 -857 0x1800 //TX_TDDRC_THRD_3 +856 0x1000 //TX_TDDRC_THRD_2 +857 0x1200 //TX_TDDRC_THRD_3 858 0x6000 //TX_TDDRC_SLANT_0 859 0x6000 //TX_TDDRC_SLANT_1 860 0x0800 //TX_TDDRC_ALPHA_UP_00 @@ -35681,7 +35681,7 @@ 960 0x0000 //TX_AMS_RESRV_18 961 0x0000 //TX_AMS_RESRV_19 #RX -0 0x202C //RX_RECVFUNC_MODE_0 +0 0xA02C //RX_RECVFUNC_MODE_0 1 0x0000 //RX_RECVFUNC_MODE_1 2 0x0001 //RX_SAMPLINGFREQ_SIG 3 0x0001 //RX_SAMPLINGFREQ_PROC @@ -36532,7 +36532,7 @@ 129 0x0100 //RX_SPK_VOL 130 0x0000 //RX_VOL_RESRV_0 #RX 2 -157 0x202C //RX_RECVFUNC_MODE_0 +157 0xA02C //RX_RECVFUNC_MODE_0 158 0x0000 //RX_RECVFUNC_MODE_1 159 0x0001 //RX_SAMPLINGFREQ_SIG 160 0x0001 //RX_SAMPLINGFREQ_PROC @@ -43691,7 +43691,7 @@ 960 0x0000 //TX_AMS_RESRV_18 961 0x0000 //TX_AMS_RESRV_19 #RX -0 0x2024 //RX_RECVFUNC_MODE_0 +0 0xA024 //RX_RECVFUNC_MODE_0 1 0x0000 //RX_RECVFUNC_MODE_1 2 0x0000 //RX_SAMPLINGFREQ_SIG 3 0x0000 //RX_SAMPLINGFREQ_PROC @@ -44542,7 +44542,7 @@ 129 0x0100 //RX_SPK_VOL 130 0x0000 //RX_VOL_RESRV_0 #RX 2 -157 0x2024 //RX_RECVFUNC_MODE_0 +157 0xA024 //RX_RECVFUNC_MODE_0 158 0x0000 //RX_RECVFUNC_MODE_1 159 0x0000 //RX_SAMPLINGFREQ_SIG 160 0x0000 //RX_SAMPLINGFREQ_PROC @@ -46361,7 +46361,7 @@ 960 0x0000 //TX_AMS_RESRV_18 961 0x0000 //TX_AMS_RESRV_19 #RX -0 0x2024 //RX_RECVFUNC_MODE_0 +0 0xA024 //RX_RECVFUNC_MODE_0 1 0x0000 //RX_RECVFUNC_MODE_1 2 0x0001 //RX_SAMPLINGFREQ_SIG 3 0x0001 //RX_SAMPLINGFREQ_PROC @@ -47212,7 +47212,7 @@ 129 0x0100 //RX_SPK_VOL 130 0x0000 //RX_VOL_RESRV_0 #RX 2 -157 0x2024 //RX_RECVFUNC_MODE_0 +157 0xA024 //RX_RECVFUNC_MODE_0 158 0x0000 //RX_RECVFUNC_MODE_1 159 0x0001 //RX_SAMPLINGFREQ_SIG 160 0x0001 //RX_SAMPLINGFREQ_PROC @@ -64944,8 +64944,8 @@ 853 0x0002 //TX_FILTINDX 854 0x0004 //TX_TDDRC_THRD_0 855 0x0010 //TX_TDDRC_THRD_1 -856 0x1800 //TX_TDDRC_THRD_2 -857 0x1800 //TX_TDDRC_THRD_3 +856 0x1000 //TX_TDDRC_THRD_2 +857 0x1200 //TX_TDDRC_THRD_3 858 0x6000 //TX_TDDRC_SLANT_0 859 0x6000 //TX_TDDRC_SLANT_1 860 0x4000 //TX_TDDRC_ALPHA_UP_00 @@ -67614,8 +67614,8 @@ 853 0x0002 //TX_FILTINDX 854 0x0001 //TX_TDDRC_THRD_0 855 0x0002 //TX_TDDRC_THRD_1 -856 0x1800 //TX_TDDRC_THRD_2 -857 0x1800 //TX_TDDRC_THRD_3 +856 0x1000 //TX_TDDRC_THRD_2 +857 0x1200 //TX_TDDRC_THRD_3 858 0x6000 //TX_TDDRC_SLANT_0 859 0x6000 //TX_TDDRC_SLANT_1 860 0x0800 //TX_TDDRC_ALPHA_UP_00 @@ -98794,7 +98794,7 @@ 287 0x0000 //RX_VOL_RESRV_0 #CASE_NAME HEADSET-TTY_HCO-RESERVE2-SWB -#PARAM_MODE Full +#PARAM_MODE FULL #PARAM_TYPE TX+2RX #TOTAL_CUSTOM_STEP 7+7 #TX @@ -99761,7 +99761,7 @@ 960 0x0000 //TX_AMS_RESRV_18 961 0x0000 //TX_AMS_RESRV_19 #RX -0 0x247C //RX_RECVFUNC_MODE_0 +0 0x007C //RX_RECVFUNC_MODE_0 1 0x0000 //RX_RECVFUNC_MODE_1 2 0x0003 //RX_SAMPLINGFREQ_SIG 3 0x0003 //RX_SAMPLINGFREQ_PROC @@ -100612,7 +100612,7 @@ 129 0x0100 //RX_SPK_VOL 130 0x0000 //RX_VOL_RESRV_0 #RX 2 -157 0x027C //RX_RECVFUNC_MODE_0 +157 0x007C //RX_RECVFUNC_MODE_0 158 0x0000 //RX_RECVFUNC_MODE_1 159 0x0003 //RX_SAMPLINGFREQ_SIG 160 0x0003 //RX_SAMPLINGFREQ_PROC From d30b8191ec19a052463f9f2d66b3a49baf97ba77 Mon Sep 17 00:00:00 2001 From: Carter Hsu Date: Wed, 31 Aug 2022 02:24:49 +0000 Subject: [PATCH 37/71] audio: enable USB clock boost on SWB voice-call Bug: 245421488 Test: build pass Signed-off-by: Carter Hsu Change-Id: Iddb6e4c94338afa8998791091e6bf4637d648ba1 --- audio/cheetah/config/audio_platform_configuration.xml | 2 +- audio/cloudripper/config/audio_platform_configuration.xml | 2 +- audio/panther/config/audio_platform_configuration.xml | 2 +- 3 files changed, 3 insertions(+), 3 deletions(-) diff --git a/audio/cheetah/config/audio_platform_configuration.xml b/audio/cheetah/config/audio_platform_configuration.xml index 8c189e8..536b3fe 100644 --- a/audio/cheetah/config/audio_platform_configuration.xml +++ b/audio/cheetah/config/audio_platform_configuration.xml @@ -309,7 +309,7 @@ - + diff --git a/audio/cloudripper/config/audio_platform_configuration.xml b/audio/cloudripper/config/audio_platform_configuration.xml index cca7589..cd81fb7 100644 --- a/audio/cloudripper/config/audio_platform_configuration.xml +++ b/audio/cloudripper/config/audio_platform_configuration.xml @@ -298,7 +298,7 @@ - + diff --git a/audio/panther/config/audio_platform_configuration.xml b/audio/panther/config/audio_platform_configuration.xml index 8c189e8..536b3fe 100644 --- a/audio/panther/config/audio_platform_configuration.xml +++ b/audio/panther/config/audio_platform_configuration.xml @@ -309,7 +309,7 @@ - + From 69ec4328d83b02ae71dcc80ab96bfc9c90a90627 Mon Sep 17 00:00:00 2001 From: Yang Qi Date: Wed, 7 Sep 2022 21:01:32 +0000 Subject: [PATCH 38/71] calibration: update CCC minimum system offset to 250 for P22 Bug: 244622298 Test: see b/244622298 Change-Id: I9625ff6e84c43f31d6ecb8eee1f3b65fc8a7bfa9 --- uwb/UWB-calibration-ce.conf | 2 +- uwb/UWB-calibration-default.conf | 2 +- uwb/UWB-calibration-fcc.conf | 2 +- uwb/UWB-calibration-jp.conf | 2 +- uwb/UWB-calibration-restricted.conf | 2 +- uwb/UWB-calibration-tw.conf | 2 +- 6 files changed, 6 insertions(+), 6 deletions(-) diff --git a/uwb/UWB-calibration-ce.conf b/uwb/UWB-calibration-ce.conf index bdb8ff5..3c4204e 100644 --- a/uwb/UWB-calibration-ce.conf +++ b/uwb/UWB-calibration-ce.conf @@ -145,7 +145,7 @@ restricted_channels=0 [HAL]ant_sets.ch9.azimuth_elevation.rx_ant_set_ranging_elevation=4 [HAL]ant_sets.ch9.azimuth_elevation.tx_ant_set_nonranging=3 [HAL]ant_sets.ch9.azimuth_elevation.tx_ant_set_ranging=3 -[HAL]minimum_system_offset_uwbtime0=120 +[HAL]minimum_system_offset_uwbtime0=250 coex_gpio=4 coex_delay_us=1000 coex_margin_us=500 diff --git a/uwb/UWB-calibration-default.conf b/uwb/UWB-calibration-default.conf index 0152159..45f9e02 100644 --- a/uwb/UWB-calibration-default.conf +++ b/uwb/UWB-calibration-default.conf @@ -145,7 +145,7 @@ restricted_channels=0 [HAL]ant_sets.ch9.azimuth_elevation.rx_ant_set_ranging_elevation=4 [HAL]ant_sets.ch9.azimuth_elevation.tx_ant_set_nonranging=3 [HAL]ant_sets.ch9.azimuth_elevation.tx_ant_set_ranging=3 -[HAL]minimum_system_offset_uwbtime0=120 +[HAL]minimum_system_offset_uwbtime0=250 coex_gpio=4 coex_delay_us=1000 coex_margin_us=500 diff --git a/uwb/UWB-calibration-fcc.conf b/uwb/UWB-calibration-fcc.conf index 0152159..45f9e02 100644 --- a/uwb/UWB-calibration-fcc.conf +++ b/uwb/UWB-calibration-fcc.conf @@ -145,7 +145,7 @@ restricted_channels=0 [HAL]ant_sets.ch9.azimuth_elevation.rx_ant_set_ranging_elevation=4 [HAL]ant_sets.ch9.azimuth_elevation.tx_ant_set_nonranging=3 [HAL]ant_sets.ch9.azimuth_elevation.tx_ant_set_ranging=3 -[HAL]minimum_system_offset_uwbtime0=120 +[HAL]minimum_system_offset_uwbtime0=250 coex_gpio=4 coex_delay_us=1000 coex_margin_us=500 diff --git a/uwb/UWB-calibration-jp.conf b/uwb/UWB-calibration-jp.conf index 82ab648..8798ccd 100644 --- a/uwb/UWB-calibration-jp.conf +++ b/uwb/UWB-calibration-jp.conf @@ -146,7 +146,7 @@ restricted_channels=0x20 [HAL]ant_sets.ch9.azimuth_elevation.rx_ant_set_ranging_elevation=4 [HAL]ant_sets.ch9.azimuth_elevation.tx_ant_set_nonranging=3 [HAL]ant_sets.ch9.azimuth_elevation.tx_ant_set_ranging=3 -[HAL]minimum_system_offset_uwbtime0=120 +[HAL]minimum_system_offset_uwbtime0=250 coex_gpio=4 coex_delay_us=1000 coex_margin_us=500 diff --git a/uwb/UWB-calibration-restricted.conf b/uwb/UWB-calibration-restricted.conf index 9ccf267..7784b8c 100644 --- a/uwb/UWB-calibration-restricted.conf +++ b/uwb/UWB-calibration-restricted.conf @@ -145,7 +145,7 @@ restricted_channels=0xFFFF [HAL]ant_sets.ch9.azimuth_elevation.rx_ant_set_ranging_elevation=4 [HAL]ant_sets.ch9.azimuth_elevation.tx_ant_set_nonranging=3 [HAL]ant_sets.ch9.azimuth_elevation.tx_ant_set_ranging=3 -[HAL]minimum_system_offset_uwbtime0=120 +[HAL]minimum_system_offset_uwbtime0=250 coex_gpio=4 coex_delay_us=1000 coex_margin_us=500 diff --git a/uwb/UWB-calibration-tw.conf b/uwb/UWB-calibration-tw.conf index 3699d7a..aabba6f 100644 --- a/uwb/UWB-calibration-tw.conf +++ b/uwb/UWB-calibration-tw.conf @@ -145,7 +145,7 @@ restricted_channels=0x20 [HAL]ant_sets.ch9.azimuth_elevation.rx_ant_set_ranging_elevation=4 [HAL]ant_sets.ch9.azimuth_elevation.tx_ant_set_nonranging=3 [HAL]ant_sets.ch9.azimuth_elevation.tx_ant_set_ranging=3 -[HAL]minimum_system_offset_uwbtime0=120 +[HAL]minimum_system_offset_uwbtime0=250 coex_gpio=4 coex_delay_us=1000 coex_margin_us=500 From 91b6195129f382a3892786dc5ec1161a5b1ba472 Mon Sep 17 00:00:00 2001 From: TeYuan Wang Date: Mon, 12 Sep 2022 16:30:40 +0800 Subject: [PATCH 39/71] thermal: more aggressive CPU throttling policy Bug: 243198654 Test: run MH and burn8 Change-Id: I81cce79f74e742c84f2462bdfd7ea95e4939f55f --- powerhint-cheetah.json | 156 +++++++++++++++---------------- powerhint-panther.json | 156 +++++++++++++++---------------- thermal_info_config_cheetah.json | 70 +++++++++++--- thermal_info_config_panther.json | 70 +++++++++++--- 4 files changed, 270 insertions(+), 182 deletions(-) diff --git a/powerhint-cheetah.json b/powerhint-cheetah.json index 7abf8e1..334f97f 100644 --- a/powerhint-cheetah.json +++ b/powerhint-cheetah.json @@ -1489,469 +1489,469 @@ "Value": "572000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_LIGHT", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_LIGHT", "Node": "PMU_POLL", "Duration": 0, "Value": "1" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_LIGHT", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_LIGHT", "Node": "BigControlTempSet", "Duration": 0, "Value": "80000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_LIGHT", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_LIGHT", "Node": "MidControlTempSet", "Duration": 0, "Value": "80000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_LIGHT", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_LIGHT", "Node": "LittleControlTempSet", "Duration": 0, "Value": "80000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_LIGHT", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_LIGHT", "Node": "G3dControlTempSet", "Duration": 0, "Value": "80000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_LIGHT", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_LIGHT", "Node": "TpuControlTempSet", "Duration": 0, "Value": "80000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_LIGHT", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_LIGHT", "Node": "AurControlTempSet", "Duration": 0, "Value": "80000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_LIGHT", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_LIGHT", "Node": "BigSwitchOnTempSet", "Duration": 0, "Value": "60000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_LIGHT", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_LIGHT", "Node": "MidSwitchOnTempSet", "Duration": 0, "Value": "60000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_LIGHT", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_LIGHT", "Node": "LittleSwitchOnTempSet", "Duration": 0, "Value": "60000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_LIGHT", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_LIGHT", "Node": "G3dSwitchOnTempSet", "Duration": 0, "Value": "60000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_LIGHT", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_LIGHT", "Node": "TpuSwitchOnTempSet", "Duration": 0, "Value": "60000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_LIGHT", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_LIGHT", "Node": "AurSwitchOnTempSet", "Duration": 0, "Value": "60000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_LIGHT", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_LIGHT", "Node": "Dex2oatThreads", "Duration": 0, "Value": "6" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_LIGHT", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_LIGHT", "Node": "Dex2oatCPUSet", "Duration": 0, "Value": "0,1,2,3,4,5" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_MODERATE", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_MODERATE", "Node": "PMU_POLL", "Duration": 0, "Value": "1" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_MODERATE", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_MODERATE", "Node": "BigControlTempSet", "Duration": 0, "Value": "80000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_MODERATE", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_MODERATE", "Node": "MidControlTempSet", "Duration": 0, "Value": "80000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_MODERATE", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_MODERATE", "Node": "LittleControlTempSet", "Duration": 0, "Value": "80000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_MODERATE", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_MODERATE", "Node": "G3dControlTempSet", "Duration": 0, "Value": "80000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_MODERATE", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_MODERATE", "Node": "TpuControlTempSet", "Duration": 0, "Value": "80000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_MODERATE", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_MODERATE", "Node": "AurControlTempSet", "Duration": 0, "Value": "80000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_MODERATE", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_MODERATE", "Node": "BigSwitchOnTempSet", "Duration": 0, "Value": "60000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_MODERATE", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_MODERATE", "Node": "MidSwitchOnTempSet", "Duration": 0, "Value": "60000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_MODERATE", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_MODERATE", "Node": "LittleSwitchOnTempSet", "Duration": 0, "Value": "60000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_MODERATE", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_MODERATE", "Node": "G3dSwitchOnTempSet", "Duration": 0, "Value": "60000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_MODERATE", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_MODERATE", "Node": "TpuSwitchOnTempSet", "Duration": 0, "Value": "60000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_MODERATE", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_MODERATE", "Node": "AurSwitchOnTempSet", "Duration": 0, "Value": "60000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_MODERATE", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_MODERATE", "Node": "Dex2oatThreads", "Duration": 0, "Value": "4" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_MODERATE", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_MODERATE", "Node": "Dex2oatCPUSet", "Duration": 0, "Value": "0,1,2,3" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_SEVERE", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_SEVERE", "Node": "PMU_POLL", "Duration": 0, "Value": "1" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_SEVERE", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_SEVERE", "Node": "BigControlTempSet", "Duration": 0, "Value": "80000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_SEVERE", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_SEVERE", "Node": "MidControlTempSet", "Duration": 0, "Value": "80000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_SEVERE", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_SEVERE", "Node": "LittleControlTempSet", "Duration": 0, "Value": "80000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_SEVERE", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_SEVERE", "Node": "G3dControlTempSet", "Duration": 0, "Value": "80000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_SEVERE", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_SEVERE", "Node": "TpuControlTempSet", "Duration": 0, "Value": "80000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_SEVERE", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_SEVERE", "Node": "AurControlTempSet", "Duration": 0, "Value": "80000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_SEVERE", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_SEVERE", "Node": "BigSwitchOnTempSet", "Duration": 0, "Value": "60000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_SEVERE", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_SEVERE", "Node": "MidSwitchOnTempSet", "Duration": 0, "Value": "60000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_SEVERE", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_SEVERE", "Node": "LittleSwitchOnTempSet", "Duration": 0, "Value": "60000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_SEVERE", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_SEVERE", "Node": "G3dSwitchOnTempSet", "Duration": 0, "Value": "60000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_SEVERE", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_SEVERE", "Node": "TpuSwitchOnTempSet", "Duration": 0, "Value": "60000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_SEVERE", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_SEVERE", "Node": "AurSwitchOnTempSet", "Duration": 0, "Value": "60000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_SEVERE", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_SEVERE", "Node": "Dex2oatThreads", "Duration": 0, "Value": "4" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_SEVERE", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_SEVERE", "Node": "Dex2oatCPUSet", "Duration": 0, "Value": "0,1,2,3" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_CRITICAL", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_CRITICAL", "Node": "PMU_POLL", "Duration": 0, "Value": "1" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_CRITICAL", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_CRITICAL", "Node": "BigControlTempSet", "Duration": 0, "Value": "80000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_CRITICAL", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_CRITICAL", "Node": "MidControlTempSet", "Duration": 0, "Value": "80000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_CRITICAL", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_CRITICAL", "Node": "LittleControlTempSet", "Duration": 0, "Value": "80000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_CRITICAL", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_CRITICAL", "Node": "G3dControlTempSet", "Duration": 0, "Value": "80000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_CRITICAL", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_CRITICAL", "Node": "TpuControlTempSet", "Duration": 0, "Value": "80000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_CRITICAL", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_CRITICAL", "Node": "AurControlTempSet", "Duration": 0, "Value": "80000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_CRITICAL", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_CRITICAL", "Node": "BigSwitchOnTempSet", "Duration": 0, "Value": "60000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_CRITICAL", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_CRITICAL", "Node": "MidSwitchOnTempSet", "Duration": 0, "Value": "60000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_CRITICAL", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_CRITICAL", "Node": "LittleSwitchOnTempSet", "Duration": 0, "Value": "60000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_CRITICAL", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_CRITICAL", "Node": "G3dSwitchOnTempSet", "Duration": 0, "Value": "60000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_CRITICAL", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_CRITICAL", "Node": "TpuSwitchOnTempSet", "Duration": 0, "Value": "60000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_CRITICAL", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_CRITICAL", "Node": "AurSwitchOnTempSet", "Duration": 0, "Value": "60000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_CRITICAL", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_CRITICAL", "Node": "Dex2oatThreads", "Duration": 0, "Value": "2" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_CRITICAL", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_CRITICAL", "Node": "Dex2oatCPUSet", "Duration": 0, "Value": "0,1,2,3" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_EMERGENCY", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_EMERGENCY", "Node": "PMU_POLL", "Duration": 0, "Value": "1" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_EMERGENCY", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_EMERGENCY", "Node": "CPU_LITTLE_TSKIN_BYPASS", "Duration": 0, "Value": "0" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_EMERGENCY", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_EMERGENCY", "Node": "CPU_MID_TSKIN_BYPASS", "Duration": 0, "Value": "0" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_EMERGENCY", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_EMERGENCY", "Node": "CPU_BIG_TSKIN_BYPASS", "Duration": 0, "Value": "0" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_EMERGENCY", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_EMERGENCY", "Node": "BigControlTempSet", "Duration": 0, "Value": "80000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_EMERGENCY", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_EMERGENCY", "Node": "MidControlTempSet", "Duration": 0, "Value": "80000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_EMERGENCY", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_EMERGENCY", "Node": "LittleControlTempSet", "Duration": 0, "Value": "80000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_EMERGENCY", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_EMERGENCY", "Node": "G3dControlTempSet", "Duration": 0, "Value": "80000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_EMERGENCY", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_EMERGENCY", "Node": "TpuControlTempSet", "Duration": 0, "Value": "80000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_EMERGENCY", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_EMERGENCY", "Node": "AurControlTempSet", "Duration": 0, "Value": "80000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_EMERGENCY", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_EMERGENCY", "Node": "BigSwitchOnTempSet", "Duration": 0, "Value": "60000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_EMERGENCY", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_EMERGENCY", "Node": "MidSwitchOnTempSet", "Duration": 0, "Value": "60000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_EMERGENCY", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_EMERGENCY", "Node": "LittleSwitchOnTempSet", "Duration": 0, "Value": "60000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_EMERGENCY", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_EMERGENCY", "Node": "G3dSwitchOnTempSet", "Duration": 0, "Value": "60000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_EMERGENCY", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_EMERGENCY", "Node": "TpuSwitchOnTempSet", "Duration": 0, "Value": "60000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_EMERGENCY", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_EMERGENCY", "Node": "AurSwitchOnTempSet", "Duration": 0, "Value": "60000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_EMERGENCY", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_EMERGENCY", "Node": "Dex2oatThreads", "Duration": 0, "Value": "1" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_EMERGENCY", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_EMERGENCY", "Node": "Dex2oatCPUSet", "Duration": 0, "Value": "0,1,2,3" diff --git a/powerhint-panther.json b/powerhint-panther.json index c585cad..3ecbad5 100644 --- a/powerhint-panther.json +++ b/powerhint-panther.json @@ -1346,469 +1346,469 @@ "Value": "572000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_LIGHT", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_LIGHT", "Node": "PMU_POLL", "Duration": 0, "Value": "1" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_LIGHT", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_LIGHT", "Node": "BigControlTempSet", "Duration": 0, "Value": "80000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_LIGHT", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_LIGHT", "Node": "MidControlTempSet", "Duration": 0, "Value": "80000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_LIGHT", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_LIGHT", "Node": "LittleControlTempSet", "Duration": 0, "Value": "80000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_LIGHT", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_LIGHT", "Node": "G3dControlTempSet", "Duration": 0, "Value": "80000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_LIGHT", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_LIGHT", "Node": "TpuControlTempSet", "Duration": 0, "Value": "80000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_LIGHT", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_LIGHT", "Node": "AurControlTempSet", "Duration": 0, "Value": "80000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_LIGHT", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_LIGHT", "Node": "BigSwitchOnTempSet", "Duration": 0, "Value": "60000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_LIGHT", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_LIGHT", "Node": "MidSwitchOnTempSet", "Duration": 0, "Value": "60000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_LIGHT", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_LIGHT", "Node": "LittleSwitchOnTempSet", "Duration": 0, "Value": "60000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_LIGHT", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_LIGHT", "Node": "G3dSwitchOnTempSet", "Duration": 0, "Value": "60000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_LIGHT", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_LIGHT", "Node": "TpuSwitchOnTempSet", "Duration": 0, "Value": "60000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_LIGHT", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_LIGHT", "Node": "AurSwitchOnTempSet", "Duration": 0, "Value": "60000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_LIGHT", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_LIGHT", "Node": "Dex2oatThreads", "Duration": 0, "Value": "6" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_LIGHT", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_LIGHT", "Node": "Dex2oatCPUSet", "Duration": 0, "Value": "0,1,2,3,4,5" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_MODERATE", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_MODERATE", "Node": "PMU_POLL", "Duration": 0, "Value": "1" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_MODERATE", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_MODERATE", "Node": "BigControlTempSet", "Duration": 0, "Value": "80000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_MODERATE", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_MODERATE", "Node": "MidControlTempSet", "Duration": 0, "Value": "80000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_MODERATE", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_MODERATE", "Node": "LittleControlTempSet", "Duration": 0, "Value": "80000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_MODERATE", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_MODERATE", "Node": "G3dControlTempSet", "Duration": 0, "Value": "80000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_MODERATE", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_MODERATE", "Node": "TpuControlTempSet", "Duration": 0, "Value": "80000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_MODERATE", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_MODERATE", "Node": "AurControlTempSet", "Duration": 0, "Value": "80000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_MODERATE", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_MODERATE", "Node": "BigSwitchOnTempSet", "Duration": 0, "Value": "60000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_MODERATE", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_MODERATE", "Node": "MidSwitchOnTempSet", "Duration": 0, "Value": "60000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_MODERATE", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_MODERATE", "Node": "LittleSwitchOnTempSet", "Duration": 0, "Value": "60000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_MODERATE", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_MODERATE", "Node": "G3dSwitchOnTempSet", "Duration": 0, "Value": "60000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_MODERATE", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_MODERATE", "Node": "TpuSwitchOnTempSet", "Duration": 0, "Value": "60000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_MODERATE", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_MODERATE", "Node": "AurSwitchOnTempSet", "Duration": 0, "Value": "60000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_MODERATE", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_MODERATE", "Node": "Dex2oatThreads", "Duration": 0, "Value": "4" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_MODERATE", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_MODERATE", "Node": "Dex2oatCPUSet", "Duration": 0, "Value": "0,1,2,3" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_SEVERE", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_SEVERE", "Node": "PMU_POLL", "Duration": 0, "Value": "1" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_SEVERE", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_SEVERE", "Node": "BigControlTempSet", "Duration": 0, "Value": "80000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_SEVERE", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_SEVERE", "Node": "MidControlTempSet", "Duration": 0, "Value": "80000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_SEVERE", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_SEVERE", "Node": "LittleControlTempSet", "Duration": 0, "Value": "80000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_SEVERE", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_SEVERE", "Node": "G3dControlTempSet", "Duration": 0, "Value": "80000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_SEVERE", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_SEVERE", "Node": "TpuControlTempSet", "Duration": 0, "Value": "80000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_SEVERE", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_SEVERE", "Node": "AurControlTempSet", "Duration": 0, "Value": "80000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_SEVERE", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_SEVERE", "Node": "BigSwitchOnTempSet", "Duration": 0, "Value": "60000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_SEVERE", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_SEVERE", "Node": "MidSwitchOnTempSet", "Duration": 0, "Value": "60000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_SEVERE", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_SEVERE", "Node": "LittleSwitchOnTempSet", "Duration": 0, "Value": "60000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_SEVERE", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_SEVERE", "Node": "G3dSwitchOnTempSet", "Duration": 0, "Value": "60000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_SEVERE", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_SEVERE", "Node": "TpuSwitchOnTempSet", "Duration": 0, "Value": "60000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_SEVERE", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_SEVERE", "Node": "AurSwitchOnTempSet", "Duration": 0, "Value": "60000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_SEVERE", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_SEVERE", "Node": "Dex2oatThreads", "Duration": 0, "Value": "4" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_SEVERE", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_SEVERE", "Node": "Dex2oatCPUSet", "Duration": 0, "Value": "0,1,2,3" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_CRITICAL", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_CRITICAL", "Node": "PMU_POLL", "Duration": 0, "Value": "1" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_CRITICAL", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_CRITICAL", "Node": "BigControlTempSet", "Duration": 0, "Value": "80000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_CRITICAL", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_CRITICAL", "Node": "MidControlTempSet", "Duration": 0, "Value": "80000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_CRITICAL", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_CRITICAL", "Node": "LittleControlTempSet", "Duration": 0, "Value": "80000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_CRITICAL", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_CRITICAL", "Node": "G3dControlTempSet", "Duration": 0, "Value": "80000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_CRITICAL", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_CRITICAL", "Node": "TpuControlTempSet", "Duration": 0, "Value": "80000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_CRITICAL", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_CRITICAL", "Node": "AurControlTempSet", "Duration": 0, "Value": "80000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_CRITICAL", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_CRITICAL", "Node": "BigSwitchOnTempSet", "Duration": 0, "Value": "60000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_CRITICAL", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_CRITICAL", "Node": "MidSwitchOnTempSet", "Duration": 0, "Value": "60000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_CRITICAL", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_CRITICAL", "Node": "LittleSwitchOnTempSet", "Duration": 0, "Value": "60000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_CRITICAL", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_CRITICAL", "Node": "G3dSwitchOnTempSet", "Duration": 0, "Value": "60000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_CRITICAL", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_CRITICAL", "Node": "TpuSwitchOnTempSet", "Duration": 0, "Value": "60000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_CRITICAL", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_CRITICAL", "Node": "AurSwitchOnTempSet", "Duration": 0, "Value": "60000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_CRITICAL", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_CRITICAL", "Node": "Dex2oatThreads", "Duration": 0, "Value": "2" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_CRITICAL", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_CRITICAL", "Node": "Dex2oatCPUSet", "Duration": 0, "Value": "0,1,2,3" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_EMERGENCY", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_EMERGENCY", "Node": "PMU_POLL", "Duration": 0, "Value": "1" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_EMERGENCY", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_EMERGENCY", "Node": "CPU_LITTLE_TSKIN_BYPASS", "Duration": 0, "Value": "0" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_EMERGENCY", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_EMERGENCY", "Node": "CPU_MID_TSKIN_BYPASS", "Duration": 0, "Value": "0" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_EMERGENCY", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_EMERGENCY", "Node": "CPU_BIG_TSKIN_BYPASS", "Duration": 0, "Value": "0" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_EMERGENCY", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_EMERGENCY", "Node": "BigControlTempSet", "Duration": 0, "Value": "80000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_EMERGENCY", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_EMERGENCY", "Node": "MidControlTempSet", "Duration": 0, "Value": "80000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_EMERGENCY", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_EMERGENCY", "Node": "LittleControlTempSet", "Duration": 0, "Value": "80000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_EMERGENCY", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_EMERGENCY", "Node": "G3dControlTempSet", "Duration": 0, "Value": "80000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_EMERGENCY", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_EMERGENCY", "Node": "TpuControlTempSet", "Duration": 0, "Value": "80000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_EMERGENCY", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_EMERGENCY", "Node": "AurControlTempSet", "Duration": 0, "Value": "80000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_EMERGENCY", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_EMERGENCY", "Node": "BigSwitchOnTempSet", "Duration": 0, "Value": "60000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_EMERGENCY", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_EMERGENCY", "Node": "MidSwitchOnTempSet", "Duration": 0, "Value": "60000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_EMERGENCY", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_EMERGENCY", "Node": "LittleSwitchOnTempSet", "Duration": 0, "Value": "60000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_EMERGENCY", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_EMERGENCY", "Node": "G3dSwitchOnTempSet", "Duration": 0, "Value": "60000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_EMERGENCY", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_EMERGENCY", "Node": "TpuSwitchOnTempSet", "Duration": 0, "Value": "60000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_EMERGENCY", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_EMERGENCY", "Node": "AurSwitchOnTempSet", "Duration": 0, "Value": "60000" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_EMERGENCY", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_EMERGENCY", "Node": "Dex2oatThreads", "Duration": 0, "Value": "1" }, { - "PowerHint": "THERMAL_VIRTUAL-SKIN_EMERGENCY", + "PowerHint": "THERMAL_VIRTUAL-SKIN-HINT_EMERGENCY", "Node": "Dex2oatCPUSet", "Duration": 0, "Value": "0,1,2,3" diff --git a/thermal_info_config_cheetah.json b/thermal_info_config_cheetah.json index f035946..200db05 100644 --- a/thermal_info_config_cheetah.json +++ b/thermal_info_config_cheetah.json @@ -122,7 +122,6 @@ "HotThreshold":["NAN", 39.0, 43.0, 45.0, 46.5, 52.0, 55.0], "HotHysteresis":[0.0, 1.9, 1.9, 1.9, 1.4, 1.9, 1.9], "Multiplier":0.001, - "SendPowerHint":true, "Monitor":true, "PollingDelay":300000, "PassiveDelay":7000, @@ -134,29 +133,45 @@ ] }, { - "Name":"VIRTUAL-SKIN-CPU-GPU", + "Name":"VIRTUAL-SKIN-HINT", "Type":"UNKNOWN", + "Hidden":true, "VirtualSensor":true, "TriggerSensor":"quiet_therm", "Formula":"MAXIMUM", "Combination":["VIRTUAL-GNSS-DISP", "VIRTUAL-USB2-QUIET", "VIRTUAL-QUIET-USB2", "VIRTUAL-NEUTRAL-QUIET"], "Coefficient":[1.0, 1.0, 1.0, 1.0], - "HotThreshold":["NAN", 39.0, 43.0, 45.0, 46.5, 52.0, 55.0], + "HotThreshold":["NAN", 37.0, 43.0, 45.0, 46.5, 52.0, 55.0], + "HotHysteresis":[0.0, 1.9, 1.9, 1.9, 1.4, 1.9, 1.9], + "Multiplier":0.001, + "SendPowerHint":true, + "PollingDelay":300000, + "PassiveDelay":7000 + }, + { + "Name":"VIRTUAL-SKIN-CPU", + "Type":"UNKNOWN", + "Hidden":true, + "VirtualSensor":true, + "TriggerSensor":"quiet_therm", + "Formula":"MAXIMUM", + "Combination":["VIRTUAL-GNSS-DISP", "VIRTUAL-USB2-QUIET", "VIRTUAL-QUIET-USB2", "VIRTUAL-NEUTRAL-QUIET"], + "Coefficient":[1.0, 1.0, 1.0, 1.0], + "HotThreshold":["NAN", 37.0, 43.0, 45.0, 46.5, 52.0, 55.0], "HotHysteresis":[0.0, 1.9, 1.9, 1.9, 1.4, 1.9, 1.9], "Multiplier":0.001, "PollingDelay":300000, "PassiveDelay":7000, "PIDInfo": { - "K_Po":["NAN", "NAN", 1800, 500, "NAN", "NAN", "NAN"], - "K_Pu":["NAN", "NAN", 1800, 500, "NAN", "NAN", "NAN"], - "K_I":["NAN", "NAN", 20, 5, "NAN", "NAN", "NAN"], + "K_Po":["NAN", "NAN", 200, 200, "NAN", "NAN", "NAN"], + "K_Pu":["NAN", "NAN", 200, 200, "NAN", "NAN", "NAN"], + "K_I":["NAN", "NAN", 0, 5, "NAN", "NAN", "NAN"], "K_D":["NAN", "NAN", 0, 0, "NAN", "NAN", "NAN"], - "I_Max":["NAN", "NAN", 1500, 100, "NAN", "NAN", "NAN"], - "S_Power":["NAN", "NAN", 2500, 1300, "NAN", "NAN", "NAN"], - "MinAllocPower":["NAN", "NAN", 2000, 800, "NAN", "NAN", "NAN"], - "MaxAllocPower":["NAN", "NAN", 10000, 4000, "NAN", "NAN", "NAN"], - "I_Cutoff":["NAN", "NAN", 2, 2, "NAN", "NAN", "NAN"], - "I_Default": 1000, + "I_Max":["NAN", "NAN", 0, 300, "NAN", "NAN", "NAN"], + "S_Power":["NAN", "NAN", 1200, 800, "NAN", "NAN", "NAN"], + "MinAllocPower":["NAN", "NAN", 1200, 200, "NAN", "NAN", "NAN"], + "MaxAllocPower":["NAN", "NAN", 2400, 1600, "NAN", "NAN", "NAN"], + "I_Cutoff":["NAN", "NAN", 0, 2, "NAN", "NAN", "NAN"], "TranCycle": 5 }, "BindedCdevInfo": [ @@ -186,7 +201,36 @@ "BindedPowerRail": "S2M_VDD_CPUCL2", "CdevCeiling": [0, 15, 15, 15, 15, 17, 17], "LimitInfo": [0, 0, 0, 0, 15, 17, 17] - }, + } + ] + }, + { + "Name":"VIRTUAL-SKIN-GPU", + "Type":"UNKNOWN", + "Hidden":true, + "VirtualSensor":true, + "TriggerSensor":"quiet_therm", + "Formula":"MAXIMUM", + "Combination":["VIRTUAL-GNSS-DISP", "VIRTUAL-USB2-QUIET", "VIRTUAL-QUIET-USB2", "VIRTUAL-NEUTRAL-QUIET"], + "Coefficient":[1.0, 1.0, 1.0, 1.0], + "HotThreshold":["NAN", 37.0, 43.0, 45.0, 46.5, 52.0, 55.0], + "HotHysteresis":[0.0, 1.9, 1.9, 1.9, 1.4, 1.9, 1.9], + "Multiplier":0.001, + "PollingDelay":300000, + "PassiveDelay":7000, + "PIDInfo": { + "K_Po":["NAN", "NAN", 100, 350, "NAN", "NAN", "NAN"], + "K_Pu":["NAN", "NAN", 100, 350, "NAN", "NAN", "NAN"], + "K_I":["NAN", "NAN", 0, 5, "NAN", "NAN", "NAN"], + "K_D":["NAN", "NAN", 0, 0, "NAN", "NAN", "NAN"], + "I_Max":["NAN", "NAN", 0, 500, "NAN", "NAN", "NAN"], + "S_Power":["NAN", "NAN", 1500, 800, "NAN", "NAN", "NAN"], + "MinAllocPower":["NAN", "NAN", 1500, 200, "NAN", "NAN", "NAN"], + "MaxAllocPower":["NAN", "NAN", 2100, 1700, "NAN", "NAN", "NAN"], + "I_Cutoff":["NAN", "NAN", 0, 2, "NAN", "NAN", "NAN"], + "TranCycle": 5 + }, + "BindedCdevInfo": [ { "CdevRequest": "thermal-gpufreq-0", "CdevWeightForPID": [1, 1, 1, 1, 1, 1, 1], diff --git a/thermal_info_config_panther.json b/thermal_info_config_panther.json index 363bff9..66982e8 100644 --- a/thermal_info_config_panther.json +++ b/thermal_info_config_panther.json @@ -122,7 +122,6 @@ "HotThreshold":["NAN", 39.0, 43.0, 45.0, 46.5, 52.0, 55.0], "HotHysteresis":[0.0, 1.9, 1.9, 1.9, 1.4, 1.9, 1.9], "Multiplier":0.001, - "SendPowerHint":true, "Monitor":true, "PollingDelay":300000, "PassiveDelay":7000, @@ -134,29 +133,45 @@ ] }, { - "Name":"VIRTUAL-SKIN-CPU-GPU", + "Name":"VIRTUAL-SKIN-HINT", "Type":"UNKNOWN", + "Hidden":true, "VirtualSensor":true, "TriggerSensor":"quiet_therm", "Formula":"MAXIMUM", "Combination":["VIRTUAL-QUIET-QI", "VIRTUAL-USB-QUIET", "VIRTUAL-QUIET-DISP", "VIRTUAL-NEUTRAL-QUIET"], "Coefficient":[1.0, 1.0, 1.0, 1.0], - "HotThreshold":["NAN", 39.0, 43.0, 45.0, 46.5, 52.0, 55.0], + "HotThreshold":["NAN", 37.0, 43.0, 45.0, 46.5, 52.0, 55.0], + "HotHysteresis":[0.0, 1.9, 1.9, 1.9, 1.4, 1.9, 1.9], + "Multiplier":0.001, + "SendPowerHint":true, + "PollingDelay":300000, + "PassiveDelay":7000 + }, + { + "Name":"VIRTUAL-SKIN-CPU", + "Type":"UNKNOWN", + "Hidden":true, + "VirtualSensor":true, + "TriggerSensor":"quiet_therm", + "Formula":"MAXIMUM", + "Combination":["VIRTUAL-QUIET-QI", "VIRTUAL-USB-QUIET", "VIRTUAL-QUIET-DISP", "VIRTUAL-NEUTRAL-QUIET"], + "Coefficient":[1.0, 1.0, 1.0, 1.0], + "HotThreshold":["NAN", 37.0, 43.0, 45.0, 46.5, 52.0, 55.0], "HotHysteresis":[0.0, 1.9, 1.9, 1.9, 1.4, 1.9, 1.9], "Multiplier":0.001, "PollingDelay":300000, "PassiveDelay":7000, "PIDInfo": { - "K_Po":["NAN", "NAN", 1800, 500, "NAN", "NAN", "NAN"], - "K_Pu":["NAN", "NAN", 1800, 500, "NAN", "NAN", "NAN"], - "K_I":["NAN", "NAN", 20, 5, "NAN", "NAN", "NAN"], + "K_Po":["NAN", "NAN", 200, 200, "NAN", "NAN", "NAN"], + "K_Pu":["NAN", "NAN", 200, 200, "NAN", "NAN", "NAN"], + "K_I":["NAN", "NAN", 0, 5, "NAN", "NAN", "NAN"], "K_D":["NAN", "NAN", 0, 0, "NAN", "NAN", "NAN"], - "I_Max":["NAN", "NAN", 1500, 100, "NAN", "NAN", "NAN"], - "S_Power":["NAN", "NAN", 2500, 1300, "NAN", "NAN", "NAN"], - "MinAllocPower":["NAN", "NAN", 2000, 800, "NAN", "NAN", "NAN"], - "MaxAllocPower":["NAN", "NAN", 10000, 4000, "NAN", "NAN", "NAN"], - "I_Cutoff":["NAN", "NAN", 2, 2, "NAN", "NAN", "NAN"], - "I_Default": 1000, + "I_Max":["NAN", "NAN", 0, 300, "NAN", "NAN", "NAN"], + "S_Power":["NAN", "NAN", 1200, 800, "NAN", "NAN", "NAN"], + "MinAllocPower":["NAN", "NAN", 1200, 200, "NAN", "NAN", "NAN"], + "MaxAllocPower":["NAN", "NAN", 2400, 1600, "NAN", "NAN", "NAN"], + "I_Cutoff":["NAN", "NAN", 0, 2, "NAN", "NAN", "NAN"], "TranCycle": 5 }, "BindedCdevInfo": [ @@ -186,7 +201,36 @@ "BindedPowerRail": "S2M_VDD_CPUCL2", "CdevCeiling": [0, 15, 15, 15, 15, 17, 17], "LimitInfo": [0, 0, 0, 0, 15, 17, 17] - }, + } + ] + }, + { + "Name":"VIRTUAL-SKIN-GPU", + "Type":"UNKNOWN", + "Hidden":true, + "VirtualSensor":true, + "TriggerSensor":"quiet_therm", + "Formula":"MAXIMUM", + "Combination":["VIRTUAL-QUIET-QI", "VIRTUAL-USB-QUIET", "VIRTUAL-QUIET-DISP", "VIRTUAL-NEUTRAL-QUIET"], + "Coefficient":[1.0, 1.0, 1.0, 1.0], + "HotThreshold":["NAN", 37.0, 43.0, 45.0, 46.5, 52.0, 55.0], + "HotHysteresis":[0.0, 1.9, 1.9, 1.9, 1.4, 1.9, 1.9], + "Multiplier":0.001, + "PollingDelay":300000, + "PassiveDelay":7000, + "PIDInfo": { + "K_Po":["NAN", "NAN", 100, 350, "NAN", "NAN", "NAN"], + "K_Pu":["NAN", "NAN", 100, 350, "NAN", "NAN", "NAN"], + "K_I":["NAN", "NAN", 0, 5, "NAN", "NAN", "NAN"], + "K_D":["NAN", "NAN", 0, 0, "NAN", "NAN", "NAN"], + "I_Max":["NAN", "NAN", 0, 500, "NAN", "NAN", "NAN"], + "S_Power":["NAN", "NAN", 1500, 800, "NAN", "NAN", "NAN"], + "MinAllocPower":["NAN", "NAN", 1500, 200, "NAN", "NAN", "NAN"], + "MaxAllocPower":["NAN", "NAN", 2100, 1700, "NAN", "NAN", "NAN"], + "I_Cutoff":["NAN", "NAN", 0, 2, "NAN", "NAN", "NAN"], + "TranCycle": 5 + }, + "BindedCdevInfo": [ { "CdevRequest": "thermal-gpufreq-0", "CdevWeightForPID": [1, 1, 1, 1, 1, 1, 1], From 1586f2ae70865351b47f02a3a2984adab615f64b Mon Sep 17 00:00:00 2001 From: shihchienc Date: Thu, 15 Sep 2022 11:50:57 +0000 Subject: [PATCH 40/71] Add by project le audio offload capabilities config file We create by project offload capabilities config file to make each project have its own customized default device offload capabilities. Bug: 238983662 Test: make sure file added in config folder can be copied into devices Change-Id: Ibc12a2774d3b32fe54574372121ce3e93d395167 Merged-In: Ibc12a2774d3b32fe54574372121ce3e93d395167 (cherry picked from commit c337787e1d8b23703b90931e641982ea0416dae6) --- .../panther/le_audio_codec_capabilities.xml | 84 +++++++++++++++++++ device-panther.mk | 4 + 2 files changed, 88 insertions(+) create mode 100644 bluetooth/panther/le_audio_codec_capabilities.xml diff --git a/bluetooth/panther/le_audio_codec_capabilities.xml b/bluetooth/panther/le_audio_codec_capabilities.xml new file mode 100644 index 0000000..cfb915b --- /dev/null +++ b/bluetooth/panther/le_audio_codec_capabilities.xml @@ -0,0 +1,84 @@ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + diff --git a/device-panther.mk b/device-panther.mk index ea3735d..8cc0266 100644 --- a/device-panther.mk +++ b/device-panther.mk @@ -274,6 +274,10 @@ PRODUCT_PRODUCT_PROPERTIES += \ persist.bluetooth.leaudio_offload.disabled=false \ ro.bluetooth.leaudio_switcher.supported=true +# LE Auido Offload Capabilities setting +PRODUCT_COPY_FILES += \ + device/google/pantah/bluetooth/panther/le_audio_codec_capabilities.xml:$(TARGET_COPY_OUT_VENDOR)/etc/le_audio_codec_capabilities.xml + # Bluetooth EWP test tool PRODUCT_PACKAGES_DEBUG += \ ewp_tool From a70d7022f0f0c55cb7f87ffd06812a91c5a2bb1e Mon Sep 17 00:00:00 2001 From: shihchienc Date: Mon, 19 Sep 2022 03:53:51 +0000 Subject: [PATCH 41/71] Add by project le audio offload capabilities config file We create by project offload capabilities config file to make each project have its own customized default device offload capabilities. Bug: 238983662 Test: make sure file added in config folder can be copied into devices Change-Id: I23ac69ef5770a6e471a70f18205c027f2976af16 Merged-In: I23ac69ef5770a6e471a70f18205c027f2976af16 (cherry picked from commit e559a93d8f690bbe811f8316f61a100964313bfc) --- .../cheetah/le_audio_codec_capabilities.xml | 84 +++++++++++++++++++ device-cheetah.mk | 4 + 2 files changed, 88 insertions(+) create mode 100644 bluetooth/cheetah/le_audio_codec_capabilities.xml diff --git a/bluetooth/cheetah/le_audio_codec_capabilities.xml b/bluetooth/cheetah/le_audio_codec_capabilities.xml new file mode 100644 index 0000000..cfb915b --- /dev/null +++ b/bluetooth/cheetah/le_audio_codec_capabilities.xml @@ -0,0 +1,84 @@ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + diff --git a/device-cheetah.mk b/device-cheetah.mk index 0e62814..236e527 100644 --- a/device-cheetah.mk +++ b/device-cheetah.mk @@ -286,6 +286,10 @@ PRODUCT_PRODUCT_PROPERTIES += \ persist.bluetooth.leaudio_offload.disabled=false \ ro.bluetooth.leaudio_switcher.supported=true +# LE Auido Offload Capabilities setting +PRODUCT_COPY_FILES += \ + device/google/pantah/bluetooth/cheetah/le_audio_codec_capabilities.xml:$(TARGET_COPY_OUT_VENDOR)/etc/le_audio_codec_capabilities.xml + # Bluetooth EWP test tool PRODUCT_PACKAGES_DEBUG += \ ewp_tool From b2276fb72d58da1d7c79e677edbaed4fe9b89a0c Mon Sep 17 00:00:00 2001 From: Sayanna Chandula Date: Fri, 22 Jul 2022 10:07:47 -0700 Subject: [PATCH 42/71] Revert "thermal: remove gxp cooling device dependency" This reverts commit af3528b9034a5e590ec1017f9f4b6be4a31d46bb. Re-enable gxp cooling device Bug: 238273184 Test: Build and boot on device Signed-off-by: Sayanna Chandula Change-Id: I6e7eac3f8b15fffccbf64c80f8af7866b9397e4f Merged-In: I6e7eac3f8b15fffccbf64c80f8af7866b9397e4f --- thermal_info_config_cheetah.json | 9 +++++++++ thermal_info_config_panther.json | 9 +++++++++ 2 files changed, 18 insertions(+) diff --git a/thermal_info_config_cheetah.json b/thermal_info_config_cheetah.json index 200db05..db7f985 100644 --- a/thermal_info_config_cheetah.json +++ b/thermal_info_config_cheetah.json @@ -129,6 +129,10 @@ { "CdevRequest": "tpu_cooling", "LimitInfo": [0, 2, 3, 4, 5, 5, 5] + }, + { + "CdevRequest": "gxp-cooling", + "LimitInfo": [0, 0, 0, 0, 0, 9, 9] } ] }, @@ -754,6 +758,11 @@ "Name":"tpu_cooling", "Type":"NPU", "WritePath":"/dev/thermal/cdev-by-name/tpu_cooling/user_vote" + }, + { + "Name":"gxp-cooling", + "Type":"NPU", + "WritePath":"/dev/thermal/cdev-by-name/gxp-cooling/user_vote" } ], "PowerRails":[ diff --git a/thermal_info_config_panther.json b/thermal_info_config_panther.json index 66982e8..57174cf 100644 --- a/thermal_info_config_panther.json +++ b/thermal_info_config_panther.json @@ -129,6 +129,10 @@ { "CdevRequest": "tpu_cooling", "LimitInfo": [0, 2, 3, 4, 5, 5, 5] + }, + { + "CdevRequest": "gxp-cooling", + "LimitInfo": [0, 0, 0, 0, 0, 9, 9] } ] }, @@ -755,6 +759,11 @@ "Name":"tpu_cooling", "Type":"NPU", "WritePath":"/dev/thermal/cdev-by-name/tpu_cooling/user_vote" + }, + { + "Name":"gxp-cooling", + "Type":"NPU", + "WritePath":"/dev/thermal/cdev-by-name/gxp-cooling/user_vote" } ], "PowerRails":[ From 6262c7c94566b0b9cf61684e8033165ad7fb881a Mon Sep 17 00:00:00 2001 From: Ilya Matyukhin Date: Mon, 12 Sep 2022 16:59:00 -0700 Subject: [PATCH 43/71] c10: remove unused udfps_illumination_transition_ms Bug: 243818429 Test: N/A Change-Id: I1ef0a67006d57cafa2e7a74c70b0cd176a094c2d Merged-In: I1ef0a67006d57cafa2e7a74c70b0cd176a094c2d --- .../overlay/frameworks/base/core/res/res/values/config.xml | 5 ----- 1 file changed, 5 deletions(-) diff --git a/cheetah/overlay/frameworks/base/core/res/res/values/config.xml b/cheetah/overlay/frameworks/base/core/res/res/values/config.xml index 3c371ab..8143486 100644 --- a/cheetah/overlay/frameworks/base/core/res/res/values/config.xml +++ b/cheetah/overlay/frameworks/base/core/res/res/values/config.xml @@ -180,11 +180,6 @@ com.google.sensor.quick_pickup - - 25 - 0.335 From 55fdb7f9238a5e8a330d68ac7e8bdb3822fe3b89 Mon Sep 17 00:00:00 2001 From: Ilya Matyukhin Date: Mon, 12 Sep 2022 16:55:22 -0700 Subject: [PATCH 44/71] p10: remove unused udfps_illumination_transition_ms Bug: 243818429 Test: N/A Change-Id: I198e4991e06951e0b324726649c9e967e8aac6fb Merged-In: I198e4991e06951e0b324726649c9e967e8aac6fb --- .../overlay/frameworks/base/core/res/res/values/config.xml | 5 ----- 1 file changed, 5 deletions(-) diff --git a/panther/overlay/frameworks/base/core/res/res/values/config.xml b/panther/overlay/frameworks/base/core/res/res/values/config.xml index f617337..9369361 100644 --- a/panther/overlay/frameworks/base/core/res/res/values/config.xml +++ b/panther/overlay/frameworks/base/core/res/res/values/config.xml @@ -202,11 +202,6 @@ com.google.sensor.quick_pickup - - 34 - 0.335 From 4d0d8925d93d680c1770342705c36d13b95408f0 Mon Sep 17 00:00:00 2001 From: vincenttew Date: Wed, 14 Sep 2022 03:26:56 +0000 Subject: [PATCH 45/71] audio: extand the period number of hifi usecase extend this to prevent alsa trigger stop playback and causing pop Bug: 238056484 Signed-off-by: vincenttew Change-Id: I1c3e3f68aa63acbc520ddf5f758615c99f1ef9f8 --- audio/cheetah/config/audio_platform_configuration.xml | 4 ++-- audio/cloudripper/config/audio_platform_configuration.xml | 4 ++-- audio/panther/config/audio_platform_configuration.xml | 4 ++-- audio/ravenclaw/config/audio_platform_configuration.xml | 4 ++-- 4 files changed, 8 insertions(+), 8 deletions(-) diff --git a/audio/cheetah/config/audio_platform_configuration.xml b/audio/cheetah/config/audio_platform_configuration.xml index 536b3fe..c729764 100644 --- a/audio/cheetah/config/audio_platform_configuration.xml +++ b/audio/cheetah/config/audio_platform_configuration.xml @@ -201,8 +201,8 @@ - - + + diff --git a/audio/cloudripper/config/audio_platform_configuration.xml b/audio/cloudripper/config/audio_platform_configuration.xml index cd81fb7..337c1a8 100644 --- a/audio/cloudripper/config/audio_platform_configuration.xml +++ b/audio/cloudripper/config/audio_platform_configuration.xml @@ -199,8 +199,8 @@ - - + + diff --git a/audio/panther/config/audio_platform_configuration.xml b/audio/panther/config/audio_platform_configuration.xml index 536b3fe..c729764 100644 --- a/audio/panther/config/audio_platform_configuration.xml +++ b/audio/panther/config/audio_platform_configuration.xml @@ -201,8 +201,8 @@ - - + + diff --git a/audio/ravenclaw/config/audio_platform_configuration.xml b/audio/ravenclaw/config/audio_platform_configuration.xml index 748855e..532a66c 100644 --- a/audio/ravenclaw/config/audio_platform_configuration.xml +++ b/audio/ravenclaw/config/audio_platform_configuration.xml @@ -199,8 +199,8 @@ - - + + From e33676555674c93a33a57c8786b7aac81f9694d1 Mon Sep 17 00:00:00 2001 From: "Ali K. Zadeh" Date: Fri, 2 Sep 2022 00:12:40 +0000 Subject: [PATCH 46/71] Powerhint update containing PMU and EM_Profile tuning Using PMU feature together with Energy Metric (EM) profile is shown to have benefits in terms of power, without increasing the framedrop rate. This CL addes necessary changes to the powerhint files to activate both features for P10 and C10 device. Bug: 235147585 Test: ODPM and framedrop tests Change-Id: I64048cc1c1ad948619dd56ebac0b3af263ab0733 --- powerhint-cheetah-a0.json | 171 ++++++++++++++++++++++++++++++++++---- powerhint-cheetah.json | 171 ++++++++++++++++++++++++++++++++++---- powerhint-panther-a0.json | 171 ++++++++++++++++++++++++++++++++++---- powerhint-panther.json | 171 ++++++++++++++++++++++++++++++++++---- 4 files changed, 612 insertions(+), 72 deletions(-) diff --git a/powerhint-cheetah-a0.json b/powerhint-cheetah-a0.json index 55bbddd..7130951 100644 --- a/powerhint-cheetah-a0.json +++ b/powerhint-cheetah-a0.json @@ -517,6 +517,105 @@ "1" ], "DefaultIndex": 0 + }, + { + "Name": "EM_Profile", + "Path": "/sys/kernel/pixel_em/active_profile", + "Values": [ + "default", + "cam1", + "cam2", + "front_cam" + ], + "DefaultIndex": 0 + }, + { + "Name": "PMU_LIT_LIMIT_FREQ", + "Path": "/sys/devices/system/cpu/cpu0/cpufreq/sched_pixel/limit_frequency", + "Values": [ + "1401000" + ], + "DefaultIndex": 0 + }, + { + "Name": "PMU_LIT_LCPI_THRESHOLD", + "Path": "/sys/devices/system/cpu/cpu0/cpufreq/sched_pixel/lcpi_threshold", + "Values": [ + "2", + "1", + "0" + ], + "DefaultIndex": 0 + }, + { + "Name": "PMU_LIT_SPC_THRESHOLD", + "Path": "/sys/devices/system/cpu/cpu0/cpufreq/sched_pixel/spc_threshold", + "Values": [ + "70", + "50", + "30", + "0" + ], + "DefaultIndex": 0 + }, + { + "Name": "PMU_MID_LIMIT_FREQ", + "Path": "/sys/devices/system/cpu/cpu4/cpufreq/sched_pixel/limit_frequency", + "Values": [ + "1836000", + "1491000" + ], + "DefaultIndex": 0 + }, + { + "Name": "PMU_MID_LCPI_THRESHOLD", + "Path": "/sys/devices/system/cpu/cpu4/cpufreq/sched_pixel/lcpi_threshold", + "Values": [ + "6", + "3", + "0" + ], + "DefaultIndex": 0 + }, + { + "Name": "PMU_MID_SPC_THRESHOLD", + "Path": "/sys/devices/system/cpu/cpu4/cpufreq/sched_pixel/spc_threshold", + "Values": [ + "65", + "50", + "0" + ], + "DefaultIndex": 0 + }, + { + "Name": "PMU_BIG_LIMIT_FREQ", + "Path": "/sys/devices/system/cpu/cpu6/cpufreq/sched_pixel/limit_frequency", + "Values": [ + "2507000", + "2048000", + "1826000" + ], + "DefaultIndex": 0 + }, + { + "Name": "PMU_BIG_LCPI_THRESHOLD", + "Path": "/sys/devices/system/cpu/cpu6/cpufreq/sched_pixel/lcpi_threshold", + "Values": [ + "5", + "3", + "0" + ], + "DefaultIndex": 0 + }, + { + "Name": "PMU_BIG_SPC_THRESHOLD", + "Path": "/sys/devices/system/cpu/cpu6/cpufreq/sched_pixel/spc_threshold", + "Values": [ + "69", + "50", + "0" + ], + "DefaultIndex": 0 } ], "Actions": [ @@ -1011,36 +1110,72 @@ "Duration": 0, "Value": "0" }, + { + "PowerHint": "CAMERA_STREAMING_HIGH", + "Node": "PMU_POLL", + "Duration": 0, + "Value": "1" + }, + { + "PowerHint": "CAMERA_STREAMING_HIGH", + "Node": "PMU_LIT_LCPI_THRESHOLD", + "Duration": 0, + "Value": "0" + }, + { + "PowerHint": "CAMERA_STREAMING_HIGH", + "Node": "PMU_LIT_SPC_THRESHOLD", + "Duration": 0, + "Value": "0" + }, + { + "PowerHint": "CAMERA_STREAMING_HIGH", + "Node": "PMU_MID_LIMIT_FREQ", + "Duration": 0, + "Value": "1836000" + }, + { + "PowerHint": "CAMERA_STREAMING_HIGH", + "Node": "PMU_MID_LCPI_THRESHOLD", + "Duration": 0, + "Value": "3" + }, + { + "PowerHint": "CAMERA_STREAMING_HIGH", + "Node": "PMU_MID_SPC_THRESHOLD", + "Duration": 0, + "Value": "50" + }, + { + "PowerHint": "CAMERA_STREAMING_HIGH", + "Node": "PMU_BIG_LCPI_THRESHOLD", + "Duration": 0, + "Value": "3" + }, + { + "PowerHint": "CAMERA_STREAMING_HIGH", + "Node": "PMU_BIG_SPC_THRESHOLD", + "Duration": 0, + "Value": "50" + }, + { + "PowerHint": "CAMERA_STREAMING_HIGH", + "Node": "EM_Profile", + "Duration": 0, + "Value": "cam1" + }, { "PowerHint": "CAMERA_STREAMING_HIGH", "Node": "CPUUtilThreshold", "Duration": 0, "Value": "1100" }, - { - "PowerHint": "CAMERA_STREAMING_HIGH", - "Node": "CPUMidClusterMaxFreq", - "Duration": 0, - "Value": "1491000" - }, - { - "PowerHint": "CAMERA_STREAMING_HIGH", - "Node": "CPUBigClusterMaxFreq", - "Duration": 0, - "Value": "1826000" - }, { "PowerHint": "CAMERA_STREAMING_HIGH", "Node": "CDPreferHighCap", "Duration": 0, "Value": "1" }, - { - "PowerHint": "CAMERA_STREAMING_HIGH", - "Node": "CPULittleClusterMaxFreq", - "Duration": 0, - "Value": "1401000" - }, { "PowerHint": "CAMERA_STREAMING_HIGH", "Node": "MemFreq", diff --git a/powerhint-cheetah.json b/powerhint-cheetah.json index 334f97f..cfce5f4 100644 --- a/powerhint-cheetah.json +++ b/powerhint-cheetah.json @@ -515,6 +515,105 @@ ], "DefaultIndex": 0 }, + { + "Name": "EM_Profile", + "Path": "/sys/kernel/pixel_em/active_profile", + "Values": [ + "default", + "cam1", + "cam2", + "front_cam" + ], + "DefaultIndex": 0 + }, + { + "Name": "PMU_LIT_LIMIT_FREQ", + "Path": "/sys/devices/system/cpu/cpu0/cpufreq/sched_pixel/limit_frequency", + "Values": [ + "1401000" + ], + "DefaultIndex": 0 + }, + { + "Name": "PMU_LIT_LCPI_THRESHOLD", + "Path": "/sys/devices/system/cpu/cpu0/cpufreq/sched_pixel/lcpi_threshold", + "Values": [ + "2", + "1", + "0" + ], + "DefaultIndex": 0 + }, + { + "Name": "PMU_LIT_SPC_THRESHOLD", + "Path": "/sys/devices/system/cpu/cpu0/cpufreq/sched_pixel/spc_threshold", + "Values": [ + "70", + "50", + "30", + "0" + ], + "DefaultIndex": 0 + }, + { + "Name": "PMU_MID_LIMIT_FREQ", + "Path": "/sys/devices/system/cpu/cpu4/cpufreq/sched_pixel/limit_frequency", + "Values": [ + "1836000", + "1491000" + ], + "DefaultIndex": 0 + }, + { + "Name": "PMU_MID_LCPI_THRESHOLD", + "Path": "/sys/devices/system/cpu/cpu4/cpufreq/sched_pixel/lcpi_threshold", + "Values": [ + "6", + "3", + "0" + ], + "DefaultIndex": 0 + }, + { + "Name": "PMU_MID_SPC_THRESHOLD", + "Path": "/sys/devices/system/cpu/cpu4/cpufreq/sched_pixel/spc_threshold", + "Values": [ + "65", + "50", + "0" + ], + "DefaultIndex": 0 + }, + { + "Name": "PMU_BIG_LIMIT_FREQ", + "Path": "/sys/devices/system/cpu/cpu6/cpufreq/sched_pixel/limit_frequency", + "Values": [ + "2507000", + "2048000", + "1826000" + ], + "DefaultIndex": 0 + }, + { + "Name": "PMU_BIG_LCPI_THRESHOLD", + "Path": "/sys/devices/system/cpu/cpu6/cpufreq/sched_pixel/lcpi_threshold", + "Values": [ + "5", + "3", + "0" + ], + "DefaultIndex": 0 + }, + { + "Name": "PMU_BIG_SPC_THRESHOLD", + "Path": "/sys/devices/system/cpu/cpu6/cpufreq/sched_pixel/spc_threshold", + "Values": [ + "69", + "50", + "0" + ], + "DefaultIndex": 0 + }, { "Name": "Dex2oatThreads", "Path": "vendor.powerhal.dalvik.vm.dex2oat-threads", @@ -1053,36 +1152,72 @@ "Duration": 0, "Value": "0" }, + { + "PowerHint": "CAMERA_STREAMING_HIGH", + "Node": "PMU_POLL", + "Duration": 0, + "Value": "1" + }, + { + "PowerHint": "CAMERA_STREAMING_HIGH", + "Node": "PMU_LIT_LCPI_THRESHOLD", + "Duration": 0, + "Value": "0" + }, + { + "PowerHint": "CAMERA_STREAMING_HIGH", + "Node": "PMU_LIT_SPC_THRESHOLD", + "Duration": 0, + "Value": "0" + }, + { + "PowerHint": "CAMERA_STREAMING_HIGH", + "Node": "PMU_MID_LIMIT_FREQ", + "Duration": 0, + "Value": "1836000" + }, + { + "PowerHint": "CAMERA_STREAMING_HIGH", + "Node": "PMU_MID_LCPI_THRESHOLD", + "Duration": 0, + "Value": "3" + }, + { + "PowerHint": "CAMERA_STREAMING_HIGH", + "Node": "PMU_MID_SPC_THRESHOLD", + "Duration": 0, + "Value": "50" + }, + { + "PowerHint": "CAMERA_STREAMING_HIGH", + "Node": "PMU_BIG_LCPI_THRESHOLD", + "Duration": 0, + "Value": "3" + }, + { + "PowerHint": "CAMERA_STREAMING_HIGH", + "Node": "PMU_BIG_SPC_THRESHOLD", + "Duration": 0, + "Value": "50" + }, + { + "PowerHint": "CAMERA_STREAMING_HIGH", + "Node": "EM_Profile", + "Duration": 0, + "Value": "cam1" + }, { "PowerHint": "CAMERA_STREAMING_HIGH", "Node": "CPUUtilThreshold", "Duration": 0, "Value": "1100" }, - { - "PowerHint": "CAMERA_STREAMING_HIGH", - "Node": "CPUMidClusterMaxFreq", - "Duration": 0, - "Value": "1491000" - }, - { - "PowerHint": "CAMERA_STREAMING_HIGH", - "Node": "CPUBigClusterMaxFreq", - "Duration": 0, - "Value": "1826000" - }, { "PowerHint": "CAMERA_STREAMING_HIGH", "Node": "CDPreferHighCap", "Duration": 0, "Value": "1" }, - { - "PowerHint": "CAMERA_STREAMING_HIGH", - "Node": "CPULittleClusterMaxFreq", - "Duration": 0, - "Value": "1401000" - }, { "PowerHint": "CAMERA_STREAMING_HIGH", "Node": "MemFreq", diff --git a/powerhint-panther-a0.json b/powerhint-panther-a0.json index 6a0caef..f272cd8 100644 --- a/powerhint-panther-a0.json +++ b/powerhint-panther-a0.json @@ -506,6 +506,105 @@ "1" ], "DefaultIndex": 0 + }, + { + "Name": "EM_Profile", + "Path": "/sys/kernel/pixel_em/active_profile", + "Values": [ + "default", + "cam1", + "cam2", + "front_cam" + ], + "DefaultIndex": 0 + }, + { + "Name": "PMU_LIT_LIMIT_FREQ", + "Path": "/sys/devices/system/cpu/cpu0/cpufreq/sched_pixel/limit_frequency", + "Values": [ + "1401000" + ], + "DefaultIndex": 0 + }, + { + "Name": "PMU_LIT_LCPI_THRESHOLD", + "Path": "/sys/devices/system/cpu/cpu0/cpufreq/sched_pixel/lcpi_threshold", + "Values": [ + "2", + "1", + "0" + ], + "DefaultIndex": 0 + }, + { + "Name": "PMU_LIT_SPC_THRESHOLD", + "Path": "/sys/devices/system/cpu/cpu0/cpufreq/sched_pixel/spc_threshold", + "Values": [ + "70", + "50", + "30", + "0" + ], + "DefaultIndex": 0 + }, + { + "Name": "PMU_MID_LIMIT_FREQ", + "Path": "/sys/devices/system/cpu/cpu4/cpufreq/sched_pixel/limit_frequency", + "Values": [ + "1836000", + "1491000" + ], + "DefaultIndex": 0 + }, + { + "Name": "PMU_MID_LCPI_THRESHOLD", + "Path": "/sys/devices/system/cpu/cpu4/cpufreq/sched_pixel/lcpi_threshold", + "Values": [ + "6", + "3", + "0" + ], + "DefaultIndex": 0 + }, + { + "Name": "PMU_MID_SPC_THRESHOLD", + "Path": "/sys/devices/system/cpu/cpu4/cpufreq/sched_pixel/spc_threshold", + "Values": [ + "65", + "50", + "0" + ], + "DefaultIndex": 0 + }, + { + "Name": "PMU_BIG_LIMIT_FREQ", + "Path": "/sys/devices/system/cpu/cpu6/cpufreq/sched_pixel/limit_frequency", + "Values": [ + "2507000", + "2048000", + "1826000" + ], + "DefaultIndex": 0 + }, + { + "Name": "PMU_BIG_LCPI_THRESHOLD", + "Path": "/sys/devices/system/cpu/cpu6/cpufreq/sched_pixel/lcpi_threshold", + "Values": [ + "5", + "3", + "0" + ], + "DefaultIndex": 0 + }, + { + "Name": "PMU_BIG_SPC_THRESHOLD", + "Path": "/sys/devices/system/cpu/cpu6/cpufreq/sched_pixel/spc_threshold", + "Values": [ + "69", + "50", + "0" + ], + "DefaultIndex": 0 } ], "Actions": [ @@ -893,36 +992,72 @@ "Duration": 0, "Value": "0" }, + { + "PowerHint": "CAMERA_STREAMING_HIGH", + "Node": "PMU_POLL", + "Duration": 0, + "Value": "1" + }, + { + "PowerHint": "CAMERA_STREAMING_HIGH", + "Node": "PMU_LIT_LCPI_THRESHOLD", + "Duration": 0, + "Value": "0" + }, + { + "PowerHint": "CAMERA_STREAMING_HIGH", + "Node": "PMU_LIT_SPC_THRESHOLD", + "Duration": 0, + "Value": "0" + }, + { + "PowerHint": "CAMERA_STREAMING_HIGH", + "Node": "PMU_MID_LIMIT_FREQ", + "Duration": 0, + "Value": "1836000" + }, + { + "PowerHint": "CAMERA_STREAMING_HIGH", + "Node": "PMU_MID_LCPI_THRESHOLD", + "Duration": 0, + "Value": "3" + }, + { + "PowerHint": "CAMERA_STREAMING_HIGH", + "Node": "PMU_MID_SPC_THRESHOLD", + "Duration": 0, + "Value": "50" + }, + { + "PowerHint": "CAMERA_STREAMING_HIGH", + "Node": "PMU_BIG_LCPI_THRESHOLD", + "Duration": 0, + "Value": "3" + }, + { + "PowerHint": "CAMERA_STREAMING_HIGH", + "Node": "PMU_BIG_SPC_THRESHOLD", + "Duration": 0, + "Value": "50" + }, + { + "PowerHint": "CAMERA_STREAMING_HIGH", + "Node": "EM_Profile", + "Duration": 0, + "Value": "cam1" + }, { "PowerHint": "CAMERA_STREAMING_HIGH", "Node": "CPUUtilThreshold", "Duration": 0, "Value": "1100" }, - { - "PowerHint": "CAMERA_STREAMING_HIGH", - "Node": "CPUMidClusterMaxFreq", - "Duration": 0, - "Value": "1491000" - }, - { - "PowerHint": "CAMERA_STREAMING_HIGH", - "Node": "CPUBigClusterMaxFreq", - "Duration": 0, - "Value": "1826000" - }, { "PowerHint": "CAMERA_STREAMING_HIGH", "Node": "CDPreferHighCap", "Duration": 0, "Value": "1" }, - { - "PowerHint": "CAMERA_STREAMING_HIGH", - "Node": "CPULittleClusterMaxFreq", - "Duration": 0, - "Value": "1401000" - }, { "PowerHint": "CAMERA_STREAMING_HIGH", "Node": "MemFreq", diff --git a/powerhint-panther.json b/powerhint-panther.json index 3ecbad5..6d999dd 100644 --- a/powerhint-panther.json +++ b/powerhint-panther.json @@ -495,6 +495,105 @@ ], "DefaultIndex": 0 }, + { + "Name": "EM_Profile", + "Path": "/sys/kernel/pixel_em/active_profile", + "Values": [ + "default", + "cam1", + "cam2", + "front_cam" + ], + "DefaultIndex": 0 + }, + { + "Name": "PMU_LIT_LIMIT_FREQ", + "Path": "/sys/devices/system/cpu/cpu0/cpufreq/sched_pixel/limit_frequency", + "Values": [ + "1401000" + ], + "DefaultIndex": 0 + }, + { + "Name": "PMU_LIT_LCPI_THRESHOLD", + "Path": "/sys/devices/system/cpu/cpu0/cpufreq/sched_pixel/lcpi_threshold", + "Values": [ + "2", + "1", + "0" + ], + "DefaultIndex": 0 + }, + { + "Name": "PMU_LIT_SPC_THRESHOLD", + "Path": "/sys/devices/system/cpu/cpu0/cpufreq/sched_pixel/spc_threshold", + "Values": [ + "70", + "50", + "30", + "0" + ], + "DefaultIndex": 0 + }, + { + "Name": "PMU_MID_LIMIT_FREQ", + "Path": "/sys/devices/system/cpu/cpu4/cpufreq/sched_pixel/limit_frequency", + "Values": [ + "1836000", + "1491000" + ], + "DefaultIndex": 0 + }, + { + "Name": "PMU_MID_LCPI_THRESHOLD", + "Path": "/sys/devices/system/cpu/cpu4/cpufreq/sched_pixel/lcpi_threshold", + "Values": [ + "6", + "3", + "0" + ], + "DefaultIndex": 0 + }, + { + "Name": "PMU_MID_SPC_THRESHOLD", + "Path": "/sys/devices/system/cpu/cpu4/cpufreq/sched_pixel/spc_threshold", + "Values": [ + "65", + "50", + "0" + ], + "DefaultIndex": 0 + }, + { + "Name": "PMU_BIG_LIMIT_FREQ", + "Path": "/sys/devices/system/cpu/cpu6/cpufreq/sched_pixel/limit_frequency", + "Values": [ + "2507000", + "2048000", + "1826000" + ], + "DefaultIndex": 0 + }, + { + "Name": "PMU_BIG_LCPI_THRESHOLD", + "Path": "/sys/devices/system/cpu/cpu6/cpufreq/sched_pixel/lcpi_threshold", + "Values": [ + "5", + "3", + "0" + ], + "DefaultIndex": 0 + }, + { + "Name": "PMU_BIG_SPC_THRESHOLD", + "Path": "/sys/devices/system/cpu/cpu6/cpufreq/sched_pixel/spc_threshold", + "Values": [ + "69", + "50", + "0" + ], + "DefaultIndex": 0 + }, { "Name": "Dex2oatThreads", "Path": "vendor.powerhal.dalvik.vm.dex2oat-threads", @@ -915,36 +1014,72 @@ "Duration": 0, "Value": "0" }, + { + "PowerHint": "CAMERA_STREAMING_HIGH", + "Node": "PMU_POLL", + "Duration": 0, + "Value": "1" + }, + { + "PowerHint": "CAMERA_STREAMING_HIGH", + "Node": "PMU_LIT_LCPI_THRESHOLD", + "Duration": 0, + "Value": "0" + }, + { + "PowerHint": "CAMERA_STREAMING_HIGH", + "Node": "PMU_LIT_SPC_THRESHOLD", + "Duration": 0, + "Value": "0" + }, + { + "PowerHint": "CAMERA_STREAMING_HIGH", + "Node": "PMU_MID_LIMIT_FREQ", + "Duration": 0, + "Value": "1836000" + }, + { + "PowerHint": "CAMERA_STREAMING_HIGH", + "Node": "PMU_MID_LCPI_THRESHOLD", + "Duration": 0, + "Value": "3" + }, + { + "PowerHint": "CAMERA_STREAMING_HIGH", + "Node": "PMU_MID_SPC_THRESHOLD", + "Duration": 0, + "Value": "50" + }, + { + "PowerHint": "CAMERA_STREAMING_HIGH", + "Node": "PMU_BIG_LCPI_THRESHOLD", + "Duration": 0, + "Value": "3" + }, + { + "PowerHint": "CAMERA_STREAMING_HIGH", + "Node": "PMU_BIG_SPC_THRESHOLD", + "Duration": 0, + "Value": "50" + }, + { + "PowerHint": "CAMERA_STREAMING_HIGH", + "Node": "EM_Profile", + "Duration": 0, + "Value": "cam1" + }, { "PowerHint": "CAMERA_STREAMING_HIGH", "Node": "CPUUtilThreshold", "Duration": 0, "Value": "1100" }, - { - "PowerHint": "CAMERA_STREAMING_HIGH", - "Node": "CPUMidClusterMaxFreq", - "Duration": 0, - "Value": "1491000" - }, - { - "PowerHint": "CAMERA_STREAMING_HIGH", - "Node": "CPUBigClusterMaxFreq", - "Duration": 0, - "Value": "1826000" - }, { "PowerHint": "CAMERA_STREAMING_HIGH", "Node": "CDPreferHighCap", "Duration": 0, "Value": "1" }, - { - "PowerHint": "CAMERA_STREAMING_HIGH", - "Node": "CPULittleClusterMaxFreq", - "Duration": 0, - "Value": "1401000" - }, { "PowerHint": "CAMERA_STREAMING_HIGH", "Node": "MemFreq", From 072126cd46eb82006d0424bd4f2ccb136569e0b2 Mon Sep 17 00:00:00 2001 From: Cyan_Hsieh Date: Wed, 21 Sep 2022 11:40:51 +0800 Subject: [PATCH 47/71] Update SVN to 6 Bug: 247537570 Change-Id: I6277dd3637721bf16dca78dbe3b591dbdd75bb95 --- device-cheetah.mk | 2 +- device-panther.mk | 2 +- 2 files changed, 2 insertions(+), 2 deletions(-) diff --git a/device-cheetah.mk b/device-cheetah.mk index abc2a8f..233e124 100644 --- a/device-cheetah.mk +++ b/device-cheetah.mk @@ -244,7 +244,7 @@ PRODUCT_VENDOR_PROPERTIES += \ # Increment the SVN for any official public releases PRODUCT_VENDOR_PROPERTIES += \ - ro.vendor.build.svn=2 + ro.vendor.build.svn=6 # DCK properties based on target PRODUCT_PROPERTY_OVERRIDES += \ diff --git a/device-panther.mk b/device-panther.mk index a676854..00c0507 100644 --- a/device-panther.mk +++ b/device-panther.mk @@ -231,7 +231,7 @@ PRODUCT_VENDOR_PROPERTIES += \ # Increment the SVN for any official public releases PRODUCT_VENDOR_PROPERTIES += \ - ro.vendor.build.svn=2 + ro.vendor.build.svn=6 # DCK properties based on target PRODUCT_PROPERTY_OVERRIDES += \ From 91666d428058a46514ac8b0598ef0bad6089efed Mon Sep 17 00:00:00 2001 From: Yanting Yang Date: Wed, 21 Sep 2022 04:49:15 +0800 Subject: [PATCH 48/71] Update regulation e-labels for C10 and P10 Support the WiFi 6E enablement in JP. Bug: 245993470 Test: visual Change-Id: I6b881932baf17d3c06ab0919f368bf092cd338cd --- .../res/drawable/regulatory_info.png | Bin 1090531 -> 1085316 bytes .../res/drawable/regulatory_info.png | Bin 892228 -> 893373 bytes .../res/drawable/regulatory_info.png | Bin 929603 -> 934896 bytes .../res/drawable/regulatory_info.png | Bin 1547324 -> 1540843 bytes 4 files changed, 0 insertions(+), 0 deletions(-) diff --git a/cheetah/overlay_packages/SettingsOverlayGE2AE/res/drawable/regulatory_info.png b/cheetah/overlay_packages/SettingsOverlayGE2AE/res/drawable/regulatory_info.png index 32ebfae76e7803ee7ac57e2e1bbe7c307c5ff703..690ed9266287cbe1be3c2b586db67f0e1f03b55c 100644 GIT binary patch literal 1085316 zcmeFZbyQXB+b+Bm69Wqa6c7>V?o zh)9?8xhC%4et+*d?|Hv7&iKARzA^S1W3v$!YtH#RcU<>%U-#p8{;cd4N*YQMiL~X+ z=@UvM(z>H05`EZ))%eMX|MCm`Z==oWOZFtvrk%upt4LuHd-1L^a}{+5bwvd+L$Vc@ zz7g5Ln9Ie=2Ja@3B&1zz^bIYI9T*IZP0g((8Aoyp85zutBpKBN6?qhGjvJeqpLVk| zR(3n9V(4aRC~CwgEyW<=B8CsJGIr2saIv~z{kVK%grOe%`3pk!z0EoDkdPn z@YjnGm$Nf65mP#G>aUC8Uy_Vw4h}YA+}zI2&Rov?Tx2^_ZeCGQQEnbSZazLvyo1x; z)!ISdh11&p(7!(6gt5J$ow<#JIoXS z=fM;e#m-pUJLp>*8lO2K$%xhAGB-C86X7#35D_-i=M>d966F*S5H#R4(B~E96gCv# z6BH8C7cn+5TzOjj{Ry(6BVhx?-~aIkBeEer<3H|B$izgHpWi@;Q-qh#gwupaz<^Uk z(9n?6P>`2T#6Z}P$IyiLU!Qi)&KxeOfBD}(mAES-e4>B>pMijZp%AALK7&)hP>7#X z#Ml^Lgm?_}`3*&R@rAJa6;l#BZElZEcKyqfl#Olw`tGth!;1BY=^GMWA<1Y+n1itq z<6l2E|1Z|#|LDqp{k^l9F+TLaF_J%5wHdh;+_J~09Qf0^z7 z-Oc~CG=^sS)~3dYv)qjT_mA^`W}AQR^S^wYfA_-wHy?+ah_8R_jQf8!!Ij_rTP((A zuKWlAp7{3f)PjHfot%uVu~K$OJv7<7X-V5iq%$XusklV^>TuRO+y8xe`5~*{^=&&0 zl6T|^T6`+okUFCib6lP}=6L*sqNWO~#^LD=yasB&9(=i~acoE6hBM`Xk@GXMUe&@; z^AYnsoik@7=)G+t2eq0Vxor#Wwy+1u9bU!xw-BigE`%&f3?KO?=dwsRSr<@6U-1{XOBPSPZRpQ z_xJDL<>lqL4<;ri{C#)nojpxWP1e@d#vg+n?TJ^sYGT;KhYwlbHnrg{RoH@JVK+}fZZ zFK=&S!!zY_`{6+S%jM}da$v~Z^iZz*jP=CU57)y4%y-bxu(=N8jugy~f8?%~pj#`a zsJPf4<-MAMVrHa^o|e|~wDR=y^iXTYV9OiR06Iw;q043o+h5Plj}#tJ3^RIOwx#Fm z*ZaZ2CJ9Z&#l>fzNVwv$-t%ym9jkQN!KJ<(S!?)2+Rs^JHxq1MoYXCCd@v7_$w zMfOliRaI47Bl%){uxr`GT%Hw)biq+@8blI^JW~TRAn-nxGq-hDua=U37xpp<)(y7{xpJa-~EL%FSitr za8Er|iklv4>mM4@et92YB_9*)f^XZ`txND0@v=H@J~#X0ZADK$5@ zx2$ioy_c76Z9fzyXzA2bzFj$8S1VDsu)w`K|fxGtQl^{dF<&vBUAN?gRwTi`aa{ijQ;^k{_*mla{uy zun;C>MYC<2-lKIHS%x3(y?F6LCcd<^^it0rCK9O}5!;8cs;jFjqNBH`=W&kg(=W<# zDj!3*$)BITyF#(Ps@?JY`SY;p{!dZlKCe6Xqh$kxtlPirI-{(lR9AF`!nEq~gPtYIfDf4*1|7SBQ1v;s0>vLjb+$AY;)j0|SHBEV8uY&xW2JqdS|A#wdAC zR15Q)RHd9Ap>)QY(bGr$_+eJ>nCdcSKu=FUVWh6FuaAAJOB=@?k=wKN>&8f=r|fWL zmSRRm#;Tm#Hn=g9!A&gF!(D}4v5Mi?APqN$Vz?D7^ig=Y<-iq|)2C0D`>dj<+QxZ6 z(yc+_!zheE_2ryG@oEx_e_{+)oTnT{qM3Qw{Kh>#etzenR^uD@e45|I$cK1%cs!Bz zP8#%wlftsbCnq^{eG(I`w6wG?6R%(OFVB%X^Y&3w$0)z?US4#zvl}n-ryctB%i)01 znElLfhfcm*Ol+)$a!XTFCVUhh!lss_70PE^S6~0VyBm)I$C>Re-DIVqUg+hC-xtjG z(Oz4}$$sRBX~$bfv5qwJ`dHshd&I=W!_7`(VQ&))n+bzlfZv+@_%ZtJy@uC53Wkx% zfqE$^DOOh2)-I(atsI!%?C;+WBc1tLIdzP>&@ zm1E=Ui(Xz{zBN5z(%wsL2rnYq? zJqy&H=hIJ~IC1^@^}NODw%FlY6YEz+yTBb_NEzpnJv=@8t3vA$A}lSfoV`-g(%c3U zvpVr5xo~N&;^7hLrQhFmy%&QJTz>e&Na>}$JnCZ=Gk%?R@5pr)UVi32*OF<~hKScY z*buKqZb>uN&UFfkGqkemNVxPydU;_YKDhu6q4A7gU3zg+nM@{YYCc@(_dp~G<8u7< zWvr*-VPJ@Al9qW3DSksfB9loG9d5hFs;i)*K|9ZF$^t7IJG_=<8audt^WLYumG5xL zC!+Qy_ywN1Rw`dfImfOS_j*V`Al-SS(^s{oqGI;zHLCQ8)QcSX_y`25aYwhA;R8E% zFh=Q6tHj6!`S|#(-L(75moMcixt{aWc*>ZeqmE+>v-XP1KJG3qRS}}f_5RIC+Tz|z zd8{|qkbLM+g+DECOEtV1S7-wV(0$o^mc*35yflxz$Cj>v51k(FaPO-M#r@I5=yG!> z7Znv9zqvJtOIxF$Z+4>J*ko{*JG*KEb|6*3cl)7JzdCZ&?5dyU!QYl=`=iDkVT|GF z=>poCTn(^m!9@MbT?LEcBYB73)HYTIvHMHWkw}xr!4;g;F)}hbefrj!T)jmGz3fEI zthw1)YK=tO?`7}ay+aHC-%JBPWaDw?;|Cg%I5`)6(ja z$2RU{u8I^_i!FvfFU|JTFVch@e0VyO+|~K+-7yoVPPnUXn=l3Gs5!9&X0I;2iLKJf zTv}R+9Ta0_9e^>#TGG25co7p*{X{bNvjuEJ+P+Vrw=zgk;BH@aIK8-2g2(JQpJR7- z_ihe#z2~b~S`bMQP+t$cPD~ua=N~w5V9P)^vSU1=xPos{(b40rdva~Q6<3D~3u+I2 zes+yv!?pEPO)3W^B|VWN%MR=yk>(B}nm&J5R%Y_~>9Me+FbC>yPbA%8C#AianVE?i z8GILB9_5{w_$2)?S#jqY{Vyr{NOktMw!8zUk&)A!M|5V*PlOATy|y?P2S!UHh=j zjSj4Qe0(AzUrsDq%qh*(h>w(i`cAsv4?ps)F}G-VRf}Y$;IJVwOf^wM@iEV_*y4vr z&QVJGCI5aP%JR9gQqF5CYT9k;=fyWBii&DcQl4`oh08QChmLKltE)3o5=Fqyd%tS` zfdlhXgD>M+7w2cLUA=l&5Yc~4Jvx;+jLjD`v;Q? zy{3K!DXiVICj^mfZ?=Tu5xC>S`1p7QU#xJrCCBaiK|zj#O`M8qw8GX}FV7w@oH|_i z?vjeiqg1ih9D7p(gXgjF6zjKEEl(ir8ns?ZHSkR(+@f>EEf6~bTjEMi#BZQjy_zW? z+0Mr1{;a>GkH^^9nD32aFf}j0gev|g61^Wo03)%-xDhk4w@K=hn>Iak&C`DCz-yoz zDdrfMGdDS)Z0I;S)8%dXwx_430am$C=;rSJvFa5pi|pW#o_cC6$;YdTSMdNzj{{2& zY?#^;gUq*n{rW8Hj@E2R3k|Qjcr|Xxt%1T?XV2Ck6u*D}9toiP`*(cRDe$&K6Ge4nq=cw^$e(~gYvp9kfr|v@SR{}JzrDYS&u?(Z0E{_%_Ux>8 zMn=W~KBIDA?8EH9xXV+`x(HVp7uK!AA`q+3VvfK&^|KL|KAdcgz?r>DRY9T3Z|4yv z?oijouK>1N>7_inOZ<>Oj~qT+p_ZANO8m_y7&Aa*!X^IvPkGILaxr3_bCbB=t#lH5 zckVo-{KjFR4*7)$`^fy&JUpoYRZpKjh3NtD6n-w11G41Q%tRb>PS(jsptpE(MA@A! z=qD0LpsW1ka7Qk3SKt1?u=e)$Aa=FN=GkvI>8tqn3U1xH6&tq*-xR#~CC&Kb;7+}Y z1o~ZT-evd81S4SfS-^%bxLwM1N~}t6zdE>n;_g2FQ_4PvHx#2xC|nqqr=_KhzPp7) zl3W3B2FAvMSY^eV>O;U|wa-tUy1N%(_(6C$JD0Pq?LcFENUGZd=h3h4klZaQYncGQ zB9KWJW+#A~CnhH&_)Tjbu`2%>8d4M}#@)ghJeL<|sOY5{V!aFux)FYXBrX+tEiNyP zc#r3P+pA_|)T5^BnPJtI2{6e?z7VH!aOI`zIdu{7frzoZhGjig3khqEoQ-(QXM9`1 zm+j(fb)h0LkKZW^w1!1KtKfaYZ7vOW4~VPs6{TfnTI1Hkg{-QindB?V%ULeIeiX~o zkUg<&=Z+mlNx>YK>PETj?Clp976i02va&`xa@;59G0Gu{88M}2lcxJHq)8;#0SFc`;FbJ23R(6YF789HM9w42h znKgW43oX-o5sF9=+wN-Nt_U9etHA>ok0H^K5tNwmBoPspC$Gezoa;4>@>GS#O$|0% zM(M=)-MY0`+G|0RoF8MZ>pk(Yq9S#28)d5P_fxZ!T^RDuxRI+0-ms0?+_8 z_Kb|s@7c3w|Ne!g`4LT<%O=zBsic{hnPXqPXwP*XfnQ=Z=8znvXL}wVJbuGrxVw@o?~99>Rvbh9 zAu}N0)oa%dbBDSu>H$7B#3>^NkQ3Iyc|P3TH}R3X@b~;Yt!?}-LCYqEClW11n~ech zjvYG&_$J(OyBN-NHe5*2tM2A>l5SxqGH++TJJ9k4ufw~rGXeWW8I_;G=m9PH+FY1C z$19H9+anURowV)Yo^{G%_sqNl75o7i|U}cQazvA8OC3S2x{m-Il4C7KZ}O)!m&o zX44s@e=M<}fm;wa;1KF6ghgRFON9IS62G1Pd=xBo*=O8^pD)dwyX z00zO9r^mj3D6`6ZoP)AJODjTQ?HkV0ps{!B>EYxv(E(D7`F!DcXN8ua$2wIHj|GGf z0c}p@SOwSy6Zgd=t=UND&RU0PxftAX&=o_#1~LIeC(HM%Ps0rD`)l^a>{0Be+Dao( z-qfVB(*+p=l}hplI|H?Y!8wXL^%2+z1*%Iy<^QcBn|>}4pV%ptfZ0l z${SF9h2@OL69T32Uzjf~dUtJoFZ->TgEFbk19dS7pXP5Z$YfolQ;OU#*|vrzCb6;c zh-cgvo?nlR|NbE$#M~9u;g)=C9jWN(%1sI&$D8O{czb)l&&|f2AaTG{tQWt+v=C7q zL`GUYpPm4Dkv~72>lQU192qHT*Hhl*HD8^Ln>@(O%*@18qMm4MVlw@+QQl;aY4ojo z_lALAVq;=O9Ddxdx~QhsOw{LAJm+r#ftG9G4&vXud2>a(JemGc*N@k_goRvM#c^5U0mfqZ+wjHZ~w2AnChSfk#ek{!k+# zU@UF`{0H(8+lA*R6ciK?=AIqDsgSO6z8auDz1^atq9RT{gbN9LlBm!MJdmdFJ_m=% zIOUi35XsD*AVf$w{P=9yoD{^WT(*~jTPp3%8^M?&*SF3i)^98Bo{trG9$vF%O}Prs z!s9}GnD31n7H>6BlFbfH@87>4At=+XS5A>yH9?)%qJibwjSVCpo!{i0q+Mr@-`HHc zOYh{#lab=iNeI3-(v!^>zkYspe9PT3CP~-v7hpA7_m?%pHBrmuPt=HmSLu#t3t|%y z`HjRhJ~8pIYZE9Xxad!Wb?kAoSA?ytZEHfgWo!CCR+m>>zPs}n!yYaz7bFKF@T;d5 z?|RADNAN8`f}0Xmkq6*9^K)}@Nk`_o?{FiE!j20Tr!{Af*E1eEbVT8Cie)p`qO8__ zUtiw}j_*6vrGIP8P1c_?mimqI7A_>1vgvrNZtp%}>j(uOM=&j)KYs@5ALJJykv13Y zkinhfymt9Z z$~Pq9nkeb66#e5vxlJfBUMz44U1iA5&Q8$IoyNUgTel^!Wy^=^>LFCC`FI8-Wz^+H zH0{9iK&wgpx9-HDFjp(MT4mkB5)A6X=j$iq#TOm^!Da# zyA13CngQ{wH(ndHA6TU3wCcg;WC9!UQG=NTf)O#T*>Bb4n{l~i99ssU(~#yo!2bOb*6kvemWfNWUw{2t07|A4u_>ypy%5_9LpREd_1aRgULD2*B9f;~ zPtP_rH5CXdBsqGf(__|YxSe%pn)6^&b$z{ZxD!_Ah`ryc9yg4%a;W3OpT3r z5bvNk@M>wWx!mmRU9Df!&FhVtmPABF;qA#t8?6B;C;WDREr69oEvR;hi30F|ku+jM z5Lm7X<#+p~)(9s+6^dE{rL!>fg1l~x{)MZG7r(X!sC7@?;M zR0E5OobtQVePlpF>Og)UnU>^3Ly$+We>TKTG-;BtQzyrN!i1+brEqCwkB)vjULhYV z;!UthA>6vbai38*`}mOZXWlNsNCN`{jZDtwd(7IE-lm4%1(W-c2LX*A#ian3)Y?$;ZIkgOB_#+|p@m&9UNB8KvrXe6A|>5bW3T4tF9t|2ndxyO zNs4(bWXHxMHn);fE~Xlk0^EM&a6u&)v~P7n^MVxx>HK@bYl{_9Z=bK9d&jI8Rz7n3 zc@&Ujg%;qVq%@T1|prL^d1LIPRDgtFtcy>L@0~FrLtnk^?=IYn4Uq`_T(->PW zAVQXpq`bkOqj03DI|;tSn9f{I?)C!P$L8A$&UzGCVlvyoN)^I8RSRkWWwtC_ro77F z?NXYe|K1_&16$$kQ53Y`5}OMI5maP}GVu#mQBeE#y?epBa?Gs4!fN&FMq?j)QSaGv zgkSgQw(C*eOP8eF>rPb!9tJYvezV>cwFF{L5AB1EH!fRQsU>O{pI+Vg*3mM$%9uz* zRn2M$Akn{Q3T(c~gjS~jzK0=Cx^S2Jc=$}ctuAu2T3npz@;y5W#yIp_eexdw3%6gd zWPl9Ms+pOf;0q@6M*{;ih>Qe9ngISDL|JBRJZOfuLM~ucUcF+m%?Sz$VihXFGleL8 zxd3Vh>1uCGG)#GNu=!kUF`$@nl1`zQ_PBXPJ*ZPu(*u&35(M_Vva=fHxsd_aWJO=(qxJzv|_6 zZM`4W?SQL?_RD!`KN0#+x2F=tW?Ng^{oPzTd5?pGV+Sn2L(vGB>7AZmOP~`zwceRI zSI_cKMQpkSd8uM=GnvR9}fS^=~Bv89%^ zwY6d=H@3920IJ;2GrB#XW^QiIH@M!)%4(|fqMQ-{+h9Xn^uSMWipP&17t{{gm;#O$ zg}>pCuWOENyNoJOra&(%IO^6SQw@m&Eik8nGgliO~;0205qk3aUa z?!l@k=|asc>l@A?_wT2m<)WyTn3y;<-yehAw}n;+0mGt^ZBa;b4e2P=%5qxeS$Zf-QG;_U3~p}yp+3}#|R zqeKF+>_#8pKwgI;htDa>v_@s*8%Nnt+Xs3vLmOg3tPk9{|rTM4y`Lh*yfk z-@F{K=yc=t{BStYb)qkf>o5~jdx2+Lb_exIFqVNiVS#}LnGcF0P;T4-k-I1C8zQtb zko751FBO){i%*l>WgJjAdJ;U-aXT#NPyLU5RqNAl{w-4D)k&xGfH1PC;Kk=>> z#T=mGb(`g)guo;aKrq@_BOS=2T+6e=L=W%?&9~CNkt~zyFq1*B_5BDb%ShRji33AJ z`BrU06rZfhongKR8_OM8*{Db{V~vAG`DL%}hdaz+|W!^Dg6P2eG! zk}W8G@X5^ev9%N&i`E|FJ$_Y<$jNY!bA`czwUYvUes}KhTRWe8u&_A+eU>-=CpKzn zYljP%8w^}{{23L_seAib-)z5FfVcq4;{B-M`iY8jg)~U7KmrGc2&ZE%s;sHO?+Gwq zb$U?w|t6(>(|$y826ls^x_=shb8y@IvXk%!o_Jnh2UvIyHSBtOzbT} z9WpXkdLKGDnbsW^pq&zu>g(%~XgQRR6;7<*1QJFK(ZWax%!-;f01hDCIw$af64Qv^ z-Fg6q;Th+zGu8GdTt$`qh4M0AD%h?&`^<}L* zpp(Y!*`g#|2~ziv6bp&O#7lw3%{8!QCO^Y5v*)@`9F*HV<1 zcOUOLgYszeNO@&tWp%aUNE<&N-H9b%-yZ^`DJ119j%=X^jxN&3m(PyXE zsLO?qtt^NK!G2-A{CDUDaqD*8SNx!)tQ;8`xrM&W@<)iS*X*x1pC}~<8Y?R;-d$b$ z#-y5WjzrKMV2L{u=z!Cru%5~hdsdN-N(FCQeU!Hr;Z>1c`H7S#+nd`wyu4$825{Xh zuk-gix;2>F`0jhqg*<$Ci0hHxy1P)n@tN%BYiUUN(x?48W+=dV}#yO-Q{k$ep95$!ZT)EOXjE#JQNoOev%&Q}(Vui=M5v-wxA zVCAv?3JuwGV4fEi7da&_3Jxox zgH;s)w5NaIa%Y}vO@yckE!E~-5CS0LKn)>dDMap+;NdyXyd)GM)Rq zpmCf2bqTx<>uw$?m(ip3hhd}I6bYzTe*bn678d@#xyGmGtk=5W=S}AQkHukZ z`uiJO_y}GCB>-jg%qEi0QNZfbyQnjwqYX7Q!hQ$3Q0oITgA8G6u0BxH;6l-la;7k!Nl~PNlwzv zWnL!x`qfD8TJsDliUVQ}_v7wIMC6&*Gw+-tZV5`xqqc|ack3TLdh}h194aRL_c!)= zt25%(ALO_V)Ex$DSPn`?yDYGG{8)JBgNID{-&1hM6_>No(A;MwG<=0sL`)1V{YwQk zD0o3^mg^EWy)W5*}Oh0h0ePSpJR^~;F48gi!y30I}AV`tn!mLuDey9yKqR9{g^ zFMO`4IlIzvjXf7-o%HRfCem3QbG`+<*2X3!BqYT3R1kuqbgB98(QnL>yYS~7%92_KM}#t0Z&dF$d-l9Rssd&!SGmSsR9bqnFXc75IFRgA z-RdYUD;sXhIv0DjD(((nZUr**ekqSH_pkJdd(Jtax7L}JMefq+dtF#q*vTm$Ch6`( zv=>kbqG1N57rYSMiVHgG!0uh}9tDNFwz=$e5|WaeA{(<|*GRQ365p=~osE)`1kRQD zZjQz!@Kt&8H^C$@xJQ_n!1{H}y_3M5`xZonUSCV%SxZEo8#gxZdp@A#<&%N5P(j%j z>J{`7MLeGxDDZQKrZcQN#6q{EfZ0^ab+S@a>&-fjoim;iinZ>o7{0X%IlwY7Fy?|1%LvwR;!>t(~)jg@Hh#n}YSC7a~Qu9@epW47O zRCUD_OM+%CzkiVL!$R*q2xbU|yV^x?`>Zz$%B#`7aB`U2X5S>n$(b2&r@~W^EhW>g z+&}uq&&>Tk;1;-b@_;rSQF7rqT1e~x3noQqXWYAen@>&_nzwOVb!?Y$Ql@$RsXmTk zqTg+Dw)f20vqCn3sJs%5n&Kdk+h=?A)77<`ppp^P&dAK{QUa7KI(Bjd)8@0&31e8%Z zeeRqtGW5Pvt4S`2L>G-03Nwa>4B%z)I-Nuh_9-Sdze@2L@F3qi#4wX*xw@7EP@i~? ze!ZfwcJ@mRum-wVVM!*&#-6{w-JGL3yKT*}-`E#rW#ujA?^;@1OKxpPxJ=gZM1Sh| z+wz?U4j=?sgi;bLmP%aUw*%Dt^xg}pRbed>=(sW3yst)MD~(qZ-Ec3`?~o85zMoEqF4)>d4Z2GAVz9bYc9GpAahOY`u4@Ln-l>KWn3JdK?;$ zCu)~`h`~J99ocY|K`Yzl8$fvD{Im!1LtIs3dU`qvAey}oH(niWRMUl{!>A{6U%g7n z$NFhz1z&{Ail{J)6IhHu=`aQk4h63?jAyf1!%^ zw|k_IEA>2trf$)Byr<%Z!X07uR-?b(|r9>^AH88s;slK0Kz`8p-r97j;}v=?p*zrGfGfzF)KVCg{xb> zMgjq8*-tc}$VyzSjEvprHa&={P=aE?YByW!moE!|xhU-$)4h&JNfp2y{zQVL=|gBy z{Hl%qP`JDlzsNa`I@0mS=Yye?(0|laS5Hk$u%j)M(i4dM@uD8H+yAdn}1D%5tLGEkbk7_76`^H;TmE~MV5Q{u{%D;F+Y;9yxt z+PjH}@|px%Wi3i;s06ETVg)lo$sfkXboj92NT(-ogqRf%{f-@cE~9$0=FCvALSM%^ z>5?sh{72j-s=1^%8LR*jKOlA+QBBd@_45Pw42CsLC@7-=3R=(*pmSwoYtTJF(?1V| z2^AI9kfsjsF4)E1K^HeSuZ6J>ty$*Th?QI#>8E3_W@TkPU(IoBn-`L9N=gd0##~vH zm)9181i+Ofjf|h==+XMqTtrRJDUNz+3ksXfo6(2r0wS8+YXL{ds6fg`B?B(vQS79N zsp*l2ZTPy3cF8zrPqi-p6osvg%{Fd9PXLsoM}4ZaS5ltSO+P|#2bmn7td-FpX#~Ob zb!xLLgO254rzRccg|;+yAZifC_@h+=VFIWneZf}G)N~I$eX`{qXr=h9Vq;>=Tfok{ zr|;{5+{zv@AsNj(ckZ~)bU0^(CXGX;FgWS5bLY-Yk&1eThJ=%$q78KdlL=8kT)o6S zbWbfr%Lzg`acm+dJKF<)IsUy0+Ed%v3C0Q3Am*awl+R&etb4S=!w}BR;j&anw&+2Xl$;2Xn}X01E-K8zVun5g(HKUy zM;cDn-Qx;2fsi#0(Legu))?A~Ul^AaB4Nr?jV=pYwF-=lLd!=rn+weQvOfGXi`4Rh z{pMx_9AVh`;-O#h`x_nSvd>&m~)X@X&Id6gwH4IpGTGA1J@$1*+ z_f*MMrdC!}+KL_R?Wm?4Jx`nz^DD2Ys5Ku;K0`3M62(Y_AKR7CxR{M7KLMFE<>JL- zozJqub`5|zDXLPJ*+4370YC+b9iymtCu;vp{W)p$5m9>Bk2fNCVSQkjQna+;*en(B zqSe)$Xm7yv#l$q09P)_JmE3izLym_n0_g#WLZnK4 z;6NhZV(mB@r3=HkBb1T*4{m@DRw0sts{Q%nhkBgSVK|tq><46M5XDIO=3RylnH9gJ zTsi_m1;{I2`DG27YywsZv6AmK%bVd+aI23@cT4NAP%wVWfeU76j1h1-loHMD<~|?! zXre0)Pd^tSa!}b6Ym9I&+)O8N^pqr zuKIE4V@{krS#i0LF&d405V@b{+2;`Yp+5t`7q8e0ZZ11pgi{ksHv!GS6m3u#@)>kd zOHjXSG@X-|-vnh>*Qm}zRK#o7tN~E}X**&G#?u@nirYy3%%pg6T{d`Mgi`_YIxq?) zt9t^ZQnF>7`33rCuUR1KGtlcnMl8U=k$@txk7hgR=@-7f>-Hp{I@r%<8i7}zEpWdY z)<)J!*e($?f8(g?enP1LvZbf_d-)q=WAy)@^^Xm_26qG;E39gXARr&iF$=Yef+Tk| zevGG%hp6$4J8RinhXE+{#ZV->ySvN#ze7C(PXw^59Sqgkc-02Aqde8IXcU+TUX?1Z zP>>y5e!9;LeAjq<=0&!k;GI`ik?s?nmeO_@+NQ+l`T;LytR|E$($2$L$^zDwmV~kq z9aDhmrqL!ejoaWJ${!PBDSL;9;ZZu#A8vulSOUUuXyw#70t1zD{Q2nR%a?ww-ijh3 zA|Sk_q3(b{!DP4ad0n*W(YYS%>oe)=q-KPS4W()@o$o0)lV3nUNE{D1+&5cJ zRe>G;9K`^ZRPo$7;ZH6wioJwU*b`Nkv`8}8L^t|dCdAAD;hFdlv}o^sxeVimIq_OH zaY#<**Y%+P+mY{{^=<4tcnip%l^{_z+$ziBOke}4`Ct4*z3TkZXngE`X+<)9IvnycQU0zJYb75( z%+Jq<6L`VkF2N0mq9cL!YPrgfu0n6W9fzxg=s0KR<~kwufT)7+2){)ff)ZMPIp_&M z9O=)Od6iHB@7_HP723}%rB6*w(>Lk8Hc(OqQtjKKf~vyXdl>if5E`p<*!+z0#P1$cn&Cgqkbi&z!- zx^a1UNoD10bPGT!_M)K-@(P`0LWUtOE`DgMItwLtMC^7p(b7#DH$IRysJlvZ2=t4= zD+6YnRaB%7+0#LU+l7QGo5#W!Hu+dyE`mV>P&q{37gHTY)Cg!Nz734o&H$j}Z&>sUfJh1F%^~MfYoP(6Ysk zj4UZ)*K-=96D}^liGCdhm4bs+Q?B~^D?$ncWAAu=@($dMXsClw52oRSU<2Y9uL<~M z`xym=U9z;Wc=YY)R$d4uqobo{D8>PO2o~#sKBk~nu-MaAV1jM~8;o`P#>ZPCx>9FH zaN-5+A1`kzz~GZ7PfkTm7-+@C#SwP`U#Xl(%~R!1rIph|;A;LOSk-vF%r>BhxM zIYZQ3#E4GX%Im4wuPgsdg|95dKO^w}93Oy)zw-KL1pc29_-KP{pHC@iZ6!qd z)8pf54foLjpuhn%#sj=0lAaV4mZDw@F7E83;vt7q*mm2ioP!y@M6BA32 zUvu)|npM~K5gwGB3>FjU5>ncgIS@d`DCtkt)sBvigrFNDOXzt%gDL_lm#4x(ae2c8 zHrdT%+g$<;|4+9N%w~ozWAZN!5Q@F3RG`>=XD+V0Q%qFN4A*8`TfD5`}3W}(y zQ9o|o%cF-eMW8Gb+Jhw0(PQYmkTzv|Exx6*`~rA4&g=)B$o~Dm`umS;kU^y=HTNSL zqb$K}7b|~!UvoPOBPh^K6VsUEITs5eA|i<91lo7t2k9{;v%EA@2*4KZhV>y?i1=>9 z45TDl!DV;%0Yd8Jx$x48uO0^u9516K6D*BJtlC->-Y9?K(0>|iO5`v7fNfNMCV#c?3kfyV8Lry(6SYFnerG)=nl{3kdg%@n;WvGM5O;a7N|S4uIrG5!ugCrT$U9pH&l&|S*Y?k@@E z*44poqf-}txdD%|OoamPC@aJVBN&0zJ;KgDxU@JAEk`?c9E{1~L9MqA=1^Z@BZc1W zz4E*t3kXSjV$WfS)xme0;~Al_So={k-R!~4P0ase0BH(}17O(gT}zOs5c5D_txwVO z;oWhUIpdE06raD$qrp`ih|uv z(no7E^xj>?_}Z_!sl{9a4h{w5mwwLPpRhX^?Kyd44ND0MIzvOl(q2@zxpXi0LzC+bj;MPaesX5`KAuGH z#O3a-kRYMtLMvw!e8TG>j7ma>tv{Cm`p9v4Y4OL8A1}{EwYIk637S8CjE71LWy-pM znPtpbZ=j;`p8RnEGHtn-ag-}~L6AQ_&gZ7P7CsH#`AJYqB_)q1R}soZ>^TezGhg;_ za2$u|>`ZQWbpc|DyKN8X?Ck6?&O!&$3UgJ^z;t&jr5c<(ckUB(&ElZG+#F7&K#*@s zv`o-Lf1!H~ZE!d}!Kl6~R!i3Ly?)(csP$r@Q1$Y59@79^26MGeo$EQ1ld%mAL{##p zDH|%^Cbx8dHR*l;v2gp-&1z-#6H@+x*0Y%RLh}P{$DT|nSUKopBKn}KTWVk6VE2bD zw{A)61@Rq-^6b@T#7wkbF?9W7GRCd$#Tm%;S=9N^as&<4vna~NWsTw)vOvKpiagZe z=&_*G3yp~2D1e@+8SK2SZWl&hcezczV2u#5H2|dt+8uKM-SId$U~+2efT*1jT(Y-K z6xxs_`|xD231W$_@7%q+%NZjej^Ls-H5ZrTcVn->^V-hhW~Z#*pgDuCr6h(uG-e?l zb=;DoFth!8Kwt{wUCVYIF;pFsX+ z$j^v~B4oI8%`-5Q-@bk0%m3A$qwEoa<{2oG4Emp-F-!f^F>YC8derVRnm{}$E#M~a zgb#trnC5&ucSvuHE&$^o;8m=|*dTz$79heyhFhWr+2`RlY0Oq7U6+z4+_+ z2fbCNs8X1O=P2v*AW4de#ADJ>YJcV)!h)c5I3c&y=Q`@Tol z| zvfQ(I`T5Y#ZyGwiK!Oh7b=T4fG07t2Hgs_Z7k^+pD(dm$SH`-n+oY+kGW^JTNod#L zV)1d&7%#pCjCQSHDZdT6r4-?f;Vn|DcmKLDl9B+!=$46IuP!$a z4}7}w?7=mpUBtZXjy>qDDuug4e8i;2u$v7eJUS1}u_jm*JZ+X$TP$vo(2s#=dNmXn z?T;DIr%xGhzQfWg98W+90&qWWlY#v>6alTox_Ku~!c=Y5Iu|lVM{O$N1K&%5pTQ8Z zkUuhow79rtVhU^*C_rrM#Paz#6%gV(LO{5ExoyE|hh4^}E5F@$A3TZRc zREVWDD`p;sHs~u1y1N*rKhUfJqPq?4U0B)r^*3RwglHIU3;lL?7~(YnfHX1!$u=N! z@O@wi{)&jVkjAPds9%UtLii!(P(ct9o~?#aneHP|9?$F7eG9z1L?T4h+qN;d!e`GS zbX!6BfE&YMILUBwxDrz6ZA&OjK?CZ8C3cfwl>E}#3MF4Zj#79H6Mp!RILHJT0AJ}U zwj`p9gpghUN^&d)$&k=)aduXgmw$nVOelbu$?Y!2*#Ksy~0JU z5byRh7h;S2*gy8rptljS@FbLsZbNr2$Y*2gGw03`2xMW0%TTM}><4O`1>x$3eqygK z&I}pg;+HOJZ`Z1zgF<%)RLb_>aaDGeR}2NV=x~ppyAv!RNd>A7O`rRP7`2TI9FxVo z3De**aA$YrVYx>v4)2M<=sVK$azHb@~ITBnZYZ{R$A2;9)Ada%gq|j!r;+$#8YRbn$%!C7hxWH?SMefqv7i!4Q@U-GCszPW=GV1q62Z zOq=m+z;$$Hrnzq#qQNtrUh~sd6?1{)0hxzs&Rw2r9wA1fuj4UVds~wZmB%;E!O8{t zRTDETIS&ef$WTU54si(!H@CHEdgT7cO|N()<1b_s2+$t2FB3=ebeCQVLu$|n?+8H? zOB~Ha+gTJbf*olP{@H%RAu5|XF0!42>mJTJt^qZNTufc8uSBf74@_Xk9A>y~pnNTlS0CKnK;@urT_b3S$c_T)J7-kw%^s+E)asw^Th052wZK zkLnMouLcL>t2gwbxvix2s_Wq0b$rXRMOBiqv9Z7qC$*#i1ppuSv_?Wk0@z_hN#-~? zc$|{t!;E^whmns}@F-+h=`^%Qj&LvFQG^DWt(jvoIwoac`#3)>eFFfIX!v5{s z4?bbn#{fDe&Nx4y2Y}sTeL`giF<%9%P@uvL39%h-eWj|7^bW0&LO3Cr#ZedxTsSD> zu29xsWo@l3h-wYh%&e?sJX>jRcRA}PO!1U(*Ao-YHIkb*ZghpPM?=4>z!RrsWbA)& z7qx=zvmUO~%*HDLQ^M)jW0%4OQ2I5Gd5?b_h9nEUnb(V>4oc}n=q&%bONQj51gIm^ zx5)`u0Rx-Z6M6|3jAFfqwZ@~0k1A&&}OU39X~(6d-s~+dNE(o6t8wp%X;PcA9>`WTcA?!H5$m2B`twbp>ndS=Ew=_FiMt=DwaDEleEQ@wWb`jcz2A5a>+{ zu2l!}Qf0Tbw@2X-zH~?^5Pf}|7@_b|6Z$5uP_xG?5#exGl17q>;I-~W+-sgH(Vu2f z#q#%!jF2I^e?EQK^rBhoogezdAQb8z!P(;8Q^ zwROb_J`O)qA;-2jOq^X{ev`W%-kuvy2Y^;>`lGgZr_czwmq#mZDDeMscxr6LhjT9Svn!oN7zM;QGU#YIl+wjght2ab=(IA2D*zO=UCL>r_869-_Drx z@WDdoELaTHO(|=RAwO~N)${vAp8&uG<;&Fmm|gDf^FaOaR?Uvs1!(bSALAe%$iOPK zsw*q&_=Io zzQR&Wrgm2q>Rj)DwQ4u|>c`V%`CSem#`-j`=LbW^v$4X{2GIY7u4Q0X4D!?~UCUDk z_eH@ieqwV3QjF2#_5H=jlr!l1j8-jxMo`Xbhq9a793s>Nvp(b*r}L&OvvKGN>cUx& zF&4f!!|*aO^EDr6^jEOsm%!PI|I=bWzTTrIyJBU}DlRki>*62{x#9gPCnTYb*HZr> z5CvfAfoNy(v1MFs`|VHkm%)0m)+8cEwc*;0l)(DawX*d4^109aaWkB#gVhI9BSTKV z^_P{UV6d6=5JxlaN$%q9b~Z<#`e?n6S#-G@$)JzkZ=n6HqdYEGS&e9b&hdpr9+_VnNTDP?74$JA!mLt6#r;t3}4LodwNge0#VAyO~mca~POii5&;8d=?kv zPx?2f(qluBr^b#`6fOa*Bn>U#)W>eCXPzD&lk}kvZcRYWMZI^gnP2K&UBpnAjZYXh zAl$G|b|SR;QO!@x%D)u~5qnM(E zDCiy_;6_TEvJz8$!5M!(JvDWa9jX2+k+3Nh)4g~;fy#lJtAP@6w$pprv))nTJ}Qj9 zkyNz)yNe-7;YXW#o(?5@dUC?U|465#*gDiQghx_C7e&Z@T7}aPXTSo*QKLS3gDiF9 z-X}fi6n2tDcVSQ#YLS74dvY;zcrVp{5xu-;XHF|9Kp&PlJynPU_-yqNCDZe?^KSDT zI&|EMGaS$s^xAasfa*sUZ}!<@Sr}< zlWC+q|-NrASebzHSTQzLa)CB14wY^&=>k^rCFyb+9QrA0tOy@qj}o?>FLf zYZf8vgGd)gRCFTn>`ZRsdk#kCfV7uZco-6av~BnGY>(pW8#SgIfpIE0(>H+wxr0MU zgSY(b$Iy0gd(Oa{Pg0u5adca5`1+dbwyb0cGcsA)pkzY@T}H(86uhgnq{K{Fnd;>5 zzwjpM@#ppQ9t@qE20(5B{s8BX&)^^tj5I0cEjysDl3Mz0Xn3!Vgqk@cElr8NsZ`sF0`koUF}roq*gtgG?+x0DqG?=}#P}aQ=wG0PrFF$rG-6 zZO|_uyNGc>X*LS#L?mBQ7?FJRWT0gLFxeB*mFM~f#Tc|0%?^ejD^WV*=tkCpbd=YC zs5JJE)|oZDdeAfZ5VR$RdaOJ1F2yLBzn#HWfQyH?#{69|;Ay}<{<7Z`ix|$f19*mx zhDqm8a6h&Qxj($85rZ*WFAGZIH*CU@V`we-oZa&CB}hMFFeY1q`>q)d^Z@%~tP?AN zqK#I}!3@*@l6|QfhLHt3%vM~F2rbAg>|8i56Dpt~CfZ$VzM;&<_~&ns+k%3Y9Dg=T zfExXpBd*qJN=kwI-tH!wqpNaph`i@q^|m$oAkg`;diwebaNx6QaLxNmG6~Fb>?boVyR$b1;fQ`x6;9aB8FzsmaB~1>r+3hESN?y7dJmE!4Fx zs<#+6U>FswL6cWe*y&+y?eoAE((}LGfP&D@cN65`05xZi1I#Yhz3_{j8_AovNB8~} zj(d$=ha(g9e!p)BT(D%?AOj5-J_Lt_pue(zMdtznbqf26^GyuEWuW8@$!V^w9fK;I zFF$gwSMcFom`XC6uX>x?dmP>%Q0h*R!5~p0%FVcdhICq1yYi-|urc z&f_@FBTKhKFOGVN=3-L*sFH<-hJI(~-tPlELGL>{W%K$S9o0(S!;h^x_B6CF1lExT z|KLQ$Js6AF)5$!-&k>GzB!-154P9PMaxMNyG!YN>va=@@37Wg?;afock)u^!_dO0H z6jUT|>dm(J$7`#_+!hpQm5%ymf@;_1i$wCzU2agZ9j{pM8sXf$zqW;{5uJ&w?X!Q^ zelkHAgOAk~&qf~17oLZiFg+W$kJQ9K=qy3Dx%|uf_v>+B1IdxwyvRsE$r(>Hr8;XO z!pmehf->SsTI?8xM*4!CQl)sb9QYnRvLI8~5mTCA@qyZ0He7J@f@u#z!+aG$W zB->Q9!w+wry>Rg&zESB zV%ALf*Q?vw*jz;T`{+>;<+JS@O{ZHs34fm^WzXv^)kb|OznjwF+tw$4Ow$*L31% z5Nih-a}vv^LH^Pvdex)~DZj^{?exa#OERo?EHejwA_Q#!`Op0DwQ?JthQ%h-XILJ4 zI9=V#_yte79WXJ;^mJ(#i_{6|Sns8sIDzR>G4&7QsSA!}&W&BIGw$<~-(aI5#EmWk zpu9CUHlh|2MjbH7gi2jEs`Grf%=NLOH)tho&u{t%c&RR48m|Nytv@}mK6Vp`ws6KJ zA@fNyV6>&?0WdG)C}HLhHtggnYAgY$#N>kBUTy5yOLQ|FB7O&7TvxXzr~Ti^?OHI? z$OzM8Jtd`TP-j|6VF>c$#|8d1u{-rd+~RXb^qW@^c{-V*HOWM~F)-2R4z#^7Xeqyb z%c1_lqvO9?JzOx$11BvAPolTsC2er(AB4^ zB9RpG8t!K(GQGr5q}d@(r_*i<4kFLuH)gu=z9ou%3!mU;))PoUw9~j_mo6s|KVE$7 z_o4UgGdRM21@5S;Q-4!r!T|m**mZ6dgW7R#9%B>Q>mRG{kj8)5x|OOsexUf|tvp(P z>kOdjwx2aJXoZd*eZnjo6wz&cxJg_TngvF(#rfbp-3T4?1?N|h({=*3K3+7orzSr& z93RB@(EKxK|L|9P>eNiq41aHKVj{j#%VPn*V8U~v@hJtye1=THhh%`a0xY_+TjtOw zfuKBKtaQ8;d5CM{d+}n^&!wJM;h54W>@NWS94A;2$IhPQ{(M|E`;WeJggFh&qNk&} zZ5)fCD4$b5GXKfFLZN<3o-%|d4Sm*^=*MFqpeiIXR@p&tbRIUiP=3mkZ79Z=v_*{} z-Eq3&C>_ZJpcQbFpDcQopFc)k{v_X_B!`ZFR^&g^Xr`?G`}Q#&ottGYWN772CkG<6 z!m?o-r6USZ6`K(p>WLFAkDbkGYuzS%pbFy;4CN)Ia6qmCw=>u@?cMRL(*R6YBmEdQ$xXcz*Oq;<7RA?szFJG0LA|~w$z*6 z)Ipd5i=2YqBJ2?OzC5%Yg1Nw;No(|AE|X4d*EuC$fb_tr0IAjoqS1r?J8bW`JY4#||Ma)`D})W>S53PtfXx5CW(g+n|Gxge zTOaWMcEypq`cz(t(^4>XN~SeA{lMF}cy_BM8(C%yA38rp@P`!YP3xzGbm7Bu)#D)F zHHlkjvlWxPTVmMQURYcEDN?fs?%$tW?0qQF+d%i^DjX`x;Au;RrKP9ezjx2}-#6|7 z!#cQ^Xbc9G;)-QLett`)i?g$opA#n4PH4V$1d=iesQ-d1cQgj=8SLrua@ED>i$Nbq z4}+FxgnjDuc%hNe-V-O@Qa&-!d*l5+kk`jTgS@A^2`K*-In7Vu$Xwt|6XeLF{X61g zoXOxrsc!t(v0pfBz>4^&@CC@bnl^=dkFQ(n$0wsQkKqnbjB*@Y46Dregu{@U$!wi_ z4E#nM)|ou{V|jQ}x>gvqLOn3Gnzf{+W{`|b6|N%*BXU0Chx{sK^?Fivix}d}5TqP* zxmVtu6Ll~H3ubJ5^UX>(H@j*B{)rn@4emFTf3=20SSr%^HSFvMFw8$Ifc!ps^k@bE zJ*K{4#zvl^Xr96h*K^yUz(5Qp=bTFZ} z>p+3KcI`S4tBg3KPO)~3Lvn;I0cepCw{_~&$;Nfg&I;%Vm+of`0X7y;f?uB_<-0Pz z!voz<9@@ftDxxTc_5yuD-<(@GmT~4uH9oTwnk!8x_<#+YXbvJqWWv?{!)49L$f$l8 z!w<4~|H~V-jE07WhvbYOIL~ul>^%LZnHA-7Wt=(OLhn{__r|w5Iq8D8$qv}NXHT+< za?l3?A%aw}$_6UUCM4KFM>s~(6BnDxkyI&Z5mp?@|NQXdgiebg#(*i(+T7f-uY<)=`=qF&M^7zGSP^D6b$jDD1%)$C z2Vj}=2m%fCSKUi=G6#d;MNDRb2~Mo1r>8b`h)ARcpJJzCTzvcobs1cY&us~lsx~z< z`$^M3Oo;)NK>ajxc~it1a$~U)79m24yZv1HwqdFi^iZ> zBv{?c80DA1r3vVcy{wCe`Xtru%)-DdHLRC;cu=IQp^&evpRTo})AuQek%`MRZ&p++ zrbh@d-Qngr$!$62gH4h4`0-C#GVvbfjMdUPHk43ObDPL8ATbN*!((nXeu_Uq0irf` z^M(z=DHYZ`Q0Ph|;?PhTIk_7Ixongo{0d34Apf7d?j(%*(>Jwlg3ZL^`hW8#p_$Gw z${{ddAM@I=j#>6~yW5cG=DkG+d(l$Nih}Cm!5LCFUEgM91_lPs^+&@*hgLOoL!z;@ zbp&-NZ689!z^T(XQ_?b`2nSd=KmRDJPMuo*?TurGH|lBA$R)ycFpK0a$UxGB69s=@fSb4!LJ=ds*&n_A8F<`)5G zL>eo|>g6=g5FkjWV}FD}3EBTv#jS_1jxi^HCKGB6guie>r3Q=FQiCoFsF0IF{BSd1prdaJ7}(80axU8A9Bmz=bR* zsJOAx$$V40Om?h&#PQ>oEUl^KnCnyW7{6Jzc5NF&an7CH_D@`63&@b#< z$dgzO6F_j;5>PW03jn6&KTv>sk4GlyxrL9^(9jSkf@L8~u*i&!jV+O4lp~;A1GXlm zrv8NUF=FiR-@mQqY&OCi=jx8XTT^dyC==_vL(xMr-@F&hY%iMM1CS&+nUa{v;wL1vOa&w87>KTBWn~~|@Cr(#xDUHGZI%m?!dgg%St1^&_U4Cz~Fl&Do3uC>8)#CUoQAMB4ebIpt(HIhr&_sioT*-FdF zF*M){mzn;I;$k<4D^mt>S}23aGfW>Svo3{)Tk#tX-fwr*dD{m5IMcUnhqd){IwR)) z{}OjOi-*X|Dx-e&1O52deEKi4t4gamt?tX0Tkzo!iG=J#U--;9g@SkC6c;Br zB26xvJ9q5p{_2_l43dH*Uj&;V8V_<}Hh|a5A8~-F6+&5zTpyW!)z+S)0o%^)TJy$N%Ol>Zj`&$MZ`IO&SDAw(43*C?Yy-mpnm zoL(H8EhX8!@y(`ve)2PC&Q!BaS;Z{Jwe~%%xj}vVo?5-9sqouf+nE%eciUMm8K>}Q z|Jn}PXSelDt*1Za!3(}Z+f~|z2MOtt5U%2#0H}|W?8%h?&I|KRy|yF*96{?@!xD$4NZN2TXRh^Oa(OL$Aq1FsOjKUZaU=? zW8k}F`&Yt&lzyVEzR_j4BxP5Qm@iznZXINW)aX21cl^P3glY8?Qyz4R?dP_<6Z2x2?SLxqo7uz<8WuW@7R*J%@~SU@(4GH-rZ|_}uvXfRC8g zTi!1(&wPA|=>>@W*cblSuWxRB)TzE+gXJH#SyEhPi}W&@N#f(NZHhB)0;lD@UHM~x zsiwwN+S8_nxQRzb3Uep2*t?TkL@YHR;w$W9c~_%W%n34+{X zk|S!;4}X7BVgd^^RtC>wuSd#fPp${>@8jkAhS;eC98p_rqP$UG%Mo$`pUqXBn;IS# zR{j1xgAgzxZ;u*QkX2yKFa4<6Lh0(%n>3G^ka_JTBp#0cF0Rhhz zy&bu>LkGv1>gbny4A-~!YD)rPBJ`;GmT#bDEgpmG0&CY3pTzfTF%gSxd{JVD{13EqY!3#!)NQ;rQJD%DSDMMS})z?pz9y;9Th< zXx2TN%F~p@%2jj$pI#pJUj7rxp>@WT_Y3U~id{hGnq(MH6ojhATjt!qKl@15U9Dv3 zls{jo=ELPA76}xo`+HW$LWOVOEU!-nK)+V{VY4|iU~2iXKZIipG{uhv7G%ssF}9+4 z;q4x3&!*n=BddY}Ui!U!H3ygUb1G9oS=r4%W8OmEGi>gXDD69m@?HH}T;@OPq4r(x z@=eX=9%^|(r#YvPl;a{d6qxn)^9-uaS?h!vg? zF3L!BB_wXYdWbg!wqV5*Tj`nwAL&-1GzCwNht&WjaoO{9bF-ab?SHlqHH|LtgKFbY|^t!%x3^ zC;U2V9&>Z)oz9+HsC`+iaC&0JIWSGhZhegPr0NuLe<4Im8W_;$ow(|19zFS#CFp=% zUQwCZ-(|*G*M;w?dh`S2ghnM%2FLCfg~!6$?^JTn?Q*iQAV0s~*Qt6=w?xzXzzV_k zEuME&5aHdv!6VsP&D_~M-9b>4M zZDIh+O!&2aiU0@Hs>iUV_qsricp$I9T5)v{;A~8@IA6f=|FEc6>PwWHBl-@duxkg<4&UQN|j2b&4 zq$Rb6*bKjNR)U#Omu7X@(+pi0am#Ad~!hC})WrUfJ%*{RXpVFb+-MqS~ zx1Y{%hvSUh_Rm;4y$_}t6EeTxBBG9GQDd0q%6!ZbOy5w|eu1f*6-UXycsw{m5vdO} z`OqPDy!@)+A^9OmhJ3sH`#g*KmX9f41}g75wkR>>%3)dIfX zJZ#hARzm2o&6qN(h7)aj1n?3uy(CIVbdBSW>uxlO|AIZCz{z-JILizuy7Kqa?VMLk zcY{}tfZQd-iNTb^{mrhgY7T>UIkl;0gs_9+VxahK@!aZdpP;H&t$)QmJMfjdqhyie zf_7m~hQ}~`Eh-BAEHLO$%V;rj!PJPxrSe1&Ly$T8gHcB` zOp5xrI08V*#Kh#3dPLoUk|UlSF7N_P^{uE3EfQBhyuPbK5asW?sen!^_O@l#h(47p5HBbZvDqaV@g1h?*268X8{-( zrhotbz5m-LjmJ-R{MLlrPAoB0UyKG;mR0WIIw=wBRa!nS{h7B;=%%-zjz@Gi(lF%I&RQj^>~_nBMF?O;r1dXGV;q4d|`!{ zd@-5GC{Far{f~bAjU|2OLQjx(7@}JyHVJDr;aoVK`jsAUs(%j1e$|%r1%gwREppat z%B6m=TC-Z4-M~kqqleTl28^ixP$pU1A!f-;52oDM109vPKr(aX3fZ>C;-lMJAWnAu zOtC4R(hniyaJ-kCjOiul3Fd!$S4QApwKal**-90Qv!K@t3ZgYiDGc;kmzf$b#8x0b zx^UHzf-Y}~M+*lUl-sWTYEL4&4evG6>;kzclL*-{nGAd3FFGaDr$#w|4@ zVt}L+ui3&&0t$m^y;@u$yP5pZzwN2F;Lf=EHqXicWhx_8KYs!FR=6d8U1k$Z!Vl<< z3h&*gPYEl#qwtz9FyOYZX$B}NW%%A-|HM%{H*x`a9O}J0C0buTJ#p~!4@X;U&sEA< zpWU`W=t;K4O8KD~o~a&eGQAI4CYa6Pp`nYDzk#AlqV{IAu?%3jo7*u6Aj#v1S6@5- zoDZ%~URY)GB6{A1zHA~hbdGZQf1s?p*B_Aei+kHyH*>$gP`7X{N|wax34KlFz4l^| zW~8g0=r8^JS>+|Zs)8jE9?IRrh_)*!6gv63f%Wi+7Uv}_l*Bs2|G1#?WBjXtDq?$G z-9_2Ls+d{lR-c%eXX6aaP_{Wk3t^ox}1_awW>FN#h~{1mg*d1qk)`-r&<0&xar>0u~ULELlwJJSD7J0 z?32H7zvx6u^wXXkpL`tBJ^iK8*9RjvY~8>D3CV4utn1sD%*;&uVqez0;}@)c>lc&va6OuerB&>N#X+avbO!tUibiF{p5H*&f>XI}D$QlAtW(v{ z@5)P-5Xsi0ieU!fF?`tZ9LEs~_r8YH>)}Fk>&LVp3o>Mr$gNOe#n}rqD}*hH zPmGibFj}-fw|c~01&@iZG}(V)d!RdI@tT8K3cdFZSi96>=BFPYi%Yve+>}TfSSItS zIM&-l(8UK7eNQ-1)^tFq!x4{y-N$uVW~kwqg@BWG*T3;8y=5c!yXNJ|$+Hd~Ig-7p zF3R?l_xpIn=%oY|U{F_WMdi@~M>ZqxY-MNbYQYscb?7r(E2-~RbQE0CfPl}-u(Ir& zcXq8vdRF1B_VZheTQ^@Mc;ZJ|T>T4dGlQ)gusSVN4H(Yg+j?kRR#_em*xhWW@Dq61 z3WJ7%aI0g#u25|AqNW#UdnOIe`?M?9*)n7qTHVA@J~?%!7V!elv)Baid*Q-`6l|$C zrn3EsF*O((=ozg!=BOq-RZw|T*WxfUmFRxQt-rH^91qsvLJM29!=sbTsq52W-7@6Q zZFf+S$9!YChBK0E$X7e8W{J}@b68z*viG|J6MYB4!liewqm(e#Jpd5Zx z>e{8i@8k%}SG%e}`85BWG8B713}N&#(eBi%7cbCP&#gNqtPT@w|9*e*C>$X>KoVTu zNxj#Eog-+p?!FyI-%Y{l?ERkUXoHR^Ko$rIl_)YTXYb7im%UIf9f>R5z8-R#;A{@p z^HdM6-HlX}S2bq|9E$VaPfkoE;A0goY-#=%0bH}w#P$XezxRQIoVz%#oQ>-*?aYTb zeVXt$zgVO6e=9lIfqThpCuDiW`lf7=lc(BueE0tnB^^l3~5w=UA>@{}X zl-K5(SanunSlpa-oZMI8JO|I)VeEPX6PV$z^OnOGP){j{-tC6*;sXhC5 znm&*WH0*n;=vJ`+DQrA*KSd?)Vp49REnUUk5)x#b+h)neP1Ik~R$A*fcNX_JMo2wV zl~9N5dNla)%bABrLD(Ar1vK1~TQ+_n56E+bR`T5ZGdcm@N~@2bJ9m!I1af+7gM(f4 ztmD?Pjfepif6p&)!LzNV#uj!b)&fx4jCZ)FF0g;wnR+OiflZ}stG__(e0kZ2f}eRW zT=)lnYAF`*O||+K=6CFiV1Y<*qRd;nBMd9DVH0GJ!VE2D`^O6ErKdG{RMa#TK$@>(@JWmHMp(k({GyH(9A9f&GkoU z;sKOO8;&J&MROuUG1RbXZLQi;*mieN0YI#xZ;_LI?jMh2nsvcm4|ek7pGG_i{MyeA zRpK^=3>Oxm7HYwE^J{0x^`%Y6yCV3vRsD}dme0pOc6e0O@_)zSY$qWO)6WTOa$Acf*HnjHts@t;{cyjc<@tNEqQ6anyN?{s@!rh+?Bgje_gI1zpyC+>GR9 zYR)^B1%#DVc#MNX%?DKD8S6b=m<@byyKrsCV{|CI;ZCM-7EW&3mSgwhxu~E;!;+?y z>f)rOH|nmI;muGpNzSe^ceg2tb{dWol8F^tOj2b=Qw!dlD5}%&v;`8{I!A9q6 zpYim7*Jzo>eId{9SN)Ax7v44|$EiEg9aV!OPdq;zH#xH>d({khJ7lYbP?r@epo9q_ z_-3n9Lw!95&pbyAc?y7#^=va|&jyn{^-k!#6N*l3g;3mP@axMI{e!L^?;6h>-P1>Y znv~)X_!>_QKR%r@=HO`gC1(=e&5BEyF#XJ=1qV|en|@r_;c2(MVv+I3UD8jlejUCI ze~uWCHGSh9Zw*==L`JTE=)TE$^YN)4bg&@ag1Fl`kDwVW7N@+o+t}XvWlDX+-^&HV z-Pm!9drO`zRkk$IedwNztl+Cxv#svke!hBpYmt|J{hfJ+hQbi&P;-TY*N>pdL*(T? zXtLM>3IH|w1}R0W>T90sl~{C=$CORo`qW_xk^Z-yj%XT{EoEg_V63oKh51qa@88$G z?Z^ST0bZ^>xvJoFI%eTexqnB@`xO$49%#&2mSj*$ zktYZo*I$Xe+BLVfH}mCmS})6*9-;`9DL%>VcCJ>)J}5UO;2ZBjV(7VQuAZgiIQ`Qb zP@H&P8ku)BnYU<1d*97%)EHJpDtQiTw*LZTBQZo2kSv{dSx@ZS^}EohY>)d56X%t` zdPs6r_hXrr5!a_vpfVm#ZFdsNiZ)wAGadompf@tb+ItRrgprbNa4iu z-d1`c1)BqLny@k9+E?Q*6<@yaFFa%X^WbZyScIv)3iE!kZF(Q%P9d4MWu;y;_!lkl zy7%f7(K@(i5-mO_SU7P)T;z=XZ0tmCh$tw z`FL{W;H@o=1looRx7mgV`$;FR58qghx(A~=)09O({nU|rx)H5&Il>%0x6G{X3 zAXxc`Lv!#pexZ>)`<-Xz%^Fd3D%f|n=@xNoTH56LLDH_yR|ibomY1`3H!~7C$m#Yw z_;vx1O;X0!Saq&TqbyHcD|oj~eEpY2Soc z(WGc|f_+*B3_#+Oc`MDb%2zzs-!qvr=Q-LE^HYebb>4~{C|cGJnJ}n`PQ&byMHK-! zbYri83>cFFlxsgWvO>|$qEYF39EdUH^(SfQ1tzVtR;-#3g|idnlX-7@iLE~Jq@_y@ z*asR@F;MAhkzJR3 zTgUSsb7+6 zv>v2dAW0BdNyGhvYx=h_ zbfCCRNIt%Er>JRYr9lIw7#ViZjU7q}PxT?JTw1&{a^9)tcBT1=t6s61W z>?ChBdPzp3Q09*HWk6qPahwl0g*hdCbBT(eJ)QeSCU3|&r~)_Fe>l9|;6960Tc?)3 zdIf{6RCD%=G@aNvJ3dV00b6pRa=SfXR}M%jyNOfTa<9jk-aY;Tv}a-Ks-%HRAcS36 zx(-+Uf#3tWD{4J^Q7&NWGt}w-S=p=5AwZWVi{|7yDSPYQWeg5l%z5cYyxPQOxtg&g!;OFA(>^9OyuJ3PR0|YRumM3ZntX*!{ zY_L1~#m7IHCW*|RO=P`OzYa$s8%M|4@aMsiLx=b8|M)Fih*Y;7`-&>p4HC^)%zHAD z0I6iv2%Ce*zrPktMnEwuN1y;z1MROYTFpF3b`3<7m!QoH@^@xB)N%mf!pED;^*et8uAZ*@fxCR6zzs3y$RKA-vG|jZV zlmsSU)FQvkPNZoejfClqVUWTyF{Y>DF8}t%Y?H`B@lI&@yrKHkDxY63T*OlZ7JSBc zaLvkNk8Qp$sbwVt63TJUr`jEl3CsG~@u0NI6?VW!>T~|mxu22_d~N(C3=&uLfAi)I zzY8zwvKI#YF3>85;X!&P1@C4py`SwD)^mw_5IPHBc2Burf z2$H4va}6h5X5#taA7c{f<_GDukg#F*G`mJ1vJvY)uZk)%Y5ky!E``qd!H}^!m37qe zi{7*ojT_!hO*Cd@y(r8m)&_M=R?-@zQxEBW8EI46GD8Su^tFSY8t6$p1x-bP(>#R^ zvVQUe66zhOPq8$mFQ-xsGagukcqQ*|L5NClbhP`oVltDVc*ZVVirtUqBcr07Bme@&fokzE6MiYBSd>XXs)(5QRdQqX5J?K?d&(AWqaBT4)?XOsys&&7o*xudB zjrPLCHOROZYfEGlwO4)iEUF0_(&;QIN26(ZH>Y;jr^Mpo+2OhH+Id!UoSIbK#q-rI5Di__S_>TdhHGN4i*cloTF*xExtd^ZA!-m~Xk+0@f$Luh#23heaRTNAkj%ltum{VRH9F|Ux43+ulqy5oQQG-y+y!`+-v zmjx%|r`bhKGlb)OvMV>uzvGzGnXI+!&-Gmn(i%&)^Fd3FZeT7zyB?a|Q_AmMb#+HeUGLdjIL9Ze{Fvd}kXdI@y`GT*=gJEaSc~RQ4wsfeqF1 znz=*!^aa#;1X_D|bp2nF#2JD#KV6h?N@ur1xDNWOZ1Qqkls78W-1kQyKfvQ&lc2Qd zc3D}OQ>(-Hy7Y2Cm8Lp3c$h$#zrOhQMe4AfMM>z7dr~#rB5O~CmPNio=??R8&+7@!dI?MmkT8Trx9YI+Q`xuN~~X@atY5Dwbt1Sy2R5M31!aU|Qq^Gsmn%bHyY+50nJKT9u&t+7MVikuU z3_2KH`Q?<8EVsWy zJuN}anwyTgLC)P=(YMp!jN}&qJ>PVeZ5kD2aRA>g6crb=$TVmS27+VYRuaOXg2b_h`@pmyippP$ARK#933D05f~H#&NEH<2utQY6~ApdVtqTcd%5_{}WOTUmOW zY<6wcliTku^Ctm^4?nbhdeLrDo;{-TsdKTiLuoT)4bx`bC#qlyB=Ny|-+-X`pVJ>1 z-V!-2CZzEtzwa2VT61H7)sVt=LJ~AT0CO1qjasReX#QRi+CGt}a)qF7VQaz$sn81s z-T){uHg$gT|7N|{x{0g@Q#tVU;4&1xyWO?vPw%{YdTUUikzUJrbdTUKmshljrpb{M z`3hPt>_(F;SR@Gwdkz=@bMCwaD%@p!ssS5&iKIvUC&|)zOfKZ}#O-lVOaoZPPd2l> zs}O8Mz?@6PAW__uJh4MZQEqfyITAkJbSE|IWGCJ?l3M;VhU3agzRESiSTr`a;#3df zkAS{Vpfd9N!*fA)O2ho>sY7Q`9HD@pG0nWsuwe-F7Bu<5!qvy^vT7sUQVLB9p|y9{ zuH%w6i=1Tt=gmM*pTCsH!>KSDTJ=@1@l4K1(^nw3vH&ee-P5t(n4yH_d@6%=F zABfmS^7X4Dqji>M3ziI6r4Z*p9$W~XL;C`sg zqKadORAxx4qoA6E56(xza1%Jvo-&Ux#RjV9>BoM7TEzl!awhmf7xW+}=M-o-{v7I% z3gD$o)zkZ2K7Bn@Hj4O(+++#~(ynmfU}0l#!q>q88gIb1r~qE1A2}Ov@SrX|7BPfy z4;~PC{P>ruDl+T{Y8invNRiBt_>E6T(a$HMX_ur24*V#uNHpTV%SHkG6?6h|;LRI1 zY+`3sige{Uv0p&=eM;pQuyW~)SmV?IxzvG8%bl&|e%=u5B zfy!-6TY1TyJF!$ZaGDv1U0XO$prgh77KewI!J)WV9K8S{|7JLL;9*$V_-GtO+fMVD zj;!L7X6V85Mv@w|VC`-? zv(AX>S~4_kYC1yg%)&gI$&K8`O{4(?D`!K^dy1|M^>S*rQCh@xjTD{zGuO!QG0)B=n>OwEG@8mUH37M^i}o@7t$pu!3C9+37ANb!A~V)LVi7 zU|J&EuODKWP+sStje-Ie3}7O>CDVvL1ZLewKCMafB*jAjqkuDg?5PO`TdVb zq$8qapH{{{qFjA_YDSmtrCW%T6bH7+h7q5L!+?p8Y!@awI~T$B(z>bQvD; zqQB_Dmw~%FiTW{ac77psal-lTN}Rwqx7te3B;$#@?YC(-J#!i+&iP`k>P3l+a)=kQ z;ijFB9}=9V`QHZ$a_=PViEh|h-GeCN%JR?1C#o0uDZ*e|ytcz~nyvo`j{m`JMQd+& zq+FP&zBMjXEEYV0_|G=k)K4C1ykI~va&ac73!Wd^$DkMYneprAqiR+wXx*jeZ$QrltE*ZylZh^)itq%g4Y7}4$;wB`p1t!RG7^ImmK-}OLdE!2If^><=B;d=qR4e`v$!kN$E@?r zGb3vW7F1kL=(TNJN1~ml0~p2wUR`DAOSWAJ1_XfLd@lqGop5%!k25maU43()`wq7?AgQQ z{>Z@bry1T8HS1W1$q1>ge3XTKhWCPoBEe2v%k2`o(9&L#1!`Uy@DyJNA|b_nx4ZcT zaTXv;!8NU&B4C#wlv!C7V-SK&xVpCU`aGO2o);<|Vgb^nwNW12HNgOV-|K8&imhhx zzQTy{cNPx)Q2y@6jWha2jmUy-m_mUBZm6iFG?6u4+e3~WdqufX^tFUm0$q5eO65n`(iqiXUbL#4!$EJCSzVbU<3L{1YYYW^<4mxE(iOM_^ z6HVptFiTh08Z07$5cN7wwH*}b%;}IcPyiY$JuGnL5c32}Rpx@d^J(fhTq*9hAQ++naU8QTJ}bnv{!N>4q4Vk(*$Y2> zjqDcsX4Y=5zqulze@Mnv-kJH34Z)C`ZSpR!KI7FT=on)PQ6?gTLVJTLii)`ejdrdU z0IjrS2MWxV1fa{Fsk!=kmYi#HI{GM-4%6(jxTR>ym%9nrP34Mj^iX&9WYxXRcHDmF z1j-M_8ylsB#Aoo>~NY3ceC6s7`*=Q$90N~wR6ES|$g z+8yxm)79nodwEuHI*>l@Fi?T<~YA zLy@exVWHcakq7^E;N zlyo=lnlf!)pIhyBwteJP^I93yUy&7zwuo+$E%T&^nsejt=Hx6z2ErlLz8r3|XYXEi z>V8CS`#3x(7vm!$1(Vf}>_T0z>j2%~r^-I7AD_(O?MV+CHhg#+ii?^D-h>IK}sPx=%5hUNd<~g(a;A6p!#3!pTpNg{>tux~c zL0VU15yMI7R!TM(&HK~imlKRgqTqTOH|8B3Ig63L!Mb<1K+{xCyyH5gl0Ryt@lX{& zYVjYtKe-buc$|0-Z!EoWBrp((s3Yy}q4Nw9W@t_gYWb$R+;N@{D8*Ems1(GXq65O< z%8+lVIhr9zQORK&pH{v4EU%_^=2M!`WQtw?eaGZ= zbcC`_;+1FPBxP)rg=QFUp~cw2SN-IKZ>M>(!ChOoKfc6qtO zmYzIyM@}HMk2xfBJb1UzktS!E1 ze?t?T-qC|UDbu<8;)M<#JI3>n(4Ag?VfXGCsK>?2h3Q7-P<*bQTIDE+pCmGiJ!azp zXnMBRM>$R|kHnnbtAHCz+HY?)j0tcZ~Y%B)j zaQRG5Jv^O$zwrncnR80OHm@2Rne`Xsl9}?`(Srif-({_4CnRS#H?$Vs*HcModLSaEz6Po%4v zduW`k?3y4HEOXy!&+%$?B8}#%CfPh@2Fmu1ojV`Azibt1s+thW zTjP7xcWLPoEKWaJMeYe1qIzS(`PA?=Aw%A1uXxZ$D=~EL1!wnuYwBBa$PG|r7yoIK zm<#^On!{XdB%iA(TD7l<>6bo*;N=xH?w|`GyY7GlO3z5snEm@4nHHWh>=Zi&-p+s{ zt3z9c&N`ku?{QI4(O+M=DGQp3{}RLgMq$DO1cYlHrJ|BR(2+Q1aJM}S$865~QAf>C z_a-y_q1vq2t&`!X`LYe^?9eRm*;}`!Ex*%oQ$0{I_~e1`x8m@B6Uj6H2s^~4b+*mDRX28!8$&2#s?Tv8|uYAI#n$FWk0+9Y2UKk(qW#>+E*)G>JFlH&bz zp<9P$a z{uTF*hfwKB$o3ngu6Di%jcC!CIelY>UWmz`s;#|vi03c71+N`PcXY6OV9}j4@)fE5 zqx25AT#}A8MtvV0mHtt9EV!bwQbB*Ve@^pUOWo;O0PlykuI(_b*9_r_%@}OePotjI zqt3T?=M$)M4Lk){oosbB@D_|+*Joz~8#+!B3k@lA7@ytKi$?*ArG(ywOs5e1#ZE8Q z0(1k%3!Q*1#1xoH^~DMSR~rLXD*<2R-MDFVah5kbi0gkY1}|Zp5%Fx24+~WoR$XO$ z9qfh^VaVj)I9Fry(x*#NXiFw!pMQF*Etoop2eN_^$lRo}K&-9LyL=Ia^e`=zW`+#qGv*vU|@y=k94^Z}!jDu^h2 zE@dh>H9y2+bd9^qhB?R0(Rv@cc%K~s@iP^bR~<$@K?bgo*45F`c7OhO?B8}GZTSOJ zL@oO!?$m}$h;<20rz^@+XiS-G4Ghh9h|Vg=VJPPJg?w8l5&$`s;SEF`Qch(&N40FS~+W(I>MeoC$XySy@?WX@#c2T*X(9Vy2W4 z;|u$d$AJ@S3r7n@|74r5{(2m?G?LOO-PyOk+3kFkvoLo$_%mWkrEenkq{gJb$8b+f}1Ou z%1mUm??_FpuTbI?d@p$4Ix63lKMOL*p9}F`Via20bnP0S$C&MZseR8}wPO--@#UoY zZxg72m#gZa=xppLpg;cmO!u1PZYec0mFO?O*Tb_)YQV?`CPQ`zeoS||MJcJPn|UQH zBUDj`*(NLyJ&=vS`M>R`&Nvgzl%>T%ig_tXk#ds2p}Rt(qxFzlVR|0p#YZNv$^;4D zj5{ci5y-I6tQ+=)^`%%d&e0oW=#L`jDyj&m7$2!s(_)FKHMO7MwU1N--1&rHI{?swfQ zEDV&^r+K$JG5VqTRa(ElNukU_)jIj);=zjz^=7<&_RPX-?D@t=f4Nk1?hRL;l`(QU zyUi{KKUOr5m$vLTc<>ZhhB3Ffj8V}C7wmiJ9rxFquo~5^`9^u%L!hA z;0gQY2co*?lavRDo(~1{Z#+^MG!xYlWmVGEjnsrv&tkyX15PY}%@TRzcKGEZ!y!dT zYm`)e{+z+36-J@MU(sVz_XNyd3)_7=xTev@JHN7;YZ5tK0lvQQ$Kb>6n*c zTm1@RjCYPcqg%Ry2L{GuNx>FY(jZ*MkU7rt!h1UjDtx7xf?;O%;Zu!=6xQe2g;g#b zC?566T?I9!-n0Zlig@`K;p}GlDeSvyb8zycEtG_ne;oJfBs43TM-P;fORz|Df1#OI zcE4ko?fiK|&O94!XLskN^0|5T_OBz=7;%rMG$!>?(+CTWbk`qDrQFGcdTN_$B|5o- zA=*2GD~A*EhNy=cZ~0deptC4!+3WGS>jiKp2Yadlk$>a?o}V^@B+n-50ht}S*8@1M zqnmnWP=Sa?RnL7O9m|;W25NWnQ!vxeK=l|_`|jO0>gbzl!1>Td?VLwXT z*CkAk94b(q9v*h7>uBwFd~wC+VYh74H(hL;cy6te1LrZfoxuOIUAwvrrt5+3l>92g zf)eM=oVjO3@r=BivK**BN0f%)@kWy(eQiz9iZl0|-Pidw!;d^=Bg?rGygDgA2_|Yc zeEE{8mA_1zBht*%7%jKuLH~7xXi{c|F)J&U?0$}d84DSqw)3~#cirL!ZPB{ z{mPx-A-i<`{2=dN!lp?Dt;NSwSc1nb*7b+RbR2nw_|DKFLqL>AjU8}gzd+XXUiAoo zOd%1U6$(C`7ZP>rXZbH&#$S?2&u_ z{@NE;awR^`YJ?-N?|_5a?W$FX^Ysy4=dE;6j1O~xwGY8|R+y=_Es0(A3T3Vda%KUD?4R9NOWn;aNRCE(2ETljM$9 zh07=XR)dnP2&(%5@r?kPhbn6#BNaZ(Q}O*9C>U+kmox({sX9(hqRfT-qU$e7Sq2IL za`jlHcv8T)$&;;>*FT;;+~-WNbQ`W2zHNW6S5`;{FM`GKdGMSo;S3iJb}^tvov-xr z69+@8f4yFKTjGDop!6L8T|DKQTyz^({yu#PezI$s3FHfibk zJo@$Mngxg^JS&*lc)abe2->i`?(>-H`BUzFL<-kLudpy8@?BHuyNhgPg=V?Wn{+U;xM zR_Q9@Whvdebeym|g*5z31-iq92KzDR6>qEvje52%Au`Z$ZrHy<`g$$Kq?Gp zl$U7F^OCLLSqY0hELQFAXg%gfbiP+Mc&*qrz91oE1P$w^DcE zxn=MFC8Nsi=2l1<*BTPCKaf+^(&%We+WWYfzvPNPu#|64D}rV#Wnwslo+u z@%(4gtyX-lrvnJUc~B*r`~Pg}LGW=`v)L@$I~$V3mCEEP0m0GX;b@3;AV1up2Mm?1qK}&wqY<@q1BCB`z?&)Y;LE3o=3fT(GB}Q?}?^nuq z5Iy?`+08LFMjT+X+l-I9_4Cz787?kLcqB!N(~U;8G81;ItwDljBlmPjP5R#pycx`ok+bH8S<)ne_)`@ zzCol5U6{MyReir#2bzlta&ksMop$N!vTofse4DO>&3QPyxOE;d+6Ek?5| z(O$;`;kg`S<8!$tcbA`~AXFIOUQ&TKeYS5Kmr%!T>3^Q%%#W7kjcv7pqQh(W#hxpZ zHD<=f7(P&!e>imBqT$hquEM^LQA;kTa9_m*@y@fy=uBU`_A4EBo*5-KMw~B6Z@IO@ z3Xe?^lw~^AYukyGoTNsGS`1zs%dxlKa=M#n}Tm>2ux&=8%4AJ#uUw{mWv zV&pM<7q1ijBsw?5wf&yAb~JnU^=mfR2C)lukzK|{a;MSC5ipI6)F-)#=69(7T@8pl zzon<0X6PSEk-Pr7pI-e;J$>Y%{Rs8o4%UK7+pxX05{7RVpmPw=1M~kEdvE@Zb-Tv@ zYMwNgMooqWG!T_EK1E4`LZm@u$k0ToWaw$`DHTF@l&6%EnUECCxs6Q}Dh+5NA#zLX z*VS6zz4vkKe_;QxI*zrDR?BdIuFrLy*Ll9r_xpWjc31RO>Ir`y$42e5v!$|qz82Ti z?_Q;W^wWsyahur{`Yai`@#Pe(y3)G|s(r8`jL&uUgCm^l_IJsx-OKHIZG|?BrhV?~OY^0mmRidxMJ`n08rw z0{xxE3hIaXut)qCjrmDOG6ZPaPLM~yc%_E7G-b23EFhh8sa{>yfAHX7S&Jr@%(enC zGqRZ0N%;&K)x@%qLz-<>d|O3wbrxScXG&3sru)9I8me0!1|jbK=SvXC(tpuxR zQyV*W(d9XV8{@J%oe70H(M3U>p)xD3Wt4lgl1m)cK|!wnc!%d#xcyNTg*l6MkF8X+ zEEbiFJ$HSrx^&!6)!iJ8>#?N23Qi*e4<9}1Sez7SM+ouEMuk#gT;kM1ooR^-jdz##3uhpgfuP^~mP3<>&=^W=}Tr}JD z52KY+*0MQ~+r;{HNpi>^<2awVA;?vcD&(%2gD=`XA_pEO@aa2uW{n)>MIVLg^6RbV zzLAqm9DpVOBa-!VBveZ2Tt?(5%syz~Rz%5j;-7z>E{fW|b?a#33v-|=a>u;^$J%&O zZORle{aDw3Ui;YT@L#Jvr1X{0{g^(TP@Shifz`4?8OJB*3MWVj63e%pCg^(D|hmPXvDQ4>3GLDN3EdE;@2HZZyeK*=TbLDQpsx>h4ug8R`$v(t z?sPl5v-3MT)A8L3vbIrSR|ii$z$GY}0$=;!?KIla-Jr(c40WcRt?RORO>KO0OXuu9 z`>zZJPAEdo4HJ2rG0cr_XW42`#a>8{{e`gt+3#1qM0`y}?O#;gMTGIqx4Gc`f;HFo zks55sY9C9Kvt6+<#f-`_x3%>OTF|S&4c#-0pClq zE#Axa=~#M=U&f()aDe%fcW zrutj=dH7PU0JP%4SHCj@`f9HMZ@zZ8)8|`!(a5pxG)Pn$JIWPySBjOp9ZS^N@#VQa zX_G}4qVg|d9|VKL&ys=OEo+Q(%sE_Kn9z`=D;ju9s8-fLItPjH)3Nj(KOz^5>bSR| zS`~Kjm2&6U$cVc(OY^nX>HzS@g5g?g965H3OGY@2QYXM#mVWncmqMT#w|b>r%0VO@ zmHVfEO%x)lv!)M`(ZUniu2~HyXHjq%)6RejxWH^Y(q0qn*=HWTt?cJV?-V3Y>Y-1^ z0*%Ll*aru%e(YC1|FM?W76wX$sU)O>x=<1&1Yn})2HFcusd--Ks3oQ>4F$NVZ`u80 z?g}skuBpB~d-^0U3BI=A4H?^m1Ml}-_hx|oM8^W7%Ud`i?=241+)q$yH%sUxKTm73 zr{Wk#WK<1Qn$K-xuZ6!7O?yB06|s-Mt3}bd_|!HQo*_MD^y2cNUu2*d_tTBP4%%xB zdyfmwPQxeI^Yqkdh)-5-D0lW_S`;d6LD9`k-9{W0HLuO{_T2`5s&J~S8c*DMbA9Xj zf?nSG46gVFDR@Q96M7jpZrlKdwhKVRvz{!SyUk+9SGqB!@8Gtx^~A6$Eip0@s|$;> za%KR`nzcs@jR>29@7}EyQ;=M^w8Qd+d|cXO0ASp=%AGIXT7QGQ;f!8q^--hdH61eN zM5CM~@xv4`WLsyhO0_8}ImhjPad6M~zAeV0P+#7TU6F> zWaT!soAsT+$Cnn%o%~(xGC^)sF9-|52JSAuQKa&^2dL%}-ab28dinsh_ASrfD|V^S zHpgMs|N2dE0pDLowXQM{0Irdm(^wjiyGr5}t7q!mIbAmbp47GxJs*$Z4x;|qE`}B+ z3D7*Z;2fa?Pl2ss_N@P!E~?a4A&c~A7aYT)+3`qd=z8MqkNjch=1vCV`Sj^iqzcGW zeAekZ!vBBeb;h9e9#WC0Y_|orSE_Gy4!h$&lG+u|V70Yvd)Va?Q;a6+>Afn|)exJF z^VaWB{g1BcaNm6%>b>u1%$a(SstpuvmrO>3R`=fh&Uq7gg2A`P09WLmo-P*3Ee2$E zv|fx6=?nXDfMs{NQhAY7^#pWBvDQz!mKAy(`x10@!<;Ucj?QoP^@0s@U?Il-V@HpcUf)zU@O|ua-WNKE zi_6S0gQ(VYD1ds>VQa4&85tQUZVIlr0q#O?-*#|I=J?4eF$flYPdr+|PArhDQ}5Q{ z<@8noW&*sNbPXCRMS_juwy?*vTvU`4StkgMe73Km%hQ!{Cof&KU?3k3y!(8^M4nSS zWl=3)k&psI87mkq(%FV(+261w(ikgR>!)6Mx10466;AHJJ9~%GWVrWj!JTp>JbH^5 zbY-CX*VQsC%KiyFymiNpNxL#NF=*~nx=qRkyTiR{iC$kKUBKABkz*Myo$9L(l(R$HNAH;Qsi@z5 z-^Oe_NWYZ)f7~t!Jm58Yy%#>@3WB!zL+GM|bQbFQEmx;b^Xwq4>mVLC<5(WPNK$Dy zRu}D4*LFoSNeY;9y@@J|frG~V6CS(KJHn1=)Yx&1M-tJo3_*z9%9X*3){>kl$80FW zcz(oK!KgC+xNa7JZWNs2$G}ZW z0k4BlS~h8lKJ6cYtkm%RM2D1R-1RDl)?1e`>ovcRi7rIG5koS4P_gys@g0c2zn-3o ziVdMmB-3pn^Se_Gf_dsRd=xAh;)9Lr_y+f}=jNU^Gx9h~dL$%~xTEp;qYFrAzP45QEQ^ei|fw88?O6fn0CYxjcwdLqx)m z^RQ98O8i$iq4U$U7?Aetn*FjtJLV6s9;Gv@2mh)vW%pR2+C5^B?zVe3QKM+7ht{Fe z?QZ09FlRv{wRY1#IWi=U=7a(|ndI;I#+R%=WE7-_yD8g(Tmg7FpmnXdAe z!Q>%hyfO&E%0UbjdP+9`Lvj1JS5rLHCPb}DH494tDC;w7$xL?>w#nk)$-{TeWB3g9 z<*)?b7lQYpJu;Umd)D)1{gl_YPorrZabcX= zbx#alubJMP(WbE>n$>0hUx95}8l44mLFEv7eJ1Lit~Fl5st}mHFo?C~wqvtZ2#G-`i;M;uswEtw&PLiNNR4fvL`D zm{vRA-vKm-%v;05S?=UUke!nYBnr3j&p$c%>_t;%SgCaHq}n!?{<$b73$JiLkb=X( zkQB=3TQds-g6P-X=Q^Q)c_~GqHGjxgFjVe93M29b0iTdLu~dUm<7YpM4=8GF-st<8 zN$G^P*OW6Da6J8QTVQ$;Ktki91l|j>t`fS?|H%@kkgv+lPh3Ii*Vrg2Zf(vn^4<4A zbK~n9`N53~J6b(>_%QRL(I$9btO8BnL?1B@3V@tin?C7k=fO)Ll>C_HXQz@9d!~R+ zrhl+Kq54Pu7R0(928F77EM2+Q85Co-Z9V*1=Kd14|O{`#L-G!7=%sL+l{0*xamQ2}d` zb}rs_`cI7kR_If46G8!ZjR29r8DFyRGdIs1}UiFOJpV_J$6R17}}BKa53z zI-g-i?DL6yI|Wdn(xZF zQ`t9cv_SJgXTI?RO-^55m0ei4i#)34gDKaJQo2bQO+>cqrq9t5F)lI0qh8W9osZi- zu%-bN-8MJaK5kR1ne}rZ;T(gOsU#VeLR!g(PjGk!*2p~MYj+Gc*i zB|ZcTH*7$NqxsDJ`Fd8$aNRE7|D!uT;rt)nvGpPq$>{Yd3&CN2*aRgNHtt&oZY&y& zX-5{c2dQ}rM_=oUEP)=$`@3|iMjvY^C3n%BspMt6p#9s(Llc&}Kcj&xdZL%kEEx;z01}f9Rso^g$2%Yb6J4e(#nvny zrAW!}EU<6ZH!AGpE$?RgDIEb07gdKaASztlYNqR-l~A4XH1q1c7)=?2B~kNotAJvd zc?zF>p-#Xz9qvGx!4zFxP-REbuFUSE;h*A$#v0H-Jo=jPp2Dh0b%q{j*C#l-nf=Z> z5s3g(0KkV!W`AWB!?r6K_{y6A-pyB?x3&$LLAOqwB-)NC9YkkIQ;5eRw-15YG>DZi-Gn!KxUFu0_A*RE%2fclO$(M3v?#!B*!8S=-4f}`}G zu9|Ir8=aitk=VntwGPVn01|fmyO94D)h=x~Y1z@VOEkck(?Hellj-mMUFFL`nijE2^4OOU316 z_(BdXb_t$z<OUP=Ft`19G^xpT3H9l<;x?htq# zF59-D)V9Xf6{YVYST7^J}eq_bhJ^C7ho6`Ht| zVQPbVk-L|*EO@88X74Z|qed7>=-}Tul%pZSbAfTU6;eUTUd_))qxa?7gu@}98-4=) zap)mCoSiB6gz}p5E}z@gY2x1tB7k#wl$;gszkNGLmXq~lD9Q!FgeI|uRL>ji)vw>j z&z~*OQ&wu{BRZ2@vU0hJN*oOr48T<7eF+o1^`Wdf)9)hIi+Y4>j+ICJz#pOW#>dWB z$;WhV=o1L#d^Q~xht&lKHe9^;XHAWOOk-j;bP`SM%T!7uxt_dt=_5p~DoBda?poJr}#pvLL?LODEh0|S9zh{p%)+_eh>(~k!W z9r)MZLW(ALvRHBQmYE}kiVD*8;njS-zg1i0)ia~Ro@@YR5im?g z{`U)#nB8>t6VvLrTvXloVbAw*IQdSL)}cI-t%ih_1+DLj{Goi?gs>h+k7t^by>Y_1 zGlW4Ev92gph-q8?e6L*FSv_doZUfDvtHoOG{>jgM>qR2L*PvUz>eB}0x%hJxH?sfz z?SE_VzkTq(v+%!o@V`j-zexDMNcg`<_`gW_|C>ly?o=hF#w!683V@5gsBns!wp(G) zAWLA)kd`qfS5Ag1F{+^91PB!L0sJZW1I9#GWd=o9yUu;S*Vm6-7IqA~wp&v>%FX;X zTdqq=5&1UY*^iBNH8nN3J6qT>I$DTaH-eL0fx(-jyS|OEF8KD!=M~19X^`=YuFrVv zK}OKGxGMNvr$3xK4G^V0>dV8g`5B>ag@!k0b> z_&saW!yS5ZX77j98h0q&Nr{Ol_GVfXeHRPRmK@z$TDM5iSC$lj*?MA1qVx4wSGt1r zGy(!%J*RsQd7+ResV=k&(LnF#ybJ`FPi9~It-l!jE!0D)J2pef17=M@n2B(?=IJ2j!)WD|+IaD4{w#9A#^DJxIjv}yW|m#-;%A&*|eDmfL9iIK^A^^RLX6(BO`c!N%Uuq=rWU_I)vr0ao%NOBd+Jy;pqW9hgzlVeqw@*B zCNnnL%-m{N1%RKh5az1}^>@BV$qZQA9Jt04;a|dPHU7t@g2+PPB}Nl!Si1c87Yuv_ zrU&?78uOK*%Z+!&W-0xnkY zFh%Ljbul!c^u~_O)ydiTGWI+aV$j8;c^gw?Q9(g@ieDyx7T`(n>^News{`Xd3<#ca z+8#v0tdiQ-Y%ZTasUP!Mz;OV=a4vh9Ixcp!w|*^9SzgejyoZ$!A3VUj>nA!@+XBC! zk{c|Ged^DE&uSO#By}2;O94VCR4+Vo7zb=>>5J+MdHc&&+v?7f-6! z5r_&Wt~@I+&u|rvZf?SHEIx!Y?~X&HVLfgEP9Q#jy<#>qZUXc;J$5rE>CnN0I84~n z;OFEm^X)!;%$Tb*R^eETTk`Lop0_&u+ZsHkCM6F@MSy^KHx}Ej(ky@pM&HR>S6N5L zmD4uVc$`F0UIIv?9@r1@t({l4FvUuks;_UKp}!+WAwwYM_c;uz#_uU z9@G*T75iq1#yK83M~ClI=xc3)6<*Hr4*=Ma+{tup|IP@+sMc zp%+_u7oD+%j$QVwf(w!1q=*CsTQsMF0loDYJPcXG*)Jxh3KWv*m%~%);QGLg2H8BK zz5CEg??0gh;N;h*5;j!x@5R^ zdUD|aW~e}SKPqDhB%oFnm)FS2nRfx9n&}!3H+BF1wjP!km%+#lLdck<11()o_M|f% zCe6taJ@;JAXd8=+ML9$>?;A`#A=j-X#kZ!^t(dKIN&h~OM4`p{$ zcg$;Kqa88YV?;wM&7=6Lq8#&2QIlWVEIRf`v^84_(>!)do>()C1EWfXZ-a?>N`bj; zW<~=}?qC~bv_Q=+*f0^ss^_0SAjE>Gkm*-cw0gsaPuzh5m=sRAi$l_OR^KJ`Ltf+$ zK3y+fB(vq~&;C=x*?`T0dCFVRNhYW8Rs2L6RcM#L|NM!AltX=EP#WAI+f&aVzeTUjCp*Upgxx8SYDjxL!->G?fXqbaSXhaL|H-S4NsoXlW6^JVD0Z|MI0vbFF(a@cz>$bAbUrfKhM@ z^mZ!Biuz;nODikqJ>o*Avs^8%Fq)dh#i=|C&6jYDCxOZHM{N>7KM`C%|$Uc_Lk9M^7jj=mBxDdYUPl&yQ z%kQ*DWM^wjrM!o;FpSgi#XvonG_S+`iaO&ir6UFo>n9vkv-2llN@3|*PM0h2b2gV_ z--2fleWe4L-xQHx2mK1B(}ugYkm!6698lL3yi8*>nf9nrqZ~~&z5XQuwyf$S@4LqO zI|+-~#@{enErMLOZ`YvdLbMelHOT4s-UUN!9wl%3k2U}r&<4*%L(yKc@zC-=y3+0C z&v?^H?I0hYY9@LnJLG2uk9^8eC(4Y6JNN!|!Z`?JiSU0)myI=xe96x7_4D&~*v6Yz zO&%4__BV6$kf*US4s-sr<7HC6kHq2kp`}A#U^=z7aM71vL!Q!aJUflXqu{)(k9kbz zj2;zsObgQn@m`=HYStGlhXKY(Tv6Zd$@g znhBLpKdU0F{E5d-Vq&`3Rt*GXgU}& z*@uTE4pvm`&}}g6{x;ensrs*9a68y(OfG*?QsPB|1eaBz;=Hy~aZ*n9Ad@iOCTZ(x zncvOa{xfR}C+tBk=_xtB{qxhgHCG_wNC)TBe9LlOTJrN`WGmr}Nmg z)J~;=?-;pdIs2X)y*AaZD+YlSqlpcpDFK(g8+IVL&u!n3-HFU^m4*_glxw3I^ml#t z&**kj?Z@w_<65E1edd>4kNt$eukuYu*RZmpU>~1e!(u#o@IcbyaOJzJ^3dDtQzCF` z+$t2iE(NNQeQpb8Jhl0;${=~B6HtW(y&78Q{=9Wchln1nQ?mHbXC~T@NZ8{O$9y50 zYXhVd)Rz`VS|q%IN=cNijX>7?>1EspuFIU5Ohfsw z=$&jG^}4&Z%b-3wu#nIwB46C+8s@YLceAhBYc;jkB;cMrfW)&Va#W@m$4VARDW0%1 z#}>WlO4^=;;?31(kf#f~CTaqUo3{CG1UziM{s0$ZfLv)98LfzyC4Zw^W`ikw3elus z;O=BB-M=!^v(r6p@RKb9tFBWS^HT}yHlAf%8Iu}zADQKlrubQlf?bj`2)$!liA;@gM+eWIJDYLE?GJPPexj@aSe8rtR?)CsOovPYp6jX zOf|sdi8N^u1u>TQaI;*-@T$nF3*l^OJRi-JIUbF3Rt@b;A@bQ?A?2UZ^8-PQmpK_1 z_?#OT$DkXzhYQ1Zj0GJhokCqrs%JXa$iy>e5lI(NkV55?7T94Mc<2oquGF0wUqBTu zq++*%<`X=ym!kHwztostPC@9m%PnxRs!GUqPlD!q<(~z_{|FW`Gp5w)6dT=cwHbHC zH>6U$CJj>={M}78sSC=Il{`caf|hXLZWFSOx^{~-@Uo5P3{W?qUlAXZ?V{cILjR`_J_!XP{M5B z<_xH$zQQk^+An!$q5|_+HB!#mniXxeCc^y2q}%D4n!lhME&QcYI1$2Dh3`F-|I%P&#&(=$barmc7bcCGmSu--LxlOu zHb*cQoZ#S<9v{sV3rxC7xKCCj6_M-0MJ6#yB1@@R(Dlq)e)FWY$5Jvk8#FRh2q%t= z{Yz|VMMow#R}s-gYEW6FjJ`6#eYH=dbFG1f)sEcyZ*p>jQbfX<6Vjz?2%D^I>&95QXQRI&!D#;`NTdy zckZSaJPNC}oSYUWD!Ded12#YMz&(c#Uq}CYXZQ7C9oY^gDK3}qmfed4g1N{C>KwA4 zT{;x40a+V2HB$P?LdLJ#$blkEAxkk?dhf*=uT{8td4vbv-#lBRQq$G<5Z>gIr+)qI ztDYcr6C*3cKn7?mrez7681zvGZ=G+-Prk>s#0PgW>(^DNu$sETUSZwFaPbmC8F-R7 zAhN4j5N8svO5TVVx2l;crcWS7gpROi-n@?8yHhH7azWk6M908|@EgE!z$+~^?ULix zOry%X)+TC_7xs%nm-=ppF_twHJ(H+)@B?HuCM7wTPt7h@P4Sf`L#&$+!e{Yu47rY@9RjA9fqaA*WG0JW)SqQ zYrj$=n$A!Igu4sBxFY7Qq^aaH*Gr#h=VCZPq^e(1XW3X= zLy5M9{%B}6xVEN7)Ad0#CYm$XY$TQ^-0rg0nCT61*`Mi1(K0|-7_m^3y7Aa zJfkf-Ht}ioH9|uV%9)W(OC!vFH8v94e*&7utskHDe)DUX*an^(!zh0uSEf9D`yl!Q z*#Xy_zt=QIW_0yjn3wtfV|24)5=fI~-H)o0lDA6B%*3VFe+cfmK{cH<7TI=vW(0=M z(16sto#__f-#BgGc6P>c)xpC8yjz1? zYb-Ek3q^`*_7WTjAG3&wA1Z!eLA6}-#utk0&UveTCo6gTv{I+I0kY#VujkmD z-za5#2beWOxx2s6ymTtng9)`@Y3j$1ACuAgs0`hRHjNu(()GjdL{T+Hsy{Sw<|3|` zloeyUTiwESjW5XD&2FEO*`iC}#KgdRj5&G)s!|1gW0W<$Z^dBCFpMBy@+185o<++JU+ zkW1!GQEEdqk&NY`*fRR+K*o4yR%f=l>FVZ3-h|In=jtS_v6l*!m41w~MIb)9Z z;3-dE>S~nno@%_h&FX=pqawquOcF^X3_T5GUm{{oy^yf#LdKkJ(V=bIQITkurfAmf zbaMk{mXuhQmHfqo*wFFEp@pq8k&h4--ybqnxM&yGB#!RhJ-o^F;w8O3eS7o}SeVoh z*}p)l`!UTIs`t(O5hc}cC@f^(*rzh^%Fd3@G*5RD4hEWs>_Q1Dmq+Y5uu@}EhgfB= z30fPVA=l&!RBx^67kMi{s;m$zVkLuMY@8BT{25l%Gi+5`gCm?>>2s8{09q#o7TG?t`XAoCd%~e+gL75p7Tryg&v-U-lDIV6+L3qGB1%r0;X-ww7h z|M#lBXdergdh?2r(2~oZO*qzn!t6imCbctzhxeUeb}ULOf^I<8^AO-AgqHjK`x_-( zUASe_US!ZJE}ioKaOu+#g9?}B>4PG`9;<-)_<&>zPTrd=>!Ua{t0hGu)9}<+mL*ma zpD*7WlXWh&F{V%$y-vN!HZ1>v%*0jG!*8&{+Kn}B4z!)M0fMLG$vgCBnUl^d4?1P$ z+R5s5y4M=jF6M%}+qq+=*ZeCWGcrZ9nrYV1T_2jM%{V>5k0A;q(#N7+S+(A&;(w)u z{iVDopQ}Pv7+90ta$F4ZlzhXGfu5tJAemMm+6SpgbX9MS-5$?dPw_wU)umNNn&GKY z!_)gDi+desvlX_7sAwf-2?L=mW~Z{MuQwXbh%*Zc!EM_JmH zUy+I~6@!s&55ZR-wet7)R1Be_^jp@s!@Hg2u<2}5?;5}o#;Zi!)OmJ2H5I|-vzMU= zMyhkCR`q{XiScMSRxxq@LT9TQ^PU(WUvN@mlR;s)~mikBGoQ_P3W{4(o1lLy}otM zIXiWEdEFY6iFa%gY|=(dojP?K2C%^$O_-b~e>{455bay`kUKBC{AOGo)d)#d2+T@u z!`5xuFgQb{RyD2*gi{6yZ+4{fK&rUbQ%&3`N2cC?`0z~0{!Z}^wAB*iny3`BKMTp| z{k#PTAE^4OxCY21a>8G=6$1c5TG!I2$#`_`6uBT&&0E=_+d+u{_OhMkPD6wPfT)(R z&wZw0B%2kK%D3>&+Y6HNU(DV1SMM~kfcC3Q5fec%9oA1*rQed{7zZz295_SI^40M^ zjR*nApL1d!S(EAkggj2x9yZJhQ^xY=Yxv}JG(Q(NzJJiA`tZ$HO~zfWbZ(_SYzMQ} zv}CDg%_x?BH#Pm($ZSskDgMRA;QiTJCqhF%P|&JB6~k48%zE=zFvT*j-^9kN*-QQ< zoDnh$Bbz(jomAq!{?7fSN$=ji9Zz8d?H3x3D1r6PU~#~9nDnDzXL@D)jq|2*8}}6C08>-$8>UQGH4N& zNsURR@snLfDq|E~I8mI5T{}4_*X|@P>x(O0cvHfKY!}-k7a_!&h$7+O)5^~`>+X2_j0j+DBIqSPHr=ezxjHIwG4PMF02SBZad77dc#^z1iMiEJbVSI-Y{?-odd zbAfF{ll%eh+Mt)0)fr_#HMQAuTGDcg1iqBux0y1!<}dl|t@I>W)kFZo^6;ktg2r(2 zdn_ zMyyFs3k(dLk|?nU4ArzGQS&&e_tsw8z0Wkf8?wK9SIqUyY{BWz=!y&Jq^2d;Pw69f ziD>3QlNew560b68l~wMj{<6{bz)}H)XI5=8Fchhv>cMqwNQY1<6(lE;L)JJB97XTe z>ulmmVUP}BNTLp~Hal2ZO`KZ?zZ}o?9jsKfmPK!nW*hm)T3>dqDUqo+;8=Z z8kyNcLDzMrObWRuM$KdXw07-UUrY4Z!d{8=-!gV?>Q0VG_6jFp-LQoh5o)YvLlR=o zZ$3m=@Sv4umU(DH?#r3`dauus`6_vJ4GRm)bjlHXsx;wp@ojD!>w^Okpk|M#%H~(# zczD{O7bR#j+Pe&MrE3gwwQQhHJv-U*&{xV)`TLRRIxBe*l2ak(xl?Ppm*`f_RD88Cki`^bf7o|7lAELjFI zKcv+|6ZaIsT6gYAr;=zOS#!cj4pZKW{=(No*p(+I0s;hh{ODz^bmTwvVp3@sX}Q$h zBOI^oc5bRL{Y!D@*l!yATv}L|!XXrSEI&-7)EkQ?;@DTKHQ%n0QiQmt-15QQ75`3G zQa^so=i)o{!*5oIrFjgCgj6kSIRZUkkd{|;_jntql0Q%cF08t8R@~)I8(&?IdtiBL z=ty6!*5);}9lRHooXbaBSmvU*Vw`{Kl%ZoO9yOoc%Q0$Y?<}V_==JeavA;U1OM;Ft zMESVPc|_RV6DwvOfIEpoq~2$SRsT@&D8;=JzpN-8R46eTnxnJ^G? z;>2Q34@I|K)uP|&e;)Jgr%zYDSNgC5z#$yx3#^o2;!JTar7o&l*k@@FjD`%S#Ei`& zbxS++!J_HKdyS%(L|U}&7dAU`!R8Ej@!{*&K?wO1?y)az6yzsJ7!M`!i?Y@XmjtJ+ z$|~LZsPL1k^%9cW?O_>(=dzcd}^@lobzvozca)^8pt2F^~IYvKI^UFv3{&|YjePunv@IP{vXiSjy%! zSs0Io6dsBBCqgGVLC&X`GHKgbAT*;z`O2bUJw zHR`2%ViCB3Br5Du!1J}?a%Q=qN%M6Z8+%0IegAdp zRG*-_IX(76CXqzh=Jt8Kw6;UKNBG9-aUQ>YWb2Sc*%wYXzj@aQcky5Jbl~IUQv3H& zoggDll_@<*Iu#Ir$#z<+HtiW+;`;e%84gs`GhP_iF;N1^QhQo zy6e!t{VQ9WPx-|I3>P4eN#EPPUQMy{o*HH?YMU`XJ}d8X+gPVObgT{E-_dsvQs_0; zh|+Kfus67?qv&`3$p)QGubAVKLU)&-$^BcDY7h{(D%wJkQ1ptmhE}DXAFUsXM!Xd4 znjezFl$ohxTRR5I1vH(Ska(c)siSm_x^+w1F%EqbzVc3m+Zv{*w@EhBxurNio**iF z;J}B=?8>dtx##WK(W*ml$5$Kpbk(<-H8gSBN0NBMfGlM-pIvSf7xJ=??6d`09*CO^ z#3%V&F9|*h9{t|mq)SDC%P{LErZ!D=y;meME`|R6g$V@Gt zaaM_$Qa$q(P2Wz<_dICjy0X`DNABD)1JZbK8q2nKI(KcBKdER_QtWg3^`Q(LmRH(F zxGD6^RQZ2CYF|ye0sVSsoVYz=kBzBAR(SZhAph)13mlJaeY@&%DB+tB80Zx~befy> zqnHG?>!!l^GO|z&%Z;RdVtxtrewLZzal*J^&5s`|p61#fOOc!|1ltKnm(k(MRLpX*QG7U3JH`;#Wwm{Z=H zx9pLX4xLl>@ttL`ds4U5?q6~XD-yT)Om94B+aQyDo;t^~ZHWEzo7V)Zj^rqW8+J44 zF@U#@V=@#{O2B{;1JA!*zDhWHIFzZ^U9q74q86oCQ`ggL0+**=gRvJp*CFXJPm=k) zw)Ph;Iz#n#ZXq%WWF$Mmc8R|JLok(%yNowTo91Q@=ssd`TDjA}+nu|0W72%=j&aQ; z)DL(QI8?2^vZC8{#qdM!H>W~^w4L^3Xa)2C17uoL`>ua4XMuh;o%Q1&lV=h!yvv+vcbmx*>O;f_z+mkR8^l;i;I zxo5euHSXm=ulmLFa}oWh+(H+UjI1zn#tN#NUl-^58BG@xA|dODsV~4ugP6aE{2LA<|wU z-dp5GH;6COvGtV1#0KQ-ioDOZ(;m2q*&T8%e58eJWob7Pq?p-L~RU z4S7gFg9+TPsDl~MG8j)b0s!H7;(1|j%IBb z0vg57uK#w}uq>n4=hl^7ZOz7#OPd^)Q*cfs_-CAWeI3mu7EkBSouj{^^GQEirKL99 z&DMo$7sd}%DvRq|)-FiAloYc>^W)f#cX_gn3b%W;Jnvgs8MWj8oIxSnE7rR+KP`B>ew-36cGxv>TtJgXfqid&5;Z$e& zH)J!cn@1E4_bZs!O~WOsj67s&`&dtorX-~pA2^KhZt=|zilJSjHrRg3pql&L8wa+jb z-ly$5@>eePWD`q1YMhCw!tfa*-*Y>*X)hmZVaJ`SoM7tNcgsV4w2yl zOr4(LGSJuJ%rqsXd%Etjiu3|MF9iO*=8M1YA4MbTERp<#*;dFyW;ROeCX{WUK8sFO*iU^n`_|i zO$Iu{hTbN^-pFygptOUEa?G4wJ4#)-`F#rAK0j3{-u8j#(X^y{WfQcibVW_*ZurIH zxL41)&)}qO?vkX^a_-tR*|F^$m1I+cws#(X_{aN&Y&E4GZRP+<#0p+IZtR0E;AwEJqECyF@8auiYK66w`&!1^>P#kGV6_DYksa&ZxLP*GKnmwn+Dq$P!+ zQ<($SN)iQ1lIY}85D*-!KI6VUPJCvo6jF%9H9!C10jbI#x+!L)#ec4xmslG54&3UR z$zShpyDeS%l)M^eqL!?2>DJ!OAB+B*@g_&`hMOkM9;DZ|g%VBEQc+P+i1vZ_y9PLm)!^z;(%LXvwUr_0BAAoL(_3)a2KbLH zYEM8aRZ0;XzwjR1rC-)bly5I|UiXl{)L|3cXNq8rr;lkC+a#?R?|d~F^c;6eaYI4l zJB_a%w>AO$^SgJ(q;24BC`h1A-YWkIon;oFgJ0ntTiFgO2ph9-X5KcF8EL$H#a6(4 zS}EZ#awUzI!Cf(lSmwFmNL_h%2Vz|^Usv;Me8&YtX)wh5Knu@sdQF4k(m;Y|aN0tE z7K>D$p#Q*b2VUhe@mO^4redpLH2t=97$48F`Nc)?eIsA}JvYPaR}%w*AqrWCC-L9c zXi#K(VOJvZ2>OE`d6Wjo*TivC+X35U@@eGu@$Q>y8 zWaA#!qz|zy;QF#j$~>fVY{bxnggaSd!SHvTYmj%?9*1fD`zkU%I-|WpP+|#rwnVVi`o~qRrg?D^2ENc78P1Xiq z(iLr#z=V7(99+ng0tW6-O?WsL=%!1bQ72`2f1um0)PoFjJJHmwx2h3dx(WKvpxD4J zI@dIv%r#d3*_3@vpQcD2WIPx+X;a1f_mto;0O2iI&B?O{K{F_~JdE2DumE5s1xxmd z{j^YYyh=@I+CA_Zn{=2%o0&I4&!cf0CnD;1?=os^>x0#S>K03-ehHV}+^Fe3H(B?J!RSc80d{dUuFX+BYlHqIzFBK3x4@LX|6P&n#nbigZ|3ViuDj`GfG2BhDij$PJ z6!f!~ipCw@Npo!{zkyf8aoy-fulG10eWT({v^eEuz<;{&GV%r5QsW zy&RRD-ds0M5(TPDlPy~2a~8Y=TSE)mLzI;nFNV!Hx`l5pw?2HGG56#F)-~@6gr|Du zp`doN8aR23o|xu%?2ITiXo{=XelLIfc34Z|R6nt4I(^Xat#GA(Ta(_Yi;!=fDjA}& zv+!!m8UMWdfOmsy_eDXxeVQyK#s-88qwo_$1GBr4RBK)Db88j>G+4{-cy>21mak0k zkVL)o)ep5Gm6>$|e$9?1si)qADW=!{DyVM+61T4aRHge5;aCec;B;3OWX`q6F?d+d0 z?)5RyFIPVg$LnN^zojG41E7t_TrcT&z8Dtf$VFooYsZc!r_{q;>bz#P2TUGZbYeC~@cuD;oKiQ4 zPhm{Dt2x!3I7lGUNonR*lpmsJ?)jw*c&qEd6w@*`cFobbE2etvHhc5t4WG-e#ExV$ z>9bM&g+FHzi!RxkeV$F#29iD%HH=&kCW^I(`im(H-8KGfySRyR69+P8BcZLc85uI% zJ*u;V(ynJ=PSZ&-EMi1iN~bz9PKz}MputQ`DYk%azghG3BF0@UJ(9g6l7v;Q>R9%@ zrJQn5C~w_F+JF1J0=b>k^b8ci0w$QtKxF()w&Un$V34wA*gpyy0|yRtF!_nY6bb(N zebf51Jx@X&f$Ra=TfQUe-eEMz^?D2!;JYM$TB@CS(gp3x_DN*&hM?2BzXDAZdEz8ai`DIw!5>{y^XbrWclz@k)Nw$C*E zP{zgWK@-*=oT8m|dE1g2pR3KqJ^|T#<%%+n%V;X^pm8RvnnFva0nXpCN^>_iH|}1z z8_v$OC4F*@3x9CpeK_$g%+P9}$nwBak^pP6+KY69{pmk$aru`oY+}>iiC&$8D)XCtM}zc`|pe(}nz zv{vd^^kVEKt4h?xxo{eH2>|(kd_(dQ?mZHq=vaS7vt(XrWN~3Hz+k3>BujR5OO}{8IJl+Am3qU=Wgm^l@Eca*}vj->Q6C1 z7pHMR6%b?xaxQ9pCSl|+e@CKZQ`5r^pr(n#0G&m?{`;Tf=wkD9(XM5mC=A<&OaMj| zrd_f{jA#+ioJHVKos4gPUIkR%GR54|s;U|62r3sv)J617c&DgJpPBU^G-x+hGw52A zKq7c19hW6YUAz^)*@Y)Z=dPQ-j_pNmx$o{b2xfzs+hw(4W*lEw)ch(Dif!1%iy0j% zuCYBXkAEM0`ZRaI?0uJ+(AH5U(c&I)^wdo^(!f;Mp?8Wfn_`~uJe7pj@P<2tHijRR zE5KH9gx6Bwk+_A6;~5%t)jj5)e&f!aIdiq@`>VmXm&z*Vsin4!1&C8h&%A2Jhegd; z76C_=V|%=*EtNE1AHDhZdRGd1XXV!Bw_6zZ2gIHh7owsoECOx2?j5$RvM9gQ;-3_a zJvJ+DbdYsYC+EeHYU$F&u*%qfyD8qqoMUa~j*9jxbcD?1E<<&kPS+$9&{sU~C;jr)*MdB;e)rgNq`+lmHcsvq2HYXjWALX&)P)pWtTcM$P5F{u^@dLY#lek2h}NJIr=l2+c`kz+kb{H=ev4ifcYvvsXr;L zmBjmIqM?nhAdA!9KG1i?hj>$&wj~o_0UHLboRjCytTfTjgxubX?*Mn$N%|C3BrNb? z>Ny3?lh|A$bhQjLNpZHBdhP|_fZB{*%R--sfzYj~;y_MC$_AY zi0vX!Bx!h~3X_$Ko5p4G5essU_{okep0=#x_9iw><}#Dh4>6*owYS{e{pO`cr^4iK zK=0}eztdn)aEkL9$9gn3r5HUAC!V_M{fvC>o+C(bB)keICNT21mcV0MpX0`4Y0kpB zJGC0d7w)s2b1M8jF89dH?uBl}VvnR#BFwi)84?2Q80I3OgY1eKVIsvRMEl^s|ZL;chcC?QrjR6Yr zaBn_w>({ZP?;Tp&PyccJ@Wd_`4!<nlIzpT5R(Mk|=ORjJ43bvgIFWOr`%_^GK`xp%96jR@IdTORD#&(>yaZp!hlEk9=< zl8tW02jyY)o0`ipF*8s)(>HAu6Sopo2w6+7B->fbm+t^fu+bhial+p!{)R{Y`G-vV z1+)4tEw;TDAAg3~J!Cac*PDGi@eTjrzIpGFW|Bw5Ub%9(!i%Qz;C{4?ExlvT>SzC~ zAlp&1YO`Ixyu6(Lj%}0e5kq6+C)C!Qr9SSrNOoz!=1HZ-ddk|WvFPSfyuv@>5o*}x ztysx2&^CvT59^5w%km)_==&{$=-ET5%=gEegpv(k;vBfT72jp?l%E7!nO;X)8e zkoF&Sb$w+YGao+|-m%f|uyLZGpg^xp#Ohm(%mE;G8D4zkplWQUwVfR+ zDySdMWd`%;&4``_(4EPdVN1T9*ff8>m{2V0ysDC>oa}5W^inVopLs8Jna450pgYNy zNtNTsBeHXBP#HG2BO~_)rKHFX_f$HLC-k{<(HFj(od5SN4>+zZoE*4E zhVuH}og#@hF6nQGmRBaqofB~OxBrX1H}U3r|K7jlG-*DfkS0SJn$VyW8bp+knW9i+ zD3oZTxr7i(ijXoyl9c8oV6S{Tsr;TbZ!V8*UWa#K#0}u2=*Hhh7N4}@Ps7}RSPf)YI3n7t3zd%_ zZ-iPm3>Y@$ZGvr(;anq?=(6?Y80Gr;nV8%sPycVAGRc-v!pPct(=;^P!2{2At;3&W zNqS$mR4P_vi^wBUlrX<|ysBzOcJ}?EqLW!6q%Nw~wo_;`fd>+vB@8JX3ZG@m;@^q! z>`5nleSB5}XHf?U$z#>yX$t%1`M^#fY$L#Ha}r=Y@h&_jCMGm=5qUAKPv9vZ!5qvR z8{HKZ6-n&@O@4P=&&kPgUA5ZH&Bo5IzOIg~&B8wN_3Kx`AQiZLmxYAc&jVf_9v(zj z>}q%n$WabOM=SnXkdl&OL1#NQA6iHcm*M{Wc=01+bbE;;_mKF?`(6kAaSF)zDL)Qq-AgcEW!`Oin(*w4~xrXq(J0b*s^ zv`4t3bEMz7vv6iglyY!cdAZS|MdTSwmKP*_yF5)s*~Z4kB1*YiTB@v~LUDcWyzt3v z*x=5HS+2s?))w;vo=#?Frs}u1;}5xhsABIooPE3^9%>VPzeW>!o;nV;7 zzaEShd{h7XB<&WgQvdtxl@Yi8KYt#z+CXq#{rd?@{ofz>->3AyOXL6N`{7Nx;Bssd zMobLpk{B}NNL(EGG1W%vkRd}jeOkl9qId7^FCsHfE&{#SDi;@*l`B`exJV8eLZEw$ zPnn$^o+lYvGx#;ndx(t_N%c8l=Em_s)^vNIfF#m6;PM5EZ!@PCsv3N$$lKKw6?e5Q z8dcIVqW;`PIU~4Oex?zoe!nkLE#1*?}WDVMtALi;x@AbXHnlO(jRrjvhQj z&r~8MGt=|?NX~6LJG*v;9XaRDaV5VgQYhwyqZ+V|#I5}fnvyzZdXNYB`%`C~qKE)L zGz?LYmv4d%HGF3h1fQqW^63-V27R-z&QMDHn{VeaaxTNGW}iLl25@V;RpjA%2dk4G z#)$--ydPO+1r9faJ)j*)$mo2jCGG6tBj}uf$PE`>Gm(vdHj{< z56xIKQ0w%Bz>RImn`z1+Cy#jm&##}XW;SPR!S2DjOTV2z8MvyO$mB=~k>kOFI=K2v z#3m?XJvm^GSVjiHhBZdKZfzAj`pL8nH!e|KUfY6<{Ec)%Zc|0tknI z^YQmpwx~`n;Pqd8mH|YXp*8;!^_QCQnZr!>40?*lJ3Tl-ZGa$Ipiv*Aj_5!4!pQ~3 zERH{2xFhSdR0f*dMY&S=XN)8)&Np7xEK;+_Y#-_T&+Z5Ey}8)z4( zuSd>h{N_bz)x}>jA|evoI2?m&g)d_#(YS2Bv22WnhA-?BBnYp*tSz>xHd{4=|HS^? z3LaEYW8rp*5|O*|N${o6J$(3Zu+ZKxQfN*~)#{^&ScM=uB@$K@nK>RL*7fLvXxhAeP-xzux*gEFw~3*n!lEl@x-sxf$Y=Ii zEnD^!kWoKW2KnrXOQvu)bTROfGENVeGWnh1nbcHQ9s{|d-2UxW8!@BjLRz%-RifYH zXR)GD`A|Z_Gcbng;k(o+6i&1ETec4U&cIqPzz0+TDvle?*-R7}7Phk&Di9v4LE`S; zH*r~iI6VA5H%y|enlaZ#W`n~&B0<|pH$?`efiQxl5fQ9zSdY}+EZAA_Hzht8&b^g2 zLrzYPh9e9f9oF|UOJpBbyvl_P-@APGV~Rd1!%ge;6E_n}1c=>0A$Y?VWJN4?6}1Yp ztkb7YL#zo64+Zm2`wPDt{Lj|*h|lHm6DGtH>L{_I>c^+JeZxym$=K?NaLDbT0{HT} za>uLSIQB#?5D5RE70Urm$j&Y)F9+S;LexO#f%btN0)&21izxo)+4U~&g0*H>U68f9 zi-l{%Kr>YSnGnsO9Ro*pEag}Oc*nP3tmg#c1g*|(D_kRTugU9aghFN zxX05CTlw-m{iJ>9_!&KSw~~0^?WS{5lXP^1NhiWv)6{oxxQ?L!LDG}PPDY(@NKkPP zW6fg21*>xOsBB(eMe$O4t_I7>HqdK0dScMNl}{e2Bvnr75E1FFE817&c^4Ak*4Ffo zI|RmJvvGM@851+s+j&s-&%9k6e(UPruO?a_}mTUg53f z|8Z1TpGJ0e>z4a8UbdmDQSm7R;_4eeTt31;T|+|$RR(Ki>WYq+$OVtyEOFQrrV zztmn&uLpMdOxtz8vQk=ets`Ur8-6Kx^815a>@S*TAe-nC!^QA$)53l8)al${qKm4k zYX00V2P!fL@S5$%J{G=ub{;5i?U|DItOHmIWc%{!Kijoq> zHkvl7FRXm}XvMF4q9W!hs~fugE229dLD1s71BIQPo7d})WrdEI7r|akha{0N%1FM)5lVMyNY%N4`h5r-DwVeiXCW^~iP}Wm&!Z#OaqbAVK#XK+Z zVzHFya$%I>nKKiuDwyX({f!ryXWg?q(%6dV>TXl$-~Vz)<%0+C^A8e`+yEuBxra$h zdmojRmY$A=&MjrxPI2bo@kVo=Ja}->b961Q#ave6Tth>H;HHr>FX|G^%ICKFX$lI> zX!l=gwsEI;dUW_Lv$sbwQi8nR=V()F>ra*(Tb;HY^QV7|=qFc~lY=OblzsK?+4bv@ zZ99c_!gJ$AguyakR7_zmJ(a++Wi}1IR!7>p=UuseW%BE5Jw-$m=dg2h=Mfyws+-s>j+5~+=wtlvtA5Tg9vu;LOrH0coD`m?F4neVS--R z@_LQXZQE{g%lx9Wl$6{4+s##uLC$!4pWXh?zMb>rme+Tf85zALhUMkvHb09?OceT< zYlo~8Jnv8~8$@*(?Rf7_Vk{>V-1D5FXpp&h=(7{y=%y@hiE(+;+ByOw7&fQJ*qK;? zVtUo7_3(an#&)D4{2vzqq-0+S(|M|920tKo1__Jtm^O8)pRccbect${s)yuDg6YDS z%HIcs&G_@D<;UYH=Qn-x3afVJ+>FV%0MCY>WOUO`#H)fFj(j`IYx>%uae~bTn>2b# z%*H2I0uFk`nP^q2!*LD z`cyu8q~qN<54fVv`1w}Ls1#nza9#{C!o4!7N4*%tv24nrDe!v5QW;wW%Uz;`k&!z@ zXUI^?wG))p)Vv{ZB&Vn1A#4K<$xc{u80) z+2M5lUfKL3M||v16A8iMkjA2%;afhv?ElTnK4tRccj+hpWBIZyGiB<OTS7T$Pn-ak$n_s?6cWnqRw5)gwDWWlL+R&O)F)>5xPj=(r zF8DbvS^4h)JX}CvlGc)fl$03cC6lhMQdLgci#BKNy9;PSt-J=x$oNT`gU%ue%pSg_ z>(8v>)yn;;vA#B!4*pvMoi+^1$WXQ0ol;<^jdKT7VXQ~O6n9HNbJa0Dt7%1c(kisx z8CS_EU1ymuc*6kNcX;)`=>U<62VRlCl9pE7rdNGJ!xIuJVipMVndD~S*`uC^Tau)N zMDO>OOa3nT9)Fkoa?X2?J;+ig0|#65OFwhw`sN=#dCAacsv9iBcJE#~C3LtJvv&S? z=&L?!Ji=;M%VT+z0&BiA%1fx?(BlYCS5TLxs6xANFy-W?L31MWRu`=sGH%=TkF2w$Jkuaw%(|Vr1 zzUoBlU6i>wF0+LBalZt?j`Xy+@`?%!8jq{2P~~i8jG)nkxeuzV8T*_~-C(GHMvAJy zMJp;k{@$rxIyyRecbhl`HLx~bzO8-LiWLQxOWu$fc+`zt)Q%#d$ZzS=C!9+vRT{+? zmVNXJlJOSO!q!oo1jn~RKgSrRgzVwu)P~`&?(gaBER2P$>UvaJ=|+n+O2f4v=A5wD zDf!OaW+F4p&!UE2lspTX>pzp`Z=Qi0Q9qZ6goHB>{dX~=YXyEzby)zkmP)70Q613? za;LVGI9<23AbJIAFLFP{dO>G_al8ct)q!AcQt~;{$D7v-rC8sT2*x3xSWiNB-MLiUA|!PP zN**UIh0D+P-z6JjYn1wz)Ye`s2yVcHpqgXv;lo@43#mOQhq>N*o%3t`{Nksr8Ih@m zopZbMWGA1PBqdlWlAq;Ug1dy%Ec)+hb{8;NDzJ1yOIurJs|fT?+1Z?sQ1B3R4>;1Y zxD*ERxHB4?Om|`AaZd3Ksr9_6v{H3)ZdR0+%MT=~r#H@q6Yyn>S#zs~lT#DLLWWnH zXAdT&(NCdJZwjF9vk8N(8TE-Ua2D1>5S$pzEO$~3qKs=iMxwv#>{WpJko~{P6#oe2 znfan~r)K>lVlE0r?)b}Y16d5p78T7A@slTeOqw!<*Wx_$Gf7@qd(_s~_eU3%%_B?V zi^taAy?fW~?SV4Pjkh`dd(;uCh&cF9-8FRfJ^BvZSH_-Xrx*Ae=<5q&gO;y1)b1X1 z(ib(k%r}rLXp9iQlArkfgK#=d5kkeocO)ntdnll7w{0uYpL?rka1x39O~2QqtCG_D zR18w8C~YQ0I+wi}yE2vM9P_7=)n>R0exVY~a zgTEJn`Cx(HUT@p*mHDir`k6TpyE#i+T3T*f{t9G0(9KvT7A8PO@0yzC<~>R^bs|kJ zlhJGQ@%0s`H?_nyjL>fJ>!6?N^yzU$b9v0^SektNt{V-LLYL7Ee*>^1Yf+d1QC0_D`Zpc#t?D+4cam;@#mt8Z=`PL z-%B;;cE~M-(z)Y4Cjb`zl6USQUNU6retmOLgYVAm5^BgA1qdu7-p@`9*|$&3>GJ$XH%OT*u$XH~ z^f~1gC8NDrvtG*=z%B2@_>pL{Ry17nMbxnR+2`X_ta`>aHa4O;RuFD5!%aFbcFFfO z5nJhKp-#NQH-}-IE?Ucp_^1j+HxBuRv!g4#+rIz zmdEh=S0R6C&rqL&BqGU)F6AGKIsf@o1}bzZvuF5xU%YjzcGXA;y#)%9kKdymeOqhX)NBS^*X+zDBw zLqWPiOW}00FS>Jz*3#VL*RK8HxA*JUulwgTZz_gQM5@R2_2ug&>-(JsLsqtStzZ;5Fuzt88}$lqO3|9$=xmz1Ou|AXh5iLpdOr8Qns_jru0t*fKyIaxCeJa$!0sTAr==wtDw(P68s%n;_h9GNt5m#Td6dag~*m~ zJY0ApBV!Y(iBPt`b;uP$UTO~^(zH5*c%R{G4DM9#CC(__$_qUXPg*st@w60$y_1J9 zW&6;fpdKJh4NvX!39-Noi z69bItt(WKSD*cPYOl(^0uRMNyCY3%v*k{C?qkk`?uixnIBHwi&h4BHw3c^SFZ=( zc}Ob4KR!n>rw!w4`U=;%K7aCWt-d0oRthO>XM!Lv-n>8tf@IO1?rubk^hm{Q)^=fD z!@{if^HX5hAMs5zA$FMjmn{qVjn`NXE|Q~F_UZZf`sP(HTrD^UEidR^G?%J4rCOK( zLsSI%xO4UUy=Tt^bj+}HnQ4n+HYrSclOio;1x-ZYp_?P)41!R;pK6Q8$Mdcc~rQw;N{ z*B%AtEI2HlbN>8qQnu(}i}mPJYX?xFgu2S61#(u8=hx=&XZ(aXtj}4LH3=3L9(%%X zm>uGp15t|04y$Yh5TL1==9WGK6bgi6_~HLNy7KO(5|VVHJzfYm(O*K3Hlw|5;WKXl(8;Bw2EN;(0q#UKZ1lKAh|5g3My4L_zaO^9c zwhK<$`lDrNz{EQIhb)X8seTt9)of=~$iA|+u@Ra;Kb}08GtdA3x;*ru%e9bYUuU88 z+53Xk0IWm7i(z}qbSHve&tQ#hDN%bWg4cC^_s-k6F#TXcLLiA7NZi3aG%?aYcgx?x z%j-Sbq-L4d{DP1+q&6$xmEF3vBUARW3U;X-BtbgAKM$@KLj#E*i(4ODbN$@8bAYw; zxxl_fErlE zwd%OfD&coUpT96|4*>+SFD^-mI{-?7Ph+vsS%1VS!G}{3gd6boo_`4^MU$Uj#&_ZX zZGvEFGkv^FSFRjWuSoZ^Ma^rXIUnau{7Y{PC9*Aga?+e{ZS}=|1yoe{VrzixbUOw; zyUE`lJ@cVeU4OFg5YMXWmyQkK* z>O&fpm@ojjb^zUf85=)?HgE3y9^t`*yYAO^Br$Px{Vt)9EI!*ez9@5K^Wl@Gn7;OP znKWsVfNGDRgNuR-TzH`x36eWi82w(4X9qO)Q@C1h9dKB7On$5X1jYHK?d z6;D6g($tKAa4OGIJdi8Vg$W;;>m4c(K0SEzw1V zB_EOUv-sLlJ~XVV1W9ey4QmNSlx$mjvIv;@kP%hq3|%Tc)kCT&5f+ka<~(wx-~&l- zKmz_C?#0a}`K0=7-zv5S_tGcJ;#cK3^d%ZVwtG`2LuiN3xC}>EBgV@@TO&jiF zdewL~DWw2t%xp%?MN??uS>8fH-q$vve4DT|a?xQ9EgvMaxMv$m&loidabA#6jsQK0 z)nz?h`r}<&n_!Q{KY4?3G_aySh>2SHm(FKrALik)0;LZyYVU6RtY4t=K3~K@vf4Pj@Wh?oS7!_@UVJ1hOqlG}+@`_7n%p{7&y*5$Nu!Zt z?v`JEMTwps9v3HKNjzS#g%cmGi%7F8K{U{>$UE@5l@Wy@bff_q7#2x z*|B#HtI1EAWRj)b((&_)dsxeb=((1bHT3dLukkmIpZNokcZ2kV9xsIF?e&*x-nC=L zEe@-?FztYj!Y5Cb+FUooRX0RtN^sLoS`a_J`%CV|Yj1hX2@JiSH&{3#+2h)Ucq# z2<-3V>2GrcD1ct)Tom5450e{7*}?|4(k;N)pvC(7`s=$r=bD3j1c~1$IRNJi+1ZX- zKi@ymLTUk+&_kcXRTdhq*x~W4nKLg=lSn3`%h(QYj1d!Y`GCh*s?AQcnUd0xjkPD; zObo|=8du)Xu$j`#LmzGI4ePY@vX1t4?+qJXX)Xt11Tgpc;^yjlkzovE-g$!!4GnSS zeEZ@BBZ-u)DrA{-118b|X7KXWE7gp}-Yn_+Y}vZ70SH#95@gq0GyA`fHVB=0E^d3j&S-)k+0ERl$gi_@ZYJK%B~ z{bqdE#R?i}h1Mg|j#9OjYYYnKNnr9uD@@!LP-MX}an zQ9}!}c6c`UxX>l?p3E0$_V$)iBJGyVo12HH0&G?v20u2)|8h?XxyJVK2d2ZPFIlog zGPEA|l(3PL@C=g-%}Atb`-+mr_vl($^SepEA~6gdsT2Q;yz?l}3#v_UQ-nXDi0J$^ zuy0>G`WLAE*)B{qkk>xM^v7d?U5&ZmzVF_76wQU!<3vld%si6rbVI12H^2U?COiHK zaaP~Hn_y&$r-SBjRgEN9lL^^y9uJvK*>;EOideG-$0bsNmI1R^c6bf<7PED_HAEOL z=e_E!QZVW$e1O3kC?)wfAA~19k|Ln8gy};;AB8yv8XBcv$xN6s2WZ-DOGok9d#Mc% zcgs;|BHg({OespH-GKXn(Aw21dSCN;XGb|v0$o74Ujgl6XrIw1%UfN5A^(kAy{@jv zH#fcvn@pCd37{YG<^j(V5!9wlzrgZJ;w?=~Fee%M@4wzGeaJiSad|F6H`&eUVd3F} zqW=_@p)z9<*p#MMo?K+{E8S(wo&xklji?}?P&;2vM7} zMS;DMp>?V21DjS>a{mH!_4LQ%QT3VjNZ@P=v>2LTShnZU<#cKZ?+e~pvY*{yW3xxNzkAZ zyf7XWi6;0+g0PQO{UsE6KSQ1T$#b&4JF@Yeo$lZNW!wDBMkL5kOhX_eQwfTMG@)Iy zqor@cC#2te{Idd#wgU)dwXIZ?iVwOk0cJ+$ApTE!m2c`H(4PUxtI2}e8sZ{0HCr5 z3;bKL%>f*NZ%=mASxxf+qmI(vE3Ksh5pnoS-kXu^4HOd-D&`&`Q#g=0_f!=73wo{L z(AnTEkz-b#2@VeK?Ch)!v%GU;cvxfw>qqw2MGG6^1}RpPChbpqGDQYo;8JNm7dma` z%pF`nK;?l^8l`rxQw>g{ehiO@NPH^w_uB*iQ#Y~xkm4~J>eQvtEcDG=w!q%sJL_`z z3S6h*8CvxCd7&XKFK_;zw}DW(^sN-l75t%i96bsrIo=RKe4m%B^kX5fsrJ%()nYL; zYb!Ez&9k_3Dw~Pc*}7I%Ek=DP^{`I*#-`=RjjHWBETjSh1J~~f5|Yd2;}O>j$U25! zx^xMTQh=^?8#Y*Nd__f0HY>~$ivBb6Bu~YXeIqy=u!e;^;=T1w(#?_eiNWJy@2J(V zD7Np|p*lvqzxsbo3TuyMlQZ0WyO%t!=8QuZ!Ik%wrgTgYz5r7R#>s54%%I=jRm^a? zy)^f4wDI{{X8nViQw!8TsxFhVgyi$NxrRntu>!dJ^y#wp0d?T8(K|>;aUEw#GAWF& z7980te=v9QJG~oZp*1x_?5pfV!m8&>=!wk-Dg2?|ueaUozbAmYj~lZMmL#~ z;sRt!D<|7XUrk~}&He0dx=mp0fV2XGL>&v+ia{^Io)3*vEHlDiUS1xU9{=WpPN0>f z3{+?G#w|19<}el0i=tb7}N6+oUhKW7knnCd3mf^ zbB3UI$s4sPhd$L1?f*zl8ya@5mx9!jmR^v@m!hVyu}*-}<$TC3A{6t*dn;NX4Stgl zmR-X~;x#gi@@paJs`~ejp7jhL4M8S9C$o?Yww?kdr@JNbU3+Wi-d^uijB*oFPJjo4 zM&!IJ=gi}H2QkS|JE4v(5eNonsx1?7gxR$#Rv@N$Gn&$woR$U$K8(Esb=XQtLi0y@ z-!apseIuE4-b5NhzJ4ZZG_~!|_9p$Chuq!V-n@M~4AU4H8G!`mY!g^cv5@Of3LGT& zW#T5&L%U$GML#R$u3hO-6Z?p$3{w^fx&+pvIb%lI*2w@{Y12-S&G3~^fdI!Fxp;Uq z9zRq&I?qEwfNiZa2S!k$(;mx=bws(2>` zG@0@RK3{&^J;T!|lBp$fK2)IvtR60r8roaOD4+9o;nc?%G#OuQN5O@$cOploPf8GH zoi^1OPasVxUC=XyX_3*Vd`>uaEE968>r2P-)vF&ZJz4jZ+Dl=q5<$2|R_fyxqx=my}MF#yR6j zz+!%@Pn%|CZEjHpj`RU(_1BcESASD=ohb6xy*lrUO<6J32Ps?GHNhO%(eb#g936)3 zpFZJhRLP`G0LFQ7zssoH+rGCqQK}*P4kQt%a&j_qM837mum4F$9z6_i@Hcr?Ev;XO zA_DO-!Y7q9VS~UG2QHjqE4LZ`Jdv|7ZE_!0x87TCB zGxt$QuJUY8*porwr16Ff#KYsXxV#&^@#HgZq2l`#a4XYYgY;kaj9?Wi`g1c?<@kT} zOry}0qXhVFZ*2Fk6Xe*77o$goq`wpLp&{cVJq1%M(uqrr-M)xduToyj?iU;Z%dbTl zrXUL+9COlY-pZ9H4;^|0GA!9CbsaM^w75*YRCGiKB? zlm;$<7$jxBx7IC%4}SnV1cDLx`{xvtL{DCb=(g-3AxT|gU{C^v7ybS6H94vu+^^B` zZtC`k4J){(l>L^U+GKu`EU)kD;Imu%R3v+lt{F{*_E}?GQ5O0};p zfaik$E3Yz?SE+IcRIEH}44w(gn82ymGn^TNc%T*iI3bF*O)zsnOJ{DlMnX?*!q|ya zEAfquD_lZT%ml*mr^80wP?i;-;6t_=fP1PImpn&Eht3E5=?s9q)6meU9^PBe^dYq; zS9zu+DF`IFB5vB^eWTUJWII3F-(GwyiQBSa7~PdE>e?TuI`&tbCwj6R#Mh3FVqsmz zCDx-HK*apgS&_XlsoF*@E?!>7b^*Bpdc0&&kCMB08D$_0BKEmVm3hG|W(m(5O}h6{ zdI~n7P`%wNU5b()7q9R|mv_8utvg3d{G%LU@Njr<5%ckvS_g=Tq^FY4g55w_q-hNT zLIGM}X=k^`rAwC<9bN!wG(klr(lb%=hNu^wb~$~|CMqsE!QhR?$Am%VeGW(GGZ^-9o_h|R{b;CdD12GW1mpU9_p**3 zf6l6B4?lZHyePkg6tvLFK3uS$T*6`**B;`Kq3r>x@htq0v>%p@o-k`hz%d`Qp z>-u87WDviE`oOj;+VQ|xm&CRwyaY)Zne_L^b^8~7wNa@>58)bNbz|!hPGgS`%g`IJ zK2#zME^cC&A*jaW`j}nREaqz+gsF0sKi92Yd;C1PJMTbMy^qryp)q^;RhLz(Q12vk ziX7_yons)l`<>M78%Cdw>Y7vfC8^}uV)n_hh)Pl2>Yd=oCW#8-rHuE(BQ7F3I_16f zpX);PIcsB-M}oRb8A~Jc^y!kh=wo!cIzJ&Iz_iwF54xCL(NQY|E5RJorxrV%XVM*) z8$-cWW-&|url@u9`89{PDjs4t@TP3@T&M+6x3mWLdN^liLQ1gItc~l4D=u~vbO*!3 zk5|oR7VFLL@5kHZG_zYFPAaR%uS%Ii2_zVKQ&rK|zkjC8(4iYXKA(N_1+I+Y<^KQ> zFLIACOmR+@iA9qE1kLTTLvypUM=cKT_;oJ0g!Q@L&m;J~>fupIDlPj(gA99;m8NQP zS%4`Gs1Yyy^Fs%Sm@9Gq#qy!hE5B-X1|c11(dc?;?ex&leKni{XRX@3(xn%?jy;!q3y+$cQiJOo&7|n*l8*&&M6`H~PSOP92XV^l ze1iUCa;~$TG<}Uvx^7SXckvGMvY|ahqWft_Bl8tJrtI@`z?X8Xo~#y{qQHS-Y5<^b z@l-ygX?y|Ae3Z6iPYp*+f0wo%!gzU~K0)>x*&La!=dXHrdJ?r3|5@J2uIaq2xXMvb zi}M^dXQkZjtubj5CyHuUV#Y-t`_e1^rg;oE%>ZBHrK%iu)iIKsw(+wo;*7c&aB-EK zvpp}M@f@qDSSf?It?=5q#f|p&_xEVH7~w%%V!+4e+p>FevMqL3zWYVMnRCA~WB&2! zg%L2N_gRu9Unz*ozWvh=Ig|)5%_Nh`nZp|);aZjhC2#A1J@2WHIo`LZMxrMYEQ~`- zOH0ch&jEbDLh_bdL=fNn`)Bm3fzGz+2&1Tyn;Yl-Q5^|}Ns6HBmyw)&>y^)AU6^YS z+L?QHlM+={CFgEmVPdnd^PIUiKLMN^<;h&@S!I+`C=HyLS|zNsaZ98!~Ly*cJ5S9SSm4xj`Iub9SDW2UvHlaR*uQqQ56!_&hmb zpgc?;(q(o!KEjhWGmK*Rix%%kuXA}@@ z4sVe-)m_AdmXH_UqaUM+AzYI-(0q|ql3GR@vSVRg_?N_s_;k(Si%cw3)?)#7 z;jQBq%H|rTz1cti5sw;Y@CPzR8jGACr=B>`3|d1WpmM>EI}uK|EyKJeT(?MW*RbSkPP{;m~31??eOfv-wMJ21Ccb3pL4yv)jVT%hJ_iEQAKym zF%UXK%gYaXN<-8>7n7IJLq!L@KW)^g=in%;7Cx*cQst?CKLV_e;VsiXwr%T{kk#1K ze3BY~O4VcJJpFX+R!A_zKF29OZji42y|AOX+#qb*R17ZNEp&|HO(8A0!p*0#J zCrM~wnn~eemX`a@2*o>9PxPNa`g>_C1m2W{^@%Vzdh8fbVFO7stdfTD%zx)!O-PaS zTcWAOaN~yy{G#bMyh9%AR_~>vM+;-sFTuu~hu|72DsIhP!1^4YLf>^%TPzmVnm*(6 z&zw13RZ%gK zVF;kgM9D}41z}16g0!nwX|?$M3n_rH#5VaONvVv_c)a*>XlUs9^HVA+yNURl3Ru2L>Df$QBo?tcfy}N! z^Fv$E>+<{yZ&kSwV?ERF#yl6-m7P=H<(xSC6lE{fYAv?4ioTBCkJ0 z5goDk0+QO?zSIi=*N)<#H~VV==wbFTWsid$#1XO=wLcGOck*?Ji;h0;_F#<9{`oTS z6a1#jpT&I+O$PLhU$g593$AqRHncmv-?s4*P%OM!a{R)&#b*g5Yd2h6RWYLDF~N12 zt_R?obL%R4;To(skM10qvfulWhRl*B4_H1-f^Q$VFQx!6Th&u&j<>VD`}pxsvXn(e zMuR^N2!Hs+#6^bf21A8j^xwIn5w}l+Gpa>itKL&X81ai|k0%H9F04 zx~30#(`ClA<0>A^Ms))RC0by-c=6ahSl)==mrQ0FTjcM76l^xX57C0uYkC=#T(p*< zbcaJKMex~U3sv6>liYLWf{cFt`t{|6%a{r>FSsT$Qrz|eUrgg&s?E7E#pkJK0qaY! zQ|iW9_!{=|806k&L||=iadPM3*K;>I0=F1$C*8Pr-N!P7Seno)@CC zl6|)9VDWwPp7xebc#3+U&~Gap+=xR~(@*2drYI>He9UmXb#YKV6w1xOE!0`xs7J!Ib`2~V*GbvyT(R6_-ZP}?;oTlkr&rhWFQ4DI^rIJrXcXs z%SAmLBw#y7^%OW0$zt01Dk?s(aAso4KE-E&F+4}LxY)Fu=NqALS%mp#R8&-`Nrz;b z`duB7|9Yaf_8&5(h9~M-Bb#lCTgl9FFKHN#3yMB;Xc`no(NB94F8rfq15eUP)WoiA zwl$L&H0VBfa?y*tg8f# zzOS#?OMbLT&x%VT@F5A!o!_y?!5c2lStv*8U3BZazNLy}1!Z+7o_Yw{LyDcMfQsE&`tiOK)3)CM1_KMDZU~-rO!u%XE`F4X!uJsI0d(0 zLrgU{5sL&`2T@o~M;xZNa>CAP?|}mb+`Drp%2RFXR61nF{mS74YL1fjc{E2xeH*|7 z8dR(I8HOB6bH5r5AASs|;A4KaJ(~-7=8EsD0RdEU<427OO72$-_m08rjV|S+g}9-k z7rA03c92d$85u+OsA=1<8?Hkzh|Z|b0Qt$2b4h3*P@HDYz|$f}7!u~wUuZhIaYNVE zN$9tId+2si5tKnh`>%TssNuUKH*jA5`{Ki8*wHp&^>ldQ7CJNVFX$X52JmTkXuv z3;n__#SDt9|70q`s($*5(|VDM${63;+k^v z)v{PKkU*G1AM`~@B*+hp2{ke9(GiAzf5(HvX_2IpJs=H&E%+vfmUPDKGQ^uqf6 zD|%>_c7`pM-W0#Q?~;gwl-1Xj$+=664d1?29olqV)P-{&(V&Cc+q!bJ>=C|t7`7lw zEkYl&Qc+c_o3>ra#PH%!SSfu}T(9tf9; z@^ZVD+g6kdHzx|AVTO9iJ-9yS#rLbLuOeVnf3^;wR)8>;Sc$sxKyqgbhTR*HFbeZ; ztqwiX&V&YJExhngHxCB1c~CS(L!)U#)aJZrR{}KJj&f#H-g{xZUt#RngFUoR|K5G2 z2$~Y(nP?IGt8)9RrrA_9qz_Wpr;u60P|42auRh4zuJQnyofTWR^Q5^7ZK!wI`_dH? zlaspF5Jp}9iMBhq%yP~g(R!~SjyO=%#fFASOL02`q>;^AbRMe}slZOOJqzRCy?Rxw z^N_b$HDQ(Ni7A`DdgOg50HD$d{IgI?M^)9Gbd#owkV9)F9Ai2R9AoK{x_A-YLH0Y} zTV-YG+1cS;eXWj~X&c>MyTm|2+(+ywm10Zl&Qn;&dG~VoSpf9tk75C2z@l)}e(!(} z_!ZppSD&tWFo_xS$?Vkpo))H}stO7_$HyiG`y4zHcSC*hWWiF|#r-IWCbkWSUilRf z@Cc4E<2&eGDADw0#qbTvZ}lo`a?K>BAfK83Oix54Ul1UzKAF|MhUM(GgKI^QOcQLk z=xq9zG90Uyd2uYr_YwkI{SOch=ab4*8-6lPpDNfBb(e6bmJRsBdi`-_Co=fQyU1CZ zH4`e3K~@k(Cq#=iYCi)_-sjygg1##Lv8I<&Soav9W*QW1g2zvrhN<`yb|1yzgbJ(7afUy}NtP~p@&3K>TW93z9exGH zJfgBEPG^DcNhLgARwM*sjwyNf>Tq@E-qR-(PaaaVU@z%$l)FjFSi!eh193%OM>DmH zV9e7neOUiRj#FIkKd0OXvARmnGbxJ4P%{bAgf8+IwU^%jzonOSQq{=Xofp*Hjeo1K z*h}KpI-MW?@w{I(K36kX(HkYel%`86DUJ=lR{FaVM4z6+R9|C}r&C z&y^G#S9IwORmt-JB-a(v4sL9d@24C0g@!6VSS6uHR)@~};H!hfQs2COT}UD+7Tq9y zFbUvpQpds~(HTH3o2&Xj#)P;VlN*-%iPc}Y3>6}Ir7&biV?s(}zH-S-TOh`Otq)7y zB7b2Yg+%z?uc{J!Qh^`NEWKRhFW(z|{_#_%^oQ-;q*_7Pi#$7BOY6|(1UmP+$7E%_ z_uLA!wvLW2L{@^djrP^1W!>~m9}@kd+r28?R)}Vhpf+5eO0Rcp(=mJqWQ)%OxHLxw z1}EXa8Qqce7bO*h2M-r66+6u+t@}OcwNwZkeQ-aqyZGSl?Ij8Yg2vc*%pqA}4nfGO zNIM(sV)kHRZe{gH?SAg+YQwJu;3hr^6~E(hF(YU=ax5toETkhK{^%6R=GAAS1IoHH+= zEDK+i<9YK9hAf{X1yE`KL)w^1cI`>2HPfJ3^f`U{CREQer}c1J_L4o;@%7dNP%eqO z?HF1JW7>&weQMS}&R+gc-4DjSlz1;-p7phB+5wUq(&S}$lEK;I_n03YgT3c(sfs&y zoXfLf?0PN1OsDRge%9;=VsQK5+shomI1V(-9)}$y=XUOVclWm-oa2DQ2#+kmINXq6 zjcWV+!%qH<98*Q?klVyLd7-^=BxPXK0(WOsU*kMXPJU3-HWP1Snw!9T2Jdy0GRPRgv`5toL(<3fj228(Q06}zzRS9w%;Z$^jfPi;V`Bwax{b2M zdH7;+CtD`w99e}-R&FN@gSn}*=>GY3cAKzEBC!>8u)u5}M?8(Ifn9&F+rSH>8c*`} zbQCm%^Lahm&6>lu@t4`0auu7wf?+E?_Ge{H2na|cr3;TXgdCh7FW~=#n0lPSHHU_Z)oNfw1*G8G%MWj7>>G+h^L$#v48H zydd?Eg(9f}CSc##hY)RdInMLN)_^NaVP}L*E_)==?=zz{{4tw>%IcorQe^k*IXoj#h>$w^6_mhnw@Y3@s*c zjA);Vu)Ay~!SiDv$t_H})#|>#xYbL$iF{j-vzzDvN&CvKU%U1qFAIWHx@**j_wWAz zAmEdszU&vlS$S+>7rn-MF{hRv-KqD!|Fguoz4G2nMbXk+pj)Kq)cko52fg|quSH2N zviA1&7u_G^fV{^dmJ}ZDT-u}=+&8JdS@Q_j8XgLEeo*x=&%ll@p!NGEIrj{1NI!6w zqoH(u-kc}0sOe@gOTaeST*c+6#4SzFR?=zN->X)xjC>G?hSQuT1zRUZc~CiKR^GiE zYA;@b=k6W;RP+6NyVJgT1?PGd&9FaWWIk;BiJyhJKhMwPw9`9n(_4`n%*n&ha&!ovrn`%H_zShVHqusVadr&BLh33wr^S| zTvL%R@1ee;Q$G(Afz4Uf4<5(|?kTOPc;!1@BuG=p6fDeV&+b;A2slIk5u*KFO<)(F zXegcZeq#tv(S>DdzG4voyjX(+=>nJyf&xeZzE%6I0oufAA8i8`2T0F=a}${jHK? zlLR`Aw==pP9rPzwK%LkaG?84i;>6~`Q}a)lT8p}n;&|-A-{n@Gi(7c=?t?1^ou@` zzb$l6TY7nF)4*D|u9EpYgvXgTdo^{IQM-1ey;@WsbzFQ<{i4|uJ}MZUNIQb+OX!o$ zcnk6XvBR!_Dn%RWPfwKgxeOi=%;*--OrKS|u|5m7uYSs|jZbT3???1_4k%7Re<#nv zJs&=BQXx(JPSl`Aak#oMS}oc3C0R3paoh&qfkj_-fWORq^^ci^1;TLk9{IE_-V_^$ zB>H_NWi+hrORDXml9H7JI8@&wOombz<6b*k`A^_Z$3mTLitiqb5Yf#Q8qw30^19b> zUClptt>FlBzI%uWot|`OCy%-9Od1Mw@S~jZ%|CB)GOaz6`G8>YcJhOCn}bVK06`1Y z_AeTeDH20RanrRA!6kR@2n9+&{J02%lHC2-r@a0w{&%~YcJ8Om-%%GT9CX;;*PNLc z`;X?#8{$3D0$!G1dtZjr?6&ptRvulhOqay3m+mtMFWi1MrP_ZuCh?8x2Z^NoLAjiUL*``%*!xz?g#PNiSTq>2g)d;4$Oj49$D z&SP-C5Di7Z3MAy8Ag|M1*DWgUIxr~xqAcE!e}kTcov1KD+UJXtqvL(_GPcPy9G=op zx>r)N_vmGX%faE^JEm&)I91|{UUZb*)m=wN-SYkI2+&UT+#ISO#0%p5+EWn=CGC7^ zUhRy&y?XWPW>vbYJ@MG92YvG|Mw>mK*adgTx1>z*IdQP0k0mEf$S`{((>rUb*q9LH zMP3184tH;g9VMSp?mqe7rxMKr1H8N@G#$v@ND1OdNzJ_o9z8QLXMBOWL3Y+81_%WrB9k>Dfm_SBhr!@*)* zOHS@TBy#9Ngt(6$9r8SQljW+rvFgqLs~ zkECfr#^iZfBSCx=6SjZGfpb*fO@}h&`iY4p&U(hHAm~IczL6VF%sl@6sVDs(2*Jls zpQV6N4B@tA**(o33uhVh|0kQ?xW)~aP`!v> zs-|zS!fKIo?W z6OZ%9r8G7?|FNtxX0pn)t!t61lj@vMT8#r8hr`L?U+DLP*xDeywdl43IIZY*Q|GCJ z7l$nA5pYtU7|qA6R9|n!m{mI7Ru7Nhrh`$4vmJdv6-TEpnR-(ob=ZWt8JInlMYuS1 zekHN+9lEipqNc`D`M2v3mU)Oyv#6h*!d3tF0#c#8Te@f--t^kPeaHm+*Kgk%+5LcB zi9UST)yZjY{FzH%cDNwGr%26cH6_UeY^AHiU44g*wY4U(m8?K*>k-({k3t=8Zc4;- zPR{N=#3@=%`%`>(j`pt|9W#7ihIljqYGA`^NyNpx8#V&{^xHWDFPV$!kL;D2E%FGMnIEC>_f6;3tcIUbZio7 z?lm{X-lEyz1ZhQ&cMpxnWaEKtabeKD(@jEt7wnd-i$yabG5*Ps*jU)X2QpZZ@^Leo zLy-Y*`2F(&BgggcYE2^)6`ET|vv7pEY8BG7xJ@6%V`pq@gj>q=*bIBa&97aYF!lga zac@qzAs1Le%ewHr^Ey7iS&|d6sV64daMH=Q9qjElGe9~x30+yqo3W@1n&W$y9!?ei zc=aEdvrjlm@^iG!iC87F4@ly(kf22UksfNQzVf`(qk(LqWgqX8(uVwa#=|kU{{4%^ zle0+o4@S&1I;)I9Fp(N1q+;p&?>wRvxNqtPqY1I3k$KtGdpFZCS6NexuQ&@gvhVNa z@tS(^BV}Y%{B2ek8;89cuurt{g%hABS+PPr0H{#P)`U@*1pvW3veRXnH+9=z%G zYXjj%R~+5G0Ucbo2;6pJh-!*sF@RkSEgG^E_oHo=lFQhQI5jm42dIk-Er=Wg!z~3F zkH;ZdAnO!Ity?st`Fu5$9GxDQ1S~r)r4ZlgNg==13&@k_#`C)i;v=%rq3DVYD$`w@0i!QykSY?__Py! z;GJYCnVJ&WTA=sm3gos0o4cIr5;2MR`((<6@-}Q8=NjdC`@7k45x5ovd93>NWT{Pw z#ZE#>$|CEv>()6RJyLkHy1Kfo%rLJ7TroF)Je{^P->$B#83@^N4l$6=|3lrI$K~91 zVZWDozL65j6wypdl$5DZR8&+#R5C;wO`+Q?8A<~xnUbMUp+d?~8YmgMrA!S-g+dyr z{XKd2e&5fY{@&Xk_wzjWL$2%hJI}R_b*y6@E90Ie^W9?9J>fS+;njri&IEc*#xm_3 z@%zOddi_5GdiAncqBS7vizAm4sy}KK>*lhow@?UuXX~iyF4iV*pQp9w)H#}8Uu{pn zWM$CHpi@vCG$sSXmwAM_jS`JEW(*Tp^jLKDci$8YOU1y?Rbz~i(8kq%IWwmB^VyTP ztWr8FH~9(;63xDrbbZ=3I%Y2hF_q2R1-W_hT6sl9U>AFn_#fM&$xi|yT&H-y)izW= z3?8amaZ@QXm{}n*9o!W>6FfGzZ71oxU8JfN0Y}e@@u2H+vf*^)QiaqC6WOfsHAZ`Z zWy?JeP$8R6n4YdS8tKZ*9miP9M+>qjlxKp3xvp}5XnLuxo9Pii=5v7tuzioBJD0yc z8x3Z5CbFyAquUq-)2_57+RjD$<-MPnwj@kIeQN^X3i~ zbh~}kqBI>l)~t9?Qu2!v@b2k5{1GSVfU?FK)=*umn~ab4h@}}m4%okJIyn~VDmAx5a*REaolofGxaGhNIT;r z)lXjTO0NhkzfAu-tzHhse4F7X6mH!39+$2Xn>RpW<&2=cTvC;s+7rGyI+YTLC@!(972rp&K>I2EGm>6pbAYz%EO$=bC= zYJ3Hx0|7msv-GKa+I9Mm5X3B?jk=zAQmimaTJcmAS6wq74ldg<%;Tt(82R>iw2;#Z z>4;P%H}x0!7r~Ljn|tsz-&*?*iS%Q1lsZY*0(+ZxmB*cN5~CSp|ot*>EUrU&#RI{XGIw4|b9`j4FJKClW|T6T(K zKvgH2kvZS`z7-3pnTAdHP2&;8m;cZFr$n;m@0It~FDLg0girD7IJ7m`sL-pO#6nM0 z1VNpKq*!*jKW{ zldeYenMD7SsPRE}vbimT&smMmzxvqFQ-jkSQcRwNk4Q;6dK2*g#iiqMKGi~}?BO~9 zq7gr5op_hHck$CWy>io}Nq(pR2u{$y8JhD!G_|PdL^9wnGhMemx}dOd5&qY4nj=Q+ zD$x#|o7r?{Ou*qQz*^Ph`^DgdtXGc8{wg@E>#QE|GcC_V^vs)cPJ9|ab`C7v3UvYK zBZ|68PRyDskz50Bc5f`84Xfy87?9si+6Z9bx!48=k$KOuaa+UZfxN_B>cz` z{8hCU-92(!4Y&7~^slKeD4`NocQ?n)Nd1dy#r9u;_^Prx>D`76h+yFV`?Z4*6*DEk zVdwm?8N;cc6xQ`rv(&phTSM43J!mdGH)q&}3FYfwVy3||cq{=uz!pnv;sUCLrC0FJonP;G<}KtnaxS$P>4z}> zU6+gO#DMd_B)W6T%||?n!}2J1qRWp8F73CwwFT4Lj+^yZU4^3PWj0B>{3s$1lf6z< z#IA06qIWcAn(}o+E2R#)5%#T9sCx>`gu7_|e;GEHuXv?d8IaGX-mGVV_0kEpmt-@N z-zXZ*q1nzcp`u?)8=fqSI8GutPWFsgv58=G5IZFq%Vh z7&^EZ5f6F=sKxQOW9ky(;{$(&)Wy5KG4P1xHGlmgq;dqLVRd3B1J8m^0+T=`-Y011 zBmAn^+y#l4eC}y-<1n|~eA5cEBV%-Q*fP41@S1F?jc~XX&pJc7l!Y>?&;})~%2(vt^6>U)ziTfH5NQrG^Y^>re ztt@4uW)+q$$b*zG3(%dd&+H;e?-Saqt;7O6_X|Im{)1JN{8dn~@7*h;d&rrx?oM>Z zAtIi=5g{2fTvo2ki63EV(rxeUKgCtpy9YQD*49y5Io;%5qyO1C z@eX}zud2fRg;`szBkcv7kQehd&HvCTCHB=oS7_x~sETnij^|H8zUZnc1!JZzoWV1l zCzn8}i?}EpR9!HAt@ByFbg2hb(C53a;a6c#sEXhi94AZ%M-sl}pFX-U;MyBdvJVq2 zFM@`2WhA-&+qbfmO@8($=o<0d3aX(;s6&ENT z2`5shcDLW--%HOtxN_AhVHaPS(r$Ll>+o&A?hIm=f&Ij+jP&%k00>SMdpT~;)r(~& zf^oVRBid``orPX;PHFbYx=1BT6WOU5z2Nwq2^XdiS?IQ7dkB;W_)$Ii7Y@e!o=2PW z;2BA4sv`zT&MAo7*3e42lw}5s360DFnXZ(!LeP!}ol;Wz=)taCVu7E*3y$vG4rdDx z%&Lc#I(+bK!16A!bOEi)!^_y)y6n+_go!8uNa9zeo<$?Q2~)FW1A)%kx05oDwoM=c zc#QR)B3qac%81*ZAIyvvIdHrB zd$#|Tn{=3y1)GiJiiOq=#0By_yySBb(UA4uO=c||mqAR)`rdVV(PZcT%>7fKZpCgb z#luINQbo)=@NcMsbJtJ7wNe!9KGtU}z(W1Qw)Oox>Qs5peL?(EBMxG}p6WJNh728g za$8xO=ohy)-xLk*E-d*|P&jqBw2j{dAz|-@Kxbf^gT3U9VjHxywe8tmvwnR8FDy6C zyoBPKLT(G48~S0^zRTMn4bHWBKBM->#sJd}8#GLRHT_Us-Mqo5P^+tO)28@Ln5d+* zr{q;^z~RGBd6`mDQt0)>GDAY-gz@81o3Qi;Q%$({Er44rSsF#>;*(09TdwQayD~y4 z_%dmMLg1C>zedM8o%%V*&Fff#%OZe3TVd zXBO~nYz2&^ z{jOg?QNSk`Gbx{6&B;tpr%Tp`EjhDh%&@uXqdwiIfdI}F-Bn|7w9ITx8sTHgYSQP8 znd=Q;e-Wwy;2CJ(Yg0QE`IF3-9f7533lGIB(>{%lrwMMi>umhhs~iE*c7(ORcJ1h3 z74TiiSb2%WXpY_7^H#4kC6YaXRw_OI`G<*#dJ1kN-~6Jn{)xj&5Ph=kGZg(ir&E^B z$h38-Wr{)xY>CfhpLz)?Skb`L(z8MD^P;Qld`9jocX1Efk zS-4R|WV>6Fkw=%TFw>`(^!xX3QIj%-9}zKYPB1a=_U$bkC~iN$A^}}J-cGiaPEp3Y z1;2usrvKs)GsWAxFa-we6Hh1Fa7Hu`cz}*;1K6830r}=BlTujUP+)$DvVaYM7cd#w z0U?^0>EP8;c3ewJ3R`6|K{6>tTx>}%)_{dx-{VF-74W|la$GNhpIYp`?pog@Nr0HN>+A0?}h?Cp)XE~@CUIDZ8OgQJiETJjzU!3c>xa) zI&^+*vv6JT8~^U09juTH5hZ7fEes6fcr9Tt`K(SpSa>cjt_C!}OBuq4O{^-#bkM{e34^ITvq>_-9GM@-ojGw04IS%^3~4$x z)6mz$l||INyH(zAC}s;X88|^5W`80L<__I^goF=p^9KPG7&lhNM3u*-i=CDsax2MU zldQip=9U>U8^GvE;WBnr=+2!TYAjg5185ZtOz+;47k#X$*^Ee#U)Ix1sf&a*PjnSR zkz8=POy4q};J5C}Z(i}VV%Yz3ETC;q)(oamyC4M>G2yBvbr_hhFo4tSL zRQ$tORn7?`njz;G)e!5TFvx*>Xqq`Mfc1d9TePIjr06rD z;iWt?`plb(!e9u9T9q%aT|6Q+M^c5#lf9e>2nE&go8X1PI$UArr`D)x=pV(t9epC`d_(xs>>$O2qKm>Ijq=?; zfcZ*Eh|Hf4=$(?BtWTsMjorO49m<9ky{9-CCOrds5(L0Qxz|b22AZ04)bC7+o)b7O z1C-!on#Q0wt8LQp;Z0BG$5~X0u9w8xj@Lmb?l*8C{vxh8MH+;G`albxNXRq{F#Wi2 z;LtrJlulY5fSRQAxsLi4x>he{*FH5j%-*7ld=ekXlzaR%zYA@~3TJ|rG^RhPyl;VA zsVJzdGaYjeOt!`~_B%1)h>zq4+whWCBI?>fg0UuY~Vzs~GoZIOX;F6CReO zvxhdHW)f@reR03m3dPv}_%*G^pHKSdfBpa0Q)Hocr$67oqKM5lF=x+)ZeBs;VR}1r zJ^x-iGSo`NdL6W_g;6Tg4`{LzL~S4vtjPynE{fi(nH)eNfRAof!H82&Tifb7zQoxX z8Ac0hl@$IjP75eU_w3mN3O>V#DrPdvmJN`T!?XY1lPCB{3QL5SFHMe*U2J6~I2+h0 zruw4Ko@GH3UTH%A%Fz-t@}F(Q_GIW_>bW9gI;G>rjaxEs*Up_396>cO0c6I$g)R*C zO`Fy}E}oVjf3VcEkv@{3v=T;v?MaQ5Pg+O1ML+qHaAiE_;X-HO$vtT`wl^durv(g6 zF+LFTWCQb_S-bO*)&6*|tZhf}i4Wge+-7u0=)riR z{s9@HPYXG9b}SwWEriLtdSbkaFqY-ht=qoxa;GJuoH*W$oSYon)YN1aWsq933Y_rQ zxF^RB+UhC-f+wv^>)X-^scxiPrc{*f#q`{y=l_Zzb3%s<|LLDLOgip_`fiA1ee$5_qG1Gb=5Ns%4DkfPgicTTMJwc`a7M#cPqA z=*s+rSPQVxk#RPB57QZu{)vl4iU#?ojK7{DFXH%djsJE+6#+3&$11HZ(Adps69I!t z|H6^DH}H#8`$7XabHWhrgp$99msh#2njVnauU(}adYEqON$PX_07P=9=AB%ClYoWdHMTkWt3 zga~Y9qVn+1DF*#w#$Y?Vc+&i2OKVH&w%!kPZ;*RfO(lWp#vE@Y`hv7QrZZDG%+Y%-pa&wD8CDiaCDOTtmVp~t zNeg`g%6c%OLW<(HZG6w{OnL+x=BweB3X}T359<$IymnR>wf|#M|7=LV!|HzGk>CCM zk`19W|kL`1~C9?iN3==UtKs)rGb9e>tGctI00bBFkle^QpVRD>-Ss%%P=)vI^C zDLNppdv~F>in{u0!iUo)NCVWS@xXr&UHH+Xh?{ZsqJ3A!*PvJ!@w1vn1jNgE`B5Re zp;Q2}0fnspGb^r4u=kzUIp?PTXe@|9-d8ilj|dO%*7-c{isaHTkv1el{-jDtNa!>L z%sum1dko{aeNmY*M%UTR&3skL zhHq!>cjim0`5A?O-B~H%ipd{nC$S<@{LgXolS=+@-=^@cf7Zyz%7%H2`dMF(IYs}X zLCgotd#lVz^Q~b84XIdX?AVHaRdD%ubf_2Q_48BszZphvMCtYGrn8z~hSt9_a8Pn` zs>Ry`s`Q)tKi=kSGqXI(ICMBB7o+2h;hz*nwgIE9hH}y0WOKu71y^hNey)r#Ik=5PsV3F-(#01xqxl#VBK326}6pq@KRK5A=Gcb{edT2TL$gdnd|q6fKgw5$R?#;78uNY@Z@EXwY#)`6Rc{P(buDCQ_LuB94Ly zyfJ0QnN;~6mza&9tgAF6xA407#dZf#T;9Kr|J}=%H$b>J3ND9>DqRqc&ojj@at#Gi z9Jfad1L@KJe-@vVNXo^o0EgsmhNM{D;f+Pc(7`jnfbC`1DM4`3M(=1*G?XD=b;2Qi#{Od zmuV(kt(;F0waTiBibj{rpiTHWMuks@BCqDEPGq(3+H{~k+KS7TG5@q~y^j?YfdK{G zNQY!NFSyjTVN*GY+!TR*Dixh>yAsLer;gTm3Br=9`~3CZ^<@@Nnh4wZ3Ufn^)>3?2 z*k=M&y}4Oz!_@f*(yFK#$()+nfC}bdj%U-h<^6c{n65G9jFKQ9>UKRki7~dX3qDv4 z_RY|@Pc@jf*iba5u8#wyh3^e-AD^=eKUP;i{8sU}aD5?@6SY^N1qybtUQ{_ryj3Qj z1K;$%9@XX;aEr4MxIp{Ki{fI~*f-H(hf?PJnS18h_&r(DWhf7--QH<+5KuzJM*T|~ ztT>LP6S?p+6&E~6c zd4Fm$GA{YX4aNm*FSQs&bJ^)&V~H}P&smwwq9R65Ch%&QI_Fz6QvvlSbLEI8>*#(} za{c;l5R+gl)bYn~dc9+TAQp{1o*Y&{&5=Eaodu20Mh(+ClhEgK)=V2}+e0SNC7UxJ zJYXT(fx;}$CYk8D#M%N5MKKk$^8)-+2O0Rz=({u~(vu3_?sWCW zR8S<-yGHfPeSLp{kNQ>Z30d;6!?#$+ACNG1b*8o*uHXeM+I}_>xfvN1JnE9@M>^b| zweP01B$k`bmdweY2XC7OdpC4$%Iy7?1wb7LW{Q!zd_qu0Lblf%}2UC$9N2 z#Wrfx!9t}IOON5SU~4J$z6$$p9#iX z?PRYya-Y573p$5I0U`16?&Ne9|INO+5>`U~RZwCC?py2g&YsyR{ua^YPB}Cc`iB}P zJ7t-)5tYI_t}iAXWy!t_@c%K#pEGe{DuX=N87jDP&HgmIr2gLZEo=~Q=&PR`zGQ^JQwH#FUWS!8SW;}Jd~7zN$( zsPM<*_CW=|&ov2GwMS6u!k>&PG9i;nnUAyeJaXnA?hy&)ATtY*A z;nY?-OHQY;9T8mP+!OT8?QgAjr|P(xBE?-Ldk7Ql4cVaj?4Y@z3G7IgmZhkirj$F-#e?md(t0jxf>V?2+n#o^LA!dCw47 z(QCdPWVdLXDAA;%cagV1z^pMCJ*TFw^j8f{b^T=AFN za>!PRidVAQ3atcWXheML;u#5x>CKA`jlLRA!vkmFxaAHJT4#a$fHBmIkXr|X(Y_cqY~&J z)-05FuJ#E|dzo2{TJG)bjjYxDy4C?q>bOggAQgn2)Sy<+pDkJbsxIvi=9&2ID`g(sL!d*gd)&P5dZ=As>s4bqSf8t{&l8@I znH+Yx3i^=wTNoe%@-P}?GzW|uu;7d)y?5+k4C3Y}1PblG{?Uj9xLJw~fX5x@NI(Ar z%-J+z2-A(ms8LgiM>dV3%(OfogU386J&aTiFA9wfjz{aR<&SJ8Somt?I z@{`;RIPN2k=EeguD|Wk1kV^RTVtT89eg~Y~Gl53n9+m_VUqhbAI2NqZp)?&PN87MN z0G&{ia1T@itj9`(eekqbbX)Na852Rk>gv!iQTiJciW$>N6=n;0<%=a3 zt3MLhR=hG9F7?uNM1rJmzO5B+tIgBPnB%gm!T0;eIdzYj0~KSj|6M;Au-9-*Ql6Mm z%*fdJuu4GKZlV=2L;TRdVc* z8LXJ8;s3K~vd2tE9z&zOlJIZ%Gfp>be!U0?Mdz6<@Eha92l?ZzeP4JHVKe-{Ol}1~ z!BT5L>tRkJ?)9V@*?Ga2ANVGJ3lnT`WVbA z2HGopPTgG1{S@7^t0wk$LxM6tNv z|D06Y8;$A#DAl-Qc6je)Y)Sv}-FOYP(U<2J!%|Zxwwh)|T)Wj}mC+>vg+=c_WNW$U z=q~BWeFH{lYkR?vVc3HeR?fi4Sq?NRyMEm5GI2<+v&qTpDJ}sJF8ZI|zJ1GlAnDCu zA?8Dhu2b)MK$@ab&N(0&Y#8NExZ@8jJUzYV=jVaw7*LK~UDycwid(B)y`paZIjC{2 zqwn3bGU?O_^ zr+DMJS#GTNUuxn&tnBh}`U~sy=^POn-9-uW8RHNtpQEX#Y@}?EK(%c<>@uxT%Q>sv zsPQ~L2UV*~$$T}XQ942)U)TV;ZWtww_mAx`q9Es>af3FzN_KaIOw~6xn=xaE%c`6O z&Xr1pWpo;yFb6rVL?74G$Ene#weB!C)0o_(mZNbK4^&a-@jj`m)wRB1RZ`qV)Vs9EmXL9N9I6yo!k+2iS`kH#8vHR@22TLMOT57a7m;IXtrQri2r@Rc9 zPAhIJy>38w_H!4c09nSzD-U{HX6vHN`VxBN;*Qt-VsTYfR!Zqf5!lOzVG z-W*PNHD&6QDa&ULMo0^muIqB7?_7QeeS`-4tYvVq@XLyZfwb}1@RS+TDKjdR1vPE% zJnp(%1PxiyK9*QeWsa2Nk*BPx`a0d<8-vmR;6fOCZI+n3gOef%V4rZ63xgBtVfAU& z%vrm9hp9%_@x=IpY(s1M)7U2{BR$ENu5Q)-EPT3TuY95yD9obC{W|$(liCW|yWn$; zL;BYHcza_}6TI+AIB^Iq_md|-%BLB%RQ

R}4=Ug{G&c^Fu78WdNKLQUv~SIVxtM zlK&rPp?(q`Qzk6=rEO|%F5BzimGj3$y!gY6N<8Oy($oR$U0i;jVa&}9U;nMOVER+c z-&RySPjEIBV}3;oqO+bX445E8fGCi%sTh&h@BEEto2@l&hQ9>IbZ(an|VK? z+P=_qmEyUFXF1f`8#ag`hi&FxnR60| zP3KOZHm&oXPxNEj{*5ncLz%jBFms?`Jj>`F?iOrO(i~)m86h}FU~4iBA2)c|CdCkw zY+D)UeQ{27jtlG*6cpN5&y*cBNaKrQy71-_>%|@}q6^8cf{U*Ns@Hl2wZ{OrH~ ze%95M_V4+K+?<;*U)l(e0@Mh*^_v0Evu2SwM`A)jMZ@fJL3Qob+RS_9GK7#M`3pP( zwBoWVd*+mW_%Pkf6~wQ%3&d!)@W5COuIkl5VTsf}4VT$Hz>5uI6!OA>w z0qJDjx^;G}3*wj3>Mk*uM;-mWLKJ#yX^M{bTN7fT=uw{ELEuIkj_m z%TshhL)1UuRt%ThwXgChn4~_d_uBIfmMj^X^4R?KHp}wHlP6DZ3sZbwUY_;&kkXLj z9&vccQuH`AGc1=Py8|2@=&H{aAp6reWOT9d5k;Eb-#38tiMxI^6K0SRh}oC6fJ?S8 zW(*VizF5f08E5n6hT35pYJ?NrfGYS1r(wGB`%ax3G;t&D9R&kO z8CgeamWnmnDR8#NvFo(lnJZZ=ojbJTDw5Oqe6J~5V$ zfSw_&^^PLSK}Xih`` zo?TtkJe&xRXG?I^Vb;ufw3pD3%+wPdcCYuHST zZh0}fsV3=7RwgzmN(1`#ELXY98-CKaNmoyAOrBZkTL9?IT(-u{4F3l!+54WqN38zs zKvZBlRe8R?FG#!M=9k;UiocYkOuaaBlyFTcUuUSRy8${#|3Qz=of{Y~YIx9v*xu$( zBa-fG6C-0;nKT^4#EnZ&Za)T)Ly8~lmzy3w&yl9q@xA~H&lAYYn4V_>>hSL6mQ!-N z57Y~GjhL`*jTqkPy|t-wB+DpEI5GXxa>+C=)3&Ce!S>iK$AE1SZEO>Rr)!1bnbBEz zM5|llWd{pTvSKt>{_;9S@w(9mv)9VBE1H)E~U^zrQ(YBQd_=zUdn5Po%--8zs58 zFbiq2S=uS3l@yy-Lm@v8$J9oAv7kOh8e>-*IVQkX-Tze6&oAa0N~W`C<2p5i1+qW) z@PIMAtLP&)8w(i2K5Z86wE$x_KFJ!p&Y8X_AH?|jIM)|n8S~Ir{h2Gc?Q(NFJn_kr z$+A+nx3(VFEK8vW>74l>56?n4tCA0$RmWR@w$}e<0o=R#Fzm^HJwr92c_Lgv;S*U7 zd|mtS&6^W+1L^EI5dnxQE+s7q&yf4E>+oCU(~(9?slqHe6h2BJTVIeSNi5#d=nRo` zwVp=}dN)5ZdI^Y+cPcxn1<<5zw__J)rqp7ZNi^eymC+p5L*=Ks`<$_Z*-Hk^~ zAOeE&yuJHxNn2_kh*1=`h0qf{V>q2b*PYLil)hwS%kDrKJ#OGlaiUAlly3u#<`9G4 z_!Od>$vU7d^ou^1K@CKakv7OUmF+iDo za_o@zQ&wpOKi|M-%HH||MN0DJ0b-MC+7bEAbg(}F2!jYY4+^5ZM1H@G}w7CASyzPMSH9Q(PYw(Ns~ z;;qG~N5Tc|I(l{_VP91L~$CbKq@(Zl8e zI=^lWRkQVAoCLjsJ9yG&URxCSDFia!gRoI}_s(M~F$xh(3OTA&1vvy0f_vucpj<-r zu@!2C@1la7mY4_YPh1yMjl8pueYUP#`3XLVLRiIi0ty~rm%n+U37aT^v0;n1urT}^ zq8Pd}pzkWJf#0>+A)VVpW6{#Xub5vFE}v-fBI`I!l%+Rk1S+6U@bdH|pA>^6Z5c3xCu zq~M@ycz#o;LLA=0OVa-Oa{T*H2t_J729u>;0@+gRETxRQZvHXLf#_@Z;fikVK);Yz zFx!eF!D-3mwJWy`S+0GIV#jpQhp1sp=hdEdL>@S7S6fNCn#jIi4Rb=(H=!rBGzdhL z_AttD@se?;hIHmwq6y>4rn*~duPUTDw5qi+f9w6CbA)|77T7QjvkSWM{vNHSXS3H&`CvsB7;4i1Q z!}+npKt$vDGIu+p=-_#axN^Kw3(snbuKw$K4{bkrPe8!KnqE7o#o*`X+&W=AIZ(lf zQ4SiPYqGT}<0fhRTk++KTaK{~np0}3eYu=P^}PRPJelcmjc^Qm_HljpxhQFY#{Rh| zfOq$h8?kQUw#dj=lulSX-C%EcnR%ks`MILp1K6CLvJ=s|_sW@kJCEKFFzLnT>9px7 z@@B&9Hw?`#EcD@yW9%QLF$VO!*19dLm)7DpJf8C@l(-UU)#x-&e^Bb30pJN6LhXs(&)|QQL?j}vcKV$Ta>oX z6`s9AQMutuOl9+r;ai`7Oi{0;pRf1dFuQk>*lGqQ5MMaD3vmqueaz#6;^IvNdTs~r zNi5+5>u^dji(T&GG9Sc^9FgV5!buEQ47cm@)Ip!RE38`rVL$IgLCcp%IdmY^#*C?> zV+hSAbkK#{22gc$>eLCQp{tCF)j5kh#l;gIsJ4|sDf$MJ6_lL_G&#SV2BihptI;j% zlM^RSWUB%uJr}vf$7-6hN1*MXuoR&QX+0R9Ss&c6i0IbwOEc)YeTq6ec@RznPl2>z zwJNWR>H^)-f&KgAcn3UvRqG2@fPg7GyH@xFsKAG$lD?fs@kq?i&yDs_9kfr_z~^;1 zHrV&;9q^N<>L5w_gablnB#|s6b3fO;y&83zN2kno5{DHjp67rj5=pnCI;+JFt>~@R ze7nc5PLS_Qb35gPjdHu)kJ#V+4~zFUPKx~+a&pb@MVZV<$N`qkwDzV+I$VRM)uqb# zHWCN_~^wUeYP{UO)Mp0F*4*}z8hu?-Mw;zie)k_as>CnJANI&>CT8Kh<=nX+sz_1Wq8oxS)?>x+Xm z7B*2V@nXh0A3`!3W*~EQjynkM-O(0*-(UG}6$Sh*wIWoD9&aYMDB$L$t$InbdMMwW}oVK<$iz<0| zv|ZU+d4Ar-A78&J)m{c4aYl=2(kE^2Aekil_uVfH4h$UHd0SlE>NTC(N+#v~{b52g z`=U^Y>iK0o?2jPy{~P};F}Fs1Ccky_nQZX#`W`-NpN#7J>gtGnwbaLE1LEd|7c*Am zaE3`H`_zrk_Z(o}j?~F77#uZ*(js3?_&!RHYYjHYT~x}%c3Iis1-0i&xR((6Ki=o! z$VNO+k}V5#EEvySq|M4uG6P6QBO>fiO!`;B$X^;c0Ieeu)ca#bW>{Q7ctcer%8C{~ zuPC!eKWS+Y&_wqQ|b$99a_YpS7d0o6NGR z`XEZ!hvDN!C6&%eM3u(hYd|M+b~e>p>aANIn!{)I_5TLU;7N>U;(&-YT#hq*>*woD zLQOnwO+>{QTY%aCJ+E_SO9-+^PFza-=rGW|O-jCnyA=q8^lKbIY|00pR!Vndue`kO z+!Wm8ml5!&lN--EF~>vE?)%LdZjE@KxUN5f4!S%0J4;FY^!JO+%3p5KmjLu~nXki4 zF?GbBV1-9+%?ULn)F4Syv$Vuwv5Bf@?3Nv5X74Jiu*g5QsT;4^*K^^a&dCP8EEYgp zE+(Yazjuof=v45?s3`kuzT^T^eJR`GioeQhZZ(>T(z_(n@)xzt!xkmZ-!=sMGlS-^ zU)$I}|7V(}#eB+?yToeb0%CZl_c+?dgMuyI$ZprL{VnUrUu`oN#0`dXRO<~+zB<^WI4kd!Go3P;mL z#Oys)Ip!Q<@LzPZralNRF?_*0l%GInqXo~dUG;4xZ(mIVh<)v=qJj<2z30!Z^QRu8 zDq!2S{NTZEmCH}6AYJ8??ccjMyJnJyL;ZL>*ZCWd9XqCS38|yl$cTty5WX$Pj|&kK zk3&3oj|fpEMT{@7pX1E>o{;3PfRSDAUw&prQcCL7<4G5vgI6A3d3#36hPj*|%_?*X zGhmbIr6SvL=F;Uvc5(}+)?8J(=Ut}t)o-;cx+HpbuVo%*(K=g0Y~0l<+PW-egA&hM|-Gt5vV37 zwv&AQEL6nnWp&4oPriARh_wl$eKate7#D)h8@_-{+FElvxR)*JoXmrR-{2kc+L?$B!58C@r_5 zTJbjF%Q!tgy7a8PUv%QjeHF;5mBgp;FpW@8xKD0}0 zk~y<^Kn4R=Wqg538l~_E~y}En-zgzf*s{?jvikwWZ|Dk!iC^jFikw zoqKRmCq&kPKdJbtw9XcEa!>>)S5K4{{ig&=y=Nk`&gKw|9UvgnqH~EgGt5!XQkcW^ z++uSJm%z!XoESt3`G`cdveFhgKPQG32Yl(VK|Uly3SMt+5{hbmaZ`YmbAf6a3tz%c zbAS;o7HqxBvaH&T^7wjDWen)eR*GOVh0|2`pr%KQg6LTH?K|SL>h1M;_MB~`l0)ZL z)zskkQxADbf4Fc;n~&Km-I=l8*9~3ykLpDyCbe;20#i6sbMIArXy9a@D(kbyoWWa< zYAA39;2k3G#?CrC-ZPki7y3xVnD^sjc?<&$x7dGZJn~x-3$>iRN|DAmSl_eycxdQ# z4m97_utBWG1=KP*WXqS~2++c@I$hv276Z&=7Q@$nCNTo!HFL*NOSi_5Qu5hi64-F? zI`O9PV;dG9-fu_xd3Iv5hJEs5BeJSYI?eR(BLq^>&b2c` z#}f&1tI~1>_S4GY;v-eVv~TJ#;RFqU@$UM=&^9{4)W`-Gj87@2b`+#KKsuY+a{#_60WwJb2OaTz;LZ zyZ*-dCzeZ>F69FZH&4DyFsi$Dfp#zj#Y1BA{iL~{*3(o%9?wXPVoDy-EKxw|^wuJ* zz>=?!lbgQ3g0aVQg5t49r1sdc-gqX`-hEWt$I%CXHHdwDq>k^dQ4taP?xpvMa`sV~ zD0yXMh1j)ecbFKsW*AX#Cwpl%z2r?*DO7=dq@^?Y749in9`5Wso^9WN;7*JpJh+XB z@YR(i+s#f=wXgRMs=VLn5()6b`d3RBn4)Npvpljn_xSj&LK4Sct)YS-1^#5kIiC%DcdA43H%+?t$TOZCuh2J>d;ma>nCc| z*2N55uHPR7qk!Pev-&2Nm{0ie+ls|`973^|2{pI;0*XE!o^MlSjP9jgy_=ae`EILG z0QFIOat4Hjw%5@Yd^ax>4u#?d$AxQ@=U*z}W72og!oOm(&*t}iO&xI&X{rkQ_B}lMb4RO?xqoiHdp?K5D_$dh!?((takXTN%+$KZc4OF+F+!^G{}3xF zYc;=-;P#EWJ$loQZA0+HxAc{ylrKuDzTeyl*meB(61@o%_L&C+=^s;{P^%IHO1*jG zhRRQ=gZ9_~$ZtJdFr6oj$Ya!^RUmEWgRC8m|Dy*Z9SuR&Ko!0DDk4D1Ah@(P3!6vmAwgoE)1B*Ho65i{0q*mrI){ zi4=RDT1j;x2*|$bDwiPWe{o^>i`m1>yx8c-mq{Lm%9ydr+Iw~qA_BfNLk#Y8! z|5!t|c5rwL2k~A1_ow~jd2o}}2ak9f%q%KUjW~HYa($}<+|_qO*_j&Zox2q**QT*m z^E4(O4-&5n9AN`mwv&5xl~%GyaLT6AQ+6G(nF2;}l%jSR+3=%$iVW~nT6*}pc?%gH zYS6w|-O0gu1=}TEqBe)74zDVY?P<_3$>Rm6bEVPEn(w;%epBX!g4&Cwc zu4;)`EYj9oaG(uo&B$Y_7UXO z(N=!jHe1F9u71p3&~b$PhbJqq@t?haih)X}G9pEc0uZWcmXq$6mtAAkXl3zH`b7Di z?FlZzL93|I- z1_I5o)cHtJLN-+-w^ijS@YI701G(;1YR9E+(qJlgTWZ+)%k#h+1|Cn8T%RWzJr6a0 z_B=@jUQL4cf`lM~mA@D>WXKRCT`^b4)^sI$joKw82ubYUk~u6N-~*(>E-y&ZV0C!R z6_QU=#5irB2sNqUgJnfWJ!DU=Z?vZDFTXwz2pHNc{(kSbS%Iu|=j-@D=n*LgJgbG{ zNG7`q2qIVY@FGvT^y=lix}QsXT=1CRviCo8W%=!j29k@Uzov*UXSL2APc4Uu{aI7I zj-OF_fuAA-#8hcH!(wgXr~C@H;W>I2o}Rg~;8X^CpT8d@)mVxK`y{amF*jKGuwx<% zq_U?zqF`S4J1GsMYT{8`K&6qflcVrdIsV$U=Ue-~q<DUKNbYt%2ZM8cLP?tkK)a#bxB@;~8(>EdHfBr_KSo*KDub zz~>|X^=7|tP3!RpXRo%Z!-hFhQc*7Vo)53(#_MUSZYNM2oiy*R6U_r9KGe zWtGuxV=(QT6Df>TIao9^u4-|s!wPzNr85%xd>PEZ!x;$W$(HwWpreZ5>ghl38yDhI!rzXYNJUcvoz0xafs^0O$`mfN^=w*ELuw504LIEIi0+c(t;QqaxGWD>+M8lU|wyovPBap(k#3G@dgkCzOOhdZr zMf~Yxu_Lc2Em*&ADx$ZJvzdQV-RvWiI)@)sn~jQX36UVEN{Z0G=qig&B$od){TnS- zaDiM(SG#W;0>3xw$mn+vB}7aZV1SgpmDMv&C_<@Xiqz}^Bwu14##ZAc9f-YJvxB~z zY3byU{hU1&43W={v52@;=rS~9z2Ry1+{>sJ36D2W*SkOGxv-AwWb5Uz*|B1xuZRCg z79lY@(9ydMjBTPBAz zbAE>()VXLAUrNiLeD@!1-Re%~LO2Ut8Kmw&yFjRqa=#!Kt)u%49ylg(IboS{nX7#SRv z@%YUiQb=3Ti@Qm~yofq9H#hgqo2^V*(fQxR5kV0kFE4+8KPq$FH0<3Q(H41`P>eX2 z$hZb|iN(9Nda?gFEzZ^RJ(b-Tsus{wWD8xDG!uo2W5-%2q&A%PhKi-gTl)CSm9u2f zIKrR3@E_%nja~6%+NIORr%5CafdTZfhFlWkl)*{Ij!lV3$N1ri?$yt);eIjp0XWuKuX5)qDr++EF{(R>fn5U)2e3h)a2js>TB#(`~mUl zeD2;XYUm=jK>d$(={bzZ&8T)0w2;-sr@JJ z|8TctEg=`JipUG4Zl{Q=RxJI!9acK0xQa>Fj1OT|!>`=$@nnu*p2N4)<@2NOm+ zWtK>Tt^Txc_Y3@=P`)kxywdN>K~RCq|1e92oZ1DqeN&S4H8j>BPbxAU{$=^$3G#Z= znQ9U|h4QnMEc1x;F`w%<4%;|$*@@xndi#ehCeM*+|9jkj$ymNNG_-WsC`x*y*7=hu zQFMUY?v2c#I?Y{M7ZDM0KQ}Dli^8*&*Yvs!o1CTA-$C~?Lse`QK2_|8l!!C z%>5xQLkhn6&v$b+bTuGP-+G&yTp2J!I94||Hdaa#LRq_@vuWnCWoO4*%8+!`gz zMEoqD=}CYzBx z&A?aHi;)#T;n~IPcQ-wiuqVvR*?a|;XYawBP<{Og(=!#N?@vzwySs7$Hf19(y8q$J zm8}*Pu)L!*v`bw_&;~=AQYnqSPUYd5nr8IPyiK4~4iSTYv~n~=gO1GRDPIV?;45=4 zeBlma$bZ?*px5sZW4Z1&k?WaEW#*V_t{U8xisQukM^^UsC0rHHYK@eo+HekgW(>ca z!dbcXClz0$<5PN8cj_Ev7@kF|}G3H+R|1{eI3#q{1$hanY-a zqi#Zda4El3y8IM$mix(*BY&%Y51Mu8s1Y3;uLJ)g(qRSkyu#MO_~^x?wk)W>KdOfB zo6z!ssIOcYdVh zma2A=N#^2UKUQ2fq?UY?uvOV$ssJsSkB-pkd;R&0XWKcnX}kvPaqIPTcV2mN{o!*^d3F;Ha!b z2(hLf+=7>pa)2Yi;&s!y=K9scraZAd(N*H7_y@xM7rt1N$pTNX5V%3HX!o}gVd{>RxgX67hh>K}!X zZ|En_s|*3l$XAmsVJNkT_lXM9)0&|sFq%GEBoPxk0ugRtr3Uz8~z_7u8_ zk&5$!y6N37{`fr}O4I$MS^achr)xtxqixVxeu{q%NUF8y)qcM*Ba)D*LMXiXjO@rO zHd{hQiqgGjr_p4nb2kB)KXz?cKK2wsmCc`&QMPT^W(!>RcZQb}ouTilDKAo=1v zcb~89!A*rOa7wp}qL1Uk#Bu0y>6j$bPvN z_^UceWQ>7(JP=yo9c2)Cw{3^6A6;kH{roBW#v>WC)a_>%(B7IHU)fK8{gwTXT7Ojx zg=YiF3zkoJ^#eS)7|S^OutU{3yK5Jc1rpnJfTA9a#wd-;7ALo9E~%XD(t94<1_%7U z-0$v>`tLQrjy&fj<<((FEiUWXHb>+SR3JzMujLNa zQX2i?jvY?N0ILr6)0|?Dg1>;d%Nah(_Q_WoJa%F1g?OS$cLh`dhr5SAq)wT*#cx}I zUrxw*N-5i_w}%?!h{beNx6hTGS{)WGS+%NI^g$Y@58gc7AY^eKY?2|r*FB|NZq*{X@6T*~ zt}^@{sblO~lo%ghVB1z~ie$FLWfV((Y^hT{THZ3cN2 zZ;}O#?Hfo4;2Yfsl_GCK)>U|xBA1aBU7*g)p#$xzo7l z1Cew-I-f1frydX*+-sbz(t}$O3Iq*K;S~~j;w0picI zpb#ox_@WGuRS^-J^93E8`$*`w>04$m+`v?LQRSlKZjwoh*aSYTw##@uZXjq1h6Mb) zh3+(5l8TxRzN5cr11esm>p2D<3y@eDy!fUMj#{D=B#MX1`H=s?vSI*izB(%~eMirp zH=H9b6ZL)zxQ@D&q;E7PH#9g{n|%ONdoBxwL3x(swz$I54S~3ui%a?&P4sC>EmoHc zmUo{xdsZa1@BO3yVCIBMbo=q3iiV~pDw|D6ko78r0+}6!99)^acs#XUklh*4x^GRF zS84vGhz(OiSYs`>vuZp#kc{RR4Sc@gk;KCRGN$-8B$3h36ZJMT&7Ib*+4>*lH?zVfo z@9TDv&hPg)*4o#;_O-9qOijdlsV{uJbUoLpOYq4fkMCtC2M(l{^ph=Q7kRGXHeOewxEoSriNjiLpW&d5^C>jEj*Q1(J zG>{aKn&J{>n48zZoHCa@KyN{gN!ylr7iHqHt^g*Ez?x-R1{@dt@@ZN(^;nu`_tgHC zL0dC+)~23pwyxS*)U~bTm#qIk#l~}{OrLH!;~1(hasJ%U0VD1DBBT%R2=$^tiuYMw z#C#j7$pv%W?ehc^@K7DNdRU0cB7g+%WtK@x+kI4#KKS>A}2+m}`J;S~n zI{(sg+6(Gq{-KvALPQ^<8x$t!V69gCh9um5>LY6J^tnI3Z(&Zrk}B}_pK^2WRz%8o z@Bzfd2S;nDD)E-#SwE*qzG2g*q{Kw(GiV$`h&-1oF#gi(F^hQ|VAgJ7%Yyv;w3&gU zh5h`|qaxr9I%Q~c%RcG)LLD{l>KD$WsuQ7dez>W;d1ku|(JP>vMsGAEIQZ-wz5&;c zubI?UWOL*xsoB|8+;_R78E}=c{ofRBt7^RQ6J}}$(AMYUfLr^ zj?~tkxqN*1j%Q)CP~ZZa3Y-Q)AU6xIsC_REgn3rK0k254JTRlu2cy^yu?(XAKER>3gOEeT1D8gm#^i-jP)o# z6A}{Q;B0F8kgUYqSV5eX+LXYVeHQi23(x)dsit~NB#9SnV)Z(^1~ds_!)F}Kgk1kk z(!9JlP7{+r^9N3COZS+p5O8s%+VV3`t-@q;h~?`Jw2CioX8lH9S%0P^2KuHE`ymm; z;|ZTX7hJ5xfpoD0Vc+s;EV?* z-VUb=DyQ-6InFUZuZCg&jn{sG&I1!te?BK(Ou^@tOV3}%PDZ_ zb1tY+C~6xDnrTcFBH@SYh&E}2YpNn7o7TK0XqYEtFi;Rb*ZidQVriR?(zWs1nxn%K zzO*nG#D(x&B#LDq8X+w~-HPpwPv~Q`9rRof#xm-%J>}s)hK5OC&ErO!*7HXK`WE_b z@_czgjgx?o0e%g|NHIyrTa@A*>Lyua6Gh&7&N>gO0=81r2TAp^p_gS@;a z0gAT-qtdB!=ULT@xFpXj#t!pDDip@fBeFHgtew0(m}3a<|z}#E#UEyug^}DNTGqKPd6QV zJrwKF|49X0MnfY$1Q~E^AW>HI2INd?0+-zBNtYf~;KJ$vayYNlFd?s*-~4^uht`7N zO4T^GhsF%0gB1SL^$fq=j%1&cwy^C!tFFywo`YM&Xv3n`it__q)xKAMX5nZ{HWm?b&Aoq>}lx|wgAM!~u>pZ@!%OW*5kPtP=mlupr*fZ_?rpM}~E4emfe_4@x zJBjBqei49;$R})7r~l@*mKGEQYV>cW?fritIlhy8T_}3ZSb&&A!6bAR{PheMFXWRF zk$B86RtD3LMCU@@DwyIYGu2I+u8{U^3zGwc&Ax`~SJBd67s+fBL#AT<1xT{rkgDJd zGqX7>bc6SFm-(U9B(Xhn71auqs==tEV0wCPQJp%}MFF>al_MGSsLckd|E4z5|qji|FAoIm%?PZ=Xl-2$Y9?wC% z#Oj-E4npAvb+q{XYUI&hng)R#-4ICw8A1lnT7pRcq=c>-XgLM)blmTPLtw%7Y;S^W zD3t3GyAy`9U_Eul_-p}~{Oa&$&-?yeXyK?Gg#5>?08$8y`7(OGJ02B)r)A1wi$`pe z@Vwycj~_pT2m*KrXuOuIiL?wU>Lq9nC=E?L9*~S(f6?|y9Z7YEM&U^I<6j=^MFOB= zFp&?E`I^ZOAQRdIZ6wBj4gGg@?2BQ!lk@_J_5*|o+GmX?;+ysK6O)S+2K0Q4IzG9JZ)&Y1pjT88pB5dE?|}n3@t%Aa z#5(VgOD|gV5frSU*P&fIn4=7cETo^|Pd-t@*45-6q{2V9T$}GQ-es{EptJ0vr1TEY zBcpgLx+5r?+H~x=D9%CHjY~2Yw%tCH>09)sxqwRsN9k}qUmna0g!o?+7A(GvmH^RP zN1}MI{PxZ&?CLDeCX*xYcnJJNM~5vMt5QgxSqjw!&Hk0oX`fHiw-V8aX{I>5*78js zXEFQ%Mb~hoM+u1_x52v!_)ZlQ2{P^AaTzneArbao4Aeh4y?Arwvq>OrOP6?TH=-?_o{9JI zw;6C}JH$ih-o2xr-nn;A?71E_s(WKs(e_@ydiBf|KhWBtqcst^~*+W23_%0{{8gnQxqMjGCA=x zW;{X2!31d}v?iLBjOa;&&Nl4E2PRI`ds`#^)PB8`E>E%Rc-$)32u;5-?;D(f;O?M(_?+IsE#

  • u>XBFh6`7o(HWqG= zF)(;je3v!>W$%1Z7#^%-uuEyoh99&?d^(tF$y?#Tc|4c_GZj;x!Pc=SPZ^^NU`Uvs zdbw%q3*#+1&Y2FqDF%E`nY8@pAC~XF<($QJtYV@)ePmfq^wGU;g?q*G3~Z_gyW>!6 z9Gw@j1;fzGDQ~`wMu`y|!>!?}_HA?Zi-Q;S-sr z;$X1}Vu!;~jx?st_x9YaNWUj5BU5YFl0;A#(ljp9-@6rqFX=(0LH*hgL<=S+cPKYFFw}qtXLoaK^)6)~%IXzfn%v0~h2T8fQtB`c^lKLJBKi(%8 z+fY(N{JBwLA_Cq>@z&&_GsaAfwlqYe3YC3S=LA#+e~IGdjupg$-8&&9Djx`p#Mh5W8fgz-W>f3 z{Uk=!qlq&xZYVIYLiF9gUr?9yGm#Rl2465tVN~?~vi&6RN99U&_g2AU3HfsvQ$+R8 zxx+YQC+ncdrEl1N7{Ej@({?#tqpQYcYLa&aH9K}F9;!@r)Wg3px5NS}9Y7bEn%Prr zmy0Kjm)re4hwX!tLi#nA`C-Xb4o~TOoAz$zH<@WwJkz2YcOP0B%;Kx{?{DmJ9s_lR z)aw|>3^P=OeT!MXGksk1$-oz(^e6b=4<{14f@8#R-ST5x=j5dw=UmLD^*TGuH5rN% z(ZZC;ll_%d2M=Dsqu#af_8T65La9J}Dxz_G=TG2_$?OMob!ojKfWKq3zW(6NJ81F% zKb~Y}>aKWAKSQ*x4W@m9&$Iu~f4_0tC?YMkBpQ#l3hoD~hE#tZ&Bn^cn2P)N5MR*; zpWA0B2oi!@3>v$ghuc4glE`4}L%qrw|2_$yJAwoYwPD)J+B(!^2XveD(4OWs2n=V> znIm-sta6yD`1UJxd+pfeOnZ^m<`CS8o(@!37aV*m`J;?h)Uv0=oQ_tSjvY&xfeeCX z_n7<`)B_J6Q&j4ax0sDg-_TK6t@u=0Dkyi7I)pVpHusVI@|s4s=h;zae-EvG)1i&$ zR7fut(_>w7)h<&@O>HTeOiuoGU71jVDC%9ul#o`x{nY3+XC z;Ivbt*!z6{XFQ{}Uk;9I(2lvpM3L1Z&xoh}R8=R0xs~6)_lF(C-5lX-DG9W9-0LE1 z+=;kEt6}&*dX;HuT}2lAi*A<%+c($v9&-n|K2I*-BD)JWGL|qcEP|{iH%T1_?!#lf z`?V2PdhFJ|u?ZWNZjKC>`RBLskS;EJmoOtHokk27^{j)iNEc??;YrEJx-i4b*irCKH|G?Po0#&&ccKQiZk&o z5JGuUYS)exWDtUW&_!ngJp8^-$LXCAE6|IpGN@f(^Y>hIJKKQTR;Ji&^5j`Ac2E63 zN6rSIK!5^e{S^+etXetBjTpF zl&SdkJ+<%D#5Q1*Sb~X7p2C*DFQ`deePmJbe2-m@UW1nSsa-^)=M<+~2+UasBy@q8mr`Db?5@)OH-?R1Mu57R(Qsgjww>++=ME=UW z=)H3=L=wFU{XHi`?{ty9Tg>k{T%(Qf_l#d4_)kau`l@5ck2Bi0GUl1)eK}X&@60>h zO`6`XtR;i1>jtE05FAAFQ`AfhNsryEKXBl~(=Tuc7Hy_Vx4^E}K&7)`(_CanjGgLj z|Ey*Fz}PrbL$8LLimi3qX(S(};Aq;3l&Q(1NtgfdQ^A@_KvfX49qsNY| zx+)Xcbw+K5&YYDkyL*NbCuW`>xv6=EPq^ZsS0AThgV8i}x2zCoRZwtdwa>4lLwBa2 zYNmqQ(O887;>wjPwm#{$Z8epYF7|m~SHJs$-yJM&qY*nP7R5=Ln;&obh)o@z5igoF z^Yj`e@*nbKE!l8_z*^*5&~&TTt??c(^KRYZu*SBfD-#>E6|Qx{1?l6>--g~Ay|V_q z>MQPoFe{SDyaZ~NYa0c=bZTYalA|TiC07r*yF&1Z3p>-hT7U5fmD7loQ=sOJsxJ zHr+yhizhCW2EAu7JnsGW`t|EX{6~&=twj{3M!?BVMk0H5&gXk`Uw=Ik8oJ^`A}=~C z)Ozk`fqn)y)qlT{70*q)3;Ph=b?+HbmZG($&mp&4xnzVHumt6)-NQSw#+=Fzlz&2^ zU(w;B+R--YcX%^YSc@gs%OD>e9ouJ4pOgS_zgu z#a_bHf^@!sH3I$GAoHT|rkOvK25}iPv_)-%78LNGwXXeoK!p9=jt*l44Ixl81+J6s5h_grse}$WSK6xQVv-co6N%57>Fev$qQ8u)MZ^J;FKy~} z3PaAkD14vTe|lC&YQa2-1-E0k%Txn^8w1nYZkd0Q+&~+ zmy@L(<0;W37D&Gz`mRiDX3-$9+1@5t*_i?;dxfst*O9`qL8EOHP(?#;1A$+`5!?JT zPnOpJ<=OcaK~ar{0o2-R;@~zWYu8?}&3<=9)>PVYPXBE|M~?JTP_VeZdhtIy{Ova` zF_ZrHN$oxhT7jn8i7_6tWA37dS)O%73c-*N zY#`5T$V*INg|C`ryMY<-BtherdC?}8yDCH=eUdpwjKhu6nbhy5(pOvYO)c#hJfT~e zZ{Gzg+c@?2*^U4GpwyXnz$hxrWC!@|TttM;&=X`OzKMFmEHgX)r6UJY&Xb92Hm3}; zva-rg$P~qc)vpX6AR%)9|@0xd;e(l}4ZBDjFH> z`VV*XXz@F&{rDGz|9#QM2wyE-eq>uM!U_9@oWC$lWraez^T6rH&d*fp-u>*%cU&4? zRIjdwQxQWbIA(?FrcETZ4~Zfbb!6AnN&m(5m-s#y+hrD)@oz{Ze{(@o*N7OVtp>#*DDr-b1a{4|!2MJ~bH{dd zrh0mKU$vZyEcCh2r7_|<$TeMu9Q!!t|zu|O;9L|@6itjYG~^ zd*}!!hs}+`#&%)y7Uy&UiT>Bq$-}NAdUNkn{o0T-DZyqix#n?>Ej@Y2AJ(iA+*4uC zQ%HMEzCky&-#;~-A}Z=;>cmd6(Ux`H9puWN-kbYj;&n(5?td@k++=J{#*tOSla{Cb z^WPAzyA=@!k4yDO%U~N>J0Y6%nZsAI7mlB=Dp48>!a(&x zeLmuuUG+N0oRHmp&SKO+WM8$)q49Z71qIy7D*(McyNPWoZ?8EkDJ!p?Zx+6L6na5tVO8uwQDv}n@be=Fd;uOwp9V~8NRd* zjV*KCPe}kkhcAlH8SfRE2qUFU8#Vx*%@VWx`v23w@5;=a>e-5d4d{whJ8lUTl|KD5 zc#!grmrOj$7C#Qv38&zdlSlW~OV5RBy8!B1s*i$Dg_d2W!d7o0t~ikrqMj78bIFsXJa@3JO⩔{i98I3!CZ$+-_BK$LQ8;GoAbe=jfBF9Yp|Z*jyZkFSewBqk0; zCQUk(a~?i?c;VyY!gn0^R6zFlqJk(yBCcq+VC8@_dIP2}<GQt~mU;kkKVqagl%zm3v?D^xo!tIJ}pQkMH7ihLzphd-qgE zjS~KNl&~YpE*%FHWVp4kTiAqU`bCMV?JeF;Vy6^65jr!fR?TY|@DRaDWi+fFCZZz$ z)H)1+i(+o&pZsNqIiSD_R>$>w!?du9Y5R+#Jbo^Q;LAx%Tghjt)ja^y;N$ahO#!qL zTV1~N-Fx6>jd-WVf@axji`z&zhoY{oZobC{kQ7DI`|G6^!4#zEBa|0)zc#dv_Ehic8<#giF6Q7ZB|REht#X zC-(2Bp)Wj%jf~XZr&0%Ami9rYnrd%e9zb>;gbpZ>O2{^z7X%YBZ-C6#jQt%eu%aPA z9YzGVxAU@}m6f@uP;Is-6g&`rQDu|6kL{tWD(YBHLcAYj1VuV9a^|TNIun+c7Je%$ za|vz+jHsfxErdwW45xWPMB^uh%l!D_#fXb%z=t^9NxsS7>N7p7Jn!BgKAC&z>sgrM z2nb6HRisC2*B58A0Opu1z9P+4 z9QczqDC`)HiHOrixG5ti;&pNi1Y?S6#5Cb@#|hAU^_85(u^Z{;Se3fJV?21B^n?m3 z>iBV;<&lsZ_5552z|RiG7_>#mlLr_C9kw92dr3 zub!Re$sqeoB@eMf6J~uv{YPs|pIC*q0NWTul{ZBlHltU5*@#v$GTo_Q-MB04JB2I6 zho3JauZA(|>XYN#xNpKYl=ugQM2&ET!5cDqyyOnK8G&vAzzO$Kcm8}$O--rSqo*r$ zi81sQ_+3t1d5#R7%N4ol$K8#&OYC5QmDA@BlEs9*8l;<^1yJ|J3*iEbNiC@B%kzl+ zkk;AFIaXB5dqi2=?+Fv-2l+xBjPvuk;V?iSQ#L*C6Thp7!b@7jLo7#f^`6uxN z{_`~cAAJT{S_!x$_S7WfWhX=Gyr-=NiQc47SmES!^xd;&TMtJ>L_mSD=$3*RqwjNP z&vqX&SFE=tc-_6*KOvlNkt6t%_7zAV35a_$oL8*^FDyGXnSn#Wgc6G>F&89nF~V{s zCL$rhovIm5;wgjcfJ{f-UhTXCdmz*N1Ksz=oCUW8Df#`=dtoVoo{M=%M(4E7r zLGH&9B=`p|e_U~?D`S3(P(Dy!F+s!^P!FbIFr_EJ$DDDBFJBywYsaBGz=1*|ZxPXl z6jDVF0ZV{aMykw;rq3Z{7IBe)TH^gx$(WoFKfl!o9!R?%fn`*;e3Th8W`wM=A<@wA zB+QDnwz!0_@QY2?diJVBo*TGQz;c=J2eQhK{wB)^$Hu>kfUaE$Ld^W%g?3fYvVBdo zBc3J($Y(|;)H~OvHNRtM!Z_X=9FvIu+DokDj?JY106mjV!wSEJSFybg4hUj zyVf(bmqPs|=q1?HidMmsFxuS!%70@HEBushsClLWbV#R8tH}=#3`j7hTtmeC^VhGw zj8+q{hX$r?EH6ky#}C^r0n^gXOoLMs4R8_-!|Mnq;;S85%+?PwjSe>;ZKI#Xi%Aay+6IB{%TNk#h%UbX`hw zUywmO=)ZtuX#Uv|CN8(WdDIVTC-Z&4P?{ zAYhwE+Hdf92J*PyaXBY)Sr{`T*U96fMzuONyaWqKP9i;s5xY7!iTAyB1fPaKg^RJt zJ3L|H#AzqSykXw4(GDP>Cn-qf*&No`g%IS+xFqA-zYCStv^*@-y6GcubGdhOM5Hka zW=iR-n#CUgekdi*HpYo2RHDi7d33Ei`?qf08Y8LaOo;DML@&ZWFUbpkF-hz8H;-T9 zLupbn+x0Xb6bta(-Cl7?wb$zPYu3!iMFLMKo9&rv$eSE{^`G`Su5km=;G;MgHF(;g z1t_WU5?#EpC#MDn0_~+eEVz&~XIwU_VxKu;#2V~XO$Qysxq!sWiCMCwC$m(h<9wA5 z8*Qrs5ew$;3@>wht0633mS-e#O^#6~}gU$!{e!{3=6^iwl1NaTQ0 z?jhP3=_1^7k?82MJq5^hc0$0{LGO!)(M{r@r8~ooRerkL;_H2T5jWtoqo}RnNQUZ8 z#B-U?BQy;Se>~dJl0kOOk)*MCO+ERLL)-T4qxgGq9I|QNbI>t(iXyNdhYBgu-+Ifny1GMUf70bh3cq0 zvS_=6CIThGi2T-8#+^{8OJD(2Mk705tsf6A$JQS^1hIdUvVT;}ran{b>e+2jt1AYV zpE=dP{6x4Roa%i48mT#U>}|pUx9aL!pPXNWIcQ&@<#&Hgtt7gRoQcBTmK&CfN1ymw zx*i|#7-2#BS9(;n()OyO1%u{L1bkPP#1nb90}DCWxGX~awrSgzyfKB(U*3g5}`aLB?X{)}MOm3O zBkK~Aj9VI;nVWxQc`TIycik~lub;HH$Gf1zx3jv+d{C#q+fNTPLD{DBsMG>Z7)Dx` z@#C~H+u@^*HqMwl*@hpG9>bZ<1#^(4F=|N{F9;!8{s5~)t~3o~Sc#11U5z|zuW;RI zAO(mS2k=43hg(UHBX&ZEVH4E|Z$|@9^NkLa4K*B>c>Vf~^^-lx?Z^cd#N@Cw_7JQi zzt48Tf{)#xyO!2Jp|HZ0sei&x9E`8gplGGGmH2b!=I2zb`e^tnYTIpn?EZ>|y?A$+ zE<%HZ)J@c(rlFX`L~Uy01|Bc;#2K$TTc*~BB)U)5#C~kpmNPh4P2t9Jf&!1edHa@Q zeU+@kq~5Sur*}&71N%?cc}N`AvB1_vs)*ll8U-J zh=_s`cEfauC0wIl*@z8oU%iMC23R@6hRlhng?xbMx=#CpQ!jBbhu}sJxtq zMkTEId#G&7mWP)*Ufk>BqdEUtRLWQX2)G^iJ6)H3(5S&0R?|KH5FyMOn@P(eY17pU-oH?+Xkw&3<6z#G5o%ZSGyr(3sfDfD@d;w-aEY_AX1V}9~*9E1?Jz5PR3%LB{T z={deEh7U5`T`P*z#v58i&`qWXFHJ|2lIeEqq0+#CA{|S|>cU?bjT&Y7WGmuNwbo?9 zsa%=^Dq_sLOlhsVyB9_mCq6zF&Ubp#1#7G90PvFQ_y;bHKGD-PgS{8^gXVv_rW2AL zVLxrWrM}9lzV+qii4)$z8*Bc02OnrJF?1ATVnv}gG28)$W~Uw-Y+&&FsO#-np%cTO z6^}DNVYX(l>Sia_g)1mTG|nXE5$S`Kga&6>TWfjOO($y7n*WvN?b5Mot}%G9naB67 zoUqNCZ|;4D*9>WH#^UY-PWZ{L%V!-F%V4gk+`BIuoV(kB`E!gL>L1xKgk>7;uk46y z)nL6>yyDEMPnPzup_d~qZwFNZi*Im%#AWWiv>(AGdt9idaFZ;U37LZ^<;5C5n8hg_ zB#3wa$-g`}vG;8Fzo4Xbcwc5!epHJx)jCx35U|-;TjjK7S^_G|#6_0ab<%Xi_b1Hl zWmuuvv}xFGU1j2+@5-DqC5~Zn-fahnfv*|5i1ju?YRLFND_Ok9p8X# zP0T!|MJjhZ#nLh{nCu|tsmQV6UOjvHinXT!ii4vqllUCUldNfJ<{CT&A=5s3!G~vj zFrdzd8UD(?-$+P#CYU0UUln^Dl-_^%5LmUqwyd<&Ho;{9DJ!k_U7C7OF$tU3F6)H9 zCjJ@fx(J<8&_RpN?Z|x6A8KYTDGVaU$#pXy!J#YB(Y!}^CZBGyzir|tZ&JU^_OzD*82DzJGL1|95)ZrNmi(a&U-3D z)h8q2i7#+9IbP;&tX;6y*R81ea*_IKqnec=upIDLlDp3C2Gi&2$Nt=+5l}HbWPU+I zXPP=)KykV*nUqSuYip-ieuLP%uJduj*N?yiZ^89Ay>Prr=)Yy_OdW=b!T!U+9Nt|W z)u+^vK5)cl*APbp9AKJztm7f9TF&24wJUexCd#?$A3wC$UZK9NE`Ih;+?3CIG>ki8 z?V%>N9yvd?@N^X`CIX}e17lJ5NEe>rU=1lbw7u zNkO@r>j$|+Uq7oDTP6vQMWhTr1o7%Ue>m%R^r*YqO*3-J(M-%NA+u0P4%NLhlKErH zxXt(XbY?;3L*EO}R=|1ow-MXd@*i%_|F-2_GnrtqCOFEOM^7d>bg>=d0(gjuG`5P$0j6%)afSiew33S+brU2E!svwD$)np zCx`*&c286_BILY)bl>3@_|aNhe@zWi$`Qkdt6qeEpz)r^$3Jy}Khhu$m?djvOF!It zXHqe5nnY5L)syPQNUKXO>8X4hf6aqUT%XRy*9i^It!1n`pumW|hA+ECOe7ba=0oiL zGpG~zm8-VjI9*t*YwBE*QqcaPDV^?&Pe}-r0^(~1+bbS#0YgPwYG@5Zr~B-1XT0e# zEN~NBA*FHJv_L6a#s1Rk;m_J?Ca#-LEuG$5YH6xJdNda^=ek`S8^fl?*=l)&94}~Q zy*<5)HFFAnn&LncvyTpwZdvmhQ|tm4%b-2`_mj4c+kO+mF2DJD`*rLerXC+u)4g=S z%{4{SF)(uovh83t1D{RfPP`GHKGjWcw);f!W|{^|_z2aOd3zjfW~G&bWqQ_k70n7;%ZV;wC*$Jls8Rqpl61sO@IYxrqCx_m*373x%U{%4h@kH zd^hejjwo|>vCHuR<>v!F-fXti&LslJM-92b8c2u4goFgiqx0tnr%A%+taR;05ka!Z z%bdqOV45AVigdK&)p==QfsxZ!f27yp@O&mISb4uC#Scuuv+H^!A%kR6&vEo0=#uV! zKlrzQ162f7i;j+$V_VR8Kt?qt*%`-OmaQkPo<~rH9Mkf7`jaP5x=fNU+{as{kel4J z0i@DvuHXF6#h*USJY&|G0F@*@K!o@JUnftQGF$)ZIXJiA4kyWma)TC2*MZI&=$x}h zZ%N5s+Kf`IVH$Lp)m1Wjx1w6#LAixLcjE>6PA-WpPBHItKG({nr6uDZ)8x%N74)g0 zEK=B*)_W^b9HX>y04c^zl*CaZ7g<^#6^lg^jUM15-?;}B_E#PtKSmd;ma?+vf2h=h zN(v%Liq2Ox0}%gz9<@9}onTP1gPl`WaR`6&9!78ZdoClS-z;9p_$46pHZ5E9z&vp9 z;%5{8aZR8F$KEjE-E5i4_|0lETv|DHU2HZvI$ZQ))iMZoRBWr#Q)~AeI1ro^bD3a8 z1!`HQ6;h^?(Y997t`$=L$fxFE8f_RHs=$|msi?EeLlDg1H_y+#5P+_Lu`sSHIHB=D zk45|#4^0NCMK8QHPXbKqk@i&+PIvA4dABZ8V1P;v8;m`q9%YdA)7M06Bcdj7uj)mg z+qplYy+p!DT3 z6}E}E`7(7ar?u+WuaLT&vGtWNltWa~qOT0k2wE)J(bNA<`slkxW5;gc^^oPAkP*LH zRYgDLioz7Z;3=xEIm>8NO}~>_Z~erj%^jf zuVPud$I8$h{wk9S91Yifamcc>^MiIui@s3GxJ2g`x2s$Y|5|x&txAo~?QCYJ7(<0k z7^6SAl4u-sE;z~MNu_LXzvMRNVNL^l58(&MRRj`37}{v5dOjW!U~WefEcZ-}Y=0VI zW${gN!HlIIUplb+Ux0?_RHRwT@{QHA*CPN<^mHa&1%DNr-V?um z-h%jw(Te!{%evF|3pD>NYG~T~mIqpI+;{MxV3r($e0_c0*nHBI%!EoZwvYFW4184* zmZ`e#&b?taT}#D27$AObWPFtU^Ui(yA{RMEy~P-wwN}@H!oq8KOt4~9dD0=nSHC%e z11GAtfrAp6@r|ov|AhhwI)L&&h zd}vzMqEVRWf|NGe6?Rcp*0jn-tM6pme8*(2V;c-OS{7xWGuTUz6e=2>bl}*K}@j9hw9`nD?$f$H!5@lPg0JXgmTT6 zDq@g(L1Kr*mLrLXqkfuPfz?g3Q1{VvmkBOm>)r=OL+Y(uC-2+8{~Zp~4#E*7uwxoL zc&zOX@I`2sAP)!!csz$Jvy;gvZMf&D*}dH5QHV0vX*r@sC<85vuO2wQ;+s)vFv~qM&Fpb6W zZD$2oUR)qjyE98#Y=fj-the_g{E&f*flJgsx-L6WBbhC{G;na)`Sd)gR9aNTJY-up zQGGB#F*l%-)oWen+#!7|3_yV7bj{I%5EUZ3XXi(w@Y8*)y^Gn1NU;DGCL>GW%;1X?!hKc}=zyq6r9_U$|? zkzN$F_>G=Lb=-5Ot8d|`8t|Gk-RZDiu5KYK>y~AiX-?1zan|CPUM{W~jfmlaEB6Y7W7(f*jf14Xo*8b(_Z3n9VxksX*GBpY1PdiPhagQp;dXcow4U1Xj% zedwzjFoTzp8yugmu%UN_P86dpM7IzG1^Tzy@&~~UhqabaLF^|3@Nzh7h{5b(#0+9I z+RMv-dvWey=RuP{GL1z4A;7{w%Pj3Vh&Qnv-^KPqtajFsZgDcMcjclIrn0e-c#LRc z;43@SA80X6ef}J{NjaqDO&X60*5P>63EI^!K zOS3&Kk{7^b$3bp-qYOrX+8k=>sP*fg@9qzmqrN$roGszK@b#88m5n z$WC#Z@PpbHJxm-;yggJ&Wub4yA(HAxl!>oZP9Pf!r4 z>6zOq)7<3&9^!!|J2I9!w4XMvy(u6U&ci44Mdw%qVUzc&08@IC$)eSLi3 zd!%5_HOhl9--O^1ThqVSWCpwZBfyd)dBUDvHZc~Sdfbv3mJFuUCTP=+j6 ze9cr6Rj-%3AjB0!rK_RNC@C5n2MY&>GeJAHsTTyl6BuOd_1q~&i6N6_kX_4QX^Cc{ zb4P;^yp9BxNvmV1mY|e8kc@S!HJvbly<&f09BQZP((0ngkdci!G22bf14 zI;giJ=hxyOHyu{nV1InHC z#238g;&1l3&8e+hW$JgwbwX*IR*sC+yW;)gkyNKB`S7(nYTLrsv;rY%>H_V^gYHG5 z=4&QeOF{JJ=!%SGBb)8S<{Ga4b=EGm6Sv9jNL}h!Irr>T#h;Jnk^>?CI9Eb`PTP;_!3P9d3l)sFdh3{Df7%)5{&@*Ebz!yy<~$GwgKez z*uJS`{`E|BrbU81du^PR55{e*``9?;Y;!s;PhgmB$`)MhfJ@wRMy-09Ww`U6+_;nfY+%!odh8pDyGEL1|%BoW#?2Fh%o{6L}x_|gCQ zR!{mU50y_@Sxl@Xy&nXM5{fs$ZrW^uhVtxUO|A%jXTALCfk?gnocjS-2-+(2=pp*N zz_wna&nl`9iUk2J%d*RS4ADZ;P3-OMPv(9~Qb?s`2Hj-{Gnchp z1$_lG;P>agleC@aQ?ailfU2S?{Vsz7&u=5qiv!Lf_7scdp86ps9QNCPVW*uOPS3H= zFX6t=8Pr|7u=k?PKOZpUd1lUeywlxGdw!#FgtpeIW_MQxdPs*t%yob7+#145xvogg zMyR3=X})s2O4F(EmQ|nNLmF*0<89r}A7qRWEol)Qpu9*VuW+ARfQYp|71*@WJ>N*i zID0I?nN`=6M_Veg^xy~s@^K@6S$x-bCZ7ZFiesCptyoH@{NgDW^Ex{R94rXN&x#x} z5=lUOe_HeBb4&T|c)yKw(@OIVlS`c5#X4~*lpylI%PG;ap69_e1m-QF#O3FgUKTh0h2g>5$PZknP8 z`Z4Ow;pYViR`Xi@y#vZ=cp>#m*Rb#hrkW#vm>O2LU=t;brBI?oP5Nx#2u2ees8g#J z;c4#|_vq8drS_9#hxM8ZvnanN`S!ZXSgV@_Q`Z!mm5Yp?0ayW7UNo2m{>@#fzXW** zGPEN|0gql0>v|l_<1gi>`lnoa!DSnwD)>FPswIa{I^dw|!G99h+1@Z|{uRu`1}mM7 z1;VrQsTPvtjUipFVIaiP45%NIqlitZB@?(_XJ`ECa9dyq?b6zg_)F3^9%Qu+3hL|q z)zEfZw{E3@QXDpIYX`PyrAht?+1XQfPtdRQy-!ALR8dvEfASQzcQ;5m02X%B#=(B3 z`=WWNf-WW}L#b%hosOqGG{2UxrMdaytXH&X6h@<4Ax1rG-dTO}^y!$2MFb7<6ocJ- z&wybE=VIT&?{NTevtaXuIxGD|MvvbXb?i-JmcS!~h=g1fm2goRkU}5>P!ZALS3T&@I_b!Q zSW3T<1A5LG9Q7SmZBFru`rZ~c!RSp^K3B!rto{PCtY|CI?YgDCg&xX|vU!o-|JDwm zHeR_KSlsPB3fhEarsouYsVDFF@7j^9B1SHx2iKC{NI_BHvfu-sdC4}7T?u9YE@%k3 z?K9~vQ$12!SbG_nFH}v?Nv~9}#!4bBGqYO=mC)Daj_`15U9BapM|@>V0Oq~I8}#i@ zK~PBro@{NeY-so<*)Z+fPzBlk`ua7*g5bS_TXPT$X^%0LDOoC3revta5`k+_E?XO% zaL?jGW6>RXb5txpi|DK8kL>)tls0~BQ?#+*)*YHE24FZ=Xh(>?3hbNII_T>wR`O++ zC1!jj9Oi%da>UQ?%PLRR!NinEo|bTSR!J@P=V+jMeStVC6`S?9NbRp2cw zm)bQ=?}**6RuQrNA{f12W~0r_x~lutT;8DMtBNNR0Wbn{(juAFg3%qaDr(nW6ik<3 z{WKP7=|JI9_J_KsJvXc)Kxzuzr8Vd=T6GO*w3H`+!7z+R@KH~Kliaqn-rr<F2ah&0p-Ebr7gZg#4+2bZUcIc;qayP9)FGO017y)pOjl?iKxKU z)iu##6Fqj7ZA<&}#QRW27wmhi$@QVvqXaVbD6;s?8%TX26d@Mu(BPY{r-7aqi4DNV zEp^TS!|q2$>*&mK`5Dr$jc^e4F7(uZu39jB+d8`9bGldy{l4ad}Jev>W_^f9Xa zv1p!V)7hROsB8(OcfA=?+~z zCna@&`#?eZ$oHD$(fZKX^<}y0HexAwS~+c2@$p0hpH(o;n>WWAe+v(n7=+X)?YwXrK(3|+Ipy1$Y3Xv%>X5P>E zs|*;O^zNHL2;^rQ>Q4y#EkfWdkq_U(^l{k#a0oOjzdwXCKwjl{5k}ct@q5_D9;u$y zhMu)+k!QKtGgG3$%&@HszV7re)3j&}21vac>l55`Zu!;N!pEi%RaB!LM|u0f<&tUW5#Tz z?-O7_R4Fvtxdm(|u^Cz=%%!QIr zC07xE=zL#W%VO<-+;UyxPPFB3;Wpy*u;SW{)t^m(5(QhNa@(JB;A!X0D+|-uz=>_@ zsYvcpd-qRhBi4I~XSS){C!QccI7-VFYDU4(A1mwK-#zsu?`qZk73>0%v|j1{<>lm< z5ZmVFopw^XDRq9RM2-m3e6>QCd=dE7B7WJlv~oV7Vh>X`U{l1aUaYPDrtvC6(l!d= z*TlFn+&4+a-2xW}Z2Vc18K!>MthPA(U_m6<1l;{fJAHRrG`N9 z&*8WGwGl+C&A^SXD$Cx_kNZQ}AvyZJ8(SRva#}ivus+t8h4(Qc%A(mCYIBt*%$DPS z?xn_&Yarq#TaH}ydZvr1al_my;LVUIxmiDe9+S0-2cu<4QLiG`u3NV*C~7nUvd-g< zYkD#7%QaHF2vQy7vAqr%4<)b0n+Re>@b$sbl(W=d0TxhOpL?}7Kgu#VnzRLu^b)gq zauk~gk`KEtL?J-~4>*gg`29_li&@mB3Jou5^k*Vv#RPk34;k?Yo{L9NRzt#3&}xJ- zazT?)Fm~uy!2^lW%o@GlAi#{{JLQ)GnGe;Cr|ezpU6*`cw3^*b-iYbO>N@I-ROd`| z6o)xg4LUbF_vsVkH~f(KyQM#?s)GLPWY_zp*j6(i(_SQ9so0Ff=PGfe&-Q-k8!JoS z%!wQFmvtaH?P^uQZUJv;AHfS~hRpXH5Lz|7vw{f05~3imUEgw&#ER$l5M~l-oR+ zt^KiG8uI(yN@9BZ-cvqTJUpr+^nbR;;0Q@Y(d=eRslgf@m@&fT&&`QtfyHo>p~It6 z@~)!!D={!*2{+(Fwe{urcy{relDH?Tb+jSYwy!s4^|1%SeWNW!UNE#s_Ep5%Vp#H**! zZ}s5hIO(ko+`Ow#Z`Rfj*Sjsr$ivB<&H%Ab$%wtl43`-yd?+ZT9uJyy=-mimycDjY zdx`QmW2gZ?4_z~&aqxlu!)|~3LJcglRuCfhLUp!9WIG1Eigy6KmH~9;%${A@x0=%+ z7nbnR8afQ>D6x!6U$~SH3Lw^O+_*8_Hy$j3<3(oXT>Vcrop$07 zguLlX*Gvd@bb|f$4jel4g7Q(#aES6hIpk(sQA8&=#kfw$%yVDXKCRIH4qFKvW4!Dh zg5KJW+{!9Y6zjhigsI1|?9j$zYSlRd>cIiO-WwPi!gsxw(~q?Uv!%sk8waE5aHF+giMV z--nGTyxvZIf=*O$ddYKmyB4B1sc?~%QxkuS6QJmEpp)(O0&$_XAKPOxgh z`d0EXsdLAgILw~458Ju^yy04 z^|@QQ`P%S}9oj|TNq-Is@t*WeDjmt87QMIy2=XfFBM$aj)lhI~M&&`{;YK0Hah_pU z3?-vKMDeYBq4A4Za5R6}MXng*!Cw?J0k_?D;dxfa96$v#kH=fiwTs_3@1_%(x==%4Oc6+?0Fd3Y&4E zZ2c|OfjU|s6-U1(4K;0_H(l9cTg^a#oZ+*~7?SnIvV!Nv&CO@S1;Un=k9dL|05V@{ z7m710tiY7NH|MMzJr!1qljMo~g9|&!GL6C{^jdzI)Xo`rxm^7akBSc_FJ~GyV;6o3 zR1i3!IZ>z54G*$c#RL)Dr90S%YX*KPsjxdhhun;NH6KvL%8SM>kfu z@3TA~@~o;)@rK@@E)1hV1EMyxKIPj=u^OKXKJeUIz? zndx6YwKsbI(F7x&=$nO)MQRf%sp#i&o0rE5XO2zDmBbB-EiZc)Qz#UAvmZB>$;rfS z$4QhO>#S3s9DH;D9~HSAgya4DaAmo*v+V!fjaT`(?DD z2+`kEy$UX<{kP(h5)XnSSMsP@d*q71u;Rq~Q+FRdDqyZ8xBZGvefx$bH#W>KYJakn zyV`>VgfIz0_Q20wrN@VhAArcJC#dxI~;kkzYyFbz;?Q@-ppbAkp;Wkr^(IFE|)rNtRUJ z4>ZQ?Z{w#s&B9x=RR|k4`|;z)lc}e+RWaxI@v$qhuvdI_E3?u5`|bQAHyRqZEeens zZZRsZTW7aZ+xMN^(@%fi@&(r?Mc2)VzBpxf&b+HJjtj1Txt4P)`t{Qe4#A{PUa)N@&~= z@{G1$xKKh|B)GKJs#ANjcfx5ps#vjIel-lsval#~YB*maOYTY-H7#Zn$C0fjPF;B(;@s< zz@bARk0%Wa>dffm>Xpj=c!3XZRa?T1%!AY+)puvh?%YklA<)AoZ-&GA)8S@9d^{-b z1FQ(mgviJ#eIq@6zKo|sakWJ+C8h6ZE-2E8jL%=aDtbO~(IUaBg0YA=bJEh)_njWS zw)h9vl1?6dz<|2Q?kryCPr$!nPr~HIsUbE|gSyGV1DwFcrBkOnMmh+%zXI;qW~epq zikbIC2?%;!6N6R8FZF`gh;2w2=qZkLO~#YE>y9Xo~4|kVtgv-W`vE?3XWl^2IJj(2k-a zyCZ}%M}YnNUK?}5lH%gx&=-=GumJ^1@zqOFku7xu0e-WMjZI=w66?I~v99*cos(r} zXW80{Nj82|u__*xLZj}^@(5O6ojEgM#*B{R40N-zvrSILo?70loJYt; zn|`yfV)|htF5JIgFMBmq%Kg{>acuJN{rmrBI*D)m_iO7s5!3$tdf8;u{P+Ky%=xd; zY5xD!T~K%bew`mF9Q^)%jgJ;`|Aq@z{qvL* z6DzBPWis1S4>3b7L!-eL7D=fgVA%Ir|NnwQY5*<9^ikfBrzbd)nLE zZ!p`k%u;$Nurz7ijg=0K_^;)aPyb45KJos#T}J(6|usaEszSKbw) zJudH$nE!%h6TO4#3`S1EMz5Pv-UyjM1^nEXZG6br?z^4{izRO{ymMjHwx!O_$Ag1+ zb$lH*v}&_TkkCSjKVAPkJ$(q?vQMAJHan;4fBd*7lm+2q;J|^)mWwa;q?v2Am2J+4 zrK2`tL_D;(=Wl5UafvuEy@*=3oP-hZlh~B7;+e_spLjVR3l4smltk_i4z?uOfN5WX zLY$nwvZa0SIE{&Fg9L^CVmo{ zD8u{qZLy}gMf2vI6I@UO!&G|!YX&W!?e4la?8CU(Q^uYq5Z|ctZ6hf?mxWt`-kK0NpLvs zl=qBAPNu6H_;WTrwhbHf59+AzyRoLIgJNKidN}h;q^9F*&v-R9Ty0!5dv=QJl&~OP zy|B2dHYY!TzH~orKDqe96D4(bfWV8KoS1sCZVfR?)i_@YG)O>>+(r;N48h5vo=Zc* z!tf&fDQtL@^|jFxYn>gWv27i^c8O8wpSczm7IWtgHfS>q476cG4F{_J&mV**x4jy- z*ffT2xjFWh*O@?%2{cFCB@%`U6Xl9p$b=~o;6LSKQ+f0Mqwc-Kdj9{v?>;sepJ<4z zmNsRRBGM#9QxO%F*$`1yGLlpp5~UPrNGZz9YN8}jGRw*=G>ER-i|=`z-}5-H<2bM5 zxc<5vzw!BgzU2LWy`JOoxUUD@<*vBy`sTO=TY1r~AduCcB*Rp(+kv41@zBYo9t}oY z78xm_Zewf9wC`(9In-WJJ)x;BhdWUb9f{hWs8ss&=@oc9`wRDdZgSs~ZT00);R;oC z_0@FOm0^OK>h0U{Re!(!DLpI?!c^G@Ta+dDotzt6IA(77qNPg{&Yy2(RYmv>6$a6v z@epd)z~&{M*bSdu-5TFyVQKk*D#>zV=7rFsN2jlET!=9fo@c^0`x)O+qCQ23gjV1Z zLlvki5>9p%8KEhBSvmY~n%-~cKlpv2+>H5sK-BD~jo&U)*aO5^{x(=um~6^&s@D{E z`XwG>?UL{RbE5PIY<*Xi+uPb)-QAn{IxETbV*pw163&M8w-0Idn>@mGM&s8xr8kJj zO4=}Jw1NTxTC?vytt7S0ylIxzTg$;yueSzWkb7kEBRjv`}y zQ}l4x8RRptXN3I*?K@$4!)pg8Xe*4GIf~5o#ih zM*dF?+cn3JPx`1`d&zg))#MXFD$2?Lc)p0V+;^k$i%xCfaa#_X>b)mf7zYhJZt0nM zfeEZrTq{Pt%bDg^1rjc(6ts*{e-KpSlAk=|{&gqtQ#|;LAJYoMRKFNaU z$mziXIoa=b)`%}jdN~1)$B!Qm$2(+`MTJOJULQf*L#*&p{?x{QjCZN@dtlS zc%x@7zMhB4gAZ?lK_F`D(aoDXFUkMg>k0u_ROwt|dwfo%r0iKTUD+0c-mD%HPxKAv zl@u24k|YKGf?jv;2(@kckALraWnBl{`WewqWf)*5o`y-BFf+MXPBpVt?{fjYE2hKY z)i!<#VM(s=YvB%{+oicz9avIxrvkqTs$#*1jE#Zb!4SYn^7;K-uc7^J*8M(__?wGUweuk;8qe9d{o8Oc5kGsOvd$Go)go9E zE}4YU&0B9SYeM2*+{O=K?r+(ZxtY9Ua1!SZ*m#xLc$LOHN&r$M?(Yzmr#cta@%f_$ z7tW248DvA}m}7Cp(9z>Ou&mwArZ@lUENyI=lRB`=_H90?%Mm+0@!ul3?^dwcbKWT9 z0Fo=_3y}e2oYfz$fGvjPIwj zDQZ=kf_NYOPLpc8O9yV9Y~90Uv15ab$b30YDGX7rkI$)RcyGAD)pwWv*Yz6CbZVu2 zCSj*2P@dM-9+td>Jg-lA7ecXQt^ZNV>7vT5Y4x|pC__n*ZOnn!saa?)n==5Y<`lq*|Q39EIVq35q9{@*3kvBFHN zy>7aGtaEWFr+-)zNeO1nJqI(ML73)|64=<-$ZaT$K18Oatf8^y?YoWxAPlj6OHMp$|@>n{qHP*d0t4 zTh-|-A~NHs(7yG{Wc|bU!57Y*GpC1BS4wLA0aq79(i_vXSMK2CmG8{Evy3a>dF+%a zwx?o#jZxSj7Vf58vW>NJ{1&0$&CShu!KY0BNe>SnSlcqoQ?cMJTMxu8JOt8VcESkj zHp5e2hn{i|8~rTIXi?b>Gu))YD6y4pFAL7)IRX`m9X zj;f_itF5gi^iQ@v^_TTP8smRF`n$){(L)O3=yh}h{uyi>($T*k&JLYT%2PL!~#lBO2@1I zX?zpT1EJ_PShz?eEh%Yd)7qcBMIZ?KIVtJsg2j-B6W*D2=~5jpoo7Yv3q&;!E8XGu zdL~`EPeZ zJw6U;0_$P*>eU*v&|g>X0G~n6_F6NGw4>~7t#^C4Ac?z(zQQd`X>yU02u}ro3|n~1 zmMaWsgIn%mLv!)ddingrea7ZnK0+zq)6(|%-VmHgD?t^Sl3Uzc+7T7 zd;1O!wTc}yCb>n5m^k9b^#I{gb9)U z1+1}9e}OXla_BK_SIMPvc(Vqd+oh$4$F1mJe{IEh)Mv2em?NI+sM<-E(_0VhM2_L& zQf)eSF8+s@`1taAqhoFW8Wx0LYK<6%TgZC#@jF-rhds;^LCK^>RgJWp+-E z;CI7Ev9YhdPH%Dj3{qy#&0M^Ac+AcT0n#qqBG{ZfmsR}*|Fs9e@y0d{@K=cCfecb`SSwZxYFI-^+r@= zBw}RtRCsdcd?kCLr#w8ejE9RI*dI?kR@#noI<+g@pxbs8wdJRAZi$JB<*pv0vR&{q z*UqKdv3fY^)f-YYj?J}{AL!A3Oz+c}MTA^`w9LMAIxw(%`y#D=^@=CpWjy`VavFp% z80pw1Lr3Jxn|*!5ypAiS(%vCfaQVCi_d6AUmd}cYk003;_G^2qWf$yEuN!fZeF`<_ zvGveEDnaU%pI=@Cq%ZaI@+t|mV|7tA1>Fs8I{uSCZgYVuJ>5Rvg1$JRCqyElBSO@4d1aq9M4lZ6rMsqP(i{o)G3zaJ1+-~J%UXi%1oy}5Z7`s`1m zdzc;?JM+gK6-~{stk*+?#3lQyTO8UAc5pB*SQxlGSaV0+Y`M7$7I?wvYxh`TJz#B8zqTNvUwo)>x|hUnRlt%GdJQaqfim|e zHmW31DpM$1kB>I~O2UQb=3~TBQiUYRfqBdSB*Rt3Yh@(*s_E_J|LU6q7=PE5{ywVR zs|<8C2ICN+n}p-l8ty=tUpHTlzeI?iqefCRJyhUQ zZ{e`{XN$V6NE)r4a~W-`5ax-cfdA;g0};j&@jW-0EHeC(RzF-)(#pn0Y1q97559l< zmi|i+?KGrHH&^Km(b}GT>QoKGYg!f$Y&==y67Xu+-{M1pIW;@7sWa7ARG^R?*2 z4c$aitovOQ=_@irP4Zz?6*$f}?lBg0cJ26LNxkM(IzfrXCMGL~vTiytVL4}=wBsZY z=vvB~M(?u;PIfEcUQ|?W<1*0~nMsj|`g+}+&ZP(t@#{rPE{=W7`g>FU&r>N`Q7Mv6|h5GR*S z&gjL&2S04i{ad=s(XoPts^!*ob_7a*;AqTD&{zd=npd&gYaLKhP|#Njlvx6Tdttkw z{8VO!sKk4Vv?U2e=!o4tj2wlc*T(>avm}{%3LtRL>?3zQCunKaX1j=%oiw&Y2-Ejt zH9PP_tAg%hy2hC5LAd8cVdg$!~zqQ5DOQ^Uk29-+dp8~)SLdo#gV*zg>upa6!W&v0%7KH zN*%8LjW&`KL`ze1=?B>~k+VDNx&hVAGs+UR^fKf7w(-pw$0n%~tQjjDx(4cASB61}~>J-xj0pJjy% zwBbU`4p&~ka80w^Tt~X)w|Kq6G}cAM#_|OghZIR)yl`PLBi1eyI~f}Gs!v@Vlt=-1 zBHTcJ=HvUu=2a*{#Qh}y5&5nA2MDYf**hHx%615cerk*hW5u7k} zCII4ra53;C6p1{3tKGKNU?Ncd?($5c%!jDIF_6DNWJa zciCp(J|O*ZpVBNO3h!?fGUC#Hf!ew4Cr)GVqVTJW&UW}7smlV%xqhWJwHjeW@-&Xu zv)&OuW4-nDyRV+LEQ4$Ee)Zn5Ab`&4vfqH@%080HucmrDp}Cu+(-YD~&U<|rE+KKN zZEVlJg9}`w%rf*)?w z)U?yLmQ%J#FX`3c?Be3)?q2!n)|SI~jD8!D!Jq&J3Su$v ziwWdvw+vfHG3s#9O21t4i9vJ$E|g(EGy6fiFZWfX^DC=7pPCv}_u0&RAsX%G1BP9M zTUY)6Ueka}m7idejebu&@h_cL)B)*Ixv#wl(aRoka8ZAt;=7N+wM$EDYwfDfp!lhK zGvhwo@w*V=oN&ASJJ#F9MWO!Q2XTFZSr65}DM9ZS`h@8E$vQHHjpG&$lRr~zFRyP- zpZEHaKX{Y#259b23OUXX%KP{2D?fCchJ=t0*6=hrJ3CzMTQxy#g@xH6&-?c2^Rn$2 zr&jS?cP_Pt!dbm-Yhoz$y)HR9Ecm^DVa8&yVBZ+Zw6BAWPoqsx_3D-Z{se%-DU{^r za1y>hw0>*rlMQMP;YV4OjL{NlKQMo-S420m|O` zq2_qSTyi_M?RxNKx8FY^DeBE_XNVA@4!O63&X>EcSFc`^c?FPW-2Ih23){f$yh)-- zEJoi?RtkEjrf1tzth%a-!}6$Pgyp*?jq+hS`g2&QT0ZPlZY#^TVne)jEd4- z@BrOCGHMKy!(LK{%e-H`ByZjJzNhVSgX#r3##P~RV=vzia{A`MTkS^EbdA$77lL9e zCH4ttN1MabET^8*G85dzZO^qM!SVd;Nl0Py&e??r`zZ$r*M{^F#%HFNj**8lV-HvE z;AjmV(eBKL8jyegV|}t!X0O8db%hUiG#@!~gf{v-6B@T9{~&{$*mGfM0;`$WzEe3l z5v``elo&0;I9;VXj~;DAyzlG>>~iU(xdFasLE}IEn_AT^{PIXIZapnTpH@_~J6JSO zFFR!PUQP8__#=;9)PH>i?MO^4yi|fY?J`@-C8}u;y6)TZbKUoeu>4V0LH*X9iRr5D}SE*^{dvLhq zj4bL_4H|N@bFDum4UBF)vQrXff)h4~X_k`b`d|FD=gSyz$0omd(om;dqYF>2phF4M8vBL^7Q7}U3}=*<*g@$M%LPdrb+28Zfpsn<>)Fc zzeF@u7D0=K!(md25wvWUYiG%`*RiR^QrI-T1yR7kWFU%f!}gQgfne#=f{(=6`OBd> z4z6{1O*BAwr;3}rBg(g5y{a3%yy4zyaeaX#wg0^fRA6=w$jAITDUoBpg_2|B0&{b* zGRtYxE>h8EEV&xjG@zODpRiS03#Si1;R8~a2X*6)&(`Z#FRRwPv5m)CX6NDL?ryxM zuXEjmIT~99u(Lk%p}bw;wVIlk%i8M4*|A*v!ysQTjVDTto4?FX#(-)^Te^cvQv7f^ zv@{Ne#Q9Rgi~EZEE{s>>gis8~?z8^v+q(R(cpY44X4%}%lilS}Q$Y1>sico11Pu=p;kjDM080zx^Eio^!LU+14x^-*H!vSoUT;l&Sk zxKqS1?|CiV(-o3vCOz|;^~vp(EZiH29#SxPXR8#s`sOq~cge>`2$MYz+WlqHBo5DT zAodG|{(3(@Z6}W(<$t+vapVS%oz2AqKEja8{G@T* z(HC?&zG(cFwwIz>gDGo!fE~Sh{(OcgibV27_19bq&)pi@v?A`Al}>YaI#jeoCCQnm zPARvK)m`k~7Bup!!TO^G;b0y^$j9bg|IP6s)%FJ$=)s{*H9|@r&rGeeqJlu=&{Mv! z*0x)f!xRVZEj%#7tdK)=*6Emxo?W&dqqgU(_V3fj*wobi+$!lZO~3fjoc};r8tT&V zQwbysnPf3OV}MA-wlj02L}n<0{Mtq{N=CI+Mqw`}IF5gyzMYcPM5~6qnt;+_#Pm(_ z!$#@)pil~XJh*1i9HdDO$lAS=^77iilPX0`VY-PPGWBWDTJ32fcR;2Tio)4Jn75EF z_t<6Bq=)pNNWKWP3&9~6Q@er^ z=2NMb1a&D2;<4v+{o2N=FJqy-KdCx(>fyd}6OW~kGr<-_+H+-vafQ`RC~%Lu z>DTVDtABoff3o6DvT(ue)ZVsNbj#&DunbvUrP8Uu$2(Ni`4 zCS>*&dU_Om@16@=WRMMYuB=q++#{3CtHUqQ(rD$OzC(dL_MG*?En9S=my_48l7IB@ z{2R2*DH-t+Ho@a3O!$-R|Aey>@=eJ5#dszR0}6guWykdmULzNMWBTCM0We@*_5(PR zlam!<0#Uw>zS=En|NeeIGe!`p!_xpxqaVJfaTJIVteT!>S^CnR5wcr%I^LYV{nqCv z!$pqGbYv|3Hq-2ZHi+ZR-%1Himaqv+K!@I^+-BBN&yNFADT0x;Rf>5ENn;~^woGNC zWG@_-ad<+0Y9b#=O|&NIULQx_&6~%?{k#jc|AJHL#$|ujRgCY8)@!jpd-mQkSU1b7 z;|r(sOvS4krBWE8B%Qx_ui8tErK?we~_N{}8nwt(fPUvN$He6?emi&4%5;)AGrk020FvUr&MsQnT zyU`ypQVK;Lj}cvjR=sfvdd1*j(^`N~Gxsgp+9j`3EK%b^SCN#_RFfjk;gJQ%h|lWP z6CXm5*DgtbZTaYNDLX?#`se!?ZIT*Q|IcdsKJ&s>lQBKUp&-y+?uJLF*#s}{YvY_i+!d?!wv7`~%5*qUV|PW(Jq<+?M@B^-(s@(ulA zZG%@j)R=WmKYdyUImgkt`)jXm)orzF*6tN}9gC9f?!JWT?)G~S5E3$Pmf1fdGd>Cd zKO+Y@{Tkw_E+G}%)9#@|moylLXF39V%_gPP;>`&S5np^I^IJ9$MuWrt# z+=eUH+BLkCit4wQQv|j+xjUV`p^0wTtH=21@Z{Xm+J8aAI7UR|Q}NeGr7N%IWu&JUk95iy5y^?IsihVER3H7& zH)PxBSJNHWx6Al5?#8(|b+izFkR`RL{w^Xug?hi)RbM5pwRzpG zcbt9r?ORuvncCi6ky?aLl2jloax&7hb6;C|pEWf#K=Z*4jcYm`Gbo!VwjaDx2Rad= z#`3*ZXa(4so4@${c?5+)+ZyzQBL&KLn<*H!bLf&T`?8G1qV>%>dUfl<=qNs$Nl*0C z%ucvStxm0azt+oaFbv{>r~>{)c*lU4f|q$)ztCyq-0FU*b%498>ngAu$jb0BQtEcz zIFf3mA<;K_K-kuZHtm@$%j2}0st89_l>X?Um6BOZH%WbS0B}}!WJtx8hSL`=9IiX6 z@_t`9H06u|z^nCmDE?`SC7?cX_4;rOOakWutAkEZQVYiti1x%IB#)HGWV zG+WlLB`8tJ?x@bwzJ2>5(AkU$+m2CCdz)?vT?5s5XcN>(^W)<~1`Wcz)$b2m%8r1_ znSS7(d?Fu`(@kyl^sXaU=ua-)Nd`D=JMc$2tVI%x-jXHp=L}x+7_@g88yb!b=qN2( z2k~m6ct+7It^+8@u6;PPYxdiVOaaiLTCQAKg!&~uDrz~-PKVKpcW66>h^_8ChK|p- zZj=G4o|HR_&BYZ4?nM}Zz;MpAo4Y0gG+z3p z4Pl{+c0>B&!7)4sm2jdi;JmiBwkvx_%X50Py-G)286=<~Wx8ZTT!HM?ViRLy2;hyk z8)*KVL;bt6yy)6a-nohZift>d4-0m1r5OSi`3bW}1G^*;o6 zNYkMbnnKPr^(k)j3G_P4WEwfoa#Ftx88U<|5rB7?G*b{uGp!aZ({7IJS@?A-ik9T?YbELN0Qo$Ok|-cown%dKK)n}O<04`T zNLZNL1F-qPuxTf5pOIm(+IWtkrb+=qey@r8-u>^B$Xd8N@#@PZ7rgh@ZA@t%-*4}^ zUMLE*RaAoN-kyAGT3l+yLvUU{IHda-R;_E%`L7z=6im?alGr%wgeat!5IP%Wy7Rz+ z0k+Ftb6+;h+^p7c`m06n=2_Et5KdOhIIo@ijr8FRQFwTA{F=H$W%DeuPgu^MKi|Wn ziFM%SA>i2M?c<@i8_d1AIJl`(>#kH%+h6(l=^|HD_Z~eoh>S$KMTg8YnzruwHobbk zAv~FDZL?0Nc8lWgm+mVnI*mYvaJk)qf%mdo#PxAOj{9`e*?tSgnUf8AXBko$)MR61 z>#GnsRD0tWcpm97kY#Q7FTaoLm$Ef}Mau}0g#tS!GEw+2i<5X>0)|}Q3)qIF8QJ>m zEgP&yc}l&YU33$bB;Z-vdUTd>Us1?~(6Q`1cTOLTi<5(T?eCdDHxNlG<40&9xI}9= zuaF3E{WPO70(>Jt7LMpHX3P*N`Uw^Guso6oNkv-h! z&Qf#;IfrM0^$i)nr>w^V2!)Ds;(Vy1)S%j$3)Zyz^hQ4dXB8$KpOqo@&KuCC{V86s zZJ=s=p;J71)|16z4d-_)+ob+w94n&G*j=C$x2ol#7+cfTq2BjoI5T;le4R=BrAQ+jBoSQMyv13{h_-(Pf zElLMu(XTu<9Ogf37210KNOf^`#+JOi&;&Xfd7alU)2@vXhO>1w)3-FH|5I?X59_P# z62_pOV#VDK<`6RyT4YC6wVd!s&#ePC^I1?V6mOiab`{}rUEL-Af)A_PJ~~G{-sdzN z8SLJuc8m7k*X$712amYTT`#!s-_OeBtj-V3;7s5LaginsTcac-hJhORes7G_@_HTO zkt>!z*C+}tVc5`5+Ueq$03xjN&p3S@~_@bzErnOA4oNcUiWK$7-rIe9#~wFiW=F zu0xS~`SNAyul9(I zF#!bdEUVmFTh$<8j(}^8&-P!n zSrEACP@};~-g{0lHN3R-xh^8>WP5N|9?|hX?AMb?mvP;>eM>!cD$Mep z5tu8~6^4x5{d^rzC8D%4$!8A9%>@^l1?abMeDnZEtTT z#^Qqm)phXx{UuZ0Gf_`Lp``KFp=;?#Q$FJur>%!zDw{equ8@ev1cTD+9Y3WfSF*F40Sg-5ZO@f|Un`zX5=YeN463rA{z{VjY;``u z*bU>j=Y#;1&i#n&lV0hX&9lRaDVS0y=1VR}#bltORyZ)_;V{d~VW~G%W$8a;-q3Jc zd&}fc*2r6l25H+rU4=Y9P()xU4Ld>cOIb;`LcT{?4RzJPrX2+CTV z&~Rp<23V1sKlFxdT2^A`2d%gbM&=PQF}9TJ97?r7pa5_lM^xyMZA89!xIXF@Wuvx* z7-ljR#q}}k;3EfS1Ky4EFDc=1wdwTq1E-w{4qfd`c+H*7&V@nh1H-i@c@o3+o+^36 zUyQgbE^eE`&p*WV(eB>UIs1UO9;5B6Rd(LeoEE0fbPEjtQG=&%;bQ6x3=Iv(jvwzF zBQ%3B4-*K8qO!h8LC#HrP!$+oQ8 zXDE+qqD$Fjo%n81Q!mLfz}n1H#_q7CLTXwXEot)go~m=JV;8SqKOx5In36jcSgOBw z_HeuT^FzJQPMzxrY_$GeWuV6pE-h{emHd6(2HGU?U+|RXefla)OZOC>)VY6I-lP+x zu|LOdNj#>Mio+Pm(}W3R)1GvG5od=lKuCQ*J4LJF;lmX*QMWQhqUx^5h&m!DJzzCE z{Zk)Dqu8-ayVUOoNW4rEN1+DA9K!Hdt)r@m$rZZyk*)jJ*AXcmVQ+fPUuu-TId2|Z zW0`$|ViOOJzuTU34=7K~QV>nz(JjqW-*XhCTFBiP(>qX@fuu5Zq(0QlCV^5O^T7d? zyO@|TN0(Si+to+{1TrW}Vnw{f`i=Ubx{nDZi-_!LzH7$F$=+}OZN1+$FBTLHWJ!7q zK{iJ{7A5v+9bjCn@=8!c)(*}3w@)Bc)~Gc91>%BSiZF^zvAt7d+Lw(+NB!W2smSyD z+h{*Uta*ZjIj;BiZg}{Mut;{c%IZ7j(?czLAioka>n`m^0_1G3c03{BT2_d}#|}ZX zb|F8%DeizC^Gl?!iUD36mx#=ynW4q_!4L7!b}&!e+WDLK1`6YxjSli>(6$%fJfhcI zEhrJ81b|=#0aZ`$AL2YfVucN?eSNg$t5nKJ3c&hFCypL{!oQC+I?$)v4vx<>?G0bd zSEA-=KRX=*f_~2zhKm;cgxV*|4Lxt5agS9`FSSF4+gf$i)JXZWZ@s37QyH#sa++1h zRQqy^7v`@BNys7WqtJxoYMI*d0VBGjp~ACs<~&)->dMNe;@d?EiiAlZBHhWY)mBt| zjkCk1WkBjpv{sb7Eil6>5oeFztE%dt5+g;nh4hYM_k*#q zn@Q-_S}di!aQlpcyrDVJs8sAKSBLH6;qvXnn<|lWalSWtX&uu;KlYWy;WkooAKcvg z)jA?y%>UftR(c7cMJIbjO|^nPt$GXT9&~b=sXt&y;+ZJSBy& z)aH?4`>##Gi@Hx)W5Qq`^^e^)xwMRH9t%IgaicXH&Sm&&#XHxoy`aScpa&8WTEW=Z zSYn8Xb1;<8&dT!e@`{Bh=Wjp<;XcVGZ0n*ZOF4TZdb33TObnPV4?32i*sf>U$tx<} zjn{ovT^)5f%TRs@Vj{jFH7NtnGTvTxWeXM`xc^rkXyxggFn=;{6H5?M<_mdw#dn^v zFj+ak0z%sAn)@gAhi|Z6)bZ3Xc|x)3j@udDA8RdRA_HXJy?xt(`-ek_a$QLCt+O^z z2VzFwIc)Meuu`ET{800PrqFuf!ipWRJ0Verz^MY8UX4t1b{+<07?!(MQ&$(I%MDIG z+Fj$qQOfO)yHC+{Il%$C5^dDT^NM)Z!GBhQG1EnL`RD5&fuqDzF%g}mLzZRbCA`7G zoi%XZEueGcUVdL+&*iM=*W9`L2|cI%k?;NlQY-nk%1JXD5EuyWWI2wtaLZ*MoZd7x z8c)+)O;ty>MC!iHq*Yc(M)Rde*tCz)6ovtci${n=)3NKiT-kQDFL4O~g(&=H{z1mgP3?Xi4MUz~RR&GBo1`ps#` zkz_XucK<1Y2@vWqTf3b<&0kWIyq5Bko+CLr&5*PA?8sDq*5<%8|iF1*zPEJqH((AY~R2iNy&ll+I1zz-P!fGXDIcFk?S)n-fLB zLK^&-0RrDJU*oD+Kjm5HT5d?x1koXgN*Tm=e9Nc)@u|Bu>37gh)gWv97)_1AmDI=u z^YQ?Hi-?Z#pA>~NMrLM0;2e&N@cLfec94Ixg4tavF%nYCvK~Et43zyiSByQSB33dkF5|XeY38vLqJGk zE+;A(&ze<_I3#?YHJ%W1o3eD?h{VUC;b&&6;fhS6*4u%BRmTbW4sCA*azkX~Zghs& ze|gVs5~0maO?yK^J~17kbhKhLsqOsaWI5Waaz-b2#uS`Pid!Ovz%%sp@6!nhSvZB^ zrH7vf4BvJ@>d*RUp77U9h0C4V~|q}IXtOs>cJ>9cH!+EzZQtfZpy zgVJw^yVjSIlyd8vB*!LQJu+!+9P@3K-T$-dM*LYON{Z8_{e+CAXQ!zF-QyPuJh6SZ z&>r3Sod(nj>cyF~>TQXIxW0f;(U#LYgpVPG9o@Z$%%~LOqgUt~w6LlGjL9#-q@|*$ zxXY=uukgMU{=6@xG$7(cB}9D{gThX6OP)9}r@51ti;TbDv=MDNr&=UN{kpFz-X~1h zVr|-g4ki9Pzufx?@a^AU|38bq_)pw|h=^YZW))sM@sI5*T;hy&n45tcj3oHx!nz7J6!6uZ5TLt`HMI2}Z&w*E_$H z8;@N{*UaXhIDY)XkC$EX|NMUrW=L%@X?`HzuJJXNHsn7g<+Wa8gCbf@5`S%ZC_mXPWJ;3^|;2XZLyJ5R8^)n!>|5AZWm%H6st6f^nq2 zq;Dq0ar9-!-6sH(soCJ&zJUnOmQA**v9`42#|bA54HEs5a{y1hygQb!nYR z6sImp*nyJXUS6UD2E3UBf&Pq&rg$T8H3wtc^q~KoZ;}u=M}%tS3Jorsjv_E^KcaST z%JbYM=a>qqp)v158O}{ClGmK#c+K%5g3m)_y|sl!C2r%>Ix%alX3W^;-IDr`;5tXh zOyEM^#wJ-4NTL*)My?cJXezoVh{cz`3`$W(=a9nt`gRNj`-?>0B{!jAFKi66`4vwLJs}6==j@d z#DUCE_!~OYHiC7&3w^TDv?~YkIDz|Pp>z@;CS(KHy-WTP&0SBy0LarcoM8i^LJ4yFcEh79 zV16_-6m1K?&Ee)`BM2<3#78BmdW#d>yG?_GqSP(krv8Aq$fUlLONooO-aiwGyrI-c z>)wUks%egW``-F*m;bK-7S(^b{CV+y=l(w5V@g2~$--j%Yr;RQyY)9X;ovbsyad65 zhy<8PhsdS|bIRSg>4FxH^HJ-ZkT$`BYIw@(-XHwn8hs~q+R)*{7c(&rxBcP6f^>kY zCtUs3vL4DU7 z31NNyMYK7U_)JuMa)j0;jMigti40)_!TV+>lAX^F0_|Cfb`X#Q9-aTo@)NSisC0E` zNw#l$VJ)~k&ph1E;JPJQ%eqSo^8zvLgP9O=&hFW%mp~Is{e|Zcnrc$>qbuxfe(cQc zyH(5pQ~3P`qLSj`74t4c>?`X(Q-6aP^Ui^acM02b-1zYgn#piM0_~X~q}lkb`SX0Y zmD{0oqIqI}f2YdX6(>sc0AzTv#2n6>10!^Q)B5G)=1OlyC%2Ijfol^Dr;m}EN2|q zuJb+;It#KzBv)UPidrHRV1lZg&vpfJ;?=u%uyR|8WB6T;P?`#(xQ$|#{_K@cYg1D@ z0>$Eu43tP8Vg?A&aO2_q`xjAPUAdxDcKOPW#x%sF;U0y(znt(J#^jA=98Pv$XulKm zIhl}$-SoF9>|*oRkd7{@QcPebL>lz|L`>-z{FgsG%IC&Z+~@iIg;`gSAPtkR576zX z;N-A7!;M_MeHYkB$(=jN-C2vPLG)S|v#D00wp4GU8eZ<~yzWQ_+j()rVXZ(bN3tpj zXE8LOUK(wBr~>DkT^Y7f&k<4f+aG|o!qI!aGg%~dA|r#1vi6fu&-{<8JwEz>v2?%K zsJGP;jX1a)qWza_K4J zT(6NJ2j1r?v)$ALK+8aWU|8&+{OD`Opzm|%D(t5B(M)_&eEYt;gz}kz9ycg}vQ71Bh z%jo~LgE;)L0yWjnon%pr!LNlimS4KMS9xoEN9IabRS8NH9`gpGdVaf}rN+g|hjC*x zmpoIAl9GA_>e2QQdBbaA6zM%0{MP3Hl@xx?N3=K3v*fx5A5nRq8W3;;{s^Xu6W-on zkfZs+g|k)n&o+-ptWgb0l^L#r7Xi`3Jx_|Fp z!moPFaVJx+N$a|z;PMv-UV7W$fol__ug98qRFnH zZZZ<}wBMpXZ|`OU4Me$Dm|<5a+X{x@k~x=YPNTpi3G)pt6LG7&&k+*;2|GjHUAp;W zA%ebAL}UblxK8F`lk=7AT0~s{)*?hFvihoo(8yO{uHlyRg3P{lGO)I-y?xje&z)tb z*%m^ay>rRH{P>2IEKg?QZcx$QeER95ni}CDa&ZspRrM-!6Wuny@Z7zaex1vtWMoVM zECUOCin`%x_3$!A#bmqAo0@W6&>(@K5z8CookXp!t$jr8=Dd}E#6j~n{n3K~JIeY` z;EN*(&e~(6UT8n|KX%}T=su#3$O8Mrn`h}nBUz%DwK0xeO{NVbLfw*PasBQ+dkTKh zbDPEa`kzwDKD!IwKa8wV?vyXZiy!=e2LkxIWfQeWQCYd<#*JC+-ZS*|Zvk|?I{g&H z3~bEe+wt_9_}Fw3C8T*Y|I=A}Os7UQa`MJ6Bc+MT@2cL+M#t1(7iw^CJk~3$H|~RM zIvVrPEU>$b4PZr(C#}3HOz}bPk|E{mKB`|#L1k4H|7OzWF}-V*59%dUl$RecG05j^ zV+`Kywi6AFjYDK)ZiipC`|GCNc&UM{Og@RkN4m&@0agMOqIBZYB|og84Nubqk2tb2 z)v{92u<>om#c~Snmmc?;JNZM+LBJ>a+@PlL)2G*fuE4b}=M?z27Z>^8*?xA! zh&{TJlJb_GUw6|trLvE}{a`9e?@{WU!?rAhCZ>|Zv#cyY~Rg2HNJ0p_gDQH~Dz@Rz_h)|iB?o(NMC|;k8M?vs1 z>=LT!^rc?Y@zdNoJ#KxS$xYS2y^mFqSa z8)}!}<;wfNXPliC*~1Q^mhF zQI8*2ID^w1=6{T8Jy5=hV&;_Utkm@Mq>NCDlHb>;sg~Z@b+6jTXyYcq@?V2!)#@2C zN82&&07+{fpF?+=K~_@kHC!N+|BR5+Ej1g;A!;s^5d}pj^YUyg1DzV8R8Qo?1%fdZ z=Rsodd2#m5SWMomz&wCcGY)7Kf~5`fJu`NRNQm0HrPI@`kRN#*H&s5RXXrY}oCR z+v^Oqtb<^-=p^hPDOQ(#b$yEi_wMbjZh5G;XJy3 zZ}0KyN)93>iA4J{_#-UDP-R6w8a0~JRfDnmdptgl?WE?R`an+^Gt*6twN&3beJ9^ZCctE#1M~)s6*6Q3E)bK3WUdg%q^MuX;Ig^+fwg#5SMP^! z8c+LlnGXWFji5l{=s3>cwebr}EGS*3eg_DG&NqtdN43y^mDx?SkRp_-S5zy@kH&H>mR2S4|a5RzUh=w z4h36B{fea3&7)tx{oKxDeU{$V`C{Uzsc207>)Ths1f3nT74=24t2{=FI+oa-GddkF z`?Feh(rrp*Pwj5oCaSfD1fvy(T$6sLz_IK{4r2b^=XBddu_}QTcMO9I#vkA(Z7K`f>t{Bso;9|{*c&YlR zV_BozzuUAJo^8Pk&!O`T8I+cpImW5x6lejvY7dV6}COe+5+zs;}u@ulxGCfh5D`$eLNpI|#l=Ee$Of z!5e4cAi(~w{xqAGlZ#jc&KjWsaM^-`w8$~Ew*ZK>*a9W-S%Uj2HyUz#21gfB!=hD zbATg_k;}0Dj(Gkgvl55RRhlVT;7%L*vC7=m_1)SPE8YkKn|DZT7mS11;5t1RjY!24 zH(r#Jbh75B=@IK?6Vzy4y(AS|z<%zqLQXj=6(&9m7Uf}G`l0383i_v)3|y2Jh@j?WUy$_(Dg^(&jm2T z&>?LWMh$jx%de@vlaGxrT+q;F>9VZj1ib?QR3Jn_TM= zIL3yaqY^q7u~%)|Ee{Ea{N%7_&1p22h~t1TBQ6QEG6;+J)NKjVY%+LVT_Zhs@Z@RJ z4*E{#c)0LKr{L$uHrdktN-DCikX~qeviTn44i3%)Dv{o32C7t z6i9A1J@FlswCk31nKdnNf1*;?t^v@6s^k9&GpvGl@l=(q3j8|&G2A0IZtq?r1Sg~` z{p=OIuP3RF8%=jeviN42EUBfkQAD-b74H*x#8NU7$J!{=rYjORs&GY7(nr@89T1ht}6d&_-|L!vY z-`#yrBi*AbP?07CBz|)}cR43LDeQ_SzA)nX{X&n!t=c7FF6!eyJZhbf&zvr4!+|YU z(>Dh9HiieH&7h^3_i3bxsiS5~>hW&XpiIefXzGB+D|4S>h;uDxd~ENZwX)FaJP*X} zhCL~7k_XuU$)5a}Syf%lkT|JmxBGwWXUZ2YnV;s)YkB{$93Pz1W~~(&uGj5i7IU;| z{{a>Y_UiRk96or`j(gDKcn~JY%gfW*=5820$Oar%yYPk0fL@b13U#pm$|QF2`SX)LF1$kYI`~;a zi;3q^q5s2mkZ&4mB~teI@uF8hRS`sAZGSzqIcppxkNmTBZOMsw@n89v$K=I5(1$rCdXbwqHt zYVIdr)8G$e-`GmMx=d?YoNH2fv6r-&=qrnLL94tvfBV0yUF`giTFB3y%&w%sJNDLZ zV;=PmD={yJ^ekEHl`3{FW(;@;F~AlhGW_q0PoiO*SF|EscDDIKB+(G=_$G#mizmH3 zBvUTO?I!#A?wGLc-K?JY{`!$id!Mc_k<0vw*P9T%o{u%RoaKP@y}kc~3z1_^qAF6H zb2)py{UeIoaa7tgkCO3WM#+dFYHu#^^_^mCz0ax3d+LAeG#z~$JqT|~L?&3Wx-f59 zh;~+l=({_ye6;m~h*d;nUYokv^Lg^i9zA3v!^cmb=0$}pU$JuKG)8H&yNJx^Wk!`{ zl-!yeT;|pAa`D9B;xPONsRnhCN;frP2j^g^CLk}c5W-wRx*`1c^Gbpkj}%R|hd6&|=nyx-xR(40!H_b_tU_j-fd*43+$Y}ytsWHr! z@!JC2&=70!*A3O+v!cUXSw-cg<{-NlV}(N_;1AJxWc=#dh`zgou@luVLOKe7z9+AG zG&Z|hYd?Q!Q_DTNSj;+t{uX4x(=VFkd^Yrr+ zWdhiHU@2}U0X19XUL?02D>3!MP`fjq+&81)gq$#1`woP4)9;S_q&3s?=ZF2=a+wv! zu)PISft#`k(+f%@+u*OcNkjAaYPW@3I-k>DGJV+8yh=#*P+v6X;t+9h0iZxma3;8* zZH?9Z`2|i|9Z~MU8ejgLiXx+f_3vQ!My0UOV1xY`M}`ck)GP4$LGCtf-Yn!3A|LVi z9@WkE!oH>?J@$xQ7n3zFgUubHFLd@rIJpibEJZ<%}hMxrH$FW5wWKdEOWZJ2UxcN>{0p3Wqs2iK^Q@6I8q zbWotXv)zsCoSo&1EH~#C9}%lBR+$}jZ4>N&!_^%3HDFoJ_cquP2#g0dSq{L2a9&Qa zsMCYSkcLp?Vu}ZV6^r~mlDi>))*T7OjaB9oWeyXl|ypC3s@5tc^euizEC0Kguao#BZsd2_BLPQVaoGF+-K~B_GcJ2kwDF%e0ISbDH*7OG1K{o#f!_U=s zD6?PtN#7f21CRLJ+F_m^;e(Qbo0=-GrkR^ku;@yc-nbDUsjRA6-}HllkX~hwh@20gUKH2*CR1V=nlIH0%RFjh%P`F2MS^!Ie2g$hZdhI@1ihZ z>H`%}e%HMooh(8)w|!-mLPw0>UY|X zGBw) z@<{|kPE9oZN6nU${T$4^*@=EazQi0ocs_6@yD!u_z~6Oi?_4Pss`uRgRPPHGoaKCX zrdi4F^B`y{6*VlT+e`SSXX9g1;{ZROU-GDAb0B+F?={9l&EKFD-rPSwt|tW9KnrHJF#Cq0`A$ zqX{)p5>IXMK@lPwK;-cA?17`PfYq(2C0Fp(KChBjA3x4r?Qr2Acuvp_?!6+_{tI zc=q95%9B6gLAW4@hY+c+ap(7dT1C`-BJqObK_PmHxj5PwZM!5mQ0H+W?}z4n zD@l>|jrVh9u6wQfdG7mpp5uA{dEet$<2V*;Eu+yjuIu+Zf9LuAe$VeoHOdy%nsi^^ zgEqMi_wn?%7TiS!b4^lEut+XNJqlzO|LmkJEXp6fyn~;8BGT-x2%MihIr|#(FxpSGmRQq{EFT{|;ef&`r=$E%zOywK~;oLjIty@Uhj}PaL zf;(T?e7|y|*nBdLrH>yOaf6|UHb0wz1*uP;*CaDYDU$@bZM5QeJTmgYwzxYJRV;ag zho7i90W3)fI!iaia_qD04}4WPRc4ocfJH@kBiRByDopO?dzOtS2d|qtd)TmHx63)N z1#fQK*3-V23f9!nGcn4fpT*{@(4ON%uHko1uIC5SL=)XJ5z-fI&O44r7yyx*3&K zRd}p&tu}mn;)=p#oAVbg$Tu&c)W4h3TS#diF&O+C0fIxWESNG_yYmu|W`h(u|n+$|Otm=A%a4G18mOfIFw&Ml` z4h$9ae1XH!Dp3+o9r{3I_>ZQ9b-tg^(%yt(bn%+&zik&X^)+`a?tLf4;fz4|PzCK@ zd~?GCBLDE{)j&Y#mVPUB7q`VlT*NN!=#e8&6VQ%2@Ys!vd?P+H**MeUWZ%yZH%{B0 zYvQUjYnEWcf)JoIkG^t3Jqr^rn3YCVaEbpHG!Sn(%7YxU@3 zWsHPx4Bnhmi>tUZhnEDK8zvxqTZc)Ks_N|746k!Q)BR%33NUV1)#E=pAHyvB z^XJdqFU{ke1PqX$bo9{;S{Oj~^qS6;N!y%S2Aw`_^r4i~6mB$=HuLpFggU;GbivD;Q>RUPjo5@-YV+CPD1D4sQ1v|B zX2AfNALM7H;5M?~luuaoiU9eCdoTW`cLrjFP58t~TRWYFC#k#Smt%{-Z$TlrFyEF) zT&vqzG2Ah03kz0+X5w)HDt+0Z=qQQaVr#p?gE=l!r`#V)vkagJq5x>)7xW;0>9OU& zys2BBog+jet9o~P>B`fpj$ih1T(V~7sH#4_?3I|V++1*}S6aEb zxo^;b*xT39LLiwHN8R!b~-t-M-ZJezw(k*YOns(oM_TN1WP7j+W?jOIM zLmziB3pG}zU{R^a{CF;w5pvZiu;>(KA+RRV8A+dh!sf}$+>Qi}pojBe_*;A9RjU?^ zSd@QY2upZr&M)Gc)9L)T6lM&pKs!k?$_X^VWcem5tI*)!JZfY_XS}GCv$M zwH1;|k|F*?x5ndP=cDJ~B{XQ3mgb^qIjcT;BFO{GMHjMxm$o*%bVg=o?43Kdd7?ZD z;K56CQ?$y6gB&e12nt%tEnBW1I<$~B$E#O2VK+)m!bjU#SiH>MWuS!;QE`YDe=Df9b3M6mmCTFJGJ!=ldbmZ=(9y0=uIDWQqij0oUN zG!3flsEU)WteH=4^2DbHlYD{_R49jA-8%{rgh+eHctA9*lLz-cOleO$h-|~Jg1)9Z zQsc7$Le9}^aZ$&o&Ycr8a0}cECV_N((=1GYjtT6rl+sHr>cK2W~29N-7;2#3g=OI z`*EgTyWPa^Z&mE5LD1;TVOPi=;%4zgliPlbh)+Nt3Asc$4mROBB9{wX zmRM_{!q8dY1w}Uj`@Udr2%2)jj}S(E!3c9+2;>kYfDLg@GNdBy)qMgEm=MA6Mn+R- zF7of0efzV7E;J$usMXn#T4R3^NI!&{E7K$R^x+#inx;d1w9y%pwa@#DlvnDY3O zU};BipWFH2AxTcJu8khE`P3eN-<$nc zr;esB;R?vKZC>35CI9*Q|Jh(cy@f&n#7pk@mH$#}J>WmI)+>z&_VAouo`X3kXt59X*#H;19=gYaJT(f zR(9s>Sww{#NGyaR$YK_iD8WMkB?#}jLDJYCY!~zIx)FGw&;0GT11Bz?JNLaZ&*R-W zQZ9Iw7;~@!(>UAA;1-f3BC1hKId!n^W!3Rb?seU4?CjoAg}8m|N?`ceVGwYT`VbkV zR{DG>0J?w5KYUO^gaS6pY|Ky#TkCN0H{f6&&u0M|Vw7`Mp-rLj|Fe#IzrJ+d3z@4| zuAr$NIC${)AJuCfcc~m#wL^#e>Z~sa~V6ziGn;fwnJv0u5R~?{JeCAO!G9JC2MspYQ3U z!*G$3O}}^GlH!mnS3Zz)BYbbCgdh&nZ>*0ZHrq$EkUGAf`e83^K|8&1iF(*RZ=Tfp zeYJ<-SK!h&Z${Tletzuu@n+M5?DoQn*8V#MMXac!yv77RcQ2M`ZD$oS^mgjse+YI&U&f8 z=d>ZiNSV;918+W0qgQ2lxdTduBmO;STtoB^*q5_ZF>D0C9wv=Cc(R;a$%|QPYWF}B z`R%LnEUc$Z*~~zZ(OyATucZ&)cxq4aq4X-wZoQj6?I?6OmQCwN+|liD8k5*Y)y&je z?eHPp0=z;)Ls>-_)goDa6}rz`=%rTLd|c`5D&#d-J$i5>!mXDM1b(Eer*8Oh^~FOZ zCC^{J9QoI|6D>V(-n?Ik2GQerKuws8Itpk*HNiqqezP?^%=+-F;3L|IlDB($0 zy4(r0B~wR{dlA`v_Mi<{>$I_*fI$t0D!nH&@EAs~Oq)MTNy=qXO;9QI#r}8aCGs&r zY9+dGR`6mGyioLK6!`wH^v)3?k+Fo_uzHo(l;Lsypq_{$J<+&#@2^6 zVo52fx^t^Y9fY$yo0}*xcYBA}#1fmxaN-L~*B?ZHa)~kW3G{zF_T^-2j~OujcT-lI zfV|^Hp{ke|epMUAEZMYDF~!%-n^VdDADfXHb1D)0Vw@mFf!GaZtF!w5G1*Ht1T~-4 zY08*M2KqYbosDCJV*P_Im{I(5yw;!BzsO3C z9*vd$iawPU6{FN$3}go0+6{PEj@kE){VEcD&Et5&%moNrlo_gqw8^uVR`L%Gdeso_P z@$VnqeBJ^hL&?vuhG}0;w6uVh1i!r0?)TrTmVG{%b)SR~j)5~HeM_}}jTym^1F|an zd&-0ZOTkN9LZUmiBx4UPF?aPwu?rUVoo->oh*M|MxgRif!vgiJ_JpY7-u36E1DPiHL`#H>Ey}f495UQz_c;LHHJjTUfmN& z>hk4LUh({noPmR&7DY|I&RB5f&o!3CxXR-66bNsm)LtpJJoTKk3@)?`=2@^l)& ztm>uxU*Y<2xI5(Ddzy&5b#AJk<+=Qil^Y-nH@gDya8ZSd-Y1Qvz zR)C_qY?DgB6*-hL==4TUMh;7`^$4232-rg%5U$O} zjHxx{KU$sxj^5dDzSe=&K!{n9_(2C&B#TTl(xIpg=COmuJL78u3n1ouuY4V~i ze4h6d&c2v%YU+^z6ao@^eoBt_D_AbnGvJa`_JB1@!L_j_$iYn*0UYPbhUV~r!=ac$ ziF_^FVB&FAXbLpURHKB)2RS;oFEJZYnEtr-$aXr+agCaMj_JL)kT14u zyeBUjL7!!1-Hx5tFL{8LyQvMPr$ zCPc%xX=z7yULHoo5dFmDOCBB@WN{N5cx^LbAP){5qV{-k41-9y5zxkGT8`-z5*KAx zT;dz-^{hr`A^3nH*YsajD%d5ZQZw!d@P7z0&c9iu^7kaw73w#mqvz0=1-Yc+Kc--8 zrL8vz>G(q+tC`QA`@Wf_s@lwFT*oEtw|G@;XN%N&)Wq>=qm2G#rjV=`a~{~Oua9mn z(s**q({Sn1-jkbxMV*aN+Y1J63eU?we;zq-;6|jd;WZHD9D|n_XVta`v;_2cUeG*L zHgh`a!fZS%PuZN|ux1s>#MRJC(7m73!}8qw3TU?xsd}6^apuh`x^9GlvmYMWum0l{ zxOUp+_=lV*Pp&Kx0NUN>Uy$J#0WvVL@VTZz+RSndfOv}J(4J@BgDRESsZem2^rmAWFNn~3`X_9whB1tCg&kOJs!iOVh#KFasB#-mp!^Get3RZ zBuk8$F3iXZ_ytuEc{7b61$T5-tSH9!D#D_lpM2>(q~J&P2y!=HzZ1p^veA!;dDml2 z;%rAno?Id$FDG|Oc?;=ZwdB57h6l`=GJt8qg3oQjxQxW1X&v8BFb-?ogPNEQ(c8}^ zF!0;RR;b3{q1jM5)#x!-jD9}vkn|T20D0*j?)KcAxn``=6E?rdkmG`IVHzo8`3$+@ z3~2ia6OL{RyLy%Wly31_JKGvdy-pksMQJQ(zMy03R&h#T9Hxf%Jp?8X`^Am!J$kUl zoatye5hw5*|0)_575|55_>*y)D4(Mn>|*Ot4|eAy#D~F0JO#-)u<`y788-+u5snMHfRb#89~A)2q7p^u&ZX()rL;3oWy`j|Tg9cJp0If&m_F`lTy){_t53`wgEONL!9= z17S%Z!QUd{Wq&{UK}YSdW5e5fqq>rhZ)k=YuuwOCJj8h8t#i|k-66w`Z$Lmn205Vx zUGFlZ7R2bYeh2QE(jb}>kk?y*dh@v8#Wy7TF6KgjIF$Q()m^S_Q21~MpCprN`udmH zY_qgXdzJI&p9k~p5tiIO(ne&rI*H~Dqmp>F-=P4PIwBq3QX%Kq4R%BrXE8i^93qgA z$^O!dH8qv)A8SK1Y(HiRVJKpIq_IFsh^`EcoxnGK>64ham(zIlde`xBo6XJ5moM)( z*=p0KZ_ukg9zjcJX#$M1P@6ve8=#p*E2KDePD}}p{qD;VLLVx2i{&$Yu0J#R9j6QQ zX1BJ@$;r>R)eQBJFG*RUufK~@2EXLt7?v*>B~<4q`9U5}kEk*T2kW&c^b7W!6F{_8tykWHcqvjQz#4}x%ammI9_of zpyr5{719^L7X-|C=n0;ShsUNGV>7dMhJ<7vWVb)^P4R+`{=hkF{Nue6ZbAayZgF<+ z>dAGCQRx*y0Hd72`g)+TMJsl?7ROw`llt^wYP8jSBy6O*TU|G2YTe))5uBCo_xXE> z%34wTbfZK_;~{A(xI$!CI&&C=4*mHpK!(u>%8nfyc=P6|V3Q?Fo=`Shr9xxMHSfd_ zC${X$S!Vl~MuuYt#ppWI>2&nbO10zO>9c2t_-)>t(>VE05b1%X&Yr#BN>#2mGb;uh zqSQ~~U}0?K;ugkn7NMY<)*v$dhdh}15sU8#0^w>0O6VtF1_IfXO*(z+=1U@Xy1tf* z>`nM$+4grIOj-vTgZI+CFPh_*3?6kw;cy!DqcpkRxS5M!MBUZ(nVZY5fqfPjk zJ$v@u`1o7fstJde=!hq&F|*9QCU?B<#}Ca+k zR%pZMBvLiTirsn^FN|inmb`n<9>Lk(&r`5lB~97g+PJeWhcVC~@CsF@^rapr9o1<2 z?z6xL&Cdp~+rgDYn3N8$mapjmxvCMf-D0lF$*Za+AZ8&iII&tV|Lop$Syr%&I+aSh zM1`Vc#ucVh=m(8p$?kYs1xS5$Gxb;Xmgr=<7g#c<)I3|wKjB1mfzWjuSPZ0|J1pKew zQXiO}(lOh$cCnxUztt*q`#e1}kqaHKn29b7JilnY%?T3?c<{p?H<_CQbVjTsTb20o zb%YFL!EFIL8%Ty|NRdYl4||Pto&{AegqZM;E=W2;LMBu{+j~ryc}&Z>EX-%wG|R`^ z_fxdxtcU-|0m&MEYQmXYgN`jCBQ*^50N?;2S>aZa);?c34zb_koGtWm3(f1G81(o% zR&=(8KnBxW%pQTYWZ6mfu!zXKCcpNnIVy<1HOAxYN0?J40Ja5>BOB*Keczn^75TK* z)4h}uWzt&5u+x__Sfs&OCNvD{g|71d{fgZpzF|=Zs}i70CP*cP5`-a*T>EF30&q+U z2UvdT5pc&Y06P|HK(#|F@Lo(F_liLg02O#=UX*+jv-Lsgp5r&peyy*My>%<7n^3*z z>7~B%Z?&rK0EDk)FAti_{j%m>TkJzN#8r?dpUTst9e^lDjSx!)6m^5a^{(MzN>92P zZQG_0X|)bPROG6&f)cq-P$J)!0UEja-H!t(B-n}ydh=w>t3i=H;q3Hx|2jSq1+uqt zr17b(JKe(M1UxJ7OGm-+RfBEPPM!c%hQ)bZCFXQiRkG}7Qj4vbz;I1(lfa7uQ0 zbI5-u>%l%`RIi9u41CAAW!x@$==^;Vt?FD{&Y%qNrVUNp~(#8F2_})VhM-#`8+8li=Hdw^etJ7Wpx-7 zD=yCUB&U$o&Bfww+V(*Ky-z3h3|@atkTLgB`)_5;mWSS*A7C%otmC_3e-S+J^n6OG z(T-59W&e7$^e!uy#{6*t0&i9GvIFy0u3f8R^T1B~OxO5p%T$BWpFUaj`oyE?@(+G1 z$1aPf36aSYs|2;~g8X->>|?)k=azJL9=wHqteuXIA%gKoyu~U3B^offjzfwuE9qjN zj)4wV6pxOt*mB-l(_Vg&#=Iu5+?BlZUq(9Q;4!;Q%j6$Z9Wo96L&v;!nyG=o!%ea$ z(u6`H6rW4}Qo=>%bSlL|#SmRwd!;pI$wzngFmk^joo{hEASr#y+OI94D)`shKa$*@ zBq-;Za9sLfu$3Gol*P&yOT`LF!v|T&zyI)I!K5zu%rSRiSGu@Iw{9;AcfE_!YR{(U zeo4C^bK8>+d0A@G`=0|BP$RQ;;CEJ-_3Pc6eu7~wJ;4pfABx$0cI3ow`5+!CKN*Dc z7DHsH7<}8kBZAtYSKJ(#l_489=Y{+)bRuO-otp5+&iRufADyNf9b{-Lhevjy3IYKC zIgXzB<|u7)M*KFvU-0$o-l-g90PfQcJUTa4zt@3z^M&~~WOYiIp0eh+%6{E&9PY50f2q4C=0>iZf`?O9Lx`=v$N z^?#=xR%&_t0@W6LzkW;bPwlYtzDhFB`#7)P)=7*3G02rBik8>P4waM)vl31(&kl9x zDQ%;?(WcI&oFBPTOpN-vYydq^=lbRtnF~~ml!2k4x^vy47kl$=jMqEE7Bm?Vx+l+Y zyKJ}-hey-ovIETzon8tmPrO|kAL#n82wY&%xeCyKaPIsAL@hK?BabRiojSJ4nVZ5Z zdrt{Netgbv){NTzax%1;QNu?zj?We|vcj$tzESM$8zmrcM9lV%L zt8-z-v7zWsu9uBdKcDhvUAWi5_;?jbnTB^eQ_rp7oG70*SPQh27@dRd*?(#9pX)iz z5X+LSkB$%F7?v(&X>2JPFV7bpz_`8fPp7c#%Y|0Gr9UIF3FFBSkUW_kUvQ*0nuD#y zqI%w$axg;@k)UqK$93LZplwad-`=StrPE>CI0EnCkD9b-$s8zgck_T(y33I$m`fLW z{tVGd4F{WF;QplKgxGR%8qQx# z_NxI&N$RDQGDD#ZLArBJ1Egioe2N?9j)?HZZ#0OJuWxPAI{fj$Vf-|Nq@)oU95&YJ zuO7X6bx!TlZ=eZd$L=p(&ha74ImlL{&=`EMgCIEsCxm$D!U-EID<&uT3dV+98aV<~9gYuu*q-Wjc%|G( zM7NS+K%{h0>ur$sDZKN<^!A4$UpkMrzkWf=x^=tL=Yl~!yT*(^g;aw~G3PW0C+?F|YUj^U)L%HuyK2p3M^D+*R9-vnE3Oycl7Y6~YNwMRm+2kwKmBo?|4SSTr$R8HybIa+wx+ z$JR$)WJ!aUOO}27*nOIw+n<$VX)xPob)rw3)I&DclSoUlSwP$1?fW(vtXic6ynDo1G5=YmaBhf>fYHs%+s^m}A`JDLU z|1_x=NJxh$J{b4r#rda&*dB0e&{{3BXW z^z4rn)@^7}E7;J`JC2aNJ|p+^9N5hyI6bj-sxF^^mcLC>{oGIcp<$=C-s3d5A@>gzYF zcv6%36g50OT+})^?cS@7DomzePgp+AyEG3Ag@FfF^xNLuzr6E>6&MCC3PP${%R?pY zr<*U5tSaYG4a7RKUl)^_iQS;14Nkuf<*quXDsr3EQtBtHc!_VAV7*k2f(Q3~0S zQ%zQ4S9Et8$e&4^kHQ)A`J=nZ1w}Hv4b5jorkkL;lUIFC*pmzh#hqCByak$Xss+gjVNp>UxI{7hrQ!z< zj~*imRT)29?N^0`_ua*2O4VT06;KEHYUYV@A7`!Cpg%dskdd63E}?G#e- zTaM{ZpDN9qDf=lRB*YKnu2-8$RTZ*=fYpczAlQ1$0M%84)jWZ}M_-@KUlIb9~IKS#hAdYVPfqY6Xj30Gz51_g6Yzm}Q4! zXa!0ooau6=;Ks)A5?-cj)(EgYffc5ig2LkUTKe8fQLZA@%&(0Qdm#XYz*E`PYx9pP z02jrXGkt3ZrnMd7Be=|%Y0gXKij?YUPc8XmkG}O996jUkalv0GnB+<$p5Mw5Z_O-Ck0pVLt_5 zujn#w#tncf);kyE#|@wl$k-gXZg8nq5l>B(B`kvch=I$!Yfa=b<(hlJ>o*kbG5l+y7*py|D%8 z=jjk(wRaOlM&-wkkN3{)-K%e3oNy+T!dhW&?g!+_?r+1eYxd|!xfjXqV(iKA$TA%% zaMde^bksz{k=I+1#iApjo}4hN z-=s;zShg2+0_!5YZ0v&LSBTcb3mp57oPBEZc&ShgMa3uvE#coFm(WcIkdp6A_GNvl z-?hKxxSu!ws~lH<=HGJM9nX$U!g6IL)|Q;u&^05 zXFQ&#r%&sdm`GO33%OdLe1{4nB!za(^;!q!5vj~Mv+>pkayUT_#LOBfSixV8$Rj{C zcCWbEQ6|x{)28hN(;@Hqd~&h$3m{iE#3gTUC7173qvQUQ2-jrh=;Mp7V49+&ps)?2 z;}c^(HmRTF#GY_S^j70ZOUoKZ`1A!;`Z8xsavyd{*3Ji&#@fvSpIx>Wg2%Euvu4ip zpKiGV(@C~{W#pG30`o3u7uo8j{y37}s`2D+zI)U*st-=_p7~EV@u&8K$t)fqe8J$0 z;jS7~Pjt!5nKK9VLkx{5X@P#j1tN$g@>Zm^d-0Uk=@@L+1WMFut_)k4MNK z&^D$__`=8FvWGsVrZ_3%`SUw*aWKBOTNE7~9X&re?_~CgBi0wR`|x4{F=K&2)@^L6 zfan2MuS^*zhonLf_+J~xa)r-0ow%dRTxrfm$mYKN`%_gt$DAcS9Xg3N#Oa9ZrcK-W zHX+u_OBYs3@76`Vf3fVojbb;n>E$TcBOydT`6;l=TluXMI;dV9nRwt}Ty<%3t$2d0 zYu2_`+5F@FBO7gP{XsWJouA`4WmBvZk!A6F-K+eSf`+ug3f)+})dGo?x@-!B!49p8 z=!|KBJgkXWI7rZ?S)(qj{D|LHz)xN1{$!y2Txl>)JD$oRo$eA&efsuQkdq5-TO~Kx zmO72fr%3A+3Ia*Ikqq5z`DKHT-{r1K*ipr>=P>DecJ9SkpH32+h0a=clXdG{sTsb! z#f6ukqSdE&*UnUHLv#d5XNPd4Bm~!b6#AS@IrDK}bn7v(^SlSrUfy>}Qc3*czr#`b zGrsV9=PAdaA9tuEgTwrdYs}j~y1m}DK93`CYpt+5A=Kwz?<(>1>$h)L7XvJH??3XK zpI=(Bp2ARFFt1W$))Ygl}J zJE~R*d&Xpf@#xz|(~`oJ>HDKUc9C${fU!r}?WMh-_P8-?I$lg>1SEzOV&CJ>Fzt?A zVN3;rWCUDQ_V>AP=lLBzie=|i9ps%0$DU+w@Xt5he<>-YW2G1pptW@$1E70$6&j)t zgBvJK5^i{h=c|MYZ4j?U;84xu9=EsKSH0+4x5$#|N?N_;mtDKQQDpLelgIq@M0v6S zS&Y5mvSn4M`Va*~#5GCG8?|%Kp8f*{1kBj#y+r223#0`TK%FUlv>5*dEI| zhjZhgrlr(fcDp|BAyK)4yGD+D>dcuLOy2O!kVjEWrWLg|9+juXh7EcJ)4QT*8r0zg zy?-Q)yr}NoX+@#m7K=NQKm6tJs^(JIN_6PtWe@7QU-dLX3m_{BYhY}Q7kP2S|M6%e z4{D1zk7@;{B-Cp&zgu*YC>iwgi^&BhBw&QHaBPaSEy`*Jnk?2^5OgzW0yS{JsE$K| zuRO8<{uw>@O$x`t^)_= zw0u9`(o(uFK6#qV1DW$Ov)~AYLq67@G>?9HE4NHf4 zXkIkHAk=n5T>7hRcVL26*KY%;!jK_p`SsDWM|zUS8Z{d@IXMZ{z4Ki1Dh}g77hH2Q zz!mQWS?Z~HJlYujTFPap#L7w3HZAp0?(6cR`8l)O7TQV6KPIP|@D>6(ALGyrYyS6T~xez>vVH!NZBytH=4_raBhly1T>`2A1+UqrnvR)6)9 znCCN4O6tO;OGPU!YXF)SUIsUzCAdF%SJzys>|`2Nj`(*ZTr(#AOweSsy&s>D1hTuh zG$5hWb55nR62*gbM`|}#+xvU=!U5|1(NCR(O@96$$Df<>|00#^+fSV&@n9*JAq>BC zsC-Go@SuSMQM|kY(WU>1GO9<_;L%=|)WLwwC=8mKn)nkY1NFzTxis;P#A7~UdcG#A zABrzU6qY<`B>j}i(XU4WwlFjNLBCnw>9fL7r{A0hF!(eCFtz6sQ?mK9yu6~mnXX)3 zuvPqtDtf$(%#0HHW%^J^AUZh31m1uEMK`%glcrzHe7~CaF>>NQnLmhrzuAU{z{RNC zrmRDe6fC!to>`jcc(I^>Toi^bTc|rIFZ=hXt)&EVc!fUN zl`1+#t94KN`u+gJUfuk%->jmkcxu>q-sD%IBs6Oimf~a2QB^HZkZ76ht&YVcHY{gn zVVs?~YQ5M6=^VUIC!Ko(sR7OCnBxfo)zMz?L2RC6_6{Hp&;@AV9tHAkg@Vu5?yvA? zOjF!DKALGfxw;zb-p>!oZK7oY+S>{MXtY;a)=f$>OlmHHYyz@5B)G^wrAg}@jr+hl zKoOwyG6DKAziDbz*v*?eD6_a~E-e@R<2^IG{ff-^q=Q*ZF?eLa z7=PLyGPW8xyr30=VeI?rOZy)!O{}>uj4)v;#^n_u0jH^qj`o$bXVc&sb9=+L)T-rI z?_L)K@bUJWgLTm+R;KnC6OmaW>MmY&Rw|v_+j_9GM5rfXtj4BQNjSfba5>m%D>bj7 z-TT-Avp!EJj&?3PEm|>+S-0~v|DqWqSaHm>jla9-n3%jq0@S&wW*tH}d})Ls5|NI# zkZ>ZL@1f)tOpCgJ2OWK&7wKcR{bi`$Sx-D#KI}dBrdpULY_n374L3rusdD+b>GRxV z6q@LnA8ngi@cF?u8lttvxR%vARa&`B@v~u}Qsdun^|hQjoO!*%q_e_jAtDcWqlVsE zh$z&X%6ybVXS}S~?KQXA3XEs_N0VVN8x@v?gqa&z>1sb-ZE}lpdfK~bd%z+jIYZH9j9dzH< zy8t8#GWcY1Tg}Xik%jt;l$DR$n6|tVi>xY_8CuKub&)9XpsLK4b51J8WWp%+m)r8F zjuJjj1Dk_iaxFQ~1DT;g?(4P%rly4m+-#HT^ZAEvn^VGtn2q4Kh0SO){R!;^!X06y z^sq7d6WaxPs#>`1h1EX_z4oBmL|A-6N?C+y`;V*I-n-!$c#7fz_qGCJ+99RDr&aZW zY>X#c%)o>lT0_y-j&^UY#li-A$UOUwC*b(b)$!)sRWFV8ldhkvp(M5;4{%Ggd>Qw8|yL@56#&I zr?5Tl?GOA+yW6CI$qg8#`u)P&KcF=#mA9W*FIttGG*TivR5+-l0@(kp4enw`hxJ27 zjdEqnHmQ_&DBi#O?fIOn%X3zHgf;2orpLvKx4#tGaK+&7J-=MYMmbj>|H)r}aPZ7S zch}w^l8dYD-23EQlUD@*=6zr_D@%VZcBzWw^ewWE?QXZ~Z1n4G1amdED-N1hh(TYBPNjNXcUeB7)KBzsw_*>88GAV1_G@aQYVdavb&otFt8=cz(nc_U z7bZSb?#?SvO^4pB))AAU*9Hgd{w=nXxDtZuClEF zVGeo|57}6I7sO0+3+uhS&R$~PAamicmRPASNTgr)X^R+BgdeF8iuyj19ygBP^nwEh zScwIOomfPKFl1GDgkV~|Eq-5Z=3Jh?#*P)bx65UhJn(Lji-;h^T1E)I55$ytLo(V= zGc(nZ5}?fy#F3_^mF{I2cGCjf7MI+%z2BC4o_G(ZmSIv-E?HbJpU)YvY{`G(S zzCU&|3y5)4aWq<<3c`S=g_%Sgk*Z&vjRY|uyudg2XPkTtdaVLzjw-l#`t(jz`XGf8 zY2t4IVl|FL1VEuA^os~{mNs=ih3eG9l4wqj(7jA5rQeO~j` zv*xxuvyEG=yn?KR#^rbPX4&*t#(=~+^J@c(OF0b%Z-ZrkD}v6C?s8sf(QH|vpXtJw z>js%MN2Q96ldx{afQ^2s`z|pAO>uKUGE5}WIl9LUs=oD2pmnJEd@)FJ)h;D3^&jT~ z((g5Wym(+hp4^QJ)IlOC3*u6z{#V)*4TDdw?Ju!k2qdASJ4Z<5?b;ulTY<8d!I4+k zFQez|;cPO5j>Youn#-GSXc`L4MIz8k#rtG_f^q0`1|O{5^^7#C<(S<*!z#@xE_VgP zG%a3{Mz5Vd`U3N?_Scx+-SPfUWse}7!sa&rHO?z-(3AZ{Tg9aB-eyq^8Xu9yce(VQ z>`q74Cm={iHkVQCqy@3XjqI8tv@T+wzP)eZeRL5V?<-*X@$q?gTt&XVyr+#kElX{K$_U*h6eeg%T;l6!KlGP<8o~A zVxO=Ssp(rz1gy|4h+zVNxb)r5v{6(1!XKATI&Po2=8SOC6^xWQwe$dsH^nc+@atR0 zcTHo|QqIoBpXBTGCHT5?irdUwnCkvx@aWMbcz?P7P9obR8AMv#Y09?mo5)t(R!rOQ z=kF3}y~?g=Q0pjPv>^V8pC(pL8P)GbReb00)TphKC*73F@Dt@MnbJcdr66{MXJ?7P z))8nluX@cj&5PzF8nf@~0r9Vb&QBw&y+YT$ z_qAb(?(VInW7^a%`uVNSs5L~_YK$yD(`>}hp+BBZifU9TVbdv(kc@rN^~P5H=2hD} zlT}<8E@Ty(>QOOFkdb-WSWZ=ijNocO7tYwp;yCRCJ^S=obKBxrz!~8fBvp-7%OHzK zU9tA!uf@)vF7uE@{_B|Eo>p3`@h4wx$l|cd*U%e?l0rXzOZ-3?@jbV%4SH_dxI~fV zki|qNJCO?-%{y3khn0Vq(YB^PHK64ir$b@D0;iAXEn6G9eajM;KS@syt9=rB>#^JN zi#eR%jl%h@-f@0w`*{YN6kHZEuUI!)@=rKO*vv6dhgdV4~nVAzNz#Y4= zucwq%=Yp8@ePK(Nf8aRJT?mI^b%w00WP)tZhamxOm7iXxjozyuxAVx?@431y&U-)% z%%b8R9~vO3^w2%}tVEMtaapo%KJj(?%r%Bt#k;c9XT9C6e{zD+0dfD?R8*0bVKA2j zLIii;FWTKd&&+D!O-!C8iT&eFgK+NM-11k*V;Q+g7iF}irfpn=5AEb0@zrLKMkbS$wvL(y{u^1I6c%VS#~YOY!t{hPKo0(QwkgUIlV51ogz-p%<% z47oqRC8-z>a*f!5c?^j$&C@SfdrUG=Xy|Y|MR~Zo{!GB^fezPht43T{zDN z4iS>I3Sv%FW(HMw^@OFvr<%_r>{w5C>vmhA#iUVIJ4aWe%^>Eo_5FD3-cXfjF#)`H-uQOHq)JgTXpX~ZZPF} zd>!OxP!Jhc%wwijHfX+kMUGzkL&_`bIg!?$ z@f?4q?Jfo$xfN>UZ>*^}o+b}fls~gOf`A2(oYiTy?vB;9POaNQ{wT5j*Ol$_&`(yP zt3E6!MdApTq083`YwTjDmgIuoPd}XQja5n8?sIj6B$^7Sbxd_cS6HehQ3b1G`-h4o zXrFwLb&f2uJ!5_Qz~9rGLMt~7#r%p?IW5`?EsKn`Jnc{Uj zOOON~QtEFV)oX38>^IiPv5qwYh!t211QS-?)9p(vuuJRi;>eR1Z4)N`)nM9gb6tcB zt_(OI$8C;fc<-Ax;>WbwL?s!$Id7gH1sES17dD|++cxIIMe%h!!G$OHTtZlE= z0hP}04cpd!k=@a;242b#;(xAz#}j7GyyH8rF@3GIhLd4ynQi~053FOMgN+=Y0Sgr_ z7hOShBkCN1WMFl(le)r%a9^pckeHa=AR%+;^kSt^n@yoz@QknF{9zG^Hkozr@-yG> zc=<+0MjJ(M!?%bRR(+qE{HKj7^Rv7vTy1U=nJ@D1y|l_l>I6OJ>ksXX418zRBzcpr z%=(CgZ#xs;qI_CI9bT~B{jJ=OJ9c%B1w%a^Wks(Di7wtEt-XqaEWol&S9!;OUSpv) z-6UqrjTN`Fc8_Ngo9B;j+xl$`B-IXVkhn2_f1cB%n}ZjdFnpDDO*vAVJ|SSn@$XB$ zWk8m)^+VTO=zX(wwfXtXkAathc}mx7gXL!&_~%oqP5x8v7q^X48gUz9%aVr%it;Pm zx>kKuNts3^G0AnU%@Dy};=o9T#NHswL&05vR@gy(yn%;UBHVx1&_P*`^ihp z%MfVMf~yo1B7ad^^FvW%vPXF8D!&A)?qwmxGE=79$VnS--+AaC4Nb; zVYj8KJJ6m&w&yNH*VIuzTuL>Dh;rA-Mtw}~>>;r%Z^nItP7QDe@uu251@iO)%Ei~11eUhp}*jf1WI{Q&o#Mu&cIsMOwh zW1C3OJ<@+vp~!HOwm0)i6G`a;`?|T-C4Zn_IfN&%&SrXIf{kwRUo%cB8cOW<6`ru$ zZ^n-GZtXM8`mm1>Jxy{IecAHGy-cdehJj`B$E7puC(9b9pEFc9G~8b<9?iFFcce*g zvZdi<#ISDuf-2D+)TO{_hfn%TA~+gX7F|5*4T`Iz=4zW=HGgVeL-^t5pP7}_;G|Zc z8!R_#R)M(pYjB&q2Q#D&^XPg@WGj&$q$oNi6$hTsM{9CsXXPIO<0m^fMh*GCvD0Eb z;0scG>uF)fTXmEep(xyp0hNWZ;d^{vuDj<{``R*~U#pXeFRSGZ{kv;ydqvHBS z^3J`Pf6h7?5?AQw?aenbR0%Ao!dMXRo6YKsuD!LXeZbh1Rm%VAwyd*Lb{kL=VkI|W zLR!V{{QJ7CdEC`CdHMuF<-`K!sSenE_#ew2J+rKAnsfEn3viP5pw1IKypF zxPYvP$C4B-W!KG@kcqWQcGh1zW_ylSCnE#d410Yu^>QV$xHcID82MJ z!ZN(Dm=vO5oW`4&ZZ;k+CwmyT*Ql|EM|_{oXs=gUwyw(e3k2hXeiIDZUWj_%6uGPw zviI%R2QTU~RN;{iQa&$a((nL zqo?ls^N43l$JFEmdjtfl3I)STw=nClyLTI-v*v!=l`=W5s1CzkaDamLwPcxw>WjM> z?I%^J`1Be?KJUTY5I~H=`>u%rT?G6s!GGbnod0wSIvK6}G3OnJUUiQ!eU@>3w8v`@ z@PlR(Ne86(A}sJN4}`%|#`=bXH{;7@sQ!lb29c42YT-+S%u@SY+Ih{Z-Dj*}a!I>UN}PDcA%dl*A92pa7wm3?UJ+M`zE@=)p0 z|Kt*%rd1?&LpglbdbM^nc5`v+v7$v-HxK!$tMZ~L%-*2D`bF38^5r(6`cMhv$WG=0l6C-7vU4&_;!wTbwcX31TYo2eIy0rK0_s&=a$ za=3DRG8$am;N1E*VsG5mLnk(dd&7scsFV;jza_h-I)su&cb14b26THvi!#O*-i9i7Y@eAO+b5Jl(ons; z)`>noql>BT_2KLDK9<*iBK zam{{aF6p{EDw125dS9c;0=jNi!C$-^sb}c>vVF`@X?~~k72urdrcHTXE$b5nM)S>i zZSS;DADY-;Vb!$R8AG}?D&wy96b)Q;M<{Nu7A6s#n+ zJJjn2nQMC^ge#Krx(9z&GE+5dj;xO`n7LtBitzX>#~*k_K9}5Huc*;O!0YK9p&+EN zM3<~r>KC;p?#9fj9*5txew^jzANzXS0JX34*z69Uj8Z2>-TUBvDC6iDx4SuM&~a_| zo{Bf#lAur**R6LOukC$B&ce8pHKJ#5=8xiY+!l>*&!(rgElCDa5TMw0FG);M0S6B` z#RNkdzbNx1wfH|%bRzdRc`w(+Z{E@z45`A z8_v(b4Ql|k!7d8}R_L7(o-dSP(nrOGqYT}YJNP&e&^kMI_K+n`&Dgxsv%d?vGWM7jUtVY!0%5JbaOitg zf!C-nqMS1wIh0WUrgFnGq)f+F%tLtHafa-tSD1sc#ZKu%6@gJ0Bts+d{xq93g52kj z;3OGsl0ZPDHa3Y!`7_B&4W~7@WTVPss~IqS!9&>=j%YTH~bekeRn{fu`nT-Y!tBV56&TGL{{EP|NlZ z&?hV<@V|Mh>^19RCL~R-eXUh1fmt{sdUvqw44fG8BHQ1kGHl*;RaCs<9u}K7^Kiep zw|{bnB@?MW-V*KF`2HvXsj83Sy%P83N4Laodu`7pw|m`UFKM)bb)kPifS6lT zyywmKf_omqcBUWE%letJ1Z*4)PTwfF+g6{ReffEETeTfwRm1VirGN**Wrt|Ag_#aA zzO(Ioz?A2IQX(wQHjg!pQYnEY{z81hG;v+@l#gS?japbL7-r$yyEZx~2atnU_Oae2 zN`*w03V`PSb&hY9`J(eYS1aF;f7E>zRU}aM%#=f9*TSL#lIcHU=4W8X5UX@Y8mew> z%Pp-PJb3UW>{1E9jK^@QeKd^yJYvX@dcrG`?#U_otptPwvPA2~EjI=%|13nO-+D^~ zs#?F>f9J;X%c{z!X4#{yl@MQ0m6xxamE4rcflBR)N0eaXgG++I6aZLn#GSFuk#R=Kf0Bx<2@iKVD?mpFo)uZmKyP5ryO9$N(Y*Pl8c*{~I%n{C?JQ}{KthVq zl!~`|YmyGQ-CbS8KceaW2$MIduLD6r++HL8@$S+3dc2}umOLoJ9!cCyB!Zq9X6Cd3 z){vsmv1{BLSFkTQJC~IGojTorH_xq_2l-&$5#dWhoR?c(BJd>rD70xWkZA@j{4j5> zrp7SA$!37X?>2SG??T_&4tQ!}on;%xrida{W2jjcBXIXL&WVrbCR&)>!7kg`a8!&VZKxMUKD}d1=P0cT_qeC>K!|kY8 z9+RfuFgg6*KAxoj$lJ0as(@a~5Ht~w9#MKgMneO4FD?||G}fg<;g&|4v6EZg)(9jo zqi!P5p>tRhK$wScz)!43KqaAyNDUKmZh?h4mBak22%K49ae$^TP{S&3D{q|Z^fgfYfUBLc@!=l;xopP)23ak(J|#Pt}TG@7V|=2Yw^Yfbp%zxRxU zscQ&%3fgh=xvH1H=(;!O(x@w#`c`zp>@YO-W?@(_wy{D# z`yY=(!`wIvrG8PrDN)iqL`tfeU()ri>bMMD%>$k*DZYdLMQ9>8H|^@o*uJ+FvWSpm)ZG`pZ8tRGJF_(M2@(=sh~VA( zJ?+)S@6sjV#O0Yrl1m$oibkMPX*;x+w)ZN1eUdLrjWOHaI+KJk6~`tgywdvGdXa=g zra;kDnQ~MLO~ViSPGV`ku}e-uVRTU0+_iVVer=r1?Tu*~`HxDvA9@db+)7<-oj*H5 zUeF%U$$&`Yppq$46+&tYFlvv@F_!+$TXbn7k5`wFIo>@)@jeDup1zk zqY+whB%GEB14cC*MKEKmuHmpjR&@gh4WhZCy&$x!a+bZ@X^NeRCBE3mm?ZA1rZCXp!UD6dUY;}%<=-e*iK}m^*SQA zrJD3YXx)HH+A}sX@W#*)BU)fkA(ig|)XWc91FAT;<#RN-VZOQIqww=O*9G@oc(2FYaYVMI75GZmMu4swlZhHanS7K z6~oHJ7nO(ih20bcVchW~Vr)r&x3|{2g>TodgZ1l`ZyK4PA1zr~-^^>;p0FL@?4zB={R?HU_A;F$~dW{1jVRM zmsd38EK?lCG-u9vFJ>5jHH3@&M%oYXK(g0b;EkcK=W~k`V-mx*_ z$p#t-WE$Ab6sI2nc^V+Em&@vJ*Niq+5HuF(HRwRY`S}zUBG1Njk9#F5=na&RNSNSdO>jvuE_9=>?E<&~vqzyKI+Gah=W~!%5ZF_eS9FDf69+fA&lVmYdgz z5#gC-!T0W|@lAk)j~*4=Vfkrun-N}V`V3isYTPj!lp24Sn5Ljqji`b(WY@s$1_ot2 zW?Pu_$93`UK^u{BeG|}=)rm&MSrR3M3l<9QZEv!pvxi=Nan9R2N6xg2=}7`m8f3Y% zAC(TTe(E0Ls|8ieZFpT6aVxiCH%GB@)pxJvf4<smZsk9@_ov~D)5=_}0VU4S3RtZPWX`|; z`|2ETX|?S_@JL+T#7Zxeo%|?{<7MaF$6NImU$K=htX{qU)_f_$`>o#cCFH8w(RguT z6~e-1)nq63T4@9K&-9Cy$_e2@g3xh7V0uT*fHJ9POQ zG-bO3O41Y8zB!t_d3d;0dG4Wyt#>LbzoXy6S9@;TXV0{U84p`M=?ai#xS-5LXE=St z*D_SLh+UcDoLk%C^|O=i4CDn7toyk- z;(!QWUqu1&cb{P)L0NrIi`?7yznAdDv+!LQb=rs_`+;cS>lO+fQXsVt^Zs@X%WfXvGhd{z0Y%X@0iLCvq1#(A1yJl0o!icTuMXIF@p=Ce z=gH2MxzZw<*5Ess2L=|LhbudEU)V#;gy;Sz{Z=)M)8D(TTIF0_VCAI3kWF(XS61Y! zJI_lUlB2Xkt!!gRZ9DHu{-<}5qp&*8uDHrIwtjlT)fEW0%E6)J0^XcNUVUVdl25M4 zj$AY|Lcu38$Lx)_c3h>RQ)|wd+IAZ4b<>X0i*O0O?GAtrW^xKlJik0NWosUc$kWW8 z`+8`^d#66>zpg>~Ac^GP7UEFZjJdV+*q;zRZhf0~lLB9~|K7*(7KfMf6z41vND7f% zvNSaw^VP)VxqQcKXuPB5qOpcZhw?_BM*AV}o__XPcy=!-{}SiIhBF#+XqwH_ws5ft z-60U>6$&9gEtGpwldft`&JBEww(w_VK=fsO$-EH?;(W`IT!;!MG z^?>CGRj~;Ptno9-w*mP;y5qSZg(jfxZNgTqkF$5Z3d!k7PP+S|>v6{?+yxnR~BBKg;ZDR`)ualcm|$#^py2>S;UiCFt`Q`|Sqbb9T&rU_Cbb%agKU zE>h3QeANTpA%H@A^iVb&F9&qTmnje=6*QNGH_d2@4C?GF;(o2IbEh~azI?r6b{ABgHS%~)^sst=t7_Cs5f8SkGHUb*jC664$W$LkP0VaKfmtQ+$ z-bccANy%Z2xP?C+KHqdWHa2Wsn^)0W-%BA`Wm)Rd;UF;yRa7`s>OcjgmNODa^t*GC zMCCw5lR*Oqj@0%}C-;B#otbC`ZoVi23*eZXXz~C^alNK&xmHc9w`bw9GO;%6oEh>1 z#ILMqQwp`ca>`@7<*j^m7aPmrFPE+J?VjoJM{22GQ=sWLH?damL&}MMS*9PTYIVT9Zd)tVh;jzD6{0RNoU!VTSz7AVzx10o!-;zvhDILYWUU)(8(%F)Q^*Q*&< zifA&)0~qyhqtiwMw__nPiRNpNW3$qUBBB0=Ys6*3Jxa=TdFuIw4z7mw?o9g>ifGOa z9(qERbhx6td^51maztVCOH>@qHl&P^lG36FCESPZ!tt{I{r2wFuCD5KXU744fV{}R zme{$}(92a*wtdTS4;OiB=~1D6;6Y2I4#|wo{xyeCxXnI}KRdU3wo{G9=zamybu1g`@sOSNhE?zs=T-m7&R# zpeLQ3bDsW-n`f!9k%f%Gs*SDL* z%^uo`=3Vm=%@I30Y}`1YHl?2y=@)V&^qbR3C5zpWt;;G>KlK|v@UVH>@Kd3M>Q3E* zC%>PpmGl10B&)r0THn{H4?MV0ZlcrH+075dy8YxL7w8beTne7TyC8|G(z6h~G=(tC zTp+o$KxA#5MnM!}e|PWVhD?%@j{&eGxC@?fHeEffWhB#-iD6-|g@e8Iw`(4a*S~1Y zTC4tfM?{qDT!Oe*xL(u(14w8?!pii$i-$|aUHe%Z+FFlsJh62^j)}tH(yoYdm#q-h ziY5-+GdOvUnZM??p#_3g{{}RZX>IGV)l&DaO>uNedTUJax5WmA1y3HEPb#unGO8fm z^uXKihAFG9Vs;E|wk=t^{zbZxf2pGX(BM^Qpn#Ve@>T`cc(6W+W#XNZknRFhQ*C%S zBInx>5i!Xh!^Vmv?WXd%)aZGxj*$zWQ6|wLQab{XfkE2TH_13CeT%B=_yi-sqguzE zNPkFUn|s!#(r@>~_z|3veEk>{#eod`gq$xnHE6F&!IzBrqP1Q@S zuwldWgqnL7j(;evUs7wHS?h4QUy1X^!Ulo1Br7X((?%v}g_id6Ds+J2AWDk(J{U^H*J_2Gnq z>4RUjv}k?2d`~3D^US1a>WSt|{MCd`#Frtb?QLwyXoX`)znJnM2v%30v+oF6x^YQ& zL>5o-AqiEcrUv1uf)fk;bY4((jkSJht9}~J>F??Rnh1|-FgAmg04Y9-Ei&Nyu6%_-2>!Cpmm3>f$^`I)X#9IhL*N? zg2bEd0Il5;?S0Gl4h^1vM}Ni)KTv2W6`815S##^pk)g@T+&n;#?RXVkT~odst0`Mv zRaw2W+es#))V^Y3U$)Q0>0LTcFvTB};! z`0U%uh5*N(F=8r_3MR=z)uvDP<=GQ{rOv>kfRAs+{`xl<)|3?M4jZPryJ`+B5wsviN}c)G2^N7G?n1%E2k%vIOkTa{!=zW z>5$3$wfEkQx*76^kxp`LJN8VJ`&U;8OqAhF~VrcWBL#KwOU)V8OSy^mjox3KNE9@7bjbI06 zVobC`h3m9XiAnbrO6R4W85CsLe3g$WP)rmph^LytynwTOv=gtc_+#Ke#+PUwU4$G( zK5N>DA<2_V?UK@7g?fxRRKI@V(1&h2*~&w#Tx8ZiKoNw4E(piMrc-VK4v- ziP||||F7~Jr#yqIC}S&XV`Up;TBxtv9CQkXsOszQ1luDa_@By3vJ*FHC&K;m$~r!g z*>5@jFm?T*Lod9wYih%?Cy{$UX;KxnUUO5p=rWFHa&rElLUPf zt^6IV-e7lvdL`$lQ(0R7H7;|L-=5P=&UN@TRVHo8Dg!M&0r6&wZllwQtHeb^xZf{< zl7)oks`dz0|5ngPq_1$`If?u27uwZ4mvWkK)$<>fy4@YuPhZ9w19~T1`0|>&a&eV4 z_x_x>s`=7P^L-1Lb&N7eptE??oZICRMNL27`OTU&Yq4(k(jddF1;Zu>W)&OUNVy;p z84@DqHuphHfmd^#KqJCD3=KZTbaH+Do2iOjT(<8+I-0_>s!4uMgj4bUA2G`!O&YoE8L%9 z;j~UgDB_ofXI2NOg_lPYM>c9y0@yRSCsT^~JE2h{N7k`<-n@Ae67t8P3gHeu;omju z%Z;s8Q$A@g)wdHrG;8$G66Y%`ukVL%>UdK0aP>L3Cweb|7sV4GzCAZZt!UzXDUmtj zXk+`HXz0*TRjr2z1P_EYT5e~TE-jgKf3tQX(fc?;gsG5M04xGJPW7+8upl|+l7b1Q z9vz(@K<8KjPXxXwAA4dJ>x~YaNaK-?)Nt z+zE67Rcpec)2v?~vlI0q&Ucpl`1=0mHAyKek5bHTm-s6{2g`Fb^AE%o8#;XR_E{WT z8d%TSf4)kXo#VC@dd$U+6IfFg#~vo^sKbZ7aiYRf>9IYqsuAKwOgV2)Q?q);mct&6 zQ=MLJcX2T~b^k>dJoOApBY35xn=huyMo?)Xe>{pYi!MQSxmDI+yujQxe<|WXzFA4o_d*&hKeyT}NLzf|CJ*rlhh+*9!kBvfpRJ4GF4!Z8 zEBDm4>!QcvcFlR%`tC~4FE0Fww4F8^LPYx-R(^t{pu%fLwt%bT1c0m)RTPOr9!xW|8g>E*u={NN&aKLhqzHDd7S?254 zXFJSN47v5H?VW9D`2t!)l4Q}C31SDHRjcnMDMQuJQv7@wVHS{A|Y0tu&9tE#nzaFE%`A1pk3t_57da!^Cn9XRcruwDC=FyiT z>q`E4S;0j9WY&2Zl(&}6qG5g{T^F;C88RTJzXMwljgBxXm;MHx&SR=h$4_{n$(jhGhwYNTnBWM-JAW9hXfS`J@g>7Zcvs+D-6ytT_9&}*e zJPVOF2~q`?_Jj#9pf=;2bA@4s0GC0sqq~>)37uY+Rh_OpX%Yk9%mhRQm5t#*Yt%qs zKg1Y7Mj^&2w~amW6yH7$az;-&x85qKgOUBV->^Qq=CThY!De`EoRdm?uT&FJC@(?OOEj_VvM!AD5pTdonhE zdiJtQPbFMR5eVZw@rOVwTvuzZ*)wR^u*KA+VPO(un*01%H?VtJXyIB-*)uln0HD?N zYTUPkL{iqmVsR#9eE8h4CRf_EpO+D)TA{M~qc`M>o!v#=lmOR(ZjfHE@y*DSuds14 zhE-6mP-k<-EdWM>gW!M1_CdFuVp3=s7l#&?0&WFG1L zd#3x8^3}2PG_1dX8@AQ-vtN^6%6_xtvkQwKD4Q;tZz*|SVqw}tu6@|gRUQl9|E)LK zq&WH?;rSa!tG9Ybt1onpeCf6Aqjp_;jDmf%o5{}=HHUBdO*U-3oqzM@i`ofeYS$8Orfc6Pl+)UPL-h`EGWB&S%n33#^FQ=E5 zwz^KTo!na_eu%IEHqf)t^QkjR1TeVj_HBt7s-n6o)l|84EY&7hR64y-EmKFcYH_V+ z7Ltb5D-|bB6m%4P3VKHN2b!B-ot#WPU6DJPjvzMKa=yG}S<0i<^gfw;voeCeTz%1% z?O5amNQVf8DDPw7ZK%Vj8kOo}$I>H3><(NqC2#q0_d2;R-zDr5Zuynv&xOZ0p;VE! zXHoHk`X6x%`$^^6#wyt7#+AtB;)PNT%RU6HQQ4w3;$#1kf7U-zbFO&Nr3%x~S9@xt z?Z=*I1rsX;lZgwJ&W)d{qBm6~XI-rZs6&2TVya?!U0vO%=|8AwD?ug$u#!`Wg~kao z3N*^B2SJzs2TnyHD=vO=|90CG=G&Ji|6`tFE66nj2?O|dXqte;gGqd3Uk_IsV0d(m zwV|tsh=3e=z&n5=|AGz%i)^INxcGBir+bRQ$VP;V?@=l^mj)iardF+$_sYEbJxDhm z72(e0d_;guDCiPNMG7&*r4%nhGQhB5G6m)yO7c!M<0@v1m#98LwM&mBWC)X@qVpfE z8^Pnh8Lnj0CU4)gaZ0yAjfC;qBT3SSGX^M!rPNkNXFsfnu2oy8ZTRW7t<~&A^~$gm z<1qDBg+vA0_DeRoJy-0v>Np#Ag=J8FWTf5`TVm&K6&UDfWE9}-ecn0OPdl+$HdF?Q zE>2!5I4WyWhdExY9is--Z1TuVT^*8q>Ic`gU@^9==2C`n5SlHn;2A0^CO?KQee<=S z$eezHYfF~9n*PS2H1I2t$OKowcctUY-vK^^AvX|dB;qDf-7$_b)$(I3PbpM-k%~$f z1T3)-vckwhZ0HG$`hMqV5=}b5K>OGTqf?#ra|*^Sd>`M`dL-?{9K33R zU})GdDsXr!Z}0b$A~U_EmK6j{`I=(cqo0>)E*j?_W1Ac2XdXvJC7G*G(SL9JlL}jp zjLfNOhF!Pw&7&{ptFKnx^C#BB+*&o0uv#^huiy6(G&$LSl}I z*O%`?Z%HzSN88eswet!jZI_-9qzk;{<%OP!*Pr8ZpeBz80N@XxiA!0YGXpM8Rd_=2 zn~EHfd;GwYmA~?O|Mv%P@%C~_Yu(yj7agITsg7RElc7HW1DMLHeCUwfm$1l3DVujdP&`+8zQmwjHy~(UN z|Iy^XKP#HQZb)=0w(@*6D#u#;x!PS-+kf6zOGYLuYv0FS)E$s0dr&28L2Mtv* z$UB;(5Upq*d)e6}R;ufflwqDj$J({8hcfV*Zef(345oNgr&GY>880b*U-_&%05a3i#&)Y8XJjmT5)$@AV!&dw|Cs-;b z(b5`@M-me|d@l)tkh?p7QS&m4C6nXMwmYJ@|8FOaqek4-6*NHHw!Zkcx|ypIvId@| z{=k#Z)>c~Ua;s%BbGx04Y-@ry)vS^;vHBQLm*xL4z+Q5ZO0;cMS({E{PvXm-Ppa9j zk8dkw-^zCwdfHzyGW%9owz0EGv|FNitYV`2!l7xCCcJRjG1oarYgg$98ejy`pfwl) zfR{>(z07o-V_T?B=>nnlg#4fB303Zz7uG&}MTxuPWz+)x-{%cJ&Sv?*{(`tQNfz%u z{S3{|4C;3d5YrUfh@+J)+O(bAnZ-mZFvd9E`Q&kxFwg^z(l>sPfaShE`RX@s-W1ZO z*zcHSIN)OyR3=U8sIgr>Nkd}?niXUqIi7wkv$H``Pag3v>+of^5|IF_G~(2l4ne*( zQTo^kl9K*jKYjM-gYVyaH7UK@^QLQ}ll?Pkf9KO0r?c+;%)F+Mn&ovu?dCSAib*^z zOYi&?<@{_o=0_Fz@+QvZYHIlk3t@7jvz24c>s%=w7-v^8v7)E2@Z`)?b(83nLkhXJ zmI{UsMtb+#`jv&Hs-YSi=yEY@e{|UzmjZ_|Lxam*qH+fPDqBgU59K?R#4j)mH+vo) z8&b&8qUW%(imvZj`0<5IkiYGKmH(xQiR|WR0`nstN4!ScyJ181TVKJjwR~$!4DTRs zy_l%sKC?FGefjF)<7nHCRK3#w)fEX10$HiQ^Vj7HSDFT)RzkN%nuDaY^ywS(dt8*o7?W#Ormd#+%1`5K+kGxIHtUAn*0R)59Q4M(Teayf@dLs@+Kw~NCLMp?~_k|u8w0{>s*}>6+$PP_K z%u4I~rKX>B9~VBz)NWn$Y^Q2&$+Rxh89Anpq*S>A+ZF6TUDOTOYi=o-Q1jfoI8g0m z**yKIVPWGI=hkwU-C*2(P*6tW)v|NZ3L}T~55Atq{f!xD4TS++rR8C|Xv9y$Mom{I zfTV3?ZxOLSD5U-_K$JvzA$0rXIP}{PEqe(PD3TtFeNz(nby};Grtt=84HGLMTPlDG zh&IaJak%DMyxdTx0^0$5QHoIRyKBZTQsSEO)>bqDSfW~?@)I2Wb{AF`Hkc_LGIj;) zt84+aiE}GDe}1VM|NbFwxBJJ^8z90tsyqv`mPqJVU$jV%4}W1071OD|?pop3;+}Iz zBW4-QJ+^+@$i{a)S?N}Bi!%rRR4|#AP=#=pW6tHX(cY`i8rq(|=o*c+12LKaK*P!^ zn6PKKdJ>>4C``+5s(sDY>?<;Ej&M<}+ca}DIP_04o=SZ?9DLSzYg*A2^XP=MCc`ab z=j=5Q=L5eFC|P~32rb{0Z#B6LK>#iG`SoKf*Cpv{_3Lt(rLKoOnFn2M6{_V)h6ZbZ zd%<_+XhN`<%i4Wr$a^O*<$qFhw3o(RIl4#*iqksI%gt}zZ_KCcs{A9%;4|L8+Md;T zOz#X%R({a4afMIBiiLre;RQ!+AE>pq)rN&upMQ%2!$ugAaDdJyKR!;^42i ze@a4?Pyylx2Mj$y;kAOPZvz1bob9aIWb5Ufy)lAJ>)ct1Nv22)jnzM4u~4bKF5@d1C{^6BAW=5 z*51vZC;-Q+&uxXrOkNoqatK>GfouY-q+1?t=#X|Z;MiC{ zo%ilDExGFQkx*~9Kj#*dTc>WEtDxtx_0*TT8GSOVCJuiV)ts1_)njnLw_7AXdw8Gl zzZY6wj#fZ5`a?(@IlFQ`e6GKYt@QZYNdESZ@)V@7So9I7R7Wm7Rt_NwyTdpDAX~A1 zo-inEi*00E@s2#FCzMZ|{A+@h^^XA}bF2lD-a5abL%=pq^n5+ROJBRCC8^lnE@+un z)A4(4RW&}&dNvjoQ@Edce!SLqv5f4WkvjUpD?&5W08`li%%)5h@) zX-2_v0mjiOl!o}+)WV{VA1`&SkRTH=a_mN+)uw%TqIsGCw(Ko%u(-+=Z*9Yl$Txo} zdSn|Mjj3B78z^0u(O!?5$JhiJd~{k^VVAw`5zluXZB+AFD!=qe3nU2~80VKw*ln{yC10WS*W}!9SCVe}6(rrgo3CIZHE~?&sPZzNMMFodn@R4B z09~mi6YSFtDb}qlJgP2j68%J@P`x5Ld&GfnUh6V`tDt_P)|iITz6c32tkg^JO%yL> z3nmHPHkZ8D!1?+FN1Vz6s7tSbBUXsahz(BVx z^ILDrMEN^fO6Dy~K5|CE#6{Wid8&<*bx4lthCa(91}NG`D{ASy?|7a1kEv*A*~&Iq zqeSzRPt66<3M$F1)haS00s&Q8a*^vYkU#pj8=A1b}qx zSRigvGqN!8RFe8Rd~9Op(osM3l|^>l5Nw7PQPfV9$Y7luxW1c%AMH9M?kDgF^fXFJ zr>UVZ3P3b{}5?T;OPmj2AsL=ps~XqgUl5 zNaMxk<_B5#uKSRM6dzYOZxrix|CFiaVa^(aS7j|;!Uf0bvX*Q?ya)=i*wmC9Bmp(0 znEL*)RgiWy6p%kSlXv!_i^ZWNFF(($K%uoKc(`n=0jW>n^jF9+>w z++*ancJJN2W=_oUtOs%7&Q8t40T4k+qwCf){@0!<2X*Un&fd0?%KIxmNJZj zq`+x$gmGVZ`s5gOc~ebf&RGGC*m1SPcPuA49$Q zE}r6#p%oPzELy2Xz_0&MkFmprCVckry;sG!1sFF#XaMezp9lFJJXnSS@6De(DrbPl z9jYtgurC|F7&rr>lVq8~hQ#B?e+kW1hwtJeQ<(Gfmi&S3Z%zhNuP7IJ6*;m`@RADW zBM%X5Wig|pLT;J$EdAgM+j$ya2mfgEnmHQNTNjQ5%8IrgIjd5679<@J6(S=w#!hoJ zhUw0Ey=P|ifiK!tdjT~8OWzYmR^*sNEJlyicL~ytUhN&GM>Qgda!?b2vAeIslv~-- z_UKFlAS=zOf(b87qG4#5f7ZObm~Tm)gY>jMMg{iHHJzZ^^w#7|+k4TIfq#x`xotH3 z*VvDVf7cAN`Qj=0+G=7_PDyuSrnj3@ig)Tu)9pnYuL_`gnTo*{?WXtm390IdlRS^P znQUSZ%8LBaQc^ys3G{eJ1S-Zka|;eleR`^9Jc-=A@^&hfsM`R~D;q28GR zXCK5ZwABu>PCpcryS}1rn{U%!3w47w2E}#uEt_4?(7|Qza_Ry4}*Ej@MYtaFEUugm;*43#qoju6MFHY-YK=st0r8y zgxRAU<%=$-6N^tU7~Sm~uaH~24QVnRm7=b0i5{%HhmnB+iGVI2-`wZNU1Hm%AD@3V zWD&yE`|Ph2$ydo5~i6*&;_4od#p136714 z$=EhDY<)|7`CO@aSy^e`-FI!rzFIa!(aGd+W_QxZ%Ann)!}@<|{VJFH<$QkTrUN0L zxVLINq*6UxCiLsJPpE=zE+zTa*en;h2Dix%l;WS-YAW3|zYW#UzB*v$e4>7z=@a%% zpAK*VO~WXho1TTW%W8cs7lB4S;EEKYS;y*^a%e!+cW?Qmq)yIIjIHym&CLe7GoH;D zF@%PMyIJ6?E^dB-MB1#S-yXyD{u6~=AR*f5q!FiH2_nLo7luaaMZ^rw5jT55B}v-L z$^r)tww!lHvb2X163Gu+kvfFzE<3o}qu62X(3Y$R>UNVRTgAQlDm~g-cEs1A{yx2} zTldD4Ud|kly8O{W72AN|uNrdM9zhqIAEss@6--Gn$nJgcz=892>Mq+;8#hGJwD&b>tRr-kdjcJ=Ft8 zsgQC-R*`dVWMpJ#ZEh2D)CmnynWxbjH}Yux1GT>+B}H~+a_{`zO`8RbAUKMIh=jtA zx7{`Aus?P*2*c)tGZUWi=dr?yEgYDHy746{D=XVq4lqHbEzsHr4jzwD%_ zM`hW*4jr-Z$2xECkDLVSG-WxeCzaktXG!REXLrB}ic}69Z25`iukpCwzFoFstCZ2D zf1G~qMvejwl~of!_kvE7$!130VlaM!P@npiBZ%__19dk{Nh9WQ`4Wk%$s?{7N-^HD zU;$-%EyI71MO~yE!%lF^w&Rxb0xCZIN}9YIfmq`7>)v#uodknMu6bc$z&;0D+K80w zEmkwUtlpG24_f96mWTJ{*s-jX-@_iF>6akx5ey#Iu7E2t1G=1bp?%)HYeU z%TJEqg-~U?N$SrlU-tD9xq7WC>uF`HSEp`R_N}(oav*Q2>BF5>BQ)l`@a1{ zp1@fzU>*G)AneOIcgdeyy0jW7xaVVJ!PW21wmNxHVD162N za~ZXopL5%rVm%;_;qrJ7OR-eNV!Y@@-i2+Ey!My6% zPp2L0@-H(#*!)2ccpKkQcbd{cvMuZp-fBDZgTVlG=dZnKl?(~`rhysrq%2X62?H>*3xj7!u zuB`_9&ixS4khEFeDaLKq`0>wA2Fn2xl13#qGWN}(7T-(1v2yW-F@OyK1k;X|O}-Ga zG2YoN*1^+e<<2=;*WWi9p^Dc5t$e=eKL?A$1u#${4S?shiYIaXxmd~5QU8v?r8(or zFl7-(KWa!p-4~-~t7=gHAjvd!iY!<&gA@`?WXMyH(q%8?7Lrsm?f8GNwjaR z3{@AG5-q`5u8?>CxJ)}50HS%R>8B^SPIA%YwmqD2geW8HF8}H3bZlO%8&J0Uy(9{C zx`60CgWXRQ$J%JFH8nQ&r`4uGXHY2D%~m3=_>;k{02$2VHC4c_Uv%-P^NyRV>q}1F z*!!e)KMzMmm)Tu6%9H1Hom2_4vaz{<7>kA+ysgrs;CB8o=HUTk5LGIqG(pyRi%lr* zjcECogp^3mWKL7T?aYMO#u`aG^;jY2PKcL4+;5WGCe-$V@t3=zxP6CPo*e;rrU5}l z2Hw&#`u;j{;IGGy{lEz(u-jZTIJ-Ryg;;JOdk2mo^nCnQA#evvn|*e>mTEsnzQupyEv5e!FIaXoB zjg08LeQ{7ko@~&d?Qc@mPK5e*mZ}XXKS${R7>3&TK3p2LtE>G5J9P-8=oFCuNy|%h zSn2MXVdpE`yHBU4w!C~9@@Zw8ifm&VCM9p+v}XaE$&C>bw}eQ^JWZ+*^esPt--HPe z6jys@&&+}4FNjfde~B z$a+At41|eS0K^DbfYpOeN{)06c9X}9sXoekudYBt9iY)vurH!(cpnkXL69JuoP@VP z+--q}wUhT1AXVUTVIU7~K)R&8dU~n=e^81Ur?xA&*&hrK|1QJ?3AV|R)9>{KGXb`S z>PEK(|3GG(mcD)uH5WS(u^zY~**K$SXz&$_CElg?bM)Bx*=TO!xi9t`0u+y1PnekZ z^%)SMpuGe{4zVL2e>Dm`Kp`Pl+`XA8>Z>(nanjg@W_;RA=^lCDfTaBqyK^d9p+T|# zmjW^mjTCMJbgswv8~rs?ki1M zK3HySk%?aTj9wz?gLxVEKElVLxXgAaP<=B2&lT4`AD*Suh~jJR*s-=08N7>%%F4mt zel6#xyK4@W)qF!L7=whajv4Jfr!8R4p$bV^**0%&ni52xOyz#l<^PK*8lRyY&C@<` z%u&w`6%`!=;DTb>!KR`uX^8em5THL0m3jO$ zH&diVsCSrZfga(KcdHk*On9Ja<5mmNGu85D-NS8aRiPHWe}9#h*ROlfb8y_{hF@J) z;Gu=QlcVRHM*o{N=qrSCJ8VPs9;#eC`T}e~RsCjfA5r7#v0HVH!~0UQQ{njv0oI(( z^d=~1klgJ>7J%%P4~VY6@0lO^nH8q7nJAlPAmUG{k#Qx85d4Y|{B^w@?qq)Ej{j8lCJC z>4;ZX%22gfO17ZN;l7ec?R#~Mj;5wJNhh?h9izx^j;wvPqye*fV^)#@z_1VR+VoSyoV^9P9E#8dPGGpXRep>{<~ff`jd zBI4b!ppd_C^x6HK=#i^nBB3?_8`}pGM1&tfIYBk1q2WoK4-bVckX5%{dTk$lG6 zl%@Bk+U4V?sTa&W^0D$`=JThTB1xg^TzjVW7g=fx#VsIQa=Nk~s|L8)m$v6z5^4;r zh~tJ1)(4Ompsr%&D;)5!L#1%#bp{e<(dnshI>}K>=*pd)kKb|xl%~AXS^FRbJr&$Q zMZTa16aXBE3tEsiFP*6&-_D(mjvsVLe2et`nEFK1JD8`|xVj4R)f3x4*?W5CRJfWh zS~MD{mnT9~zBbR!)n0=b4`lo^M>k)QrK6jtm#VRF>D_ecz^|trL`3?^Ec~NaQYgK$ z!<8K+)Zg#U=BvY6M3SP&X?AtY$Q?q$4O*1BxhaR-iqOYQzWi_R@B#OihKj&B2JhQv zcgCi$VN!kZ!srxb2DM$|&=T!`UATb0{JRnc-K|nOu9DmVJqj2OVXR=%4^3>t63V1^ zG|$zl>N?c8RMtOZ`>ATPVOf{rPSi&^{ZN;y=03E)*SR5^mle4qjla+2l*vGc#K{7A~=@(r4$IBs8m@e6|j)0|p`4Isv#`VWMG=@TZ*PkR`I4`s*q4go@>-BOR9In@{mJZ2%# zmOsuKl%Dpj#+iH)WM$40h|{yY3a;yCL)8XJGkvT9@4~Z#L-d(`z7y$Z@OAMgE2Ruu zQRbjE8;cn6NmQ>6=tS;kepGO%PfqHq`5eh06I;__g9D0k zQ3@)$y4x$F70H6yKtruy!bK=B6WTr=6k~>wzFMh7#E^07qdhTdwEkAN-aNx}yJ^YtSm@o!r&z{~sMHU^Q-y2|h1%)t|zVfQx^$M}| zp>393jmlo5TTP$-ms9{`L9o^eJZXqwzkOU=*if>w=NG^UL$d`vA~ej$ebG7I+a=Vx z6;AwNGG@s)H$CgMqx_qc-dIJF zTS7vXvMKR5l#3iaPpCvJZIt9y@3)w4*d;Y`F>*exO&gftB>10sxQ23$D)q{EBHoOI5Wi9-Lh7M}v#4WUAqi2~^WsYIzq*^6gj**5c9eVMejBt*thb0o54CmDTErK~YXwweQ|)$? z4#e-TCGha7tk`a0V12ktF~|Yxe9R1e{p{xKt@eEdWzf~tm23^EUxav0p`x(rP;n6K z(|aB?-53Qi-?*8O?J=`I(Htpc8TU8~Q8b_uo3`-E zu$T?lyvXq(rfHyCM1gT)AmRgFT417Ak`>r+ zwB5Uyg)l(QKMC!EXCbH;0tX=)70*Xl@)M+$JT8yneqHmLG);%lvVTJAm8iedS$!$n z`FG|?MLtOfhB2{~E&n+SMaWzbUzjl~PCIqbM$?G%p2e+7T~(CLhF@Z$qVfXihAQK@ z(f?}(=mC5lq?kY&YRN{pTyW{#=HBd0BS1ERh#-KYwHh?7#Cfrr-~YDfX%)67yZP#v zhvc4kHUhACr z(hvCBf*~v*pt!a@A~duJHE$Zj88O@Dy-t!XG_lRRTYWV=ER1@O1}0r*_}D%5PDnEP z8wj_?UkKsu+|hwF61yo`vg+IC&YdXY`);;#1WpwCSmA^{3vl$dHg{~oux9P??}faE zX-BDoC6OtgNshc^XOwn&)`OV-9rCs`Be+(!Hiu4x?H0^{#M@BBaCLwRI7O$hmWU7w ze_^NGEig@iE1l7Ju}XsSt=& z%nW>GN>!}NOxK`_YTDLGJ_wecBY*uh&T4#t=w)R`iErwGakrf;t?E3+DZ}g{vB*RU zVd>*rg^x6RbVFj^|J@?#DJcjYCtUS7svu0G!FGnekxPEJFo2MPcvIzA%3)%YX}@I4 zruLe&q|Z2Ns60DKL%=hBN!&l+a3VFQcFD4GEJ3DuP>clMSzB2Ai+3IUoK5x0s^hv1 zt==S*o+swY%B`Va=E4twJ%88+Jl1NuR?`~O>9K%}nz*>n%*zli(}@!oX#R_Hrk37L z;11w=yAy3@UXpzrIslP))#~AA-Wit1D%V@-i;{~Wh^#f|a^3*fd~iBpwT()R)jzys zmBk4vFoFm6&K7`II@9GV)Ba2vxI`_~K+TUfY|~8e8$%I=wzRS+kLe1T>1DFIUAaWK z98xl)N8stsBy*Kl4|2Ww?r~y*f<;G3%gCf%c=%p46mL|}74v_`+J5ykOCRdhJ$U=N zi;{*#oJoT1iAy~uMltiww@)44Q4^55KF8^$vfh9$FP~*bS~sjD%R7AIVq$Q>(-mUx zB+ewPaDr;3hY!JD=~}<;N{PhFM&88YyanOMxPurtsOJSaN!e8KKR`$+=!y6#o9bpS zr|E71E+}@hucrA1BhP6^F%IJQ#^g)>2^IO{krqq;%$OP>yEZhfY;QnGDHslwtv_Q3 zh0fsREpfOwjsozsh8C{~TF>dzZM?7X1YC|Dx6?`Y&5YhrWNJBNn~#n4_~-AP^xury zn6dB=W^V`}B~7S?np)+GDWu>EY#nx-G1FW_AdRwQY8oYKW`%st(v$x*AL~8bBFwD( zC#!AyYMvML5*ar|XsW9T2!t(tHvMn(E@Xju&=H8;G#JM*34SD#U6a&&oY|6swgWj4 zM`gsG_+AVxK!%8O3?Q|+*#%A_pg60aX{lOwb?vtsMl1p7`9lg7t=_^Yh!kTJFiYbvgo$^W(0Xh^7{FB>%E#^DgZ~{EIpCq?{DJpk0Yzuq~XJr6|6yk=Sk5 zsEb2G2Ps*~DPDL+Dwq5riLVEHF5f7e9AlnF#Q#xdvtC^xP-cu)rWJq*&|ddQy~J4` z0{+%5}I)x z047h;Ut<}5rEC~_Lm-hBFG?u`L&Kw0t6NRCsrQJF5E1zu4HGY$P~}TF^NPl`xAJK^ zv8F!-N=_OQ;xUUMsbb-+2HgwDfe~IuM16~?t1hseyo~hR=+0OfYb}eo9L)z3+w0uy zJ-Gt@Ge8MdEpEQ9K1oG|P%x4OWX3$EWOMzA8IC1ZD?7V%-_pH_YbWm|}qTw(RmkC>kI%}4fD@PDCCid-!$jHw> z&nY=8f9myd()K~FznZJ%50M8ic%zVv2}WkrkZcn)N|-JdGouK38U$`z{?$3f%PVXN zH_NJV_#N}fXJUz^E^8aQUqnPx9a)CE6(q5zrzam>taAn(HD*{bR2F@s@FwG@ChOa! z-@Xc0^e2gSO(}CBjFB!3`&ncmQ*F43M}Yn{EScdCSo&sZY1Q~8Tp1)~x5qd>@Uz-s z1(PxpN@`w}Rzj6PGU5)o{(L5j4iNr;(F-7DeyI&fK0a^E>$a`Vy1m4w{8ktVXd6yd z>Oq)A*$A{pXJPYon5ajeMSPS?9|NHlzF;*xJxgs%j9OVX;1;*k>_0QNoa#*+k@$~c z@*XARB@D0+ElQ^v5cI7)3MEDNy_WOAePIO}i* zGGZ$)0y8iwc~(2bGp;G5z>~V)pVMAUK+C*IkvCrm6ndwSjYFs(1Sp0HZryWrbfQfx zO-3aw|9C?}%GsmqaOaPo#}=y3V!kC;E>dNA`D?gjbmR&aj95327}bM4bNlX6LZ1#5 z9xj@>XBy%dUJI{k?nu!ZA)THQVcb(qCN;g=y;p0+rqJ1+_8;#TudcO?8;7I0|K5|# z%SMGzoL~RX&i22vPDtI4PQMPC1{X82pj&n zE&lC-rWc2%!4WHsb6HQ#GMKb7k>6{R)U6#mN|%<)AC?8Y!Hz?vP%w5-O-w?9Fu7&s zif5vJvSByUf^RHrJaD(Yo29~T;yCANa(DP3i=6MXb6|~ZDrh<_5tTaEH0zNfK(M~^ z?LeiWk=>tOE;9bByiLbv!8OwXl0`>e9*W1{ITjZPkB=}R5<$6b_yja0+?Z_))seq2 z_;60P=8(YQ!^Hmzjf0u*+KtYP1UYPmzTaJX=8Ei+zIU&$NWA3zJ_`pu{kb2(h`Bis z+u+;o>C%>qYVVyRWv{@&R6ReOA-WL}1rBFC7G-NlWP9#XG%e(At8C$d#<+>JCk^h7 zLn&DqIfkIG{!gz_AJSMDWs|zZx~KoVJJ=R*3+=>ejF^@4YN@2+)Tub3ufid=t=qs|8VUykzk8s6&S)c&^$rZ3RYtD=P`z zP}wpz;=r@Jo=J3BkVb+8_hGC0?`)K|ws}p`w!IE2Jy0&twLzH#FnKd_Y!m!Enj0#m^*ha-L#_k(%B1!H0iq=s)@Eusv{oABc<;23PoYKJCD0Mt(MkhxX`$ zSS^&bw5%1DSZf`K3zW@TcIFWRmmLIWL;BzP=bu=&-|i5MtO)bKsV9V8E=zbnHq6>^ z(xO8O8C){IW8pMONSQkIzDr(uV{SUZA@03|vUyB%XB&7kO-+R>_2S^>U4J-QT8j6Q zCMj-1hJp$4ghG?4{wv#h2Fimti^j~m#40k}1}u>C7GolnHO&Y>voKQ2Uq`T-u_DS! zgOe{>n}w8(E_=1tht|%A5#yVn||UVNmqr`&xg;u1I7$paIa4``+wZf5RuTC(U1O|BNnP}L9e}j zdic}Vybz9~ybFcjege4=Za;w>!x)1HNq;BMa0{OkG39|`wdCRz z0`|M2^7$rwADw_(Ux2=8$^Vn?B3}}s#Xy_z%>8z)?2%H<=w43j;qy(zwUT79`kJkn z$eh`N7}6~GVuxk>AA7E?m_qbY|IKsy-fHo(KVy?Aw=2ma!8+q-rok?(krb+0?-Zq@nnveS2q~zPbY4wXl(3 z3H#d3u}B}>0%cTSj_e?sU=5XMrB>7SkM$F^NC}+e2x7ny%8|Mq?I#DLKpJ)jV86bM zmP?Rlxw;zL#;*ze`xcD>$0??MPABm1+TU^D!hCv)nC&;m`0+S0XZH`23NJX8Szofy z@-U4CGWvunGP}xZ^-hw%vqZr5TE#Xvvg^6DuLb@;@9tcAAGDpW~h$LfQ4VjTWL4gqG^p}{X8ScFL{2ryZsDz~SK(?L}+faiy!Q_H?nTg~2NR zF_$DM#u{<$fCTc_2?!`kR_5`VnVG@z{Ld%wzw9^@VSN3&i!TnY?TIY;ejqZrt?8zI z!?NimGSMOf_nFTL=(I{1*gGsFIYjjPhVM^ZIz`3jp53)axx}xxM8KcDqUQu`Oeikt z8GCH(ho)_7^4CWR0 zUpA1(e)6(zT-+QlU01S%@3jeD3o?FZuSvM_*DWJ;>A`*X)YsROI&|v3v5jQ0Yk%pZ zmkjFGs~dk(JP;NZKXnziF~XD==*T0CUNAUr#`?z=%a;o=B&k+HJ}0%JH#8(1UOMsT!w+ZUm-i3XcxY~_jQ_L9QBF*3MWNS|3kFD5=d2TwdGF<1 z{4w7vux+SFhls9Q=szy5(~d?)F81+ZRVdBE4CYg@Z%ISa%?pd9PTVE9>WJ>P3l_>x zuo)4aqb|MB!NFns_U+czF-E8A2=z5H6OFw2;q&LQ$Rn|`O?SUHF4SP&XOq`1AEmUm zq|@~;^&k{hHO4fz7PIHGXDj%}ckd(*4%YhM$djqs$Nie*^t{VI$EgcifVVk#cHfCn z4`%%#*2^(ysEhFsNii{+-MP^dioI8Ss7#)%H#@FUbnxH=o>gJtjNt3U$R;CT{D17d z`9sZn8}}PRNJuh;N}7cvWJ)Tlq)8G=BqW)lB4ZLNL#q@?r4*7%QB)#ql&R9BGK&fs z8rYdSuW$Q)p7TeXvwpDM``)zH`hJG%dQX?8rVt{g5u~iu{m<{;L@8w;%LRTE&s}O3 zRC`7$P{kL3jrw!5L7=g6xOvyko&HE%7(vQ^|#XFxq)(jP?%$zxs|0v0h-E5HK`O-knjhky|l#(1(vg=&Ob5$jq9Cdrv>Vs6RZ8FJn@V zT(J7fBV0=jj}_%VansZJ)c2%u(0c;5HuPw+&3NRp*GQ@Gz#4b=gQg>&e?D{ku6OV( z_QaPjGq_cd5*;vB&LKcTQc_Y-(Zfe2JaMqol&+xR4vkr0U*Khz3TJRItX&QW0?xUDk;dD60BhgNCK+k|hDes%x zWCQp9Rs6?0%E(8WkDR}i!%L#N55iyhV5i|r%PT8$FV5N^yZ^S*nyrhrDM~bUioOAx zY@6k%*jFmRX!wy;=?*Qv(^mU9=c&~sS(u*wMtb}WDD)ZaznQ8)YT3d+b8YPA&V59= z4O=S z;?#t%UhUWe?$E0}oq9$;ysT{2d;jec_e?J@FV(QZ`D!lFcTJ4cn-Upyf%uyqDla~M z&+XR*@0$MocS~5|=8qMlqb+IFzM~vHVR44ykEjSJciHjT?pySHC(gQ5<>>63W~XVk z&T@>><_lqqe&&!dR zGTWrzh#c^Ck`{_Z(8LA=9%&l|yz;!;^;Nb<=YB6c=@__V?rQxgXa=6zw=JI8Cu8o; zDVlxSsvoE9&pjQGdp8|4_&?xw&o95O}Mi#6f| ziOl8h>@H{9JsXJcU`DQfq=kKQI0Q;T;rz^UB<@bjQ60=ld~)iP;)oF=4946BSC;sy z(6O=xh(*vuMlWmiZp`w(X>Ds8U*g8bJn?dg8{K@q+LGijIjQ}i) zMx4@wum>JKeC9!ZY25KSn%?46zz(|I@89tb@~i5Nne|6>Lg1-(tL5Kg5jF;iRDkv4 zk45Ummbl?8u~V1RY3MyYWfobNQt>eG^M)J( zy!*vN?L+*}!i8owM-3IP0*J<-wgoc|Z5(pdaoy6Tukd9E26ZY>wt1KJ1$KT)SsyG72 z;ra7~T2NJNG~55`8bNv4j!SH8Uf&ujf_wh(_v-msyBTrw4sN8oq$KEq_~*MUt@kGa zwM8oJ6Cy2ylt4sJz&vKY2%0J>CMb=L3>s&oEng#}p{TeN=a+ltPiQ1a+^i*OMFj=_ zvYXU{77;StwtbJb(&obM0}=>1bkQ3!SGB)}M^RlfVTJ~Io-f}YroSc92^#)-$ zj)j4L1i$_L=TBkkz(pw$c8f6~>9qAoxFTbhTn?IW<9E{o;vYDaB|G~aJGOw?4>7dR zWNnI6WNY*yB~9T35rxSI8e;&Qy>g{$RrCfNh%6OJy<3MP~mzYwM7(u;sduj^%2GQM2xijXvA{u1)1 z?(h<&@g!ymS(k3>IY2-JU!7kpLynAYBo?zxo}P|Rl=RF|vv4l=TCezMWiz)@a%qEO zxsqYj(gh`fUvWeH_(3tmDspY1GD=cj&N;m+FO0|d0D_rhrsCgoYlAvt@ zIiQ&FP_q&@ElxNyU}nYmyLaz$3JP2d=e4Yqr0eL{&^*ZK7cW|5u4Y{pJs`Lx|KxVd z`Z5b#)p9*k?2+*yG+ygB8dZ(NtH~W}X`*eCp1yv?{P{VBpTEqXKOZF(d$?E~TvF#k z50eT#Nb45?qn=1qOZuvc%l8>8E6qPwAg2N^W4~{o@0la6b3Rb_r0%g;fN=~%s%lJ}cuZ&Cid?Dm zxPri~Caw?VgH6tsQU#D6O9>&@Gpfz53*&}*xC>igA`e5jrmh(1G!(mM+RvXaq>8GB z1s2^Kb69@B(4j;7_T~I*2>qfOSudc@NPF`04do{IZwqSFoz`R}JDRtdXp3RmLU&kb zPaFMtkqQrul*ebO2gUmnv$7q$a>AMlg(=<_Qd1w3t6&^&bJ}zoBW}@;a8JmYl)OtG zvgp+8KG+RG)utjuwM}Y)2F}~~cAtGRx~g3i(j{(=7ngRb8WABKb?~2W@iTIRmDSim z=7~)G<-`dwTFT)xTxwS~)!szezyucIix)3+KFv$9e|c@|_!%=^2JF}~o^zJ$O~>PU zK>7f8+(i_P3tD@;YWvjFQmkRg5U|S1V?}k9<>eZ3J!?$1w%GVM&6*wYMI5l-wdkf0 zvc@JTFE6J?tEt%rrz%`rG*D)~Cf3EU-HNp!`(iyO)9y7&9s6Og(J~;g{W8NGpPnsuhcOUp z@?O6rR~;~p$7?~^c&x=#elKMZ?Mp~#xx^2d+)O`}{GQU%a)HL?iMC00w)(5(B2~O9 zC4zOFu_GKcU*YbqnPih_t52y<=0% zf@cO;*|=;!_U|}r6*aY?(%lAn_j)X{uu!>jJ(UD0MiDK*y?@?lwM0yjcdlWmg7}pN zhc7gUtFA`4x&KW=mysFrMW4U!%K_b2k(mPHkFxB_#Wy0 z&7a|KYw5!Q6g9)S*1hYCmtpovyVi6cHF|^b!RbMsR~IO5mF|&HzoQ4Xbwfod8JQT+ z51e5Wp*ME#mY5#vY-6(#rk@-JqDD`AxtP*yQuQz=Bl@d}z5-fN23u`502}HnMNw5C zYgBWhW!;}8?3PJ=zzGefs2qEM*84SF(XC;{DfVj^v4K~1y^1gI=Yxnx@jZWOR+g;3ZP&)Txt7zVfE)Cp9{Cqvvq>Z^ zPv*30!cW3Qrt?Yuv$?WZpgXkXb3a&yKHC;MW7qTv69%j?dOdvRjqM(*28ahca5pAQ zmNWUb<=Vc8iqI|%feRA)({qG|3K$Jdg9!L8U% zW!p1gPrQ1du`U$L0_Pn9=xllsK6Swj1i194~ng4`OAlItreriPekPFsx;i|tn#+;YU9Mq8{9v;3abOL zhcCJKSds44HTUi|%h&fOH+wtq0eBx7-BHn1PIALu(`(ag*(N<)2_Sanin&LVHCz8# z_l}345>}Yw^JRFyey^*`W+mD>VNOGDr1Po&XHBN~QW??WXFjJr2NUfbcJWn=OH?Or z#ObkCK^Fi<5^c@gmrvNN9c{`D3`Qv!z%cC+6!+@e7C%2ftlr!3@8x=ZWR#qO1yR)@ zS-t)o&l5{q>If5^exjUF7{Br$Y3++rs7{4Js&sh7Q~_9csU^F7pA~DATwYOD=9alg zIEu!MF^D_uacj)OhZKrd9YDkmo+TAC>fjA+hi3mLr61das(8{#)>Pp;&tpHXabN!a zz1`y09`7RW9!k^N4r~uBs+%W=?PJ1_-fQwUd0s^+Jme4;@)H!K^a z&3)tKw1YdChATT^)`lk>HC?)NadPMu9IuYxi&l(}$Nu8NdF5B%>Rcb@)x z_NWJ)PfF6z*1oK@(B$k4mC0|uZDHC2r!iL@nsrJQI&{7>Brn29047T|G}X1Fr}o}m zaDTS$j)O~jHGKRy1z8weI+m6Ks$^GPW<=96yyVbZ1^rf7Qt&vC0?0!@>~@0|DZbqG z+Va~-ax!rC9`MX*(oSys_ksqkcwOPUCiq0+YX-jX3n}cyt;RKb^U0+Mxqkh|xfb-b zjk`O)z-JT6SyC2ibq2nQF^cH#yKUQl*e47m!4&ens%{+7X|e3A?PtgwQiLd9(M=;A zc1W`GoOBZD2z0LyVGE4TF~|7}kTi5+jq_snyLAanFL+1Ygqkj_aQluO0Y*v<{rd~Ge3y>e<;qn@9kXfb zcYlgk+G>Ui^KlC-!wvNmmvtjCZ8lm_B_vNAwaeI__7iJFbXT>^qz=A?ArXU$QS={EA}g zTuO@9)}rDN%0jMQ*iVtNIHcG5^f_GE8-@$T$ahkGAls6; zdQ$V0lqP!d;}I?BMZ{zt-@SV`T1KkBV=tGSFaLlmI5g2TwQ+F%a&cz|1)15(;(ver zDh+P1Q0>3))GGZby2jWdiXQsU-`viCs?JVMb8U_uJ61_ii>K`lI=?5qwiP~9tr+rk zoyjT(8p4+^chRikPcceclK1cS>s20)@87Q`=Nm`?Nfm$Rw3LIj3&|j4ROacDf7{xq zB*9VT)-lKQ$eqOqkJlU#4p;`3&0ny9LF>8R%YrE&lkAkm=eUL_8vp(0`U?J_c(GgM zi)GXgw1@fm`G5ksSr6rRtBvdw0mp4-mW}n$!Qm<1eHzpHqtxDRnbim_2<-WQsnyl_ z26_Vwz5-2zX1TN9?wolo(c0IEz8r1;>*Vxalc%ii*E0Z?7Rixj_<3fMx$4rq;iBX( zBG$w9Yw+W1W$vwDjY!a;vV_sU0|t~A54o)`dE*F8c(VTQ2R$StPQI?In@Fq1pQ-eo z^Z7GYr5r{xfcjQHj#FaGp&RNSXq?&@@oXnw+fPU!h8AQ-ciEx}`~=S}9}Gl+VX(@h z;$tfXOTvrEN!9Dp9RxKJb5Vr;DL(#I$7Ee5XSU<||3H#N;lYBe9Y{v(9(cY^O?#|( zR<-#~!Aaeq_*&04Dk_*zgOv{liA6Z#$x9RtC)CA>=gu97SNA+rdoCvj0{q^M+ry&N zIApI1gFAM6A1#50;xvs>*h(Z_A$3;=SKh+EuKWWHAHNH%4p^+>cZQ$O9QmL`lhEgq;wA%k{(H zz(%_8j%%Xj_2{iU1PMz)nOFQ*=v=TtPMY-eosYeIun-zXBV%r5wZ85Cm>*~8cqoC2 zhJ{}Qm%zY6RKZd6#5LQxeYF6dzwnD*hc4iBNys4$a1OW`>IR+{Gc_HYoYtm0@ZBP* z!`$&Sd($c|`hioU6nhM(_v|8~PFsNU$#2u59qi7T+Dn(r}w{ zT%=g518&m!q4i(F-lo=uV9DKTm2$vKg03{qdJt-CIXOEv1OAcH2GKHYvh4;BZg~54 zo|97^yd+f|n~>2NPw11~6IC7uRJXk9B$3|@cK`*d9}~p?}uJ&9K%CKqQ_@P{=&JQ4HhEk zS&6l}f8RVP-pI%Z3!?dVh1%w}me(;~J1-m7#pxv1eYykDSpyUln3QU_a3PVm0Q6u; zv@@LI{GRbh3-Xo-W8eXA3AOdzbT{IoXrhJoqaQ`M(o(~aY^To67@?DC)mga zs!W|amE;gDtvPYlqVtW9;6!FPl#BLRS3cv%4B^T!KU?$reVqcZym zQ0sBJr2g=*GaSPMdYXV9Ky6?A`S5xC>C+57h3>a_nUrG>duYsU$8eaHwW}k(t?iq9gk^UkQ{nZeQ zI2ZTq*@MSNu4h1@>-pqlEs}&&Q!UNRdPqw%h`<&(994qXs?G~)-t~A1bGo5>$AanU zXQ&uf2uRQ2)Yw$!-(t@xJ8vGt#D~huSKL~>@%fqrTaDPF89tv+nkRa0-EFdSD!2{9 ziD^gdG`-fgON>6!x&jyh=Pv^hlkD&?qut`k6+M2;XeA2zzkmPIVvp474m~;fAMgIN ztfb5p4&GdM5|k8```EEU6vg@T<|+0I7AzPjFV8=SKscx{SyxHP?_uoPk6&KIeBHr) zX_D zE~P4*nk`aYCN^zqM;@UXh6WZBoJKgMviTv?SrJMkqaEbR;qG&_GW9&rsB2bqW5eRL zZs&xF*TPEqth9Z)vufCUdwXU;KN|M&alz(&Cr_Tt$;n}9D&O|h5{qizzTE_C#iiiW zVs$-=okRHq6ghie*R>|IR>XPC8zk!_HqBf_-k?B*c5v>fN&q^@7|uj;L$%N|;FkWP z{`c2q3?fG8+ZGUZQu!1WPmvdg!-qydTOJY}%y{Tfek5%0pBlf%7tiU3_sooo>nve- zTId|FUMXXtj)i331ZF9eaqgL5c9oSrtY)E|<>WM0wi)_7yvY0eV3Ooj zPtezMipa^;Ha12>I-n1t2v!Xz!xjqDCeWbK@b@yw0pC>PTiFV!*Ne0oPh(sLP!>?YwLQ3BxzCPu#*O8BefbnKHQ=aK19)7i95`GN;A&RB59Ovhw zX4V)58Hz)|HvwO;@>3%}X&8V`)-xN#0O|%xS0!?a)8C{=fAVX(I@HP**lGI?x2Fu? zfHO7iw)G%K96xW&7;afwMBAjJjuUn)UF_$q2j@6ID518A4HZFPQqlzSGTlLY-HH7s zL1zi3p-q^lEsvFthpF!~qP{J`b~RAQuk+dcYwJ`9=KIX{fa8z-Af}6to=5o=Ds~g zI8X_(t;Uqm}WQguF zUg-1H&^sWx-snA~r^j^sGR$ih!W^mhv5L@YVq*}vNO~7~KuUsK^af@wbBb=e2S-W` ztF5|gRhy(ZM}q(|p>VNH!lW~en-Atbz-Sq1#$2%BxU&Z{^C#v7(SZYN90jZk@x6v)6=LDfOwj3%T=QPNv`?j zt)fCrxOQzL1~gQ6NKh?QXDRnc3AlaN`}WKakL5H&-w!%;H+exCRKQt~0&P_MQj!2x z|HJ!k5++UAj~L5n`1SQb8zjr+Zn+pMKiT*i-L>lm;ntXz;k3?8YPh>sjdGV zkvTbw&X$IgMI$fY)b^V_xPJZmpOX_}m-$X`NnWBnrAT4G|4|BTJ7%peEiH`;k}uKQ z=fg~!qww%xrZ?LEBKaa2iK}x@pMjx;u2{pl7j4w#cv4OY?UciO3y0WzQc{$t>!xY! zZmvJnd~V9nubg;(hD>7SXuz#M_d5Xc{g*G>$pYPuS1-rA@qB3m!)wJ@Tm}qi#U;)0 zUsG@bp>?UCaSUO z>P0g9NA{IM6_HD>EU_J8ksUzN`-hRV;TVUgl*(&rYV`BnM?@ZI%)}-Exg$o%>hk*kURNdwT|{F$9p~Z!6s3;D0NwpXj!=>8XUosSbkhS!sdM zE%u!4@5HXUU{~kM-4VNQ<;q|Rvx35>ckcoQ1f)LU=dd#H^%5vq@#RdbOo~0RQQI4y zjAGO99dJvhH|xF{KGRd{XI<=XLoV}1^e7l?6eG9YdFLsZ9|07IY%AGMG&V!GyLazS zIo+k;=RJgvw)*Lf(?t&``m2gx^ZAD4UuB5qDh9R%gy9mAiL{J3O1; z&n3fn=+KXE-_DBZ?W?5pPP|&&U50kcQGluQ^A5wnb?XL+6+L+qY*yAov&jmUY$1?6 z4vqVD&C~~XT*e)_cl*%n@jU`=(LgW=To{Yvp?~F}85{|aB>$4Z)t$R^p^=yD+)1@! z<{C!$G4m#2Ur`++p;2vrOk zM7E{tc7~dXW06-^(fV_1^{P}2MD|#GBOc`uG^=NxRjos;;`$Q*+t6M zuATktlk*TE4s_nmutVd{zJ#*$8)nWgow#oimN6DHY8D;Kp)FVhslB6K133*cu z6Q@r7KKbVQzVw}f$x?!uV_=Z10~$QslvfOA`Ygsyp{2#3zy>ZQV4nvMg5?%}dzw44 zh{10lfBZn(1q&)WcZv{HSuiAgmGSY)oFK;@U>b2>?iW>T6X3LR=9kIDYJC&3JP7e{ z(}Nv~w9rQzE5sSXJ@gB{(_)SWgQQV5L^cZTNQ(++583tN7oyPeTgTpeZgv`LkT1lD zb6IoI2_{TAIoEUtk=?zw-wM`C`WfQ6TReY0&vQ-3i_4mefkkK5V`1!f`(3Gvc7P7N zQWXl}SM5sUedsqxLoT~D(IesL6G|*vxb5HGn1q{C+#u}IF!awAtCE^_*7P*I3p8}% z`h|<(cIhxUI-kR2P@92$A@qb zq^tOJ^}IhhWII|`8P6bb@!mZ(UER>zuaAa@Lz3n#ai%z80=isJ)FT2Gb~ZZal6FZ} z;(*MbeDeIcLW`TH1a*l(y9FIxQ+1<2O8I&ku$SDyx{<~1df3ufb(+rZ% z(kkitw!zl0p47b3ARoE!n~5R+4)$-6693Y+Kt(&O(9YI2gHk!pdJ=#S#*A-m+igvf zcW5gmr0p^Ggf1u0g4%G%IG2CmL=$Z_oF*KJ5siWv_V?EaBH|<^Il1&>YtMlAtgMJn z3#e@xVrT{zK%tmU_5*2%o!osmr98U zWMh0lHC#cDi%h|v1Hb0QQG1>iCOtsl_GxvgBOoH37 zV_MajvE(zM@BpZO>{9*6N@JMi06Do&&$2J&npAA%SPC;$R}LLz&Ob~Fym8LtGI zh!~Qq9s-3?40Qm8^v>WYLk{gLbLaSNxg2czJUt}-ZOYDL<(*Yz%@74OtcbJwxMLzl zddss!cF{Ccvm3y^Q9rtO$Y_&d=SEBr&l>XUxku~Z5yguNK6i4h7~r%)u(gwkJ9+2t zNqKdza7sGwXf6MbBIOVtZnpD<$CW3XI8(O&yMgBpT12+{KQ80ER#iDok-AtA9$IB9 zXF{qi<|F4sTLLaM#*MR478m!@Z0H*_HQm)K8`(9b7~chYKlmLjElOVg1$cjpOI(s)-}R@J3MM1}5JhE*Jrekx`RY+y9XRI!kqE^5 z?KWZbh#wBMYeO7$v&mZfr>>c+VMz6_@R%L)!-r4z`cMXsim|gvKa_9`X6Yo^;n}?a zj{V{B!O7oq{cef7%zZFiWq@!G{!6w|b0TB(zbn=L@JKAXM^)VN%Em$R9E{X z0>R5&fo4T(Lg3wN&usL|^j&0p3Y;whr2V%e$#2-QWzxcpRnud%IE*ZWt+_ioE$z#! zKGR$?7tJ6|9Givx!KnxKy%`T7UD^O*_}pkwG5Dx9b#1JL-5@baDP-YTSMbSDxpvr z!ns7#b84Wpt&gXIpP^y<42?h&^A&)xe(~xMRe&!$*fZ?A52w**V!)?wWK# z&#=Fb8P)Ji=pEp(T|l7ZPc+MP~ZWmryk-#(pWi>>8Gb%=6UfQwRC9%_dYp2ggI|2%7qYtxL5fnZNcR~FjNv|V|) ztk=jR2-ESBXuPzHQTF{aq3-eBw3d0ZKXgMaIGu^Kn6`ufJ7Z={zY1JZW?In$GLN1U{k{I=$qUbxV!Gh36asf3wy-%t zTO7T+re1CTi*QCqLP@-FBC^IkFYMX8yYa3IQE-w4d+#(q1 zL|bt{7($P%T7_oqtk|BQio`Dq)2F~8T+*MqX992wthUhWB8y+Mx8Zki&iL+Rwg4DR z7cQ9%1KHpRT7Sap<8lMVS<|Qci9}#-;dEkH0`C7VNq6C44W+(xxcgBsK#Ta8-;_Qu2G6W0##BqNbl>PNNu{$bX} zF1~AUe&kZNKAmS~BzAMpfrm*xg&bSr8Q@!F!yDbv*5;<*h#4ng{T z@VRnJx|+{f)2HVvo%$vV3NmPZv-w<~&|ELG)`BF`v}gP!~TWJ!Phr$W{p|;SU*F=y~G%U(wXfZB_G_d zDsaid)jmB9{Nnqk^HuS|C`qV9X+4J?x(jTO;jsZJ27G2&wEMS~gW2-ijM#E{0xc$C zNu>>^(xX=|;w{U8Y76dtDmHEV`BTVF1dC|rc3JoAYFxSd;%&wfJ~MTBOvVuffXo7; zinW%y+aUU|v5K(eNJIQjvw|LA;ov&OeC6g#qUk0^;{uJ*`wDMg>?yl+Yma?Y4UI3ASJ z2#=3)MhgB;{2v(+^8gI>P7pUkr_MCP9Jzs8&rkclT2f-SzTXv0i50^Uw_fgzLKZk4 zU66vz*^3vgQ|z}jUD%s@f?1SQr35yt>673^2M=*h#}s$@@=*)@)u&(1mD%5)(I`Ih#4Jkk6uRSw8Rd!-Tc^|El0%(Qo8(sCpj;#y-7U0g1H>7$WH*1M@#8Nc zBz8#$yQM1ULgQ4tj|~4#|53te)PcZCxaoPWk|irJEKI1-#}2A~)0_5BK$bZIm5A8b*pQI1F8@dYZ1ud|+?L|(?SEaNX2)c#Q*ClHIjfPa0qruW z0fJ4XB)l=*b>;|y>d>0sRE#`pj|0%!I-jcYq=s){LSuio+;btRgNyQJX@)bDhGhz9 z7H&>=3+73Kj%N^Rj{}M#ywFv7@{qwPi|4px-g!BjieFmz5{l*ET?`CzkS{Tm`OF#9 zw8|+@uiu9(jHj%n%L3~`>Rnz|b~z=~LF!`lDA^4mh0{4i@gED0w2%`gep1Fpcks>l z(!qn#QsDuZM^B4s?@-DDlNq5pZ!EJWAj80x!vv9|M~?KF7WrV)(=&5i%>^uyKLK$V zar7uQAd?u$rhN}d>#p8a<4Fh?Xa8pKmK>i>3 z_E?(WU!0w-yrb7^^<7%UH38(yW1x&8#|3R<%0FU0`e1|p>Al?w9OGC}jL;F9ixhhX zgNK_Fv+?h(USnEt0_YqIJFwS6*WGUK%p*3?Q zE0HfUhJ*9!xt9Az???1;R+8>pN6w zXnS+}o?l%zs`RklkVmKn!a_rVS7sj^R6_cJufg#LsTT)(lxpdYd*qT%yD@?(J!C4- zUFS4QOLpx#H`<_8n9vavRE?X7@)7;jF7%At<3aI+G3sskx-`HDtbNW6r!e<@6l6Tb zgf*|HY<=yzOc9gtw{Pq`W^)Hz#yGYL@{(+WErMFV);UQD3f*$)9^qi@io_z7*1}<9q2+Vyf zdX@a9bAugPE~q1Rs{AOlvdCc&zlrCE$e9E{7IFn89$NyfBeXX9Ypaja8!{Y+UYy^+ z@j-wN7%+kI1QHl@+;&;?g=vIS3d)SMw6w-K*W(^sdHyV9$*+dS#^-2?xE9f~1{lrM zy}&>7mW+^-GqzvxWR_RyyxKD{^s!!oa6;mkQuuQq^S=H2&k8zEES2Y)vg%pO{UjcY z^D`_4EJi9sOlOA;0ZrwiZPwa-muAjL&OX^_wzgdGom!`3#!l;e;}`vz!U|a@=xZe$1!-Y@ z$#OO&uY}Z|8VAd(-)8KWcrcjj7jBos@rJcJh&qzI(u)1c`R=)*Ew1`e4GKZGU&HMC z-&B|CnDEeDAH;v}SMO>cXyOOX|J$KvI%qgzeAF z!s1iu**>UPr}x{cb$Zp%lF=>ip6XZco8oY}liBo}gJ2VR(Q6k1!FCzS*l6?eJz7g2)Q$6jB$R7ox6D<-NJ`9T@4< zF!%x%H_B)B&T_2Ln+T?%s)L=q94Gr_X)^UE`-3k11FSVszmC?{hUWcBd`cwd8on7s zpVrjNSC=Rpur_q{Lcal!X0}$C?vD3-D!L)sbj20Vp*Wwid!k%L;Gt*?U^vXRSs@@!MjLoj*wI+~5ox9XY^y!0ajjlo@jppa2K zjAZVs@eAVpmQNkNo->t**q3-3;6J?h_5h-=ze+k3E2vz0g}`g2x5_VK8h_(X@Iu;T zd)!f74kqL$^8@IzVnr&nupKZ!&T`T${0P<;RH@rSZFf+Tk8EsLmxT6*z-++}b7M*K9)OdW1ca3~a=Ai^) z1mH*~pqG@{-^{{XwQ?nJ1+5fu1^Q9o6~dA9^Xw(jwODYVE&>{qpNA$TcKQws2f}zg zj#^;~6cUjCFj?(Is~bBRjSNv(hW~?ZstOohh%W8b3nae8?Vo1`8+K3ld+PH)dajRU z0)slDC8|jv*+MRNhPL1*P?+q=6%H82aZvjW0jir`wdF0(@=4TIh1FMppEzF8jBsG- zYWwQTM|L(XK9n`TaG}=Gi61&WR{R!;Bh^Z7p%g49INSc)-+ufU7--zmbDe?nNGsii zSDCX8>ylTe*ye5B{_BsYr;FU5u}`}67}d6YC$UYaq^~-D#(f+U9S!XUr;l_&MYa$m z6H_K)punPn{AUY>au!t^bQH3(lAULw`a{Ty0^kq*H$qtL2@^8$Amrp!6Tthu{?tav z&Nl_>p!X0|<#?##D0|W3lRFA8d*yp^{-&z(ka&-Zm*T($s8c&2svY2d2;Nk+x}$HQ z?r?^kAs5?PUnv+5$ebzJ-XVNP=zdWD(5K+vX`~*4bD(_jG8m>2Is3gC-8_IRIR3dQ zA77F91b2eiB}b$``@{As{m_g1?0&_o-_IJtkmxtfZMEt-x;cfe8OgUzObN??gdyc& z$Bw)^E=tX3=_D9_0b|EkGDr2WjeggQ1qU^g?5dOIsRbI_E?k&Y`LW@X1rWT7Y^b#U zd7W^lak@XFv}6MrZ831n676tv!3wS0_>qvA+NwcR<2P>1*xK#5);N@F9>QI>J7Sjo z(Wx9U^UhGRn@wh0a$Q`ybg3goLN#;!*x<9h8w9=4y61wghTG^Qgb27bSw>Wd$>p}~ ziw_UkUAXQhZE7Ad%7P|VVUl5x1tSpAehZ2Sp+H&HL)_{QB4v5laf%8;6HYR^E+wMt z(BTPo0G^egB%njMcCBEqs_xJSZhE2WoWvffD2!m$AkZQ$RAQBrnWzIJ`iuIu1I z16jB;her1nt31HV$7ci}m@=hi>Dc0;1V%ZLF_W;_*Q>IwO21aQN?}-`_%2#1jwaNA zyYRZyx{y(731JY@`}diHEn8atYWA8~4-z>c*}c zyz|lvh+nSzQ7;X+vSo-7%lNt-BYWNv~0kbGM zB@s*CA2jS+v44VxdDcAr(nlCHBJEcEk`6Jwf5!Ky)9FSV?+IrMW)x}~iU%+#2_ z!^Q2S!m}9fv9wqoWSekb@V9`MgFoFn9A4=9`M51KOkVD@oyBaQdP zFib0kpcJJ>xH-36L3E!j(+PpHDnL~C9XUVsqaaHNFtV9HAE&D*a=6=%<2J#KduG-I ztaQCDYhnX;J!Z@o07aL9TM=7*v z*)pXDYZX}po#+`PyLEeV_R_D^s@3(24U4|Vr|ps41Y5}jEK7t%P>x8fT73Ti;djK{ z{Ndp0(z!E`_`Hn`Ijyb}64!3s23NDHW4~9Z$p*6ad7)T#Vhja%JYOvSe!>~xQ3Q{$ zW~=YC?9nP$#%0Y}ozIR6g|7zXU|$eXi_}4QojqIk{(VJdWpam3qO_sFqu2HkUxu|@ zQ1Cr0tD&sZR|*QTBGqXdn>=($+rR%>(ANleH1xUu*IOxp`>4^td70DAg@cHW@REY> zTU#;#(CJto^Hk8!+u(YMu|(i$>6BO)YceCxrVFS9+sxQ__A z7ZSsb75f@9E5y_k5tL1GIU}op$6w@l@x1Yv-?(<|q{RbeAknJdshP8Te*y~!+hmdn zS#AzoM(D`^3}Rwp@Or=mvU-VKF(1`tKSX+;>KMgaMTSv^x>CA{2VQugs^JI|hINCI zFMuRAvDrR-7fE;Qb(+ZBMy1h{?R1x8(*=~x;J1q4uo)5=V{Vmns6*qEp z#cbQ&pPst?*itjfZ&6AX>IEuR8peb{s8Q}ee*EI%vRONJ{Gq<1MBNGzyXQOwfX*=z zGk#FR3r10zu$BPaI9`p_6ZG{X%076mU1_ZPh&m?Sf$L|)womCaX<$^Di`HU7bi8W4 zcrgkFwYevNcdb%`r^du=-Y3nSE{G6z?*~5OnxM~pOA7d0)p={zu7y(PP4mLe#cjJ{ z#i*nVRDe_A;Sq1k z(hnW2o%dhH6!U|HdBJ7cjGL?Ne(KJWl$I0IZ4F3&3K=n{Vs_{Uo2)9Wk6Amsdv#g6 z*dcet+RHnxHA-tBZ9&I?Ty6s-0X{xgo#TuPnllFpgOI*T&ID6#(B_d34VN=O3Qa){X|0Z}15*m+5GVyZ zXxN}ZBGn~gwXhdK>65{~cY8|+s-DZ8wojiiR(M?$fa*J3vu#trfWX`M6$Fegi1Me^ zm)QC%X%UzRg6~lEcxFGlcMs+N6hcHa!?RvYc%I8bCKrbFHCbxOv<5>ttKJoQv|3@iF!}avS7(7#I8yOZLasarNrIr;kj>jxsQE z-z=Llx~A!DZbYoUk#UU{CnFTjubt)vjGEQeRe7PNlWcI#ykF0BB;sd{s~G-i(UAK` zK2Ta0OXqtHHu3v~Hrp@F`M8~of9gocZS!V))-R8*=lht6hp>_zk(g+4d zAxS)PH2KQ3uJ3}>Vs*Zl#AwA?lgA6wr&vdph_&^C&@$g$2O%?+sM&_#)cZO-T$dh{eP z1E6}#ao!Sz?AasGBtl=wCqgVrS;dc8_vp00!Dma5^`x~{JEcW)e^f5nhK`c)N{5ct zvsiyoX;`S1f^=~Ut4B>upS-F&N--fy=4E1 z69Xv!rp8E)7=3N~!P*I~-UA|km0IsvxwsnH$)BLlH+4edCyq!sl6XleH{0^Up%%-4 z&FgEg)s{gd3KhbGcW|1dLK_iSnp9(wc7?Iapk^2HanY(A?=K~ZY-}Mpo)G5g25jlwqao$>F;t9fInPQfW?285x)b_VO7O+r5PW==)UQV#UA*HBvVnfHWG zB+)3jDMQ+9iO6GFx&xnIs9pqJcdSKYKfwXdD*M;v_PEm{QcnQ1+`17gt9Bdrn2MhH5Bm2|hff9mKkD>~-j%56G<#>A#uFId2hv0iTo z7Z3 z2D&`39+K0uZoKx&J}r|9J5#KF0A~YwVo)5mVqq8>mQ*eZwj=VCBs&@g2K$jtgjq6k zjW8hi@St(=JPVif<4f8^MP3=vnByRv=4Cm&MLxSR) zL?@VNtdl^U>5F%pjf+^^nJ&5GaAP4JZ~Q$hlt6}O)HJ_IiruX&7FsCmenH!UZ|1jPg5zSvq9 z4c0c_&JKBNx`QwV#%g+7f?(}g8Dgk-%Hw|g73G=@dmp@GFg4|RMzvVS(Zois$8&JD zhK0*(s~7wHPSBacJk3M0;isB5>>hCGCVE zb9p)lr9QR-hOz2^t|_gsP3VvEs83qg8askb-e15FAjNc5>=l#qL=(OdEl45h$r|I3 zR2eZCc#Vl}cqlD~TXZI#;GgVENzTcqmk;xumA@}&eo3FNAuDt;EflqCsOxvH!r}TRGUv0@(h7ZIn(GXDDiFDuDA8Z2uX z5{^gk9Ve$SR0|p&^NU6h>=X^xONz10oAn~Q8y}7jJ7quYSNkcoQT<%cwd9EIuk3oV z@!)8ytCBV2LTtqGPG#*CZdbG>ufNi3Sue%@pU+MCHh5U7nMx>X#dGB!nBm4#FL$Q_ zWe@-b2QN|KR^h$;Q2amN%H~6xg72V=&*0=5y*R6^yj;B0g~ANUWiJ^S)z*Ur#%eXA zJbDk%cYi%cQR%?ie`cliRT1?nyfmpjdHy|18~r;a4PM^Vuy%Jc*2ewy88ahyYI4`& z@s$Pc^KvqXJB2FZTvz~)zj5O@jaTy>9H8Nil9FB=2{<^ez2#_tusmcZ<$%lmf$ty+3!{ z|MCutHBJF*!^dR|R*u|na$WP-19tO*#fzCH%!~>2+LSl!XS8}G6>dt>h}O(%Ss@`| zI7cuU@p@#EHW!g7+!{lTId_Pnn=@A!^+6VekS6k9REO!YH{UN$@Goxi7^!CK6=N~t zw0aOZd2PRuULP{$voI88W znUTr)W$s?~_7%)*5oXw-=nN8Mfy0@ShAuoEMHPV!#?r^NyLe~j)Cc`_jXn+5Bqd3; z%&z^95mdPi)NM}zOxznO1rFM(YiyFH^gI8yN#KLebg&(aYK#xwFi*}TelN>`L&cSi zKn%>$C5x_Y`Gze7GXafZ2d#{sF2T`9>&Wn_5_#K3F0?Qocvsn3wr2nUGSxej4>dbQ zr0MB&7-=laygkU$Y;J=FWIZ?_k8kD5GYlJzw4gfz z7EL&lYptFz<)5E3DSD;h;uPPs$t}}oX zl8#modeOM4D;Xq<7X5rYaodjEW@Be+Ku6eR!)znr2 zj&NA#0%>?=!`uoT8gsq|4j5o^eq+tt^wo`i{%0>8imwmw>oD);?rQ&w0w6x#h}Ju^ z8iburjUg=57-Ere`^C)f_=$FZ{NL(0qd0FlTBFJf3kATMem^K4wI_4Tf4*%0JCW88 z>ZZ*;Wty$qa*zI2x!&XtDkxa!0zT3SvLt}Td42naMONJ(BmR>A`}caK>3cl=N&q(o zFck3Q2tZ!7|E`0OLyIaa;=gQp&NJ+BTIMi8YRF%HM zc#-$Dwdd^4Q*_Xy=A4pXdB7Y=clfVlC6z523 zNIJaI%N;Qwxg76e!w`2llO6#^aD_m>#LOatC2Fw5jc5aa7MLPT1aN0shlZgGBQsR^ zL3#k_S`43ZCKU9&!!(pI>#uz?MUPQ1M5oD_rC%o_@px%B2Pg=O8_Le3hC2VGbN>7c z$==z-MB2R5B@V0^Fadm>h_da6@F}kLi#WicK=3%yp|p&QP>YKvrfzNGClQKhc-^>S z7a2uh&Fe>ZeoKa`s$E;W zwi8J_cU%Gw9M}SqD&6fiVjIx}pQb@bEp`d*Jny;xx3=F*kWO28Nwve05K_K`8-es7 z9~Y@lMpB1X4E1@kOunrlesMw3p#8TS%92WV{cRp07G1`yCiD=4#_${^W&UUhe;xV7 z!quEi8sPDzT~i9&GdtK7W`WbtU+kwuV5$&s{lC}LAwgG#FHU&vp8da#Dg2M&|Jygh z@3-jvcex0^e^v6|yB2=`|Nnvi?|e&d|6^<)B@^D0ntG;v@Q@+&DT_BwU2BJa35dP@ zONW@eIOlDruNDAhD8&Ary>i8ere5ptJzRs;ND!#=&_L@995Iwdr`L-~#97}5Nt{Z7 zZ=hZQjR09;^-{hfz*khvfBEtT_c`6_w~!l^KwS(#A|w^12vR+`B<$<7jhF-8G&VMV zzJ!F68gMaDy>~g`5SUCzxed_?aj07Z?Ih?*E>8#GC+O(Y5V*e==p0tb>_WYX0@HA4zkPf!H|S5dk8c5~wwAD3Ub$`W7Q>~Vl&#OH$%;d0{bP)!&mI!=#gSLr>n z?oT4qAH6b?@qf2}uR7zBzJ)^&=7Iv@^U%BGuH2v6N)|`dv)7;*4r7S-yizz&mw8|- z_akoF_}&3;Be4IrS3}odo4G3!V#xcs4z15>e~){J|50gq#3l~VvcLTO)TwgnYB2cf zzf++JCfr!uXX~8Jfk1u5-nFPy?X+YdRJSwe9JbrT?#(9xfiSfBckh$4ekn-*_>W1# z*xUC$skTXE2sc-Llx8_WTjnu|6L=1V?4uD0;}PR_e=mCWL+07voof2cL4aDA4SwzG zF3~6rU*dL>5K;}KeKxy7IlVb_@4BR4uARhX^11etQcyhK1afWXiHES0M{hMn#&Y?_ z#LMqj>qjA{3&b)!p00o{AN?18zHmf=C4+aCJl5Gnzy7pg^+^ZemHo{zf*+jlWW zTvSJFqu!-vw#|FTR;RAry9=S;qrV=T)vLRM@NhS!)`MP3_vzDKwCnHNihi99x9!R7 zA@S-0cdyXBqcl9^q#F_&+YSO=bbQ?H=exehE=m!G(?HhHXhwwXhneUzXzVMLL|Hk@ z=6g}xv70_2YJbb(jw+_+m(5cRXkhKmtsg&aS{~YiR3gp}V=wW1zae*&rf2rGxLnnx z;rx`lL)Sme+75$Bc5LR|E-8ZVks8Qn+5VXC5%scQ#$)nYWdB$tmor*MHpRXsbosfo zv=Njq@g~6(a8ad2nB~}%e*unbQuNlJ!8FV}&De>XBE|W}i-0=M{d_hd$`?r#E5oBP zefLNFxko6c0XdMtjBdWCByqV91x>yN9W8`*HG?g~wjmNM+VSJLU@^XBGY)w2{~_(Y z|Ed1}|8Y$%X`n*1j54xkXrN(~vZa*0B0{!OdZwgOIA%nYz0)z$Fptf#sf1*f5R%XJ z-s^q&{sUh>JYUb}>)G=-=W*`$+qmAY*Xs={DmayVin16nHh}%%0HzC$70LSB7NNj> zvDP??P2%d$6ed|LNy)hi5L1Jr2|z0b>01M?)*C{4dnz%0$-U2ewl-F&l(k|-+BY~F zV%vn{rH7v>4tIrrfau(*xwE#e?r-VRLMfZPC+uQiX^B|?ci1lrk?mwxt!0dRIZyHC z)RZ=Bn8iQ`C44A4GD^wU2j5Wb{WWFJaap8$uRlka0tjL?mc?+m%O8n*JUu_(6_Yq{ zp=w9@1O#jWr`Y6m@;tvhjVaFrG!<2Mu*d0Uy5jiJ)MdIjb6ejyacUVCd*oqGn&q9{ z>#q?d(?~HzTZmCZ!>tuJ+Hti%zrSN|RDy18niV;V^vH*^SX$G(m zC_(eaq=s@KzXPs9`@v1uAbX6llPaPETs?>>{#5P_2Ekq9z*9C>RGj6Z1aJA06a>w%QkFXK3ijcc;kZsRq_lbfV#05ivbj!UfW<)01IjRb z(O}P*Z;rBsmx!hMfCkaajay$)f90u>0(SIWy*ubd_;;X08N z<5BIJVPr)GCEn0;4MRg{-sMFh2CJ>GG0lXfT zc2y;rq#3n9Apc_e#o3o&lWrTFSl`u1_9$09cVSTJj(nM=_u-GT6=Z`#QicpxBdA*6 z8fVshfT7a0LCpnxv#ASt!8^pu2l~CpH^YYvAB-8dV+(ks1`~TA3>xkHTs--1JuQc5 z4T8R#RX^G9svzQ43X5ofc6GB=Z|djKhYx-I?7HGQfQ>PH>c9GKtb^=LcxU-Yc!^jv zMVDrj*I1Kz=#NmN4t$r$@ca(6tT=bwZsh^rZ<6d4^qo&gNa)a^sJs+deM?y0LT^s% zD@v`YClVjt*pGS3*kIZLM~ShKk(&8j5#Q3+%18t_oWD!irvu9BaoIf(;jXdot=KCuR z)s7q~gZh;+VO%>jhi?}4J7ZEmV66cPhEwx!s;t`tvXn01^CWDPo7xb z)V|CtffqIPX%B8ZygabiF}7zf8QS`nHGJJ#7H4xJK&-)3!~A4cTF?QRCd6V56T z<3311=SbyRs20d*_x3xj)q+{KzU_6%4nSlS?z_^j9xQjVz4Ww)kmnhu2+=s3= z%w3@vZ9+c^+MRbDr|s;ck`w#b!4;ZHDhca>S{ryoz7RqUJc-WDe(Htd&hefm9V9i-cE{L3XaY&9fOoW5#H{jRM#+3&M-1FR zP?Yj+d=yX4IF;>Z<2!8R9PNb4S0VGn5~L`YdDPkIz0|(qQH)m7i0lpG%~-32@;L!~@#HpSLo#EutxHDo~)l;0mXgIp%Y0p=qg+r3EoXV`D_ zAx~Q@K!_DV{|r(Uq|l@6C;cR`V%nm51|$QiG36_S>J9dmh3AypG0^j+NP{Z#7zBbg zkTl-^aqJbPm)1?ZIr4Z4IWPQaWs+tzJKU(un3)xRopE%`G=5&A6n16sz)=f96*(}o z;*A$j=Ae;?9uARR40Q5X1j{qa$fuHXZRV@g)ZDKBn&HtWE4#dt`*~wKxNdy0UfFRS z>VVLKdQ_ggOe?}ia~_hnP#xWZCut!iX1POp-AMHam@ral(u2PQFx^lb`Y$L5EV$$z zJ?yKF-E9H97KlFELe!USzB1VY`Qg4*}vjKYNg9hP&2rFa4oMqj!p$VbrCyD8*@$hm{} zal+jl9H@BkpU@(uC(?VQk{IZqzl@e7r3?9i8>Fvf$GmRc#oUyzs879PuJ zyL0oH&h`vLjlMskGv? zvBZ?f;J_##`;}&$gqJ{%^2xGDL{O{iqmrP)~h}D1jJg9|X z978eH;B5wV3?NZ#Xee>p!zk(8xxHaEkVb$y29Qjz#IXaM9rc%GyzF&Jfh!#7>&vi8*%?)@>MH) zZ>WeTzui_uQPBtN(ENMZ;30uzajBruatb4_*ZIc+<1x)#f}eD|q?FLxvnj2JQDMgY z@B#d0zm?nl>*m3xX@u|B88-SM(-0#7hjb01?SF4yhlUly1ba0CpGHi3fnwL?WC6AY z0LXmiN*WC%pD8dcz|n9UX|zIBKY{uH{u-E+ftmf~87D|zMB{)G87?pA1wn^^(HNct zz{m#72hm>2&wZzkumV2r`r0-gwp>LE9kr{{BuI00jN=TB4%R*FKN&t%fjS3|j?rET zvUaC@2G*(J1F@@_xkg`I&DPY%)XiR-FLhxP9t};$A2eo<;+Q$F8Q6VNOnv8v`KT+v zNC-C^F|n^>{;sE)>ZeJXnAA z4r*gluCCnLQWP`cg~WMt+`|NW=TSy>HE5dU1JnYq0}t=}pXAZAWaCeh4~mh1$9do% z;zpE0@4xo+&FBF7hM(7qQ0%J!KjhGV*_Ld)M&Ywi*1$!78s#|YI9qt+-(MNu_k$*0 zFOhT_?yCn&*w)>~w}c+$IxvFB2G*&Q&-lNGoK}qEh7D^i&8xV$Sm%I_Y5l+h<2CkK z>DP%s*|=3H?Y7%)v%i|xGRHEEuNI)}Y`Q3iAtZVTPQ42w;O!v!Vn$$GAQwH3OoGjE z&W?h?6`o+af%`v|k-T=jlG5)_{;G-@n6netL^myruffg5YzaY<5JgEUw_^sa_wrvC z(vIr|iC~9m`V@eVa@TiqLYDz_r?c-9g{u$s+~k~>u+5ym}jWq^!3DGJAWYA*adi}|2=m8!6u->LnZ~xnxU^> zbM^f`rph#*nHkbIFu*>G=BQHjqgW4hvE=+qZK)P}9UWHZcwI!@Mk~9~H3k!j&~?}{ z-hmesiBdnL+({TETa-ffnlWV(_n5XFj+j>&na0Aqh=CCQ!OBhGZvKPHyl;!qfMoI+ z{_vCIh!Zk0~E;@9-zO=BN-dc?iWj|Wjz0)M? z!4wXhtIkrcE^{X5AI;qLnV9lIp;KmZ9nU+uPr~H$yW9B=!5GJ+-rlMIvAmp1)+vFa zM?li^1hanK1AHXhH(J78lQE>j&Z6$;b|oJ#(}l+2YcwTB7s zjro?}c!qlrSJ6hNOZ`f7E5}l;sKO=7)%t+_e=Sc5z`XwU(Z+U5zbfIkn5SWzBUUBl zd#j7DNY(XKv-{Y#%Xy*YIG1}u*0yo|WB2+n^E=MlkQa|GOq4M+JltwF6AhjyHywGd zJf<#fnXbLP(8&Et(hu@1cG(y$3&njubX{bGIc^2>p-G0}Nl?=?g}=N2mjK3-gXcE` zdU4#%a+Q&xpeyszikvKPZ-j@7l9Mabqp-9a@IcVm@qJrFw=T2jcxho{xN{aFX*8c* z`6m*a(3>_daZ1{-IMX*cw;h$IE!SUu!vwZ24}$lM<|jdP3JIax;NgmEay|IyW$VUD584J&peQvICPCtTC!mpa{rql~G*jwYv|*;RM!_)gKT*S6?hNKN z`Zh5&{~n@8hli>=932TOT`_Cp!?hQK6!tRsMG`N+S?oPnKNTz_9JT<{xz`E4^qvir zSVp<$_#Cc6sT`V;$5FddW^d8l8C}B{n8C$vlF9;ufcA7R?fIxk!7fhh4G2jo7?tCO z_UgIrhAc1#fO*Kcj&7e)1Jokt^XIkk4?}tM8-GW0>e=UC9p3e=uXO1#j~bWvuSW28 zM7d4${OKB%>&|zvDaQ6CfA55d<6@@C4P2_l1Hly>Skw$41r==xs7s6^%IJ}}u76ra zXR$+%jlqm-5E33pw{^kJpyJZx-RV~M-bp=Xz^5<h^@y!2insSh(m1tWL27@SwERJud2{SPEf$oFePGRnC<9Z(XeN>aj-snp=4 zLesUMF_W}+3soJnI0H>n!xcZY67aoOfxN0`H)yh8+d5d?BUvNo?`SbB0BDQ|(v5R* zVg&*&XHJZO=WP3pnu*1zAbwCQATC8UBbB=|#y_x9w;U7@V7xdx5Ct?Eod&&|eZ%UZ zjABYe;jPTP-Yp8BC1DOl+5872lnBSM2Ta>V-u}Q2#?qNiTY%UZDJjl#4B`6D?eIIu zQVf@6e&Xev^6FKT((}mBO&5x;XT|MHT$_>>-53zMsT1}NgePPllmiJcq;nd^VdIADinGx0S`PZ*Lem@i;WZF`@|>z_K+k)9hZFGsr=KZEjs0@r z&9y3u+KE%AvgIf7WilzWQ5t>LfmE)JrO+3f=JlClr5$4Y-;;Bd%BJjm z+z*sZw>Hc7H_)m)c1cEHf)BQ{9?V-Ntvz@HshvI-oRuq>Ha&w!m6)N``=q`kyjAe+r7oehFdfltTG?C|YyVEnD4 zpUJhFzk8EJ4do;Iwn+Z!JdP4cXf4UrHKdUr^4@@zBDXE)NY$An<2bL2CwUb#|6W-{Hk z6F4y{5Aj%}a$b!HGih7@RsbsoDQmz$vUF3Bf@5}^^80~hx=@NzueBEf`v4= zD+*u)!)?aQyGK$3s%|K4<-_`Gk3sNO#d!fPHMc;l$Nb+YA1>YKxWaLv7x|$?^bZFJp4UB$VtTL%rs-z?)6pq>wK{3Ct2S;YAkScHpn z2UHn2{RqaC$vtG2$MIbXMeLj?7*xk602et;npEK72dUDFoAw8K0Qrn6D)Yo6r`(Y* zRewqu*euMPsqZE(+7-co)WZ?o*?tqa7X8rF3&I%dbpL<-lO+EqLbK6Ri*FeOC1C53vk>-5j^ym!mkfq zY=y93K#Xe2!Cr3+O&PKh8V3KlL_(*>08lgZwS~|;;VsC?-UkL;lb#S3DN^8_z#lm6 ze}xyshIwU#uJpK9`sxHGUlc~@jp&eZ8$VA`w`lu~lhQpcNRSA6fJ3s^0?NM%yYu;W zl&RZeNWK@*Tu{+lS9+|VKg66!>XM~LeaiudyD?MjX5L4#N`6HU=m4@fP)koo=-vn6 z2lI-N#^c;*ffg_-Q5x)hRJVX26&^%eWVFX#LM+e=>KKxJLGA$fs7>)i`K?0`aeS7nGMruiA)75ba9}4!@pp6ZNu?gyDn%A%m25#3ymv1Uu3rcM_k2H?1)a@UOu(9?H#ho4Jb-_7A#2JdMbh> zKX(>;N{?hr=whv14kmsCjqKH0#vd4ggd@&udWBa_s|6#=sJWH|e5JH<*bQ6Ot!MZ| z)O>HBf=UECsuOhTZM35h)#cDnT5km7*TS?p-_&v^hxj+^5>y1@^&jQdj-Y~e6+!`N zV^yvJt9R#1yGCA#4tm`JP?7aFtHvx$=GXVunyXp**hFHE(hVC-F8NqvEP|}&d5k(J zI@Vhp+40+VY1TK0yhs{23uj$85yk^XAPb^sJh^q4<-`KbKxfP@KNjXP-wL#3+=Hw; z4i{*FHUROSLz2Pm8_)n;E2x^v45R*XRS2G`44iiJKwlpvtGjEH$T^2-%^_MA3trwtyo4!*%E%RDuB+M{g)3nHf0JCT{c2vW^LXFKA{AqtGdzP{7W?6@f_?P6D+}vNlLCB6I@=!(`cY=N12N{(? zth+A63Uep@4(}qk%Y=tuY`yQ-N5{j*00uc%@JYKtE&!Pi7j#o7OW}e+>dK8XpQx4y zh~Q|*O`V`yX5iRr#w2HP?*ln%1FdouLz@f~77!5WZ|jENG8k(Tz^--50D5IE5CDcjw2pVE zVZ`aEms$1&`;Qp4{X~eJVK+^61_g)0upmdLqZRNP|08NEjERlXpVcryp$v2?{nZwL9t#x*N!N9 zXq-8BuAlZE6yozva?FkY_k0K635l<`_w?|t?NDnVDfC_MXTqLNz(;7JccOllEKVHj zE}TlqC?Q)DCpwiz=F3oz$;vK1j86u&*<$4!nPmvQ#mL9W>pS3RFARK;m`&Miy8uTc zXF}anV<^VFW=LtqWWdX>HMbAkzVQH_TVQr$7z=(Tj5~%5no|&1@pl#8!>j{;sd+EP zdR_Fe4>)V#dh_M1C``BWZx{MF!kYX+*mBtHSbR34+R$mT8-e6wJ5$|;u5<=EvXe3O z18RrAz_hRZg`L48N|D5vRQsILNMyh?TW6KgX6V8;lt!EvmBVn7azy0b>#b-JfVLFa zA~XotY9!)GzE6LvG~g&8!MEZCuPy)6oPM*Ni}~@l`?e@dN`BLVy*0dvVbezJ$2;?E zfwO@L^4MRx7qg)G^uD~*R6)9|Evb{0lCnbWl#n>!a%Xz5VF$t~C=E&g;`R9~AiO|5 z1CEmAxQxrfr#}^3<1(BK&ssr|^?Q+$kwFeQxvv+{|Y!uau8u-w~U&?ZwrYJWCYzAF{2WYZln(5pyy)6XxU|P|vk2%GKf-BJ> z%)$o`TJrL082#R~b7#-3=TQ|N>&LzpuN~Oi^bkUg2=K^JBFD9{zh;QXP7pkO=BM6kh@FprM3UrWw z>18ld0SFq|uc@DOu@J6*E}3-d91_ckGEaI&33?Jd?&k}2y)Sm(SnlV^N%&0oxA6eT z#4Xouey$n>PkY~pOeJGeY^Ai=>wMbHQY07zX{SEHdANyn0RItB|e13PX`s=*h zNuzkilGO&Kaj6I2>TcVzAT5dinsETGz66TZj?gZLCM2x^_W_R=EmWp?#Ynw=^SCzU_Cw=))9LT4Heungn5|OIAdBYZI@PP0 zyR`Og5z^0mn|>89<@#f5ju%z?0OSSf{+C`;Pl(tu^}A;L?^0CGXFFBdmv-3UXh9D; z56>F#nf_oDP-qt210RB3p9Oo11+>09IbD8FUZN}b8YgCFJ0Vhxk6`haa2OSg8q9*k zO94b+QSRCy0e9GwD}1@|r)wia#4x7V%!L#f1+6eMT zTI8|NS3T3nmjIq9^TXnkk@>q6t|Ovo z)`{g9HMP^G{Yfmc%_vsYYN6uy5Ym%3+>f54AjBZHNu1Il{!4|#>);vPq!BJ?>$F?qfc)^07Rj&~;6rT#11WQBhX z9x7Pfz?JgHoPBZ&f_Q4tp!C-Kbp97cU0(18QQHkyWbp0nEuzDH$+d?VCT+ z2^^ox=l7+8n4^0hVRJOop5KSW^9 zVZ!%_jq5C#vE@V%_GszSYJG&7BG}^h^w@>8F=M$XsfjS&=2`N>y~B{y!Q)mg#`X3f9zCe} zg7FQsa#R^!*z>G??sTXlZZ2Z0i5APi#Kc9cS?anxdwPgcYccq}CE&{AyLcGzhON0$ zJ^(JwHwIE))An3^(8he0N&EEd^fUmRl>QZES)pEPzuva(nlgt|Uu0|`T+ykRJo8ht z{WP$FfKNR<)4G|LI)hEW^fuI30|1!A$LbYk&o_sDc#)6*9~l~%HqYVOURhK)p`}d* z?x(83VkEjOCJw3BF5rka1OR^aQw4)YiOcuT)j{qbEGnqJFjNjP2rpU%KewLoD`U_& zt@e-8;`l1MVsDePGvg51LlM4=ZW^qBu^rh0#xli8bYG z9xCfLeekqr{s=nn?(v3`NUI6W0)g?c+Qhepj@>FO5Xl4l{x3M35BUCb8EzsGAzug` z8a!k-2FhhQ%^I?XG3vv9R^zpLU_AU7A~KW6o?_D0cZCA^gcl;((K9R`i+()7L?4`w zeno>7smL`j@p{4LqxLJ8Jj>Ro>HJ*CvAKdR^%x0!S35y5>ACf&&^4Sqg76(OM83)gn=|8X)0S+_JAf>DjZRq1I@t1SBL{D2h0kfX$@b4H%t;PUHQdyn5&L6;Wy8%~m?b+oOip zrsy=xNaTFjW+iQw%FKgaxu#x~nPh&e#P=^OSu*9jH1{1G6sLxJnqK6t5 z&yUq|Q5&*>?^1;|%$Z(AOct+@7y1+W%{t@AU`;j8y_4`k5;r{{EUf7G>F|_%61)D9 zst6k`rd00paQzIa@69qjPX926oN7gxp9KNXF1fOQ{lTI$AR8<<#R;n?=6q3Pdj^;_ zUEaUdH*iS7`QI56Y`ZzF&0s#5Ni~_*M1Sz|g1TJ%-jhCJSUwh7nV66O@O$uRX*pZe zWkp5M)T(N>wA$p2ZM>_oz1|q|<~_o~4?6yK+GfaJScLQG84FX>f($uK8@AH*CDB)# zmZ(MnfNK7X0gdFPeNal7NQv!bmIs~>_X5)~8vvcII-g}Z>qz$}_n72qj>yorYbMQQV>xD5F2Wf9ALbO)pC(dUiY)Lla| z;hO?zK79QmJI8iW0V6y;kt7ot1BMZ_7Oo2~r3)E!kA1lOgHWuTU9}Iig8KM**WK;n z78`N~YY>XUImToi+uSb*m!S>9;i+9i!0;j8%DXULAH200EA1?OIw_KA7@=ZQR)Jl| z`E&#+VC1=Y#JheFk%#J=9woO~qUhX-U z9e2KJ0F$R10X9~I90J74nsVuI4b@V~4idnB1NpeNk)hhi3J(EtwDFt*KYj`2ehU8Z zV0)gKnVDVBo7SrL7~-$6=qH8^-Iru<6b3pXG`otgk#ilbl#{QzftA&0d%8kfTC}N! zLR;>BsM3jb9btsnlpy5EKV(edZ2@LHOU@$FhpXf;LBvE#7uMbWl2*{`^s@*yR6^n( z{pK{tvW9~P-3Hsqm`!hPU}y+KmMksP-v~OCDgGpl$U)ljR`9X=t^@^ZCUv29cdnpO zLml{F{q^7Gz5fDxR8Q!=2ljm>3Rnr4j%~i0;9SmWc2Y>9NJenuyK&ibSh5xaJ${4!X;|Xa~3SOgeSpi z2vPa!Co_;^yENntOMQxaOd~Qc1lJ67YJ`D9gB3>E_B((IV%Mv&-@w8c1 zA6uHM_l4Ifhun9HWy~chg8tX3-@||8HJVjnIM{!YzPz2*;hG9>HRpPT3OnM<2}|iH z&coPli`+yRqy4&p9e1X^`^cwoo#pE7C64V*PA9O&d3lZ~R@5T8yJj;!Jv9yLtXLN* z7Uj=WDP=49siuMWPk=U0Uc1-Ld*LYpg@*9sQaXgBAaCmymIS zc?aD%2oo6S1snbZRT+T0#A$AlZkg2z3LDs-osz(~4*jg$`#`T2K1Ovh3XvUuQM*Z9 z`lJ%U)8s2Fx}-jgGbt^D6XO+*RAv6*;YmrJV{OuQT<0*~oP$T=o%+ zSr1_rm{IgIuxBtJpA4}|eV5>RF?hejJvApNd?bK9+pa@w@Fo>fdq8p6W7a)AiQMJ} z=Pue%1DMZq+#-W52dH_8EGo6p@^D6x>-da&TF)-*g4$n~MfPYPh>u6twQ3NSQvYlVIr zGd^zD+_vZy7)(vHrfkbuMCFy9o_@t=sV-c}m(-H=^NGZC*@bzXl~H(Xl&I~SWegG@ z6qhqHWPW_}@K$^>{74EZzK+;xBB8wp7kY$dr-EHWbh?<*>*r~3)`G{7>+BF#W_ba$ z0)eKYd+tGeGKkq2LSlVrXC8Dz&L9(O8V3m6=a8-|QwTo1%S5QiNzbh|DeAru*f4er zrw6-*+ah4(iWnDeYX;x+ITXp6n!eBYZ4lHkE^e{Oa~&i6VDJ?5(hOVi#dQ^7=kYhV zcIg*7CE7Ah=p)hL0$@F$Jx4TiCcJe4ybZ&NyF6WihsPX*cLJuaX3K?Si9ndJlBOM8 zM9iQqS7jOoG>?J-&ay+FL{YHr14$gr(f5LiX^4F^$`l-k$xXslNUfmL>B1L^euGvG ztQ`niy7_QdF{z4fwLQb2PS_RobohG9b&RW56SsUaQXkQS-7i*hVP-E4g%>&+KzG@S z*wXz4coF`*RdV`PTnu2>;bWL2(-ds>>!orhkn?x2BcfgTlmtt7bQ zUGEoq?h2yW+CIT|T2&T8$DFy`6|CN!-9A{5Nu))H<91Tb!5Qi4AR(`^Ewc`cM}h{> z#4fi@Jk1l|U8IP`EGXdeQ}Os@5e+&>nuPr@?M9^Z^w*ZPYc=a8MjD@2;9?Lfdk9kc zquqK9P`Cg{MV6}VPJ35}2x(Bi0M&yyH|OTfmlnQT@nU{#xcMOPRjj~Jd@Q*Mo+&wM z0YAWglK%CT$b^JtSB=41^L34M_Kxr*+m?wBpzcu_G32Syys*vowsN*Yig@^s5r~uO z<}1tphFbPaJdRI>P#3C{T2SfW+6Uk|C!`<4cP0XaJY28TVotn8jt$v6`Qf4sVh#Wh z3Bo^&DsjS)hEDI=B=IW~nw%x)>8x=U1XozmRxVa%KylWKKcdc?`bTyRacb=cTq=v2gNtIA@vD(7PSoWAD4! zO)%^O9FVi|*q%oqw7&T&h)wjm86Fv))MBp1eYI9?!-(kl)D2u5Tqk*}zHS5spPw3Ep@&w5qnxJPQps!Z^UP4$dh zy;o)037voaa9SCi-({g{RV_I28bA@#Jbu7)`a2V8`i*H_*iy7$5Z3~9@*U4e@8&}gtKE|HzJE%slkmYLii7enM5m) zIo|&1XK)1jfq@c>TK2Y>N|5By(aX^jZ$cdRPc5>=QFc%u8m!{9RjSJw>U=qSkpXiTtD6!Vljw$c|f#8lJid(jjxsMHt3HIRT`>Uh@$4C=(WCK^=$v zJ(M0(@^~Wz2cTF_m`H6J`BMwu!af&{hvn?xHfn3L zzTaPV%rkX`Z*TkGpGtz<~ff0+YH2$feuU*E-~<__=H zo#a{3#Pm@S2Ql4~clmw|uso5^Wf=uyE7K)-NupK1Qr8;9E*UueqF8I7i&9ivj8$^5 z-}+wu!URr9C`f<^z}RV9gt*_#E5J-fBa-2mo!!?9KPde#8Do~&2X`UWRj#fmoT0*x z1=%0DxiGE*r5U<*)m-+SFE7T4nuUILtv@#M|LPLzi=LbaWK={Dx)BWRmXCd&sI`SH-f2+6TPx zD3C{p?!&M!-@F^>T0@-s^)DOCl<^13^y0IYZP4 zXe7R8H_)eny~|+`kE01j**)bwaH4?MGUj9GN9WOOKzaAeiEr>uF;nXrhZjV@=beES z62~M3E!AwTRM9civy>?VDd%P?~(Z zqIQ&0(GQ0lL989dc;uA2dXcRMHiHp|S#Tc^$i;W>j-y!4>Vp*{JGZ8l-Qlj#61$m& z03O{%XWj#HC-*#p_?HptXBgKM+eo08|x4mK(>NX-An0RW;#;Bev3Z zc9e+*d#l;i*=ClMC_=O&ynF#kv|G=n=LR?ls84VIY1o3-hocZ!b>J1@2Xt_7Rq;(Y zD{3%UWnhj`DPaa@!=a%zv|ad)l~q*ozEmVbKY;Nb)}8L&z1wx2sjd z5(#vzE6hoOH}+hW^OK5`%_sw4pooSkpA=EW?o$@WLSWXx@Jz@i+6HqihV-9kJb}$j+FBkT%uB|oKjdRkmw|D`f0xB9Gcn9YP;U0nFWv`u5x|%Y=2pWS>f*$_!u?-e@ zGl#pN$%jRe+EPeGf0|)l^%c1QQxF!ucz2UwkbJ^qbX zzuhd8+$AVD3dAMT9zLc3!jl&2)_hV-TVOZSEcHOm`tSl?Cs&EMt30ze4dqk9TmjK0 zT9$4ng(*&de#r6v@S)#$q94pCg$b;k5o&Y3f|$*3H4J}9ChMkvdTiFUg_SkWs&S8{ zCKKM3{dy!L2CFWh6%K8eMYg}tj5Y+X?)Tw;s_MspA;d~smP@}yIsgiqYhUOzPz?fX zxAz5xFx!u9pAa;`)x=+mvsho__5Oz|;sx=C%HOnLKd%}SD5MUZY zTXQor5oS(wt$4>+!YHq5D**Wt>MAS@yMnA)gG~F|%PwoV{Yl&6)d1b$2nO_hIJCXJ z9o|M+`rY4b@%tEp|1Hw!EFy#?T#D3-a4A97hd>IN4gXdfA^7(Q3Kl_N3JcSbet4Q= z(JF{xJ+i$^eTa0kxR+4Qp^+k~+S!#s&-!WGClnE-kloM6a&8<#?7|q#rU|w@41P)f z3{C7W;Dlo)10(5(4(70$MLcg{))_O_ut=0k}0OV?h;gPc(R^t%Li`omle>6N&mPn6%$$`DX*h)V1nUy=ihrAI|9zcU!|FG@m+x_OG|$no?cE& zmhf+vZ|4Y17R}Yfs!M z=61aJXRel3S0}vw{=AREI?KT*S!y=#LX~VE7!zV%za5*`odEt$xUVQ9EMmitU@8Qh zS)g4EupwwkEKBNs@A&KLKVi(jKGdfmGn0s~p>$bW4~MUV>u>_!s>LID;baicJMba3 z-(0hnG(Ht3tYGri51lEejN`MjiKkQ)j(KA^pf~C130ghcW`naK%hYx4V#^5O?-St@ zU+KzEYiuU3%VLA8eBmhkM`8BqhTWx@pAbq-d_32o>sTEE6W~{WPLnNp@FRmm)Z>`c zU2EQxUX(Bs73fbOXM0Jj0W<90J*3#l zQcmEl#eD?lK= zr61)o%9aQ4FAECNIDPscY(n61j?L3Jf1s&cWH~JezOpS6JTl-a4xBk`KG)!w1RV$N zgiWrNmP7CorAQ4Ttw3S8+a?un8emB4HE44u;qd;`cN7wG{F1!fBdj+Nq%HK zwGyA4_^9!V*45P^?X5E6N*2vfe%bgvBD7ZuwkaeQ%}F6D~9A5P5EVWbDclpwA$K51R@M_y(T{$>FD!< zaUgC9ycVt^!eH^#ZQsjQR^I^VU5Cpy9#VC$iM4eH3{nskY%%Cl2{T(nX##rJCP`B8 z?c4VucNwW<@p9Il2<5Pf)>wEy)|^xim`yndB`t@%Yid~uDHjgtcmP82sR8j@40T`fAaF8JMi9OfW}DuRG-B+b{;%y zj=~rjo0bV_7I*EQ?gtisTr(+D#*k1F$zw^kE_4Eb5- z2a7at#h)K6-m-GHw6rwXKX@uwz4aHIAH-L6pZJ?>LWU-TTXPLVbSbif#aKL~X`d-Vx# z6Q^JSxJjU;xre4^9SCIrDuPfZz8r=3>m*pUEw6OQpn~_%Rh(|%KxlS#`gkzDByJXM z={*1hHLk~JZZ^3~1Sf60gGQ1pp#) zmp}aXE>-Z}-Md5ugNoGR=bCJ@6{+aZB1NA3TyRGNg>A9uGN5V6!=ROsO(sfvJrfs48lz8=OBp~05Gw+s}JsR*DUev0sU)D6;nG+IKIjta*g(*&Uu6W7M!Qi z(NPq!WXn_Ej%V;aTrB0YuBfRC-;52T~)hF9Q z_w3!9IEKC3vY6MQC&v;pbfV2{R+j_||V^qFc&;9+0Jzj!=`Vk=TGbs1? z?3WN+XtGL2u*Rrpbg&G84-&|>j~`XyGVa`|KuKmCcXX8&F}g@}R5n2+cI{eja${K; zSr-XRdR;Kt0fI4n;usc=ioPDK;lG{HAM@zZW=>8)8(@tGRfM2DL`XQNlxnw3@aZx- zf~K;AJh{jg|GYOZT>qcB=2l6~aFMc}o*t7vw8PN3A8+{$RTXA<;r2c^$=UlMQj&H9N& z%R0iqN__Ex&F(50R$a3~&{uZD2i9B6Y+}{No>Lssmk}lLte0F}UC~VFEm@(4VEz|% zJ_{LSE4O_4^l1_Y?bWcYwe=i?uYv3?ay@uzG;!G@n^qplADjn7KW#q{!j4uD!c*lS zOaK}SWQF(aIojEtZY=*aIHac!4Uxjro>qR~hB%4JL7;jfscXyLlnDLao<+t4*M5Gl zF#%L_Tt(&Nou{E{Av_*u(9*(&O-B)tke_G{84l*dWdlI@J$9_ReNhCDUmygS0|l}J za2io2P)D-PX z<6BMo2OQoaApO@_A0@k$n>)jT_KxK(m|(2-N>A!m;%2M9T#nzqY2|Kt`33X?7z~u4 zZa`p*g<03bho3M<9vmEmISvj7mJ^D@XbxvZFqn#PfxC>=6hF{~V`n{nFy`s*KF`R= zh|h|BsHk>xG4O?e<+f5MK{HC17AJ63i6=NtQDx-`gbkENr%%@dn%Kx81<#C{uVvs| zjQ17`*oVa^=$*jmDNL%GckeuWETJ$WOeB+jRO86+=D}aZb>RqG{2L6tP=N35G zR4TO%1rNXq5ahEmGb^dGe0;}QiVO`5P|2lC9>haF_YL3jZWI=5i$+yQlIQ(vd}=Ug z61RB>RVP-oXlYb``t}X-&~_NPhVcEt6UDu8zkWS=DeQGY!7Ru%u;Np{ejX!MT+pX# z$_9ppP_WK{BkFFP;NAgw0Snh|s&x&lcAvN%Z$vsxWJZx8VY6wNSNX^$3?QvSccdHS zsLGL@yg@tp6cmgNMF5ZWJ}!0#EV^btkr`YQQjSC>)5X8!eS);yFtwe5E} zuauN-CtO_YO)Ii;azfJY%9CJPi?1?7>Xp*{(=(b#4NrS?vh(tumQ0~nMnxvwt{3r; z?fi8f<6C(SeTvwxdT0>TKw=(Yqh0vtlpN3WPQt$Q20mk6a1WLu6(+^`h@BW~VJ)YQ zhe#qq@h{A2fB~C_c`Rc%bCV>cO$fss=)W=8jm3JL?X9AC0w@sCo>S)^fWl$b{Gt}j zCLE3Xu`hS6ISR@Sx^v~OJ{B5ODsbjN)I8_ziy9Re0%7DwN)^Y4Mn-x|hU){D%yUehx}+kNt9%YCTxSA# zkqhLF`7(Ooqe3=)w$RD^_Bg(~>qF6QC@xx*L}g^45u&4oQLSfX@Y_Qg{7zx~YUX05I#M#&L6?mKd2nT;!;NkGqVF{#@owNND#tZ|6W2U?jb5sZ#}$e!+bkgEP#P8B*i;Pzwwd6w)*x( zfA<9HR06e1eXr5lzi4jCAB03ka%|qb+ury0WZdW?K<}5iSMjNV9W@n*LKaCy{axxb z5SZNa?%fxqrMcj%%{ob-RyKV*)7Ka{m$1MHjsH4cUD!}G1!`rxbgX-v?u75{DHf$T z9qcHJL;+snK0d?bP1T)i>Qj=L31)3E8vfL9ar1$(VSBRv5K2cF-tb4A?QX zEMYe)IG&fv0*=5#tl0&>C|Wn|^Ij?^oG~;hDzhj}mmqAN-}q_)^$TmvG$`NIGe2i$ zVx%1|z#u1A4RHo7^R&)|gW%!9=AfkFV?~8ts=ikK^U~5KY&=91T-VFJWy>BTwpY7^ zSg!U#)A?&ZM(!e)k^yY1^_|U8CoJ}dnqm(7qqNML1&(Y&sVMB}3!DV)xj9w)m9{l{ zXX4T4h85d{nl}HAT~eo9LkfUGV}Dds6owS6ZzSN|*FscV@t%Wq(E@KOIy>b=MYa0E zQFS%hC%_#cEg}rS!SL6w+L`?T_I~xGX8-32WE~`8^Cg*19LFb55)LIoDC7M@7ZnSx z*dDp1&*=H^G{TCNxK+BBG4NCx&h?#TU|>l?#TA)ibHB{+<5{$LiwHA`V_4`5cp+?& zcNhr?X9FJ*i`6D!YZ{+&(R*44&mJ}MzJ=E~yULyVC{6%P0RT|Vzn7Oc4Q{hM47niq zBtCHQDd0Qepm>6MV7^cnA*q(XrTN(rf8F%+`ym`tle`OoTqOA0PgF`8eOY@n|X!dMg z6zl+0oFGyroq3&xb|?GJmIyT%)F*$1u_M0YuxW2sE+rqqGz*t+j+469quaGo?MuWquSrEP^@K!k_+3Bn`Tfe zq@FK4+gYreW{4Js9mcfyZ0f>Qj0}f29~fTA#4!2&aR9H1hWjdA6i*4phZGbr^g~IXF4&{@nIFHHV-fVt0%MX6c>$eQ``(cK zvhx9?X;jAcLU~YdlikO^?)y6Z3q z$ZgEE)6S3YK&OOM_Mx#c3#C+iIj{wkjo-EP+7L%e(Lx{e+>a9$_dF=57UdQ2+zzb4 zdRkxIj1m|RuP$8l`J`>b6CG3_n0m&m-j*A0>UlY@d*#$#rQ2fqP0RJ6*~=DvShoM= z1V5->z;hWoO7}o9_5I1S-;nw{1I0550O;i_sIvvt+&(K+*Qn{GV_WCAh zAxNR;E*82?J@#q%wMri;q-odbi+()zpre)KDi`lsgA9k-CSLXF0wZi^_kFkhsY~Dl zBnn_)#vU(mDFDs17D$~^&X?*&U+~5*jVRQ?He&Sc8bm3oLG1QGfi5|E-{`?JLM#KXOSnfPv;yq{OsdhL ztuvAb!;Dum>NnU+0_x8uF=g82y=1=a(#ctde5=NzeV-XHZvq$?UydQ?$%#M6$SOi8 zZ5rLaB>l(#_X+?{Age9c1o@?<-OwH&BtE{tE_(R`3OC5NwKwum7bl6Kt&Jj1IY!S> zTE?h$&PE-D>*^*{O-LHy=E(#oTC7D|6eb1YRMV{?I7r?NJ&(!}&{7d^XfI8?NXG_+(ckQgnSz%(QmEPF>_lDsdrz)|!`B z)x#RR3!)r>pa{J^9Oe2C=)6LUF9`$|a#EmX65HdeR_o*Cao!1)J0VO^NC*(hBD(Un zjEhRX&fmao!Q&&b&icvTHSdUx$fHL;kVH9rqIqAQiMt8MiEobnxQ$4lXRam9FV~;b z!zDb(E+rtKmK$->kU?$W0Oo$GTSG4n3=U#v)ny z_aK@9FP%o$jY%|){Mk}5G?>TZ*-#w~%UV_Au#dF7+}jhV|HVwNYX3ILw&POk#qFiz z1*N465Guq)M9#Q&^`nF^KdsGT-CHz=D6SHe9r6da$gDX9BP09*e9iQDS2yxAi@^04 z^%g*!tlXGRtd-HiABgW#M;W_s{=-TC@ZZ0GBV7E){&dB2z>f%LRFfJ6Z2XPUWJ@DB z-ddGB$-PSaJx%;Z6Y3r4fnH6VMd^26DE=VRNm$Nn@SE!8+2~-b2c`0&}^L9m2~vj7O(@qQR0yi!Wn1gy;$ABvO{>6m^VxAwv~gIa#rjunWm zD4!NUOxBE$sLEB+U}g@+*IkTM6YuKj>8VwN`WlIzXJ;G&A0E0czmvnIOQP5;LQoNG zJp?FpZJNkg(NqV1JM#`Rc?iAIO=?hi;A*X-d&t9?jQ@>`tE=t>BS7qADvStlGYBzp z)rwSYDgy7&eBU?jO(u~OwJFv~Y4@o_7;tdtZ+o$gfkEXKnXYZ$ zCPF!EXrczkQ9I;o^mE`n;j+&G0U%)(sz8X3MiC2mlk{$$_e(r8dE!R3$Kj8u$twh# zH%e%W;1ghz9_8UZN$aMsI2YMe4fxNf2qB1uvMHzNXMI5$YbpAF?7ewZ&wJnY{j<%5 zjmnU5v!yvxnIch9kxGha(m;_hLz3)hBQi8eWN20>m24W2ZE7%7#-wbD6478t!}I#I z&*xnC_1yQhuKQl=e(vXwXSc4kuJb%m{l4GN=RF+n<2c?Uz<056G2WSgIQQA>5BZUx zE|FG8=q70}eANnDc4BpI{&K9FqvJ?5TlME}Rcw|Q)BC%sDjHiz5(yeEFE%N6n+b$L zm6+Jtik7v?Zc?niS@nHS4)y@?8c!+PEBC0_QA4>2YP-5P{vkgc{gdODIOC40oL8A! zW6xQc1@%l8AbgH#p{J1Pp-;uzM+d{CHwLe;&$THv@S^i9T3)a732D|%VShx;xl^n#_dIQh-dG)ZV~ z%TA`%kwYS4BXr_d5pe)GO+D+m)G?lyE-d^~x5dlr*aK-gRk4YF$D!b0i|E&R{j3=1 zU~3Qkl8=E{XU7G{1nodfHkLGb6x9uJ@3JT*6>~W)2Sry6kg^fa)t`XyKX~wf!(zq2 z`}^e7pQ0+Qh;NhOCsIJ;t~Niq~`^md$mZ8zS-* z<+xyON?Wew05(NGiYWedUZE-MJT;vyxp(dydi=DIfr`gu-N`+;?ul>f`Z`5XB?fK1O~j%Hb4Acshq(Z(xjbo*zgu1dTEQsSpiqa_ljR^7PJC^h(_cBEEa?fA3rva_`#fOT>~DWb>-OdW zDO|bCucU1Ca&P*Ce(T%HNdh{}pJsvS5FE&ed(IEV>4Ab3O3&H4;VC}H?tawPypt9a zPJ<}uoRT;D!jF)x`F#2ffAaYZ^!4xBCP0l6R8XiWJaihuJLg~Kj#Mihwd8#kY=%fl z-cx5gPyZ{$S$BCTBb6J^)n+ZE;pzBrvWM?*aeBtcjL)F)<@ox`$E@^ovfEDhn7bu% zRn11QVG7ryW5RWrz)(i@)^}l`1z|_*Ga-KKe@*;(KbXJ>spPtY#lc+`DS!Rh_VRjt z*{$K3J`ZwomeJ1Ojh+8v9fK!Ab?DHh@8JB|h{tnd&XDc$f|W)}opIiLLLL`9sc~+jeYZk~d=O3+^{PwTf32_1JyUJF_hl!XJ8P#b~Q35hhm>MogS&wKXn&M&R&n zq?j?Uj!)lNB4_OH@x74YkA?dDywN>pJIz*K%sv9Pjmc;lbyR)!XjbfyIK>iUyLl5+ z4~1UO&8y+`s%$+^r_|(qn6Vtetn(5g+a_=W9**zEzv|=nzt#KEm9@n&w}&L4t9#Jg zVAQ+Q%9ZaC5gO^V;!^<(Gj5B5E9I@e8YUZK9i-PjY#Gu`vZH%Di0EWxZFoc{EKjsq z`@A8ZWYG^%eH&C{-$Z=rx^&c!g7ot9H?)E9L~$^!tj+FW)-Qg)+AOh1*1KdxSUs!- zHSw6XN@wbFI;V*aLtb#Sq5}%An5E3_`SPky+0)zIx0)LRlFR&VZYXb0&@(wSRWX^M z@9Fp9(c1OvG4P9tAFC?9=B7uj&W&?YnFhiO;`%FYZjhx0rxfZ%?j88PW^FNgF~1KzJp#x=`c= ztK2=H&3~m}OY}Lks(eJoPsZ|VyZL^ia82}~o8Xqq@BUh4uzbL^%i6I4Qxsv!kKsEeJWw*0dNn*2hyjl8}%$mOAcRKAfsgfzU z^W=$Dnm)WN_>2p#JiPyubn*j{+T53+-$3qtNBxm`>?b zD10_<#K&R9oWJYbAKbnn;`Vi-SE#Z)!+E5Ic@n=4WtMQeC6K8yi~_h9ZoD8Ll-@#L z;(Mty%ggHdS9Awss~3YG9|qOl)ZO<18h*aaUc*sSKenkVl@VN2tkrP{2+@W`5RV>R zy~b5!K)RrK#mjN?Inu(0f>H#EX8lhEbPYP5b$TtL1wYa+t`<5>!#z%v@gVlMIp%Nc ztlQgTN-4!x^am(4w|Y6tJ{)nD0SP*VDgzzIjw4;26R8`jjHZP!TNyl=O4%&==9`}u zH3cg#bYsg|Vb9YDigO2b|GR+K6Ew#8^X4sV^Vs=5lQzLc%+R}WKLFB#(&tm7#ao+k z1OyQy{^84)*+huWOPm~~X}B7H_TRJTX^Qi{G@JBKK`d3}edz^oa48b9a&IHX+%s;{ zxhj^Q#aHmrQ`Q_lOMz+qeA23?$vGy8JE&g$t$ENmVaKF+L1^K{tGKD!TxnoB9X;_9 z-H`R;4p!tJd2dXAX$#}-s#Ryx2IO%jY+Jo{tzhdE- zSSHkz0!1N{y=`L=jw~)WCMogV?usrNIhiwwk@EV4S_2R z=VS}Gau6Qbb>BWaYR+#)lQbd2XUu%Mpy&V+p?T_?H=Oyxo*~3qOS|Dq0~pJ3`pt^J zf$$`#o@;@DzxP0(Y$pd0GV$xbTm|*8fNp#M37qp&Twt{aJ_Fx4`a{Z9;XLWs; z62)Kj|2Wp+>Iu5I6$@>)Z287KRysY6s)C8Vn}JN{MaoaykJ?k{6^`5FJA51LA*@rH zwz307_xT@aY2cC%+O~{;DD3!?Ewm+)oBIVNLAUoV-d66=$rBMly1x453}=pB$MA?< zci%D44b6-J!DB9+Sz3Dtghu=ipCh)VoZ^pc+(B*N^2|fv6slzs=xdkuu z;Kud3GuAf>Ho%5HLo!`;Fjm&tej0z2nYtyn=Abg|#DYT485`5?mh}=y> zFA+qTxXziF_>;u6&O;&z?(OR{!cQ&lGyXY2D!-HO9xm`@KgG;N!?iUp;u(R_nxsA9EjB-@TC{4|cY!s3@cnrib zXO+IOMctxBixjUK1W`ZCm4DXFcMNHgLBlh3$RWXMZ!NBF_uhFhXsAD&x1Bp@F;B@> zXS^7+=|Wl>_1v*+b$)rcvWL8Fa6&j**P}6_dwFfG4ih}z-B=WFeKFzPWrC*F$8iFd>rQjL z$nFTK!no}~0r0~y$nLCnl+DzcGR1n+FK)VE8`X9czm@u2F~zag(#ga#dZz){c#WEE4 zPFf8nl9C1UgC;d-v-PqQbfkjPNtK^_u*hNu8oGvs=g2>gi7eyCkFT%YMneY^^vs&n zu$hs;^R=$gQ~+7p9bvIBZ~D#`9LGy|VfqurX0H49=YJ9DOF=G;=BG(^cnA5-J>Dk5O zqbluZ?r0=XRQ0pa?M*8x`_~<+c#~J|9v&V&x^)x2-pm4=zD61exX-9J#EMgYt{8L8 z$k31~@j#u`Bw83Q!bR62gYPOQ84l3tH%^=5;LLJ|1=M%|?mwVQv#lnJz?`zASL0A|iEXuLCKHanK}aHJ%eWNWk@DbkU0njd zE;Nmt2&(>tm#5rS#Sl);WjaRjL9%F6J~d2tw1nkC6fB;!TH5Imq~7yg>Mva(V7fKW4P0vxLnKLtle z|LUEQW|2T^&D==Q-Ktf6$k3sy>oz1>oEhQv&{`aY1H*LGrTXuW9GCOpsJwlZ#})ja z^4?VO?y9O-mv_3gC%o=}_2XiGhX_Ou@kpmwRd!R}2_2u8Zye+jlHH#s>lSq5i1pj3 zO)qS=VT{@}Mx#y2?n1KKbj4};^1Pwz>`j3{1pCO%;%Rgb$qcioJ!lTvc0)O!&X!&f z_^hySJp(DJj6R)psp6g|JM65h9?+Q&jtQg?MaH-mGhLFKg7MFZDH{`b9k-^hWA;e> zJt5ud^UBgIjbxp9dC8F6Gnd_zN}X>QO{x}mJ==Y2?u*h=VTK78tI>umw+Z?tbXl39 zN8-TTL8}T?qv8!$9(ucO<3>%ld69E?r_g3%J^&a;j+bieGb&XOeXwx2TR%1zGax6Q zOUv`aXuVI~XP5$-CWdCYMRN6-6#s-1f^Fm`h8c}JVH((qnqp6g(gGK1efW%H zxVlaTJ0+qFIP0g{Z6+6ANc+iSQA5q>Re?b8-+x+KYIA7n1ho+({vrTKjfDGxH~Ce1 zT;1xYPZM9JHyv)E-jmr}b1mG8ZRJo_zOw<{`8yns8zXoEo?_p+7J0?_zA6hZKs2%bDCt zg=qObm}|;Y*}{#c4j41(Bnj#~rgr?#wVCxMt^HkGcZ}+m!;=V}yLsol{qPwUPub%prFsg;~;wkbS_)R(T%nMyn%$-cx*5lox0 zNcAwYFwJ?s!yy@o*FZHaZJ3v6?99)G6Z**2Kkf65N^?Ab$cEQt+5?q`Qm)Bm<-8+hL-y%GmD! zARCaHuy+FaWV~4d2a>TF#|mK+eFE|OAhK=<&kW)V%GQU4hbznLmHmdyLbjtcd!7q7 zNF+1fLtz3KUW+(`tU=I|@--z;kuJbPz5|f*)zlO|SRJx>M1(iAZ`ckm{^o0f0lj?r zlJw_+VcW)y!ukj==9!;sbM_oONTKeurTxpvDVn9CWd7Z|X9Itsjb3mk%s_f5S}ibU zDr_C5RRmQ&5W*5(T|BiDbRIsIz!>@-w`Dp`skWwdK1)L=7C0>lR!JY|lbT_B3VX6Lm1w z!0`Ep>%M*!vd!zEM2a=^gVB{8C0lO(Edc1vl+p`X()CcVG!~uw@%JCf%|6|(F1hJK z3j|ADv-LJ#@k3I4hqLL^zmOUH{wXtHch-wQ44GS*BHeiI-2AqOxw+Ml0ESLneY~kp zsOsVo?wERMG{2BY#`F}^amkJ&{_!bGpw{wYA8np*Xt1+ znGWRi_^Yxq-KTAPp^9Wjzkhw$(*Rd6vwC1N$4bs!9|1Nf2Dv>^&qj9vmUzm<2R3m& zwFU}+Ou#z&f`OTrLHU>h4#rH3R!LRu`_)p3h=d8tv&46g&=&_qQ!!hW?Si>`cc_1-5RkZ&}r0PXi-ol1f?a+@x{ z8P)=*Ol2GP-^EgL%E9H^I_b_aHlB)Lnb|0!4u0kk=olES^bfah3 zc@gN<-=fY6(g=6ax%P}r#utkG-K>bHs#^SQ^zXm_j@s}b`uQz_>eQ19z-8D*he*9` zp=bD*S_eblU)rhUh+E}pjeTiA+qk;ni$FVwqHzU|U z4NFby==M0GOAAwbqe^72-~?=7A-9Iu&{t6xa0)WKzOI%z@yCX@Cj2uFK|*cd@#D=* zztdMf`3P#Kplzm0#YKszAAoL{Co$F`4L~20Z*QxBt#`kJeybau>ZFUv`i$kd@bHfq zILyC3jHVmZ&^c!Uv0N1l?V9m>KzJ%ExWpP&dr$o;7T5BWBMXg3EkpMvroE?M6UKqx zT~>9u^q3NNTzU(A`2p#JJFFCTv51kONPz;xh~-08Ra z{@uG(93=~j;On==&fo!KXQp2ZrGcZ!5{3vc6DUY1{^&iwzI!-p({b?p?Fi1h42!d+ z4r!l}-0I>EFpG!yft;SSN<52O^GwvQA!iAVNG;~hful;N%c|0DOQa4`c%Cw&*4`R@ zn*&7u1r3D7hJcSqp9Gu&*XP~TX==*KZt#$AYWoDAWgwKs1VT$IJ$m#Alm!j7WjaLr zV%zgeFVo0zyTtBeq6t4p1+0{hi!b$BS{Gbt?iZRjm$@?8+fbQ5_S>KAbNGdh`T0u# zKE}}0x~Hfn$&IKTnV{B`T&e}|M%D!hM)d>c6ye|p3EpRZ2fm77ZWD=uQqS?poP=k; ztf*1Xp-@9(H>3C|L2{gPZrGR@Dk`yN#Q?v3iJ}lWW?oz6?hetejQ*Shhc(C;KAXTd zHmh5wy^GNa?(KwPw8L%7 zsZR^V3iK;{n%p5&wCdAtsWWzMr=L+eMn*;H2cUhT>b#VmZuxEzR~sWbV_~u3cIu zq!s#M;LG#?k91IS#0!$omS-ShnXpR=zo3Bp>tqjqU5ZH}5SOGCTE}z<<+cJ)?SEa)Ap-!C|CH&pO!S3Nl&5za&<{Tr!yzVqgt0DwhcGG>mfIiy-#cwl%y z3~l=gHj71EZW_0UqOGv{8?V#C(|p%EUH6joi1vg;6IT+Y*DMya31)4Vs;`m}j5$P-Nu@Dz-ddIym!)H*egSgODr*TCQ>t?LDN8U{_!0(mcmOo!U5N3SJeKP}?J%Vp_Qs_h7& z7xapa<`)Gj3h%=eNA$6d9&k_F-8*;UmtIcE$nfH7P-r{>rfj~^i3P1Nl+2PdLPEr_ zT&j&4Tv2rh?YcXNXQ9t527h^PIv@gw?wIacbnEFl;oHWJSj~(q`fG#z1Nz9xIoBO0 z{Z!sRnKalPCC$I3Bcf(}*c0iJ(xljiM5G^Z5XrR)`N{BWBTs8^DZv(XJm(dXN%u2p>kMsV`@e)r#t zA;-goj3h(WkYe=x)pn7V52YOs7~YMTv_K~Zcv!4FL7hh`LF6Q#*+xv^mYz3@x&=7F z@hR3(ybp=#RaMnw>SQ`7#TTKMBLBoI6i^KP3r-!>*Lne>Il1a{^}_gVC^pCxdI8lc zDsrj(`V6(*TARN^$55}j+}y?y6t5LX0W)74?<9Ux<0ng$+7$9^7y1l6Srb7kj&#dm z<;p?5dk=T(AuYXN!PU9{L0#h1{n(xVR9&L-;tA@K@(T&1ug1E%a3Hw`3!}qGoft8( z5iD1|5hBCL_6T~K^ldz7kfvL7$`3m4K@(Pp(deKbFQCc_<`$FKE?39)n}Gh3m`;g3 zx1t3N14@$XnDCyhtn4$=V9ubnZ?AuDEXqq|pNnf?9j12!rka=u$eb(9<6L-RSll`U zipSE-E}vS+(})hhnL=>JdrbcbCQb1rt4Y;t*k4gDFs*#+rcLSBQ+tv9k+&$iss3R% zU!FF(;T?Z9_eSo=VHS&TE0d{Zw;xTE;7npI2=@Cnpsg%N{=uBd@?Ez5bzgQvjQ-^p z-4+>831|cJ&dreQa1qU)trkE>VP_)}5pmS22q@wM0l=!>-R>kZeiAz@!|UY{R4iao zlm(}+>yI$sfJ`%W=`t#(!pJ#5KVvo>eF|=_uSSKCGWv0d;FE}~4e&!SUFdo1yAAt9sO*n!~#uu?p4v072}A19}5 zRAxh#{XY6W&`$D1S$0;MY(zux%s#F=oaw??on2w;2|8i*NkHUuAZM!LRi{nMBFF&v zhT4Ls{EWjEf~t37TftoL%UxF&Vx|mT!+sTBGXA&oKAqews2u?TJ*5z1OcnZ@T(-|8 z|DZCXeGd)_8tL^2%Lh^kBKt5Fy3r@e^~=#lQ_aumvVa9Xp*XnDC|k&idFl49tU$?I6@wsF1W5FMJywzRz?%yB$(Xnuji3Ow$YELKrS8Br(+MX$kjjC2&=Thi2 zy&LKJgRZ4V=mfFwA|`+cHcZpa0wwRNBf$8S8#dOxkUh8SOA-bSiW2&gpWdW+RY(PX z9L7LG@!ROtYu0F-8!&3gk#obVl;db%Cr_E8{55b$CRn*!>j|^a!-pRxT4_{SkJs&O zowj1#y9d8iXp7)0n10!bM0)hb137LC$fAGj>#Tc7Aq>k3{kx&%+?wUFBR+Ee;RDcc z9PU-|*I(CGi5YhwWVzDaXduRfn`w1oLTNmR^cS|dOQ;P~v!&NP^JdR)TbTS6+5~l0m+uF69KYDRnRY_ ztn6LKtRW7BCpNY+Vyq7X90*CY%0{(fq7J&yZDFE(HUyXADWkul^xFk4<|ev|1{t=BoL2}%2+HTvxu-i;vB4Iw_2(4IYi5DO@m8{|wAO;6_l zJjYDl6YS@AlOBn(w+)KaUUiPf3S@P@!-Lh9JT5J5A#6$=GsM4dl$YY^#hp5L-dpXC z0t1k3vE7!hBp_GKMBmQIbs$^%Y3tRJ)?4y1oOe&d!oeivk%{v!Uzn5pihTb5ZADst za?Ih<`T+w5h^DxzDqsX;*8K+$9!dXsz!-ZTT;WH!a?E>+s4KXnzj|$`v`j zr;?nXL*c_aa;xl(5=33bWU!~c!CU?vd}YHl?+{fBRz zMJZJEDDlYk5-H{U#k(L{@|zZ3`f!J`)PL7A;~iJ$;SzZnr0}W86P)&iC!rf@`Em(w#Agw+#Yju*M%tqNLz+o8lQ zZ~4eV&k4V+x|q?P3-e(E2p_;H!4%~zTe??7E@!iEIwhO)whl3uXl2>;$y&G4+CS~>%`NkEBrl~(6 z<`%9#)O!qG>|I=9!yUj`Y3ppj9;ngSe=e^X!{7za+#K{rT3(t_lym;pbg%HQMrYO2 zi$wl>m}zmE*9kJOq0a9qelcQLJ8iv%^9~{ZEp1af;cUGlBq&H2VDh8pXwcm;37n@q z@izcQqr^DgJU)xM6?2&iBG^r+bK&F)Ka_Ik&_jpDfONqL0`F0Lp-^h@YquPxfcw3d z0=TeidbC?{m50zSTo2`(RsXs%in4T7aVp-0%Zgh-JcB>Z6k}Qsh0cawe}-+kxw`mn z{Onl-w4du*@npyXugG2Lj^{=LQ#XI9-NyL6P8c&rc#IYHboOLS&C+iU^ZDeA@k&ar z)Gs1Ep0={T!pwcn*B5uya{@nhU@@>?w)2kvpb3%n9@AMjo@qLw_?+YQOpcPu5AxyT z&13w-4|ImGB9@o)BnpiwD$ou_WXqVuI9(dHolQjs1!SHDykbVd)CJy@#=UJ)0&>H!U{mDRdGqbEUHz5X^JQnDsDw;^Id{0?_J@= z(w;SL+#3)Oa(>A`mNMV<+dljv$DiWw_N`l$?i-8^4KH(7X?0_kOs^lzWQ+<iif;?|wa7084;2}guz%;M6))s;+3$rgZ$}MH>?j{0%qnZtI z?)Uf@E-yXKc!%dHB@%wgC7*7KOSqZ|e&A5^*!<_uuW)t^HjdrY{}tUxblLZ3IxB4H zBgOs`#-sJy^M5!FLC;7&6#ABDg{4SEtrU-ZVNKbcP_0BH_*dInGg#*ZbS$fSs`BH< zR)9+^nw{uL!4y(D=7ugGC#~t641|aE#7H-bUi+gafuOspy=NJN6vN8u2_cm+hAXo_ zJ~f1oFxW^a1sf_wrbb?y@)~d9eb%tIoSyetmD0fy`=IN?Vtx!H9JuGa-fyGQM^^St zRh5$43uuDbDMp2Bo=|oqEldnG``OPG#9cUiLtcDlvz_99o}uC4beQsMc&LS6xIZj? zySTd4y6iQVMSzMGxpHh|sCp#COP+~m?nZYIQxkpt_q_&B8lGTLQB!j^Gd*6|RBU}C z)E++6)6t42FQ%pzUFtheFKt9V|Laq^;9TB@g4&9hx$^st_0ty(%Y=3dHVik<6r!$V zTn22YmeqvzbI;>>?KWaZLqiqZJl3rn>;4l0fx{nbWTsij+bac+Fh7;DX#RAj^>lB0 z<#Dv5hE~fGD`+C+RDQ}!@)za`!bZ{63pj=bE9L_yD)iQ2ITg#L%sjJi?(OX91I)@Cja8y zc)Di_ix2DS`fB?3stf9}C^o`&%}kAFos6)`@%WDBvXnw-zxN0!S6VX?`k{1~dS=Ce zp`qzagQ_AJ9Hj!YY*I+9+-z@T^;PB_iqH<(4a8b{X6 zIpQI=KMlToOboYV`5-6jQ^VCNFa)|l3FWIMh~c5-4sG^^o*yngA(iO|aH}Jo-cl_T zW-AoCD5F}U9BZH6DBqBE+$dz0EDe4}{LAzS{Wy$==0K?K*=q@EjjG8#zGrk3u|mq5 zzknfDyh~1`5|^d`PW8Om-ZbYM5w%tMo4o{e{^p_%ErIK_U*`AITRKR*sb#hsGd zsH7;BlGj~-Uvl)yluoZzT2vYWd)|>^=0D$}qdLYLyk5_?ZROWGJZ!1{`rgpTk(Hu> zUw;Nema!o<1m*6O)mtJjec5L%fTh^#&genVa;qMR)qI!`bm^)j1SDo@XU$`BnjfJO zKP<=znQ09RM;_R-r}xD{`v zlv(Ke-m_~rx;r{=a}Psr`(LxhPna;Fc35rBbXh39;P=)u9VP&0uBxs$j9F(Fr_4fW*zoYV0vy6mmYtzU@?Z03P9?#ZZD;E1m9;FsmYN z=$csh6o;61@$;T_)^qDM%;K4G(>{0g!f}f{J3NMRqW?3-&!$(E#%Z0Y#E+?MrbFnbEs?sHO~TtuKIlDZ}CLn;}!kSFp`evD5@wl zkJ|Jqr?X=Qu}QlSfZ+2Qf69Xe<}nNU3s-T!w`J@4 zzK$2&ODwI2D*8NHxIHi=i9R(}?TzP6u}OymCzyB8F18b_@Oo-!@TjWR(nRkR9S~Ws z?tD-_6ZLiXgF$FNPng)N^V}#leP8JQh6E=0;>CrN&w_HMg;_CPptN4`!<}L}`a+7T z*^WmHF^Z&~Vi8q(7aL;6ixa9MKpn>YaX6X#6B)|Sl4k_u9j&uP>OTWg=JM?DFRQ`}ZF{*d&koPec(L z9*&I_Lnj7pXPJ{3mk5ENC0n^TN%h%+4;;dNg9fcEp2QtE*swWD=$S^DkwQYh&?W?!-S68; zH?Bwwn4W)p{o1j{w0dtp2TXr=QQJ>!8aQZxp~?~pgb0#HxqHh0Q0!28>c0~^92x4L zFk{~JEfR^5RC`KkfE!zi9^<)Ks_g10UUo?m$6ICE{`t>fzQ*V;zp}Yj{doiM$`h=2 zAG-hF3Wu&J9E5SVLBYH~^YT=viHpC{uS1F#<~vthdb(}#^fa_mL%^pXTGc_4P4z`u3P0Du7%jQ&9QLjD_=KL6-Aeedq4p#ku7j7nn4 zlsjK;_@#Co9#WR|XYtCtLje089rJ>ZlEt!dvynf#N;{Hg3U2`d-hFHoq)D28Hhyf3 z*;xiEbcZpU56Ej8S%=u2jE|4!8_apG{$tQe1ED)pn`+H&n0G^EzPw+I3-)83-*@k( z7RazS2HeIqHpXRw*^Zd?rJ>!0U(31R(cN-D#s?1^cqZuyy>oN`Q(_)t>h;n5!>jf8 zrgkyD+3{cIP8tW1Do_dVO1yJ+bx*myhE;p|7H*@ErtNf>6OlwE;EhJI1S4RGk+@`c8~!rLHG#lUIgd&9)NgRybLG`xE43-ll=}j5k3BM!Vwzm(s9~hdE^O z`sfw4$IfDhO7B7j-t!!xz5kTk9{-z!3-6{fnvk4(K&@XWczG=oi-GhH4q6X~l?+M@ zcr9d#EE7~b&F$?{X=y_FO`eo~N!7iPtOMchz1Omr*4;Z7MoH=?O__4<==jkJ3JPua{?;PQ zD{H75ILLmle+NSw_{i}c?5+#pDcQr%R#@Iht@Nb*(D_l53OIpwV#J7L1cj8@Qk7;0 zf-w1Fnx#>~EP5S|3Xz{wFzBbN0JaEHFU@^jQPEiQY`kNcip-p!XDG%~9Vi?;o1C7= zJyP!4$GZ^CtV{9Wx!scS=vfMNwCXr?G})B@k?24f9^~5P(}nooK%hlNwqrXjB0!?U z)tVGUhYsmNasL9KJ6LCea7Gf$jVV}(!Es<Sa@w?CE#12V(5C9v-SsKezi~^lDcV zn3PTK3rVSIdruIxf{e1FM~@!GTS?(1bh?XZG2lTblZ2R+4a_Wh@?^6Bwi1WdX+u;7 zpDE>!Ae4h=9gHY z81SaNJeg1i0YzEo-clqk&~47tCa?nsN(D;~@s*4$wAZ(iB%Wftlso+$q+>!_=!azv z4i_lJp1rp0=|%*imevn|IHk}7?BiK`u6Lm-SPD1?i?}%2$`g+UF9vh`xA5i%U^|4T z!rQlJ7ZlJ|fuso{_l5aPqVoBX0VgA#f@e4f^@215W4+(@ZEs+M+$X;WTYXSs-1m)1 zlMwlhn>PS{G6-3tyNyK@aF9?QOp2QGFXe$d>jCfH5afiHFKwT%c5wJ*N|foahlM#1 zAnC|oy!k%BnG_j$)6Nsatp7rM@b5!wJCpM%KhEh6t&9+u;b`WVf%g9c6*sHZ_tqS- z?QCmnOCYvpL9m(KcU;|}$1pv$sc^UZPB>vSv^;cYHy}4?qBVVm;h@r4y`9~851R-W zfWVGZA17L^VR{0He=$d1{S3Gw%MSPnx6A$2`k+)`EX)RU7W!^AxR;iU84x4dabFh7 zQdIP30_`qVBTh&X9aAa6F?cKdQfgb_lU}E8 zrrR6l0EqH^AWF-4Q=wY&2oZo@A3=@_j5AHLKFUOhLYMgLUeNO4wJ*iS zmmE9yggFlu!PEx8Nhn}kFr_j=P$~b0vF&UFgX*arO^zag;Z;CC$Ll^a`SXM4&zo?u z)~5gAlR96$f9#71);UX_uejB+Q=#p9zajW|M)iw(qm=I(tIgG?RBob7@~c z+q_Bo#39V-`R|(enSkOhMYKQ&#fqg%Ehsyvs0`7*o(@d8|4x+=z>gu`t6zP6e|NQ< z#bve6h>RdHk2@W8d2ZO4(*pVV0x4YSGUp1a{-KS4j<;yDh__T2zWmi@GZAEYFHl3-o z=;O;5TA^zvl>4fI7as#QG%V;k!w|3Ef2#qiR0jMknX&G#wzEI6q+lv4C&jG3vIiA9 zotj4gKy;t@S%;^BP{bgh_rQTlMoFD?w}4dSPn->xogFEXYbwGOq`l%TM)Ins(D9lR zfW?2I6HwIl|Dz+`Zd=LL#7zAFUZ>jOyAs77W;fHw(!kz{wHTj@*^OBg#~dG^feN(y zr$t2j z6vkZyqdn6f-oQ&hU!v{a=YmK<&3)ufute5?=%=T~43S`sM$zhHd{GrXiCNGxs$w{d z$K1C=*6kJ7n`c!AxNnR7Gkp`dC`k8KFd2$MiU9xBSicohMF}hI5kZ|y2S651DQO}0 zKt)7J_9sRCUUj-1QJmsT0t|3yQ;!}!;5(l3^JA?PgI~w?&sireB?aN&(Djm7jvI6F zWnn+>hvz9lEF{+QY7l=Ny)0SQ|I@P?3gJ~obrme-u4U6m^+gZ@r%&7$G@AxwHK{Fabi5a zlp%S_{M!HB+7Hg6SXeEw-7egZptrO50Ig<{O@@nu14~dVUcVl{g5<3jI+`)ydaa=p1g9@We!}($k-+pqe;gQjRtEw&b>zV1# zf9a%~oRXqkwHG1WVBs_%zE;S$eHF`K`1(J)ltUmb;_H9Yj*ox7-M?QbSVH^P|5xi) z{&^Muyo$e1;6D*XO&T(W;I**}-;pG(FQ`2R(l z(!MD1Qw|W2H)81QM4Ixi4GpU4ccWus{C4ktpTTg<8S~O*$L5Y@UB({}^J+#hpcppn z1~A?Ns9{T7eVaB+LzviQkC@FaTGIc!&u}<_!n&~_0s{N`jT=MK z>+{+Y9@cb~lI-});dD`z(bis)Ps^5I@xcm{Q?=Cqx^&n}Rs{`YwgKqZXaiXB5vszX zRY6K!#0FMI4$c~a9Y$k+Q+t@~1Z3Wr zq}QK$=jOC|NJTk~X2Hr2bTILTN&JCjlC9b?+wP-Uluetz$#j)u{w31Lp$hLAIFn$|y4yRI;iQ3cpO=q0v51MpKBn-8UV#t&gl*}em%<$Bj)tI%IYkM=zh(A1C% zOaVBC2dQQI-z@jL1{GS;>Vtxdk$^W+SHmRxP1Qw-3;!xKS_-oJsJhb%kRt(d%SdAv*s$SH!%mlahB6=J6xc)RyM32Ky6-+x;?Z( z@6&qoleSn)ApOq(jk-AoD*BH8(qeSI@JLwLoUMK%BBy6Dsd)jHqzG#MvM`W^YtrpY zZBNaKpPvL{h>5ij!2bP5`-J_B1dHLbx3_HFxfw12eznQK)BpMbvf>AH2G!Pp zaQDm@)K0zfuH<`hoYlvVAHi`GAaYzdSbk&}V41mi)EddcD0je^Q_;&iG!Nrhpw$`5 zS`oWmG5hVn#6B5aP_63Dr_9vmn=nRzm!hdA9@LgcVs(M!nzs0bdJal=xY1?jW*nS; za0VHGtN*^3YCf~mBHoU~z6;+O)+P+dT@B);O%ssHjvSs5w#vUwn)LM1ql*Jv_?w>! z+Z`hILlO*=&;|))87NTp@5jwJh~FnR&o~Li@rqBvhy-5sRRp7dKZGMagi%Q) z-(hf{KA+2dQ1*CCiNNuSfr2>9TuX3O-g!vF1kE>)Z+Of;fR(_(%+?0OZE$wx-ia@? zmz9;42uHZbeUCe!VZ<7NNgi_~u>yD8xTQ8WI6_PV&Yw07lkj@ww%-!wCt>E)%rG_t zgnWR@!r}=(#`*vlL*U7|aRV|o{}c%~I{X)Ham*rlGdFcq4)=f85mGcvZJgxf1`Qg7 zG>-v9SlBy;`PMU-JEWyXn#L7P!zkco+lwr(i6ciw@qtdXF*;;;<@CH9-p6KX{`j|; z7-tky%9dx*W7pKy+To9cA60$!2+0gx@$d#RmT89GAM*j24?=H9`f?{H82<0MSWi=z z&xiS)bBAp-B6cu-0dv|}@1%9)!;jY47Jmm-` z`75l4euj$6cjoxRGA;#vGtGXMlM@N{1_JBFrYD4T7TR`)useXGj8-L;kzB>sINl<- z{a{2bOtt(SmW6Xms$XXP0Ji6|sg8L-&uRdS_qV*e9r>mcw^eXg<$a6~*oR35m?M-et656YqEQ zjda6r&p9p3o&qA=vbkE#3=Hw%@jJOU+wLCz*AF8gF%RQczutrz=Kswz zHXgs#zim+TfGc78%a;8GuSASNd3!ESPGMSi#PnVZY*1`oQ^&J767n^p2~|b- zr;Kpy7m!ksqnp2!tmz!*cB`tw^S9}yNb=z6yuwgq9qvCtT|FW6aLL#kQ$XgDt81~S z&pT681sA3SGjrTtnD#MR;X+ggaL+}`5%WMr}gYMGOf+)u& zEcg-I!p~v%2BSCSH^ceSPcBu}Rh*ih1vOIanK^g%tiOY$zHaKUda!x9*3Fu%k-!3k ze*!zkWU*AiN4;YcCH=D{wPtOXUwC*p6 zRQpS}MGpyY31cS2e%=3gyV%_ z-7#+`-QI}HAI6(S!B3Ri9*-va5&^>g_l=B%IJj5}oc*+O7`%S?H-5vqN)El%Z#k$e znPG@;=|^laNQC)QYlM+JAtUg4nUx-rb~NW>A@hxpZ-dXLW}WuOme0!^x;(7%U?g!A z%GXhaQBc>z!k+Q~WYXukE@c|@GIYky%_hgRK2Tn4Uw81=qRQJ#$rfjE(DpNyi5{VREqHVABD4KVN8ky>$C&qU?{1f`xVJ$b@!Pd4 z?D4dzQ@u#gy!0r~ay)_fhn2yd zrTc|>8~F}r!hTQH$BEy&nr}<^R<0f~k0K2=`bUD;%3B=}_H1Td&4!*~Z}IckiVdQh zn;Z6;!3X6hT<1;NJ#M@SS-!m_-_idr=CYW2p4xWs$dM-~@GAfME08@56uf+T7#@o% zzMb6OM7%-fPgxRQd5`M*EAN-5M1qI4!FEzE;Sb)Q z?c;O4BM5|IZ&8q~H@O5Ml||?22j`IOEm#P>=bJp zi|JcTaSzda%}z$UmiM@i&uyW*T8F?ylS$!%hlS$O{?d^D&A(FDptqqVd) z@xY<%ciGLacH~0PHcoK3PB6Ff0|P~DC^j8}aD|Zg;nV#|cxv9d_jo_t2)W9BGBP8t z=&)nv)x>kdqqciVpZRpPStD26CoV!f{QoYy@!+att_~~Cx$9-0wpN686r}sTA2D0B z7=O2aMMt?ILm>E_b$N*PsgP>Ec zJzNnUd&CJz>$O{uDK z!$0H&IahQL%K|ZoZ*;6==}!(v6Do(C0dXm8&xU$_;$&6w21Bz#@w6BRwgplLW z{k7OaB8k=lKo-IcY7a7jefak#jDEo*E2O5J2trvJK5 zYCQyk#RUZfP3(_UtCd3b1h#}>x|@xe)07tH{TyB~{HLZ$IC)}tw_)B5hdmGO-S*3L zQw+~&d@Qr$sMGmB%}r4;?7!nR#mzewyR8H&2F_%Ll$uM$=HNSbLnt0p)|mtKW&$XJ{pEnP}9iTryj7 zazb8wgR-EhiSHPB%zUrn=Y!vgDiCy&*52T7Kv7-!;!P*a&k;0;Re8G(m}}&Ab%URn zyT%2+BZqc%j%9{62h9iBmE7t%bLTeWJv4XFQa3W0@U<|rv9L5JPBlRArzlxjT%Oz3 zRt{a%AfSunkf1b#(agOjJ&iw?1i^~P8oTxeFK_Ok%YT-#YMKH@Y9dY1-P^b0#vDW^ za4g5@B-bDA&w#;iuC}!#}cy4%E$&n5L?9;N9wh$1Gs zu3?rl6c|CUypTmXo#b-iCA}8^X-!Qz3Y@ySy28zk^mw;=b(8cK9FMSNbXB>HVZo?y zm6m$fz1e$r7@oE;ZVOEDXWs{Gs`MIyrD{;Hcq5yC|oOzks>2 z!aSoDkIx>>HYN~~17mwiOYVq8xnrymJk4#b{h>{+0}3eItcm5sn4L$0@yzqnaDhZG z{Lb=r(m79Ji=4L=xI$9qWEE9au_3DIyjYRKMOQ9v?&QGp_FH<}%y+IyQXMO_RzgyD zIX>U;Vb1Ms6dKqFG@YltOyPhln0)l%fs3_!Ir~3RZMOa>Yg5)Mp~TkQ;vZ>5v=*L`Su@0AtCW$8kG9&7p(D^Y3bz$b!$D^kgCFZ?xIk z+U)sDSB*X-I(nm`&6;DzB-4IYZVg?3`Y0|6ic1&1d@~7`ewnuxJHSFnrBXU3drddY zJ(fau(n8Fs3^O(?H5Nle8mhB4te>fIY(l$JKynD6;5ZSG_(!MxA^ zb{4ltMGN1FldqApsyTe8UB2jW!!`3JSqn`XhfV%PA1#Vcm{|Sp2m8<2>ywXwAA#n% zT2b24=dNzbmwE@s$RYh+R_|f)tPJ&Q*@^V3a@wp^enBapDX2C?pOgQMOR04^DW}%y zL{4)h+nAJ>!r2?==_J|F{!8j2oRHF)b99_@gAKk^YH!+3YV^syVCK-8lpPE`E$6fg zsiN4*Uj@q?hn)_lrlt;VL*>}#Fn>eOm?6|=JgW#$T%vZ;wzr&X_`gZXE%SaDH9Kx6 zc8hhhRxnH(XBM25fWrjooFE!0QvjWoET9$Xao%{GKZ=+ft>wDCgMW6P5RW2N;VT=z zFI>F%XtP+asc^Ed$^a?ish^&Bt_S$rSFifKx^4E&MWtJgbbsN1P86@su#Pc8o~$D) zTki+K5i_|wTOr5F`T7*}EzH4%otnN`Sy|n0Z*e_JaeTF{bxD*#&-NA8Q+E!U$tD)6 z9!u2)<8{=wqp$`xI?{^yJBtn)wz(5!P9xw~%6`vhu%q zm()assDg`=3ZC4)J-YTb;M_Un-ws1&pCEc+NS5_(`SR_=K^&Rqyh>PHcX69S*F`)< zBhOiho@M#kxofK670w&_?A|?-S8FAjvI*Wtmu649pLeN7Rx+VNf7&mcN%P>VhZDXA zww$cy4XG@Jdgeo6wxNFdXKFYptHuvm^sjqoYJAvM_Bfa;3CHy5jT=$+j&!(yJ4<%X zK8-2y^RlwCl9CL?(JRC+q|#{-!NjkJydJU`gw#>SooR^KC z^M9RBkGd)&=c_wTM$K{tE}z$TS_H^39pYfkt7RnI($wV#XS%P_?ag{{Ua?2RJF}JV z`&a2)N&7U`s#|jK{jKAF;|)=%!O2^(>Nb^YOmF)T4ZD~2HXDirtyA$QOh6_E{g8Kh zX)lZGyT+p_4?muDE(R^ z)%moP;c5A;D2mwlei~ zm>x~WbPXV^=SyLJPbyF;W9K(`hG~UwS-AOM!|Fjh{B}esTBi54KN?Z@mtN2;pVa1k zJtUt-P%40P_e#bfn}<2`!r5!Ss^`vKW0_i@`xC1dHm1$~E9L1k``*``TZAeCp0V<( z9ersA_FfF-$R;eUEtwpoK*nb}kC1+u5F?fa(k1j0Uz>!8Nf znDuO;@8}{ul;*3AD5mkE##SzO;{pE>8w^cMv`#;v&jdFlp;qs-c2sH`t8|+sy>oyF zW;iJM7@JLZDy<1l^p~}{V7uZ&jk0&=AFyPjllIlsO)H{VJLa7qna;RECP5E@kXS0+ zWepmc`=Syo%(PXbH^y(Q>3sDP`$Yp{1HO|XWm|of{UQXuDS1qMEuU|JI#AwO>cg z{4=UB$SBai?}%OT4QeZQ1*$3cQ8HGtmNoRN8DXrL;ShGSh7NrDnyWhJmwzmC9dj#x z;CRQENjfK%AFs&Pd7FRyZp$W{C#1|N6W!E$Y-o(AOiDjJbit|sgQ`h`514Q6zVMX! zn#Ty_-~0=zx~Xko77S9+gl|K_s=doc$qpU5{bFEYu8jS{ke@ARdj*Ac%aO7ti*rT_ zKKG9IeuDphmRZH3(5&Zw^qW^i@3|5mhmMx(!Iu6SwnLKGEL-+_5zrygsx0~c;_l7= zss6gKaebO3l?oxzfR1?#g`}d$JS#(nW2z{biAI&N#34#$b}EV_bCbj&2}zPl<|Jcg z-)rmsK0iEv!sB(nUe*0k-ew?R3uBscK^cg z!XuB4zF1|h7i(JM)Q1##ZqtQM&s|7>kA!YF#mAL)cf>K@IY2v7bHp|OFoBkykCAzh z-in*%?QX`;YbH$FPw1aK|sBggHH-hQc7M@GpjHDmZdi*oft0V8R=*6n~L)whOlL5L&c7 zie=B4@ZwZ0@AaSj+gD0IYT*r(5DsM(sx<@Ns$-2t7491k*S4LmQ>pkejn>cPkY(DO z#Y6n~AM=Y+l;^g2p#fw!?nuVxFr}TvyMDgrcge^*yWa%+=1>}RVB9h zmt)`CN2!dzTq$WeVhbc;62+tYbANg=eyY_8S)CAD;CM>GO*t(C0U9gc*Q8@!y z3@tL^hJ3aMiz?Q&h`_W#)rv7zLyJCQ;Si;Ja!y;7_@08Y=M6t1AY|5c@PKke!2!4c zP*Z?3hhT-JyDaNSZ^oS|>LtM5V~kVuY#@~=E}75k&%9z`VM+4u6OO7pZEtFl50y_w zJl03{DePx*l}qV?cR#}bwWbt0DoyUF!DIMQ6|B!m0;8FWq0?u#E*y&kz!gJ-p94TO zMb68YL8JPigsV{PdR)mT8fDbZ8=8}Jy0}eH8L;$;{RSnUOLN7LGLB4{dV4`(^2hp2 zcR*wZ- zdHA5E0B#vUlSfuiA3OF-%@|!0>bTNR4cT z@=-LV(1m#x8Ed5uV0mcAHoPB7SMD8Z3mQu^u79g@XFeQ~jCDD~DhpqiUpWWRH6})- z$95kFOhwuqxc-{9GQWflA=K~rA<0ry##VhD@b!z}l1^^a+m5Su?CrKF_VrKvO1~n5 zh#O*efFUBvHSw-RdMaZvHo7ndZd!%d%`{J}aENnHa1FYss1Oco+p7ydz)pnLwL+Cl zV1eY~Plu+vOof7|doUbcqM zlD4WmUHA6k8M#}KBVy-o2)>4{YXL4tyfj>WX^CRikY?hdQ~h1yy*|^XoM30cwU^Nl z$F5)QZnYK|0uEZB^qL9$M7+$Q{!LpQ3tHzYjumQ(3FTAhuU43eE@on~TzEa@z34|{mgbq-%RrhTTOTB@{MFHR#0MRpKMvI)kOk5G9c4&pm7@8RLF zjV^~Qt~=a)>?3DU)Z>5RJ9iddTn@+lUjX6mKub4m@5O55wOilT*0y4ewit!-3|$tu z6B~qH*e)mt+qHWWugf8(nR7K>!gSV^85PP|Rja(jDA+IpwVcJqiw8RIwPTf^auTkk zbnHqj1u>}dudPhfPKQN6=FiHUr!elw_D18OIMkh0EE#+me53fBG}(qI%d-pEFn5TG z3r%uP8n1|;mR0rG-ozBnj_(?c_7PivxX_&Rb8#W_y$Sb5Yht3Wi#Q-U{&(FL7c_LV zg^T*L_5z8^v3NO-SC1Oi7hS;$v(zHXY?x*3IPn=y!liSTc1@FeBG6l(INR!&r}F3d z;^x+oXVC4#fC;#GdVJ-T zeIxF>oMD{_%jNhiYaaN7*kVZ4U}1NXna!E}3H83BGPr=^iXyG|iy7G=V60%x{cF2~ zbsDC|2NG}I^g~=QQJx)b02@PePTISeq#>{s^ZR~j1KL*@$)t7LCo~x^o%n@81bG}? zJ(xagna%s^nEY6b3+f@L798`qNyq-lg!2Uwbs>vIqv;u9TJub0Ji<;10%T80|s9Bt{~7Uw(4P)(o3`*4y}zQCT7jW#;PK7Be67^X;6m5_aq-INO9NY zf?ujLCY|=W5^&}uUMeL4%OX3_N)7G(C3+A2mbjDG$&LQ`SWfKEN6D1kGk;#;zNmfo zPQqhJLF+8`>Ue*%B;LQkVke{snk+q=_An2s-c$xLnMsPF(wz zr=}&4^$5pnr(+KQp5DDj{GMk&qqZYk`(&i2;#KQ? z4}KMhsIWKr8WtY@0I${9*ch5al&2`mtwRjln%;wwBJch+ur^BrXvqlBjMyPNk^oT+e{YdDd$G}{4xG9oxT0RkA7!!8gXq!JlM?Kd1UYl)*1T@ z&NT&|da%AgxzYUP%Om#thsy#BgQNUTJ7a7co)AH(DtD&QNN+OjY>%Ty>xqJeyjFW3 z3bYcO!yis&R%T~O;sgOHa*F;B#-#-IOCTytkY=-zzu8@vrxCnmvmm3MTd<{aRz=$2n_xN~25<)-;wXQiBw=Mxd z==M8-hQp>=KL}R``O|A}d$SRo6!@DBC9J^;e8CSU1p*CC%}p>$K;dpR zfp=Ggivbbxa!ANj=UK22h+%X~-c!6a!m-3JbLNe;S3918=o|O*AzG+o_@Ew(X~y~Q z*UTfkK^A2N? z3+;;d0PK;Vi=_Vl(&pWIf~*k4v!FLrm+_mfJ--=|{trkFFnbQYdUa^<#r;GuBj-@w zqgP6qG}1D>SRtj21BQ7Yr@uWvXZQ4@2mpa3RARt{r_z`!nqf{BNE`^P{j)qzM4jKP zjc0`qbcKQgYAdY694aKO;kTH4K?J#-rAhRjq=4V#W(`8yaD%lk#=qnW=zUkrMrA{i zDA1|EJUIU4w?|>9pJ{J8L)xT!aT5*zI5xzs6r*FP%Es7lB<=tMAD(mChyfrWWTSoA zjI?SVHISBO$l%i)j_S!*L#j zFd28Im?qELk-#d2{q|hx2tuj|V|eRucr`4#Zh`_8-7aq}t!lL7ysgxZRAH=X5a=AF zj)H_7-FB@BSg<|XvM&S&HyGebke-XXDRj|(=qKh(O2sjdH9YCx<b9z(<5k-yg>f|9Y<2MqXZcx^&=^C9uPhPOTbL&2 zBj#Pcj46}NyZ8+5T9N=FF+#>i3RKJ?vkTh3eCg61U@5uWBN^v&{X#>NF*HU{HcTNi zhgk}Q<^Vv@>~o!l>R*&`b{y#pI$1f`rkJ)8hII!66mQ8fVvitRAW6It)hAA;C#YtLSs7&zDn|ZQdatWulVX0be59>K6X-1CK+=iB_J4mTyuj|>y?eh6 zrA|A{$>TaFa7*7r?IyjZ2j!(jEF2Ju(}*+`s<{9kaMiwM z!cRL}y%>cKzKpHc!>|_HaR)yq2;Lx5BSs;d;|tRv^Th7=gH|#H@D@0YFH#Ns4h~V) zBl;NPNL71T_tPeSHCV3x_!1hI7De-8@Y` zEd{+A^6hsG$%>K&G0oq4+6x(U-2$2hXoKln(NQvf7!T=+T59(DWqvWvLxoA|Y!?Y8 zg7!qGKlu!lO~$xnnV9x)5YwRpe15MT^I|JskV*rVd2nESs=S(PMe61MZN>j!T|=gu z;cZOJ66UO`XAc_&R$^6Hi53DMB9_>T;okcMwlQ~<{bO^!fM3LFoD@<)7F_t2n1vh% z-#T^+BVE9L!W;;Aj=l6!xlV0Cku}=iJa~0`67%ZS5*eL%ytBcCY=B?sTFql<=ObM6 zDW3cWKo5p4n9GST5D<#8QBi(kJi(=b_{&jx5`W{_?te@5%`wF#p>^Qt;fEZhZ215G z{}sn?ne?-4H|!<9Azzt|B&j^!AV!8{RKGmtOTzA@%V>*sQ-N4i8FXP@4 zwWAhKU&d_-O}2?N;xjgBl6!b-b$0)*x)J5NxCW$YSUNHC6878#*V7FiM$|R>o>nBJ z;9e5c9B%$xok*wS;!s6AYBAzS>IT(4=Gry=Q0BT$4`MU|vBR(S|L!+^Mn4!=7;Tr9 zsH%0251I_fAcoA0%`T?95GpMg&N@Oye!LL4Ac*`&-eXJ^NL&D3Zp6izy)joah(TB^ z12%wByK{$+_;o1$27EU4BTN!el6y@>?k`X{QCcD$8Qa}F;Ef4;Cy^^r#V$2?sVFM? z0(&L^IW=r;o7-P7jB&U@9O-J`Dn_GvS#>X@NVr-$6?L1(wBkXg#U46M_R!s!o?SN0 zURKSsAJok|4Hwg>IzsC!Pf??c6(dE*7z#;8-cWmrbPr@2w=?TBpczT<7F2AC3JT4G zI_btfA5ktN_hP?J+ah*IQew1RBJLPoKWX)#iQPKjXn`)_ z6j>>eoeKw3pBoqx8C8MH2_2n#A6CqFZBni)aIPmDCFCb5g=TM!s^1-#XXHNUpF-`0 z@t?UZuO4F=2%Z5{$h#QWsR6seI&cFf zzbot@Z)&S&t%bh+BZPNUbd#VX)9E}LlIQGXZXz8T2ZV@ae)Xo&J5_}GI`TEN{;vFmAR8*|umJv`@CB1VWMc#yTK_MYRyi7<}8GXOc^nR=@7f;RLwB=M; z$Mk<`jx)>#ZtAKLjq1MW2?Bm6=GO>!$&`fJE-bSO3YGcEx?ljP;j36gryvXbcS4!= zT&nl7YIuSK>K(2?+(UDl{M9$4@m7L{AC5LEfO~*GuXnf>evpf><RDR6OehV0+SbeB%ZQ%p=88njNN3?M%Hq14V5oBsQ)D0@U1lCx5@ zZXoLV${BV^xTI`s@aprslu$~j@i?xp0w^H13JGw?tIT@lbk5_DV6#Sodc%jmib#~M9^n9qwb z5Y>3MhuWd{1d{8C{KL2@&J6ufw`!gTbrz&F8CKb&&zT}S;$IFjr`xGnysuklG;tx7 zPS5UtvZf2bKN2qa;nx@zi_pkMDBudThgHI zg5!(xI5j&_l)W5zFnYR=Bth~3D|L*?PS}zVh-x=AVsLQs*#01w6M04Z#C>-qUJw<$MY)GyyL+wG3 zX$s{nrDW^Gi^WWtGYi?#^Hph-YLJjgBLUFRive%hOG}OBcI~b_g*G>;dWb@uG19qw z^-95eEk|E-A`DblHwZ7D@#0it!$|;O{S0L2a>u+DJkYviQ?ba7@MMwd zR8)Xu`ip!bFnKS$Ng5T|zwDVQ&%720D1E{zaIJ?+n>!0!?0=anrc<8WrDj1RL$h&B zqWHx~F5Lbo?SY)4`2=uEdh_NzCMM~R4qpp0jhIBup?~w=Ww8-S_8Gtjq*0)wGu9?n zW1}t90Nh~W;}Lfp%5eXNZ_8x04&$*5*mvj{nT*knxN&1RQMwC}qF~5Dl>@<_(7i6P z9t0C1Ybk4|nf|U(KQj}Ph9?*=h5hFSOi^0;Iyu=8Ybl)k_8dtux8Tju8|icr8I;Q+ z#AzN0kEH7=RFDbK>LDBrco&~4wu#h>yNx(P(rjoeEiHK^_KSwrhjtb}+<0jvXIL8G zEc9SJ3oUWU_X9-sOUk$tiWmeqMVCh9VbV*PCiSIWIf=C}1O09a;-lBW501(mD|(44!RfhPBXgF8R zeq(VoKdrAZv#;`CT;PT6?MtQ1LaVZACpoygJ#UQJ^R%zDpDP;b%S;vlpbm(NNS>^% zlUj~@7g}O9$npW#>Qw-Q3Fy>h^+Lp=9FU0XM_!pE=kfupMwij>V9jXH%1u6)a#sk< zELvc4cH)~P`-Aw}F5n&b&aWLqmPMYzl9GA`F{pn?W(K@Ccz&+Y0V9!C^;7Ew_fbXSeWSr)$9GL;Ez02Y4wFCTTR$7U`7G?nxXxID?0FJOdOi zFD_o&F(e=)L@4=U4D>#t4l|#*yx!p0_lTU^_xKN|42H7=ht?cQcB||^v1RmOQF35) z!J{i~_X4tHBXc+EG=%$x>1uu28(!xa`Gyv0^5j?M!H8J*z1#3jipj39RVlV0vErZ~IK#S;&MSMj<{1RuUUJ2Hk|vw%NB2VEYgn_`vE+ zEBZ(JUKNB~nRAv;R5u_(-csv9LS>JM5nv1h*Cg5{m%|7{@h__^G^7nK1%^eiR=j;= zY_enSV7&?V4WsrSSzB+$oZ8m0-fQxWf@krd<#rR32-5={<07-Ye`ZT<1C_$B&xJeYz`D|6x=r?cnz-k){lc$F)`7%E`)?{PXFo|0GwZt4~sE8 zQ}`Q1)z}~aBh(0}UKnxOfi8}D(5d3Evf<)}?crf5c#O$rGL;=IfO-~c@P zcr!EV2H%4RnbV{=nie@ZXlkg$(CKBHA{*Bo37u>&>uBm-HRP*YcDnye^YfX2kBUZI z$&*jHr*_A8D5@K9g?#r*>QEF3PSM$NpR(=g$iu4S0wf+lJtWX_MRAWBolZ~CPH%N9 z9zbjyY{-aeIWGUBUTk1y&#w15Q-xGuf|H_m3q)o;t{FRFD^f|EV8-FUFAvhCkZHA0VK=S#%*jUTw}2f0JmE_vZQ0OCx6~RCAUSpeAt5Yq_P{4F_gR2{Ys#i`OV0eQeIIE*+w6b>eTS z$6+Z(F8Z?ws~9vwIC{5ral}mTj{#0W*qer^6JRIh>iQ*WG-|@8->vTt+*=VbluQW~ z=1o*@73(WXx^t%-2_S;e-GdG795%yEzjw^NJ$0+)I61Be?c$n9({sg)j@@&2?V4W3 zb2a|dPe!}>td`OiT7SW};SFwLv0&0<16f1<0bGV%Oy0H885cRa{mz)SQ6J?p^OoCv z?LrVD^BDl+oukuHwBgPBfO|EFPY@J{k}-v(62#>5&!3aX;Hwj*>0h29o7c*B{rF%f zyh_y#2w0EZ5>WaT5lQ=&qCvwGbOHB73#3e3(JBakUJX=gccX&A6;Mw`>pu2lPIC^Z=hhi+v)pG@JcTydUorn$J{ zZ{I#4p9ti;#!>dnc?!Gid9L;*p2F}`aclo7@~+Nka9QFc#xM*~=g?+<3}A6-K?_y^G4y^vcvy-A!&kmP)A@99Ee0FSqdju5pe1xxu{9iO=ycy2TA3c!W zs@&%iR^{NK$m?BvTl|Yb{lOG`zi>DTO1@X8EOB-ac6ryY?-=v%?f&xp-U$N!eZ>nJ=FyV>Ax6vPrmjk-gP*Z(FwKt)0X2;Hk=#k(CKcHt92_-y8Z6_ z`TtUk^ctSPw}|PCJBd$@01p@LR}OUtq%s zDV-8=VSFe39yV~a*C4F}QTG;ToG42{{9L(aO@@Lvz-kD?IKwKwpOj*?m$?a7^QCIv z{H)oQgr+S~Lk&u&V@@JZUSGto@S&`Nil#{ubj=tE?F9MG>dPt0>EB_5k5(!vPm#Jh z%p7iC#1Yx;M<2as$E_Jn5^j)L;5|(ei}Z9(c6JbS{{S8CK|2j=3}$3_lFY92HbH#h z{-P|$JgqWn7i9)jJIHWwf7D$G$#9Z_ds35Ye#>!`GS)fG9YgvzL5}Gf^B?e58e43* zcmJ4$#)KgAe=6n%>^G_enD?rwovZA)x5yTYa$J7;-J`z`3uJ!Cw>zq&X!Igk2J{du zAkB)MSnGINU!U!v4%?Ex>eM1B5ylU{-EwkIPyqs<#~seX$_i2h<_O^QIp*zzH8+MM zImpxtNcvZXZ&hsPdK`acz~3c7qn(*xn;DS|%!?o|59JN06nB#h<(3@WOc}{I3f5aE&^N#{mrT5kyzrZC*3J^#|iVVm1V5a2j`ZpTW}1csXP$hi@^B z(b3=Wp5$XFDb)>3ADDmlC}dYB0f)>CWM^+gpUOY{ddCEH8Rt?79@+rMB8%h65==^y?fU4;=3Qy>#m3~z0$s4FAlbl7HQ?9*;|%cGm3Z6a`TWN4GC+ZRfx9gwQ!tX$V_-6}aV?S1*x7RE3t zessLIX&QoqhB4<^@88%Q`Bv||T}0@I;=4`{K|w)chJlVeWOc_eMjM~@fZ^`FYrHYr zyx>Ul7(NTOIPe(FXa|Icefy9y?9hRH3zJ1;6Khdcd^b6H@==AIEmw%h!w06KMvBk+ zP^FM5R=Bmm{~SoHj@^3Yo;R7yxn`q$xUPWax(ah#AW%UfOR#&~Q$%u$ZDdryjp%3~ zbkMlr6~le!l&h;0W_F`ng2`u6H?^^Ov0A^M_v<+PGksHtt)a!p_U9tydVBssi4-_P?6n>%E*f*xjHc z%z@>F8F;ftI`%9&SLFclQ#0}t%w;`$&rCr&;f(IcyPGfTe-S9}Ghz+WIDeb zjMYazY%a#B8SU)Gey>bbjg4YH^l*cyOljC^NC?O};>PFW)2%&Y?5n;qrA#&D#QSc+ z`N4S?-(6>3jGPw>Xmis`l=s0W-X$P#@tw2hB+w4U+qxo&9)*^T>zoT(Ad@>%1Cu7MGiYdELY_ys7vwfjSx$~RGPm6zk(71b)bLl&81E2@1unq-54VUmWG7?3 zL5DVnDvHrLJUwJV!(j5j-n2Nd%sDwYI)SC8?JYh2hCjk|w@$-;12_a-XmZ_=Sc~9s zz|BqKl@x{{+<}`*bN`vi&NvmmHJ7yBJUGSTLpds9_{{hxXS>LjzF~AR09F(8B7_-` zczWZ(@Px9IjyxKXUN=eEMQ$jIE<#$>H8^o_rO|1hoe1>#F|tZuLNZlGM$E(nk(1Cw zfmwan9WuH%JX9*Bx2|V>qg({%yVJMmE@BMlglu7Ya+YbBg}r%H>n3h)YW}j*x16Jw zgizyOz8GQ8=5AfdBU{mv=8}+ptf;l)IyGnOeecV%J9c2B)!7zwcXnH8m3s<{s|fcJ z=d&9@!WX6{5Nw{H@lPrjpwj^7yb3LeKy}rsQqXI$*^vkn=^&uf>DJFq+M*EQ ztpua{{Lsy0YAQ$E0WJ+YLkE`Pp-Y>YVSGeHo&-0CkxgU=v68~dL+iRmidTFS(7U<~0nYZzW5y-XEEn559jUqkMzKvXOGz5ywb-bKPbyp?lsZOzPQn#-6Dx z^)7Dcy{0mJ>F3G~l0w@BZ^Omo*PYUO9SIcq zFYLxZ&ivRJE2jTY|G%xFTTMC^=3&e?mR*t%>}V40}& zxac31-0P<&lVbc?z1p}g>M`v0U(fK_+h872Z%*s*qjjr?6h?aSe2=5|C8V?Ke*R%j zi%dQw^y2u6)vH!TUSU?c;~B~F0D=DLu~cd6)t9#^DJj8prQykCK7Wd`@|XDG-~Gci zkAH-rM@XikAoOQf-n%60&3A7ThY=#M!vo3gUJr~zosc>ZU@OnUu z2Ar;Qp(*E6Vprm{lvz#<7_VBIngB&er4J^Su`v)6IjbaLUenI$2Mj&qqB}?I|J;xs ztTLA>4cyB7U){+3u~lLvVI7Jg^;|fp5mYZ7BQA{wx!4XamP$FDdM}ga9kiw#g|GEq z=m3S(D@LweqRYNibKU;y>zC-VDJD7jCN+8CrNO|io@_1DJE%&0x0K}-LBK=62S5;r zo;Uj#fh!+y-APj8anewd2dtEoG)G92;K5AWZ9krFx@V^}_k zIK**}m^3nF*FgM+s0D|qosg~iv6dn?0MbX|7XXJn>by)E<7zg(rPd}U@E`jh<|NCS zcdA1pqoH@m7qF}x5+%)O7>@z}kCo)kYT($e$+2^7o5VtX-a4?Fg@uk?EuhI;Imx-t zK>y{8(rM`*0$uI1X9R73nuhB+tD78B=d80nbB&YH_htzt#I{FQXS)6Kk{6U=J5MXy zmVW2l2Cv(;jW5-EV`A#VBrN$}NfouZsh;U-M38lUI#qt>9oM!hFud?MPY@@1dV0`0 zV6@JLe+pYI!64KxGVw*yM)zJ}g`ErT6C~Y`u4=9jdRX%*c`Y|5)1DpY7V4h4$^z4h zf1o``h}wF3l2NrK!0fRaQV?=tJ$2arY*;t3VcVB`*Uon+f_eZ4muBk#9g`-&SAaXw zCj|ot7=(Z6SM+D#7DsdAG(@Q)#z?04D<@$-HjN5?+MYd3ZH!a5u4i*I)&qh^KgE0BTKP4BEPNb}?>~eD4dcWF5@MHBK%+kDn+x5VirRii?Yb39h7cgk7B_ujiLs z`PE46V5Et<84U$zdqQ(MLkl)qm|wSIm$W&3y_m)3_8X}L-8BvK8w`3`Up*Fk)mQYc zC+63q`Hk1o`YY4}=J_frG844d=giG(a);QO+h5)jLRF;UXFNN(rG@KQXQCkYWXh?q z=6DF_0_s08kB%fbV!-B*fNE{KIUClEsh<;A0$ke7uKDO+oLqlb`F!7S&oM0( zZJ`?inuwpiz{E%!3yKeL0g}3r{C|ZXEqHyyD#udoCk=NRdY`l$M~{y# zq8Tm5Ai&#RLeK>nEv%;`?^Gw zey?>sl-jIL)her$TohqD-~1_4cD}r%4~zJLf2F(QsObFd`QgsqqBoDsdN!ml?xUx> zCQw36!#ZnP@(x7u-Fp!F)!|L|rH$(5axK;UWB#SqJm1p#iyr$3Am2hSXgPDS^Y z2y75b--K^D8!gqPa#K4UIDg5+kFZ>^!M0)rQPHr3#@*-;B0D9ZpXvRk{;|;HOuEPk zXA1LwI?H_uEeUhF*e9puI8C6cV+gGlDDz(RdJZcG0~G{R`PMP7-pKjEGciUZgOiPI zk8n68G&C8R2S$8`?c&b)dx=ZkWIj>G=`zatN(!k0a;qay z7kGQimu?{`A(8~*!;BQEhHEPn->QZu;UNgEJZcaun34mG7y~ ztc}&xIaB~z07@oq0F+Q{gQi-z8bUb-(iWmRFJ)H1Q`2~T!$*m zKTxC z%R7^l+oEl!@--Nub&L-Y89hbs9*G$#dfnbZ|Jft{Losq#(LQbu_^@nj&rk7kczuw# zp>3P7rScRy1HhOj(XfDYRk$=XGLpc#5Sms^O!&5IiIQ1TP2B%Z&z<4SB0C~0fIT*O z_58b)K{Hp@U8JDm%H81A);|VjH4o3{Y%3+8K#XB5^uCFGjC%J1qQwU{<5~_d%}KLFQ&{7f^|6oA8^aMcId<9ge@yRNtrJO#Nxs z$m=90GUcdX#%d{%Q!p&f5a}rPw2I15xU7{Hs3aj7fDR&Sf1Z+q?NaW_Ty1n|4MH3* zS|p^`C!!*8E9|6U-zI1awR1c0RtksW_SDdLL-scM$8Zhvp9eON%zF|v3J5t+@z2b2 zNU^HijTyupVti_WSa_Fr#rc!aE@1nA2V}b=TYZsMrO)RWFm#*fO(?>lN*eu^194f{Oj zpd0Qj*QGDq`rJt=zPC4(VYByomzw?0z@b>n&hNu$g66CqxoK8$l9wU%Ap2NRwhhW1 z$YN2Vr{A0!{VZH$XCV*X800E-$|KsyB1v+_TQ>CB%L)>X2?%)L@S2#AK&Ok$7WtxA z%ZK_EHPA-kRB0L301U1(cKY{$OAba8P1lO`LhvgHohoF~f&=V+1G!{DwB-?F5$ZuQ zgus$YrB>wz;^>0p|5$7q(d}ULPoHfsi16B>(G^#~N*~*p{i)aC0PJ>9{`Jyfhi0bVC7t5=u);Nb-S=Bol(ozjd@B0A(AD3&Qn6+y0%v38|X|nfkT%XdU>JK zrQ@ z0G^|S0u{oQOL#+$In9SI6l9tnVh6{8YB3&hvFE~`tef=@Do@>#9xHi0w7#-O`IXfC z*NcB#J!zt!H)*#;8jGvHV2eGl;yfiFEc+ZuKpdjtI((~+5BsZx&z1A-sd^0_5Aa-g z&myo(h12OmH-xur`3_|W6tDpRn$U3TiAYnp_%#hOG6Vs@?Id0OnhY#(gH7OL98_T6 zqZ;)r5nKMUhF~n9vHQXvcwXncY$RUVe%WeXE_Qa~dd9iLbM=)6Y@{x!_=qtMi_wUx z4V-IP*%1_;b+xr#io9Shl=u!MCsPP(L|t6D4xU2Fii#7&1Q7Fr;R!pi_u%7|ucXjq z*A}8ttt8@Fj;C+k*0(%0Z{sPhOU}^(25$HmYxB7}9`|T$b57Z@@!WNT0~&hLhbQCj zzm_ZWGQ^F&ivfu==WcT+Wb7+5@~3q*31u^kc9q+{B=EwPq;4drBx`$UP$hXXxZ~pn$hUWk+GF5~f|YSD-h5E(99a za?XFi8B>N}9;%PKgJEj}z87QrFAQE}`lcXsBMT)J!MWiSmZ`n$t|hk@DuFgM0HN}Y z6L7(E=8D~?C&b4;!%SPvXqedZadB~N*zgxhKA2zV$M0>s0%irV)d52uI1u>%wj$v& z8s)OP)%9Y^Cn6pHmfnBspDmxz_UUR}!Bo}X__!$Jzq6ms7vFyTc5$Y6*4qmfw9+5T zQr>(H-z!ygTdO8~?cf_jNy)Rx2XHSjJdoU?)O09lh5I=Bh7H}*Lm34z^iNn7)!?}q zgyr3;s&{^`TC*nj&x_@Ez$$}y!Tz4BYHi!^ zBi{S=_4Q&j5@R!Rh)yuRlq4_{Vkz0Yi}nCzwLS#C!9axRAGa96{p93(T9mKfy!o&!^35|*@ZlHy zAei=83@O{-;zxE%THCmNI7)dlB`7M=9$R%99+>u%0t4^zk8(MxM$q#pT2MrzKm|`4 zMA?Pxx6v0hcrpdo|7vFD_i_sVpsKQM(y;~Xkc#NxkD zEh7vah%jT~I4?qn+6ML>XiWEd7n3)1=Z@q8>jNp}zPuJ zqxcH&-0C@+DBR2cZmKf=Ili^jx8k*g@fPanMo!xp#mVvC(#@_SVpSI;-I+!Q6iQ~s z8EYygo@h=bSN)~a(H;Av%#VEzUw<~XqwK*h3Fvd(xN(Dw2?sC4!O_vspM#%&zDBl= zl}9cU``}6Gwt<~J=&DY8k#_hVDIs-n3TqYbkB$ zpFq3&3bImI1%fdR3M&g5p}WB#II;s(`&!`t_f}9f8pnuG7hN)L?kXwPrd5+6Mi)J} zQ)+8{nN-p*o^H<`mulDD)0MmVm#YHp=L<8&1+BT8Y0iVgOO1T)B~!q-u+E7q64Md7 zF~kJ69116R6yj9LDJaB!xR32m+7zG$fPWia_dp`V);CGv>*Ts@!gTo`(#2DheL!8k z6zW}MeK>77J)L`YsB`Qo$`%dXD_h|bSd8ok^8_xgSP$VCNPo9U{XY4E%BMb z{m!C=M7zc@k4|SlTyHBJCr!@|+-}R!vT1NQK`iu1_>sWnjvOnfp|7>$DmBemGeXN} zLlvy0S!Fmib3Rk}M;<esX`-tO0V$j&VQbuYK)Vh-Uv#eL;D-VjX1_tB zmkMkm!OW5@o3H}~Qu+b#MWFcabV8pWkZ`79ZtM5rev`Zh-#TP74h+ z{p-AR=61o!H`eOOqT}t9Q=-EMyV^_7l?i|7w2_S)W3?W55oaIxL!^CIt|;Ff;V-8j zy{*o=R@>}gU0q?BYE2*1s3UDg{ghiXwI9dRa zjAp_f?r)W34_R&H6_U-76s?>!JW$Qpp>ieX#9J9Mbwza>cXyrOrqr;x8IY7+O zA!&3zZw}oBzSPtpOGQ8d=75A3>>@o+Pq`-R$&XpRmyS^IZ2t@zm?*1?hPAb{c+g(K zGU8BkgCF0om&qEawCH~*7Ieq8Nh(UPgQii{4bU=Go&32TjNZZdxv1_*Kr}b1V&dWo zkaqzR$DJHv>wJroD_efGwgG!iGxFI!@8SXPX-G}j=O$rgF}air^K z0HPv6SGT%THhVSZQvG!cR^sL*`l4M1VCCIWa~hBaoJ$_aJ5l14SW9Lr-+MV3dE$dt zo84n9zQgM)YY`dq%*9w=IVTWTDX92Pe0l^fkLv{h7uN(dX;d0DqD5PumFI^9BbU)x zT~&3Ra5Oe=-MTkgpt$X~cX1YbncmL_!-!nBh<4~__DakB&>{f^PuHFpYabjU-*txFV@l%`z+Xp6ouX>hEeidyHG(Wp178j+IVQS>)) zuG$P{!8}SkpbQGgMRR{4*~A&y{;Nq}=HLqU4%v@w1Kt73d?-lQt$Qh@9Tc=%C8>K7 zH8!TaCv}^cjQJ`X-w@PXS2rS;f4lI5cW7KYp5*L;0`AY^qHo%V4uM_u1z?`FUuP`z ze_Tqh7kxQ6+Hmm5=Tp1~rdPNoI6gK%{KQ!rwa%wcpK!q%yc>qN9Tmx#zwi|h^9|Um zsUlNe#u70K1}+;r8iu;Z{PS{iGnbE`F$XS2#;fn&6roj7aBb{?85C?e2~?&nw0;Nc zhw#9p?yz4TZzqnQeS3E`09%O*!8Uk6CRHg|fk-r;U%C>3As@WwsLBiX^(kiRuCw72 z7i_tUhUgtEKtFoe#ml*f0%9S>zwy3})h1fn2M~*>&FLLZQpe6^|qPI}-kM%NN zR}RjgxH_nz#6AW-W&5Vf+P*Z;>$^;PzX2_0$X7tqwK21vtQ7R?$oQmKJG_haZto%n zD)3Nh04{gj!`|j)V*ZKuancXk;?Jq)o5>vrw-Z)3Shs$?Q%(G10 z0_7iDop4`xVr`^ZU!CG50;;>=|A-CqOO`IhJr}8EFym`p#J3xR*{`hKMtn{{^G%%i z!7m~kdNls!9nBk6uL%zlPEfs@e7>yZ;nCU|MhS(a&~L2C41%c}3*!f+fluD3@y?+&k~jye2oRC6LJZ* zi@3(Nr49R+@8Rt_Vn-YTp6j%^4-)Mn)$Ap*?AOxo@IdpOeQTl7a z`{-oRbg7yTUbm|STuv&fbp3Owm_cRL=BA)hihm8P2CV2^r=7g3;~3Pu7I1y=(SDIO z{iuH_Hu`G2CFXB7D9of`azL!H$$S`MK1@cRkXlH0azla{WRd>r}M;7rS!&JAz0_8ahGL;`MC@K9m^ zG13mienAAdgX#dO2I2ukVN-vi$7!bae)__+s#WZP+dzHbI`1yNxm~G;LtO5t|wq zJt*?QA6#1xk=UYyYVPht~|dP2Sx9o<{HPO%fszE;h|-*cS%r>6l1jo8XH z8;iV&JwcuiYmF-frR-$Er;BB6*nv=Dbm96!M{g#2#eXquI#d>T8?RagI#*~i^gf!+ zW3cH2!xJ`xqHu8l&4^AnH2RJqB9MLR#W67XX)`mdVrDlSRhMSTan9L;5{|uGDO$i~(OnAKh8&=lKyMuxm6djzaPig2B0B6+L z#u&z(O|)$|f(@1Jl+DQ}CcTIKPi|FO5BwDeBFfJ8$|shnI=TjU{$!;T29o-h&=QtIguK zxUevJ)HSiTD=sCLAN1O6OOUUw<|>rGuQ&qQZiQXeMY9rh=JS6*BZ3h}DqaP+#Zd?3 zt*21{!Fm!c8`Xvf&S!@;7IEeep(9<;IxyxBRh+&?bSg?k+)z{`W;le&8`0bOi-s3= z!`~+ni_@%X%6&#j8;-}#P_YX?icFvaqjf`FL?=D55 zbXRS$>c@^iFh175e|S#8Ca!Sttd$d{7xUGbgWV+SgAa$IKRLXV0tkx=x;3TT>`7IgCjK=)sxeJ-XO>O`0-^M*Ah&i5@*^aqn z(1T+wP%qDN9i=)sA%pZn28PCnP37n|6B8o)LJDP5;#)77znJKd+aFlSy4ui1K-7?h zM;vr)6_u572Y%CT-rPx4qtoT{N@u2?BvT-?KYQ*C4Ri-~_Wg_Bf_eH{ina2TF+^c9 zbt8lm1h|)wBhgBn`o)jDAHrJ1FyXopC^tp!E)Rp7z47u8J1_+ulQnM$%-LIGI z|CLfC+y3-G-y$?&zn^@7$&Mhz{(nrp2~>`2`~Dx>7@MT1$WWn4Dj_KY{7t1oTn*w|Ic7i!)=BREo2@&?8Q{`>Ck1_O0S z{4ufeZ|b54hNE1N7#TUNUfoQ7>mZUP>aN}HYUl6&Yv62sEoc-J^h+x4>!OomEvcVh zA>2gxL=17}AI*{4hp?=Adq*Kvo>Mgei_o`4cE{5B^1r#M#Eb<{y}*c7r+4Y+awLEQ z7IWnLCV_2nu0C$wuL(0g>`Hlj0yi8tNJ0GmKuTd>H%rFm^4e}U050bK7?Wm%p^3oy zD!Ey|4xfVCuqXx@i5N;!z&+y+3C^2Fm#-CZh`tRI-@0h#9a`rf5d;7Y;aUDx~OW!=@ zm{c{_a?$G;6p}!PtOBeYEg%D>r5oQrScT8DP^bDPJ{PyR*XSX#pZvD9f2;-}902ksYv0AX0gW_KI)`$SxyPgz zUCr<5TzHnae?JHAKP+5-!QEtvS|4=~Lgl8$%Kyf-Ea)!K7WfY`^U@?GGRhBZn=40E zA*kaiKrjAya}aZiqwA{Otq<5Z?HkdHVFcmYfNqrnqFdoG*M!wAQ-`_ zc-Wrh#I0FJ=ET)QKEC+%u?JJ;H8sZ$Yn308YqdDpL(#7Amqx9FiSd7PRL&Y^w1&Dy zR?RgVy-N@Qr@G}tTf`a)-T^+q?reE*vcq`Pr2S9$`CYKR~^03#+l}>WYht;bpVJf^Dm-#6z;=!Y(CGc1l$i+(a=0aS#@I=h3ECZupI)gFBpr zsR6nGYLjebaf4_{1;tz1qm#erj}wI4g~!TIT82peR@L0nP?@DtTkCT_)y&B@N;&Cl zpL9R1I@27b393gLUEO!L`sgQQhNLn=5i&Dv%3O_t&wS!X0Fdr0g!=4=1k6 z>`H0s2zNEEb;boQdMShU$teD$ME3UC|JcMW^-~bpoi-+lxQZVS&zd>zX;kHk<}bgk zzYp8p@B_OxN^7}Az;kr5w8BnoKqhL9J<9D6qA`rxVSpb?S6u3Sp(Q14y-iUpgJ%2O zxJRCsoXL*babyt$ltKK$JE0d?p+5b~!Mw%j3;l>MsEd!?PyB48K-_~L` zWT}+@&6Dco+Vxg;+e9G;KWa{`9ov0e;D&@u28l>Pu6BD+ZxF!ou zh50q*Yv;o*7qUF$l$}9ARmB?lKGl78mo?PaXJlm9d`bT3XT60{PkpE0{QC?B_h<)d z2?;2+G|z2S=@Pe;fkoopy;mH z$WVnXgc3vFbC3R%l8mGqVfcYg{@2!AWWVYep^*g8uW#R@jX^PenD2u(U_2hCowACB;5T*-CCW9 zSw`ayz0&lv8MbFk=T!XEBg@~rOiSl>sWqcveAEegc2sUC0_6q|!>y#Wx_kn_Gw3_B zu(mgeQuojZ5uwv5^q4Bvul+@aLmlOY<2kpseyx92zi=fGgU7G$drm|v@%*hftjda> z#hRri8$%1Y=_+r4FR@%{1icV8bUi-$3EmJYw|SSh6d_eB>OhnystVrOxB>ws^uFTc z6X^-9b~l3{VrC`rW*6Y`z;)cDu4wnR2o= z<@5bxW;>n)bS&L&Y{0Paz=7=dewbgb1@mrA1P}Z^SZFjp^)GbvW7_qYy##T`Jlv@& z5W}x&&uhiV?QZ%_Vit@JSI8fql`GJA4g=0)fP>S^)*l|$;-y|{_VyLa#usa1l<}%0 z%rs!1*2dqTO^q!!>PDic6RthH2_ARm%E;?=k9d4$3+Ese?=Cj7nP6|GH8n-@aFJP3 z^2f*Fdo0aW=LPii{P8Dh?4jxT$`%d|4^7AOK41aW%*nf=TEg>eeeZHHi$KY{n&ZTf7uYWGO zfANRRxUu^B0vnA=d-eUS0so49R_sio^zPJ4Ti7Cc`Qwh>lNdZ@e~Z|%7*ReEDPgKy z_N>PLS`StfRPAYh>*mCCfzn|pauG7!jM(`gx`@pLf+W1Rq5XPV-PXSCVdt`TXv4+} zj{?`o`-nuttX~H;PW|V8L{FIv*Vc7XBDTUb0J#uSW{kf`kqEJ@O0a(CMBdj{F_$cI z3vKX8JaVqg>|P^|ZBO2MzbhQZWNi3w071)-Jv)0-!Z|fy`cHlIg14V2Z&vfpdLZiT0ZW3 zmt(uG%173L-544ga>b-X=9ZRh7_gQK@@ot)Q&}8iCHv(_H!2umIU!?Cfh@#-gdjJv z*Y@&yAv_2z3hEdbN4LC>I7}__ve4_EU*g?84&KG8U7~(B*0TTUw%~?_8$=UpcLf8t zI!G(LKRmr^a_nbDD=m4hKcVltsncIYWPd3QdAhowV%ZXz(F{zLmCbCV5VIN?Vl5bCa88TNNrM60)%81fMW6=oWo# zm$}0Y{Ja?}(6{?ScVsTH`jwZ&ui#YKB|RKGJv|pLOwI%mT1mwfV<|gw@Or0PZui}6 z*zIi$tbRRQmc=n&C_ay5X4>xB0G@)a?zgx1cK1VDQhxHJ`uoCRQc~V{WgS<~RTh`l z1G#L8)AB9bpE7Gq>YO>Hc5ZfY5ZN8o)ysh=3ZJ=YGiq6Po;_oO@DMN8mJWP|(-w)E zS2Kp-8BuUmx2jrZ?B1c*!8qlH4VRMIc@f;d(`i@i6O+SpRQ_Yei~%&2SrW4U>fwtr zyRzpMG{eHcNNirZb!xk?V1vT~^+|BiXC4z+Z7$o>+{#KGhzPK4!QbI&vP?INtICi1 z^y(EH5drW`hCxE7v;Nusx%RgPWIcgn_Bi?@Bfia`jnbkY0IN*q0o}kMXhkq=5~QOE ze{P>t52zxDpde$;+Ts)5RasH{!YebCS|jI6-HehEfR2C*A~Fs;&PfBE7Ggtx#>QhNO>X0izke(941 z8;O#a*Q&)`K4M|Mg!&f4>ijp;n^6G^m?YJM6^qxQi(z!QMPFAsQQh(Q3jj(QI`>B> zGfEb>)U~{Pvm|^>gDyQJW?%?Xg(-A~Wm&<3{2Nd8YM;CvEdNZw{4SKKiEJ8;TY4GX z^4BkaHuj*phs=PfvtX{e?39zeeZn7CkbORz*U%YjFKgK)E>3=LvAt1+Ik`kPy%E3H zQi7qd^`26!DMT;&+3|Pu2g=HtH`q#*$e1nor4sJzn3Dr`?{@-KXsbuWvX_d;*0+AP zw(9tSvFGZofNY@q8gzJ%U2lDN^=DdR`InHKvFdgXo??h-&g0m{rRdS4hxXi@Q7ZC^ z^S^U^SeI2U3o-CM{AN!5z094}6H6D%jAqj-FbC&*0WnOJpCP%Dwh7!N zkpVtrmd}log;fKb5$@RDsHkmS46OCr<)x9r4;(oC%uG(XRI~Ng5~+i(S{=s@r9PY~ zRRV-gb@2*s$h5W2C)EWnIRQB#q|ns9ZPAGd9lc7nEl2cqsGG(U$Gzw8p51Z(i&?!L zYY#Ir$Pt^!H(2xPL|hZPQW7^v9kv_OjSkv;-B58SS*zl3Sw6CH%K3larH)kzKhT=- zM}vbc)#+&*0~fg`8w{Z6z{(AEo!LFPPkC@~Fb-LQkkumMO7eR@Y-iZ=faQqUSi3(4 zSWdF*8ga%J<_lnK%-RC?^q({^vB4>hZ-{_K=^n~jIxPkVBKw-7v!a(CK(e_pRx8a# zVkcJn)Y$D9NMp57cxZ<>Uj78Qd_v$CfDW2Ai zEWdr*m3+X2ks|l)3w{s6^zURx#!HY$dOK|&VcoR9YJ*S7;KmE5j^NSNQIq8`-CKy| z;^T$!uYd3Dm6TyGUc3OQNz~g=_V7-w-V5KUSPgPULE0vb)^dr|*p%n+o_R3Exjsu~ z;hGqkAGH`xdJTroVA)c7qrRrz%Hl$;!7N$=b4dZ{hB@}qi- zc0^Oxh@o+kqjoK#@MO%f+D2-r)AKVPbDfsgMTPJA?CLTFg!A zkBcSur=t|Re#Ac_b(D=1w87$+`(f7!&zqPCI*pGz>E#IpAEf1pdU^?OmdkFyfMJkq z@!3xL6rt@eyuv7DkSNN%(!$3O^rv%UqS)%a^ym04WihW4V%wfyla^lY?XuB1@4+ww zKY#KIP5)lZ^;8yQUzS-ji-<9m&Xih<6%s!;t&khFm?}M>K6b7!IfKUjZcdM0H73)B zwJO5PH#0Ny^i(fD2|#4`$}U>$eW-ukan{QTm=0+HGm0_x&Nok91PK?KNSwaFmiC*8 zy3Em2r{n;J^gD6vPmC#o$KJzu=;mC$% zkWvSQiIhzSp0iksf&SK4FE10qyrw&;$1%hBBl!GjE;MAmn?3Z!n-RT?9UUKnzY9J| zm*6RZ)JPYls=^=;x-4ic%(gZ5JeVo6VH|f5ny}}y!q~4%ceqF90--Cq3))H zrX3TFwsn~+A2(o&jbh66I;?KFClu5+@a=(M9pmsK0MB9EQ--1G^oG=9hHsoF$$nZnPU8<) zqFuvI#eaI*s}F^O7rV8j0Ino=B}jWipTRo45$+U2hpd#$&{w*%q)Je^LK|Pf$-tcR zB{-hZ=5FRnzBhln{^g=_C^`&YuzfYw zMSkI0QNIf-yJVk;OdYN_6AS|y`vb;a3}|;PVh~4nfeGF@Sc|HC)B83i$PSG4sG1rA zQs*c%L-pmHUG$wMHo{6eekBwU<3)unHx!EB%)IS0u<;_s$^!R~V>8IFHoT};l@8?J z`YwS*J)qn%zkcM|3_c6J3GLu14yRxT$C)3t=ZN_4dj_JpurP#jhj+kq=j}SFU#~dR zKWWqXM+Fp~aGNg|`~*;0&H5BdBR{S$P-s=F-74Af$FpA6tS+E_I{&PhVa>ZYb-Ize zEMpb+XPz}_cb4cTvT<`_Cff{k+|29-_lPRwrI)UtxF%*&gSpfU2i42UQhxWZ`kU*~ zb-HEgK8drftbPM`klWzx9$hJS=Lm9Z?ZAn)nDrWtvARLD-GI*YKRSEw7kM3O|SulorTv2lSY;rO4ThZ zlg>L3+NYZlV{7PkA4!B{M+9Dh_dbkwd^ccnJ(eY&0I5vwDM}_I&sJ$q3~lh%Yv5BR zB(!rVS)#tPF!h&@f0kr;j)FxtG#~~aoGg6Xee{727N3aGa6A&HS8KYmy(vZ6g2=?^ z6*3_^ACGVP=xTKjKT__#0Oyfb!JvXu&DK8(yHz#5un$Cm!XvDxqw2hcu8Ou^XS*sA zKBg)H-z+#d8DVcq`#8S{shciqZn?$e`06L}?-OMNvypwgpPa(R{q~KuBRT%!orSpc zY^f5!F8((WYZ_|o=hQ!xodRR$?cGuF<)VLerKOKrFBbi?AE$S?F0`6}62gYbr<^0s zPHal$)=-tQbCPvUd3GZs0k3sdSW}y`*+Fk9IEBkmu8Fo9)UBrGzc)a2x2W}pxF$!%v| zR{WAiOGowG#kt0F6LpewRaI3Xt^*2idh!wH%%6Ygrkm==?lD8JuLW0Q|JL}?I`Pg_ zy4Kcv7dX@}pt%)Pqm+WM3Fm!{_nj=Vd2=UejrIYS{mjo8bJ8eVR%_6mFY4tiTr-bm z(jR_yisC=2Q-tQGUYHg?MeZYP1-$oG-~YR&v_F-UU=tUkluebj?9_qKBm1vDR#W{N zv(!nV8=Ox14$MW6cT`4jiiN#oea2nvR3?OXIxF3_FP-pn*4flSSD7U_#ffbC_U@gs zFf6*YY|d3d?I9~b_13b8g^^wJ!$4zB_nn=rs?u3sCN2EeZo??^Xd1G-^ej)}{V@XXe!f~WV?IbbP}Rtaq!Tg)(}g2vi?oiIK~M1v;2ec{A|E8S8?^g4YwwW>AZ zF~}5yzj<;<3`{T8gnFAhZHqN3eH~xsyQp;S&?fDT_h_;CQLdSj?33=7xTgJN0f9mi-`$dl{o6gH=hw4RW%_a+G@$}b8FqbbP7dQ`Cc7C&j-YulkrGX74s!qCv*J+vCAOUiTY)lH zk|#Rw?UE8z=`=C-7uL}od(Y`M{<8pXf`>ux;u6e{B{?m7mPX zVLB@meY1}2J39j2;^}=mE~m;`91YLZPcypXIgx=YnvbZ2OnF_eEAQLf6TUK9!WrJl zCWe6nMI-BQs}ktFm|zRG2@o)4*2+AqpECQ|0;lLqT+KO95KrcZ1qZXBVp#X(r6Ce7 zP(LRB^$ifKPFQn5GQ*533+#3O>5M%oV!8U5w!R+zyUP6x;t7oRm(gfKs(|pHlLH3r z$p=E>zHFIxU)IW@Ul8UsOm`5MYO=O7M=Pl8qneV=kVNqdG@T+F)=g1On!cN{d|VCa zkl}`1vo;9dP1Xb5$TTOr7=^!T?Oi)}vhWZ`>&*k6->@EyWh2!+QwdCzdP4ffw&WN( zZCin6N2vJM+%+JasONrQ&IhTR1} z05LlcouJUWvWX2Y8gnUpne!g3An2zm%RO>9uWfM!*!+Mc{D%FSi}0=|EsRrEPM$bD zu>pU+7L=Oofz6?;W}b2?OF!oqz4zy6!P*Q}6OFRnqtaD~iX}5gENJ#SdDui_%tk{Fb?M%YE;ZTq))G7E zHJK5)0sQvcJzapMX&2ac{_=ww8s1W5>ICuc&A%wngwjjd^`{^&-o*B#0X7ARWhpRmH$ z$G+Wwq4Qb3uFn#EeQ6D?z8JIrq>-ZHuUuU)!^FfwqNzRaADV@mX5p3_ebW zu%wY6Yg`Rzr|^j2k!v=DF8gI$YjP@g|J7&x-0YQr8pWoO?p) z7k^jR=YpLhFqXAQ+I}Yvu|IH<%9(SdpVb@qB-IcyR#PeJ#iS~uzXleb1YH85o02&& zRq8dViQj%Kt*~P?Bf@!*TB#BUm5q%n(r#loQ`f0dwI0@~RsfB}*pi?I`$%FZ4O-c1 znQ5Z&rQz$}eN4;i54Bg|e^4f26nj;$9r8TmEOdduE}Z?4RI}M99M!E7bPn*ZPy^$0 zW%i?nmayU0fiG~QIH-j|w_oL7LszJ{^ow5+FZZ-Qj*C7QPsl3t5a_%={uf_AjqBv{ zm`QZobDdE_qiLkG~Oq14|tPKWB&a< zKk6@XNG=`kLm0F(Ej{+ta*;eP(v!Yzh&nMOAmh~&36oJWlfGXtoLiz}DEG|VtGL&8 z354|$68LmHTaDGTl*lRW_Xd2XS4c7&v9hpeM`n+DglhTb+CwFaLvUV%B`H{i?%iuB zZGUOhEP*NF1ImgKD9b)dC@M0ZG-34*HPeTcXTp?}t6*wsDwlNcq{)ae>Y9Ch&U@zGs%-BfW4!~K8z7k2U3`Y!y9x$Ncj zzs_V253;@=6(1LOmYx};Xa8NbPV7+_9s+!`P-WLJ%ib|n{mov+!yR~V6xPAigZuVj z;#JDAa;e!fbh7sH+d~r@hWoybqT3G~yI&4L@k$uAxg&7RP*tIzn*X~Xp6Tg{qH){5+YPE3xzzMQT)1~ZW3uMx= zv)Vo$qz_@ODZfteffRSi0a2XD zYa;9l?oT~>*j`~2QLG6GH)2a^)VNJQa?|Gicar7}cOQP>;)C$HpOI^dP~OX6^>gQn zIn~6R9F2IjF=HBp9+svJIy1Gd^{T|6d1I!K;E^>moG=-zvBr; z6Q9b|^6%%)z0-KNZLGN3$yrWuD<{Trb)e1zo0(X3>se- zVQybCccIIlu5b!eb~0jm^M*B;bAAtg<`_MRE0g@8^Vv(17hPe(^atdK`OgKIOc!o= zsm&i8JBb$m(nF2}i&0Jy$Zy@crC?w!eePmzi%abFITA(Sw5%h{)TX_7M$Br%6`$Y&$LEoKyVLOYbn&FsiDdrd9U07XWho&*@A03XYVcM&*G-gWw84 zMbM@@_S31K-n{)Z*&Co-V4ThD_<3hf2~X%a$bkd9U+Q|gX>_rs zsr-X_HJz_o$;B+$0$UPvmcl;EO94}aS^IF78)0@-cnsgNt-BnnUS(V4-gvMrKIy7Y zh7=y&o00vjbVeWQ?R^@eWk)lmUX0|Q#nA94#bmC;m`%{8@gX{hePx;pvgL3e2A**S zP2tN6vvaXuNz)2V7k1bdCX}vF;ISASJ7R=bhNHE9t*qnDbxcQqjP2|zZrx%JkLAm5 zY7b_#B*~WrK;>BAosfy5zvT!e55EF=pNg?C4ty0dh6-(MMV!>&fU3#S2^Y<;LCXWCx6FkTm zl2ep$dap#F+~h^!GMb801yj@)Weq*j`q*H&4{k$0*TMW(^myW$exUxK^go2DO8?=4 zZi6(k@Sw4B_ei)IuVi+SUEn6icZ7#TQ6LqO(QleZ-5Svo$ z@siREdS*Wlja(CcRCQUt;gWwXUz$p!D$}#6gQEa=qAk9|OS+T<3@JVEZe`K!9im*ijXOjCWEASERd!k9224XZHlJK##&@C)4s zK0rXBmDv3t@~V2jy)5!g%#g!tJNL*v^gIjeTVz9K#e`b!eWOb0;L?REIWx80<4tTV zXU}F=;~jhtVh$WIzgPJlpK!SNBz8nl=ue&E5D)m5x=3G^RkKP@y)LsOOSwBaVcDtk zylr6OLs%YgwL5)^zVRm+qhHay1s)(TBLiPoWYZcj*3`-&Y9DH%{2O&GEZ`771+|af z$i${~)s>5{gtFvUcVREBbu(=mw&MB-IcU9KEcl?d6Cnh*n|w}ZFebld^ZFxmd*o;l zXUbu~gHITXbi_p8M~@TMe~dsu8oGT1!moLG4)*q7VL3UhRdIhy!ERS5nj)qhbf91P zN$MA2Cl)Li4C-!ahG(uMzYt)Cj9-SXLbF&?|IQpg`;9uDVP6f7LYIL``#j4=QO{?~ zmOo%tsC-W0Ne^y)f-8suqB--u-cm17qead2mKEpDcb;NS__j>*?XOGH<^L4(s4Q=L*37j#G=?V>cJ1@#|JjqJttv+Ak zrY(yt?xd&R{tXYGFy!7-r#P1GT*TD`tdm7(eL5A>&sNv+nFP)~x6h`hLdhySl{Zs1 za&uQ7yh@sJKxu}%G^*4xdV9?q0i#Z zOlqmj_0WT)2<5ef&gDtd*HG6!7%Dv0>^psJ_{hJDF=1&?k=16j~p;Sq3#MmRH zhTpo7-I zrAO$=1|VCt7Um1WWSB<9MjoED>B#E(mVIk{6FMz#LQ{iNS9m))BpISOQyto=yc(ww zFJv%i{1}wwHJ-7XlaoVM>r-)1NkwHPFx35N_EjF+EJAbk2Iu4ec9OvR7UR)5dd!%? z!^hh!Gm*BBai!{d&t^|(C4KFuGPNd;3-SWc@KojYVHLfq%7V3Zmni8U=7nbpECW~+ z*?N|7^-Ka#DYe2FM{`hiCj4KCae>>s6^nE@YSW)Gy2QCA|Kx9lPDn}Uzv~gpQn_s; zVbFI-7sa`=F^veioR2D~H*cSr+aqo%eb8^ZyyhnbdrZ4`!7?srugs7EU^$N?_sYEw z*J_x%#7?vR^=kofg(yWqm)zorvI1DSk--6M#J69}Qevwv%`Kg4bmZ%*#hQV^C6jjdOI_(q8-Q~~`AIOiq1UTUk8|UmdoAho zLF>4u(**JF5Qe_)?y7||RRv=$VR8s`T`3xEZRrKnM@UIk`d4FyR>U^daAMfKx8Ax# zYdojoS{j<#Yx}~2C&0Ad;PN#;Jh9_*HYM&?+={T;WSSSVU3RnlXZ;0*R?`00?S7c9 zDV0zI;5aqgd_LI%xqcbp}FFhm0vTj$|KvP@ovJ^ zAnqk&;8Uq{yTx9upI{<&%`xu*?c=URY|bDM_4ZcpEI0T08PMw?Mt0H z9lXF*bx`wwIOW&SmHQ-KzNmb6!3ImyLvBas2)nYz4w}g+QdCeNISUhVx*m*`*bWZj ze7XHyE)7QCK7G=*HQ#@}LTPbniks8zvN9?f4lqoN8#$z&9@7Ot@B6-E@3{r^%?#|O zd)wOB+5d*$M7;FaU2MbigxlG>u)2*Lgb}hRzq{&y+Fl`#TYM7x_v?q*k%7VC!jzRy zre+?WU%ui}9jj`8Pzlop2)_T+Pn3EMKOiOwGpu*jYTDYi65Zr=79 zHm;25#TljVd+GJMzFwtLs%@*)8VTx1%yudjCGg)4dfXB-pdUe(F+U*ht0>AaR`-;6ITxR7F7h3YU z#DC4eUd-kO!?U>3m@AI|44y{&U^_3K<=Z0g>!HRj3bQuY0*0qpn zb}jOsnFXcc!ZSR)8h*sY#PF^Iz^u6ylj=>NE(jwy${y4^DvdT$LC#-R|0++((Govm zVna{Myz51yr3Nl`>kv{|Qr+%?D*Uug1dlk9|JGT363%&y*8CTJML|Nhx3 z`z%mu33Ql^7laC%`#Wr^|NbpMojT*C<-v)0KpZijWt?UQ?VM^it>mP7(@geF3EsHE z!WgKXNV5cErYcYRQ)j-UE;}>aJ=?@a zu(KyG3oD|*ul=?OBouNRY3jqqDXUhP#Z z%w?ch)|!9UE}7~55+bfZZXRsg-Fn3tUYBrSio2XUbnLz9R?(9=)|=&vHSKo8PNtor zkmoDdrCX z=S<(;uT@8GGIgGjZ)_t)Iban`@gqLET>IoYYVk#X-!GE*x40->JG(l=;p=a=I^ZI*S~TKX?x9BddFY z<`B*W@-IU?tNzI)xKyISOiaYto)tez=IZ5lJD%UDq3NrZJ=>3HF|Be#0NOQf&88n# zmp?y~zI14o%?bbaiWUv1|EWR$_)L9eJ-zmAJ%`~D<7sKhpW^zC zzBFX`p!V?E@6n^$AKuM&ijx*aT>_Pl^A_BMnYu~rgh>yYL>Wcaw@TFifgKFa#7lXm zoE$6`hemR+5bIsNN<}o{V~@*3^sL*T1~d2iM9A3=BRFo3Y?zWclME%LbiQD+BniOo zvGuS9)oI=tb8np#sIqZ=XV$clGbnA^4T@4@@mN0N40H#KB0qfi?CI;veqMOd;-leu zaX%4f-#(yacwe=%|2yf4VLuH&FAVFk;6Cd#EBo&ditq{J#^rOS4GfAvpAs^m&3zz> z3S&bgtO2hS6cr&V3Ic8r*iI9UU%txqt651|@dmPkP_7FmvE?T_Ck?`Sqy4;!j^DK% z&!`u`H~Q_aBgk=$Ddk7+yJ_~HYP*O!X@c#ej&g3l{Z$w*OrYNjN=Zi}35Wy2-pech z^cRXSSj>d}rTKP+EsfeA-Cy>4Hm|e>4`%R+=Gx%h3aa~VN@4c-7iFO5I7zdd(y^!L zXQaow_Ku!gPL2F9Ry_5Ut8$idKPj(jo7@Mhs{75Tevrf8@*X^JKJ&nS?(PR?9~2d& zN*8R`^%7IvesWWF0hPM@%qsmiKU0!lC#Z+@p(8!EH=10u;{E9B|qUmuU zi{Q2k3k#Hv6<5S9oeALk^Nak>96UHgMOsQcD1FOu_auuSduO?J-Da3p_3+7)0*{(z zLZD!9&1S6nb-uu%mX_g%4?m--5o}pPm03irZ(uM=vbVj}6P2!FSKjySLJyv$T;v)^ z*#ML4{qsC?rD(xYff5Ga$f;AOddo&e)DCn$x_#3QaHm+Ct8d{90RmFycsD(+e)Q6Gl?S><~Hf;D8E?2*P!|>OGQ-OWN9XfXQ9XM_3f&iK2HDBA>^76XpEbP+0*-{~@ zv8|nDhfJe6^axJZ;QItzAtl1NX7J#6!XD-K{b$cyl%=9w)XjVkN9^`7+p+Ppj`{jy z_;!Fk-aa^KoSvR@ZgpHt4BRowHVWov6%~{+F8MW6bal-#Z12ttyVFoNmeIa_kG~Il ze*TuWclK({{y4WNNt$>3`7QAMdGV&BgeP@~=Nd64bkaIn-0+3KG6hiyNAPERySD4s zoDS88j~=xF2y%@H7YHMHuF)6HJJqWU9yG`mMHpWC>6+qOQT#cW5p2vdb9 zjFH?S8`7qQhlS0_t%i)+a3^Wgx^?eRLYOHjxHR$8y=#}ZGaaAJCN8=v_UgoXi_nJh z!5wb>9uQU{_~(Gsf(5yi7X+T2p65VK_9S%FA^l#88*myFJ0d#4Oa_ShWY?@vhs7o>wHBRW23{d|UP z?`~cB2AKvPb3CymsX z^K)ybAGs$zXb^PaRz5mc!8TjC=1d`C%#@V2Lm07M>iK&NWSobW_;rjW9o1q+Nc7@^ zp5bwsu}6sy&b6F(f$Djh&!;P)S|+n+-$Bv7w~>k7S%bfXVRTOZfJdZ{8DXMkqwvNpB{Z3FZ!H_kB@(OR`PYn%}tqB zMIPZJw@r+;5!p!jzM}u@ApIe-mLED)N6re*1ZezR{O|sk%#=onl&GDR#!*I6|qXXMXt4!8iWPi$&>B< z&z2cBoF$3~K(YFudG&*wNAJU{z*#Ly!gJuBKD{SaosjuFO)g@W+t%pTQpCxhi$=y; zpwpwo62$ChS5z6R587uv<#!jeBcmVLwT2drN`1M0l76^nj+sr2;RvErF(gM0LG#MfkANxpzv{xZUUj#c-{K-sKo4AUQJk6j0`}aA`>4x z)SD)JZmd#_wOAUPoo@RUWhZyu<7YuK0htNaX$Q$Tiwp}ZD^U-JCfr*0`n3%(NwrJ& zvCgkyf88Oy4etEMFyDHu$w32}M3|OGi?nM|zFe8+-Wf=wLqxBT%HDqd{1UI6@BH1p zBYO@XKFl0iSqfIy{1b~s#A(aXAiS(UK5{Rr#)?I^I&vPr4G3FXyI4I1|22L+u89c@ zt;PdYSHX?Z&`>P2XL&9ncjtd&=bc_rl`(TLTb*)mIr!cvSitHv0e{)IZ%)gVeY1{i zZg0(&{uyj!WmML9V~QC^#xdMX2}H{PRXc2BMm~JfN9zSjfzs8PQ!^XK{&M%030o#p zr8uRpMaEsqp%acr@4cnVSa8PqaBM7e=TYd>vhC!C4*l@@wMorPh2LarRq19(4}4mU zQHqLb7}~rFTvPMDjR7ph{@LG^A$gF4XuBU+_%=Q~k%rGxQ|>Gtp6x#p%El%=yg zViy@#7;hg(?8~i={-wCh(AwGA4?F?LlEjlVw6x(1hkA2st~Kp$=yo4U^Dh{rBHClXf@lM*z5!JReF7AD(~jt=T_5pYQhO-y4o)*47Op|LMa= zHW|GyHZIP2lpn;I-yDq8pZ31Ievs1G8-0?58Zx>6yP zRg;|*qJr%PGj;(H2GKgXG$l7zZE5A)KAWYW>Mb=Cq@e01t8E(RT?&OCbh4n}`l{K! zDzRm+UM=>RP_=3O`dp_`hX{$@US2ou+{yp0mTa4CZR~hq?UsF&O-W{7nRnkNn9M!u z7zIDtP8BT(dua*^#*H0YaYy($vOdys_B_SoQ!d<_9dWGZ{kPuYK?*SQQml2SOxf2$ zxk*Z9M)l>#FHD8-Z=5`3%DsUP5`u>jcViM-hp6)R5o&SseK&7@^5n@pkFzyBS03`r z6N^hrTT&sukT>kn-N3x3N3Lb}31OIosK)wFU65@jtnEV)z#9?|+J3zb>zD?lKxl(h zlkVKPeS7qUQPiYacB;|I>DBHY-VYB~-AqikCY#*tca+U!r%&5u*s4g0ho<7~&H!=v zuwl(FUKrZgtzFwf(=!pzL!P&qbUESeTi1%&kW$@M+=N^hR9Rpk-9LH6@0`cg*LvJ~ z;Nlgrx&6w`hc!{J2S&*mw#!7Ardcbe+paV+`i~hfd{9xlYs(M+Y11x)+6#(85CMub z=3-EH2$ia_cYijAm?+rJbX~gymRMtVN!#yI_GT!R)R9-wQ(bR<(%{4TDKl?UAivi823l@*y!IO(qdws zgK|XfJ@p3sll*n$;m1GxFBy(VE|6DJq{yNOK=vWb6zG)A4x)~~3{gm^u0Nb>Xl|Zm z6Jwk*;=gfIlNMZ<6JaJhBE*3Fz}u7Pb#3ulSe9Tb6#JAcZZ3M3J#V*+Yf z{kmwWY`hnp$Nn%InZLZkqN$sh*pQvWp*4|!a~scFcN|=0;=aaw@2GL(D8c-g*AW7d zzA8&uC`D7w1VAwm9&YX0k)t;F6}hHZ$Hc|ib_{9Ci%pT8nl$@c&fMH;Zn%=9ub&_9 zwx+mPQAx>-R|4I9)OGF{LsnsZD}_8m;QP7T=SP2ZxS$vy6aelo_skPMiP*%#V-apP zSf-qCJaqVQ04YHfHVDTKilpdUX>h>DF1YlxygV#@gt?Mr^fu9B{UQe=*&^2kwzdlU zZtgTr*|%??$VPwIY=tQAclTHF+X?y z)7P(OPn|-!#(<6F_f0&c{Qk+S^X{tPw`1Er!zPAG6=kJ zN>EiP@eJDo?4pCB0L2KfbjN+kP!om1e21}{V@Y%GMhfsUSv$!!f6UD}-djhrP6336 zk%EX??U7~W?c2vdDVaZF-Kf>3Y7@qYTUQs`AhY}$&Z}~)MX{G`V)w!ArWj6^RA8aq`u2o2b=V43O?YcWcadr*b^LQtPWNQjP>{QNFT&r0t%Wy2Ni zhksdc?$S$cPIbF(*jWfN|A(`3nI;zKHF^d$6N5QH(sE>$d|_U!qxxtO*8+}<28>~X zR&8xk;v5p=SI5}j={c0f1ABGTI~?h0gv*9`$L7NJ=%IvDVc$V;$t#XPMtb_*vGU^< zTvCs*O=Xw*RPX2o!YmsWbU0WN8MV(GKKgijaZlso&^PC zHtW7?^Se9l7HtTg1>lyj!H5h}qS%<2`M|F*CN6FMcFZhdH3fna7NN*miXRdvV%Ns$^9S4WZNnqd@h!=vJ8gE!qp^fn6B{ zbjAU1J;_BQTPPMyY^1V>^2mY@2j&kTdz2Hrl1-cT1PAXYFM{S0zD&~w^y=mvDlt-` z7c{hMi%-~QlY6{x1>I@5SK@u9$IWqR^X{{l7gMeSmVBe8uI7hl&2U{LxmO`dg^nUP zxL1VfDH<&Ldm(hy*B=IHzrRqJ8rCEs)xq2wmhCxnh~3o$W0 z?L2nn6O%tP@@ptvk|?o30E>h#+?Y;-xrjUE4%9B7a4p>KGMOKUwW`0+0ZWZ25K0 zG|e324pldv$22uUi5G8p={(LT?=3p0u65&yflp$O94&vb^;Xg7r-SBS5H;MKx# zh1V)2f|I&=^G|35f})fnKq*R2Z@=-?N#0E(dvD_+!+xPZxSO%Q`uk9|{zV%`_&y+C zW!s5&>k8Q>+s-0!g3EsM$Q0$!ohNABkju);%m48I1N__O7qDp2OY+~%9+8-*#O>Je zPuu09VzUuP{gSlB#P0VJ`pV9Gb5*T1afg&h=rEb(qLI5n_Ew~+K)*@XgYk^gk-g2c zltjVams1bUBcSraCrv7#Z{_JE<a~)RBL5$@N|M~1YuB!=z}0BYN45m;FMr-JAjIU%x$bPTa&&3>RXjjAkQe*4&hOT> z%grK5@gTa|2@?da5Dhy1nCFdCl9erp@^9}hW#Y+|9Qoyw>!O}ZZ%iZj@B@S1IK^67 z$~*1bY_!hr08OFmXq-1eu>W8K# zB;lA-g4(;Gqttv?1zl@8)HO5jf)dDAi!~9&(yY^HVj?xn`$Su zk&+Yr?A5M63J}=HU{U5)D{Y+fcAQc7%7dzRJGkR~cmWVG zlQn5+d}Z{x+XOkQl`B*=NHSSR?%%`PMBA--b99W1K^C8&88V`qu8EN9FSohNP2JwpSdH1rTFl$GDfu>_ zN3+kiS&PTGF+&sP{tmHe-+m>_9>G1ayDLX=@FpZnG=eFQkr zAKG4(^pP}g`Shvre)c_3NLd*f|SEG2Xs=XVFu^+`rG1+nf&vb=O0+Slx7!Mt}6OK=rZ4)nTC$D%o<+7?PlC!MI zor!E~2aifi=y_3bLd5ktx>mW-H?DXDMH)uQw|w{C0x^}uz!dK%8I&s9;yF3474(Qc z?aL2;UhciOWZgwt@(r)Oy>~rdJ)6ZrKYo#m`Q*w{;yruzEQ~rIF=JleDM$BJ+S2N5 z-1rqJxBpOGFDjYv@V+x<%!suRjd9Peeusm_wQD9Bw&r&$IB_b6V4-tGykAE)-@uIf zk$WY82jU-+gClL<;>D>P*PCuME%+j;#^w;1o12?oo1Jj04m*;b_1R{zT;0^%*i0!A&eS@bSzu^g_Wyw&#NkePFshKZtO1?#1)x&ok3Xm2}PiB>n2|TS4|@ zcn@+EJ!&RSta)~-L_x?PCayOrSI7Y_r)l!kYjWRRtB#l{ zhu&!bZ$8YhfR*-4Nzx6@@7OUNOF0ab=TQ-#yea?4z*-?{Z`MBgzY7OXRXvfr>+4Eo z0yxgZ|BQ2l>GbWoN^`Ty5;vdM9E9N0ThE1_m?KRw#=J0(n*6Jl(z-EH;^sbV{@rFc zBEB3^O$UP)a_!fTwY4=h@lu|07c>sPFr8JiLdQAJL4DALbLYH2JY0(ggfG#jwK2*f zLsdm(G7Hn^Yi#oJ>eavhm<961?Iwi=4x@@Jh{SXLSHzsX?KRw>cvmeA9`Q1w2}8T2 zganI7%$7eqFZ#&_m5W71ZyTi#gdUpp^|9Lch~UVBknm^BxQ?F#TAZs_jo;bt414YR z$gFQzB+bXaQ5vZ680Bb8LbBd14|epTux z8V18uAEh3BhuNwT@=K^)IGca|{Gs3b_T`H}Y67}Xw^a$y=)HTTPQsYki3}fDEl?;xa(M%!`ml%ydu6G`C-$2hHBlJwBe4Cw z>&n<)IP z0VyQlaWVzd8#&TQBmUm(l{!PW zNVGpZYp%7m*NZD%KCj?hXV_-HeCs{aXNdVmw)f`j7NepOzNP4`)90pw3q+aO+1Yu6 zavn@xb zO&Wgs(diL-Y8E3TvZ~(+Vhb>SP8fkK-QjN?PRi!-CMhVSQWQch5Re>)Nzh-&q#&MC z`7K0vBn5_{62AJbaP2)kKXB!6u>Sbr!>z1}^fEuA8-qp4QhvU^crTI&7~ze={!k}+ z8hV30*NI+suy2OS%ipX?i1AO|A|du-!v8&}UZ}}c4dWEeQKRbr7UERo-9y|b>*)!` zSyy)oBVwR8u*a=~RSXmd>|N&)(_C0Wsc@^Lvt2x3Y5Mhp;sAvwkF@tZ3k$7uKf_b7 z!t?xw_i?t_N*De_`P5==OK_xu62vALMGL)gR+bsVvy8j2iCBU6HEqvS!8k^+Qit~~ zIrHxOHX<3jTTuD*6&HVXQEz#A$VCV0eI?1L`1{wdF9*=&h%dlm9flPn6EI6UTT(2t z@Vn>NFP}Yo_U8QXoQ zHTFtqXdDB)dULs}+o)X&EU4^1d_bx%kRVo`dCZ@(mZH?eEh??rok1*fbHI&%St7Kx zX3*b`df|Jsp%!@#VI{A~$ds?_Bz*^Z{dy#I0-A5AI@NjeaDud*XciriHTQ&cpT(B1 zQ{86h|54-IF<)tDP?Hkhym|A%&>T(Mq`rzyw6#?04%v3;H)BlG)^6O0jpYgmbbwNV z>n~M8p&JcW)UPwb9HsU$%OXpeWf6GF%gPi&JV9U(%`lbqULWAsWpvz(uFI8nN8U=S zc~6gOru2>xHRX+;pC8bY$OcRj5XU;VnqUFM$Tyh572B_O&U55lk4WmmhGde&DIDKvgIWG*Gq z%j|c;kt0W#ZLmLQ*|O2+C0rhxu8Z$mHF>_bo)wS#|Z_FL9J&R4T{|Ee9YlPof{ zF;0CQ7F9vGUxXAOE}iC=bO`45zd09y8bG<85qy`lzD9N;TG9Cjmi*z@DeU9jB@)8CD`C zVuaAH0+{__W-qZ%&PKusR{j6jd+&cP|2BU3-PE8Vgo;AQ%E(?NgbLYY?@%(55h+nd zS&^Ai*;~lY%pTblEhBlCqRenVPoL|4eD7cG|KRI~>+!fg72fCh8prWm$7a#pB-3kb zrt%ahSE&>(VCN!}00rCoJhRj0<}3;q(76o{SK_Q8Quh#MvM7cd!Bvy1RZcfRX%mmc z-PVQ%1+FNrs21XgrN%vZHE85jST}ueKBZzz;1zv^{rwDEQ`@8lf4SG~QzpUmbeBx8 zgn}Csj!e=`d}tJ9XdU0Ow_V+;5rBt_rHg22$et0#`R&moHZ@urny~Fu`}N1&?zrZK z8a}kN0Iq=KJR)Kp1rWGJ8ijPN49vVhwTu{j1@_49&U-weHzFT;h@)5)R+mHjTU_h< zV>_ur#$D<$E@wZ%b+i{_q=_^cki}})0z+zSqXIBS0Nj$4kofK@p%H3L|F7UD<^X*_ zh2Y}s47`Lhh~>a6@LPYmQ(pw1UkT5N=&?P)7NgMEe0W&*@wu}S&os9R9CIce`eJtQ z-0EF#{_QWj3oqo>N=q^2LXsjZT!fplBa(XCW{6F|?S?CN*SxU<^(s}s!`fX1HgddlXY4F*=;ODxa4DeCLiiwE{IcSI(1htA*zl-Q+ z$Z$im+0oI_u}7&)?xVUc`|_-xQQGIl8%zpFLw8IvSSDNnMu_l66ofiFwbSPdI!()%d{< zP-^&dYU-@Yp=Mf!`~!%^r3;>n2{#K*G@Ib5YybO=@pQz)dJleS@!`Ngw!RpNCSc9{jri&v30MC+n`m?GXACei2XvhdoZSMIQ-Q8kEkWdy;m>UFxk}(9du31{qVX63)qh z{^ z2yGl73!u8ISP8fYu%972LoW^JMIW~cz@=|=2BZFR)N~NstkVW*djjR<3YfU~K-%Qx zg$+w?B^fib$tdXNPySs(`3sBnag37^5{i_npP0qn1vB#~h^{yKN-IwQNo{!6qIV$l zjs4r_%HW;>5rN(Vcj1B)9akts)S0hd4T6W_!4bCqEE{z}2e2n z2ln_~3S9s+8PSobmV+B`fvnU2)IVUvkcoN79q~?@T2@d>FI%VQnC__N!w1u-fpF)B zS%pm`t8?ZUS0Xxv$iOKtD~q7tvpu<6Nk1tu(FoGU%F0UA1ksU^77I~;K(LftmuOj! zXSMB*TxG@%;9_oGx+al`CIebd$`7N*D--&Lh4ECS};Dwrsq0_wE@4 z&BVuF#8f1Z)aTfN{NbhPD7*~@kCT{qNLegd(k)y?8vhagOkb7;Ph2ECbUhT2WwH^M z6n3$5M93*Plm1qF9g0}P@lb}R^zRrouSU8SCIrDq34c=wz=~K%TFFB~)cGu}>`(d7 z0YM4_Zr%UQS83qJSRK7T!(T_2l#~<}3VB$4>-gE5xmltkm&Yrt;{}U}j39b?JYpP6 z#E2P``g4?=U;U-F=i9^ z4AAPo3mY4s)O(n1MlO}L*|GqaTDD$3PDp>P5wr%{?SX#-_z49ijY7Ds4=mV$+C%T(mzS1y3tw?{gr4Z^ zZQ%fMO(3r*P|Z&}Q%>e6Oelu$zm=fWLfd?Y?a%3X6Hy0tC8ldGF02%f9zN_k8ZD9d z6H-=a1rf-Ipfyw*;CY^N61dTRtYl)I0VX`4_Qo~!0D@l0S6JxeEplK z{6g2iih@?r8$kp)2zpm9zle^cC8?MaVm5kvmvq-~u9C3^PCZaa=;D|EExH6HgE}iI zxsKQqm|al+tC>r%eK#B2kjQ0oAZ3Q7RO|8M$H0&eNV)R|Uc@vY8<-=K%s7tE$eQQB z!urG_7N-0i_UgdIXb1zP37wFD^%G;-Z~x&pF)=ZScM4nC2bSd=dvIXjB0M`B=i^>t z${cVK1Tq>uRkuCC_|`NNYFo{ebK7_B#MHr&^@L2uz=z?~O;{8}%>LffGrjaCJ3Gem zyKTA;ee;()vc0+V)vNz{FvzTc#N&2`2Mh!)mI(9#_*Xy^!v+tEKcbCs#>6b(yo8w>JGNU2{l7_8_s29)&&~b27HaBx9(w-@!+Bv4g zq5+^5d9#xDP?e*vfEG_V@|vKM9Z8sxYS~@lot*6Pr3N!*2R%L;u_iHpru@P};Pbff zple*jX-6EAjDI}60rdebLcs+QU0=%i1Gt9)*e|`Yv9u%-0HBkE4+TWD5Mhz#0JgW8ky!sIc#6=eQweD%wPpMd}yu zL~%HwU!aY>Q}q$#k#Vs@Y;LZjtu5!I1|_M8dL@TL7z9)Jw?3?1$ajE_Z=tTpD=dWc zX$@u{L?qh3%}y}l)U{Gd*_|HGI;r*Wce29UqC}KUyvd^Hp1)!E#-ifPRvCGC*|bAd zjjY+UZE~8AI*|i?iTfn-M<;B zEkDmLI+sdeHQ-=Cd%{jZh);jKzYY!yg*cmoyo7|dZVuHU`s9lZIOaga@6%WMv+Cz+ z+Q6^fa#eLHDIh8;fkKF`?wgdAJKrL6LF$pD&iVQIX-v=}I!u#l)r}Yb6#GG@92^=t z@!K7T=6cy|le>Ef@Tuod_s2oUt;Vf6{Ir*vqJ* ztXv97B$StE>f~9{E2JCjHu%fsbb_o5t7#H;6D(p75pYNbaWAiwoiVdX@1Gl z5Ndh)G@dr_R2x_9l6Pfln39Pj#8Op*MtQ|i`UB1kSI2&_ZY8~*Tc=rQ0d=DJ!D^^RfGYr0#d{r+Y9e93q%OyfceF_Il|mJ-r$g!gAq_qX0vbUXfZr5fI3l2i#=)2yb)6Bv6M%=l@~tS( z$>ehy{2AAeS_5pbD=I^&pTe^sY@;WnRLK>$FHjx~8EiB-T7g1wDcjHd`V|9DG@O$} zCu}a=V!H37M2z-*wL5Hl=;n(I&WnnPLYW2z213Vy>+ZM8Bh(x5Pq4|Re;Q&!^=|BnyEdx%@V>CgiO%OkY^RxhQWLR65 zyPj;AoKvu=(;oXWxyDgB+q^_%eB&!D3|2RA<1n~qo_4h}qbndA-;^y%M;R6!& z2^|TFfH!YA`1!jA26S1%36osI88v5I zry6^qld0^zXOJf%Oa8XxXt09Dt%oXO$dtg;D(8ugLoYONErOHB4-$7AsX*lbsfWfE z#oO$~zqUR#E^pr zL|Hj-T@{T3giRKLX=6Z>qk=Q_la+@v?S}&1t3&z%N&;#;==1jP*VWLNLFWQv1l|kU zKz!Ct$bk3^i~OgVfkSOu?;0fxjf@EO3<$@kF*`|=;qrJBY4}{NZsAJLyKPbNS0UR4 zH&R697663k6`^F~0PU=COmUt+*&*ePNTo1SatsVwiF zl1VyF9f+SXxe1V-vJQ&C(ae*ghgqGMW7B)V)0H^d?p}O71W(8zL=8C34J&(7ndFA98|`S z;0REF9tUFiXJ{y@TqYhE^4ZY%0REw};;u$_dGdVfz!c zO=BV#%u5*Tz^(yE!}9J`$iQZZ6=Oh(x;dv8ob~ ziE%DcNu*Hd!7&M1_IyMW=ldpal%T=uH*Eh2a7dyf?sX`w%l2<16+@03E={4$6{V3* zB*?={eiIcqcvG3A>Cw?%I2$n68#v{oQOAf6+|<-8rLxe1Da!3`ysgd_!oq)2FkXo* zI6=?o6tjgA9qnH(g$KJ{qNT~#J6E+MKyqGSCMIKyTdvjyV%QfNVD2NnXc7#aEkwue z?hBAmj6uzA(1C*w^N3tg@1d<_3-swLa=>}MMRC!B_iy(?|o__N>LUQ-+n)Z|! zJyoWEEJ`I%UIStwP{_#I8V44IwI#)b9dTSx&>2)2?nMxQp0tDzij(H;-hDG`eG3(~ z0h6X7>JJ|KCv(>E@LuFT@;qs$MNLTR>n7i?H@0L@m!`?H5dM%rdCN0rsSg4ug53_^ z4RRuYPG4ph0dyg+U=Y`~oZM{?MruLfdu;5F`QX~7Tt8o|5V4C}H3G%mj}NIEPHHEg z7I9@rgjSZ5lkk#*LdZ2Nl@lpf53(9N>!JY+Svnb z(A`}B@$MRU3g~*AuU>t^$pujW^wvba3?y$#zaH{UoN!3h_U?r2yp1L6CuF!Mc}IW# zB-Fr|D+KNPsdO!!d1um-psx2@BCOxDodcMMjD~7N5WsVmsl|n{)P{zj+l4?IVtb#3 zeeFo_38Un$7u(uSi~dSBRw#0nNW^xZU4&2>2>|B#dM`B4JbkOixclYgBdImku%E#mcrBod#w-LqXgU<)bh(kC4 zD&zO)+rg3%xM^8+B;_gUOA6pU{`WSbw+j!@tp5b^T7fL#;HL8JDza zP^9ttHmITIv)IgdA|g?c4MNTgmjeC)Dt$;~&<01aiCH%7!DTWtPg@u86WgM2-3F$D z`U-QWSg8XsWGUg{LzI=7UJ4}jKqXFqPq4rdUI}bwoR>$mji8hPD4c}oa?~QqcX@)6 zak3`5D{S0zkJa~5!jQ(F!;4ic9(to|cou+tMp0zp`Qa}E3SIy#0t^l_Aeb=$5qAdE zN7p0{9b?O?oj@Hlwhq*2@r5g$ux_J&s=n}FBCzj?nhn11piO}u7gr}DwbY2;#Sd6K z*soO(qso7R4yDO`*unLHkBjX$4|UkvNms~|0VG1vnc9Qm8ac<<_RLc5T~N;P(23gh zqSfE^5olWR?sX(`2S7Z4Ig4m*Fck}KJH`h9+Q1O7M-F3#F2oP6e_H-K+JPAPAY~6R z`F2IFHM)Ou=uI<<27~tv<~zT3(kc$URyqZjE+{m`VVs1lIiM=oBrkBQ6V%$B&Q_!^S>;7I69^4~&+m>~P}P6)hq73WPvk5fTmf z*Cp!e(lCW!kM-b}!jdH>IASN@S_D{-*{3uAmh_q$xAC)Xbs8(MTKFqyE+7wpvLnLz zMW3DWju1Vb6i(P8xA`w9&}0QZFk_%gLpg^VDOnf)66x80JpmEyWmQbm%D_)S(+7uA z__PMDY^w#lYEp(KI%ULi5aEqTBu_v&kBT4C2-xm{c}tp+T=X*OsT3~LLWhLO3Eb3y zc$G_dOy%X}J^K7?H%#gC<+jr49V*XcWPp19kF4@Pq}(zyC!wwHgpL9f3huu@a8|dx zfW36f`swn00uKoE4EBO7##LeD68I@Eq@Z9N5?V>P_Ux{E%u8WYv%m?L% z^#+Bvtl-B5m+y5jmurw6ycYBTpy6_e5{YEJ&S5)16zu@!2_*=0qR70t24oPV6>)UG zc!7fpq*JSU>_AsWHx#jCnWWAMNE4P97q#=2G*Wv&vIDWwwv5QY?m!1{ zv1ZTq#T2yQ@S?IAH5s&`RwI!z^E#5a@f@@K_sVolx&q~gljz|?u$k~VT#U>^qmI&> zcUvNaGibu#_1C^Zwei*y6c%)M-)8uqV~6Oku!Wt3@&|>nZ5v^;F!lS-7C`&}QhZ}B zaaI5CE9N$VTL1Soc!H?9{`-2J@<076@qb0Ah?V`{SKcM!O!@E2_x%5KD#ZW&j{*Mg z4@`UhzdvyOy#4PF{_l_YzYmI73IBIRVI%(k?u+f2Uf5#lU!hCEwbi|rrJ4Fbiz~bF zZ?8IzK2&U@Yaqd4X34lNO)5@@stH+EtEmV!Oii^B&Uu3z@7svM1JDZWREGJc2n>8_ zdmbC-=Kd5$*ZN{$3P{%i6bE1~aG)e7v!rW%N1p?&DAEhT#0)h}Pob26gaOu7)C?W1 zt+T)=W@iB!7=tRnJ;S~H9d{6VV>rF9@?*X!#%UL9Cv4c50?kB#=-tomTDc%MQ|iV- zn809$b|y4+u`WyKA5gYCE+wIL$F;qCaSdW+6pnR%&GP|PQ&|mAnf2xvNlN%a-t{OV z!kl&baGEFJH$on`(g}SSZi(vArg(A&Uf zfG+}|ID&=;ACL%+_%RGQBE0Zm@c>7u7=;@0$vS=6>_w<-A@9jr_=iD9!07WAT-Vhm zKhTPi$>>x5J9@dRGG;t6h!-sYgCFD^$R|~>GR&D3P?5CRv-3S?0slG0a!YX>5S&6xph<;Y4$PA&-wE z$1Dv`PIsi%XXUSM$62IcRD6lV-3H0}>a6fxc%1>^?B~(Dy7cD~5X9dKaTd7k$x&J( z99MrV$LiJCKz;gLos-MagQVU{XrsppQGG$d+{$YqQoNUw(OsDGdD*xN*SL-?{e)j?W;-(r1ell zoveobf~c2OjE<0c+0)LGNG{NKA@I%?3u26yK}lIT7RYVbk<(nu^G3tEd$0E50sVke%M8*km%az4jno_@I3F3tj~wr;%Fhl5)<3$9grl2 zS-#?_LMmF&NQMjxZ%D;k#Y1Iyz;m&bcM}oiQx}HZN#WokTl*HxEP``yTcP20$Aw9ncv!;0NqjarHJb^ zs6eEK9iXFgL&XC`T<;_LOUO70VK91$jK#4%Bs&V!46k|MyCKxS&ZGAlgbqr$rlA*w zyhz88HeNLqS*2~*wXI$-M8u&Ihi`z(LOVg>ChG74Q?8Bxc54~CHgKnden?=+cTh&3 z4|C^jtBT^3bFuI(f4d3IffIh;zE@0XiZ}_F1ugH>N!Hl1QGKy)6wj)yC1BnO9!SIy+Xv-7LJYiIAgFZ86SW{1OTT! z;Q53RZ6o?GDEFFzT;7dihXU-zSfj41mgtzGt%{=`8S=qYiZ&+YTI%r2OZ&bu=%0fJ z>toe${RR})cpF76MO+u*g#l+t`Rt$iv%ix)6Zp`Oiu6_PA*F@CDtF&Vq6ePTj}Iuu zOt6bMBZ*Nx$fm{a#EOEs1x?H4!MvKQ@hQ( zrE8?0fCC8M8e&Dukri3EeE= z?Zv-qEs}C0L9pPQ6Z-@De#ZNaSBX5rv9hHpcyW93D1(yI0Av|dM6vbSB24KA(iwbw zs%R%(4u#6w$D*x(>I;GXO|nG>Kad5x|G8{lNyxwT(4@eYNKMO{~<1%l1b{-?fvG6cp~!L z+NFRxfu0E0Wfv74s1JuO0B=#`!xWue4uT`T8*e1_TJ{az+)1*#1L(kMtNtCi&oF(2 z{5YhkuKw%uU1sMi&GqnI7?oT9y#^OAbgaHYFam6c3FR?ppnJc!+Jm`R zmcu9J9bg-GZG_z9Tw5SVps+=y7qW_;$Af-Aga z#qDl_ z)$zk!0lN;BK^`&psxN+nZbfLhMtaDD2iBAY(-%N|xAevO7jB4-J@f%F3iOrNF38$e z;b!JnBz|{Z?pxny@QqX?(I&W3?pNaQz^dDw87&s)*KcjOMh5J80YJD=~v zsf2t27ad7LUBq$-$I!=)H1aOwfuamiQrh;l3G2uR9p#N9nV^LMf)Zei81o7;HM8Fz z$uZcrdE@6b!RTOJ&E6`T&7@+=q~j#h7W@W7*%G(`K6*?X60$*x*l`H{+vwqUr5)-D zyNvV)@-9XMj+^0TYmvGROGb$7Cruil$lE)ZjOljn-fgp{Tw&<_0lq;*8Bm>p{-iOK zxpURxFKV{-r0B{mPoY7CAE90R(QgiKXbB2!)Mk&bNO-~10_K?V4DK+L#ac#Fx43jP zGzw6D5jD`<$vnFEYf3MZ0gWIO{LNKMoLM1iXYG~Go(0KoO(|mA^$Ac>p6RqdSaB#^ z3f?5G8_=wFK2o}X$9BNt&c91$NYn`VO(r`WaCp0hAYz|?zu%CZFf&zo8ouVVV?aTB1-22??lMv z5-JNkbr}#1>brM1tH5}q%oJM|t%S;RLoSanN&bV)n2>|l$Nkj+H9NTmN^oc)TG`=> zu?E;R^pyzabEt*mPnM|1l{V^O_gkMCLY(*hRz9tCq{LGIu9$OgxPBUwQW=SspZ_SF z&;mg8YFEEjTuP`;d{lZWViAa6?N50b=zx)hB4k4^?)j=@2PG5WVYm{a!#hP!;FY%KW}IeO-MNWgZ$X@Ejg9 zK^o}2i*9~mXg!zL zZbU74_y{ZDZq zE+UIZIgTG*<}VDV{gX~D29RlEw~u~vA@ zLcJKX_>+5<0klwE)A6r&H!55}e`I;14x1*P`6`9)z}dfZVHBi`7~H@LA7JC%MwBJG zBOdV6mak}{*3BwX?YQF)#w6OFy2JY(4o8b@1z0bkDe#eoEVoVkI(}ZrK0KcDvMsB; zgqv;r-20c8G#di}s0z+UhAi4P^wwAx<=Ra0> z2#Nb2y6|^qMsW58=YCj5S1Uh!;T-`r_#4-Fe2>6DO^q24O?*@#>CZSm2PX`Q7j@0d zj!6C#f|XBD4GI`UotNb&Hc_HfQH>QmDlI+yPg@|_{o425BVR#)^3&-<6=YE1?u4pr z%khnV`EjQpHO1tjQo|fkjda}{qivTzv*v&Q=tpjQh7pg>(pE0~&K!Y+VUxuLu|8!B z2J5OQjPvk>ke}{cgAefUCG;zkn=qAUP{0IoF&w=k_S%hncLKz?jUfoUlD&9IyJF{& zWt-%{%QqR?hvP&YRb|murNevNlQ@7#lb0ABov8XIM(3$I56WnSnbenVyk!a>5X2(1 zHx=nq!~`v z7Rl{42KA_ikx>{{V0|9Ba-=3sT9;8i+-_85V>wu#zp zK1Aqx!d?A6#Hxlq-6r>bavGjH^h9s}OhOHWD2cC9iJGuL<8alm+Q8%XhQT6Vwg(}a z1c-(~fMCQ1c~kmfz_NAvN{AO{+3 zqjlbzM}+ZOZ~Xuv#)T1G-}^$oeW*gwZ}hy;lJeF5!5r8(!-Qkb?2I$+WW5oND~vYX z(B8Y0R-JUf!Rvz{y+F~FSh26GI247X0tyX0P%eyB>R3_ai48!irDfl)mN`d?4onIR zAw_3qW=YJZlZ<^(SQ<-ZyZKa>JVwI`DhbA6y2JEopi({)G_5S_)!qU9uZ|@|h zLDd;QD?fN&iHPd!U~N6{I-+$9EhO3h0u7Oai>Sq(ofq@X{kM4CT3lKxXtm=y=G$D7B#Yg}mwFnxA~Eb#;N5mS z06g-U4pz90_HJ-{pT46YD|8vf53m5rGZ13nl}_How5P~K;kuEcuv^0<+#TSed;aKe zw(wH9b+QW-xr^$F^H0^$5iP)OLB0!(aPqTf=S3Tc3BC9)f43fb(Dv~04d=Rm8$63*z;LRg(Dj`%g?nI#U0)mL5rl>*D5|%@YU)W0gbk|{I zA$o*~M{OVpdIvdch@UBu?vWc9x6<%1Qd^ss$0?)Gv-fALJTBYV-tepYgP~64-Q81w!u-} zwv9v=`>&T3yGJUiB=B! z>4KX>kc9vlDQ@|fP|i@W#$@{dm5-33m}o-AJ=}MB)7ytUC@9G*6o~MkV%5<|e`q9L zD-(RHa*G)l#n`@!A5(>r*2tvS*9@2+@4jyEr zq}Jh%T*F9L==7t#NzW)QA3Z|*Du5Ndqv3E74s}V;+Sxj-i)jcAMfw2hMMCt5tr(xS zueqs-9)=4Wnk+ah&>UM(GKpP1$sQS7-2uid-kYP7f$Q`*PM;?P1P}7#wvl(<3fE2v>xTBx&8 z<9v7^y{Wvcw9K&D#~ZnOWGB?Mb=4m#0T8`x4;b}8?BnF7t z%g1@v&=~E5MVkdI0om8yDuyz(zX}4y4Y8Qh4oS*dr>DO|D2sz}XLQpCJ{n$0+ewiyO3YSBO>5 zBNVbz#vO;w`0=Ppqx3*U1AuM(bK028D`#N9_;mrL0cr<^_q#gf&sa)l-U(}ma1tFW z)Pqk;9{>9DM=M=xTy}m(hUs>*Ysdzv^@262@boYAm4%;5+!L9{GY00^-EM2n*r`eg2-G0GOWg7zy15B;hRL5k4 z>>gA#FXlJ%^RltQ2+taD`6%|jBY8I$Zp(reA=u|3GcrFYYt{15xhjbCYe^0|8m?{( zW~f_???O?VeQkTk`5vD4(nMryh=;qBacp*1D-88Ft&WTF@pTOTM#E25>cM(sxa%|$ z2KeF4;LC)Y4M5ui#MO?#jpOtMSkV1L4jsA0*k`Ey$bZ#oX!q_lQ;l2(neOsf#;%uh zUn*gs8RosG!>}QX{e0ZRMY|Zxs9?UzR|KRDKZ9KrOo50EXKZpBTJ*foiE}T(lZ3`j zp-N<5{zI&6CV0&SI{ZPcL(|+=uZ>DwY^N?3DD)>j6a7^1(Emea|*jsHm_KaMl1r()Sjqzvx)m zQ1u6-_x(eiv5!lg$5du>ZU2(`@i!VD9J0^46{p0;HLV(Fo$+)-7Ba+9DZ4zrhARXm zFr#F6GAAq?md(^1)tm?$!~a6iZZYi*ME407aYaXs!KI$y!HiR`_=`5tiB{D^8N?F< z1W})y&NFEE;Y7!k6hL0WZc^o3^@9QCzrgBu`E@+p=G7!-Jtz`}6A; zzms`v^*cm`;;lxm#HrKtfz(m#-JE3^y%zZ22dkm#S6XQo$e=^lUsjGOQ{(ABMZ0Q>Z356awd z2X2ANY7Ip;QL2{xLzM?KN`JD?JR@*J7M@@1;GWaD1K7In>Vx3{@!2;49{}q3!cGJ( zXD^pcLM)|KeMw!BA1~+ShP1aB|j5&9#z^$5x?4}lda?OGfMSBFUpAaikf%? zM=ZO}wrUOKOVxhgz|%2IiM%w^@kz2PeNghhm6h`}L4x%5<^|wv=4uksZ)3=yW~}ao z%s#TBBX<8MsRcl*31W&fWiY-2c%k2#k3 z<{-w6Zlj_aGb|N{Q8<8-p#ZI1kfRB7_dDkPfwc$>)WmkFHy2punT`A_wn;ClUXS;= zc5gjNCstMrM}Ei_z4oEVheF{!g9>|5zGvKF|4B0SMl%W_7Q`;(yEqg-!so|rd^TOH zfZ}}b^O)B|3~~8CDz)>x&e6ZWr=Hq_QzuBEDb~4G{Bd-&+w_R^TsVxI zy6GnvFRI0Y#)}cK06+D{#}@nuMBf614Z=1(Ntk%w-)03Xj&Jwd%!s@a@8_IBv%7~K z5N0~-|E|C)I6p_v0X1lX$ruodJPI`VpFe$iP5%LqZ>%ngW}0%*iu}1BXpM!uu42x{ zxM=bG+}vZd5EeLpT}FHv_AxMAs_FPsoNgdPeR)Eh`Su0@W_g8Gu01(|oJ*J=^WR)fjgq{KGLPV0ujSST5Hr4T zn)7>yAX7qKezTY1;XPN`F9}{%w9fRghw?>)AazwCk=pf!o{81cNCwQ z?KW_etnnyef7Hqw)AABJ??xq{SEz@F&VbVr0z!TjYU~0v4wUlkKbf3Sea(f#15Cb5 zZlg4Xnpb13y1Z4N?loemP*{De^b%cu3Na(5Y(yIEtviOzZWOm4mNOLKLb_ijCoef% z6qxcv&WlAoy1767K`-&c&>RYFC7R=r{Wl?-BRfVwkRw>t&Pka2Z!G@+I}5N3wARzf zv*1b+1z>&{3@M|>&(;+S~!3*pob5vUUJ{)<7f!s(Lt=@0k?w2%B-QSX|J%Uns=n}g%md37O& z4$?tf%@<3Zk5)e0s7@n{>&0c4g(Lgf3%wv9+ZHpG@j8e6h(3Ix3~JRKz})guu<>DK zaT(!-o8li{bb_}AS8aRyeQDbvH*$i#1%)RULKBS1_D<|(L>#C9ksf2gAW8sDwI@3= z1l(lgaHojh9I~>IKM0MLeVINFN201Is6V1!WsZZ?E$Qa!C5Hj2V*IKF6vWsq=WN_8 z;*c|rNi=LEZ=>vOF@|Ou^pe04bpriCu zhHmZ%G>8~5NaPCPmd!hB+a4YfG1Gt15k-Dl#iiHbMm=+u_bYkv=;fc zbU~_snMOZ9*WFEMpEPkHZ}m?QyO|U`ZfVm=6Pq)7xj20f)j~eS z^4}?&8o?3wuT*oNz!?nr5k(YYh%LHYN%nZ}fC08!32CaKp+n0q?kA&KDRu0-Pou%GA~KlCb|1wZLMF3z}bY^=9Px zLZ%(89Ob*8QZcuedz1=0$935>rzrQ0^dW-+*CY?BAi*g6e(FBMbUEo|-Ah z;|BT1_#n@5BNhUJu{!8a9O6g%f9Lg&-Zo+y8XC@sFss|V4--i+NO~@CoG0Gst?emF zE7a|cOz3R<@}+z4o9ULjdwNFCr-Ub`0sYX@cy^F+neW}dIc;*SG$eYjU!U9=-HrU1 zIa6ebOw=H0h@g+C&LAAz6Dj=`iDXRER%=v3ix}d49cuA-X$TAG9jRQdR;ghmf~9Kc z<;IlF!bW{J+1|bL3Nun`xzeJOjyyq3qr`Ax6akQ{qAdXpOT++TLAVrT65e+N>3~;> zkGxj~fFAnM#!tjPrhK55AQnDMl0gD1YTHJUyTa#L!t?f>#o#{(_&906jMaA_-dBBmUA|~^lDI;K_=6%DEb~k0zgs$m6IVwdcUvS zpUrC7X^J^VZC6K8;DlWE!|&7Xu8c^f^Ap0*vLJmx;HM2bbE-{xxPPrjEiu?eP_mXf zB!nMuq>w#B+X?J&_->=8wz9Lb`U%vI>}@_6ooFQ!d#v}=o;|<7dubd03Cj3aF5K!i z&83Mb#IK$4fbjA216avRHQ*-W`L=*vAU8ILT#Xt5kWd3B|1)C)jnJ+K)(F-D|7BQc|y zBPnL#lTneKcB~2Feb_n@ig29Vjk#ZFwG25Eff|l**ggQxN~Fx78cYa`g|L8dyaPGl z`ueuWZ}H|_S_lT%W*maH!L$^C1^`rYE|xr)?FLE)UaA!IepK1kj`AYJ5$;SePeKSS zS9(baJnxd%oAZLgT>L~_7*+E_OJTt>J45UCASCv$AKp1gXYOgwmML&9h_n)z{X~?5 z_4Ng{cVSQ1*&)b0!TU0Ho;o3_ly2?N=~Hv>Rrnt1Hu@CM?xm-Hg*o(aCllFB2^3&2h~_wj z-MyUr@X%*LiiE!5HItaQRvzefB5hpZqUHPLGq9HygW`%yT3eSP>x< z*|OXd^$5xMD4J5s#RqLbT4@{8c|(6?QJ|XnLAgcfzz0FCIip)3op#6RKY^fq=#W3pPUSshGVi`& zH&nf~yME_cXcJ7!uTL8+y7ZRal5u*5`0IoOUXcvoNWF8Drh?(VyJu@t+)alb9_Fc#P{Uk!BT z9bu(_xawvDZkpj`-H&UgBhN`Knhl%gB<~hdCpLg4<1UfjNb!W(y_pz+N z+I&o45UYN}Q?6+xDp$67Os*NgKQDRcH!v5OIyK#gLQ6`**gSq z<45rED$`JWronoBER4|)vjYYQg}@P^=`pKGgX}-#VC2FTo5u{80b_$7FD6!Cim32! ziPb9Vx7~aG)^JB=@aaLbAY0j+P zJ@i_z(B~JPV@SDv@DzoI)CkO^cy6kz;#kl)FuJ*)dt(X%bUs4EbZ6G{PlRd(i1A&f z+9{ETxN=xFz&nJx4&LocVzmpYi!id6OY{w%7u-utjpUPyij8Bq-xMhFR1?H%uFP1K z`Gg6+l^*WvD*}?4qPDpwV}`YRE1>0)C`fSKwV=KgOxC4Q5O}xI0K7>$U{qqBr-hWb zcf%ij0WieaXf**zie2S*oA(;y<# zg|`ukvt7tqafje&sJdR0W^8hjzzEzdX1KaCw7DCH4ICV@kVreQ)r0K2H?}l6Scn+E zap-j%P;J1Z^gq1NQn%f_jCfvomhjK*HlR*bRDuwwZhuV>gm&`PcvNT2381<#WV`Tlzjxpg%A#^x^TQE1dHxFpD3p7mL1f$Ne}8L zI;rzP$xzhr4E9{bnk3rx&rPTcz+*{ENpS|5e{@HNNglRp%ETz8DLjWPzS^gV)7+jo z%`;g37QY0x29=2-^K0}^IybCuyX;eR`@xT@b(fpFfS8y&DuigG6`WJ}Xx8&z*DxcC ze&|t@SzC+%V5|uTPh$2k)BvH3!Wjhv#3S73X}ZC;bnfS{BvAg2Z`!CT!Bp$;5}(tc z*rAzTz~SPR6jZ#06rfvqjHAQ{y+6S5r|fi@W)L^~tfNd~LIT0I(1)xi9@#v+L}cN> zjt&vSHd8`@^`&5!8?PFQMAT-3XCU$|ZcEHVM@Wxkz1xYM+U(pT_ne)tUx!&Ka=An04nb3cu8?A~c+A?I znMgj}A#&`vCg^sCqt1BKFqs;C(;W%WBx5S?S6;reJjad+d^pm5`|ra`P(A}jHVY-@ zprm9bAuYd!iD!CF8^Vc~PZ~3b*#yhd=02ogA&DCZu-&Os;P_Ey?y%%&&8NvpaoeuL z9qGH6q?*3%==}Pd{alRtxJude=?D$RRrtGKFlq+2y@HHA-E~U0GqkhfaC`X+mDSZe)d+zIq-GM z#oy67e?CX|m9Q+M#}nAvo|T<>Sdki=#1;cXs z#Sf%bdIZ6sgwJzv!8ZH|sR&kXJHUgiq>e#xCXt^sto12?IV3su=FAZ>&80NsH z#7zvvgcDjAP-Q>SXya@qMi@J{YuXd##raAK@sFDQJ52vywPpdJ+#MY^##(3_nYVKW zVSVhiVPLme(uS6aJH}ST^_zN!^wIkbQCU|&Su}duu6un|6EothPWE|SUK=El=!jVJ zmM23qhArgr zp8yyl22EDbg=73-jK?rW^JFLsnBLrrBrHUJwu_fwFO#{dp?1Z6_Q;+J+TcTyq0S&F z$7#}lE+<|1ilJCQ1KURg3fty>+yUFx{fxrv27F&3y!+1+W?$eX^nTFqAaLfy%?N`O zu64MmX;t;fs}av=50sPQYXOCS?V!kjb>+Q5 zToPA#ZQLB3ZwI(-FcQqJR4&=HaL{bX+56L`*Y>-B1##9PjFJ%xiRmW9nKzezi0<@M z(hY$2F^^(DuYqO9bUF4KTlNh?99m>&0Bu}faJbvcYg0On0(8Ao$fi&%lgF~q(1`e~ z1QmK4rHtT4J?rty`lhhj67*jv(J$Z*6L#wd!`Q@Rh?!mDm-YfpMSGSNC%fh>^4i+w zy%Q)-FiWPPopHk47*N!<1ztqQ!Mt129S>x#B5ITzKZ-s?@TWAaAs|id#v^2wzOl}I z0@MbKMpDQIURC%3Eki>gAodhGovBN7I~`tOvs6~uKg19rBK|SpKlXF{4Fwe?x-f(7rVev64Q4x^tWnp zJq;_ptJn8Of0OUK4TO?y3`9agIiv8Ux0ayEX+Op!X!`i9UZQi84t`2Rk3k|N0Eo8^ z){NMkI1g+wFz16`aaoj@j?w-4{Tni;`;!(t_F~%O`qqt4fsHbRAI}`v{T3fseEK0a zG_>;eWV#Zh>yYI|0Ji~?0e!$PB6{K_E<)6wQa4vCSnNfZZHo7nUulZLcg)}UbH~n| zfDvP&qO`{+Ayi@#wxd}Vc6D(PT00PuXwZz&2LIdjD+St%PDkz2=Ig!SLy<^{w(&Jo*qhqO|49uAL!bXabeGh2?am?xq zNx~7{Q7_Q3R0EAm>{^Nt^p(4?MXW-nLBb=#KM^Nocl0~=+llyZYwS!87u3- zFK8_T)+{I7^apT5p$Kir2^UAPjh8Ck!^|1<4&G_p6)I=XGJHifS%#AzwI*!ayLVcEP(uWJ{x%s*^n z1bO5!FQN7rqzVbS1SA+eIl{utzt9U!QEX=loyQ*)#H(>fwIFtW88g-Ov4Id>IZ+D5 z2rQ!#NJ3hEir!A}{o4Ugq5|4EeF_{mA2FpMo>s^o01hGAC1^t#M$A?~2}eu&7uwTZ zj3+ScFmyH#W_fO$pFgai8l0Lt6~_SK+QuSS0w^K(L61ZAE%B^ON)Li*|k3yaH; zsr~|zFesivoU(P6QJ-T_dR@Ka#(pS?U4(ip&VO|zpjPK5d*? zdC!`^a;IeJmZFfr55!EUIPvWk)1@e%qU@>2)+4CLguGR(tyAvarSNJ;W;Rgu#tu|w zv4M}e5poLQC0-d$Sdn6VNxw&rbW0zni-X5(eHEn6Nz@&)e*lnTw>srScTOOHYz&QR zz?;mz?|43W*LOb;uPAmNs_-Zb+@B3o_E;iDmd3wYf$W)Zh~xXB_V>PFY&?PxTB`;_tyL z_e-h6*Bzxpc0mYU5QCQ!+9d0!vt5MTvvGgH#=%G21D*8%|M+(i)n#mFaN%i|p~rm( z$-kyx%y0Ct^tjpL^7Fd#g@*{&L{b~jgts_)(Zuw%UEBD2ikSM$-x74Q*J>vvV z;7xj9tpV&e=6su+gsLeQ^eZt_3?7?7GlXMA6`3>%Vq9aq-a1bEyDfoNYuj7blyew^ z3b6o7ZYYfHmEj*Njs@+2cI|_FH_8hT!}q04c0w-tXeu`DD?!7Xe8W9F-We7XW6Q%D zn1;(7HxBZq=;`RJ%eHIb?OO@zdnCz0Ll9{G0uq+0ihYnjLgHs#`w%nsun)o5oO>gK zo&-nHIm4-<9i}+d2=R#cY$^Q(qfBI}Cm1zm)ei2=>9Z5pER#V;JtZS)q4on!OTb-i zJJQ)_-LQe*a$$g75to=w>5f|@x>N!>g%ZAP;4*}*);aq~#-iVl5Ap$NjnCZL=Ae5$ zDDHe`@71TsSi!{x_th^fEr`x$V{i{bOZQ4}ps5BA1BZJfQ&H9io!E)EA<`5|s*s-< zQ3IsbE<*fz+!d*f9VrgPNbd^N*amL8Ls)qPMfPOT|JwKgLCbBDZ=S=nD(nP=UhU^gUgWtT zmuug?$j6Vbkm+#_L6#ibB<3}Yx^7)<jo%3C}WBm%^Q^aI{}jU9Rul)v@_ zs(xGBw1%l;kI>FJ`y7H2x6_tO4Ra0AJrCeHwtp}Rhq}%L<3mzYIV>trryvA`{MxW| zqaKX{zTFC1f7~R6?hIH-O#vO^uvXn~614`ug z7{Vy+gEALry1~2wJ9On&fFmdDM&bRSFjl&E8$_Yxs=Jf~eP`3EMRKPic%~0vuQR;1 z(-G4lKq0g*?qhDpXfj-%X!de$_va;qY{?@;j@BhK`!G?$-CfL!u%42=6jVbejw}o+{||F- z9+vakw*6lgLgp!%$3l~4^Bhu%=7ESNB~zt@Xq7CVK*K@%u4FV4#N;48NS5%x=$H@etBndKlQa`6#0z0|FZT5-D>cCSQPt`CBxKNA=3%gF)`w z2V)zmNmRGFFD`7rMoCTT$Cj;fiIMc@fnQs0TKKZld+S%!xm2XD1ld9f* z@vUu9%TJ#iaRPfa^T-IaxA| zQ)rrd28GjAU6obOF9`~zf_gRo$z?)ku&cZm){>n?R=lGVm=~aINI3@+1U`4$h6Jqj30h? zGR5oUj|ax0Y15|do^%@dr(MZ$Espom^BEjR*O3hKwT{{p;bO`RPP@aO ze2TY}OR~$h?iueppu+Zj$HwFt%KlyO=14B*Ct#NRZku#FKc2l>v6{g_>V2kK{r!ox z)vkZ9?aLUF`2nJ_hMic^1E=Wi;!`~T_L7K()V0ezo*=%cZxo)chXW!xF7;a*qY$lu zM;-Q=pLlj|?cpCuh{2nFHz1M$3YQMjxc>O@x14X!H3o56IKtZ$KJJo)B?%&K!wCY< z@J;;rMJ+-I&X2h`^#{ENX~VTJ+xlb^u1i`5Lx!U!Q=HttHuL^8glIcPGC)36s`!^_ zh|8Al;h~{F@oU~OlIJcYPSwSHszsUq{ zx^Bjdt9+NP^Mr#GzbF5)itj_SH=Ea?zutXf3wGmGAFc`?ls~YcWX3&gTy9&r;J467 zx4=690uKAU-#CROC)3fI{P^^0c2gj54Z}nfl40rAvr(`(^TXNeI8_7!;%29SvK8%J zLTWd4M^hslkHKt)ID^gOO~9&v?8Cz2rEChgxg;)kARY`ruR;GTo}hK)p8tHNL1p+I4Ckg=9UhqQ1P@9u<1cRozR zbU<=KEKd8*MVMaVOa5nfQt3u`bCjrz>-xt0bHBQk=m!pSF8}!5Bahz$BjHupev@$C zgcLw&Zgy76ch`yLZ?;VB;SR8eY^plbMC?z^*9rR<+sp@Im%PiAZQELDl3TuiH?{AD zNsr+7J2dQyAMYsJrcBS`GN zPvU4k>EvTom-{(%O&Bp^gcw*rgK7*2OJVmYz0J{Acf`hTn&n2tHpx4WZ|T1DqUXJ| z#>x9`3+)@eitQisPJN^Qq6n5G%aN`=A)6RAdh~sy7|-E^n}8#MOkt{*4qSj#Fe$@g zA*NzHXV`_l_iHV@~BU+*J7T&ve%X9l8 zceCf4Ri{qPAv~}v?I$kg@&K-mxdl9uxVM7;Dp`t86o3Bj8H=8ER%25VTR*7d5&;jb7z?!E>)6n*~Pm=f3luza?av<@Ok zar9$?fr}Scmu6Ic;3FHk=|$DX-2rd?$vDpf847IE&l|KKTtPFGIxycAwKW+Iw)~E0^Et_r){x|;h_h;G|qwb&=Rn6Z^<4ayH83{2?pcZ+p z=U7`XeE79b-?=8jp1^Mo$NJK=Khfv-o+T=$>*Z!lEKNQA7-kF0W2chEISH`5@KPJo z2Z6@`RofY0L$dwV%wCcZfPRPa8R0(czO|YK&=he%<;KL`)0dm`Rficb&Y0y!C)9fta2GI-opQyzUlYUHc9lP-s>BG-2rxxRlt^h381;Q!A}` zeD5EgxGl?;S$e8-wrAhHTbXF=Tvy~ab=4C}tg=_vDXcip(eBN3xLsOnDl3t}IbLJ! zwZ!*dW1`X_P~GU62ye0=6%-(E&90jCo(w!h z-CmbR(B4AKY*^%XX!^D_*RqeTKc-GO392Gn6z?|mfAss{ua^AlG?qLSwZAtrqo9S$ zvR3wd=6q3|7J(dKC1X4sl#eFkg7;TPjeS?xlOVhsLaf3M9r~R+a4lcLdP>{Tg%WcE zgWc^-qP9-OXOUI5`IARG{jx=6#TXzi?j^mXObk1_B=UdmlH|-yDy4~&mowt$8^3{J z1RWR$Bw#su9ewtawdm$7oxc2fJI|JFtE?DjGoG3-6zw&2El$5$R@InzaA9EL=?>X< zdjfYK+2pMlC5?bt;v$6U-SW=nrwyI#sidW4cC={9mhbEM{kct&99T@^2)?b#mm4v{ zZ|X*fieGY{FyaAZUN8v5LJAG5%eU6IhiN_>+@bK$)Pj{49m_<9kSGbZI7dl}%#PLN zihW*nWuKvIGRf&mByw~6cMlkO8O_`+iYmHvq3V~>uEjGN%T z3-pB8@amFq2q%TxG#$`fOlgAO$Sql=F=K4&Jgns1i_7y5ehH6>`N<+>5hap=f!pi5 zFiqw*6rABJNo@ahmvix_>d5#eOgW!X+0bg-od%0&oMoD@yVx@A>*FKz&-?`iwTeqF zZA>>zvfKBqrerkh3Hc*2PK_U5Oovna?602$S~wU70`W^|28PJEEynFUZ9b>lA<;dM z0VYkFq@KHB(lhuP3ziiAg_lg-wJ+v9GyF}cLU#uX?Bw#7T+_5RG9zDguCd@_n*ZlA zZ=|=wk9m2QNfRarIB9T@nkHBjZCUzl7`BS5PVI{qGhnMJWwd;ZZZ~^-M@@Kq|Nckj z4qzR-KT|;*EF1BOmqD@i$2@|01|})d=a<;pzTDMUvFr`mK~ban#1e()w{22P5ld)D zUHS2LV6HCfBn8}XI9&Khv`J;vYi_|_aWs6*{ypMa&p{fo#q96@zZo{1! zC|uqjO{TGpojRsRM|$(yhHdQJy}Xr60E zG+4jQek=SP{wdB6`+EaBF|(Jfnedu@VW7(>{d0p!wd1#0drF1>x4}bjPx)Y7QK9duwIiv$LUW{5y=2;9G5S}RqA;dfKAAaz)VwRRx|v>cci5No1+kOP za1M80qevU5xOelH%1)cpNV|?p_hw%HNa5vpXiYaz4g#y1lyL3*Ql+oqWcyDdjR(7a zHh+G5?i%6?pQgJ0o2@-BY8vkD4A=y`9qsMR$59p2Bhg<$u?qBZlgwmYSp2vReQSZ0~c zrXFxA3_{r8O+@?h^($-zx_Ic!bWPK2ullmr0IROB0uEyA^liUsnL&QRWcWpN0DK0q z0%)g1C3$eyyLIh)^7|u4mou9{a2P%T0PsslerF8(#MG3vDP`$zCV#wSg7hwEbVQy# zeO}%ArswX0G&Qzqn3MfYS=RLp86qm78`o%DNbT#^J$#rlBza|c$Igs%z#OA!?3-VWC)NtAh zndZmzo0I`!S2gww*Q$`Dn5SAUzc2@j+K+_BS+o8^en0LYOAiBHXxZ;yUI`W&^?1ejTS;ST z!EBU1MlWEZOmnvT1gLDJdp(8+{YRspkKP*ktCK3p$^DpUGv3_9yeayJhnT?L=>5kr zU={l#-t+=ERdjdzk8?o3fcRt>xuM>hs9bU9D_g9o{=KCIK1@_hNK{nb#?pdkqcm1r2h4(<38Soqu;2Ti;Dj)&Q>YIkR{d7MWy~j6cg76KMb%i;$wh5j5mo8-1Mc>Of;mhhtsJkMr7omW z5@P7OJ!AXRe?ui41UVzBmJVsr9?_vnY!#H0>R2R1{j7W-FMmV4fxIXRS#e?iI}k|h z-M<@wO|7l1e}@_OnUk25M7@8|=(po_g7R6by8v889^nsj_M<>6g{EGq(X&BYE zvD+W3V{(ihr6kNmb5;AavdN>+jAFwK6W8K6x8k^|0(?6YIUNG zxwCT(@Zp4m?pVM#VUGa_CU3Y586ndhuK&F&E3nQZ$D%YZ$T8>A==~`+uD0s_5o*6D z8!H`p#cvklU5giKa_n9W2r!$X7jK;M9OEqY%ySK!eu1TubxYL0E-DKjw`|QpI(ld4 zy0XLVpIsZ(tJB4x{b&BNj2T!Km3_h{%1JmGZT&!WxKnEw3Awr!}93vWQ3gIjg7q{d)bJwODA-o)zJn55ya0;I^W7J^4DvhyPL z2Bes}xGIRLS4b(Z8)(V7&IqF;gq4up_Vw4utqofd_K*9rOJ5#!?^Rbj#ZxQFVZ!8V z)A5MB^!1&`1%6oCZTO6N-ajLjZOt1}LF5)>qEuCF&OUz~XU=Z-*NvALLdI_?&{|0M zQ+8yw-D1V!vPOSwU3TQK zVg&7vLio1#B|HcO?V9fd3j3LFyl}IgL>=Km}~! zw^LZHz7=r-IQT(o0P@D&jac+Iz@Q-MS55JPwHFf`Nj0AdO~_MKO;b~I(xhfyLe`pZ zitJBSEW~ZyDMfzr(c6RSW+coyg8NTh++6SVXUC`qzjNB1o}g^kwRGc@=U@|a_YM+W zTJCJ>3{;5S<`^*=Vbrzx_s{IW+|`_*R~4ZTtV!{*%I9cO!8BLZ0T>iN;-rPK(KWt2Sc9Yw^mT4eZa* zV1Go!?IA-c+9_1alLV8VtiniefQIAlTgpF3?g~a5<~;xwYrNGh+Elxwza@0oIup_l zrB?nH6e`L`m+p!v*PF)h3=%r=zh zEi{i^jNKm>wflR!OvmWSLQXR};T|P)G3K)2>>A&RE zm=E3amfpQF3xQx@?}EEm*{+Hgn0&Q`Fi+flcdW43*fMS2iT%|0NA9{GJ$khK!;OxA zEb+Bw3FuOSuOeNM&E+joQ-6z@amk%r03c+Fbze?!pdiNh`TRstUha?Jv17-Ms!nHE zip=q_-{-zGC_Y(qBu9%>rTA`Z4K0oWn04*1elx~Qjg8wEl*~W=b;?ws+&}!*+=-K; z!`Q{8+Sec7SlX8U{(OJ5`I4%tm914Iv zYM^DG2WggwnPbBI-nnss)9UMLP3@u%*6lwWsBKv%WeIi?vph~cg7oV;V2>l?pO~RN zfj2NG^G$!Wd57?^_3VC`I&`kyfFusAAaXdKBC^Nj|LKZm81=bz>dw(IE)Y**7ALHS z0{>qk+_mKy0Y0CYTgi@OWiGTOK3V)2&+fx^#qT!zn+AEe+6daD)63SrJ;NEaaLh5@ zkkYe_Qoim?D+7Zr)#o}K#P1XeNBX>p%i7HbR#!AneOcFjjd1W{P_ZiY*~Ja%FIMLM zWjQH!@8CNcGFMmZ!?z`Uaj8ikc1`wy_b02Fxm6Xd*7{So5+Cpd!6tZ9cGERk`AVjf zE!eZ-WnI^A9M9B zvZo{Zd&lRM8i?O3-Ll)8h%PKlBUKx!p52F^&Zw|yZ!ut2_w)_4Ka9&Xe;y3dmDaw> zM}=_>RKPCKauD%l8)nTAqLWctT4C<{3JGWG7qUAA%xbF9AzGBz*v0Hgguw`P$L_&h z$s&dK9e6d*gR}P=PBjm&QF|hV@6%v4hI@Ba`W9G<3Psw zn|lQisjilt?rTGg*3r2MSXuVaz8yQQIaq)nfyIRcNxF_!_Ke8OELsnBXvLM^G4n0! z23!S&8TfS2)q(=W2@@jKHa68+H3@^;p>_#i3%Q;@?QOSTp^sodXoFV|+h8D5r!gOG znhgO>tX9BzBFbca_|UD54=t*!?=vaFHLhTTG`T17y2^Hev@pphNu5-G$bPYV((}|zKqLja*$T?az()W|TI<6nE?C_KR~=S6s861JP_3~4>Q{9i9x~>4vmr#! z8W9|7b=y;pKoM^akn`uD- zm4$x-pV&dF2GuJLtnl<9jhp~$a65w50l zaRPxY=$CLa#St;W?ac5uU4Ew9y+6jdSu9BUdQgmi{yj$8I!ZEvkZT?VCU1k-MDy!Q zC^nfLP#sq<{rlMZ9la15+fVW}laDeG-pRyDWV>Gl$W~vWHeF+kkYB#8ti1WW!#&L- zi^MW1&#^1cytx~q@vO8$w$L)t;o(lv+GA<;0%NnnjN9P4g@gO{pEY~7FyCt}yZG_^ zm{Y$#x6Y1mOthSN>-lDjK8tskt@tPx7#KZpPxRXbr=IuOGq<{rKEd>G3P( z8Kniq`P%FX>((5u^L_83Mn~#~F=1C3m~)(^ zlXQl_>dFe^C{*bTVD+7~&kLcfSQ5Q(H3KlxRQmH3#lS0pTi+!79Z6>jdmvCctnFN? z_$b^b>qBU){@K30^7#hMv18}=sqAHXdT6MMbLc&Btdf zG?y>S7A~RnlJGh!nJ%`S{2l=C5goU{YB}~x6Zo7evX&pWE1y}BjvUwn-D>FB9tS;Wy3{qybzm=b4N!D|bl=j$ zBlcJg9GIqEO_EOCK8UTsvi)q;|JJ+~Zfa>+CaeS#^}<+A$w?Rcz5x=JWjYF`7^iE& z-ld(~+9(BVpC@hlwr#%Mqi(iQXOA55BVMh2l9jjpyd{Bv)?5DK6PkK`Q+0^J&a<+N z6ZPPt7~kuQ%=VP^8NC6?KzRqAJue(#ea1!Z!UfnD{591o!Ka4e&5-$Jmr;if9h|?o z6-`=JGvz3azwQmc44qDC*wWZub4c!2uUpcT1M*jmv$v|MsTpO(mt_6w5XL6oR^}@vRzG-Z z#T(D1TQz0yT%y-eESUcp#=hdvnXg`^ogFf)qtGvqJoz5H`jxH+70!(+xN~QJ(;Dk7 z^A5IADmOy%6#XEyK?wzeqH@HlqWD|guFL_io*)qWHtj^EzQ6qq^~qqo*Rb zrGDGoIdkSGE&I{Z(jE41@=Tg|lM4r*1A8f*(Ku=f7N#SYJ>C-GLxiK3ac}1ksW4^) z?td)=FD|}htSkO;O`!qFmR~av0r9&r8W{o606J2&3>>;MPYEP%mv)MX^zU%!4iWO@W$@N{?YEms*Hd&Yi$<8_(0`@2d~ zekQN|qy(ABBsXDiZ0s|L1kAcV3celDP!!_4EYd&VB=^`deZ?(q1dinMG}|jFDH)U+ zrWhycocIfGP~{JW+ix21hWKkMU>et7XMoB_R#aAbkC-W$)_jzrqT=S@IFDbpKu&Wq z@7sf8@+q!hhRc&m+z*oe zDjz7+85G?oGcr7G8`K!*HqZaaB!W+V z$Y)zZ@4gRDKZa>qfN#EAgxHlx)b$(Iu0w|)1=5LC)!oTOA#*hzcQ1_6s0K3c+ip3( zK@h;-y`zqgP+r`GvBsG3BU&^M*m%3_cQ(;#BT4Ip+)#37w3c`<43|?&-_RiP-W4|| z^R1ZnGT%w2r{G)LJFRs%aI8M$UgOdW9?nLRf->i2<*Bi?&+Yk_y%L)rd9CeRab?@G ztnRVHI&$dLoNQ$xqN4hGYKh^00em)mstJPe+Sb$9n#31Crh7kGC8J-o8P@)=_PX* zAgO6E+4zWKbxyNv(8GL=xp{cju`x5b=EA#V`Qd5)1%1B;c{CeSsO8rgGVA|fM(vW_IwEFs#^E5WPofEx} z+MgS6$?M~x^kF+WEtWZ)^d@)lC&r$8grwDIKJwH~SFXSdP-~)0 zPyItxnnf*}7;wyIqp*db;m1Am8(bk=9%?|6DYyFE3bS8)h~SU+(L=9M1J?z|{w>#a zT}QvPRgYB~eLDHAqtGjn8S=IbmJ!a&k*XW*(S2``YFTu5dqp+~c?u;w7gELSxM}c+ zISQu9pHOy2q_`POL4KV67Ig9TgL^HI-8WP49~j_g{p2c|EgkigxaRx{HpFt%kEAnsrCaSK zS2qdz;4sZK6_yuFYk^OxfHjWC5-=7{`yq_WVVVEJ(F7ht1q&MZKbBQY@;bu|zb2ap zseb%42Uo9iV(*LXWC&g~b6iTv4+->YhMQ37-yQ10g(1!6NR8-c0Hz>4pm6m>zw%orN zy5;^3f1W}|zfZ6a^*bMpkB0$~k`cg@TL7iWdKv(yk>-(E0n)`ToH>QbEH)Z2(XEo$ zknoR=$t<^q4^J(uC(y?*XFXB#89rqRZYHkSTkn@Cj8vO_FZ2MSuo}O7?&XPvJxm*p7M6H|D6dxr!AWJAUwi z@Pf?>vu$*W;nu@|;5_Po7+9ZbNTN&+Hz-yF8^EJi^7gcl$Kc!l&xjXgU*| z>)Ory4xbVx`q7W6)LHtSkuf$KbzA{{BV}@{?SCDKj(!g)P0E$4-`Fah7UhNMkm89 zs$b76mRn_}p&k7F`*(jggO&Mlcnj%%tmTHV+VR+>{hw&FGkQjiyYkaG8wRgVP2&8= z!{4TzITMzt@cUo4V)86P-W?IL{}R+|Jr=B6Z)m|3ABS@9s0_veMNFI9unyet9J1nH4JCOC8(!@crl?FM#U*pSbZOaq)P9*TfeO%&Ga2r2-p-3n< zfpQ`q#)D@}^!m(IjE)bvmzz8H$AASgg9a&eE$`^3N~+{Y<{fgwXsO)8kjcANS*(Z2 zl$kw%6o6YAV>8w~n^ZIQ?Af#65f8oeh^b5|#%{I&13mMlW8;TT50Kzd_6PL#7hB4H z+TZ`hk?8uoe^BHU?~FQ0#>5E|Xe6$0cZ5h1_aJpxM=AiLlETwhek(K&&%JdkW$4^n zyZX-gwRhln!ylm-+~sxK$U|&4WE^(3q5r{?h{7q%^BLpXOxM;n_Z;D}h6GkS4uN;U z2;cUSJL9c8+k(83bKkdAzJ34xA~hYrL-p^{i2eIjp}Ep$l(cfHj&YFF$ z>#6rSPGN`Kh_nRi1f9TM`9sG+hhrGuVDk*;Cx`p+D;WHmH?0XQ2klSe@o>tc%<;zFeWKS}TdsQY{# zf|y{#bJTG^8P4du@ys6i5#wI);ov1x-=Qf{ELEaD&o7@Z^BEdQKrm2PNo6=~)$!Bi zbvGAEB_2Bl+rMg>QPnE>e>$~MiZwh(qAXwD($ez2^I|6l2P@CKq=<+JBMWJXZ+qM) zC6xoaN~NKPgMH#~V0nMqK1Ygu=^Re*tQQK(Ve}$rY_I+0oc+bA1|;V|3)ed}S!b2_ z*{eupAnXVbzRxCPtmGt5p}H&W9TTkbeB-+jLmgBf)f!+2d@E5J-bmA1Ba z{8Z`2o^u@aL&va%!TrE(yHJKL`IpZMR-TdZk3qnx0y3llHLE`r`GH0N6@*x-8pb}0 zl(o=h|6F-rOCkhKJL8QNH8CR{2v2Mbzd%iWZOI+KVVbKR)lmr1^Qa#0%;b%6+F;h2 z0C@RT9CPNlfrpu|yawSGn|Oh6^q=OwZryiM^@686RhL0UdJB3wxBZeSQ>NfPdWG8Z z>uAN4&p^sClQ!fhC(ok|{{8iE>ypb`%C~p&fJ%n!h>}G^+vV-cm#XYHqc;$XYsw7o zC5`iC zDsM9c8Tvu>?|+v+dgRGGhTtnG7NBotO~q*9;XU!@k8+=+ZkJG+;wJx`e^2V3I5aX* z^s#R*t1FTnloSHD$tt?;J_#(dH?}4%`|7)*eBj|7rFlS&Ns%{InK z#G1gpdkd}HB11z*x#+yufhwo6&A?d0h!=JM?C*gu!H8ss4EfEcXYu>Y9=l|eYw7!{ zt1Y+~h~wODr?-(v|h(&=D1*+{)<+RICf9}_MCyntZ8_<0zzJhXVA1_JyUf)~H{B-=+PTID2Ah|n@{kpV;@_6Y+Ei&KLJ z54JgOIu@r{(CrTG+Lf|cCC17yz*0v?hri!FqV9PPV$Clpk@${ZvUJoY{;g!clTcbyy1BHPWV<;W zHNPY6x30Qyuu+3vk9J43dq7gk5Ct^nIv*wlG?4JG3pv!lAXP$V^5VKEACz6$AM?Ym zt>miasP*8I66wB1j_0ToK(H47su3*4Y`4VZ2ag_|1@e)R9Rxr4Uxh>;1&qmihGB|T zNB!(lc<=7rL2PEL@3f>G@nN!KXMKU%{$b)SO7;MiF%1b1mywl?+`m6=OFRr8z$fjs z&y}WXLI4Qb(_JEY^Y8bT4r3~**BQ$u=%=3vE&5Ito&5GkM_-@@;gX%?Gi}mju>@-Y z!iUI9By-b>YCL{SWuvP^63)}U!r&!;2#!N*OOu2DxEAd*OuC3~l&fnUkpM2c!s08G zDjakE=ef5V+elRZ)rl-ByP2EI{BpXQTG3rk*VU`xb>2sUWMywEkwos6V=g3_vD}1{ z>32mYb5D49OwR?_AnOlJ%dT(Gl|2NA3$@f$%f_RRik;DYVho6uoZCgKnoZoER*T z&WwzVqzhipc}K!1rATw}t@hz6id8W2GiR!vu95hf{~=jPq_2SR5{;SXPllHwqBhbh zTDlFBa36IlZ*^vWA>1vlQS=M{_L3R9|2+3k@>G0%+FdIwRJqatInnYzLs0(iIA^6* z;$_2MI`;2F|9|7Zl~;fJ^P#T4gcr_*p4h5nb0I4zNPpVi4iew%H(6L-^-WeHS$hHd z2%c%wx_Ezoe-_X~p#A*%7QLkX+Ezy&HJqaR%gBUZOyIgwniib?yb{V)wP$@r)Ytof zR1r#6>O*gj>^KXcoWBVKip$FlVF+Q(%Oy$+^%m&JfT_>PN;e~1O)|!BzpkpAAPT)6L?Ci z0rQT7gpN~waS~-OqPL;iu9l2k?tbJc2ElUpkCN41vFync?!y&Q6hSCBY=jl11@fY- z5jpsRZl83G}u<2)lImfv7lb`pu{T5^zqgRBUhwai3hY|53FD4LTC$_#I z(dJ+9L1Sf+Y8I~O;r`ewAhmIb4ch0zEIV-9@4wf zy;SX8T6L5J$xB*KqGdPAgMK-^+Pwm@A*X$9Y#fZ{qTb9o_X6lDq>g7;BlDBq1uZ3% zu&|!*+4{43I`lqa_n@`ai?zkWmAiE9%Gy-zBWJ)_80-`bfr=fKH#40~sNb1|BnfXT z@Dt_9zg6*mfAXB$@53+P0N&MMGPkIs=vTooC>0>KnQqQj6W5h1xA5*2-HtbBe z0v}+>=8=38%41L`oNHh>k3N^Qs1tx% zl?b45Zw zdazlCPFOeWN(aB6gyd|(NRaWksvz(TFW6D?G2cO}gh_(kx`EoR82btWkiompL^G;nJx9n!>L9Fftjp&c+#S zQb95zAB4K?RM6CH;JD?U9eZ&r$mS`RLP+Z6+~5ThdcsH-?;+0S`6j%Q=~+??ip4CF z9S=NF>&;mYq8UJX(WEonywYKWSZ;<*=KiUrWPiF+n@bzjIA8oQVyzI_I`ls0)i{1Hyh+i(!t!-^nhn~^7g~`vx$&>R{z?$L z&9t>2c+$m){$84fhR2cH)lkJ3Xnx#e#}qCfm|LYvUaZirMD8PS&o~OJ<+JWSKF6gk zKX8;8simcbR!&n>tXW`gS$uBu6S^zD)}h;P=KX#`8vvF<_3>r%u5sUHn1{J1djth47;%x3;Gm?67BVn!kwC`6zWH#+W6pYg-F=_17EJP(N zT?(k@p78(@t2k-wEcW2@+us-DDGZQNhwD_aiU|&o(Yr#?MTE)>xVUT4fS8a%tI4pX zi~{f9HSm>-{&cHB5mAv)j>LT$gRLtAN_#s?3U`5IKkwejTS;F27&1zl(7PZ1{@E&w z;GJJFIYqYNQ`MWQRN+~!%EXD@WO`{Q7HG%=!I-|Qt;LjyB4TrZAf&%7j8#;A!4mNH z{#V{suV1)e0Z?eKzQ3vG`@#aeg?eGBPi97^G*hWG3U&Dl)#8GsO<-u{d)<+{Ow|z) z9%QU^biX%U6goLVZDPvM1`f*o*vX?6Tq$masQ1t+C#Q4teDvS#^M?qaiF(#0?KaOb zj%yHqoyPa@MEBg6*$NC@_1~9pmtkp%L}4c z^|y7uhYI{!W^aFuxzR85%y~@-1kuo<(RlrFD4 z%GYcRZ1nMLL8ZprMp$-jk3FQAI(<%dyCaoWdU{-DdU~+qREuu5dC&g=1w3A7~xs^KAr4nY&|>of0!X^OB!WF>Lx;&X+1Z5KT{IS2U<>cUt?Yf|cJygFxxb zkqe5`jM$q_l}rS(PqX3~@wN;+wkaKyC^Gc$TsR*}0Fp^9<%Fapg3CxCgW7HA4GO?| zq1XUsb&*w#;|@@Un(L9@YJfSYf>c{)F}siGCh`5*1h%5rI!kOAtdwFkRbp4M z_^r&74vmj=+VM;T4LJFYW3%c@JD9tIjdG{Lee?)SI(>zb>*9i%c|J3H z&|;!tS|Iz1x!RlsVdIu9HJ#^K1V^|?ui<2WV26W}GDzIjXY7ap*<|PIW5pD@VFfs^Y15d4ty`a6*id`hRoIEJCNMdORB~dX z7fow?@AqKT?xq8r`h&VeJDxB*AwMad(5WzPUY4y@vwrYNo`1Xwf50j2GX>Kb=aRY2 zy?eGh0xT}Ia2r2@De$Og@kR+8K3?bjX;n-Y;*SFRDy&7nVScOEEXj=FqZT-g?C8fQ zYnBo2MWlO#GL*Ix6%`9?e{nlcGr8lhCF_vc!kYJH{NgtERWOaD$RV)zJ??OSjB{zS zpvpbeT+GSkw*^XLLdiC%Hg@yA^UrzPJEb2wndjSK1~LH-0p(6?Z0y&~O07xM1RxuN zSwuHpdU(T+FAgWms&KIc73HBQ`>U-A&yQNy=y{rcitlajYge$W25hc?Q^ zZa+g)7i%wl@D6v98zZM+I`Nm@q*0Bd2jD?aiu$3v%QyOZ_46ldnF#xA*&@I2kkYd- z<5Ak$;7jR9&@)VOB$5ZhY1ntxI~w8;8P+1tsH!1hb77uyDt3PuudKY9VF{m8?R%iw zIU0$*vTCoH|0ujqN=QJqGWzhg-`Uame28!v;k{n_PsD1Vmtx&~O1IssZ$H`Ml>!N@z*QfHzr);uNlH`ou6%0-srFJ)sj;-ug}j6)4x(dDqz{&k*@|odJe$B{W-d> znRErj9u^syeEBwoBhC5&#U7Hle+#sGyzzwIp-d_OZBpI}7VbrUzRR=^?|aM0kliyM zJXqwfh5D1+0j6N;7jE*A66Xi=AeYx^rqk8z(xXfmchSyfYl>z1YhFCU zsflQM!#4kPuHc;~o>=wa!w1w4aqG-!cNoqnDc~wR6s^0P7c){S7Xm@Qu*H+`&GQbU_fB+iIXR9`+Te4 zHc{|DJx3d}GT5})I*q%{7Ip*cY4&$|_>bLl8Lh1Is~7yP`imc@!T)RurTXDr>z2HF zT2}V6T4@!D#6w2!^&xiC&|sNiX!0Z!FanYJH4#gcF19~7tRvH75ikViGD%KB!R7VM zKmvD$(+05nkt1g>^P+Sbru_$>W4e*o%I#hNHXoXFj;hl-hA({3M1pyw8%yj^yP+sVx&P zV=1N;fnw)vef^;poq(k9{89BF0fg=YzpQY>ZlZ7&{<3PZ+fw{P8=ziQIt$qceeUMBRN z*+abcavf7T!4`5G6Vt?hm>6gxrQ)vuD^i>^$=XAcCKDzxyvg7XYan=0Toixd+`%)O z745_2e~ZVBFp9~qvzSQb1FER}WJw((651?N!=ndgU)YMzU3l%+5jCAV&+4%qiWc>s z(E0PsKtSPmW?gRQ0$x7F||Ii4CKe#>GkG3aG7F259Pqr~!5x6xPgAF+|F=!gAt#Xm zV?rZ9$C|a{zG@YV#{6_-nN`4D0nsmCHVXBU4`HdSRi8}Y>wh$q*7b?M&xE?6wWQ$A(P)on* z_GflN1v(n$Nq6lU=CkwOp{Y+_X7jR}!(XW5L=@Na$KeZ9p^DDs8C4w77v9x_wZbTM zqQk=E6jB!*xlZwrc;H9^QTvKVjj^+^#5O;@R9P94o6p?2JCf6wSG#=aN(4v&a+Eqz zrImWgjadH$`IWi{S&?4q%zRM_oO&OU9R53qY+%Os=G zKpPy`6QcU@SRLEmEY;Fzz*n<7Z&YkzkFUKlz2@iG08Pu{c9u}yjH4=J{}#oRJffeH$Ou}d-wT}UYU z1*>6B09dP|SzKarxt<&7ALkbr;oa$bm?3Q@+DPlKcR&jFi?+47IA`&Gk8!hn{!ks+ zV!Ttjv3*)X6|Lfdw@Lll3A!vymH1ghjZjhbZfVq+KhzOooN*Nqh1LX@{g*;;?Q zp2gv?#jr}1Q!TGo(;k>s0Kt8%g#$G&j_Dd`+mR(-xqIZtzI{pRkINP&P)YcE6z79# z&&fVTdgH6iF**ZPhcV@Rhk0C1lZly1|2Q8=!_r&%V&YLFo7sOy_qRleBbq?Y34SZA z9xK&6xPSix?mn*!5Mct|ugSyZMvXGS1MKl*3+*PCnG|(>!a&P&Z{E~hg`vsP27QJ= zigy;WA#KF&&*Za4OF1N1F#|yG9x{LK{=E3CLQ0L#jsC?ZBy_N{sOMn0smm zNY}I4^w)Hr3{tPNUzQxC%MfMm}#XwaNt1^eAhl-vV21|2@+C} z>gFcb*%r1Jp#JGTuE;aI9&)OUYf*f_WoKW?Y=FRCeR&C%)+P->V>`}bdcB95yoy+8YvZ8Tok+85Qo|#A1x{0KC#ChN@;k;XX9T9m&Yv_WY=M4LgPLl4}aZz^K z7y*(eMrG0mf(ae@7z$ilb14kmB`W4!2V)K&^eJ7^UX%Jcfx*IGrXDSpJ6z5;ETvQm zm~X~$Tg^rEaEKY!k&!W%eG(Nt4F>%^>9hCHq1&h@fWrlK?d%z|_*Y;bW{pm6D z)T28p>+6@EUOM%tA%Xq=C#gP?I3v(ovygb^gS0BsxBmQ2oDt|3`3v;;=(tzSga<0N z6KiYp1^6zEZ?Xp*+>c$IS|oO?KPN!J|;V#%b%L z?$+jXHGqYSj+>^`ZF6k3MBFY2$0W#tWA&HUz4DuNA&aw8a7_CIs0L>c7pQ8Srz#EO zuzAZS{IqaS5!0NY_Hy;lsEJaVwO{~#B>yc7DR%HB_jK#jDbEH+4PlwxYKca_Js=rCi@$gg9RjXIvG0u#_MAN@gmM^1_?xN(O7nWqP_V^ zzs>8@-}f79$awGGe#0mo07QbM#Xh)!Ge9R36oMAs#@FocDXgq31PjK280bl9?G%X$~mRCWK8vd;c-2}`58PWrtx}Q);R%?HN4UE)rU~WJDYOG zmewr_9|w(OoHAFvPZ&&~e>EWk2YSMyJmxVw2k>?0qt8~mJo+xLUsjCmi?iowtzdcQ zMZz6*^rz71XoY(x64iZ0<56@{b@h!7{>Si9>D~M2F-I6?S!qn<3Bp~75=^80 z{$UwhB43IN8-Jae)5yM>09EY1;Lg3ux;mK5`bNu{Rpi_5N@r$1MuBE14;Jh1Z8go; zm}EtaHOaNjL~2>=BkN|~^U!23!#)k4o0^1xBf3q{4y;9xK=sucU8?~@k87$o+5kGw zYy3w|O8n|}8tms#TIph)y&q>l=L3S^y3QSje96NYr6k>DPGsY!%MmG z+!FnLPy*L+HKhiQHHzP!wMg@%v7Gx5ABn`WuSokx62}c(59K3SCwlfTh$+W5L{rk) zd>)lQ!&C?_+Shbj;j+_sRZ8XCw~sKMFj~&C%0gKnJ8Bn|AFAa{-a0c(d(veZu>W;03!NyOX)5O(% z<>aBAYcA%!@37j{RcIlB)-+p$u_yL>N3x!Xl_Y})pR5SY$;t7kdBHt1kPY+Lt00jK z5M~*RR#v6X>J==tBB4zxl7JGKcU-x9FAwb~mOSG3+Gm!@))kbQWI&|G?k{HbTcJyf z4Y<}kv-cDf;6NqJD1N;3?~b&muDZIqu1?A3V9E~HG~=v?$LiXR&^p-t_!Rx->u38o z4@j+(nA3VBn?QtZ3>tw}kL?L=5$xHR0&xhPh1a3)uJ|08mmFL9D~=4P*?g=Rvn}CC z@pU1SEzwW`?1LXtf-2rCQZeT38s$OBG1#~>V8@ODo6*R63)7Rh2gMN?^P-=gCu78i zaJoyb&t_t@UuKu1Ex+B+lm;Itx1#K_+pz<(C%|rs8)i(*JmogRY9gq$%M+bL<12_h zfU{y`Nrxy_U(j>XTNjtFc433({LXV)Z1UG=ZDbvF?+XWfKI?mpPV3_=c@MbcS20&8 zazF-6%Tu8@X+~LCieHf{f2lW|esyG6M==GQx3`a|^(M5Kq>=W|jq21zY}YUw2wK;Uk!;?vztq< zNvy(eA*HTY(I85`a2dUCz06=Cr&cgH{IOHKk##f^mUKs1OD;T^``~N&T5@l*%<$T; zl=XBmyQG8qD#}~OmI9~LsQg1*)joa^5VF6Pb})4OCr^G)U)vVAni$njMn+!m{F};3 zhGoOtn>X3z)w}fLDD~^-WI7pE%)W**M%=)n&}7)IdiQNI9rqX^Gl?syp-CUDe41f& z`ht|v(c59Dv!{Aa&8+EmZRZx>HK+d}8EIKActnI?df*-r86(j@OfdS1Dxvsc9F!yD zrMj{`dc3Tx9HjtNE62mcw7p9&m{I$e{ps(L@OOAilr8>3-LKmjSI5ydTl)?kto&^E z!g8Ra#Q9DXk;APUz(f1U%8ofsvy($jd7|zeLo)HLU0g>X?W4GlzfOIqpR}y;UD51G zPF-D~Q|US>@>%BR-(X2|@~SxRgmI$Vuwu$uoO^_$k=TvP?1@ zT=Qgc=a5q)mXN4d9$Cg?cW@d#b|w6yfBuu69|48AOC@5x#?DRytiw6`qyNN&lnRzWg5Jm&4S(O^o*I)Q z=U2=M?cEde*qIk!cPO%WQ7R}WhdV(Fm4l75`BtBL25sd|hvyeKEK8RWeLzvxQ4aLZ z+Q_t}B6@1J3L_FuO}0KTyG4R-Ppy*>GZm^=N7>R76dQQ^4ckIZ%;2iX>k%FWi2>A9 z*hF3F(j?onry5JZ{Zn4I`7avgJd!94?dFDeYB=SUe>le)H3hvh2kaor6~{iN*&Ko_ zSwQACc%q0hr+D8srjYx8l@6AbwIm}N;VwN3%uzJS6_4?p<3+iw)0IMVnFL6ctkfZTZAZ8t^BBxs`>lzq@E{(3!xiX0R9IDbmf8oNR>h^b-&2?@1j;OQ1u&pai z8WX>SDp4|d_8UBSDjPeCo{YC5kkGnqrKd}-U~2bdy}{bGAA#Ex9;+$83cZ$TntKF$ zy*a_-f=&;;Yebn*o(I;FBfMEItC|qw6ML7#l3_W>1bB7OlzpDD=q-^ce6uGbiW!PR z;cyPcfLU`tA&VH@Wg>^1oQSz)I+}4HD~mpRd#-nL<1Y=rt~%{UW$*IdjE!Ul3^=~- zHMf#;p|ZIiM4=%zaqV&oz6jSsaWms9L1OK5O0fAAK6;;J5Ip0E*32Hn$`z*m@naRr zU0q#wyWD&Yh^8?3As1%P>UkH&9vaq>4JuGlq@8Lm<^eW?^^|%&0>^ZyuJ7b$yK2>m zPkzF4xXy|sw|Dn$Q&}f;XC7&o_a{;A-l>)>fk5V|!?5pMXqSsD%EH zG9WRCZXMQnp3QWSZsK*uV(I^ny*G`^`R%@j&*niisE|-0l~NjoNGe03c^+vVDI}Gm zA}Wd|6-u*8NrN;gq*K*0`Dl=1%Gu2M!Ek> zhv0!GvyNHn6GG45R&vg?5bt7rHxHGlAy5_0trKg;Cng?gBq~9q7ir7Re5JXhJ)P1O`x7WP4o(~9W-mn6Y{*dQd|M3Ozt8zshhjw!Tc;E&k zih?;6b#FRs1aA-GuU?#e;Pv7~P3bzKR|&E$8eWkl;0x-UKAl^B&KO7`z+rDp4#7ZC zr$FGiB1Jh@kC`}mrtCtovnj_9rY-*N?%#e&j+17H6w4Q+6o!SaCEK(s06cD^rvOfS1U9vU2-wu5?Eq*?rZ5^btK%^emA~IzhliAjY|EFyL9qQSCc6(6 zg6TT);mJYIj{DR=yI}t80OV36i3tVVEE)=cbpoG@m z2hnRkA{8LAzw?(P)A<+y&=N}*wEXn*tZETO-f0r?c_`VoHNMPqk0Lv}x}KMmpa4uo zAOZHX4geJP2~N;CTw5@ynZXHWi~PFSwmC(^xVja{59*ogLXl3<#Zl&z9>A!Ika zaHhhUjdqvR+E9dLXS4~CeSue^Zk$U1E+jhQTF4HsiwwMwt&S|WBXUiXE?-^6_rbpb45 z+yN$_Plmg~rI2wU;I8ilN(mdrrrR$`O}&|ZG7p+rIj6I`O)uR7;XS(quMj&QeKg`} z55QOl!zzHwl`lh{p%%H|nGqfqb{YZauULQ#0sK8bU;X9{2zBLn+(d-3|Ej<=bmKmV z=*4PafdD3UJ^huwAv`AL0yZer(yxIUy?zY_5$+c-xjqnI9NeI$s)O63ZssNw86J*- z${aB4=i<8lF7%HfJ^N^c2*<{RRV7KL5UT%9G1u1oN)tP zgmjD{c8`XTmGFZh7@$zxNQLrQ9T-jluKwdz^!@Jc@o>2m%Aj}&(7+|wTaDf(%3brS z3qXrGdb6l0zf{4dOBTAgRmer1Q8DiS(hVFsbSTM)=q2#Sj7n(5ipr@{D8~p~;3wCG z*Py%=jjD81tmQ29ezi!X<`HA!eY-k4i6EPps?Bo~Q!#r>TyEp0^%P3~=Ia>e;`$ho z7pSJ0&Tp74e6P2l#2k#+DTayVpg-vO&La=U;t>|f$BIIpOh*rfcPGj3e_cft69b(J z?BhqPpu31I3>WZQ-1_P0S3GzmrdsYU7(WoR^OW0(&vl@U9+Fwm|6g+9UxLKBc;KD~ zNmfKiTb(dXtPfKf-l6ExJOY)Wg@pw)8xz-e-x~!`(p~ELbgCKMP%+tkU~Ii4-cOvD z&@cT4jvxdGns{d*ab67w0CLffRrSyT?XT-0A)+`!%UL-5jJL>{t~YCFgcxDn#O>PO`a%l{7+1vs6^$RbaPjg*dN zAlXCtbxzn!Xdw^-*YR-(9IzX1g@%@4CzBLwI9fz!9 zT>J%aura}TdWlctH1v1>Z;A#3TH<^nv2P@#e-Lmqr5c-!DL{dwP2Mr9t`g z0h8w;Y`wFI@I&#-z_)Knr`w?Z#EFl%R{M0El6xD?3=kV_;6#e{xnTT8Hn!6U`iP1~ z-WH&>UPpCG34EYL$waD(!x>ij7G^gY{H6(i8_i4v3&Jn2vyX)L3Fz-!0_M5@Zae8cOm>Y zCjK`j{x>H6|1T!a%qifaHTYmXP6n#COrSf$Ev&U=>lpA*%o*V#Mo#eagDC5I z9XfH4yFJdyfX*8@(z~ylbxxz6g2!p+K@|C-XiS@}qVHk{E(6(cZ&KJ7aA9B@xVZ84 z`pU(MH9`jH+dxgp?iWxD{6z7tb?)%?H36BLI8u2zcr_DL+;9)uee6;F{t*z zr_Z~FqM-oP&(aO6C|e=^WG+S9P(;6Z=q!re`nbv$N1*{hp&Nc{XXW+jEQkd zg5VRjv?>dDpJ4tBUJrnl@14;Oi_-kVsGPe(%=pE}y)U%>TFt=BMs1*2iBUaMm@L7Q zRfysqK3#j)vSwL=k_HrI1H8!qgg}b$V)>oiy6-T{kj$<`bx&$rn-DT-CU6~UG|wG{;S zKn+YuCja^aux}VJJkFZ{a0tA@seSx~)+!)*fNu%e3Vp6Q1#ZQwuivxwGp<@?_Uv@x z-BA4FgkPxMI4wZ)lYF%APHw*VzrhH=2wRGhq!Q@zs6;VJ+s}_Ox&8qhGw>~qu0$dp z2+x;<1n9_3NQ*Bm%e>+bzz#hgR?)9On;r5dXyyj-3*1CxR1u0hkjVRs9+ZVi0H<9{ z#Rq8EeITmt7&|<1)Ua|tB2d1OkMU>Sm)jCXDP_Xd$A^dWi;Z;^WTrgd1!g@uHl%-{ zCc~Ki<@09^tfkU1IT4XMiw(xc<>%-rr9WgmD3GAjz1gfh|f=^67c1}X{*9g#89&x3=%+x5-+I>R9U5X36EJO!u-jq$pT z#PA%*X*s0>dl-XvKjC#d-drUV07Iy3R|i#qxsw+p<_M{=MF~wFfPhB1(OB$gXfiM` zNR875egGdy3LusL9@jruNQC(p$4~WFbKyrl1pk=BCr(5wv|%p+0YG3FQu8PPCP{7J z_k@s`!E0XJsPYE@y%FH({8E&$=rKo)K$)P8Po4x7O0-)vfgQL6RCqb%75(ynNN3^r zGSEowN3y(~mU&Cyv_E?8V(@ITut+FpCK6TP9_Om*62j`^umr&_&je@0D9M`7S4CNw zmY!a4>sDcXj5spSwK&kj!URBaGuF&r#Do&q!jvbWF|nF9(H8g5qgaHbG!fX1>C?qB8stA zw_j5KqR%y>76s!XFbUiR&lHK1`wpwGodzSs`tZ-@Rg@R&(WuvWk!4b> z)yuzTO*B+XeTz@=f|=C_T@2tZ%?j34iiv{jUl3Q;x%F{Pu`+7KRoG$!jd8X%;);L3 z6#9VS15UYJL`@Ai^!wkdH268`MWKYSadE+EVyDlcUQA8G7XYd2?q-FE8T`1&Z0xgf zM1A<@eVRxTuHR3KAJ22Q9Bv3$}#0urxx2MYkh!lXzU6!>UDqjbb*paUJ z@}hktGi~;#On|PSD5@C&DYE$ET8SPu24w364nQ-qJonZYi$@cdi&6`9hlr~+035Ww zpemaHV*Jl!09*?EKsJaihz7{*$@JVCp`jZv+7gU1w*q_}{@u;0zfmQ&IT7!syA zUu_4k#Tu;0rDd3ICLT|NyOIc`RJeb%mQ@D)AFS__+R=rZp|$T)ns2AzVH9nhxC{v9@U3Mf5H z)tw=v)$sru5x8lS=>$eE2hRUp>0Y4jd*1m*<_Zr_9QiGdEd{`Wp^g|EXOkSeAF zSz%5#51CpBkId1oK%VQ@uj6pX^c*7H0FK{2CPexWXy6l|4Eqs4_Rd7d6~sFMZ`+y` zdQy>}3-+91y_wMb)khg`p^6F(Z3Gh%SG^3LiqAP5)nte;W}wyYE65tbF@$gLK^OpY zAK-b8NoRF+Dpm`8bfHLg1p)QRtq3Qi6;SBJ{^XzBbQ^eTvDfV5@+5GICAYi(>U_u&sRH$v15LocxsBZyat15`rJEU z(yd($b#=tbvZA6we(W7gp^7Xjub|a4y+r&u1UB(}zV9*XmXd6OxF^ z2hXq$@bI$Vd0i^w)NSdaX+}0m*LM``4gT&6gdivbH-}xY{9LV+3Bovtik`ndUzYzC z5qbCS97q+!P3r?cP+dptx8gXh-wQpN`r^U2c>Ux_+^t5lmh;a>P>bvCr^Fkk0uqke zkUZTp)2DIafu#{;7}v(Vxcf0txkibpsi|qVPJ@rpY86Liau{7vCS`~(rfE>F|kH?fpuvj z!08kw2>OAY-VV)2pPD;J7BKv~8+~eoqIdG-S2C|ByiWvcen0UID7yt4#>7gnqhq{H zVQN;Fw1lHs-DNMBsIwv$*te^kpQuKj-?o?q1^lv6>F}bDFi&zLLxN0Ct=;5Nv?HB6 zZB(eTu*$tIT!@i64qZC*AUhz#$Uk!wViUyGxAFX;>!kWYoaoF(Gx%?&dpWW6;#VSK zRoD)PfiJ=PP%Xg2%J_5`-3~wEx#yV7lYu>mA$pZPlX8A|0~xNzL$464g1Lt8bc(aWIir@4M_M<(JZk=O83>xG)$k?MF@r)JZR1MO9T~?644{5_(-yl9CO@yqWa5 zh!cn*NBsA1NJ1t-G>Uzch>DTlWU^JcwEx}L>i6k0TZd*wKV{|^f&#tb(o`ez>jaYl zd_s=yezsUX1qB}*IVibuwH6SgNFy03HcQ7@H#aRtQM}HMeAX~jJdnX^Jic@Lw%h!a z{c4^yw3awT=2vAjw5G|3tS*9ilN%(!%sUUAvL8rEKXKWM5}Wne%>JL%jM$$TaQU6k zMO9z;s*%=;_-c^&vfzVI;<*aA*7yOOVtCNCxB`7MAn{q zk<+t35Ff#EY?%N})bNzqv6-6zbq@xhsv;`v@NmoV9`!p>Q5{GC-laa|p2bSQUqth) z+Cn{0(H-Wnpn<3lDu6oOc<|u)0d0S@*g3#%^s4FUF*AQ;AG#iDd2oE)Ho(mdt#xQV z3?FG{mvN>rf23))qMJX8u`rwcrFN*3h9s5%kCz@k6(`dgQ3H$darij@LJODMmD?{e zro4Tp-(Gj#Gs3*Fa%POTUIz`8;XzRiVuj1P$>sE)V$gFG z6%`4;L_Y@xSMcJDg}2-4)$Vxg=(iz7;c2iHWh7ZEs0oi<=lx)XEF^d1c$)U_V=mx9 zhKHCk7u!S(t%xj#YZ5Ng!RYk)^Da0AP%DwHD?$k@S8;<_*dQ-2Vk5x;2lQfa^mJO= z(8|MRw^ZWES=414YsYWlgqB|lNFY_lP6J(RNYu%g-N4<%!v<1jrqxW@WO}adoaNis zueZXesJFKQi>M|@jcwqJ^aVL&p+$v}m+%eFR}2aE%u|uD zrRDLyMyOC3T3b(?cngDbq(CZ%4gqK~uwHt|>JRFFy3)53=5YLDeF%lB& zMjRn<5X?GJ{X!@OMZ09h65xuEH`{_WojP7h|O{y-?tw7~7GL*eVab3T_+Yf;h#U>6+G&_4+|?!EF>V&T?CXOjuN zNNoMt)2A=YO{6>tMbqEN+#i{joMrx;n)TNiY!Tx^bLVnS_w8(~iovCKgxT~TiC-_d zf}T72@w?!>)@20aZCEiql<3<}JR2Tu8bIT`UAi0dJ@H~NKD18O4c`x6wY3Xkd`CV~ zk^Z)wshe9~)dRfk5~v_D?TJ4cvu`2{_ie-9aR*Vrn^)&@d5zBi-qv<&02wrWQ8Y~A zGV3}fcKTU6I_`n!0OvE@LG(kw8ldMw70gT zvIB=Jde~WeZLl@`U6-EP!<>e1H1aT*jllSlSI+i};d~jZzPT$JLloXL7DR>eDwp#D^6@gRr<%tV!-EbMw z429ZU*aWgLk5C7(UXTRfM6|wC4dHU}sM(}< z^+Rcw+4+q4zx@zj1c;;Il8u0Y<*7AU^cjIgb%gN>FT|2!29s5^*7ETCvKNc3CHB|XZiy3xBW|Jd%RQ&P7&_l z$?{}AMtClVK3QX3Nzubjjkrc+GfAnBth+0GE8H&a+_o((JzXe}8`XHq>3R5_pKQAj zQfDXy)l(9WIgw+g0+q4Q(Vl~ilcA@kuPlmA*bLR5&+d#qdGpEyMS6KmkVNil^%P2if9#hz>4b8jVTZ#r` zVV4m&rb)!_yu#b1$;KShfKe_%U3qWZZpVK?3KiCo5X(Gse;tTfI5e?w#JuvcZ-GzV zymf1Kd^~)kI!d1c$7rQ*oJ5A$Hz?N7cMY_x$sqoRX&frBuw zb-M>FSWjNUS%DZu_r&BtA%lDz{Nbo4VlYj!hJOjO{7F=K#22|)36Yvhum^=*Z~A!p zF~7*h58Li5QD;#XEq_LZj_NthS{B z6Q4&-n0FymVX3vMl9Oj%_BjV_C1N`8$5fd;I6{D|4ejB95#;LCr;O@5I*?;Q>d=?9 zTDk+#1G9Nj#_WKw6HgQEYl1M=C#n5CUam_CM%s#Fkxt1k!GEzZsTBaW1wu$sr0Frm0olzyTMaHp@<#z7`{GXM*D)Uep(Cn#j4zZ=qv)|tBB zfaoKV@{xzieyAbUP`L*ut>u@hK;q4O-l=n^Xi^6UHDUYur4nz{ZAEkXg^<8=32Q0) zIM$6_AcJE281#llhcKy-f#%en7?lgAocJ7j%EK-NB ztT@+A_{!hyymVhUXcmq}n&+7;5xaG5e#n^P-60J;)VCXFGe}W3Jt5n$N97{qratD| z->D3csROV0O~|^WF_H<8c^84Lh=UoYM?rJaS@jKvD-2Y$3=P==aQ=Zc|0v5FzTZAi zZh`;To?~wAQ!zJ;RfLJq*DDlr3UvfA%)a_z$lbF~|p#uS(c<3ty z!d%Zk)Tz5r{fiw?Q%}_&2D@Ao8Cl^*O=$Ui?QC%kEeBm%3Yp>Mhf>` z1u(-vw)FBj1S=`aOKUt6{Cda$2#80H)~lN>pNs`6Ez)qhVFrr`YnD2MoI-a%)IGHPmrb5CiplI)r3OlnpPPcw!YSjrgZbS5Kcqe)|7^TO40 z5Mp>?e1*iWjBG%=kUZvJ80+#C=5A(4U}El!B=-OEG_jI>YkI(cVkt~uyIX+aIhbZ4 z&z_ESm5llne6Who92~;@VI+jit%2An#6~=cha}<0MV}+A!#6CcOY}6S(ghgp9Y(5O z+y|ApFN`d(b4Q_sssPIo?0JA=_`xrTW`3yU_4lZ37y{UUSJ|I`8eUj|eip#U8<+1J zveDu}bxs*~Hq3?hrBGkYnUJH>TeWh>7I-Y^9#(L{sR?m^@L3&5tbxz}*mDs*w7|Ph zQJ@1an!owzgnx>7+cbEDgTa28tQK5XXboT(1Vl*pH{Dx3ShoIym<>ujMk+X04AL~y z1`Zt!<`k9$?%-}jtTB~T7Xt!l`&yx`B5>5$AWAr0sG3_DAP(b$pyD7uC!?Z2AcrpN zjH!|0P)w`%Vh3gDM0}2tB5dqYk~OjniW=lvVErQtSPu#tkg8+Hciol)*qHijl|d-} z3n!X+&_QujF5=uL0~!(LiP6&@_VS6x?yBRHldT>?GBWL2Wd^!bW%_wLS0NAl%c+mJ z3nCr~x+dE&R2}lW`nYjCVA#YA@8N;VwW~hu>QWq$%!eQ{$T+QI$z_T0OR*`c$fz(# zC+`~U6WUM~b{<5q)_(d!LQ--9ADnj$erlrkh3byBZE^AV2bxy}?7G7h6n&D)hZ370 zVQP=OU19Iu1}Ej-&2WIh3BUb8W~sz^Od}P%DZB>YCn9fL?<$m$HS3zwaZ!LKhW9w& zz2U%G9Sh6bGpGh|WIxQQLZ=KiTP8twsD%co2#$p62uu9a$Bz?Ehv!tjIHz0$$qyJR z$A}X)sOC2YgW_tD&@o?CDgZs*TOtvrpX;3#uNPSkVJl5y;LX(i8} z7vgZhtC;6L1`K7LlZoZLE?Oh)wSbbToXpEvpmZkN_~usPZ6 z#5}i}lRBr9liC2BOy+l;DkB#;+E(hXG% zn%}e1GccTpm9DiY0Cn8JsxT<)%7j+i`vjX!eo?w?Ir*S~_sc!}^{NRny#LmRHTesfAl_+93 z;Mz4P$BXnfTt!*8er(4Vqwg5drW8(4Y$5ngj`i7i3ry!RH`FG~U)Yfy7 zYhPSM-j0+JP4#Eb>?B+hYJi`DJ?$!C)P*byRj08%3*B&vovv%srr^?IEs#2c8`kOk zsXM^$cMg{oc-RCt+Q6d+xyuehrq^+#WQ9_=6I1}#F?ZW@iJN_lAJZu-D z=v6Sb044%=di`63hCgLuk3HCRM#;zwUOOuuU)fm+;~!gz{GD(+hU40B=oe(P%nPP# zS;FHKiyM*JiSVvuVQDM+P83PN#PoK}q5%w?A@5oqjR7{)Jhu}@C8CtvE`13w=3nLj zdK>S4$1_G=?}o!DFfFUHf-v%2&is8Y6Gm$Y*DogyjB+`kpBdWenqQz9Pf z${!;ADL`cyS0ZgLNo9x^eodABL1ZKv=U%8kksO#6yKP;lK>V6h*dbO|?{yAspHAHd zAW#LW9;$O_;z0?RnXBtPqf~`MdV5yh&Nq11oHrqBT-?7rcgxxfuR>?nqxj%Y-Q6WP zyym&TL3E~QIa7&+X=UpUD;XkTU05bUC-Fcsc8c@-D&gi~hIT|lclYimr>^OGObQu@ zt4Ni}`-0aMssQM+e|6i9U zlR8}SJuN~5;D?dcv|Cjl&-qA7Ns*z#fFagN*+igEh|mC@#0nM`V&f!p)j?q{@8C&D z@6h&t_{SWnN27m;3f=MY-t8*|U(|j1_H7bq1)w%B=5u7ID#m7D(5jL@(?nL;Rn1qQ z8=8^A{8(Xu8J)gxhnYX#R#csf>_fiO8wRZV!ISQEU?!5SH1RWe7&C!{Yii|@6@+#m zai#>AJ!(_2XEX^})U#ST!o8dPJXN3SJ76YHt$Cy{Z7%wz5pv&m;>Hswq$+Mg;SteG z4FW~o;@*ThVGiIiMVO~tKWdgNj7m2iQ5ntYM*A)N{9lM02e81ApFgqW7l6;Fo!E5e z&hWq!aQXWWhj8@$p%%W%tV|dNUa8g)^z>>C-!=%*kQ&+qY~{ z?&V0tn*ZKNQzwn%5rR!=gAr&>oBS&h=|)r1Z*^?+>(JJC+@?h(dPi84ACB2YKRG9^ zOf;?ZQ$zvFC$rvdptAcOA`16cN)#U>q!#F$8G=zUr;aRdBg}H38vrDF22~33-Bu9y z(FC3}F5H;e^a3IVOsjeUK!P|Vo__FCE?#y_7k0?F%#=Rl?#H0u)_it@|m@OOijv(Dx_0Ln_F z-$>;66?7Eev-V){r25wxq>682c5Y^^*8XgEL!ir>Vs!9wNsBkDg>VCT&P7h<+^%eB zjtWpQ`|)C^0N|{qF-_z`yn8Qb%(Nc2%tOBl2Q6YvkJd^U6962$#UoSq=8bLb?X7~M znhjEVv7aIMhPq&EVBkHrCGtS7prWBUmHJr+WPW*lMh5$1lF*qU&3m_d*zZQ0Z)&im zl?nY+Nq2p4z=z1ghHzxAOjhu#4eQVf|PhX-yMyI<2N^vZ9ohSWZW1Z%G5 z?TxcrI6$6uaRvfZChik1sC5FO5Y)=l>p(SKQfHO2deBSG8 zxVd;5r&O$*E2hTf!bdn*&aB36(QL>#HZ724v>2@vRnHT;2iUM-arT_-yi_1NqQd{c zXH_62s{BGq`LsV#i*uZ!F#w0>QS8zU||8gfAQ!xviI<i4H4cnDzT~1x{I)|CZI6RKj z7sxJ&7$X^gmzYw9o*NW=MhpqD^ zxASMuqGHT;BC{QcD_a$H(WPHV6&*N=-p0yozvZjW{83GFfmKn>6L0Y-%p|kN!hV_y zNu?ww8ma`hYg+xT=DE=% zSCChV>rz50hee+(YDhdAp=;NXWGrAo4f(*2uqM$#CLMe>`8K8*#X2B3n*hN2 znTYxYhrn)+>*cft*j!N~;B_3IHXwS^vTN?C`Pa1+*3Lb3fK8u6aBOA7oe`Zg>>p>KEMxpTLcANKsmw-KaVO9 z3_&pb?)FBcNXG8>nrRRiS*rtJ4-xTroGf7oVEJM6H5wocXni{N}ny zkHlAq?B&f{!vUTDJACTmXoTE2IA`Uu`m<+8y4nH1%JTX`un7F&<8TGC%a-WTqw*^| zFmA_vS=*dB4*Bem?!rT!I33EO1+Y3Yj*BOXt zXJ^=s(^C<_x#D(`BS>8C#L_=n!ULx?(_W8>P8_>HFgYgo8|8lK}zM?l6<}W>fQZ>Rnosr3)CDi6Q%&MBI%!Z>l4yA ztYhL=9=L;T_6MFJ`YRQdD3pn=5fj8KsDBot6*Ryd9rL3_%){JeMqp;&f)j zG4vAHbD6v^jNpxm^r)d%yH=|>bHa%}Dhps9%X(Q+FGFiPyFo+9_J|&Ek(s(V~fM4X^6>85P@U>x_jkWV|c2k=CFX9eW2rkIbEwbO*=; z1N19EptZCyuhaAg4j9{6K8?qy-K$iAT>&F~+~tl1hbNfjGdmltps+_S>gRnfAY*$0 z;i8+9x12F%`yGQ^Q1$yqheZ=N31m_J{x6ZFgDx>)b69}Xj07+DLagZGjACQH!p6hX z1m4tBbOQi%)ZQ-}iiVUDe?KZt_?Sse zl;i{?9>{OPNG6P|n5(_Wl}gWeg#q!C|z3TbL2$G#NfNlY9m9Z4j^Os1H({E zfXa%`7m$&e#uo6D6>&sfSUe#ZiLH)h1}BENIUnq$p*=c$e9xgE>okS%AgAaf=+oV(2UgRCVdCX^1=CL~{b-1_+a0EbTc=rL- zmwO&PhGiEECiZ3lAByP=KF_=Vl8L9@CtUZV#phaJ^r$g=*{lij_<_ZYaoIJOGJ8|h z*0>*v(nky+3U-qLkXv@ckypM9Fu=7576@TfgIg+qrYZ zY{l){{6;_Eir^nyn4iih4;VxNT^qe+FmE4lJd`*>?}br|0ZB!MGih^}Ie+HM{0HI<2%f-#5vWxm zS=yW5$m3_)i@kF%~_5g!;ki2n;>*?fTsMh`Ww9*{75x0F&JQ18K%zT$w$Fz}W?B{# zQ`NrMfeJHc+JL`hk>?D&V@YlpkA&+ct${o!IwhySC}p1CXt1 z>$!Li=~i{&(AZdx_?;n_&gc=81p-tMQYPYc1-;<#X0fRff*-Dt_f4q9z2z_=e zLm%`31m!^OEyi}e>%H608-9N^C(xs;>uxdJ1Lzd|5@z#yTVvRJxzY7e8c~^{xnnm~ zL(32I_PLeMk0Kw|-Zc-*1U-nC@iQ<2$`Mz2!pDdi8xk=o2K?7!_!#@M67qNTEsEpd zmzrETg``dA&#nfO*jNVUS7ok5`ZJ9gz=iMXFCS{kHU*8x^{ekE{-MI*As;!9LS`Lh%DDBevr=Y9b=E2=h{Ew6$ko zU_cD_IfUdm`QFGAutSnh6F|w_dpxi<6epDoAD?2M*Ak(>ebnq}{!_-x${KCj(~_aR zZRI5seODZ*dZuwRs9{9(@l`Kj5)d(vJ@^zZnK*Qfikr}{eH`YgarsH2f(&8+%xj;6 z&G5t61q|hhwoiM>Bnl+z>cz(aZF-D!rGy>c>1#iilD@={kV2w>EwD1MgCGC0723D2 zr?+<*Iiae|0vrm_cQt|0<4-E;8u#6lxh;U&=S=?qQJuVS7$_>edj|ZpO^ez4HiXk2 z5YkRD$Lt+ znwwzr+ji@y<#HWR@%3Jz0%#EJT-ycgAnr+HYFe5vW|Y)5-XNoPEuJ!)hY;M|fj(8@ zZ3OE9HiH}Jk0>q}ms;Z_CO z&HR0MLAAc(%pW7m;Z{9wG>C6}@+~4|k@onJBbu#2l_vU#zet>P<&#knNh5pfyZ5s_ zGkRzZ>kDQy>E_@Im5#!GU@0AeKXorLI)WF=_IwH3CSHG6Mko^YfohDQ^**6nwr)l3 zres|g$?HIEfcm?R{h<>YMOt$J7bh$isJU!f;V6wJ91$|U~s$e(uq|)5?02^?hilrIjK8kW72DAXf%2+pm zXsKQyJnuWGg&Bpa1;q9y-3c9YWYc%ux%zFf-{A43+=!W+eQ057 ze}KsXMj0PJzt6;|4K#xFE?HtuH{?DKt;U>=N=gEXlOKJrR+QNRk>AfDV>Q7*q#oi zMT@@}@fB4+Aj2CxV0f)qxpE0Rug%*cx1gZRb27DV(`BZ0&a?-15qXcWBSUV)`xpJl z1ADMOIJ=5blAtKgEd8xii3E;il}s;ei!0ADke<`j489_?JoR?jP%hljxpOjCj;4J=TuABfA!U!JC;utc13kubl? z$4H#sESIBE_>sC{iD63y>ah^mzavMYcf?U5wXLgfXvh!*LD0Uj_)(c-1!s(%fzcBn zA#KBAB(y(_o6ev*_79d5a{(g-Q~;J0E3_YTZ`??nPDm35yc8G>VO;UV)Kmymi-4}N zX|G=|26J8hy3Pt^o)wUDBqZ>4eso4~mnq(?POP+%`CnbN!69X4X=#ZpO8-{4uqY9!gYLg)OB%nzx?bZ*aKXDQf*aMNFGPe5o zO@GP8a?XN9N`98yz|lzqB(U&Nw>tfnARZt>kl8D+Nye%7YibH31UqqVY}$JvLF&|M z8Vb+tUUuovD`l|a`g$8t+e19O2sM<_@kExa_{uFve{BxB$5 z>hrEiANr`Mv36ik*4xQ=)5dcd5x1mr+gSMIR^M)evDZ59N5(fWWExql%INip88dkp z2HH8*Bcsx8oxs}{bK~z9IwqBSmgkbN!wi*>b$@R#_1P3UJ91&fS`q=rQ0_Qu;M~;) zpd_gjS20>n6B3?$-=XYJEPc`ZXdYvz;`tQ+g51XvuLK9zgOu#76GbHhzzbE^=)i#O zC2gEcdqC#KyKZnj+KE#R!vr1MgpmPD#L%mWRFu0A%YLTT!M5#q!zf(Iiw*SR;Ngjl ziLoo&X>h~lFNZco#?;glR(+?w@b_mzSwMiCqoEiu)BwUcY}PvN%L9k|1l-V2ZykwaLO8ztQl4HusmWW2v=1PSoDc64m8&kSShQt82 z5gD73P8^!|t`CX8je$}bF$^h{$kweYiAtaoVqmOY<=QCh9VFN+sfToPP>W+r!H^mE051M1az`K}ql<%iBc!7nDxN?(J^p5yN>cBPuGor#)Xu6{dt)IE4&O zQMl78z0ja%U$+jEg#g&YUQCTuYJViGtsvHW;;;rl0O3f!J~b;32K#CB5s>~HJvt!s z*XJ#^IWLx?2jW0ofVxDKEJ7W6E42hH7{jCkLr@4(Hg14!5nDs&ZZVf1Hz|iI$#Xc} zR$VRVOJi__uN3J{9Ty}Eq-kuD20jfLzXhS)+&530%|w&+liei(UrSC-#Qyx>PRqbQ zQCNZiGFDxk=yn_`&C8l&Z^33+{`z{w>iN7N(uzX%0Dr0{I{qlLu&qZx7=wLTo*JRz zpOzvxx!O5rXQLARyw)7r0~!YLTBo5n9Yp$$8%GAV53NJs0HO;z!e*spdMFYPlhO-k zR>)#uX#00-ti{y6I27$zbdkeT=*tB}CEmtUF!G`pz5V+XaDpH;E}0we#Aduk7|&W% z%~6YHFBwbEKw9VQ9C`8$K(G3-oj=ZsxFzMI`JlcB2@y_PoE{P*>vUoLhiG%7OL{*; zR1H!Z^$)2=dPss0w;!OB&~?~t52SKU3pz5;=ZZP-v$|RIA@q@6x|FL0_5m4V<3$tc zz83ac29{1nHJ71eX$R%Lb2k>Sh&5^_$whp5+>>;mMUx|pPMZGTdS>!Mk5N!cILWB?krvd z0gTAFhoa72%^Ks*D)7EA^Wu%)yItR zdI1?y<#}Y3;O(qoXCDVhEON{v`Vr*Ps1SHpub#~DT~b>zOafYB8o+ z2@ePZQgacD5txB}8Ckh`L3C2}^5yd6gXOjH0{o0u?%n%@1iMXcbY#T2y7_y1w(%^e zFR1Vkk4v8P&cR3zF(FcgDT|z9 zMs4{~k!dc3J=WRTnIC1zxf1aM;M?UVZ=aA5a{t=3H{j#C0T0AXq*s{W)@O)5+wWg5 zS#glUS5dkz=MI(KozRdvHxrrgP` zLujkR(Apb~3Roio=|EPYksnup0wy{-x~K@G*AxtL;#j+u42gqH-u9KkFt0<%L$Ohc z@*cu3lt92>u)n1tp)oo15DxGm<*o zQYH>}RG)EB2SFT|X*2k8y_%!=Yq^12ugNCFAf6>O%$QcK+UMSX%+AhkG)Eui^|(|N z45VF)gcNxPXWrD!7jai9+a9=k|7zH0_Y=9oD^1KS4k z&f?ei5?WJiZJs@U#w>d!VKwc6n#YhApE~8Zc`)Gpk(_(?ZhYwKwobN%C!meTmOX8rM6>yKx+rSprg8}<9OOaMby(}d&f8LF@crhr;AgL!pXb)Kw7KywRn67aM=TF zl7YwK&c;RLTQM*k!vBo#IYXsoW0Q(Z^zZl}Y?kLCWD?FHxb#-|j*Tb1x&HRPb#fX8 zcc6o(UC)4@D z z`aCN(?=Z??V&d`QW;+!sGcTqqoD!jRG~>%d-)_C5!UeiaLtKY9*HSAh-`cmhk*+q3 z>dt_?*M5U+GCzkfpKvzcu+`5RGpxW6*aF9n^Rs8Y28Qi_#IFw5(sFQiws&^k9;vqZ zP$+M^yxYfsaR6^?-^rgGxOcwG^4bO?k?baUX}ita1%lR^$wj#E^RZuNls#IAOCZ;g zBe^mczjRiorDb2AV!+5>DR81gwZn*F@wR79ce{SJamo3&$89d{{(BKeos%?_WoLQFV+mbdt;v5QXm+3Xiq+f) zo^<3*7UY*Zynd8YANBFf!iHPuVFR|GIXnB^^S-tHXngL6nyXQY2L(e4IM{5sE#I2t zv@0ibMmzDU$SS?sa=k<~^rP*M9w}CZ@6C6wy*jh^{Nl6fpJE5;R|-hFkGhX}r=;W+ zZwmYOFuDc*Jq!ifs*jlxy+@T}Iz6|EhU1w(_M9J5k^6ME6}~UeL3i2P*t%Ctziz{Z z4Ob7-nnVrs@IU0IrbyCL(a|a!1at;VS3gHnePBnk#PGlyD>Z0{XcVG&USi? zd6a&;cZRp9pg=|Tq=h9FEv=Q!dVABS|E}Ss5{)R{i}9^QSHr|r+r7hV=M;T?Pq@C_ z;9D{|KWx)`wzYA`+dFOi{bfSJW4OJ|Z>a~2F z;)z*y-xqoxe1@>FLW=nw)_zGItJ|9y1*#gEGK;D)f%bb zAb!aXYKpWEgH?F7D?8K9Mo9tbYBqL(z%`96ZBia*&mN22HT2-PyeAn6t9tYJ(IcEH z6h47752eWR!`Jh0^N_3Pa=0)My0gcN!k1jx^||$g0y={prjm{w;7B+W7`E@T-O%`BTnTBURfTkk;mt z{+Og&o{+`g_59UvlYMjPtbJLJe4gW^!g{hBg;NTx|9$`0!*?{6Xer7%Iqi40jQ1SU z{2sqBZ2m{mYv!Csue$k1W-2|mL+vfFcF*nD|@wrsWxtHpU_q~Kz9N=jhR#9r1Ff{>hTps+nLxc=|m zJKPz3W=LLslt7V^GG?jnbJ`OWq{%rwGnHRZlxBEwE+u;Dr|o_s5|E0k`Ch#FAsgFW ziSVNVbaeL@mNAQO(~)n>V|;8JY#bD}u!F1u$~rru<2{fs<3Jr99$Kgw+C=5oF;i%i zttS#0?;d0q@`XRKQRCn1pRTj>!?!!sYtb4s{6u)E4m#`iu@5fz0cR_hO@BoX=a@gW zk$K2>z(}pTtDEvdexQuuS9s7)?v+$4N^cvTQWkAumN8%qs%Cr2xX1A@?T_h;Wo8xA zH;n_oe@pW%EhrPa@laYlbf+dKyXLd#+zbDneB1U^swnJyF}0w_F`ZtUZf7;KGE$C2 zu&i43(S59J;DN`VM>3f~HL6eiUdir=RNL{k%!5)T+T*3TMIc~+%hGv^B&{elTa&e= zC8OAN<=fVtWk2fsk|SOT-191NE`a0o4KRpXC9>Jy9cVSl+AwW&H4IL z^KV#nSV;c&VD;DbZu}85zp${$^LzM%KU2P$?T`3!ZP^*KFBTZJhw<|%+p)w~seb0{ z&v6y8c^fLm7|!;R`%3j%N9R!!;UglEl2kT^dO7bk6I!%xs?{P{_wMl=Al#{-p4f#= zczomrb7GqQMvvE){SSYMr0Zp(Z#c;6`}?J6y_41U6t`IGBfQrYN8RW%BI=4gewOAk z-jJZ-1}E?wjbH@!L7dTHnmG52*T`UDuO7c%BFnr37`T9*J)o zo)&F1h+$cGs*3Z`-uklcSF6gK_cAj23GhKgarfSAQ(sf@7U900m8)1JpI&#;I{Hzg{)vVU#y*I0DRm*nUFM*L`=TqAg zhpkuyq-D7|DHh7qejnwzZ`RoSWDH^q-KosTJ0rk3RwiLAso8n8dX=xajcm130r%z`%^o_a#?<%ZM7OgL>XJTS^8+%c_>*l?B_FA4`tE*Mg z?DX4qTtE4yN9w6WxIIfg2mh<+b#=#;J)_R$7cBLOzrVG9e-qCh&!Spq=aDnK*A~Ri z>rC|oOS@&VeGarYU*C4`-@Zwqp4_xNzA4UYC5h8}_~{*vU3I8)P`dIhKC|7SPpjB0 z$NXHMZpFgVSd^HT;1P}i(^1nP?-;s(14<>Ez84P<{!D-GxI{yP%!n=QhhpQ}8(%-j zM-LR|4A|A)9`9KYecKXJ=3#h0C1cj|Y!u^RWgU^|S`LouYsU6keA_DEXsCR(-@S5D zUrfM0YMo<9!RFnn04$}C+(suI%)`i|DW@ym(i!}GsT(J*o2;MEr~hwxC_K>nd#14{ zo$c%Nr|_|9rTb3cNC^na7Rzobk#`@BQ&@PuZOy*xjGDY)6ww3+MSSJB!k7>wA!&HW z*7MxyurQH6NvX|>oW>OPvCXFvY1y_F*T>Hu;bl!;N3CVm>X5CM{jlKPX4O|`;;rwl z$#_3}M3`M%If(Y>+QSr!Tq6~hI1YNowGfQP{(0ozu9fj!;eBTNp3!G7jq0mfXC82m z%GKvJ@3(7S>!|cIT+m6RRdzrq|FQ#L7`r^6vAMLmHPSjKdo|u`QrJ;GhHIIGW4PkC7rHLjcMw#}* zGM`pbGqP6;7It(vP7B>sOKCwCsu&=Yx4QZSaelX3-!REbRjXB#EnW7XGxXGdmbmAR zSL|%JtB-lmZy{-G(MRt|f7ZP*X`U%s*Fzd7d6~ZLQsT2<Wq4g7q)Yw+B4p>XWon`oE!UezSkM16o^6r-{Uho939_hbwc3wcJD&N zlKaMI-d;aBM@{D|Z?175grZ}!Th$_tIv2n@Br|?m8 zJe+mPrV=*!K3*GAh}_&&$0eYHBBI}c2Sspjz=k58v&6}q~*{9f!~rG(0l z23%zsY~KDa(3nO2KRkU0G}ZtA|0T)Hy|(O2McE@{bCq4F?3I~I(k<%}6}n_sR>p@? z$(|*vlu>5c>ms3$D|`DtZ+(CNI;YP$pVO(^`@Y`K*Yo*UPihM|OlJ}RCqa;J3s3K7qLkIz*yGyWAyC^DrLGBQu-rGL^3IY4mf z=Y*wdmXzmX!MSiUJ?L9$OMSjoKAi#2$!1RURadmI0im@WHI!$zktyYaw(Nlc&~@$D zY!H=*aPx4j-T4Z~E)9eT^T}&L=Td@2C77-pq3u?3bK-6~)3zM2!dC;7;@RPmHu33C zC+?v|1QUf$_?ND}9(?w{hUoA+`fO-SIvVj8Fqp7Vv4uJ}SF}vCm~GWUi~9Z_a2_-X z_@ra{(Hg2owwc^m>r-r`^fq3BV@`;RVRddZ=Y+DPtg%R`j=AbKaFxM2!~My)Apbc# zv*D3piqP=F%Idb#uU}7MF14FUCbuQTyf99cx%!E)HvcXwz%{kBAA!!1?&lP07pw`C zaL{6y8Z~mx@Ixm~TP`lc0HA}C1%;-{O8au2*$ZPHbwSZ52!Y3$6qL-zoJxM(Yq})% zcbtJ&`jq=&a)&j!EaQU74wme~IXX_c)>4&~kggj-#biIwEzYokE|dCD-(` z)g$GBksj{kt5^oScXXuZC4+h42%1zKjD>KSNnOLa{`T~Mr96`I?d@nTbfT*$s>x&_ zy}X%@ULao3b)Bd@i}}R)Nci(6EerAXLJf@(%rA*e4^v%We}iS_%WL{!(8=(H(nLlJ zPBlF|q@`c}Zo?BAo>uTS$@YWZx;;zbz`S9*iQV zwXml3@A7>cMr#)S{ZaOARJiS8?S`0V>nESuz`oZ<_yd2AjPLs{@^Z;IH;&$-64r); z-Od2>Co`HEO(8%~^i48kZ6R2QCJz+Ys!Ay;u1uuz@BKW_q`0KvbPV^Rpi<{zco;x# zy(yhXv#G=$W4N4#m4{cvNWbQP&(G6ew(G1;(m(DeAt%e6L*p#L;p!xgj<99TE3LZm zk$}jw&8$}1=u%p46&kS`$q`wGdv>wTyXgJ5)qiz1k0bYQgEo0jyRk*^Bwa(tN_srv z11C#ULS>a*u{ykuFV)xbV1o?OHvEtV0+oQoXoa!1NK*>@S4vG~p_1^YlglX`*REnw zc;(BJ`)=+2q#feM3x$Ty=dNg2C_Z-xMbPwHX}Dv|X>={*R>RW@M4}+&uVqoH%0{BA zI>b1{-aa??Fe*h!kJ%}v4L8e+OlmuhdEMvHZ{9Z z``?JjJW1pFGmvh4}Yc1&?$s98;3%Rfr^1`nr#3((!v<{L^bA zmXs?>DP11(4El!O6;rXnhl1PSU2ppG#5TirO|D~EEOJUX^0PzT6+dFKzKd&|V4cUY z4-z0=!3av_5A*=I^}Bq72)9r|OnfHyco7@9%)*^r$684KI^=8ZQrhI29R#^#0@74# zg5bIy--OMCm2ZlRahL~!LX;W~$Vi3+K{Ud7ojRs8V(6h1qJ)DTq2b`@N~*TYf4HO^ zr@B7DbtHzX=6;MA0%O8DSK{z${nTUqIw^5F12zDiTpcMKyBbws58TFXk0`GfuMdx` zEIs{0KeetEm97jwg1ZoX_fLK*#GRrl`ojVprow2ag32zj5ZC?!gJdx~n+x+DETjJ$ z8zgm3lOX`cWb`{aqo5Ai5*57Gmz5wOV>gI?<2oFBlX)kzPUM(Y{|IN~dKgh~ExjX@ z2CWh1PEb9>j41O*2nuUzYRvMYcyGMF%MS)3D9ftG%m@L`Rc`j|%gAj;dqV0*kB_0^ z8Uk_%shhpJPQM|W4;Bd}C7SZIbnc8QtuvoTaZN4TXhchgaxPak(}$07QV>M+m<8Iu zRlKZG?kG#rcX=S~bc-6QDEVoJB>&%$N&5^Xi%A@x&3vj0hd_i`RaQ;>ISfU078;e- z0SvC#xhnb3*4^BOE%_nYw#5U@i~Wv=6VOqP^j6q-uT zx$$TI#XD?j{*Jnr7(UYR%gKn*Byfk%y^f8I1^T;wGRAue$Uf~8vEM~v4V?jS;=xlP zsHiZSH03o?4AWXpM*hP67Ba45!?&U9>9O@2TU&^7vv2eJzXSjH@7)}cOi-My-O!2p z)E>b=2^yqZoqM=NprMHMb_mVqFe15;GTdAp*^g=>{}Z5-JtV+P8x=}G9E&Po9HCFr z&pmWhajE;`QNY3MIB7r5K3&N}e@x_HDXS`ZlFbnpivB)i?PQ>L4Qj@nS>?Df#|2KT z_(O%HtK2N6Ny=UI(uKAf8dN%3X@`+%bdd}+ioOVkn7kKj;TKeHkJoL0n*U`(@i?A8 zX<)Zo1M%bV1+#ze>+i%WXG0fDBB_-WLr7KL6=r9q&}1stnw<`#e1R$pz3RsJpK+WynjbeYHz6C>eA z$xQwJ5Q2uL4L9vH?EdN>1SRW>lhgo!ph~RQ+7cTh-OR~3H)UPz(Ny?m)OW>5LAB1^ zBq`U26@|i+QW+E61R9$M#WWDkC^Y3cOnX^0q499JSX&tb%5V7EOW96ECwTN+(pST9 zMF9pM&{=_B_djU8b=?%;VZSr7OM%{RYuIgj|NcGDURtNzqCrsbxvZeDu)}4`z}6<^ z2z5SjCl!6iQb3`6b7s zBwW#@Q($UW0ns(ETNI&+vD!vl=)hU-CF9!1i!x@9Nz2^uD?AKW3tp+Re&%8GOe+78(>u41PEXS`d+40 zCQg}L)2ppAB~sQ-+`kC~N9QMP87mSCf}BkznX`lxVLh70XlaODI{Wj#`)VtxU12E& zx*cf>JfAp1Ip|BG${WvxNj(nHG~>ApI=LRaV^($DCA)8V9oyEHV7K@66Hv;n~f4${&#rIaG{qOJ`Yc9YHb?Qw4QqM z1(N$}Hv%#@R#%^2J606h=+uzf+8TCIX#Gp9e&jY!HNEHj(3n+=dKtwU#*XL4ryAzclpTrPO-8_5PBpO#I^3 zP}d#uf<)6i)}fT})We8K`K_R_B92nF^ih7C?2%XAKhMBXF_4P!5x>YDHs0&YA zd7)63S6TUl&=`9cfjnU2;iBl8Zq@UtCP;);ego@0%$NxOJT41_fYEKcFiaTYJ+UTRaHF+*tQ?l&_ObY-E0$rMq14(SH8o1| zX6R6rlz^H-h4k|NN#f5T_d0UdmK)W@WePy+&3*l?BN!+Fy3?z5n@!i4Vx@q^kg|Xd z%QYt+Mft3@$>bT zzmuVVwbYB(mrfa_EB-0@cob5=hJnhDk=Cwz@J+WAi8vgoWyB@Nhk^_YxDAmGue4>G z*EiN|gZugbXMa5~&wNkW(NXjLcMf{*rC0X*;urtEnI7B@3LBK8M3I+B-x><3ygi})fu^pS8+>mJOkOP8UrD4g#J*W={(8HMumSaw^p4_cH z#U#HE^!~%+15A{NtI;m&MyKOBc&&AGL*I)m@K9D%RQ=Z)j9aYv{^hjwDe*^sb6WpV9j*M`edp_qv#|+9p-8$}1XMk@gfu`|2I>w7t)d|Pgw{j=EOpM}F>p90`gS>CX?u@4^ z1=j^PUhNk6&uO+vVUbld`X_V3Qo8+6j0pL_h*q+Fr6aRx#rLkx)?a*f$@%nJU@*C} z9L04(P(u2PyvlxjmJ8R;xn%oST68`a6X?R#!?Wv^0fEx)g@x;mjbYCK#?BxGxmDX- zKbjqNPtrf~)N_u0>%B1s?0uz0ok%m27`AP8DCBOsHd5z^Y&6D)>JktW8Q29?f;$3baxo>fjs%hSUT?;X zRo8kUlao`wqj7veVYBpQfL;^7m(w+a71kOrupd!K4yFi|ChzR)AC|ncWpJ=I zb^v{ibUz_kBue9b0I4?4ZkbyGO@|63nP5~7X?b7puDfzDAEQ9?zT(i!7=8ufv8S^E zBEC+p+(Xa_FCNWmz~z`iPDd6b5zW}?XandldpfyI85mMfsGl%SCogwc`T%Zao;f)- zgw4&*$6u!3{L;*GEqaSQ(|2ngVcbZxOU*BOHwTx?LCwKkk03vPojdz0Sy?{KT*V8c z;-fGM*N?+~ho^WpI0`!5f5{j1*CIwYJK5wl+egR8L)ygO*g)1VNNC_RP8}C6Y!~|Uh zoX9|s@)mb2R~eGiLRy9DHu$%@AMp84+!fY~xUE;*?i8nbX7tZC{LZrl1AsSD-7{yQVWF$k5?plTKXG<)1)X_gySqzCEIl_Bl0{A; zVBU1gxZO`c32FVgL~~2ay-AY5>V1Ny_yB zK%KMNaVjc`iYYF6g4zUM_Y->$Ymo^5a~c$a7%it~GzgnTna;(hICc7HZgs(^Dbu{i zv(>m*LgS}xMqiWOGc1*i(1VeODNr5KBAQcxdD@_@}IgHM7?};7)baV%ThL%R8oc8C(H@EHZiyo?n^3JnZ5N$oh>sY@d1(WdP zN;P8_4z*0)=HCk+H|#JNkU0x&al`JkBrtj?QZR_lfNxGP(=FD|H5C;-?!(+kNu!DTm)JE3!J~W&!pFI<5D^ux$`=0JUtqWKG%xR{?T;{pB zdxlCiri0P`+IN=iBijC#oE_U4D1DgYcoi0%_;-H(_*{d|@oR7Fum53~b?!2!3C(`` zMoff$L{&e#mPM`mAD3jiGa#lWW@g4;W_#!zI|;!2NQp<~HUv6^4A}bZEhjgmy9~|P zbtbjp4?Zy6DX}Z|UJNJK>;Fj~B!7ih8c3>ys=_9V^b(qf^6aPsh=z8XWT96k|2P|- zd!^7)MtnL7S7cXMxY;#{MDOEv+3p4=Gkz&G1C82 zt2{{#foKFuorwlgtTcEW*3g$f+m#I$cw^Hf=3Yx)y=mWg>2|>0t>%i?szTB@J~;3OHEman|B+5b^q-4%r2J z*V^RR7SoZ4Bm6;2?+-EUPVpbSt>!43-iCti2lJ2j;$`xADOUU61DMG(*E$3iD zP-i6{@#@Yq54w4OxgtI`TwetH8&(Yymy_N=sit_Mf4ug(Nbf1WV+xJxuIyC8R44|s zLJi?AS&DO1(3|>`_@Aninx9^u`#n!9j};ul79D0umb zNjlRvwGZn;2j=ngc?}u*7`BjPAs|gv3yUnvXVTPdR|cKpoZ>tHv$VX$*2BDee-G-JE7ck5B6j(LW53$f7H~gbTb}du7x4 z)ec{85LCjK9t1#7Cl{tm6Z6&f z{{8#pTnn-`<~~#EwXf{5wNcCY$szY24<|{j00d0o)DBZoW=CC;_*ZxV>bLuf_qz^u zp&AmP8m@W#(^8xh{g!?%n?>UpmICt>5p;0aiy;yhv2-hMfw9l5h63@kJ0L zAh}C7oDE?nPCB~E1bP(c^BLjS)%EqYwOmW9;y(ONAhz!m(_y{$q122h0>($hbu~p# zdC^_SI`7h#>6?kd{lh4sbL5ef?|n(1fW{QtQ+|U@XHF;YLN5qKgnp->5*`IWt|Gs?E7(pJKH^3i*I|3ANi)UM${|B-IOGz z%_OYr81+-*Y90>{2aql(|E>TXe8VK8_uwdYhuf*7oFuzo;I5PE7zowNMSLkEeB^22)sAe)?w-)WrPareV$e-XPOrjW~UB?#QRd^Xz|PX&~tzS z9oE%Xe!(Y z&GlvfeWo$M{&zjpqLN9LuqylEcCb?pt>r^NOrI$h4t$Kiso^j2)A6Xe!^}AaKIB9< z&uNsaL{qMwvhnt(Us)+KxAk*#na_w+G@qT-x}Uj0ynkK;eUq4bf9>vFisV^?WOZ3^ z;~(MoUrKnuZwDbS6Ym8=AD@1rsHYLe5HsW$E#DlFmCHrn;)8M5I?U-X)klG%g?%U> z`~g>f;8cvl`o=~ar}R}2(}3HL5B4kgwD1n}^~r-XKr!}_aOBimkz1!S4Ow+8layuw z-zlnDv^w>KFYsr!_4Vr9h6eSnl@eQrp9&StiShynLKqFY6OYvNXs?L z8ur((#njt>j^h`qTgWdrd}E-F!O*Uq zC#SF2?LJU%hXnew7DiuktCIRhl}M^w%qR^34Vf1|uM4561cU`xX|+Ee2K=2=U0Jv` z#jhS*EQ*i$$>~^tLOKHQ+3KDn!kiFzMKbjpSStCSZVcYvP`@#@Fa-H9*8Axni%J)T0OdTybEq3%C8<)%C{%6JE9f+b>Snr}D03Xe=bF;q&j&FL`5Y?7 zhQL%pf|%Cxd;vcuAMn?AsqI9=W=F&q&~|Xh4rky5pVM!EG3zH_wo_2|t-wZ;u#_O`H2b!BU#VPg+yBmh8JmDMBso>wcdJgs%L z7xp*}&a~&yH`Jafe&S*Y95IXo>k|;*O}WiOc_2eD5?eWMHK( z^_Jh5Y*e=m?%>~FI*;|b6g8#jODx~e{dw~wI+W8Ai==oD5>Z+=W^^J=dIb~-G<#YNl3*4KfK-rzYFH(FLBow-j-Ts zp48(3j?cP1@FbnrEd+wNvy|X=4yjS$9wxvL2eS$(NBF2vzLwpU=O$2BA+>|_`*#Mo zOvo9#FwG0aDt;$Ni$Q)9)DZZZ`Yt^=TvSF3^RtGYb2ML zr{2OUk*lQ%qx=xn>JpO#hg)INrg2}dp8CwpyZigdqVNH?}xA#Mb8iXj99B>bGEVxOsW z1nz8q7b$D*?U9SVYybAfB>1R`-_5dOmNP0BqyK8{&#&$6Bu$&|kE?uk z(Mt*bhFhIVvnqS5Jt2GZ_K;wGV16SUc0(*T(n|(a4phciz@OEyH`3q*E$Ak>RQtC=T!p?(`xB;xF)KQhTG9r;kzHZX;LDPS|gOHGc zmXYcnIFn-=hJQB@cTDwEEDOz{BAUB2p9Q$&A{Z#j+cHXj3=PcRrm8Th*x|zmt>dyF zj6nlUDbpWTK_CPMzRQB*XdqFu8ZFzk`=)qzL$X9m7u=4dMtSuw2dz2Q6jtDadpDP3;8kp9-M_IehnX`Q!YzTr#Z{F5VNdKf#Fb?o1U#~G ziIE10DL({Bs|4l4{ZJVD_kPIi;qj1TGC`xUUb;85E}QVQKvvEQeBip>)ai7bHTLwe zFSz8#U&1VSUp1L9^#0_cVrM;vWMJtzj1rBy%B|zW%B8L5$8yq0WpS*x zvlLqp9u5jq1~Hy9^3EC*tO!ST1g+3u7Pr}91Y%M!jIv^B>!R%wmm#oGde{7}y1LVF z)zHF+V=ZuuQx=dg;K5u#IG-JHx~)vC3wtew;kXZ4fT)a?>6enFxGPYu5P^33cqgVg zekC(J16OI~1z80gwzo`RH&o_qb4t$cDG~OIhWut8^c*dJLiT4v$e0T7&ZEy+lEtlk z0e@!fd0pk(z6&>i;*S~VjbO}r;7c+(JFh&x)d^7^s)h#Sr~8jOKDK{d)mYc9pt8^7 zHl&S_5gM}#s+aQzJb9Ez8t;!C5^(n9IZwnpYSPfM(EL{tR)le7qSAG5ElHN^@M7gv zS(&*1qRSnW<-(FQ)ol$0-8o-+L=GIf(U-B~W= z6kY1rUE_9y##xJz^~{$d3o79XI?8)tg-j@i3tGQ`Bo|<-7`V{RuIplAp&DVKz~V=s z577|ZjhtJ<7CWUL%|o1g?eD4)traKf6Q1|0&6@)4HrcVLq+v?lprsE3cKF{fe2w>D zku3jh6vRa3Ly*nvM&q3fX`FCF6)5t%GZ1kyKR+*omgyZCo44V!eAI7-HN;w5*V&y%V58+Dq5_2z&ZT_% zj>~efOmZ{f`CT)9hkO|QMuPp&bkSWO*e$`L zQyzJZJR3mx-pKEE04!;cxfEzR@-paQYV8^qMKP5(!g`H~(bC?*^VV@nGcX7@hY49* zTh(q1B_FL<*WFnOFr zFTv}g;l?tl%+&hv{iA1pMx8Did>%Xv>4alrW2!+0!^3-&#PQyrh@4qk!Rdxpyg(MJ$icx;VYcCb}{xt8cj}?QAHeeAq zuHJpnEyM(YC_CFj1M17I&mg=DOQnYiZEPn_gW97%F{VJie=A+}(A`q!7)=a_X3(Lm zrlQX;>bkVX%ge1=YM|D|+GAdc@UT&re!MtlnNpSMVwvE^=JNzsWK{@C$O!e}|3*c5 z*r{E^-3I&neS1yL8)clWeD>@R>X9(}q*z;Ola)c!YF4&~Gz!(F?X<>qx6$7pTPS@( zj@b@&M1k9#&fDzgDuevhCjG`nyE&`_XMGuHCwOo7nmoM}mgq7xooufbG(R*P*-B>I zjl>U|7F%S_p3J!Q?a>9bYCX5#(8Pe-ed|mE_BqfFGGy+vcm4W(pg+`4<;0gf%D`QR z+)}dG9eA?3jhM)(&?iaytUC9u7JRPF@5Aa+BRB^iDmt!brq(9}25Rem0lhFk{E=JSrhd%mS%9PqA8uooI4;~Cc;1lvtczpvSAFJ$xxz|gYttoll%S!^1EOk-ZiV_yXMlqs^8ObGGgXH*aDPi^=c3^5eAq7J0ebnf*=B zS37O8moxeUh*J+BE#Ot2l4@I@FA#%PI-cHwX9FHySU30W-x>A&_ekf%3-5Ky)zodp zMRDc>mwZxv>oa6&fJ|C(5UJDOtXIvdgQ32wF<5$t-I1Ntr0m%BK2(FypCS@PYl1m@ z{uZCy9&iJJZG%2e+PJHQb~Wq6^Yu$xUE}yJRgf^e8ZhOi|wW7JN|;2sFq+X@z?y&m1iWb4#*zBQoZZX=CG>l`RH@ z43GcQOjZ_lp6HD{K9x#wJPL$^Zs!T$-3Y_zp1z{C^EK|yg7|s)GV#G)61wXfvc|sfWFglkb@BT)CcXm z6WdJt-;*0!%f-5GMo#tX8>kk#S+cj3mi&<5NKlMw6pd(|j@2oU7C_K6-XjRroI`(S z45@Q$|0xac*7_$}7R$j|=!dMhndK<1Ei7&B)|ws?t2}=CiGB+Yu01!|?w#}zJc&Pe z^(zeg{_u_Il=j0qkhO&Kd_%2Mu!`!JtmdrQh{qCgBxQ@8Ua6-YkvA_qzpuA}5l+ZnWz2kMC{ob&7s%6RtPL6$F zV**3_)o#211#RDXf=D}cWGg}gR#$E`59{ZRj*J=f*TP?-x)w|t0W5+cRUX?9whw?` zL+nG=huEg|!;y~^T@$3v(4&N8C?{+rjIynHS~~ndwE(m2R7xrUSi@hxmck$myHH#p z7gVt5n9@yWSc33$%ugL1BqIx*gC6101_Z=0I&pd+S3J~xWN#{0VxvS zzL|o4MHnWskS|tGg+GIsVx5dCgEh#1t0fc2n9poTVR>Iy1E)T zBWG0S<|JYu8`?}2h+4O6<)l1>#{38#v_*Z~9>QxtF4GT?6x0r6;_IeIcf_;3Br2-%hU|qUt+CUB+jBJ%?B8 zrUge8@7&^|8ZYhW`)`Lp7e=z3#r6NFz`pr7YPVTjxlLow~`B`m+vNMmw_? zgxT;5ssRIIe)fUCTpniHr9b{ItVi`83B2k?_F^Q6>g0?7DG`aFE5w0cICmz%u6O`u z29W*uenOoOnxwbqgcTcb@qx}n`RrK$y?>U|ubt11WJ)^~*O&qNc+@Z0I&PO^RR|d@ zbyxCXapxSlyiD9Z!iQfdJ#LT$*=RYJPW>hq*M-s+@V&3}zp1|sDCP9cEteU?@b?c1 zjT5Jwq6z+_m{R=jN;l>f2vV=#nz2R-_yy$Jl=esP-@W=Y{&ZsDQjm&5YB*lN- zS)%dp#3H|&RzG$b>I-=n_~TWA7w_*3TaZo@T1y{#Qb}HM&z&~+XnO;=k@xNg=q*3K zNfhsg&$aoaIB1%Ce6#r+AHT0~5P1K{qy25i5jNL5p|@T4$*o&aX*v1_B<`jD{Z&t%p1-E z<7}ilPj34`Bk{mV6~2t$|Go@+ouscS?aD@Gv$nv9rvzHrgOv(UQ2(IOz6)z& zW_i#wG-%8TW~5}M4riFu5ApX1N}9$nfzVK`{@%IDwXu0)<+X}|y2aaiiDK68R`1bE zzTK-DAul8!{`S3=sb)5uv#tCj05h6hd|HPeNjv5RWXi%A&I{2~fHaaxd{AyLR*hVT zKrx07W~@5d$E8^904?NnvwN=F-Fu!^yV_JSF(QoXcVS^6u=QU7IJ}tOhxo6uQeGvu z#M7q@7&hGwc+TxiGqQ`w z`LR*zv8D_j!;p*Xob_SeSYH>jtoi{<0%MN^Wm5Icrkrw+70!=;qA=%V* ziivprP=R7Bt#EQ(s_qJ2B!j8{u6w=h z4Rhco7v;=t!@I%;MZ)Aem9&`IXGbUAzjq>=tzt(&YwhIZ^$u7cn%3hF)n$~?9)Eiw*wJ+t2DE_mNAOWLDz6AB)(?TKPyVb2(v-l1RB@}ulT)#qVwpJpW zn#kh2Qc=eq_d=vDTb4KRfe9cxb3cD_0v!TlE6fT!ErPtKt9XOB!17b;4nBs^<~A-5 z*yHIvzDL}hQ4lmq0!6VlHL9uH>7+m?tLxk|L8=^NNVu^ULYo>9-elnv&CA0{E^v$0 zq|EROVun4B8BnGxzr)UaPW}~e$)nAr@QT9z#BZf^#+Wc}kPao3G&F>4CRJqkL#cr= zjLCb>@;uz(A$tQMjDMS1>&m@5aprIzTN0$A++VzJZ`6vgcx#ofw%3~jl*Yz~BYblG zR!-dNToDc;tJ6xL>=zS@rX(O}C=t5ZHSwWhT&Sgmvo-HxRhBy*w5Jadze;bERu6R5 z-}zOR+ivsvv38V@Kz0~?p0qKaXuCf%yQ?Fq4ipx}fbW7WZQ7O;H~6ly!vzermw77aHacxX+@ZPLja++OUVH0^c{c{9zxdJz@luau`D9B5rr&WJiBrVH+(A#e| zmWaF6bdQY%H`1PDfF|~vB`{w5ANlu@^vjK4( zPjCM!*x`TM@bcx6i^zl_3NSuU(A*8(C_)v5F=xl;NF8EE>qw&n@xE%_STEIucx|=S z1STd11_@gkQbYZUJw3aGJJzc_;V{Y(byqRg)}2pSo4Rp70*xSGT8SG>s}O|&+|MHD zl@(`FoYtW-K&x4@;!t>nUb|S!#f+6&SCC!7qSu0LFVWHCGA@@*r6K59wN1X_iHhSg zIFaY~vbW_)du@hKmWdA%Rwk#=GAqQ{YsL{`kW+c{{r-{kfSFV>HaaviGPTSQUl2nT zmYUI~ecL+eB_<*i5ss|WC44|2kjpA@If_*#;)UwVKR@2@`_P$?;jOw|2#sxKFmBr1 zXX?L|lHMe*N0bFda|)yD7?WGDbp!+%AD;H=l1ZZaX>o6^{&27Slr6Xo$DT`?AOO&- z0~8!2od52_!f#~tDh&G{Kv875wUDj0u?))5yc-~^s9Z5t-dNi>Aa#YPdGFV%v=vH& zROQi(Xxh0P;BEas#M_r1K^jn_aLFuR0hL=z?FyP{v)^CVJi;pn^qOL9k6huE{HFRl z{lnc_KkJw{Jc~;2y26F4E$Z_!1>cL^|jPv?K# zMd`nPE-I|of;NHXN40hRZYs9uT_9iw3#xKPs@NB~79R9(fI5p&_g5}{PZ=N~J`y67r1!Io>pN1ayI#eL62 zj&c5MfT~&aZu>Qa_gG^SO(_uxrIU(I4C)-24ul9QjoJ+f1!o#jBeS9bBP`ac7|!nE z+ZE%3py6u(3f)R_Gl$*cO(DAmWEypfMaXLPJSHSb6FeWT)NVdFf zB~Vp$TJ>c*%o6~KfKERq;(UTIWJP?T7Hx0aa0z?&S~1pswN%4Q#}p^FCWE^C)**9N zr`++6r*@}HVMkdz-u~2+Z*oRGs{pSCf%4qE&`L++Oc}I*JJG*n0sE~v7rWc*re{~tDqxZH1AVU}srpvSMIP6%ptthacjMvp%qbwgAS@!ZaURO8(VB->Jx zWN>MDxvXIt)A>0KzskxK01le@YctFp4g*kQ4#H7zhz8vdii0$jUzTneYj99*LPPPJ zJe<4%A`lvieEYpQ+LP&0Jo6^tZpBAl;3_;iL3=U&b?x4-q3f37kx z5ktgfDmmFL@92o!SPsZ!y4|cqim5yfMseHogehPWephT9^oYJJS+d{XPCkGM?0oDo z+q_E_&p9jkUf4t;=+B!N5+K}1(PsjC&DH`M>W0l+$>53m{K$lx)eGtL#eAlmPKF}S zJ;bi*{uyz^Cv};%v(h)&bYxxV>9yi+@qumAu#4#q5F%vs4{*`*m~~IWmnUC9$Ov2T z%8#Z7=nk|NnT_M;b^}&2E#8)7zJMsAD^?zBfoU(E+*GpZ!N&>EPzl5|8=-_{noD4% z>#vY zq=9(l?_cv|(-NA5m#^YaOjrX5c*ye&S-lGLjd&_J!B2CJ-Wm022?nl>KXwhc&2^1~ zm%!q9`9%@me3un$qv^>g6Wamrjj}hHDooYMzb-}^8H!T}=eM#Xi?x$3^oC;#11vT0;3|62!_A8#} z>yuv|<z(9sg1O}@rDesD#*6-}9%YT}`0O=O+2ej}$MiUxd>-wZW|N0dP{fCG|v6olNsbAllt zfYikJrTE8TyYiPWdmoY|a05IS8fu|etEj3vIv-fY4(Wb7!vpnIdM|@kpYek+nHy*b zC$RmH^@2vcqiV2va(sXN%~>4y+U=yt)PskzDTcW@1wAjClO+-bj~G;$DzGTWqmq5O zz!aiS5^<7S4S#?)&uqo${g9aj-z^Pler@}e^fO|>g0lL4WE=?uIj|}N&Y8J6wh|@> zVV?!uEX*!33C5r{$AAJz&ft;hce2o2Wq!qNZ+W00y=r_PlFClay!d$0>XNXJ;Ags? zJi3nC7R7g^?&K4~8Vx08Z8#;!{uv0$&w%0rVU9mQECg9aG&H4=1QD%=81T)IjW%_- z#r%PJFcge_KDf0!|KdWNXK&8{R_wS517)LHS(WtX)6vJZS>0Jf{&edWBfq0euvq$X z(yw1zGYSpWw|+tG(f(lNevP5eqDj2A`GR3yGSE)LusbbeDsF%>#}zJ)WG2Ol&=~bQ zK;CEVjLt@QtBypQpLttXUcU0>bg?H4LoXoC4UR22v};&G&b-Gn-ZA__vyV;jK*-L> zxE<)L0X8~>ZfB+xT3>Xb^SSZLiAexd_?b!_rW*e6TlTA*h-UzbTbr*TuK=57GY=#I zn3LoJIV8H-4zwC!L*U-RA&?0%UUI;CKZ6$3j~BmCRAUTQY;>Ef`&@|FA|Z7}#oM?b z?P0lHo8pPu>p%G!*6b%~m1kk6tURcO$X}F$gFx&QpjzFPCn5d;eWFzS2_4=(|1y8p z#wPHsPiKcfvv~t5aU568AzAoNpWAp`%TsjJkaLJf(xA96pb#3N1%KKpkuRnWg>IJU zJy(IYi#%PzMuzm+0Nt9XfOW}0p<}Lj9gEP|08GXmQcG>okt6bM;vT)-t-)~vCBWT* z#vyY!XKL?#_>BP&mE$)sULPxj;Rzc54euCv%i%?JTBhKtb{%jvuuo`r@l8WpIk>jD zo|}qtqi1bq(xoN0_U;jop97AF`S4hmU9*zZ`F!^X&*qFmT>vQ$Z;hSpdg|9T<_E61 z7Gi;~LGjBk9m~m?vp5=9KEUq)#;VU1csK;JupBHiHAcFB_*`%jSl=i@k3XHQu1t_#FRCHEHlO!N zk6xG~qu|6l?ITv!RyJvPk{7GseZqefPRIJ(Ag9WT!%~ICansBHXm!`uctKeysT%+p z?t_j1yhEVcHerowin_ZvEc>cT#N5WG$q)Y481?#R&!zw=;;Uctj9CX+f{~Z-?qG{r z|Hz24;rtM_4S+-BS6pGO0BEfd@(}cIC_DWZgRSzsuYwk4#jwt${D)F^th2MPaQ{jc zTR^Jbu!u~8=t&ptetLRY0!@Qqksv~#G3?T*>^x&tSOrp*5$}dQ>+$V=D655)pi!pZyC3t_DHAuF-j+IaE{Ooa zrxgoBE&-Y5R#v`1GQ-`m{nn5FJf_k^z6&SNZYzPNat_t72&1JyS%#%Da)G3kit4V4 z9|SEq=9)rc;vU%keZiQc3MbXE>(f$q)ThGMF}W_&rvrf2?UDt>Q!ni)-UA>tI?9xP zPcmey?Fbktn)wgfWxImb%d>dlk@rDP_D(iau)Ep8$IbeUI?_X!iT{x|{~oaK$=-cu zONfTz{8j-qgiHV}KEu(PSfIHDvz<<6QlL885rd=Dc8+KKqtWuRPe4|s02k~w&v#!ok^qeC<61X%*v zwEHfXW-i^wtSp~#B3a`MTy?{t=9A4>pk{@=XyzELuVyRk@evFTukKQ6$T_D2sdG|~ zIrFkXuFEW#viBy7vt({dVhrbR3wu5e%tk~Zq;Q zN`dG<1+M@#H8mvHO?!46cRKsY*2|X(049(OCBOL9oW-p3)x3WB$)xqS{x++cyqGYu z-sweEs~3~q(8N0U+?L4No_~)`;U71knK|-Ol9d9CB8hzi0~?@xvH^T=zGi?Mjf{<^ zpz!6RLdGMwd9Q7b_Gw_=`q&~h(5TO{Et%jF{Poi*c9BQPR0FO|SYxmY(FpV<(*4T( z9(P(fF_ahtD~dGqu-GjRSC8#&eZz}uhf4#tX`hRz^``)heuSx{=v+jUsIgA;+NfO7 zWcv42(^6w6uWy5Wu;9%P^06Ut5u`JW87`DFod zQo7OEX>ej#z)I#NF}M6r?Jr@7esT0VKj0T^<~Al0$q)X5k#+y@FB6&7hnltiz|nvR z=;U*ijznR2+mmNOa=%KBlf1doK@8B4>!0b2yur!D7sycOhM@V}*4=lPJ0_e!xR==9 zBX*&%l7GAP!3pD(?*4B{FMjQ|%#Qnw2Mb8$ls^*do0CT~BQ=n$8UotRB4K8hNjg5a z;1cOl{P`csHba*N(LXE_)mX4u@{C_@jfwr&W!%KFO!j5mxpLaBGSQtCqPLXX>sPjP zE?2>6a{tgFV1Z@l6AdI9R+r_B&fkue>+i*`A)B{G@#|;?F$S%OS}Crp@uqolcfN-K zhT4QepCzUHL2`)l-v7_na)mW0V@S+$cJ_l8tm_s#}(^ zG;1F6GA5p$_I?`>s^rtdsIcn0fn=6Fe}-%%CulrrK!|(sT{0KtZxljka9`kF)F+ITIa@q^B z>JUuJ9&ybv0gCWeBULh6Tk7MeK5uk<}hGc5K)Qw)ruok{`wo8p{w zUkUDGX_Wv~lE~B38)cIIO1r??(bduw!u!rc^jwhoFqY8HbKMJ;WsSYNy%xClZf2FejpN6k}3jvZMKD1 zHpD2e7T&J5-d*h>kDE}5!6oJ%!-jICyaz1N+P?#RCpQp|SIy%sSYeh0=57$2SAXJs99B^W4a?Rd4@~+!22P z;jzD>)hf%F=Cl41J~aG_q{es>un#usJKH1I>k5mD74#AV>-Nhyu&igL@fz)AVjD-P z5*UshLQLzs0Q|kvdR|Q?$B7CB!pH^?DICJ_wU!rLIz{_%gXc~VItPgeAbsSKKoD|X z<>$}CVMtZ<`F|{(cRba78^;f+j+JAJgcD`&l_=xbmAzL+QO8Kg4uy_AvLedP4v|gD zN{EW=B4lTW@La#{=kKZ29cR+u%s=zq_&ayb@~?>e z)GPDpr4eM3#5h`N#U)&vBfNZ*zq8`IdN>K1cAP3(L9T>tr2X@+dJN||`<5EW=VRG} zpHWhO7U#+W*~Ncnd|#P%YRbiL~++ zJ2g8Q3Tukz%hlE8RUS09g<4X(G@;T*(q+Zg$in;U(qfrerH=&4Yx_rD7WW8y{OIpR z`G{9vimZV^K4k9JgP2fZDFz#)S^^+|U^(o8Johk}JQymfuXY-M>TQ1&W)o@dA7F_~ zX;g5TL8 zahgI+hm87g+CSmHPC9r@OG7OlX|NVIZk_k-r!}-q-J}$orZL!OPjkKc~tHYTi!5ZW}nYlMS zqLGxFiMiHtED)3_1r#+$tM=px=<|9Y(M7E}vXnJ$CX!TYPwVx!jMFL$aSJOL`&9k`akoDN7eXXyK{9MXUy-LO;v zv4`Cbp(?pQQ;f}CZS+RS&XjX8AhX(E0UE{MNytaMD!rpQ`1!LNRKJc3-?tH$GU7J* z?`r-BWcVVv=zSXZ8MC92Tj9J66xG_BgEuQP9xN1;md2GV3!pIVfz6TH{ZB4k_=vTM zx)}%A!fTb_`g*o2WFO5YB^Z3EJ!N>P$Fjn%0Hvw}G~H?G3LU#nJMU1X`K#z_75wM2 zfWLnPDx?c6?rOB867U$5Y*Lp{HR_4-?J+P??)%>T`eYMtkY>e=51Z zzhin2`aef7p0;i9TzZ!x%-zNXTQeg?I+q$cGM$(Jw?mChh4e5yDFI8(M~9hu6)zRY zV_?qo`|p+Q@)-CpyhF?jrkaiRv`=Nbr=@REb1G8f=&Xf4o=tf-6l7=OT+E?J;@;a4 zM=#>N0=t0z$-ofiXhv!CCM$9>PNXLXIHX!SX~H(I2S4Lfox$ECimm&V74h2p?ld^L zVJ()+-%~NoyFD(*!~+!X`!MmiX)_B7nFrJraIu44D%iL=aBX1_P@+|FuS1|UufEnp zswomJ_iKKo39ugE+q<&4wH0$(EDw@{Zr(}uaZ#3gKGOOj!M9Uo=HfXS;>KnKoCJKY z4R3s#j+XoJhjwIS^qnScf8)+rrSpLd_Q`uvP1}W9dn&?`zsNP7z75k7hK@Bv#<^F^ zkL{1OIq2~);CMcAgIDiQwy;joMQ?BVlalmCd?)TnK!Cjy1|I%9eY-zuulU_r`)rbw zcl*PchnLkgNU1}%yQfT1foS%rXO)91aOoj;9~e?#YFASAV;P@uMBm}+#SaEgIMMPE zTfTG{j)`bm`g*0fthd8!apFKgoBGZ**y1|VD|PI$(L@{kRALo-dp?M5lI@wV^S29p z6yJD9gsqs4FEH^}g~-2W`}_SQB8tpfb{gJ7oX=lWT4MtKP9wVQ>kNTmm?i ze{7)%;sdWit#}IPhVan{_H9t!vb{LhY8muNyn5c?=@^|M&1Lj_ z{0`$ov$yMIdg#5FISz6o4j!uyX)4UaO3>{=ZmcL!n)-o<4Sy2{HtwSBB0 zYh~L14#~B%wlhXoV_X4_2%eh@x6Zh0YgxIJSZ*wplxNiT%l>L47>g$HQqD~s*@W2*8R8_!+0nKQ341YsGB-%{YS?}AMz zXU-GO8S)BLmerTa2+N0}DQQetI3)8#+tee~IP$D#f!+cqJCaI*j~Yie70fjx=LcWQ05@7IyR#IZ zV|NZfl-gc-6TYH$1lh`+j98|cj69RnRd}co79f%VfUAU49oilbyS7t-*2C5m3}UJ} zUnVA+kRJnxB9QB`D>2mkOo#c98^2?TK2AiSU^+)f(qBv;* zGq!hcas+yi91ldM@9G`#?I79)QWpL@wEyG!npMrVW=&12eEQx%U}qN&RwEE(_dydc zlbUc>sxpkqBE%Xq$$w&}2@n20?JY!o`4I_$sZFxa{N>z-jfRATJT__n*|%bzX$>qC z5<6jP@Q^^u=eFwDd6&ePiT%sfa(k^%u)!BC06GGG765hJ0Wc1II({H!W)s_{r>tu2 zdX?!|Gq|O|dUMN!;SM1@viRaQS?$*d$+r?$M#nJl>|qDkHATiLd@w&cJBgwzy> z5k$DCsQ(oyI*^}ZeT}^}T29kW04jT2PVPVj%v+nMSyxkl#R7)H@GLPbFEQ9&W^H&4 z33Dh{Fm{}Tw*r|Yz&b6dg=+Z*Pi_ZpVw|%dS1=2llIUM@m9GL(#DT)T$(L6BHES!} z=PU4KjrU&|zg|n&=f`pUs205IrF<1RB<_&(kAL?o; zJfzUWY(Q@fKBnO6ddgmZXYOwijqf!jSQw~{3EvbgXiz}Mwuiq2RYooRd0cQTDlj(i zT{lG|YX;FPr+bAc@)9&TLe3SgG7Gr8JgS|$1X~+{$Br6u&;t&!-l99 z5*=`~_k-DV(~;rg$cgMScZwvRhu8+&6>W-uaie z3VxXNF+6;V1Ycp+-2~wELx`8~pBILpH1qj?1XrhV$xiCG9YBq3#i~Dx%>-d`Y;fZKSbcPw$n=ZSUcotw zUx#AtUk3Ipz&vhc#pdhU8-%t=u@dC}7~Ox4oMn`t3>hNvn;#OSqazv$YBxz!vH7oB zXJ@Ox@B<6E_rNm$9E1;G@_ij0WwCidN_)Nmri#ztc)fmU`OEOIiN0fqMpiPFRrn@v z&TVCN{mu-{-_fa<=0a4bm&CLIfy0Ki?ruBVb8-2ibTE{$Tum` zUFdqSzq|uu<@@jBRD)>>wcXEOn_l>_OMl<`fTO))kPPjcD(u>N^2(pLpl=z$2^WAQ zXuB>we#o!Lkx%@)mHW({3KS}cAdixd<)ZLmytUnnxVCnhj}9OM2qI;m_HhPF@iR9{ zC|4`;j20xIE!l1ZU!mLceRJT4LGt)MlWi|}ND$KuOY^xO%8*8ZTNgMTt7m&XoNggf z<{^BM-cPOrcdm9SoKGeC%ta()!ej6cRZ@Mt$3$!TSg5#`6CKoge_##8&Y0)wOtOVD z0ji9RF(P7OGVv^iTh)Uu2fcNpI+oq4@?vF{R#1#g9a&xTqDd zd-Hd9ia(^{q$c7-QK4Fv-reA$hF;YIf=$hh+au7A%y?Upa0wL$@hU#K8@TfT8eQ0w zg$%wBV;`({)7wr*oKp&= ze^>&!R%k)z0B6<+&m}moFXdHk@QdoV8Wyt=y(hnLUcK_mB`Stfa_+PB(Y`~GLp>>Q z1Zb8NdOQ1#S^ z*Sr?x;y15pHS$OA@>-Zy!{Juhq~W_%FxW03mE!sIhXka(hDS>3-`Df?>OZX`yzvYB z1=P!YkLUG++meXiOpD)d>P_>m)8vgSsGq&%!o;D*o$TIg&vyBHEO|57m2~Kg@LxYs zN`X_1>cRJ8kYWFsZhr&s)W147GLzZP^IbsAb~4h}5lA?BeyHFc!TdT*K8o0VVL zF%vLkj5sfWLaSqB1IBdY*g|f}0P@fg$|ppH1FI|edVe(vC2By;nR#>I;u{EAf|PRv zayhunmYnOC8GvU*<@D$zTFKi)grX=VN*OnEuNL?^gJv#`pijU$UZb+1ciR!lx4%VL z%7xJ;&#CDb86m_S0QnpPKWH-^mmKA|vi|8Q;o9ga#m_%^98%xWpVIss8Ke+MP>DI~ z_UFgr=ROMsz&RNQww#g&lTG#$k>X+F#r1}@2ajF%Fej`zumH!u#x(vFHUQU89+bkU z;1N`|@55-PrB87gSs!~p+pco0;>&MP_&y>&$qzjFXCD0dv6m=W+zZ-cH*7gW2AQ4H zAee6zX!$Q>MF=tv8aOdPaqta->6zEkH+K;KV$PH6%>VACk-&e-^|F`caRzx!JRYrJ zSZwav&nD;tP2mQ=P$JFh8TL>C;5(}om(xvmJAQmjh^s<@+2P9lu^ObKy|mm=DWW1z z!K@VJI^A141L-^f?=c8+<$m&F%EOaBBzlAmR%-{d9GnCQ(X6a-8@z^n8)s0({#~mY zKOP&;ng7C@!A?CuPTfZ^=2p#3MMZqk)3G8Uf7&lH&aNU~F${l)04k_RZTRvA8P7M( zg9P0iF_xdI%66ZD*3>7rpV_28^`M!oDQ^~nt@=SM75sriqnv&!Q{AbV=AarvlCh#&S>l$B}WT5at*CMpAQ zH&|#tg!0xJGm)TTDf&OX^n!RqE!?w2EgnM_Qm_~tzx=J-Hq8u8#2)O!!mm;gU=9v= zXnK%o2ncfJPzL5i)A~5kMFm4b;GEVj*p2QEfM*I+rgwF(hK!lUVC^$Rl#oA+OtV6f ztZ1&K+T$9&+%J+@4(ntv%ZZfmZ)`;35-^6l3%E^40jVgRCh?`h0y*3J!_;ku$@=6v zY2PcrRmwNPn~fSZ`)phKuAEkmBe1{Vpw;DA_21dsf>XVD2S}vYhp&{`VIScul)PG5 zu?XtbXSiqJHs!$b3}9CMHxi0$4)x39g_RmD%Z_G*0@UN}#%f%FBJ}0tjQ0f7ja7ee zdBt-=LIzR*0pR;Naq?uusrR#`EtHPJg|cJ%1jkm|1;|*#ttJH>FI;kU=7JzI9O~mf z%&ebqK~qt_TF>|_zPz|R3Kn~zn%}MeY1g4^yOI?`SIffpgl_9@0+tSo)3J#ny(Am@ zX#o!^I=r%j?w*RlgUp=n-o35Y#tAK%-E=_&3LV%xl<$FhIkZUlHahAHx)6e~f|#B1 zSA!b8IrBJco~@Wm(AFUQoSrnPGI+lHS+;(iMn^p^l)cQk_1euH)qqF4;Po3nP3XXAo}z1z)6O% zVhP-B5xIq2@;kC_v+L#4?MNki;rU-J*z^;eaO-x)oFJ$!bAtALuJMSbpRE#8F(?Cu z-6$tah)J;0*`JMsVraI&QHOVOqRgIr7x>#I>0-l;FFrNd!nm=ELqkK1HU+UFH%$;+ zsHthB2uC~Fb2$0nYC_0ef4rs5i9%bOV(&W%``vkjDsnh$Hw)WfCg8wEjI#iD1>*O+ zxXg

    hapm4AuAOFsEhGLx^7J3$ot(#Q{}cJLDhYIf+nMz*Iy}Whsj^U}T%4%DqvB z#(>sveI~p=He+qC1a^?fGZG8rR(n%W1Q0qeUO?MX#u2@5zq*^*O~VkCZau9|hvC$S zw}X|Z`n+2^J68abfea9#l``WrwB|I7%f7w)wVH%lGi}O%BBiu(+Y~njccVD^TO`ui z_B^}jHXUOHP()-J1$7;MiJrolO~mGXqLJnB#Kh%)7tmJL<|-Lt@cs5eptS6bC%93e zztQv5(gK#dzJ><3lAMFJyg)#x+oxHk9vS*)l7Z}XkAR`eQK;jj5f z3?}yPREyJ zkHC&&bz@^=Z}j&Hepp-3ig3I0J9 zCF!T>(}S?|(qwAV2@ilKx(Wl*f2zK&kg`1z8ZKGu4h{RV#+3i}WpfzqHmP2^syq{v`BE36A}Z5#2 zke2pax)q0)SDfE5G-LU!`&{Yr;zZchQ>@O1ns-ydmb=T{0%+g69`}!nDS0| zQxgTpo{*W7Z@~OO=v9yQh6Cj8?garND&Y$KuF*zIG3N1)PwzLy zuZ4A*vQ%G=%<6>IS~1g1ILzC4`UH$3mn3oEU{Vs&{)4pByxIh5y!~nJ>bRbY$WH0i zcxkLCYAWUJMGVb}3%!rKtk~Hf5)VSsr2PxN3W&H%h%p`(R3n5+fV2b$ii+zuT^!(j z*fuL7ITWbZEOPp@Z_+azpX17roLwq@^b)JM5Pb{|o1j(5_e2?4Uh*1N;ovqucw*d^0vv^r+w$ zCz;SZ$qjGH;EOEFZiEe57<51RZ?{RO)@#yp9a>D2{r%J(t`27%GuVzq<5bUK6+RCR z$lQO-3ci+~4XVWQ$56p1I*+k)oEE2`K$)bLtXekPtxd7EFMS#rNxfBYeAFxchX+&O z3+@a>#qaH}y)-5J);-1-&p!D6mK=Ub$XEdrpwnxW`Q5xy(GA-M#+%;G#Z`l_vFi>T z>7Z@Jz}vM2b-1mW8Ov!hr^p^13yjQ`qKU~%9ylrB><-Vu6mi(3=D~Pu;G6RA+6sv? zsd87~nFc8g1|rb5b9IZ(v5MIOph-&%FF-6>iNX-m1hQA|d<=%%y;{xlPL)9%|6iz# z5Ms&hn}Gc{u=+PNfp;t&$WwamjG;c|zg+}+M>2YlVPE8FB-4j*dZ0;m9AJD0(*|GI zI1O)m8v+k%qGxE@%oUP@9>44@xx{|ER8#p)NH_h4@@pGXG0o8MNUs0+T4V&Sk*CQ( z@C4D}4@@AQK{W(t#DUzZcOUXx{xh={B}mVS>RRlI{N_ zYiFUDV1vS#uRzA0m>8|rG65R6^tMv23Krh(zDug^hP?E)AI}^73cef65Aa5aSs8o~ z_|$2JB0;fesmROj|9+@`QK2P2!!JBGwf?yEBeo*ySmtAy6sI|H@^fQQJAlpTXo$tx z7|<95FA|)jwD(Kun5R!TNja_)T99uxJ6h%r%wM1_0aW^z9?6(+su)&OJSSB+l0FJ%cl$LQL~!f9bYZ~w zYL%%!G#W0ATZ7thMt;Ckh;AEt#9&s?3Rx34Pp?e4f4-Jxn&F1LuD}FE@Rz~@R~sXZ zKB-BA+6?6e}g!E(s9}dtKaWwt>+p)DgPNG=RgsmQCFk_Sg9$W zj?MTV_=5w#=AUijpttF;DbsVxThnKS<6-cLI_%Xk$Tfl1^$PjP;1Pk{8mA7!`NU-? zl@)KBl^8CrtXNh%4kPa(KxJXka6nf)7hH-|^v0RYMc%LdHX2^t4FTr?ydLm@MV%Hq z?>AtIFD4>pCm{-Y<;hX$MP(Tr<)nXIolps+sX4dRdnjWtAxR9GSHkFAwlD2-(WedL zzxBI#B_5RY6yY4gI)VTBKIvUpT)YII8p4UPHcj+7jkH1tsl$1I=V)E%r~(q>)~0>G zcVmwJ#31QSP+LKCC~H{%pph&3Ut#2V8`)Rnblg%JQ+Tl&t(4ySZ5^NrFf~H_VT*$$ zQh7SUboWuk3A_{^Ysoptvrq(Kv~Yyi8hh-`r&W^C(-;FVm9D_WjWm6e5Zn%#pB8-` zFiC#Fz~E#N1i^5)TO7v-zm(ikg^4TFIv=E5EE(*GW*vpLPu9TScEMBekzLIJ$k9FC zMkRwXD(_L&G8Zv6wnA;0!o8Q80nZ0@2q2k?^i2t!-l{l?tGX0oR6)_~SzgvZI#vEv zQM*5vz?kx2beYevj1$XFJAn$Mlyr2o)62cbbM3Qf$$2awydl!5hp?=`{KAuC)TV@= zAf-krHX3xYLEHySP`|;Q0Q*Dyfg#ns(U1#{r*uzn2=9T}T=v1=KM=amb~9=q=h!71 z&$d3rj0L_N0$u_igVfmFckp7vHunu#smxm%?<-H9VCTTXUQgR%x86$C7GYaHPw$Kw zVnCn6c2{Jw1ZUk!37{{)Eo9!{toG@d+m93P#zP7lqmD)lN2|fXGXsCZ2QcrI>YwxA z?nXY^alpQ&F+YGd(t-0Y;scHAC3$G9v>srrzaTRiOLdz!p?<=kn`R|S# zCx4P|<8@zWh_>(nup(hIyHL}gDY$1?L?`y8qX80Anb7IAHgWNm2$n<1`WE#m0k61n z!mp4BBaSTi$mUsBy*e&UtewI;dG*I80^|L1SveB}C#NVM0Q&~shXMDI^)w$gP%$vG zChVqzCCvcT4@$M#8>q6Vfb$RqUx)UrdhzGN_ZNg3ekr@ujzzLylC0`+$SO@hY zbj~Jtme2K(lvVmsnfe3hM8(jmJ8j{Jf+qxYr6{S1Z&!pdCVZKPMd($!U9HB(i6Owcd-3J=)a!q?Pod5SD<;y@^5;aj3a22)@%&?_5?=vYTm zDA4r4)I@su^=HHqAszj0|FBiTG}9hK4XfjzNTCmHg7Mdtn5<5wV^LA$7aL^BPID?5 zs->8uCpEymp5IP^05!0RBWAT2)UU=aS+6Wo5uG0VJMtTD6;CNrA5iq4*dxZr^z-6+Yy-wum1p=^iE` zipx|nS5mXPYI|K4#iW#*v<`D8sZMuE6%pJsf=bjG38>rvzX%(*WJk2sxIS&#l45CI zbRX<_EFy@Og%)|81G=OW-%>1&qoM+Qtys@A>>OTXL|g?kWdX~pY=o(o`hv7JRi@c_ zne$4Gk2rd17|xzKbM>=3L|BoMB5h(b4{TefqO;UO72nOalro(QA;2{c@9GZXbp>o~ zA&>^UE08dWMuEP@XLqnsAgoZNY6Mv+w5dBw>XpL`xxXLSU9 zNebXy6-8wYcVJmhwrVtuHSTWjX;F1uvVw;kWNnu-cga(2=&ZZa$(8ad_%%QOBkMxM zwIhlpnNywn5*h0q=nRR^pwJ?QHE3V>peg8OL0ZQ-M1>V|*|t`Dqi#5Xrx@~&=`k!{ zuufP1QX6L24?EYdUcU43*K0$n16NebSW4(wL52)H^Ki4#(X-yaI9{Kp*j`^Mh^yCT z`aYBH*?ZHZ`rg+<;GX=NyRyG~;5J)q(Rf}{k2rEV#l+Du-II8|;e?`N1MKjbtE;PP zf_4D`kOFBkm;j4GvR=j#z5Ud=p;BN(c;ompebr?0V07|twPnd^QKu58Wv69zx(=NL zoH{-?x1>ryv(n7DZYFEe>h*)=I-6O2%&pzW!^WBK`PJjWzo6WYa4%r)3CK8RTM8XJ zCp#w~0vapE3$FkSP#G1avpKcikdasABhXV38yDhh0bd&cB^w<2vwoYltq=)|cNL|m zlzlk?d(vIul8uJ>FyyBiyw-G7S*s+XjYmfOXT_dh1Rou+T;PGr0HFN4HyK99#h$|u z9;sbn?7s_!ZJGbhWcB}_$tNny%fsy1Wd0OZEg>hBXyvUNtnizMNFnv5QnjVQE!$ zI%8wia4G)N?$mw26%q&b!+EUhnZ9QiH;@YpIy`vjvn_AGbbE#72`4McRA2f2tWuK9 z>@@L11tq&qCPgfT+jPGvZHMcbwl+#ZfKDH&xW4)7?s&%Ut?DYyIO(gL}xzr7X&+KzF-$sPJo2 zl7<}??^sUfbr?^512FTT0Z8rqJz5&~4%Gjec;&a-O5EqeZXcHL%=Im@J!{?42K2hm7j@p7h#@&YKI)!7*B>k$d)m7d3U8D?MFhXAKkY^S=7z z-~N+32Ze=&P_rRsS_uh>^m##}a}4t@V*`RbdLEVTd}2DMO%lfb^lGh~;5%XW)48kr zV5Wl9J51St%JmWI0kNkPbZ@Rj?w{N@(CWDC3_A({1=zZhE2C&X#3R z?p&+VY9~6plaI{%kk^vo!|AF_$tUn6UL4ba4Ov}*3=$L$ zwGq<~8)_6wHW^(Rt)KmoJsR6sZEn_3KaR%5Uge4^-xU@gB(}Ny+%r-8sr&4Vk!76j zUQz{w(`sl~_hivXWq<@7r3^wQta=E*5GOp?v-+B4K_fdXz1_HTFXyV{ktLP{pDX5LdJ<4G{CaPML}>vy-SBG+PGoX%d91I?3z`=LT> zGUSI2RQ!4GB3-LqMnY?Rzo{9PD>s%HMHBWOWYyQuJ>={17>!I1#7egk?9bAFs0a*f zIgXXb+>Q!d39~EiA7QqQA~NgzdDV5XPI`&^T7?gzCx4w4jFw{nSkwB4G$X&bN*Dbq z812j`ixW1*myG}1@>m=cgoa=Exo37kD}3HH3mm9#bvL^!fWZg=ilGt4J}=Br1(dg^S0GPI(1)uXYUC4FU6no8X8n#dVve!SndC>@Zs87Mm2J z5Tbl~fNaBt%qx`2&kjZul{NXSjMe%F{2eSYYyKS~L^1Aj!V&sCsJGPvnlFt5sta*Y zU}-WDnkyuJVCP`Fx|$0b@o!UYeRBI_Nj+&{#qyjL zO>^p8A+e>;9;1u7L>U}^yfVdK`TdYRNU`Qj$Bw_Pqp$Bi$U?7=4)?*LE!rDquB^p> zJ)O*om|^i%@F2B~bxW?WI=FT+4$#qeLD8(EJ0ID~O%X&E_H9tW4C>@v1kE?^J`z>s zscc7JC(*#6LW$K#^1 zK1KatWJi56cvf4g&HLcg_p_Iq)B}zp`&~_E*yrQV#fMhZhnxwhnl}zcq=Fb2H5bP!!-Z1~7=nd~Wiof5#~$ z#lPcp$$g{jJzD#vhav~rrB5dKYUkng58Y)Aha-zHKQm-8;>RUnKcA$frOEY0W;pAm3`mM#KgCT*29Tjp=FhEV zFKD8UX!lj8=J##ga)p!WIaZ>gR@j1nOIQ61(!6yF(N9!kOCj29Z; zK9T&l?kDST^|Uo_B8VBM5ojIej|zTgn>LUOh8Fmogp5_#Bf_Ia%B4-LFhBT2@SIy3 z>gUET{4|J{5<&WWO^WiruOwyf_haF9rcwIp+_SFd(zxXB9{8xFZAVwwMI=!h{vEgn`3a1uAo&8_cVl}Xpg-5z(D+$Cpt<~sWn_;)nA`WbDH zPs-^3xq_0X!!d-QB1jl?Y}SbDx@_7VhOVg5uc~PY(Fv(*m>5|hK8=#28wXaCfANB8 z^v-IGh30}T#cOhtRDQ5)gqTG1r(l(@+jx$^4*AZSgNqBuRIYT&h}9NUfYs15^$*J~ zHzh7jI|2_2wzBI5jP_)JdobW=C*TNi=PQ`JLqufIJSjh9?)56SunEB1@)c=cpxE4A zTLaw+P#KKKSTECD-wIp{9&lveXwES3{a5#M-|J5BOgX9$mR#WlVxm z{&C4gC}6grncwO#I{G!AEB2NCvost7+8jl+!s9A;J%uVUAIo~Xh>Hg++@2HvRrQR> z9QZiy2jF9lku$0%^s=trszS@(h}6-b&l1I~lrwbQyrPK0)W!?gUX@JqNTfR`$^Ry4 z5H8R2Rk*@>>b)F{r0ehW@Dkq>B6bys$2jLCRG&b>t6g!g?L+i-uN_udp4Dj?ro|>u z%2)Qu^5w?sI+T=fWzt~+mF3y7?26pQ<{IianSu5ZWaI{jT=H2Vrq8mW{I^RI^Ivd^ z@mjd8DjT<(;`y=he77wdPUe$ezECgp*-qAZb zQsMD+e^u3#{09fD#7vhWaBCa06O*6lWaf-jtRp>Gk#?3$ne*2Dz>b!59{U4$2V}by zY%2io9(Veawr`ISo)he<&OE$cT?cg{IL;@_-d>g4g-mwC^vPZ6yHUZA%MBd$eJzBn zX9Y!W5pdLJ215K_5>Ysp6&BWkAjHhV^4LK=Ql$Mp$&nb3Z6qaQ?rGIN?~@!h2~=WF zKf*7(zm6|+ny7dhn2>Mo{33YM?>VL*woyJ4SIG2;!$vYqqMbw`79Af*ryQqyZz?B@ z(b7G0RD3*y)%h}ALa<3Lc|{VUbm(BWkMPQtxTQ zx&~2g3Vgh`kwWNvsN7VJmV#jdSkdCeh#_5_!^t)2ZpZEGAU* zT?{4#BR_fcFxu*0_3mzD21Ud2iR<=t14(F?SB3nqUyJ=rvOqWrNn({0ue>l`H~ zfuOXe^X7@>f1~SpjGQlgKxR)+*}F9D-ZC;u_Vx54Tw1IL3y}vjO9wvTB5*YBUd7`V zp>ps5aeI3Yh&khB`R4xt8Q8M6Hrt>(JSmJ6_s(hXU;D4bI5mZe5NQuhcRp-gKH*jG z)jH7L!?JpCu*&A+U~Q&ZM5kM`a2^|^sKyhF(#(=p9aBIBafjSBYYVaF)?t6xe}b@` zBE9A!c#zf}8mFsagqtQSn|l3ANskFvTu^%YQuS%-xAA<;Gz2xK=TQQO9~=(e)=`aJ znN8*rV*4<29(M0?y%2uRNZ4PhcftITi5yGt=IyNjlg-~s)=XI#l7y~X!I%@_ZQ8*hH+rsxsEV6Dw!R$h{;o4L;IJdW z^6t_@k?an38>Y}*VK$@Etu>sDH61*U(DN&k5}^l~$g5*7kF*j|W2i&ci6_g7ij>|< zFD)JnBs%~3Rcbl?QYZPaCs&nK&c%Jh!RZ>EGK%R>6MW;{%GM+yWRk?3D0dd-I;L)a z&M`CgTz9c%sOxqhr)vYvndu^x1(j`XYHF%89Q22m@i4M6m#y0H2j80vERWqk`~&kv zs7L&M4Suc*3}6_abSvWLziuH<(qU zh*6U}8@ql?p@Ow{>oM)8_0DJ|_^acdI>MU0c2Lb~!+G%n@4NK>^2_7CsJIN*aiw2R z?nO`DZ)&Vic0Puiq=HIoBH-x2zi-HH%r+q*XinAiu?|zJ8cS55q6TX0wfEN#jwpnc9@@Izxp%NgcRIlDs72}29a!+b zMR6YK7$Zf-Gg=>CzuR|nqeMV}b(!_UM)jyVCN9=|1Itb$FZ%m{T`gDFSoWTl+gNu~ zj57R)#7OH2_%z`ro&u{a>+8C`t&6h@2u?2<@a{dZDelTHb-rnII(S?+Uv_xpvWFh~kSl!e5^V#9^st6@`8yuhf!TZ{7F5aQ#xplBI8Gu2*wBC@`4roQh;5t5gz-!X!6=k4P^=gM?I+S>Sk+Rm!Wg z$}EFreRiTN^cI(=redaKfz9ken_S&})4Vy0ZlyUivRdY;M(;P@&`kp~v$Sj`FwY=1^eyS9yZ9@vlX)(O9qre#Gtf(P*O^RmLy z>OmEiW0@j(cV~$Y>=d7DJt5^g&ik~mVB2rf;^iM2g|63I1AMc$Zq-V7Wh7rcAI6=i zaqX$-?vv+#e*U$MR(MguB1Ib~znMsbvMa{@(9{Z)$7=Bsp-G638;7?FlbypCi>RoM zFlA>u04_AZ`)`<;bJI*?;;N}_)!?q*k-B+&Ue9_U~=;9GMMxc!&;ZGwlLHt9g}&dZ5?a4)2!)^ zuB8Tc#vd=r8F}^K0D6V)q@)s@9o#xRA@Q&skE}8Hd!Dv;Q+@)3$ckOvfLcD1>X!l^ zNAE4S4|-c3=c3b_Z@m3`yh=hM_j7`IehQw!&1at6&6^erZ^ho;Uh5t;kv!h%wWJ}7 ztx`6;#VJ%_+&^}qnwod76Yu;r&G5i@j7g*ymy^(CcMn{PuvOc`!cm7VagfWT!qq6- zENwAQ9M(PYo9H~FW*CaD{mYeM=@QvxCmIzM1vPn{P8qCw#6d1)!dI?ynvS{uH_dYax3w1AVAE) zq0upNNoHXF_5N>Td^UGD$R*Pc)-sL4{ADG?#Ub=~Wq!5Nu-F(GpPqVq&)5aA0w7Mi z)fg8%ejgN;W-+lvWDn%tV%h4D9!$xQ8WU#29Hul-P`+&?Vn9k1!4nT{#HTA#6we!k=0NQE8jr zC0GIJ`?tn5Fy)$kTx_I50ZJz;L6MHH|E2Jgq8cF-%2=vo(llXUr}3&}rF+)^a_%jU zRLz$P?(nYp{w&opf6`|B6ag_GOOXR3fE0M!@k+1G44%XN1xf8W%<`J9+=LV&cuYHD zOB^m8V;U0-t^o-X;UBse!GucESh~dq%Ki({oaS6{MQgWjs*Y zk38$=oC2xK$;hWj14#U@{VKhmFlZfnbPs-_0Gx(V#N5GiD2y zJ7JxH$51zu67IuJ5xx-o4wF6`J@tn>0f7Em%xkEhDadMSu3fVI1xrj^ZEbCvGqS3h zAgL?OG~NXvs*y>RR(d`|ihdi7+PBLPB0lgLghMU>_JRJti55Kd3d)cgf)WPr)R3DV zp;Pg6snB5cXyxcZz4g1jg~B^##bMy!e3jH`T9L$$rqkt}+=!~Od;6qm&RbEPCr5rW zp+dfi?dnt6Ew<9beaMhYC2Ek;(Qwhx7PkK6;xP9)&L$apCc>>=t`G0v@C|AP*v4Ab z9#3DP%?1k*bh0*O`*vh`49xJOfMcq59#8F_F-Oy|y%LWo;6DsMCc%>%@op>`Tnk3F zw%Lo-5#;G)Clxrf-z!km9ALsw3NP>tbfxZ;)QK2HjW?Vn9`Hqh%?Qbb0B1bQ}s^%LE#?;t_{J37F7vC+cg|C3oJcG%zrLScN@?#Gi*y z#F>N9RU50mH%X-ub34QL%UEUaMOq%y^*m$+p#`wl@*d}sKwlBS2_k#resT;#fwl+}CA8lD3eVw##ga!@5 zGE|{AE*486G*o26g+*idGNvDdr7^gR5FQl*H~H^)Q|S12yj>a%zZrh*u35FSxBJ?Z z1b&E~dDHyEqwfzx6h)^GFR-6A=SqyoReO;p5shLB(XrK=Ub}F%87}W91qrc=ykW$e zFmxi)^`CDeu-z&dhm!kVt$9vWw+yVuP7AfbYg@t=MIwsd> zH%BOq44r-w7sDVOv8cqU)oA28sVbp}*k1_Gk&%ZOl5lFjh_D|!jpD$e59VH zq;40lLBvpJ^(4#=i>@26i21u42Q!%J*RLT&=3*Vzpun*&jKE`f@}CV%+QYh~gHh!3G;XM*yIk>}l<_?mwfULo%viy&!5{uAGv1Dz*q=|*>-+cX*p3L_!!pNnOWPXeF zPpywD=8ISNlZq2sa|O6j)WO{r=A1;oz+Kt;q;xn6rNfX)

    B=#=cQ;OXeHqB2^= znqOqp)-S~FYvLma4lsOpdR0Z$RD%?Kqsz32e7f_TZ4^phLp+kH-1=Q8jKpR)yipj% z_x|$!R5vxw<$#kPvR(QH2DMRLQ|o-5%9_L?B#d-%5w9_*E@jO&y4X$?onQjYoSuUn zK&0ag?D@g*lVYbw=A14?yjtGV_W4{ zby~STzRevDVnsUTMhbvQok&U;@L(PM^5qPShF9KZ%mp3CVnR4p9zue0gc%#F+XNFG z7+H>1+$2Y-@r<_=c%5tez!>G?P87@X^Cwx&SS4J8W$fsw9?Cbqd-p|X>t0h4%pL6` zVv-e2@k*>jZy|Sb9bj|F24<)P3JMEhi5Z3Fxs(BFeKuaf^hY+PbK5dwut6f+(=fQ! zua!z0-M2Gc!D~xiIX8YYPFE7fB2rR%uKcNZp=Dpf>}4I2pS_b+nRTQ#8U=2>yI+98 zSXfjjn~SD?YjC?(QWwi>p6eBTDae=nb@?D5_f25v$B`So37K06&0i@ouN_#P`!z8Z zs-ubT`QwxwevDEm#Bq%B_bto46$V148R|Y8`NRC!>Vk` zqABk{IrHvWm^%!rkvzuh#=NhCUsPl&+BMwW3WMVd#W}*0za*!eFFir_@CJ+^A&@3$6*n!%IDBI$^J_vu5(F=jIdJKDW!Q|$}<<5CeFb`uPxgrdBHQ5) zHn_!Pk+aJ+D)^uzg~c312yns}HlKKNZVGaWBEaX%G^2;QnB!kvysVKMrtTo8k+3N#24Jn84)2kY}k%MrG>1rsWN8lTlcki)Kz(l@e3nC0MaV5sWv9KK- zomw~IcEw|5>D(>fCRJR|Fkg zWTvmDit|_+xSnd1NRkhfcYn%=#$l4ovy=%04P&#l)rC@{aAUqbp0LmeEeh=%#Q zHap7Q!vkJ4BqhJnAX`@R+_w2frio~8gE^}qQ^?@RLTYMUwu*(%@LYS;^Y6P&`E*#O z66#ofV@+K(uEe4Yw;5mEmn~GXGs@>b+;Y3owd0R+aCD?oEQV~_+EiQf!LkeRi^uFg zMm>)q|D`cGSuu%Tn!bu&+jxF7=499J34iXOzInes(}a4lA0FKM*5^2=Ex;8Gr_bV0 zrE|@XP%VhGE4}7~22Uyc7(d)dg68>&nAQVN_#?;w9(-a>U3E{Vh(q!d@)PhXm4i&# zaq^@*A$M&<6V?M?ihbt#bW>cC>>MlX)R8>v)e)%ePk?;n>^+ zO~Tj+Z)K#kYD7`#R7S_2w=jlg0;0cQ@{_i7k`PRiV+vJOe;BTH=Kw_go?EY@gE4^) zUCd6{k{~F-VRsrN3;7`3?dag}vaoR7--?Gm-|Nx<$(#)!FwKmyao^yGthnitCag$@ zewqCeQ$(%KkxPdnAqm4FT^6*%Nan|HQYeaXTCtMouClct+ReoZ8z=p%iHQRQA3!X%+y%OVo;HBYWO@TsSiO5e3av~xd0wj*I&Bs^>xzYH+w4L0r`TubO!uM?2 zt}3JK_d!lhiGL?&GEa$&>*?5p0n?&{5%|5J;-~^6@Ame6+sK60wyPobSeP;&$Dp!e z2dcgk1?t8VMAM(DsiH6oou);y68`OxWq!MS@EOD7?z*Yx@KDKUO|0b#^%PTEq5`z| zY(P5!#i^vr)bqK>Aak~#7FlML!h0|509a07V_^?BxQ5-1HE6gM4Y*T;8<^6?6!T`( zkpDs5fc+Rio4YHax3bhK{Nbi3j#JyAq-%s7P19xf{lb`sXUrElaZ>pU3Eq>I!33#p}ojWrc{wcNYKrgCN2lwlu9D8RE)+1ytLR?C6;O~h0=e z*Jt5nyF`Sjzt#AJD$2Uew@weZgTPJ{s!Z$NqlJr;?TPXRLu_yAz1g|tyJozx5Z7u?Pk(k&|`((ft;_nIcb z$#HWbp|Eg44UaEgPmp)7P1Fq!EEds4Grn(t|3`$o3plQ2GC%WI^mBN*l0x@qPwGQ; z=ysa|AfO;FDLK2bTcgzjeMl6UP@OW1W;p*S^UPb{blrgX{*2BOf*aYYUaz7!u+$sCN6jJtns z_X2PTz^7hUCu7t|PgTm>NX%9jYU#5%_Vs@D41V!W-~ML4{l^qbi$svgSk<`>TB!Uc zX-Me?^pdJsG=&oBxFf4Zn2=+7B_tR#@4g3FkVZs$5{}H`23OVV{&dBL5G#_>Wvn3b3R-n>$#Ro@6aU(+#{9?Zvc{g1sb z|A%sa{~yzoLCcUWk};^UhC<0QrV)m+GeihUma-?5J^Q{?BHL8fY-5dz$dV;xWG|AW z2!&GlUZeB=557Ns&JUf_ zenp|E#>tU5f#DAE$rJB#wyAFZ?4A|$)OEGWqK~XJ)jce&_I7{DWO}zpTMSq@5S{!2 zEig=WhMEQ^|7ZobxSoJaX#PhN2xPuWDaJ(6Vx+2%U% zzqP%&>s1k@mVw5?55EEFqvOX9uR(wGcjqf75MRIzw7GhDQ-L(U?-H!z3`f`<-GjbA zi14BEOf#4)pNavIZr&;=z=jMGS3sy11f!$0_yshQ5{WkZm4y)d>*6X}4Ueeie)s3vhwgpx%N}jk&x!0lH})=10R0G2bJ^Y#)LmCT+&x}9=`#wF zvdaY z#51Oh2WfIZkz!EKAg)$z{oOXR!vFt|XB?1C&8`ToP`S}WL4^9^^MrP_t zjP8JqGne1O+We+Ntovg4;)dJEuT-&=1f^?k@S$v5n|u_<9cIXCS3!bQCb z`rogUf4}M+Zu;Oi(JvL72E!&$)HeVwE<2~Q#(-a~n!*I+pecuuo@n+c1U@2JHzE7j zimcM3eqzO~uq|E#CIdtH_6soY91c)Dn^ttk z|HD{o!YviI-*rUe@Ve6L5A=hp@~6y=-KX+X`4q4JhK6|n8l?<)PqkYJB}PJ>S--br zyBd-TM$h>h=9`{+<&b`q_o~V&!dw7Gm=`P8>t9MF&Ry47lENM;ZfHY7}LGWX&sM*TQ=S=+^|9gOJxw&O4xLTY(eR|Aq7TH)CqirfbMLNu-NoaLmsABZ(z$)-+V&XssmOUw14qntD1o7>Nbjf-Q^Q&YHgjg6# z-JXe{4N(Yl)yr>^JZG;jf2rE7^ex9;eCC{4&RgjiF`vYG>pha1cz)BFDG|Lwzm-|} z1m}Y}UP=NHLaZzZ3w~58v7Jk)Y@U%!_+PU6Sb>OQY~lBHeRjLHOfF)@jsCc`J2JK{ z4EZUD?jZ?4k#7vtoT^~23l1Vi>Y6naSH(mI^r?ZA?(q7{?GLi9eFo!MnxWFbf_Pf9 zQ7Ffw=Ngx8>wbhJC9A3nr+FjDg(RG9RGthcQe{#Y=e&!Y8&(Yp*=pluP=sX5*b>Fl zh@{$+4tF=|${#(6ad*vc`BVELB?6!+G9G)y%mWtOdw;%Ae+YlJ%HvySLR`#`@f@1+ zokS*$?m~=drgqGjB7!2bXW=B0I`?=T{^0R)+mn|5TsJ(f?%`)VS~IkI_fA|Zjew#3oSYPT36YMiY z${kln1G!~O=fF>ZNxL54UvCz*i`|YzRNHj+Y)YTGcr7516(piE{A&1i_w0+K2@{v;%_|96H-59c zSd_I*z-l2vFh~>y-`7jl^Fd^w$>*ElwX#|GAlpOApNJ;ec5>uBP@Y^-&+)#E%cCEB zd9%}g3fe~=0#6mCH>_XIRLab@+3LC(bM`0XMyPA0m(2R*XWrSZ763uQnp&y0x0rEa zTsV$kT12b{n|&u23wL|N-pFH~C}VOPl|rfp1JKa9z|#Dt)+`6xdrU!0dsfd2GBYqG z_>2Hk>YjmDWuK?}A_w3}k)QmUX*Ck# zbAA(raF2d}>?f=#&nm{!u_r(%T;jIaa~`BY9j4?PRpQ>9uq3;gcYOoD5UHr>(&it= z3tx5m#p#D-MLU9(29O3h*h+j@Y8PWR)i8vg05*6=sTaIew_32^P;mGdNBBh-K9jR%&QT#)MDXeS%-#1?HUu~4 z?lBrqRSqsBm5|NL4Lh;yb#`v^^pacO1~>SvxSu~)Y_PVMyA3z)3J~7C7pkO(qr6fR zh(ZpP;-bo;1tg(Z`H|1M3Px6E!S8#U5rzg44O83NXPnBO7anz(Z|Y?C|7p#lQ`7HC zHa&YJ&-OVZIm;lQ4*TE*7Ntnlg$m-&jD*5NZQ>h17o0`wcZo=W1%)M9z6z^?yrrKL!d!pM09OwqoG@q z5uj9dZu{0}yT{!T-Z!iUh@c0l72MnD#%4Edzd!r+1CGBjnEGa>So&5~AIh|iam+0LT&33}32XM=J~9g$VaOwmKPia6&#$sebCR8! zrXJqWPQl%IV)GaDAGIzcoDNl=m?#94b19M2km8z;=OA9qp1mMaYW?Id12R^08v|U9 zn!2Fx{%5ywwM6?aFXOupx3}H4jJygoC}Xc=IOyRJ*!p_Ia?W3&CymkD1c*7qYP^t? zJ?m5onTouVYvb=`CsJ~<>l~h2r{DKSfI)B-HY-VsY8cdBuPE1c)NxAego$BX*edd) z-vk(WW+A8@qGcx6rjH1`9oeyi9i+{wM;!mQnl%T^@RSjr2dEw<8KOmE?1Rg{H9MC| znd^y@j)qsiN~<(bzRJd)FJoEZ(FTHDmsr&={jHZSId?vAQOFecsh6Xdf*k!bBRmbv zfo~r<{&}tT=QS8$=?o!y@%iyz3|O5p+c9Ds|9kj$Z9RPJ4W;|U#v&=Vn%$%jymm)! ze{Tg}8ADbGW>{uKR12%q>D)(MKkV6^g7ImU?YulQ==VBKAZ;g$8L(<6_FM?X-YS1_ zzzl*5ff%{1d$8iz+eWX6{&xql?z+>x4>2}Lq9;A$l`ES{16w10z%zm~k0E1o4o=f^ zQgOIaZ`FGlh6htRA$XDDs{j)Q{B0Q=h@sd|H8l@2iuUt-ud^qM4ZeMQ48Su;Q-4FJ zgQXMJsx5*rMN5Pu3dMbPcFKKmX^GhVF{hKLgmS-kEc6c=J;$ z=@GWPPfjdMxF|HjNBuHerSUuKb5XOC78%CZezo6%P?s$CU;Db#C7TxiZoo0BLQP%V zK<_{x)LB`OvI9v%Vj|b1UA>MBkJTxJoWD&ueL8N|AJ|n*;L5^S{I52H&UQ3JMm0a{ zc7H_ztJq8_oOr-a*0sD;g%g4S7A`=Ba_(8);tzZ*jDs2+d{#}|u+lbiZB1y;hK%Y6 zBt$`+dzvP6vVM>_{DiS_%>hYzg{FnFFC9G9xQuh&$@*Q{`dT>40wRcrrxqA;Yq1K2 zmydi{@e`d{kJ_ucF|2b)FMB^K_(aJ39RKHES#^VD2+Z~f+hcxRsja)!lwW>?y%@!U zG$bO~3AUo`yh9qF&ZzBdg@V*gMjbHFexI)!%D2N;R2&5Q&3EX+`>mayLL^`A3b6S5Z=llG)J;7W31EeJN05vd}Ja{OCD7)u-z#GZ1$S?kz55~7-MJMw- z;`NqZEE84p3c9?g_X4I4Gd!1>P*OP36^0>Ushs#4lO>9deW`+lCY}34O&&h82N#^m zim0l$bk-@phn7~}Jfhiqyt270KKevs+mTx(w3DyYC|%(W(q_qq2lsXs8r|Q2Wbsyh zyy}RKh}>}O?9Z+hoB&f^rWqGX-PN_!5bUY@>@Hop1j#-S;%faE!V`ftws6ik1xi*! z>0z-_7jZ5}ihJy-Hl`K*ogH0W0aJBdKbF3}n`;bDtJ&3{45P$6pn{N_Gz6Lw7>GfJ zC2;~WKnjh;rAKgiB;5OK=TepTVS7Pvod~}p587;Kn^2={9|s9UO-!9kJJ7$KLW~Z$ zr6-bNz42=Z+V?*CiD&kP{Y;eHmk-$%(H#~LKmtg*zc|5tj1N(#*usnGHz=U>UXbfk zTl;--j|$-1a5m8B)H$w%W;l=_LqZn1iU2i-=oyX-L6c3FM2d@zuNM$i z!?m<*Ig@GmcTV*H&-wj`o}ij-h{BHO{K6^x1D8FGLQ2jr+9-63!Z$F?>ZyFKPF}_Jr2vvDJJx%;9yD^L zFQnSj99&^ChjEwDK?3&vy-{H&#C+donZ_IQL6c%Zn63!NbbCVMr#v>J!Xf}XEu|BP zXrXCcQ#1`w1FaiDhee+MLoAv-JF6b{MDf+=hknA&v|7my3XT1e2V@da$A={ zA$?t}Vn`$z?Z*tfh9P04)ztWGZH8|bLbrhH0QVp+vz=|V{LU&=RM*<1^$&)n3C?4v zJkWgpbkEadf>4-DJI1`+6iephFdz$srGlsyp-z7P^E!y;Q36ht#%HZO`_-AP0^YZs zJ`HyUn8yg_G9T#Wo&&*G@1`spd!O!sS018J$WkKRW521o(CGr)IC8 z#!h4|HA(4QzHjD@k}qjWmr5C6Dny@e{(%Z{cw3}viCC7wTY$_jq{F{$<)<=2_m<3i zh|;^G;Cd&fcI*KVH%u+~~O z1t*$jY?wp977R2=vu&P4MC)>D5Lty}(2sQ$HeTG^TnA}@{LYmzwT@p?kc;sr^U2Rl zxXBqOIAl%8qq=RIhQayi)-ZS9s)?0x?C;q^pC5V+seOu|i#=Fei`1Iz?gMx9m1M z%h_ip*Zy1}{G@NQ!=c@Xc3#q3&yi|9*dn2J5G(jGUn^9Wlp~z)T|lczhg6No4oV97 zVDY75VCVs89DzuPQMJEw37NGnbc+`o9HtlcQ~v}x2wZ9UaDw_Ztn#8J$KD|nU!OVH z6qbOa`w3vt#nR%UqJT*rBCs~~KF4t$4%Y71xDvK)JU^r=d+qy0o{F~orD<30o5sUB zm?Tk&a8fWJAv+(xGn&0yH3>0C&G&ljtLY@0So!ukO|n==&x_~;7T(Q1iUca80vSHK z=|0oNb;ECpML^>z%`CJuH&^IPnZF{GJ?5T!iEUVF=Vx@fKYD<9wdclqtB}Q>`LHXM_+Y(O=0t*pSTRhE@n6!FXz?9|ZG2NTS@Fu0je!vzVZ^6ty2Wt!!H|)SiL+Hx#_t$!RlMGqI%Src-9b+lkj#GTzq~8|ewxh;#`z}*UWcRUeK@2?i%iE7rZ^a7X%cPWdCue0{*^bfAL7;+(d8EA0pNkkhgFumh zuASCyfip|n*5-}N@t}sdMP0?wNF{v#Su91fAqnuzsGV8V(K)8gSM#*G1pDN^?)UD+^O<0hIJX%*fs2 zRn5&4X`x^5wiFNC=!sUVT_|7`{=goFF=Pm^WF1%U+QlEg@a3&60ZYK=hG7t?+K$gc zVmR0n5&Aa!zcJ+z%1L#u#QhFcx1pO1_C~g)r++KEyEg~mNPugHAV7izt?}9}K+GGX zB!Z@X<9o#lQbBggfO6oQd^?IcCLbes+CyAt$aNxijP3_2VyR zSzfIuQ$?8Svo$Bp&=)(Bg--5ZN_=XOxo0I)@$&UQaYLCeV)qTdrC3?TMV76U=?fZH z2HTh)wsoiyO4VguY(lb;&)*-It`pC#(|)ay;wBq;tLH+7q`3!(yVd@De+`!wETFH< z;K~+$l`f9fX`ebTJ#>MAKUw+Br1kXlP*=Kb@Qzk#R(C1N7U!Z}CD`!@!cXzrBoDu&?tN)Fkx!nM6sOw2RbSF`DO9F8hg}~D=XZ=d0A-OwHAoK zeSN!VRUY~BVolzmbLRxlqPurbP3RAGQht4oth@H(v)MVn8Aj$gunHp+6ARb2jenQr zd0uB-x3gP-zTKqWGCuM`?_Iwh`Jpc`(ZYpsJ0NM*+TY}x_9xA~?o>Kit*>lmFD9Vx zk)VNfR?#(xIfj7syD$WH+UF)FJ}hSu5=!!Zy~gx3ISmizp*AWNoxL2;mk_(~>C0O< z=U&7M!1Gv68XjTjMd500y!|HuA~}7>_y)5ZC}o|4Fh?oH$$`OPmPkW1C$Yh5801eT z;ayxP#88-M7z$x0g%t@2i&4At;^>W~uEPh8`?~#!yk`9~Lf4Y{1Nq*RVSeS83lFFW z_n!EQc0LJMH^0ccj;!>l);i3m%iODi11N|h zU0D3v%SEq`>;X&D*@gPDj)z{#=A0V!mSw>DLG$C?BaUZa5YNnx7!A!@ZcjUh%TP+& zEg%t4ExFGQO!#3-dr!sj(coCvqe^)|TU9yyEfBA}pvl<=s{pIuHoG)qV$}J-eXP`w zr-yVvK&~qa!Oemw^?<^0?=AWS?#wMZQ-L%k*rKx+WA_r|klB8}Zf|aU-4sn`QT#+k zu+}mQQm|MZE%$30BsWDOrYqd2#nqS@&BzRToIeZdzxEa749d@D!P;yVF|se+vrYAc zV~*j=WDPuNpCLJ)wyca*`t~mL-tTVfvFicohsI-ZhXN-1K6sGqJAvLTWg&>Y_irY= zp}UM!&w=Z3P5Cm+0v;L0khKu)DVp)O&Wk1H^^30Mk~(aeM~{P(*<4&rhrp5RrDbJh zjHR7ng9l2`SkUENP}7)KRkat9YPghX z@{66Xa;@k$j#Ex@jhzek_nV8(9}EJUrW+@qxEeP!dC}F0rB&uO*}Rg|+`#34*Gw2j zPe~X_sMN>nR-q6|K=9f>Jpi%EFkk~fH^1L8z~M5AafFJ|? zXKUiic9-WU&$I|A_BE6rku=b5<;CUDm3E#aloS=oSvXb>vkQOLJMp8s&+_W~b(U$B z84aaqFBGDTwNq5mA?<{N`qN&6NE?hknzJR2upIcLq2bcYTOT1mq^6oypBe^;q@ngu zZA2tW1e3NLg8i0y6G=@4?PmKe5N3TYexwS7E>IZHBiTW>8C|>T`Ajo_ZhW_z(~(ja zsBSrPM~97Wxnw+-Vc{%B-S`2sI|v7VGgPM#M4-k9m;k`*LX|ngSM-?w)l7t9{YP~k z;dV_=c3zw~75uM^eo=@Ng1{4ntTT->P^-9F_VsSs*lnKRt)q3<$t@-3JBiY%s3V++{*lL!3E=y8iYJLqE^2w`^Ik5yCDIuc`69Hj zF^&ek@zn@244tEMjSgRPpguq(pS07JyL}fv7)Y!=4klWe zohhC6oEnA3MP541RvfDBV<*t#Gl6cBO{pGm&|A!d?z`Z%Q(*yNPN9dy32fwZ{2T7E z-LazDIM!eSnwXQ!fnpV6WRn{i8C{)AZsO~9vt``Ic7lpqR~I8LHLDIV;pVzs!sO=D zZR)shX__QD$3RUiB3hJasKrzk8WUzr_CsSd?j*upa2O^|5KAtOG$`qqqT%UYPGxJc z>cI?_(5iF$~`7s>Goa*81-9|AbnU%;R)2%*kdu-?k-RO$0TY#DrX<8k5B6@$j38Mw4jeB z)iC@(`*|r_TUo|cX3PneTl`RHUr&>d-_7DicWba7JG>9QaTOv70{eK{S|kXHG=b?& zZJ|^SJc?tVP7n%hud8~`nOAnIL@(PLm?jt=CG?o;Wfu`>yuQ}^yz;AT#~*$Y9AjZ8 z{Ejxh7%!qjDofI5B@#&3qN2hBua#@u-{1>BEc>P(O4b%x-Zn`QhMNJE1GV=YhN$L8 zwB7kyoQ|PvLZR4ifr4mguk5-4u+C2C|lLo7A-M&-n&WFbZ{a0 zY;R~MWL&B5Z6?m9lm$;`T5;(aR39AGKy`7`3(0(cS)z?O` zFbpBJ_d?_+*p&s2T+juWt}e*^;bG*~@y*}+rtBO7xYHVPJ~K}YES8|c{MCFYIuuGv z&`hi+%f=sdSmcjaJ+(lJ=-8K>K4|p%{(|@OFT$r1_(TIV2+}98S91HyC5**5rE{ge z*xzjXB`3N)2X%?p;7Q-hCU4#g19LE1iH;Aa>CGAyrb>{ui3DE^MxetHS8SP)Ir7}) z<+WMzrkM|EqLU*d4N&34us&J-TzIbSA1kPqTUK+y-flWFA_7iCu$;>5%(ahcI(9ZJ zS@x>|r(ZVsmIiKvsMdMqeh*~J0dNOBcz)AAhR%*!m_f=7|FmCoaWyWF@Dnc+?R8g4 zUA8#neBXV;uD~73KLg-&QTAK@{c{DvzdylN-n|ycDS7=!F zSb-C(5LpJAH67;{+#(YFRVX?iMg&D+qbGAp+j&pLa7qi0!0POXlh~O|%;Pwf>1B2eQdnR&v%n=?QIuk8BoFc!NzFWx|04ZouF zZCy}-L-tU^N~)oor;6G1UJaNt-CSL1blBqHk?e-Uax!pnTq?5`I5VlUwbivW32IA# zs(D(Gwuogfj`}?2+O1P4aGxx~c`+fPg_r6J38Y+ifVC0x9 zPWAQzXaPvC1feY~=Ubcq%eGDE68rM$6Udyda2<-w>qk)5Z=b8XAc=5}8k2U#t7ADr zXa%%0)a2LqA^xhcBE2A)ZlU-)aQ%>ZJln?Q6F(L5aYA8w%BCKDG>zVPq?R9W`a4>B_uKn@quX*nu z-f$SfVg=vqu3ftT3y^LlA51B8NQkVa54+SrU?u>O2As6&YOiWv{i<~5D$PKJ^2+krYnzIa`&rR27X^kTii%Fc$#6XW+>qzB6bW7^74eF z?Vz+OHz9)tnzaz+bl97rCQlC}5pAQ3LA18@Xh{v}hGcTX_>OBzSOkRBw(n|5aAyaV z1RTHHwyq(*?)$SJ@ofUO;mCV63RGnep$u9ifIqD2yg5Mug4)%IchQKH+|n+NaL z*ZYmVtx(4$b=xELxOO-R?;QPIbhN^w_W9tckz~|UB1V)?Q=#|x`7>6oe-i#~ywI5l z@O<4KN7htNg!LheAeXMsdQ^+VUDDW8?kCKIAQ^~^cX;Mu(U6?7j1fxdDY2ljA|}8} z1&=>uZGqQAG^O*Zxas3JpqxGP03MBF5YQ}>k&vh5cMfc|WK(twlH$y;Wvy+~^8-0{ zK2(FFsRe=sIDz^Uskn+TO#3b1e&A7oBx0+p@52v4S~4)X@Z1A-^Ri@MxBlB^i_-7i z@7n`wtdMxBF~g5b6*oy+=t`uK>`M+3^vFz~B+}UO-4aeB+?M}$r0p5!+Po?Hu^w`_b^SG&+3WTVwlT9QzOumbp61pP6HO~O4W=zHWgjAy-l-Wn z2mFBk7kvp8t%|<*E{{a3ZVUcHrb}_*vJ_Amw_6kz7_%aZE?rv9u3z&71vLm>+?VWP zUeD>Oz7)=x^@|*!8mnU{cC4a0q;|@DJW=7c*45^l?^y4|Cc}!2fICs1Mst&ezn3lc z#X0$&*p}||4K5~J1#{=n1_VnSV@kfo4B!r{5LI_pPHDi9b#f1KQj>FpFNdg+%>QYj z2J3a=yHMV&9{^dmAm|mg3YyKc5MZF7agS{_+3V|BRK0wC&*FUKZ2YQ9?tCbXcmoIJ@psbh}%uyQI8l$}%*l zYbD6GpoHpnw)qs6os*1!7#dlUu@N{1%^2N0jGBtNwY9bDPwc5Y1ZT5#tGY!;Dg)>TniS5!WePH&A(?3>)n#c zg+`;yo`xh!HhA_I#ea}%1!5mONRz%?*G8d?*~lKaxj2yl_NJ@Z(F4bG3v@-(4B@E& z<9ho?WZ&W{Y3#1Qn1j<>uoR=HGqST=!L?Y$57KZ!Miw(ksp!H`nljm1Soz zLH$#-uP&!KR=b6R-5jN#ZOzc*8Fn4x5#HbY)5J-b*Twqgj8ZQmSklQkR+cR08~7M| z>`&~G-O%R=M$0nCZ2ymdfXR$_U6Avpg(PD1>*`)43nd#~%QhV7{vb!^?E*J>4}5^PI%wRRxux8-57F@q*hf8pR+Uz%Bq zJrBANu*c5zmVpeybkJBdMH>MUpBD&N&*Y9+LS#>%g2V;oMlc&p9#I-KWX7NRo9*JU z#%x`jRoQ>u%BX?TnXwGF^R>o?KMznkG;$Adan>9l5m0tx&+lnz5+)%XaJo~x$#rytmX-XmMA-c40`=TVT53mef24l(SBY%5N2SI1S|!C)QN~4eS|?s z-kHMqm8T;*G%VeiEHvL8lxMF?C1X#WN)Z*M&iWDTVsRCX zKeV%S>af*iV@Ml4m_kI`ReOc2(UBY&b7JsPm@`LYBof`v3mnj?Od2F^OhDX}iswOO z9n*(!*Y&Z(s)lM48Lm=1FBF%g%E&%fyhtV zdidOeRAL_Hcn4Du0`JC!CU8q(Fcc(;NE|AeyEbg;ogfxwj0g)eMPohOxe!Nov!|fQq^nyR;EGEMC(?JT;QwBgfGIEI}EY%S03gKe%U?`zJdP+IDL(PQeC-?;#zgtj!1nt8ClfJv$NgqsS6uwB5mG_g5k4=CTf1epowAPw52QuChr?O_%v7>pG&n607bW+VhI49N)KL)P)L+kS|Z+-{p0DI2jV_V*;42uumsu5)%&ensNI$|pU8nH%c8 z#D71&Ea^JY;NA0C-fH8knUzV3q7V}cW@#@uWjjymmjPGy5(J`2~tj@0dZCnH?S94R7N=gs+wVndQY^V?v4c0n4|G5CgibS$;m(WlMPM#8W zM7{O~0b&@?oZN9#qBnmC7FEz#BB?HJXas%a*vrq|>#J6I4{jS#$Kw}BIkz0^U$eB9Lslzj68mO7$l9Wu=9TSO z9Fuvap_ZLIN8n{DEOa+H zzGQ_*Y!4Yv=dXK+Vj`fcjc={QznvIa9a5Y;7O-j?W#4t$ngcuKl_U9dL}ONoK<)Mk z4wv}sZpj-KX)4PcUnb6BGO%Kn|ZlT*|H~z#^AvtXAl|W4Yp2iZ@bJF2ad0G zK$ZBJY&j|*LE>o~L=vPLyBl?eW0v;Sw-hJ1nHb!)RhM;)o#az&Vt~H$kl11qXOc}6 zliYVY{JQSi{`@!$F~^JRD&4yei2!eJp)n{q4Vo8EYO{V(Woi5n@NZi9_H1iPWm%i{ zozvSe>}qdshpv+5Z!K&9^|b8IxQAsz@?nFBef(U)l4hCV_^`vRmVYbS5(IoYa%qF| zop&x#Q-wlzSoK+ry)^mN&}!~<(WK$su}Sw%jj;stTeJ^_SoChy5ATHIkDZ6;vBjp1 ziLN!%=FN$X?sVz1v(~Mjo!lr4I{cfm3GXqD4`sYbqfCYbSz{p7 z=+Fgh}-1SU$Q6Q1>wbuzMAd9jL@P*+lxx8ty^9Fa-`>8x3y>`r#H_@f9Bj!pm< zkG@IZRl6Qw;{D^m-h(g496vr|7Er$Q2G3?6%kuas!vcuc7n?~I=vyH_&`et$OUrVx zmVVW1T;EdZ(>rk3${2hdkipL=K>*AMcGfqhL#)B{juL_{p1nl3&me1$8NPO)Rb zXyTUvzb{R{U{Y7e{GqIe zwtZ&dEPLR_3KF!xLr7CMH%Xx*~@1gHhPrf^W)C?%%)gIorQC z%m0HAv*5tdYex}YK3@2~Dw3hrjD!%%(A~?t!nRy@zfHZ7gaB6l!;mkbi`XEySP z0bVg`X`#5{l`O<&l0YWKwOMkwxw8GKLLeg9isb3 zT>G#f11o}q?2GWq^e(_h!|M9G{-6#dup$xEHw95CpFhu^7#RWOgm{`E*_+=MV<0Pn zKnWo_d8w(g7k^IcXRvh*u-*BJvReUm%3^;df> z*igXXOda&C9J%Ovlo$OQ3u?9QnN#xeaZYX^j}HZbL&g0jT4@vfMf2`qo;Q7D(PaDQ z7jRH;u-Yn&4i7q%azzr0pkiinZC*2$_XsFNWbN*pQiOtG+n1kYA$O_E2+=<{2r>!Y zi1u69B>eYn7TdU|%%{U&Ss)Pa8a_{r@0dP*k(z4~Fx_vx*j)6oRGh7nyiL>D_3YVE zMrTaE;2#jsmlhX0!=!7kJ=!tjMfS6Bc8xtOir_6}YbrAo7iABpDctLGa^-_i89}w? zni~2p_88%JS>B(wuB8iQ16_R^@~kw^aB7sL?Lm0`-rI;V>;h(oq3Hmj?mfsMN7QL+ zFG%C}p-n~tFT|<`h27Jdl_Pg0?GkPrnDaWQa^LBt=ncvyw9G=K6h<_%2V|vK{+^&^4(N5y7-%T z8G3ighKA)P*PdB%w_G#IIj1<2_dIPI)BYP*fB1Z8+5N6ZYS&0kbvtWEo5#{uI@oVB zv>n4Buk6Y9uTr=UsvmpU?|&hFSGXm^Dg&osdNjn-%HsS5Fso~ zM1$&D@1xt(6#lhsTqZKv%P7{nmzBqc3RG?DFVg)$h`vuz78@l%XUL8e2NMysMJB8ZheZI?s`MtRD2()Kcn~Z`kSGTas8Y(3 ziXg~bmHFy@zCSMep~|?s0@X)x z!bmpLoW!=%ytO@!;@s*&dCn`sm7KMHNcJRz&~{dMO+coHH|{nkqCHu5gu;fxzsewA zE%GwnXO43oi@~VhePklOL+MY`wI=Jg0yjL_YU}2Hq(!oZUv|@B5(<}vz%pk*bKUGT zO95sA?%#`xQZD5!&hkBaF(O%9@Z&gZs-a;Qey5cFY44u449kEvE;A7hmbK9WFGM>1 zPWPj&H=^ptt@|fJe@>0#xs*ZntN@7m88$Io68@!otwMC(zylXEJro*|ZrQY_LHAiA z%|5VCI7dcM$zp!BcQ>_wbAT^z`Qdp*8~VzHbjwr_7Z z4$e??L7b=#B4{A4g@<5MBIKMl+ZMG4NfCd8*A}z7dLj5}viHy}RvHB+S72-zRtf z#Q+BiQ?}lQRySlV&37?tr-UMdwfwqzTDc?Bp%UkVcF;)O!ypv!QVMMFI&!#A4AT zoO5S#MYvpf%ciGrE$cirn>pT2k*e2!vv{c6Dm1`$oSretIekL%?+yFl4rHF8VN`*8 zJqJ4uYpZ-`+#v+vaC4iYX19f5c3z@o4@A@Q@kc-f^#Y@YckPlpvzyZ`u07a!w?F?* z&9#4^fGSVS^AkJUcexspon0aJ8s5qAkkkYo$%gl2s#=*DJ+p3yd|^TSQSmfgk*c4N zA*W*^3f_%m5|NbgEU3E_gK4X&KHvDwegm8Tps{NuCAzVuu_>eRmru3ZViDz>ZFw4g zbq}{kev5F75PSX79Fc6M5~hzX&-r$W^A{^yCs+0dN8%AIxmOO`+FnR^wwCk@ zefYggh_meHYDzh4liw(^ zzuW!aTERXPo4Ui0h&FRFF)@(`-zQ|h90q)0)DbtnxR)8hL1nV*+#!dF48u}!(U!Js z=D4FADDKtkCpnkUc~|v~+w6;7Q+oXyid~Kltoo{3FGLH+9#{}R#UFS!+u44bjSDl1$oAQ7Ea(ca$yHb^7LB)g16hZgKax?_(2*ZEhhYV&i^9!d~x-UI!k;?0r zxk*Orh>-KrukQXucr+1j`F3jCwZ}12i2n2;owVk!AMVH3+b2kJ1d}+(2(%nMxp@7^ zrxB?N{m_{_HT-ekAzLRJyCFv+eTO8f^IiYR-Q$oLJhnfO$3}h0?ul!w=0Bil>Az|2 zT-T{cEoUn;GeyVVyWpc`Y!N_gEogqfI;LmNo=)&`b?G8Ii)Hkg12jMEath6YaJ#HR zLRFK+i82;CVlkR?e%z*qUx)jQSj{Y%Khk4IguBVtZhv2+S^w%QGKrO$WEL<(uACCs zHht!3rNWuIFE!@{aY!B0MEw3&hD(2wld+QNhuAq+Bsn9EWvf`&S!yQ_JIq?Wy{=51 zozPUA?nVR=Qr{89Wb9Rdp`n(uE9b{&r*RTtQ6Hq^Pu$_JIJ})ths2Fi zIC}K%)qyCocE;C+?_F(mmSOM$fG6Sn7B>AZMp56hBDL|AiG>(-ObSL_<>}ZXrll5X zXC91in@ZeX(^o!r(D!24cTPU%SeD<|G((7kmqK<<>7a!G&C(&zdBra~hOVbKPnz%z z7*Eh#b(-OG5BwE0gqg$<+-@Yrc&i}nr5cQjDM|KmQg3z%HL#e~9JS!cJNBfAfJNqc z|G7)&sQ*T_zwp@q)%jRlxy=3v6D#w)uBBgfE2V|u`QYaPiax=rJg2OA zf+9?nEG2l!o2SV~{hLPZ9xfjqg@24l+z1|n%Q6gUnT+X-q2dHaiar9%BtCk~C(JF3 z8_Z1|pkPlE!4~gguNO}ncv_tNR-oJD+KKl`Q)Y91bk5DVuVpg04{v#uV5nA1J@?T@9Z9tl9An*u(cHaBi;LhUR?C@irp z2~59?`_kkcgGU%G48zbZO676zNrKs(9XMcU=R4czGT%t+zdZ5l6Dai_HJ9~5(oK0a+p_k*$HQRB{ny!J5OlJQ`s0K;2FO)LvnwFQ zmY$xTyb(+Ng0=FwnXF-vPzkcO_qrtr)!M{eW}~K!BRAFX)sE@7yZ}yQ&Z2*z{lE$* zlFykYZ`k=brKcx5a2<3UCp_;pr4+s?Q-vY~xHVVVpGt*+Y}E)%|EcY~W}y7*052B3 z#1BLtf9Ie4EzZwBiGIIvom0c@dxGqam?PzE<0g?D+ihhBKEH2Vcf0NS^|4w-jq7`} zzm-kD>+4U{xN@-D*m?xE#iJ0IJ|T&C-jfJBZ88%Pi!?9)(151upYQ%C1&|07Tz}L) zboc0N$8nlGjXom78j6ifDbEUw{&&CR2Qi!uqlK}uh<8QBW4<=duF@IM!|VsG63vhX zR9jt5aSp{|f%pT18wJOK9M2B5mttb!Bx*bB>gC426?oD(n#Jw56aO^1(bh$av+v!c z&*>VgRARZwV?2sP0yIJZ>WLl*mnzRN!0MZRdPTa@{(r%h?74azNYLWqN6bO^Xh{&W zi69wFCwylVy$?{E-B>*I6qG)~;Z_sTp%rZYA6SyKL?G%Ns;TS2N&-A%_sp0L_GSlH zOVB8)*Mdk2&daz{FfO+vCri-A+f%R4hyK|IHzbMAshhQ98CnoWl;84XLO_Ibv?LQd ztA6%_u$LdJPG!c&uf|9}{`B%l@2%sW7figpc_R#X#rsl-m-5pd_>2~JY<*Kcy#EZG zagkvdYPhl?nGuExHJR6eM}rPR>l=T(f!b|&sH0_DDo-b;;tLQuf;DVH{Nha_l8tr- zM_OtEk*roBZ6OkptK7*NB5Zg|VcT15;T(oyQDlroC5OTGXAm{vJTjG#=Yd|G834)IaQv<)jyk*8Bm<~&yH>TYvl~%8$e5)i>J6hei7i`~3q5?3D@KLJoDtj|MqMk)IJpr@C6XP(5^Wbn zZl+EztdD15rsMdS5NI@h_Y!$goQ`G!Jf2e`qU!+tH9IDzuf;XXeL>pU|G<>$QO73d zHthpk7UpcNkMwg=i8)wAWf(d#q~kN5C>EYrA0WN6wc*Z4r_mu80G~73)FD1DzpSPg zb`-SGRDaQxw^#j7Zatdq;{W2Z!)bH}3hB-8a6N>$0C4vW%&&|S2{P_!3Q1bnJlP%W z)Kux!=zDIlVy@y|H%EHjtumSZ)}%Pd(X7aWD^`Nn!nzt&BW}2*o3i2Z47<`W4GH_% z>-F+6Exda*Ucmtet}`Ym*Ubr3TgWHx*0qTC3SWCt?DaOF z);H}y?i1g(8D*96!Pm<+%u|OxIo1rmZvA!j2O{S|<1Y`}LJCDO((KV<_x!2=BN|P^ z!1$Mqb19tTT_i!Zluw^VBH>N0kv;1@nrOmzIjyN|V{h(*#s-y< zrwbm=yib?Q-(IYrJ|rI`Pw1rlsdNnd1RG<)j-6cn|P#zo4 zwT75T%fQoO896^ZGEOA94ao$}un57=?zH-TnNyKRa%XF0qviQ2j;6}SfJse~T`axf zi?rE0ZjB`W6I}})-lrTSHv5Z*zFL)em1Pv0(YZ%n6f07?J>!Di{1!^X&hLfBHK6}# zG+LQ!IYja0=GsD1kP2-0j3)@PG(ZypB>r&yUiaClGO4Xw7CwnzQCl{(b5nxr)4VNQ zkLwDsnLRtyF&eKv4;E*DcLSP`pc&E$-mWn7!96AI>F!6WWnwn=di(XAm4krK$u*+P zU0gzz&yQ>M&W9e?>&F(88wIRB9b~ZMfC>RUHw}- z_UwsfwrOO3p1HFeTM zR+llX-FVaLfXxs8w#M**2KnKMIpta$DUhICYwsO1gHzZR;KVf99K?23XdN(kY&0u4vCin^_ z1WS17?x z6?%SrnPj+o{Jh-lmk_35>9_I!NPEk$D%a+Hc$sVygAh?r0hN|ek=%*}A|Qg4goGj~ zN~bNQD3T%|(g+e#(kKfgl$0(P(%rq*|Gf9}`|y5$IiBM=*hs8(-E+;HbIv(41U7M; z{(IKZlhCmLPE_0ACVm9%sKjK6^Ex`67)Al6n$Gx^>wmMgFkBe#kXS2)V^hxWuw0^} zSURfsr0G0_i~7eTnRu6&30SZYK`3E~g(buoBCn4+nT^N2EWh>z;%BuJ#=TYcdX@t4 zZ zZ*5rp3i}DXnRE_4h$J>>4_H=fNnk`q{U;lA+KdlhNYgnQrllmFzULU*12I&Mn z+Hy0*18Z1XI1s6O7!|Tdp*!~(K7l=6C8}-2bR6pZHt0u(w_*R9Y2G-QB zJMdtrJ_hZW0(sUD<3O4}R@G3YrHUyLPRj|Nb4D=X|IEW`>6d-sTg>YF?bPyl4n)e@ z;3b*;r5kpBvhsXlF#WfJnDfH!E_WWY7c@_Wc2-nDupBJoPQ^sbbPUQkc;*-8-z~uW zhzh^)&wdGF!xEO{DrDQ=O(raezG>Tzu&be`T<5<;gaJPjg9Sb{f7{%OwO78#LjYW9 zM7Qc)_cKO5J01`bdGpWZxe>G{t-X+0y;Xb(7o3impS*+h)OJc@u5off&*N=uuCsMi zX`$`k1>Kjbh^@qQu5z8H)}+usx&j`BhD6yMs$y}WhYi~38;N~)R+t#o4(2bVxVEJ2s3m% z_mKlqF&u=&KkC`7#bhhj5%m8Z@Q+&eZ+7QM8s6LQeIgnuC!>j$qTW{$mUJBFPPs%k z3=z|2u}6~FEB#q_o1wV_QI1qHM#e4^MF&?{8xFZ}elN!-S}8U)tG=6*2#_P%=9?c?>iHd+}b)Q8?;V zSh|K&6<3L_>y zjY$lq+%bL&ql+T~!y1d>vGQkr>9VEbk%K@VU)(l!03$2JaN1X{yUo|xe%o@)Wg)No z%v7>tn!l7Y*o^1nCcbl%Y=fV#UO@qCj;PeeRfCod+?O z*j-i4beyU%FSId5ofh1V*|2wyF_7Lvy}6<5s-J80+FXh|G5SPHTbphw`1_1DMSlsi z;%LNyA(D(=F{~zr2%t&C_!z?@U2IJZXy!R(O)15Ub1PW*K1jb2g^-%Ptr<{H*2+Y) zE+QDQh=o|MsC2;&%RSc6VJCq8{DYcZ7=BnP;LB?|# z_6n#>qY(mXKMVDDV=6{oCwUc9E%tY0jv-11 zq)el&FjJ3is7mAgHi4WEdgVUu^Sriy-&~rX8Y29{(B1`I*?ISh{;TfbiRFZ2`rsZQqp+Obb~P{{i=}W%sl)IR%{COCeX8+u18g zdU)QhE>5lMFI0AP)c7_0pXkv2EXI+N&)^8_9=T~Gy)@{`I@68L9!TP`0gq_`G zj!mhT^)lkV>SLUK^Rn%Gv>>8UC#zkSuzN3E<^o|j%MA9+I4cD_Z(bPvRar=t#8da7{ZOw&QS8jZ> z3&03WcH72l0o{3a9VcjkVj53(8A~`|C>PPyC%fQvzHw~D7M*>a_rC8~6K@1oTFdKR z``rG#9MX5^4Q%OdXuk=xwSy8Cy|7A>PMTdX2Xp{xh{;;n3tet2 zc&Udi2i~eAj?JlhEbLC#4reelALz9@;FET6j`+p*70W?lIb&4M!qh)RP)3B&v5U&I zyL3u)vNA>kH|HDn07`)}lWfih;H|#`dK=3OQ}1+b83>VD@U|t&(&| zg^|1!i8_N$oQ0UfMHXH{R@iH;UKgj~fy#WtSj) z$`;0__taq^p@^9G1}IvjMpM66TDriP2xXcyTcmIx(Igq5g0nSm9V?hn)iA}Co+zTZ z_1(%l`1pFl=(ATSP^~}?gyC4QaN&@wN4AMrEZQo0x7;)syzLs?gh!G??D7i`tg@ zONO>u=`n^G-)zO7MmG}6)6j9-HzrYdSQr`pAA%rid4;GW*UFE&OaM)|JI|74N{wXY zoU6iE1no0EtJqY-deT&t-S-}h^W@2s0i9wwG|_@5I!^=A{3UukkA-X4tq`L*>+9=- z3~vPLosC$b6A4k!T)EXJuc3tX4mY!y@3^|U8oO?6Ups%z21CAAF^$(k>9+z%t+md} z8TFSa+LS|y9rK@s53%tfv?}(!40u+yR&Oyg2MlrYp{!b<9@a5a!wdnzE@5|KYXOQ@ zjm3WHkxUy);H#7!SMYN48k)g7o8K9{eGhMM4rNXC)~6h#K`W_qWAR@v2Xmi=Ksg;DNW`8@h-)Tkyp z++P1J#0Bzj$i{T=)2B}piho2v!Yg)sebDQ)(NICN^|AkbeC^5oBLUQvBAP_#&%mzf zkQ$fU#f%3?sn|GA%#I|k?99*8a60Ja3$zi}(bMbxFIOWr-GgDRxOC7~6}z9#s2Uea zA~!@(SjT4$%!cUV z$M~RpeZ-}Fye#CrRE)+fl9=ZC{#To#xFRKnY!lVyz*EM=WhLNVt3bq)kC~aawZ4vM zh`_3mZa{U?x*OtQ)G;e}ZM$9qBT4NQ%%A*L*))g5&iHcN^BpZnM2V%rft?zfCs*sH z5%tbrQ+28W?r}|6q9(mCWpOr{$g6O+KrMNr)-TA8M>9Wb3C*vJL1EQL>@jQu#_zJA_K1r5Vxg~skj zNX2*_mC|EKd0ds+Sq$@hbtGiNh32m<;L@r?k>_f-)G;94+}#U8xpGR07~_3NAhZ4P zGrap0fC)R^kAz{TGKJI(@TLra%;*RjppM>=;dQ1UJ7(?HUdpb_SXZ8s`r197e<3 zvIF-rIyzOUzg>#8^9!)rAY!>OZdq6;8!-<+*A>ppS*C{w0ZSc^EU3RRbeCm~SXoyf zV+KJmkpeomJx@}#wVmq=(kp~avQRLA?;ESgZJ)d~B*x?1H{dcFiQN(C;dsca45VJ5pZo0w=Lalaar`-0vIu}mNz z+yJpqeQ3g(M{qsK1(xxO9lk~-WC^5>9U3(CTV>O>-Ab^O(5*q9ULs!j<*ohUq}2^+ zK^E>+&+~o;3vm>V5Em6It)1BOP8nDFvr{KuG_|FF@4x@m%B7bTot_1f>hengDK1zf zJFzIYYxw}6Ju zyOOOF{&kcHrY=@}sqHW+RcctK zLiRxgz2*9#Wd{M{Kh1ZL_J^~bc}U_7Q>;Pr^nFJX!CC+ve}G9)n2Yua8Jy3q8EZnL zGwJ}HVJ!M;JHv*!s3T-xBt=~8!ia?473#_6n+?El4Y#2F)zXZ|tVtAd+|^sgd>e?k zqvT8feUbpCuD<#5@Wg=KuIxe077sBPi8>`))lEcJYPef=?vB)*Vm%L;bsY}7RlhFfT7ZegOb zbNtj?B;$^23~Ei!SC?wsU$Lj&`}3{xd*O5?ZvlH&dc#H%F~zp<{pCIeKVqr7lvGa9 zx*JE|YNqO+?Q0|H<1TcA856820G^{u-K_xyfU)*Z%y$fUq9c$unoec=3w$$th22;Q zp@GO|!gqFAXpg|TuH^k#ni&W>SUQvclJ&IRN)JYWhGV{}*iiJ_<>~M4#t(^a&nZbf z7CwOH?3kjs?&Nfm8H@*hDo!YNR!Cx>{#cupXWrz3e&2iop1>{lnq}F!Mj9~-K5u=l zP9H`df4=$qEZsrX`BeDQl<8Z5%jxn8K)@3Z-%z~fuN1#7(1C`(u;yv{n+yJlM($)Y4vEe9? zx9S)9WsQK`Qi`ZftuNOOvfF_~Bx;`EEcZ_e6UyK3J0(Vu$qmhSVZwjLbQv+-ZOzFO zh#RQB*Z6e!{Yvi6eoH7S&Y)(N=i0q82roqlUg%EToFLXy-I%f4Ts^{_x^!5prMQF0(cLG}`&Zq%Gl^xAUH9F~N>ivj4+7va?ckTt>{QE5E)JeQauWuT-T!DfBTt#a|vWT)5F%LN76z z>Snurjx(ahow7H=0j`Z_;+>T9Jch$*ohr&|BoZrPzk*cfh+`KDzV|VQNC%rrh|LLo z8!9)~?mXE1RNKj0B~h;-lQ^vaLT;pUKz_B zo6yH$_r7gG6yeRALR`Zzk>M3_cg&AbqjGjzhz8aS5ZGP!;*HZMPh#f3H8RdQW>_L} zjIVKaMZ|w1SD$F^dH}+OAl7AOZ(*X7T(@s)o{{hpVLk9YI%x)E!uxyTLfp-W}w=#g2Zq3&DmQTWJ_L1%d!JMAQ z>8w&Uc~Hgi`YN}!v%rv$ymYo)}wCx+%QW8F|!H-$M)h12u2nl4v5RZXfdt*Di! z=ls1B4EO&2yJlwmiQ@pEO^^7%8fv;4GhY= zTkpBKPrA-XM6Bf2xQ;*2h{FzOuja2!XYT!&q2%fYefjbLprz4F3$=zqw7__&@5;%^ z5jAg7=DJjbxWB&tvBj*1ua>6f(CO67Otn?Ubv@lF=NH`9Jrv;Q|5;UaWp%6(darZu zjiLLdFgUV@U;Q1Ygu&}rFDXzOGi;N4_Q~do*n4(%7%p>T=t%z|3_0R66LF`yXtIJV z!Fc3-`$Y~P23a`g^Z{fB;@>TZBUi{TZ}X>=l*IIex<`=Vj4|CqN1uX z1%d8uw~dT!Cc1QP`fi)j2D*QNIk#QI}lV6_F$+fA=`Ss;ajaMh;TJdCce7WOGN$lwC zTo`SQ625Tm++#|K8unfWoc5PrU-k2+1t9klcNP*9JetN&>Q*4%_ea>?;?`gP>AV}4 z)(>Z8KKfZ;kWg_CriJlN5vOtkX;#+I*sGz6aPOG^E+;2Ya0oH=vG%l+EDd-s%=vUhFaBRzY(k?En|EdBzwfJMiyFd28YG^pqQ?h~o3Zqq-KPP_Tioq4K*C{qO zHZAFaxR@BvxH3+;{lZ2bkpj;PJ7M_zJ^c5d#XsDVM4<(koS8T)Fca-X;rKLTaj=rqF?!;3Z{hkMyQA>WJc;m(msJ3}KzCxsSOwnj|r}TyN zMg_Jx_oMI5DjeBzdsA`(yXZPV(3ZKTbynhxqr5 z0Ya+fMle+aLvrV1jMYr8(@alKFV(U_TFj^oeGSj&OEkZ$wo_A6lmsCh&Q#AWHrcO! zSnFW&K5ZYviAQRyMSJ)Mq~e2v&e)H?Pv|wV!6qLRSC0$mZo|yXt^#McuFnsfncZ-e zC_My%kq>(MbfdGgb6Sv`#2n7{LTRn_kH;&=j;8uh^*GL)X;rpUt9lmgl_#cl6q7eT zC@Ys9{I|lx!{eW=Tb-6?6BcW$LqysEO>-KIjf_0b1{iYlFnG&WeJ&6bODlUC>HQCo z>cT{~;5Hu1GuM2&3!E1K@eHc|{xzEV5lJb~`k0d=rl}`8Qg=i`!g;c%M8a-#7yEE~ z_C%INdxn3`jikjHEO0it`5ok(5m$lND~FjVPB}045vIPse~%X`BhPpnnW*uxxcFbP z)hyEAQhgeA4KgC*5)k;m2l-YOCYa5>^9EX>m2IN52Swpb^-NSnk-xs<3&vwwTvz=X zD$9iii0GVv+6Az&VN^)jhdN_Aslg*y^|Kiy|BgFt{Q^JBl;#Uv!?HgEQ_hHD}p zd?)O6x7DC9h*Z4IgD}8djEujrrkReO&4b={yhC$JH*$UDuU|}0`d!~EuVw_kduLjv z%!9^oPVdsPvaYWWE}1)G(MxIR`85xS30kC-;F!quhn*M38MWCY>=g39D;lmh>n?Q7 zr8#H5Z{3pg{{4Gw+r#j3H5U^cH0qE{^kk23-@cVTa6EhV>_G{;#+>cU%*?X(UW~c; zH5Es2ch$aXUDLaK`A5_xU!xM_b?=s!-2o&iH5IscMlyH(IN{2GkCm7tQNqS2zvDEr zEyMUIJw1oUxf+LT@Xp_Ex)Q*{)phv;)?nSG=x#_;3EgVFK#|cBqRD5(FX(@NzJvT> zv5@yX#1U9=?cwEx;=>KFML${pg6h!&*aL{01>g&91BWsT-B`LlipM@(y|KZ6+P*%B zqtFVk$U|+5Sw3kaQw(08Xf(uhkdaLp;BaiB?C;gp2KIcdZHDCW1$HH(-rQ<1R1ow&~{MuQf z8J)4v^-@ayC36^3+@2zL;-(s^b5@BhE-fW6d!OVyecB!cdE$K8_k(}{+}qLl?id!= zDGDu4m9vLt1fxV4fKATP0{y#1lqqVi&kvlre}4P^#P`V`F;8c0Wg%#jt#}wkfRSu* z9RO3AMdr*I%?{s&PwIkGu1;&qbJ5Y9nkNn&`d4yK{IAy5Gx&^2@|aI!WqLE3bc;6ztJ9tigAZZ~bobDzj#?b)~^b8J#h!5L%f)+@gO zV|?sJ+cG~noa4uJgqgS95ftz0>H@GUa9hhYa9w5&(Fjw1L!mW{G$usFq=bcq1y3s~ zDK*zKld3NQL!^m2P8;E&Gk#G=YbP$>X`36CJ1Q_7#1Xy~cxMMB}-a<7-?CbjWM1WGe|x9g7udJR>2& z+L^3;yp+Dat(yUbfn84!+D;m>V0B;OK1rw9_NPr0ep zq4xetF0vr8i5PgL8$jE;W{N#I*quwO%~@H2jZtj16TESL)Mk)( zQqJ78&9k2%Vh*F8<26&$#Kk)#35mSJvd{O8fpd_s8B`XcLO;T|9AP1vo|WZ>VigiO z$DZOxKYsi`F(L8h_XUIL$;o^6_RaMwQ!z91^G#xJ65KD79zHhw#Q%^2ND~fJ#vPvZ zz}or@EEw+F+r*UYemi6#?i`uk4O85%F*7jO%#UiWc`P12!OcB{1vTj(oW8{aJmaY&S% zpj(hjp>F|5EBydt7)_3RMhTt8M02gJ=2Ze*i_FLS;Zo<>7;4^nF}8ZWgX*b>_@Lp1 ze@RdO6)xqB-~9UZYar3Ptva?iE#QB6so#Sa8_`oM?L4o*0CPczb&<7e0sgK-{g8t^sTsIhG1F%;EO8eLX$;8Ar_7T3?;Gbm`K|J1iN5jtNSD zk82wgZr*&)cSQF^^fSi-1wTK(BX0LaY_9nqKXT+8)7_4oG`WgG7q5t0r425Q7k&0k zfyMgU-#<);OQ}xY*c2vVU%KY{{RO>x2legi*M~L_{0xnA@C;{RlW|Lm(TtG~*lH|Z zb*&mve@yE5(P!Qkbb$z?c?6I){cVbL64?eIGN5e{VntMN@lRwGRC{Q`ARd3T+~YMs zx3;<}YAJ(k36gSyt#s(jj4(!Xc#VI1U}s)`Cs1SPobgXGbGprB@`f_0)>c@qX@l0)pBgK}|t zRn+{D&`{^;zjA9H4sNNi*x`YPqobpx-zw5gn<#8A5cLDOuV2J=;!UYUW6t0J@7uR; zfrczzzJ$4yW_UZYKgpzh=`#0<_;}K7e?@gQ!&|-E>OP-uB)!4w{IBe;{OQEr32YHW`$% zYTVr&Y?6yOYJrcfw4n^z?M8~%NB1gOb`>)0{-iLN!6ow7?~P0a-QA@GEFhK-NA zX*mN%vB-KB;269<=Gy~MlMAja$Nj@7Xwsl^Pu?7=j4f;Tc_^D%UJlSf;O8>j$bG%p z@Hrqalpac2T4m+s-a~t4c1k-qI)>C$asGEQ@0BIro6Sd1fDNRiq>Rr7*!XFb@CXTA zn|fRYr?18YKkzcL_xt|63bz}A4_)VTr25|Y-;o?IjDzpkwkF*AcxGx!GsEPXjm<3P z(J-)Ag)jT$Pny^L^B7SVqD`VK2)x zdRH2)qNSzfM&ah*kWKm&BlO4?7qwMdVrHxUT_M-yS%~KLS;Xc@oi%)<9b&Mk`Wp9Z z^GP=4%pY|VYDlfm}a&}s2cQ}&&`9}>ue13K{}bZt2>7@Eh0~8(25)C1cp{s=~PKFta$Bo^AhIWt1fh#_o_MpIxLp zX9(EfxpU`ET;IS=w8dU}&CT+B-MX;~A=I@M*8N%W-Wz$FPPpx67)Uw4&4r$)FmCIJ zp}V4@qKnHaj$r3O@eCB_PyzX@{HhJK4;2++-+e`nGqI5Zi1gRktrqx(~jsu8- z6})vd5$bKwvb6lX==fpK)OlrPMIBIq#-JuIUkT1;TK@S#v3vhE>8>~yfI$1PQ}5~1 zr&tE2?H3JvTDczxRI`^!r1eeN;|TWm!0RwJLAiQxGAPS)JI{h}fbM7?2#v~ryj~QA zOF9~q8Ej1tmE#~k(eZj#eE}YoM=jBxZ%O0zN$I0#9(<#&jOtIQ0dn8*NESO-;?G?b@rczlL77 z&_#3pTGpWfy5yuJLaYnzRK8#wdMr?IS-sHjjHEozZY)uSr5ttm{rkQhzH z#~+_6Si+PsfI!bD3hzWK@;TD}{P_bk;J?WiC=)sL$CU_uX?AvY*@|@JuDGzDb@H;} zn@ObO*2Ha{57ShhfD6hwe=D-9K1|N1=;Y9f?TyEz&+l+9V=)5*YiwN{+n&N zV&5M>eq6e->Bk$6n)hcoc)NQC2jkZ=cWmFDfh~fxze@l&IO)8+ypd+l8V=nPahL7f zh^?XdNty&VdV@t7 zPLsOoxJP4?I^o-a5^%Zix7^SJLVyD^iXq9$%5F2hS5YkGLutJw=LdMJE|fhuF;Qex zv1cY0qQv>RImVGGxDDU*i$Q+Rys_{8xBA>$lb{r5(-4}>Swr3mR`GN`7?*8A) z!lBk;S(O5xq{U?who6a;GW*eAVScpLC-ZEVqDLWi=3ok>9Nlr*6>Q&Iyi7dPXBeGAm`w^F1J$}%5q^6>RppZD_ zoT#f`bJ&fLu?@#vXWXlH+hyVq5eo>++I{_*ZE#~r$=Pb5P6UyfaH(g)g_OhcT0MbZ1h$kH-Znm4V)G-@l89h>)MS#WKC$)BfVci%?g- zDHQUSPjkLYW8?3y4!I6$O^6C7_vyVG)B!K|iO!8D!V$i+F0NEXE=_4a@4Wts(AiZY zb58TaP4GA?)OWa-LaC3sL{E;i8}H!$wAISk_@qJUKXdEaGtG`|{#j)(3d{ZR`Y@PB zV&wspGY9tXUk2f4Em7eeMYy*{=My3#*ZE>pasMCtz8{DQ(%tg}S^9;@?E<&g2s9_| zLpTbTrF1?MLqidh+7FMbsgVD8mHhqt7lDh(NMnpgH9pm4=|1@dvQN%->K4-C!eJn# zdpAMafkdM`+9c;kRMj@n?L5x5iANC>8>KuER=_>ZeBB1`9{Ku@$NPPo8K0W(y>ap4 zMGcK$huWIPr*AY`c_bxocDP5Tk#1bR>@g}m_n4trI9fG9h2V;E?i}Od>cfImQGcI* zwr^)JD@1%gn{TZ2Z24%)IZn6NP2t5V3VV}?gp=Me9Kp()^&%3*xV|`@q`O3Vf-NAZ zXK6A`z-sHZ?SeZi&HICe4O#XRx>3A!L7|~5xRVx;m%{Pj8XpifQHH7(p?w}o+F;RN zMRL|ug82AAVNHay1to4Ui9J->S?1h5KTzKAUkm%!kJHM^YKk+KGXDwdN15+MwPIp# zq(fYEWVFh)!PYNvk;3o5y>}P6yQd{@BoAGn8g3xD629!QkB<*>79KYS7Kq+}xk0|D zt$y0`A4&5SZXaJdX-7l(irh2#=lix?KEu-MPw@i%#tu!+&)?{H7yYffyPHhDAaft| zY-?8_aFChg9Jhpw1~4mjri5g$y%e_@JaM~vpOD+)>i znC&zRpfJ{VyPZuB;rQNt5S!>ppfpp(s6$o-Gt< zhej)AkuLPl_ZQw1>&JwJg&9(W8SLwk?Rzd6BO|?NihkK&5(O z`@uVGC;-W6Ueh=#bj++?(B=Pt>tkGI85ok!!tn1A$X`!IJ+#?9)Lm4x51VCP1-ehb za79!6eG8H7G03W=zyd1g55R%RH-5 z)p_A_*(M~Pg4$UMKHgjYxj(amsOX za|3HJ^~%23$v+hq$@Pi2#=n44I#oUFt;Noq;V#@EA}s8*FrF+W6E7$w1(HLLSsfGG zrCgV7H17e~86@x>I~E5DIaDaK8o`#a_c_%~nStj^o9X4FOHPGJT1wL{$ zJk8+Km(9iB2%b$D&frG=?|7u8ME&01yW#@Dsvg=!|K*1$WZ0m*(tBW@FLoYGbTd7A z^e8$xr43wg$74TtY`3(u1e{d0GSn^Mjw%rCkNo)Yqfto8M=_b;6u=HI_COUCm5aV? z$&1|CAS@{tvpPCD)@|6V5PIsW-IvHhi}oxmBbvo6+H~`aofqq?(g(87u>(L?^1%Ya zG(eJ!%VMp`0-zfBePx#&ysGgZ*6t{DXmLsC^2n)xO|J6ijxx?bu;V_;jGY!m$cUpl zXVN!&g<2j}3Qsa#M>8NV@z&jkE#_4~>(bp_lv)t{6wsjkj zC5}(hAEEXsBn@ruA#*BOZFrc#p!DXlpC~qRuBSfv4h502>nxZc&##Q&`{7DF+;bWh zP)f|U>eiiKS}nq=R75}b<)LF!{StD1h%v-iyGy=o6%-sYL9_VCy!^I{fgyVOQTeZ5 zifO}M*DlUn-~WIKm$8AS($TIqNQ`9zH#HTk0A3irfiYW#Pp>c^(GcBg>5JG*flU)@ z5a<#`VVQ0iRVN0*657;fg$}lbg@v&FBKwJOH)Ze#WU?_FB~k6*LjkD^und#hy|;L~ zxFeHY<6a_>ObQQpuv_X-h#1;VTp?- z_wJ<@6}c-bD-+VZ*}*^KZ5$gZok+v#iqB&7uVP~Y_cEtb?~LL;cxCH0hbcB zc;&N9n7i7KBn9EAVUH#~Y1_vQ57&zUbJndrHm&{eDAJLU_DDcZ1@*VOldOqaYH*Vv zqLCT&XZv`26Ght{VUh5V&VTYf_Q&g$gfA>LNb)%6A>_nb?`kDKz?q)5Wib$%z^KGe z_MX1JDXIy6Ip(ktfM>D*)C>WYRfB*3Hb%<6z_*}|+E9CSOc>h!Q*$AvLPkG!wVnt3 zu8ELoZjs{WPlmto+J-NHwH*bqIop26*!ZBNgL1yq3B9huQ*V=QepTtS{d7Ib-i`qLGeqQ4T2BV291trAeh}>stUjJ4le?rBNQ(YYzhP-+B5IjLZ z@}?X`6747vg)bkbUQ_=I4%MXVF=r};LII^}Wun5&9E3PA4?L{-Pi&Yvxx z+dnnhDiT1h4wGmeeM4U6UYhp$wJ+e!n?Ha5sunYs`)mySRV-7;B{y6f`DF2od|X3c ze?LS*^|do6pFmHQP^0RNYvujmptK9-6C#K_KgHFT0FR4%3+##6y=HUb%6I~ba&kg* z+>)-#s(tzOP}V9OJi*099(3=0nmXw;QwD~;QwQUKL{XffSg&kG6??2;ERH!Ah#&!3O1 z{>bsj_}@CNR5(woSzBVEnCR!d#YJ0Arjmk{;u0@%=h(ob8`z5xAohU8IdR=hY|>R$IdpT-SU2aM@I6T7c9vKO&!O( zi)e`V_{SAcb36fNt7~iUTb~?WDd-U1#EetU&&bfwu&gr-DG?;b*HSXV-n~NwbO=ec zl*44PGAl3dC+Mp*jq_T!#Us83E+ThjUs_z;C;yn?b!O%qL@%PcH}w4w?2i}r09dN$ ze~zrBH5$eHuYeNRW`D#M(VW1jlxrpE=SA6rX~00)qtrfk5C%g|-9rj|zLAMEbK$~; zyWHC>9-*4{1(;Koy`|B1sJ;(vi#)SjEL=@8zk0D;Q|0%Mcp}b>`=_O+*K3r^+tKu& zZDoW$?AE-KLMDN|CwfsSFt+WRX=!Nz3jPCl+USsH5DuH(Oh=cOlk9ejNKOfBawb!%pc-LU_ zyluJ%WmJKA`C1n~EK2W}bV!xs2rextxkVT!I0W2<$n6?fsfI>@hT7+c$Uj5Dy9hh& z@JJB1A0Pem=WrRQ9Y;jsZ(&z-pxT1!ICilXewlHk_51YF%8Iuwy)oisOkbhu|0t4R z!NZ3mql5GdK`4XuyHTaLH2pOvhfg%kst2y1n|+@aa?A|d6PW0SNS4Gz}b-EH>lGhU54 zN>te2qEOjdfwiKpi+^6=D~_nnGP0sbGv1bY#fSMqSyNk^*3@wmJG*&=gRQROwm^dO zQ&ZPmOkljw5|H!R7`%W)BXQw*cG!q_B5ZkENRjw9qEgb&iz_U5b!>Q8Yx3-HW5NT# zXC!dodsL+8RKXzP(ZL+AhD&OuIammpG$n-?s6{=FXudAV6F;RvK`GO?nS<%CWR&Ak zh2UCvAtATf!D~~wX)XW)AaH$ref7TFzFOqA2E+W**GCjnKp_74g9X;!2s7|!i--qH z)u0+{k3ZzY607Suc}-_2^X#x6un}IFu9@OdO=!pGVv^k{3bX!7&tIk zJjf>?AYgHKHaa=Mx$*r-#Wh2A>+9n~Xn0VIsvAW!{@jPNPr$e2!*ijnG2zg4Z82zo z9{;@*Z9ogqScPmQyB-hz@u*7UXPcpVTy@8D=e_|}LNH=B`!l$vq$Cm#rD%2f3V2h< zP-6Uir0vIVf;i$cv9QoNuU(DYDP~dDApV?j9b98ZWRy2>ur3nblDK;h9`G(6^4d!E zWwEx{q-hZ%Z2Uef?23_T2&BhskQ|^<7VfOR=)I~Qh?`qi>3Sl*$uGDIDsFzr+yGSt zl6gl^F3{pZP=R&~fWJoEW1{}1OAXU-6#i_#fdAm_bdW83sw z2P^@4PaI{k9g$DLe z%{{>@J@V+8`^P=*^r)iU`T6d`{8rLK_g!}Spt{$f*UecYs)0r+B+}v?&@3QZ_L{wAM^uG#(^~HT`xhNITJAHK!{MnIzbnQ=L`8e?&Ie~4;NC~+`ND)z|tEiOMvV%K?WU_p(Bx$p~YH9()|Yo zn$AMkJc=whNH9(Rvo7&4XgZxC6oXn9$-owk)CdcS^w19~OVZ>ykC!hk8sqEWgSLsi zg6F|yXhMc|PBY-5c-Uu{7z*7LzIcsX!ou}+b!lQj>ln^Y7142UaExGP61*9Ei0IvV zv=D90A>mCNiN_;#IPBoyfO-fn0i)5b)2FlHdzl~1%lmQuA25;8VPs~`hCIeVceC;? zGL7v$F1y=&WqJ7kQMCLqN+NyOh=^g@5C(ZzgI|8g~ zuFYM39r+*uDL4-J;{#&%KA`M!q2L@NB6|aEFx<~?dMGX;u*Zoc!qDzKi8%zdwEJke zgL@Nk{7NDf8z^tUF+O%$ocsef%(8dy0{{uw8r;?ho*2#$X8W5Ohsc0K09RrzCpb?7 z<)jEBL^*k;kPlxoFgVh@o5G$r*!6^-O)?&yPF`NVD+pI;D?NR4u;2y~DbSPfD>U4< zSDbQ)8e9dtP6Ahc#o{uWg|V@*m6cxl$hxi94j0nRb#vnz{-V&e7{`If@!yB{#T|VA z`%FW0kH-H#OEn>`4Dq2~M;s6FQT&lOcjDvWh5yeF!&v_NV0uZs4B~@tKZ5dqAOHV; z;m@pSX5!c6d!PvB=kM=NGe*8c45fHHvW`^jr#WPk>!*toFhzj9-&?kW5Sdwk|K4Ui z379WQh%!bYCW3>H^r3z9^ztIk%y$tT&`V1JjZPU=zka=f7xnPS!A=ns6+h%Cd3nxr zpwe(X0U!KyJ85r2LL7lXfP~A-%a3t#LLaxXxJdkt#YKi|lwSBI+&p;&1rQC;bqlJ0 zeh(Q&Xs9+yCUCII3?ltim6gj-Nkd~e_XIv>-MV%CI~-82gFaDc96UF2;+e916vY5) zj7#7>niH;Hy0U;en|Vi$5UuKefsdbdWvcV<*jOjV49o;>B^ApY#4$gNfeJ@XL7~xC zOk6xRI+~%f2P!nb#U&9TAqe}uo(WUEW08sibk+GPga{K02KW=^_63B65p8{_0SFv9 z0y&1ZxiSJ7K+)fM5SPw16)QhB4^($Kg*j7GG`JG&j_6$xd92j28|Gd?6;X7_=9FoDsoU5*-~# zRrco*?W*Xdi`UK`N8qUrwnm1JhyYabyQ>c&guv|ZHh`FBWj;K^Akzz+Y&B2t@{WK^ zyzRqu;K2JgZ*C1uQ8^+CB$ArC{g@IefL@`*HRJ@S_AB*;b%gH%w0{rub~PShg2`52SnI}Z^q zN|)$z{)Gdyv|E4-VNktIU@P`?!rJWspE{q{S%4u?iVH)mSOo<%*szBH4ENfhJ2-g#a^uX%9ma ziiTlf{bCZj5;UuDQ;;f~wweTnhf8BuO?9;bc?fh~E~<-2Y*CK_H3SPK*B<;pBuJ1w z`zXfg=<9#j2Y3;k;F$&61P>Ol8Sfo>*;sx>?nlOEW}k9y*MSc+GHy271dsi2JK=gK zKRT=~PN5CB)B%+aftxw0MiqV#0>O8+x3oZjgY0M=;0tCF;~=ABYC24e+c~237h)>3 zQ;CpYB&w&d?b(x#*o4y=;Lk(`g_CGQQixbKM4=q9Lu~h}+d2X-=jG|SyB9c43h6I8 z`SNT>`p3sD4Gl3mC=8XHF(79ci&sN3NGSY!Sw!?Hz~)bSMTLBee=GL3UJbfO~d^}9J;xQyk$F;MPSgzpPZXi@&#o`Q-;Qs%f&4o17e5Z~SLA(c%b4zoxy15l9 z0BBeP+o+*kMXSgFHUTZeNIoJ1Jyb`>O`$G`6`&eG4dnPdaT!pB)7Z2MM@vw;l{Pq0 zLeZX&H;IH~c4p@K=t+eA+FIpf$Bt=ALgEQf$yQ*4EWogQ77waXYK*fapl&(|ZVp#Tz|D??EW6qi6+M~?Wh#&JPdU6ceL`9Y zbhilbvS;sJ;}Q@(swujiCf!IWLCz^Lt-^7$fhIK>c?&)XLL!dM|Cb+FGY7{bq)?{5 zqq>M;AjQhen%q;8M1csokdGp<1Ks*k3sMNw>tD|Qjz=ZOfbD1WK@H?(==T2Y3)lw+ zKM5j|^gzN{NhjrO_=H3W&$yvpJ&U8dq~s4USd%nRyWr9Pp7*mDVRX-^nM^M|t=H1A=^>R77cO1$E+MK~?-i#! zx^dc~cBd0jjsepgw8;uUj7D{R$>DJ~0SQHGTbmbev+icJn9RdOD5(ZtMK7d#qHRV! zR)OW^^$n!SZ&1mRkT-pdiUP)-}ufQXzNzdp98pHiVPmL1bhMBW3(TV%wa9SOH3C{ z#=%1^_)J*G$jAuw4@67U)A6|Rfp32w8ajfWF_5-Uqa)=cgfYl*HWjt;Awm%47YJp6 zgYkia84`JPElEjAA}cxNvUpEPN$Cq6a=NdsD_Q%PC&GC@0KR&kC0BbKM%m$@xJ^s0 z?I$;MrbVI9>a{Qxa+r@#VS5%75R#*@iq?5e@PiBsYN$YYmW+;?zkC1!UvWFSuS`Zi zUqBk|ATSMQ4f(i8+i5%tkc#R0y0LN!tRR!YfV#u+UwpxTd0i4_4gS!LI4Afp;N81K zhh!sYv&fuD$9Z|pP*G$S)b*i8pvp|R5Y$NkyYVuuz#jwzsOk2;e}6!;>33OKEWZA1 z`aCjD85-&en#08R3E7 z*G`(ZoUjIGx$o`f-Smg${cONmebf32gCkF&7HK&wHZ(M3P?7}EhECcPI8d_OlP6D3 z{^DvP2XWrT`NV$K1f}#GH6C-XhYv~ou814lBQ0QvRxgpWX^_chY$paUYnJ18nz@J* z+BmmMc)_y#5OEw1HO8g6SdJ%o7pJm#^$lkNj%wHylCLaubxnC)WTB_`#lz{hMJ)z| zA^g)zL0o{NfBrd4BHgY8ss#W5i4rKFvkXTbHFjM^1rxKbfps7{$X0d+NrE~G7q=zS zEo8*;_oLnq;yNOpzk(oz626;}(7nERQ4Ulx(U})l&u7)(1=Te$&ei=z!8%{>UtpS= zp5C)}<1kA3hc=UUNZ-D4`SPwO1jJ3~6%!NlXs3YOifd_s8gaX6k*`u(3>5Wc<6154 z?cOOa4i1a(#4qO=MWUBkQ%bLD02EE1v>=J(^$+1htEcd?!CtvdR~$p_`lzjf zoE(bFO31<^3wptJK|_P?n(o+`n2{hRm!GDOjEKcG%o0><2hf|@& zAgIxP{*-u_xo)1_RVIehb^H28Mnc{1^XMHunp%2g50@Mw&?~5LU#NlQCv-P~lrb;# z9D+@yXO|Wgufn}WkmKCe*3uF@)t0z-+h=rZvlfh;K+*#Ep8kRAC?({`z|0JF^`^O7 zj1Nlok7$rfOMm$3J<}lZg0+ID_L}=jq}J!oCEiFjjh{fsMy9{CIAu82u!)W?`)zg(j7Z`WXaqgDo^BO-6yxwBtjv4NXC7Oqyyn`pGff$H z?K-p#MR)AF(#61iA0HHQk=j;JHf-J=59;4@#1px4DGIs{V7P?EE8K?;9YSAdU*TgGk=uX6 zR8QL06VGk5rLGZVLGTMA$&Ib}@dFK0K@Ob!5m+sxtXvB%g9NmP@FvJm<~ zLHj$-8F>;W*F-HUgD!;*hp0>=p8;)L0E7zXz zT>#G8*(7uB`Fb*PldnuENXZ0Wl6-e8{HRE%fzTqleCy{`x&MuQa$D7(CU zyd|xd5D(d$f@HiMTyzehaB8IBM;GHD6CyqdG zm87azr49<3pUnV%=5)QDfZNMQh}IHMtirqQ%*)Q{RPc+&*d#V_o6B4=IS3w@H_%oa zg-RjJz!h)zIX(Mlhcgd@OE!`|#QU3U5+IR$zGNI32ZR)!b^pDa<6=jFvw9O1nF^$? zCv2{D0<If9Wg7Dad97tOEgW-wCNguTUD4k=nEbK;t!1-M-__9!UN<&w)n&^5u(LIr5bFjAo5eh}sK~NO^U?LXiuB;gbTW zX#L~azhNAxAGWU1BXMIrq5sfe#f8E8|FQQbP(812+jraE*fzGY5oL->p}|}-Q;C!` zAW5Z!L^L7W5E@W45|SiJN(g1F3`tUkNKr%?lS=dZxw8NFy`N{@&%K`KdEfQE&wAJ0 zTK~28e@lIT*Y~>4>pYM1IF7TUMDHF8Yg&ILOZ!WdiRL?&`G*V(Ddd23({1XXg^H69 zANNE3(cQa_m$snQ-pw10T?8ex>7H9-$t#h>ry&RGzPCcd;a_?h%jjZ z{rz%^^`Tx`YHF)E10f=OsWoEmgiC^yX zO^WiOcZBVtf%LS()yDW%7hgr+`LzwQHV*kAQF1H52B0hOd9HKBhkGdvAHEv&D`+r3 z;0#~`^})Qjmrtm>GYvX*7I%Go@e>+7w5e?0r}t7&7_s2oBd+sz)MWy0{XWPe_*}+p zyTgD0mD{5?$aPK<*$=y>@`Jjmy}dopFS%EzLx&Ecjg)qMUJ0!a^eY)Z;80_is91|M z=QC9&gw?U`U#-s>d}C=(1U)#)KemUBQC^`k;VdbW+J(BWUuWs-Ycx#5n5%d7YJ}4B zRwlY%JBSAeKO!YQdarBkNy~VL>W+P<)*m3bDnc-$_XKzp5WKcEX5!q{DxpE$nHX%Xs-tLW1re+*5fIwnCQMKCy3dZT%<%r=9 zaC73obaquy-dPw7ILHy>gU`|SI#08YOnvt!UY>FXItX;XV(c)$x&XG?z07x=UQi0L zm_*LvEIZv&U(OIuV5)x01&U>_UKtr0y;r;rYb)cZ$L@KVzV@&)#w=3`+`r$1%GCA- zgmcotN-gPUEg&wnUrG{x7{MUXpGkKfsu>NCXbNPxclRhNj)}N00W;)Y_M)==kNN67oROMc-?Rp0ywA1OR>H zB~wNghcRUO$4{RG56opa9aK4Jkh0_3U09wgZ-MC59$-)IT?0-D1>J@PANAI6XP~j> z1ipja@OUV!U20;hNS>@%2cV3~bDxAtjdWqtsWjlWuaTqSHdSUP2bzoxV z^EEJCcVvwcb;p87oh7ymoGxHmLmH<5ZMHXfy}PF$eN4DER9zz3x3B62s>NFAB^%X& zCb$k#uUuJZVZlOW8wIYP&K4_O1mt6r%}uy{$Bw&OL9%e(EEsFXw{#7DqT*8eK!c62 z@uoCVNn|-WGWvO`E@iznop^6!=I7~_@XwuH`$)l;Ir-PU%}0(OKMtx1%DSBRbYfy8 z|DR*+<>5gQfB*QN6Ku!*sy+MkIqg349e-f=xM=07RhgeX=!L6(?q?FOvYr(cNxacd z`Ec?oSNox7A@0!oxqzgqDhjMh5MZ;%Jv@7MWKuh8=u)79qlVvtGpe}o4~a=p0>j=i zC^o>{`Q;939jyV%S4ew^P;Kjyxzf*ORU)K@2rU|5 zM=4wK)~(2#TXk8h`d&BXi4&0WYx-!|(!->~A}R>aQejuw`u?_c!4_uxdAHN*H!QY??mTCHez|d9Ks>)b9~L6 zSfBBuT5B=&cyn{JU1%S?LRKO-Ne+45+4`-n=jWnvg=dNH$qBP4a` z_gFMqLhPrEoucR?Jgpcp^+ec@Uh6(o()C7?*xS1&+6>pW=At%%9Y=1*s4gO6g5^0m zdXQtQJ1k!w>uz>*e5UqIvXX*c<}+fBAE#SEu{w;%*0pQbboZ)bwULuS1Cn=vH$Z9tMX>hmWiAE%#9>zj=Q`fWt1b7Lp_>8JUyr->SeLd_z_4;lWYLNlHFi zI-Z}H5SGpz{)A#3=FK2KGr9fM%_=+!R`wksu%$%7m-;5$sF!Yb59vG>l^!{I(S!JZ^*Pgr( zsZ-oS>;!7kr*q$t!EUbo7`}NV1%U2f>yb1TCYeCH5fGBag_SeIsI}u>^a+UgDV;5S z{W>ZsJ?z}*QA-!^6UD(_ZFi}S@z%RtZ2nT4NA(Han;LE*{VCwrE~w;DxB|G7lD{W( z+<#!Dr{766c*RT=ttY>#*iVnVuJL8c)b*IgKTGpCCmWZ<63e5yueu&bZ%S1Irbf~b zOX!F|8VPUpJUl!SEY8iCJ%7i}ox_UPn62S6gy@_HsYmTqIWwbr8<^JuUG){qmk*U1 z5gJ)7Stomb)r$r9JE;UoUa#a%dM!U8crc4mPZsm!+1O#j44QTx7;uUHtuJ-% z{P^GWr9sQZ32oDts!n*|Slhg=xr(p|F+lha~}>JDqZoz zHp6|b#x8jhXEM~{4cDh=Kkxi4vw9mpD`=ID2{co_2E8bjq4{L?wi4_l`S@P? zq-1g_s^%94v%*W3EK%!c%3oeid=`H%L4~b}xn|HycO{4xhh%zxsB#)GtZxU2NqK@H zvSmn{5eEBaequs&WLQVNIdg>fL4bW?-@bhX)c-U5J#Gs+BQcFS(kqB&MWK)zdhAUyCoaX%e?h^qO@>G6bd_}ZHS0x}IWGoyF;E}uu#pS>jF z&AWF)4G2)ZWo0eE)4jc0;XhR>R2YJaZun$b>^Erj{DRF^iFCAZV2R#LD759^2Mz8A zd+13jyF<>c`0gGpsivk^v|+foH|Yg2Vpj*1ZDBOk3f!MePN(S%qo!3S+&>m5RbN;E z-qJzfEe^-b3(`Q)X-26XlcmSv$-mICS&;CYkOJdoG_Q_w)A!27Z@Xfy^ya+98BY(n zuCe}w+2Lcu*E?U}KDevDsgLI>)1oVGb2oI09IQvTRO!x5-zoIDSbf{cE?4%I4ufB= zqiH{Xwio0%++GU(^9n2$E_D0&Y+lHS2|TL6Xf-u4*&e{e?WNx_z`oPdyxweuZzpj` z>Fuf-cuKu#IvO1O7#0Y_Il}7R^4c-v9a!90&u#Da>A7jl_+Xm$WPx^iD>9eG&H$Fn z|9N`bg6Xla>*FDr_b`-JP`I}G<@n5$i#@A0U-HSdf=DuQBQlc0D*LG~Xe4#a<#3k>iq~6Zd8n9s1aGlu+jWGHL_S zEj!l=-mR0<6}0kIW3H3y6>qFItZ~wVMKH*ZhIXOHMsP)WwXgnkK}Xbur@g9k={BtFTH>J!K+mtjmS%w zhh9vk%kRIB^fIl4&D7T9U64wo_nn;NdZ5&F8x_N-_2chODiy>ix}G~&L$BKS4Wpl+=(u065~O&RtYMke`b*mMK9hHW#gZCkgi!2Q zCfV$`XCy9|>0o6!?qZf&#B<=_YSAB_w4WWfdvf)}H1x;+p)k+FO3&pDJ*KWQBPTUZ z^X(*^+0Wc&!_=VToRF!FxUPv8pSEph=20S;4L9(!L#XU-&e|96gzg=(yE%8;K;q5yLHRO zf}vYOxFuEv3i9%+Ym+kQVSOms=aA)@5{A5+)HdS>6=LGrIRebI`AXm$?69wZ$Z_D1s+q7YSx0NP(25P%Qm6pJOrnHUXbHK3W94 z*kfC17A2#g3xE8m+PMW@gm2;Ssr1;EJ^JRmpHx1~k@eqSJJkJO+QA)GWfe3k0avfm z@c|^Xnp4d}0QVM5yeX2?hVN8vy%%2n{>Z>)4dkN}@vt5AV)G-B<@=Lp9~^&RL$aYc z-9cCjrIU3{dd;x0JB`1KOYC8I=>rA~;Ex&t|EWH7@2{n(IQ?z^r9X3b)l>@nf`a*< zOinw0YbSAZji3Qd>P3OT9Jt0TF?@F1eVyd523_3{^JHHS!^1|L&I~S)MXCZPBg>5W{hLs{kvj+ z7eLU2_wPP^N=O~0w}UnQxOjt*3~mszAgB1#ifxiX)1;mjQK-{zwbg6nq;_@{)oeAr zjWdbfqK+;*PJ0!^Rm(Aw)JX7-B~m;g*JWB`JVB3p)E=xIG=SjLCt|W=p>l&3@k%Lq z`72ukJ$l`_ns~@;-taodR%^Jdw<%L7Q<@2?T z3QrjJ`PBaADEw`Njf(9JxZ4i#XPS|B+*!TF$pI+6t$Ey_K!TjUi4aRqj(lLT-vrrg6~Rcp3whw18D5ymBTD)$FHiK@8W@4DA;E%`Zy5~dN2#a0STif}}Fvp~vq z!-f`Ej$PM>YkMTSfB(pqHa*@&7GG6Gg|{OLc0;W17Y8Fh(*_X$obRmWAp z)eJgHY_aP#Z0@-6c*MuY7aWN$ z+#|1}QjP{hj?zwF-`6G-LZs4@wJZ2cc@-H3RfF}`y1Ig68CM7dASo11C#%tQ{oMx- zgx5l;Nh4suV`<0tmRtA|T$4Sl3}i3gO`>kB(d(Q^xp_td&VRpqak{0hRG{rmj~p;-aBf`OiBjT@n??8p(}+f6&eMxa0f30c;J{)1N!ntRndEVZ1d= zGWVdizvfcr6JN#S0WC50E4ZkB0o)1gyY^lL}p>I+_6(UJV_F~IPdNBm1gr{LF7-j1m?m`B0l>J zF)l28!|hLz&n+gp2JFKxCD*Q%22Py{O=N|`Bj~yKi^x=>iqEI(LBWvObFr_g+Fvkp z%^0XL_4IldmkQETa%*4)ds>Vq!}C@ddfYd#hLMTwQ1EnSDd49g^dHdDI6R{Y?&s%g z5>2wlb9Kdk!|`sdo119I$Hp!v{RZ7LwG4p>P}U)4D>r5My=3YMr&^JEjnP_Z^?GPD zT50<4-zThS3eQ_Uqn$x)KFP=&m$xtujP5T2Gne}8F&7?&$q{7<2}_Zbn2$GTdm^qM zWvN>lyU9bT0O#9NB#d^QW)Kab7fX0In?=p%P=IYOtX^<>fuU4V%5RKTp-B{`dda$H zfO40`zw|VRWep>IjMt7fAIxbpXF7QsJ~^}a^x^PFH=(A`TYWxMZESG9cxp{A^I(;g z+!O^GH^oKLk5<;|N{zPF89z1i0#?owGHa=uea-sHU?>XPbEt*U+kKGj+E4D`CLuAq z{Ow!7huvEb*n+cL31d*lX?j6`P7oSTUL7@KI+rc>6GC^R-sk+%TOES;AXK3WT8XqJ zPIC{POaA(aT9wTVkDz^&=rJyyCQB0<%pF$;&*QyK#29kw?e7Jqr1)dUro!-lex-}T z#3nunhIsa~Lt`oJqN1W~#z)WEJ?c(%>gCH3DMROprYgs*M;V=-s=E<1%3XjqFoULz(8%qC)hmcs$20c#L&aaef;XN0x`)L7NesAnFn_(kF&mXZ<@ z%E7>6q_j*#lt zZxbdJ!9A!A$t{|wW}RjqVP$c{yPoFvyTLRzKV_AZ@r6t@ycoC(Zq*Gp702(4_=+6s za`Sk`Ov+!O38z*IPuh8gJc7hfSpURXXp-X4fCU=AKwfuZj^!jDG*=VcMvtfqy^WAY zB&unoKQ>oq1gie^nAZrb%0j4&7?B9@wYv&4-@NFV!-_9C;=Bh#jo(p&YW4kG@byNn zC(Ia%sT@zl#%9aoTPmS6P~c}Hv^a7W8HI%wF4a5k&{2S=fj*yT{=KelOv7I=l{~4B z$v6o^`52I zzV*Vzi%%y`pFCRYts}fzqTbVlg`uH-^8-UKbI6|1&|Q(T@7e&MB7A;65N-g;OKB6O zY$BDR7L<{cJa3cvNAQY8(_?w7zSUB;ZnpB7ZaKn}F6Il-nbOB$#_cIujO3tF@~h(B zrsj~V1W>y|2@MGw{OCJbBRyLyD=XUkLhLIq4|`BBf7vFYX!CwE5+2p)T~VEf0oL|s zPK4PbCpexZ{Ra$qO`i~=&_16X4Hgp{q>AVTmWyOL*cp> z%|D`}Q4a!deZi5vvXYEFpGqXDH2~$d)NqgpCZ1aAgG}-dgU0=lXsrZ zCW7OkMq_38@CT?qSU&i^XGrGA-~}{G{U5Y=DW}ZV_Dw*mo`HcEi2?|=)8kVDPbB^5 z&{eMY@w1_{xEcXWxTv`!;IhNHLXX46b_VgZpPvB|!FIp?iVAuDzJNKc3rPB?q4M`a zi+_PY##emgV&a*cswIvk!0m;NIuELbPg4w4o z)4jXV*Ym$f^gp(10)OM{%|O!)nDiCW)2jUpt%jo>(jI>}F4)dXT_hxa|0zcpaR`+A z-avLY(z+8NSLuPWKc19a4~~ViWBEDpH;LIp4mcri9#eX$>js4z+_dD3J?d-JJsRH_5C})4-%+fKtMW$3y<0Rh1p3X zfd<0%oPNm)cio@biLV2F|3{)5Nmxf?r~J?({TD`*vT z@CL{+@JwRS zJBtEILgF4hIb5Vr6IASg%iY#25&zvfZ)`GxHu2?$BkRw9`+r_S^1q=;DGd28R4!Yj zGl_Dr3BFy6r(FtnM}LiughZ2x`M*>r5u^cVIH9$rm?ZqQ$ur374B&7M60Uzln}9_uQ4)t;QQ~d3t#fKA)ut zZ3P8?b7y&puXF3bLktg%P1>>zX5G_Mrr9MWt(0wFxYo)0JKL?2;-Fe_vHVkIVxG(m z$khoC_uWjoL#D=^;yH%kE8I^40j8>_l1BSLsWc69ubYc2TH ztigjD=?RfoZ^WtJnPL+1y=RL$`BKc0bd|}hUHrW0EOZB`H|>?Y@a-aw^QW*RM!`5~ zHgP-wJzmJ2iC?^WC-FVTFt+Gx4n4B5^zGXkrdvzq^@-)~u@MG(*pt}%*YYpK36+W8 z;Z>g7Z{ywCd{L$g{vgk*_!C5~kM`o4ZrW;4%oEE@;rx6p)z{MtM=J+pha^PbQ%z|p zmjX8Y$`z)w;^N}q3CL^M-r*lw8}ce#aeqCY6rqd>MgxNXXqa>3 ze<&TP{CDX{r$PUej@ZW!{aZQ$cl>KR5zMz7h>U!hxJ1_?K`E_27UGvTe2O@9Xwjq2 zfmivB1T1OW?Qm%3CKc~L2ANolzV2UF4+-iOJblPjafO4FjOoox*l^!Js=#DEiJ|w8 zuTgQ!R1Pa_#EZ~>!$t&u@Hu9G0tfvjN{*(oOR`1~W#P^ROpidt2VJCvcIz=KHPw5Z zVS?;8e2Igsb_u#KdAia>F=vE4jd=zTh;)&X^5-Oqrm97#e)3`UQNGAV4%gAyB#frp zUm#m!zyJ5Tkr-OPzGb4Z3?8XDK2nccKl2rNg<;NlSi&==Pmj}j*k*LDxypr}BUeM_ zsO-MuT}dDo>JA*Xg-0 zjg_wcL*6si`Z)g@v9JgSV1I29%nZ?^;GOGYcaED6C*>n_AZl~Ie=alR*iwQAeExh> z$y&h@9^-sCPnOx>y?gZxK_ca_Ia*y&y=Ey1bw@O;ePOk};g;Nni7N z>yy}1lL1{TpC*pzjGsqo*?hZUI6V;uTRV(ram!q*UJNOXn*_w0*Vlr*7owF?gzK z;`dWGvOslT3GY&E%=A0IsS0uegD_;Q< zVQgY!WjZnQw~*RuJ1!fWyX$Ix3n~5Z5CA4XQ$>Cy7E1Zg7Du-`Jg|4ZvB$4sCR_3k zRyVVqt?&KeLIR;O0m3C>*pnv1)*;rtb`Up4MA&m;^Sj;K)6WrO0^yEM?B-CSW917M zc5z54`1yiTZ_E?2nci_uzuIAz)XdZy4%ifk+Z0zB^{UsF@_l6rpHv zel{DTAw#^btn?(0Xfm7)c7GB-q}m>~y0_Y7o2OGQo;%lT8&$nrEcfyunfrI{JY*@3 z9z7}qQc~EBnA1P-ujT2;&rhj_g*x`soC!7y!$bk}F>h(k@Ga{ZWK#IS#!OTx>W-PpebYpHv^P#^d2 zhvvFFfm*V4=4kvA&vl$_V9=|haH!DRhVH2!h-7QReLqyG>`zhb2$GxR0yV(#cfK;H@Ye(EGdbi?4Gd`vd4pQEi{-}=xCQY zX8K`B0e4Qw=x$ESt3v64x?$L6lfil%s$kC&t{>{|S!qY+W!<{941CsOacNnZ-CiaX zSY&^oG7|RdWGOwf3ugtv1&B`aV)zir24)@*_MVWqMt?d&>p?(K=bh$;YbfIQbUa2s z=sWan65`p|wGqr!a=u;I|D&-HaKJqKtk8iRIdVi5mhmkRgM*iElA&;MAndTRhzp~4 zfWmM;}Vzw3n6_47$i_OjGqu!5zWm;%))_ zO5vbymX>tpI9bs$kUdHknb9l5vL>{s7I7&JlE*FQJP_Y8{X{{I!QXl-@CXlPc4YXV zLCct+E;xTbw*2xd?vN)}-5oMAaZe-9McuVMrYfZ`K0dvyM8_k$)O$bUy zPg0paSP$6#NE?_T;K1hweiZrKpjhCTZ&Yd%kff3x`7}JBn~31WzG(q0$H_F`4apQI z-DvL9Qqe(TOB{x8!lF5$BiU!XQPft?5-vXc`Nv{kRyB`kLl;X>amX^Mk4y@G?cAUnUVssowB!*^8;c(oH&cX?Y`^olyB3>KM#Xv za^HeuQE4txiutZ~0~}={El70)`PR{j0XWqSQcva0u!z;Hhwow{_)DY`Nqw&Zpu>h$ zFdQ~|9?z56?v3yAx8HZa>&R4*qpgO5lxME4pEUg7M3+z#@Bum%1zx)cAs{JwKSEYS z9BdZVK9AZzIF2*`PJywW@^H{!4*2NrCn1f&&4SvV0CMN|&QDRVr)C(P)}29WH^}8T z>@XH`ie`YtZ?&~jJ5SN&Vet#DP<0Hmx-mr080g`@8;M6>6u~c@3eldcpq8hvar~Kj z|NdgYl4yH>BHzeNo~)5P@UsVNt$5)hph)>s)1g)}Oz8si>)l6sT@N=k)u>%pX0Tr% z@QrkR!T{J&LxyC%@6R3Mqq530&e)FQj$=Z-8U#UdSX(8F=$Lz{g#^^W2N`{1@m4K5 zzak@^ZR%&Y3V*o~PRp48N^LiF*^t45-;~@4{Q|31>v9XSaM~%&R+ZP1wWM5-T7IDc zUV2fuhX0SJ1ZHH*+A5X)DWTNiLS^fib`sZbMrwN)yL6j!7@7gclp;KBLb>o-U?Wi< zC)p7V;oij9mH65WI0alKgy%Uqh8s^3eUY!r0~dl7h^yO6YwTEeo|{)=a%eTJHx7}_ zMrs!z$eyS7!v7t}H{96TUhedgx4iR%e0^M-M1;|G|2iqgXU{~OL;2p>r~GV{G{bnVNesH>L#c>FiuE29%z$Md}mjL4d~Y-o!@| zwux{b|CHA@uPR>v4yUKL{Go)zLw%Qy3!?B4eugJcUVC`)%JRGT_Js`H$@|Q1pxEen z1@4uij?Uth-i&luxNwK=s7=g)oAIuJRz+7G3pg;83F^BqkYz=$16UFoj7^LaSbB1k zr)PuCWE-1fA(wo2DSo*w_%~5sPF$tqMz=QWcp%iPp@tEI7fi~(NsoX_kFV)eZb zB5*e{zsw@|*&U3XMm}%Wq*x2k(`VCg-~^vNCCTs*jk@SxRi$856cZz%l?V}0UI-B> zHzy~!JyKyILR{_B^U{?o?7Bt%OkorrAT}F`8U)c~YZA?rf<6&oYJlMZqw~%7UHLup zlXwo}aU0&W$wqpcUT^J3ooSbn11mt7vIx4dRx%|$R0P_pc?81!<7+GO-$A9ugRytF zCz59fmb)C61dsn*S}}jBS;BCU#i2Y$i0s^*D z2f!D%_bddPs!(%Yp`>5j-83RSJluy@@gDd?y6wUio)c(7XB-qm-K0jfq6bMivZ-^I zF7vfFVE>_^p8B^2WJcrY6jbq(n+FF9k{l_{kj|i5i_<+#)0bfoMeAosXBb2W2mQ5U zdbVj0=Obd|(kWDiaofn~#Na!XcWWe3Teh-KeD0-753d?NWooB*l4{bN?5*^nY?_Gj zHoHCbf`az%Crz=NtoE)WDsS6(?;GnXO%$tbdNWmcH%Xt<;EGHN7f;LKIh9UUIDnihuGL_y{1y zHiz{jZ;f*~MhfdxxZp%?nxQ#R$AYxnyyJ0EQ?mbzC+N_gNnyedy(;oiOCLjh{Ypwa zuueMcVpQBCBC?=8enL_d=B2iXKM9&{vuqiIaRyz$y(j+TCTMlTHst1CTDQC^@}#-B zh~=dT(Uv{iguKlq_bmQX)rY6$KU5!f6!mg_@VZYGpSnLOvpWMU$ntQAii#RtDmzdw z2>Y>Rm5XSm2@7r2llc`G*E=`gA@5v2CGS0kJYiZ-0W%C&=rX6Z>i0*KahbvId*yZ$ z5_5V|Lkzo00$^n~?qyvdk1p91oddT|q=pu+*U$^x3oHYHa)7*2_A;hPe)#Z$-f3`j zB*C4d--LZ^fX=pdG}oiuKhF7gsmF$P`j z@UD3G4yx0r==5m>0<6yjgZ#%s0OTi$OPt>anaF0I+o|B)l%(eu4q=5n*su~BSCpuh ze=I+D{=8a(e%Vaymaz+YNZK~_%3==LfDSoVj6MQ~Np53LJZ?2kQuQQ%HjGdjInpRQ z?$}215b0sdg{p{G<8zs+a@WBHKF|gCP0`)Qyww+6=AhQ!9;E)%J=k%Plm_N%gGQp@ ziN1H@6hBvFRi#N|^@32$$IcEHHd@pZ)9K0k_&}Rs`Rfpri*aeC4kS81;Pl`3T46cA zZ9r=dC(w8F1m={1l!Okrv?`m5(VYYR-z(Q zHHHoWZ&~w6ynC0g+@lRkAdTFW!)L{B%z-!-H3536-s0Ih(^JtrRQ;;^u4892@>~)# zb7ZV(BdV_^5Q~I?9Qb;I`Nc-UlFHjh9Et?<=kX-2B04b%?*(m@=5{N1-(s-g)G1TY z+*iI~2KiB&RVQv9i|Mk!*!YnETPD{W3glT3{4q@?Z!fa;!xP*dILr)mKb)7gv5szY zhT$F$1Pm*Tdo=SB?hK>_ImGl{_Oi+m1BrC)MWnm71n6SX;>BqD;VLq-?>=YAJfL2P=!?R50a>Zy?UWne0)kvG)BRjI$0`kBswDBuvn(vb{mVE~j#O z@aB}&IA)S78AkLj7x@w*Pr^y>x%D|mbamkz`onx*PN=s@BT-;F3iJhatw_>NC}`mL z$nMl8Hqg3{Qy8W8J5xib-YoJivx0Y2OfgP9={#Zu$fS9YHUf^;Y);f2;}jBPpV843 z`&V^b=jy7pzGKWhwqP$O%ee0OrR6bg)_On76Tg!XLU4rnM0gTvvzcUagI|mfBzT2{ z3~^cjtXplLNT_yCo;#W`WyZ?Wk54g(k>7;v1^G^Bdm&E6gWop*w%YI)X9gxUpL+I~ zE*X`KbQz6V!1x|zLK=`Ch>X(`hrg)E-3^$x3X_#`V}iJ(bLz0(f@8Z%i;=)O82@aZ zrmg!-EK1pWx=c3BYc1LtsBU@8!NLkzX7Rar2{8*+QnS2$;Gsip1c;S~f`b*agAB?~ z97|cE_>07(0RjtmcVSuS9-G=|j~jSbR3 z(#mK(aN~ ztJ^=Lr8rl&`FM;Sl*rWSbE=x+=F!r(rxSN{OWP&ozzRFVWRnRE-UanQdRQjz&;=ho zGG8ui$Sj8#n%Q+pxgoru?59sJk}W5{0tKxn!)~4>q?C_|$I@dC1n)w@?RNuin*|A| zWzpuxOx85XZ?g+((`y|1*nP=>o^yLtUeg0%P?BbbSCQt0u~MquI5CjDixn5lkI>b zA#XR4M35%gx|$by0>LoHC7{-L41W=bewWt?vI!wCj(#cW=C86qPgB1t0tmCMxqRL4 z45!{^JguwN$tyV{x7bEn?SA9QLRu~^x5HOn3ubtpfLuq% z9^Iw%S@FQCn?37n^-h>Im{r7t^&i$7YFM(y8hZR>o7s(D#4&#Eq?UQ243kV6qL7wQ64#zDgvQdp0=<)Or{pP1SFKW$T9kWbYJWI`s5O&! zro8jd2q7!>XvMZ8<+y_oLUy?d3Q-tL6->Z^z71=DoMutzH2LU=XJN;-dD za&JqUbV2d%=#%XvjI@8|XZ5lBY;7;esQ)DibG`VNbUK%E>G?*pt@+-?NxlJjmu7zo znyEdVeC1nW_=L4@cBOXSR=v%Bm!BVZ^$R*Tga{fZ%M}!kP$>B=*F0}Dd%?ZWh4YJa zj=%jjIUqel;p3FSAvf+BSPTFE(TS9?wd(>Yi-@i4GbpMFL^ zCq>OpcVs@+SsISz-f*1S6c7ys+}&bKluh`CO>~(9rxUqXW{pVVMm>mNV9VCOU(TuL zgN8X53A?6ku*<6-O@*e>Yg=+Zb8flNQFriLLm3&j?(G*vbyLc-jOUZ;ubla&X;Cjo zhs84vOBa#OJ!}q#}JuNBmhUR0F z4L%d6Fc`G$ylT+l!>h9rci|Fdas_+SH9xzYKoY(;Smf*ri{2|fsMmmsbauphQo{0n+6M;T#fg-WPRXy>Y2PM3^6R8}VM+K*^#R9z^g1?t)TmLS zc@L))!Z3`mqyYDpIh`|IPpK|hkjklrg7ke5cO=)7p!GY=*)2GMITJ#DG}W&w?02I5 zh%Jf{|5P@(>ub%Wv6gYvJ@n*dQqfbhxg6SLRPIq2OOe4^`uilSMI!ez}G z89H5)%RQGWTRFO+*#&jjpCybqGL8fQ!rZwqEnNr}N`%XyR_I_o_?3iGn;mK6+OM7Mg{-6Mj6j;-A{ zk`6F)u%wF4F5Tv?eCm(r$ED2t`bnxwp;_>eeBFj&Z!O8YK#kp-gnF>lZewNngUDf0 zkrjE-J3nUZNB%~7W0xbkY~+mry+~ZiPe<@+v*56j_ewR`8tlsK0-YGX+iIV5v}gLB>Q1LIP$G(ID9F*zBFkF&z)TgUOy;G`;Sa#BLO|MBOa zRu@)=%Sh`o!LV>=S_Q!U`TI4f48k^T9(lz4UNgye5d(@<@6_MeDl>6oYTIxjn*^=t zRE`VMdYRn6C5&`FJTY7;nu)%q^<6Ik>33Av*gs3s+orP_;m7X99ZqMD8*woh_wD;j}5(uz^Zj?=X32 z)BP}x4tFdN=Q@~#&R6SCs16#0N5`7#a>J=k?f^r*y%;{y$bF&W$H_FKMwD!%&rxVJ zVrs`LL|vNkYMH}HLkNSW9$SU2bW6ks*UMB^r~HTLJ>o%T%ZY?$QJ&cZCwqQX>)NmiGHyBM|@Nvs1krGh(^UM8%?=l78ZO63;`hC-( zCBn3vf7lY%u=^Oh!=mR=_Q7Nl-DcB8lY~71vr#pDOp9)w_`;Ez(J`=j5A&?&%$haQ zQ8xKlW6)rRfLf*dMSWXG-aT)nf~>6akkaauRWF1IB{zPpBjQCV30032>N^;1=9WrzUTDcOwkc-aTT@d zHW|UMqE+qfZ!^nUv>~8|Y?6gC3R-U}dz?MTrvk9^0wQ~CaF8r)0=sw9<-Y|3ayMXU zK!=9i1PfR0NOW8$)yO%q?&}vHMmA?MGe7XUvCv&x4DgnPr;maUqwSN<1AsE%B+ z`e|?caTX_>d;K9svYBhXe~+hthW)9Z%`0*&jGS*y4RRv+8%&D`oo`$jUArDMYt&ne z4<1K%bE2?kEf^IRcpc|3pEE%SWthA+g(rG_xXyL``cXCE$Y@no004b$h3~$RT9o!z zWe)c#ksu-U?Es+*5l$3Dj3Z-R1}ZDxHPZBEV4_zYi1n$t;JGo}opR$Z2JheBOG-+L zuYcJ!~>Vh!^vq|>u4_=$g!8gbky^F4TvTLk>ZC7;x>|h zKu8JJx32`rBSZ>PGpUcM{vevhVDIU$^eXcu2Qtx&&?)O#kk-z8M&kMcPuUVP<= zL#@hOvMQ>Ewm~V&`%=7;$1xD$ycWb~YEN6b{IetNFq)!n)7rFtt>{7BcZL7gjUN50 zvO#mPoBceTL44wwc!?d;`-G)FnqsZ=*JF}ylOww({&RGTa-YA&0s)<>rZ7xo zlykAR`eDRq&>-l7R}H}Z1B8~5CUGRvm9f*>q%y5AlY~hu#PILmT??Z{wwbv_5Q7w^ z#@L=8&z%bAPB?$?KV-I8ScSuD;7yApjujCRV$4d~C?uaa4~>IxK;BZ51!tbU-9nFe znT<`Cm%qe5z_OMrk7z`EpEu6kfld{M8nl$w(#rHzD9`bdZTwy_s6*$vrlVkz13_$; zJt{x2v3+4ahOxLglIe(npKNv6oEb>-P-(6uWWcA=qK^R%K@}y~9^k2jm_DnBPcdvg zIBE$DZcmq4l;?^EZgQ;qe53574452C7->*owZn;I0DwfQj61{hlJAYDPnlE} zN#lpmSpnh-)eArcF$f3_jR@wor~_jH918T`# zP&G+b`R?@ebkM)_mROQAxi8g^hyxWAcf>-zkRSq1&y|=h`BJPC-DiwZcc^WQnk8YGNrwiK+&=6_`M6x?}Grp1f@XG{PlfdkMm(`25}~hsPO zB~@ zwU7?~Yr@D*(qKo0rM!BZk^TE0edYA4#H4=Hi*QViK+QqF;m%e-T(!VV38mjHGE-pH z5hESGFl!;1-i*b==g*%rwXnMs(n^)K-*}Wm$Id}O^PwY7f)2&geI@im+=DY%ZxWZd z7-zC_@~xUNYu;91DHYN5P9j0EXySAskaFFv+G)~c;Rq>(XC)d5 zFRp3NnUQnqn2d)bsOd%r>YW`ICQ3+jDU+H4)eNO69C{p@;ak9)*5wSdS_r2=jYCHX ztvX-q5q;Z0i9ZHngj^jW>yyN5$^%!+V{PU(=y02 zf(GZPcwucV=66VN!Z}|BePA%bbocov`E_sk>(@Pc_JoeUVBci0B~0ArGG)f-kjTv? zaJeST1kYsLjv$o-N7yXvwq;=Hf2vVvBce(K9gny!TrG&i9lOXF9s2N#kt@~~RdmXy zG0lkqI%OB`QEGQ%I0sRg^Lvs$-n_)__$-JUp5J{O=;DmUxgn~mA6Z`r>gSV_zroe0 zt%aycqP~sCGVuIM!Z(9s@V_K)5FJ5@{-OK#)5ft|l{076tLXwy(2oJq7Wv{~r$F`VZgOiy-{G97``(hE9&Q@M8p+j zl=gZFpA_nBpncP&!H?UkwVH7Yk#pWL+ybPV-T@5#Q4|ki@Lc+A7Pd&_nOl0+Lg}QF zHbDp*2ET!537{l50i(()`W2f$op0Tn-sr#X^yMeFukF1&W7Uj^;*Uu>wW&5m0qT## z9!_}ObBe=jSr|-m0segai>vMg5 zuJ_^3kA->Wa^1$lS+xoQGw734lr(>K!%0hiH z;dtJV6F2QmGXHp6x24K?bM-;mv;#g}J9Vn^%$3iV%l1r2vHWy)u0~|lT21J-IMGVE z2)Q3Ekydy)e^S3xbXN(k^y#zO{ncL`XUJboo|Mf*l%LZT>@hK?@ z#@@WXLtTpJ+xYD+u0ESTuRG$jVuf7s91UsXKui)fAB-)#!h;*-56hzHcwu&}0aWFk zQ1IOvf1@DlOOCC-;12Z6b zjgwbUE&vMGSDIaWUR0!g*=x`3veqBBby2u8%i)Os=fih#A<&@NOdBJ>b|~y)@%P5x=2-w*iO&CANI@U~o3L zM;e$_(u8RkHHI%gT%YLO?Bwd!NDN>A)7x80Y5GI5zqK~ywidzm8B~<}BRzb0s1xWr zXu=PNPirXI-yQZk^Wu|yLO*`$q^pyKT2I2_8}ymtwb^Q$uX)FJ>;3z0XVPn*XJuvO zJ%0^>fcKvJXR_MreVe~-Q`lHxutcs_>k*G0o%i0a3pjaQLw#p6`2RK9Q_`33RA_GQFW!fzD2Q7wDR@U0`rPa#)b^E=y_j~ZG-suWbc#iYt zbzg^So^dW`X@H+1>UEF@tY5z#l}VL*8dgZ41O%#WMXf@6497~kcW?i%+U(u_CH>pp zrFz}AI?-in2>9$VduV3Ti%Z3tcg+u3|br0a{MU=+SbJ6*BXV6^jstgzDVJku9ZYi{U4RGGLEdGIbfop%mxLHDC z3Bn%K>-3T2Wo^voUMi z8kBL+S*k-8uAX~+fv{hmxZ;|%fE@}8$DMj7%o8r{Y>NO{ zMoPUsdC8h-uRH4gxN+&-;R$Jx2Xo4aczeT3&Vir4{-hnri%KUdGPLBYLO5tT${XT) z;ODN%s@`vhEgAROcYCid_7lHe|8=iU?X!I|7Hlf(Q*uZ9x>d;A`)*8alE@nLo4CqH z`atm7zqI)(^3CG)PZtj=Y?WPp$mLeoF}Civ=;zH$_TGWg;u;`zZn|-|PNQjd zF5htW#vScRr!HP}+ukVM%-)*#**ea3cFm)91mscZUK$zP@;^IiYanoVrSOmaJdqqxA7SJ_y@tExDb|RjjI=`+3l) zXI`kow=`}4`9|)6Zs8jB2vV!5SwNc2F7*?64lA6T^3yBp8fR|)Ju6H1w z9emzouFj~p2E8imt=8OVkCo7%qPt*stu=|>F&po`s}5Kr?%sXQ-N{5GuFGi11<*R7 zUmB9CF2C1p{d&8TM`cg(hGV^yr@j7~nn59JrfRrqKTx1DsGE9T~J+HkYz zK64NJHx4y5HLbAv16s6-;{Ms+?(Aju;ms~d4~!zYkY%j|v)7@Y!^z}znu>asscT-}soOu`x{ZI^ zc@DFF*k(ymHhXMe7($KcIk~aQU_achaNSeWW2WMo*BTwoWrv*KyW?ZY{h*+p2XjV$ zYqtIKtWA=+&)eRtmUYpM)-z(GS^3>AQ&UqDye@J?9_js&8`dKazB>!PIo0FeQ}25A+iQFKKM!}vT{(L1z0G_U>qV2=HfjCMFLek$UwuuAh=>>%IBWG>)pa=q zMzR4}cx=%AJdn6&!It2QW7eg#Qw{zjdL(~!PXFJ*S0(x{*Ot$v2cU})lrS=hTGjH*-Xe*6Wv__p7``NNd$z?;?T;M7>KBLvN@kDaq8hyo&B=9dP^L zT^W-$0hcSi{k5A0PK|#0;oPOUdv9xo>Gt^@;;VLWwAVR)a5IZJEla-E^rw{L$DPbDEE zKfi6yhBXo)S`wT$Ii=Y9A_`eX_CXg;x2|X%u{T4;X(goJmu@rd-rb#%?!8aFe8ZLe z^!Zj+hwIOkHQ2K=CAxHL`+PDBMI!Z?h`Q8!QEdL>r%!V^2*f|~EiBZ-U#>PwTRuDV zMYX$jvZ_Il*5$_8b;jiqPH83N@)BEKx1}~C)u%_#JCeKnT%k|;PIv9YuOCm|Q%V!} zD%ocTZzH`RVFtkcNIQ?W<;<2LD(S55dLa9)T+;v_{Sdpvr%p-cGhB|ys+?6(QF)ZE z^~>rZ{QT=*+jhN7UDIaoWkK|Dhg+p#dZ;U3yLwRIEFUv68|w{g;em7;(mn3XnXB)Q z`3fYNZGWUOe+(pv7SJ}^H_*E>!ma0#1 z=EdbmUg=K?|y8iNH`=xLmU*gsl)89EXSr?0oi(N<9DOJmMNql>GN3T7?SwyFG`Wj!;BR=bfJ z*B)+cXwXPoG5VmUchTFmI=ph(;*szNxMG*wewk}+JF99&jDrJI!a*gSLdRWS;ovZ< zcx>R$1s(ZwK}$52OQHXeuRW~k)*t=4eajDyljiN^&^FFKUeWJCct0l|M%FiThT^(H z+@BmI749ad5hYy{#eCAsm&bcFPP_c~hZHx0^~P-N7%#%ot>S8=EShN%8q0g&pRIN4 zwAh$61tvS!S?U$Lmj!f5q@D^?IF^v`DYZJbgCm_ThD~B-^f5Wxc=eH4|Lx}v|FGJp zpEWjL%dNhCPW@#8Q<;6tgmB_ezW!T;PPt!Kl+XLVt?ucymQkG>^`xy0&;C4P^V=dt z)vV*e)T)tYiQ=6GzehJhn5c;l_KKhxF^$kMys0vgt9TqO@4P!u*&W5ert)8>4-5=c*ri@xU4OOl<(EBchEifa)tnus zZ?-veNYT$juF@8#%8KcMXr?tBENQYoIYG=1)$Ag-++WQi`AzBsWyThNtt7(ucrLiR zx%S)a;U{oG4l!e8TSrN~w>-T8B~ zvsGdpwc@>|!#Di9j2JN@_iH5-mYFg;uuypGRnk~&T^t_u-f>oG)epllFAsQVnU5!D zT+&o3O+MzY`M{jv>zB=j7XN(so_{|)i#9^f*k_EWWk>{LJDfYsOy2xC6IQ`zkS#W` zwDc?wUoP)vMpiFt1*N_I$;GRq!c6olsFlZlh(FgM{CVoj&r20%Err8E4!(AL`9#=KFkM;cmetRdk?^(}@qxK-EhnK7) z?`&%R;=T8F*|x$c)od|c*)cYJ{f?of>*n97PuG{wwys45XI~ff-St*hz z*?X_Di6kqssU+DMQG{#}LNYQcD^#+QgfcQpvNzx3>3%;R-_M`${o(t1+>dVV?(%wF z&+9s`^E}SuI8G_#M|4VwVoRm=7%{r|mcqvY=^QG&M@sAgHKu}(apGN2f&4{Rk$=~6 z-$IqHv9ZMaqVlnfc){wo!%p6?cPDOP=-TJV?629|`vOGB`uwNVuRf~yc!T%frY2ylfizZRD2}9{gfF(a2L}v2V{{={l&MglzJ8t{$Vi{~3S|%<$6Y8wa zaiTszUDbG*ij@=>qnfpx>>2#b>ZwqBvh_9L?+!J@mPaf4gZ&CTGr4YoHfwr7sc+fb3z z6}550lucCm;@T$QTd#|A9ZIophy!8KR7L?k14Ic9IHR5=`xqsyL zY?g*p4cjTiUO>%T@U@6lUSeaZMHSAM$v*#Z<`!`kouSQ?YHDuoM+uM0G60MixrIcO z%j7P-=lxNrKa7nHx1b=kDPBgkTEpiv75t%DmRl+0zxYVD86Vln(JlXUb`r~bCiQg> zD13M%{l+Wby6!DZ<$F(DBR-DoLiBrN2!#H>=#yx$z-b^Y&h|(EH`W)bWu2aau~Px> z7C>Rgy7yR}jwd_|dhA|br%y`Q@_(bb66fjo3B>GbBKN-*06=3Jr~!U@MZ}*WET-3J zasU}gjdg;yxAz*-?Kw33F?gdb=46W)(yR>64YjUsil@Q!!!`Ake5NZgZt8V=@q|AHyD)@UdF$$Mpn1=oP3?~%uVpg#9Ktlqi9AEdY1JWVz z(IH{eZQnODq9gyyhzwmi2^ReFO8`3_B0Z~S;TG|85aVBqRfs08SR$=Mp@Yr(y|a^sjHFKY z6oWD`D}s2<;r9r@5VdsZ92btR7v`J7d!+w`X${oWV$9)-{j8C!z#AU|<%^9aihH13 ze<7c__j1bs|7AoHOmgyQisgO%rx1{*dVv5Vc{MIw2!&?xH-MSBys}cKi)k-F-OF*e zAnsZ{3KZv_{<%iPUxrWrO<<;}0(U)wx3n_nN! z-`s1PU;lsR4_tNf-uw{m$-t(-ZRawMJL_t9vxTTowuBvNEPV1Cc0>Pr$?e??G@IW& z=-SKu(qULqs$Gs^G!J-7KA!^a6HZ8MEq4f&N!55Zs1P?|wQQ-haQ&?5D%m$py_2not=_{jfT-2stSwf9lr{Egy4Or?`pbX*_#r zkZX|pWz1P7HA0XsRK{G0VJ|5u53Qo9X>!fa7kWIv)vpwF+m#$5BLN3oC#T3!mVHNg zOPM&)fC27ch2UUuQHWuf?etwb3uS(@Mj9HHsUTJ(PiY#NAPpXc)H`pVwv60(-HUi! zUEM#1K@K->y1Ht53_F#5w=3zH$S4iEsaQs%ny;5)#AV5}U(xtuZ9A{giFBPDOZ_i4 z#aJy|+GHg0A7un|5aIE1cP~SSq1zS+o=#4uwa~QF372gNGC~aLdZF0`qq_bp zhZe1n+viO%GzE^Y;H+n6W)>B}A9sFs7ELj*&QN`vKm221W&7FkchWF9Ucb~dvEA9EyYCCDy zKJ1cEe$>xj=X5BMEwC&SPtjVaqJ@_^JV5fu=1nQPq=g~zkbA=;($mw^*tq}A8*Jm> zV`FxH-=7|2-P`_Ca`ht2OnUj*#iO z{kugHJ^>s7s~PAHeno%o)ytP4{GlHq@q!czfC4I*lGcJ{k>l5y$y z(Qf6LoMmQ`qbH99TaRWJi3vVWO&x?8FQK7<$wTeybex&K{(k$S?nLkTZcK3*T6W(2 z5HeIcM|Qj?sgrc^GXMK&bVInK{fEoNphji0V@LSZQf9fC!#%~ANpn$@ee3A~sEee> zy6PcfN|~zi;d%zuwZ?M&8f-7 z)T4q;FR~7WHC0(xX^Svk30YcO|NGYt=T`9XpPOfun_*d>1UD8WZ+IcK!%3+#6JQ8k z71VDN40FERckIkGNuw=^aL~1%m#F<(3b`0Ub+oiFslwfi@77mXm>1`JUx(L;`}8Ey zir8{X9k~8stHK9dtO2{ZR4+!5rswQ23sGM?kS^A09qq)%Os`&5Q^fI5frixoGA}YQ zo2yr0`Yj7GIUJA(vjNrcmXVp2HJ|FF`Nq5D+~U%~Y#RLQvI0#%C64ndN940@2qsN; zd1ku}=+;u2$1lnV*rqJaI-8lLNnh3Fq()_@lBt=l@%ZDFsK%El((&k;nwroc=;-QF zjT3rSSQshu?)RKWp9H6jy_ub~tm?v!C_WB%F|U~IJffGT;-e_iRdGDb3Wk<>h>p>_ zJ46z^gg8Sj{IHvoRgi6Pl9II1ydb}T22^e5drzS7;~lvFQTo+ zGwTUS8+)ayl%e0!W6C5P?>?S6kavK1?AfRj2U3!A%pDNNvh^ zN=2|9XPulyyaE6iHV{rdND6QO1EkUM<%=jIIRai%N*te!%8)$mDgKPtN7G>0iWmPB zfsEGQ9g=H(6tjAg<|rEH;=+b8!-txlT{O@1#9ov%C?o+rR=6L-n zHyn1C|L3j+QNm{@f={Xyw3 zsPQ(nVl-c%J8j*?#%ENMqFS~iEY#N$cK1^#l9de1nFU?52s|>y$X7RToUG}Y=p6N1 zTE&-C(@_UDxO80bfXD;P3-k`}-@Rj-UC9dC@TfeoHSlHuKs-XNp{yMG@k(kj`B>si z&->smjni63%QxTdtvw{DBvvIFZ|^<(iY+vSg@F?}7aU3vD6_2oK?4MzmC^BWQW8Hc z^E&!e?p!%m$xCj9*z@IS=vcE|Q4BoiA*H}0E4Mg1J7hYux@IN}iM;fRI<;zn`F0)w zE~*iuso~vYLDajnZHGA6n*|fjtT6`Hjh>!16RL7Z?wPQ=dUXsFZ$Mdqr8wa!rJ7`f zak&~Al9?Yp_dH8@pwQ_i{$6#uw1r`FTbOte^}Le$kvjTzo8k!KI{fFs*`z>k{?-Kk z%($xveI_J_K+A!Cxt3ktzJ0q;lR~aejuy9gW*~c<<^@^_v!-oql2d9=v80WW{4S;NFSkQit9VSa5q5q zrPY*V?Kpo`!u;XpLY2%x7dc1Dw$E1 zk7Kxo+TV_TSaM;r(retxaxr-`;BN_G!QN4^HhX{cii}v0S)dIULoo<3xUs-AD2DD8 zum)u8n21n%nU{OFSzz|@n}2q5H|dZ>C8ycmr)mk>r4-FMrLX11bY5C5U9PE($uPoy zN_TANDhaK52ub4A=sxV*BvwPGwAxg&Bw51ka`=>Evf{sKOHyT?TzNtOP0f= zs5N|if*pcQjwp-t=VI~$y)Dv?lu6T{4t=LS7~>{VH^g40Zc9IORZECL+d{^ylU{M$ zYly{4zJQuYCt?%-6x2^Z~8udvv9`EIB zOX)$h>$P)5iUlAMCltPb5&*)`U(nUoM#@w*aD>WCaJe*E=orhv|E)2B7N}5jDL$yx zk|w(_RGV@)x*57g!mAdo5^Q(ED+Yh#;r&lZ59jJMAEOsf3|trv)XZsPI(Mcf(qDVk z&6iPHS4_(+@T$Jqm-_8Y3hmaH>4vQ#R)8HyYRTf6h_2S_TdF z1im%-VQE}p8QCB|z@p7fQ|IN(;EYMok7QDl6@Llqq-!jB5m8O;)E8VFa5#afejy_L zXA>TeYPV=To{Z87x%~eQKn0)x2T4sWj=+=g){;@}V+56jFzW}14!RWp&b&Nc{TQUd zjTR}T+|;B~SJf)M283IgNgjwA;N(%xIn38F;Bu*hP4+Eqy1D^QM(6mPM^vMfBVl$t z=Il|4YDtqL6}LafXV2QmbUhwga`fLEIH^-EXi=NDvaI>|BIoyQle}9YrKqAbrlDof z%9N@*T>I2@?5i||`&0G|T^<4R#Cp$G7I*1Gy+e3M9<)e{;6x64M596rg7H{qmVDA8 zM161a*V9>?t^W(4nW$@?jJnZKtVKvt862}WG5LY<#JvE$07p7NpopG@2|w=ZS&wt( zJoIGuYD|L^YiUT_%~IayE`Ia%GJ5Fz=iQw`{(Xj#tlYN-_PGiLDdy@RO+i&q)J?i~ zZ*Wi$m{Q%gyqui;4571rb!M%<=Q>7ZlLq$CQKc}FzCg9PS>8ocEqRGo_fMjhFtX>Q zM!SPIHV38Du#>x3q8exI@yyYr)i%y+n$M%;WJmlBBhRb5%KT)g_CitF_1jWEqnv+P zj+1))&!05+B?M&z2577>EHkXtIxUiSe01pS$U)k+*Pw zuH;g#4tfPB@ov8Uc;zHRC?*@vGFKX@`s=RV&)y+V?^j1Zc(K@8##87BJsF;MQVSia zKLEw%;qkFC82H{OyKGnDiPClu<#i%TE@#m-9|>*y1EDe(57IIv$XK?nyB|2%n>Td8 zV3o}%ij7vI)y`5MS1>*$BvgpFNJvL!(1S^R{#*&OWv|9Yk8Vj{3z?%M+U)2eC?N%W zw40jkbWqy8e|f@v{<34*C}y|UaXH`(5D668pIv}JVV@D(OhX=Um6b|bH>g{cNByL< zrRK{U%=WE!*_(_Jy_}6YVn+%;CuET@o6>f1dU5c)LY|96^4yJi3x)?c2xMwxkA3K){$RDF?ppJHf zQjd7#kbat)9;tlXGGi9aD!fbw zr4Ae4o3Jkf-VJgj3b4;Y&IZ8`7BT{_JFf0B(vZ5kcjH*gqoWbK)A=i?gO471s32{r zSERUe5?Q*bplVGW`fgiI5~;7w;|7&KvHF;KMZYSFZ9h_xKjtQ@twzth_6 z1M4s4NPe@B@m}yifGvNw6K1nUS2OOM=S_L}J;kaTw>WQJ3(}1f{2!wG{t^N)`_t&R zJ3j6nF^{J{mZin5%}-B+veDFVxMshG`t{Q%fGRniHZGz}-VZXF2OhY@JQB>a-lD}r zCpRah z31TRLVf$~{YqCw@pwd6;K$}?3^T|>e-wTr<-0j}8V60)d8dS!Y3=Faig34DHTI+=4mHgJe>@o=H`GPTpqR@L-pzGr6-kc(us7g>rI`(V`oQ?nR+N?kpGczrfJ+ z`+1umb2CHZ-jssUjf=izzTGx72%Gs}D} z<*=a{1rt>ayM-ikw5{A$ohAleQBL2$jR=x}0x1{_pW|aBi&6pA9u1p)qn^N4Zbu z)!IE>5fUz`D`n6aEA}p)y{fkVe6f~CWuih>Ee*{nhEQx}JsuoOl-U}JAjjFlT3!`(Ie)>_DhpT72s!FUvD^` zSDJ!W_(~>7E`v-+yZ6XZvL_sWHKRVDl6eD7OBO^AcqCR|?>Sx4qkQ{-IS*yvXNH@r zniX3V1QvogkDd^pRY+~s;=&>+XlP(51czzrz8r@pL>|_#+=4xA*t=fBj0# z#vqKOyNgCpg7U@&8}M+=Q#Kd|ZjDI^)QA~&5V7T_A9bI)gbWkZLOgkXdgn5DWEx_F z)x$Ce$;wxs_Y0?|S56in8HP>yGSOjwvG8DZ4S2pzPH}RwDSWc665W46V}M)^*}wIZ z$t-}X1XCU)_s))vp_wI(s!V7tBGI`8%@$Vz$A{K)%q=%s&MlykY=x~dP)#BYzpUp) zpUQ_K6=4i3zY*3X{MO`OahFl5Z^^>koTZzUp!Z9N6+>zg_T+&1mf_66!vc~+4R>GB@!osyP8gnDiR!u5 zGGW~F!Arbfn$EDJuaDP`;Of63$Q|NBfXu|kC%q><%fxrxqPnxVSM1Q`TMylX7iH_j z$Ey9fx}MhU;F^3|m;ivBU_OAWxQ4U^cX5RgU)@2mAzk50O;&Z@|t3gam>^UUNMEE7*wFOM2(u z?d2mAuQd(9?^J-ei9Z2)MvaKIIHNaWlyI+eJ5u^~ZNqdZZBApb2q+x9dM}=qmb!hF zWjTR+0xJavMFKnU-f|Z!OV}r;<+a9%;*t6M3CA^bGmuME znhipp7Di-P^dz{8^abB-2_8AtutvR8z9U@b(o2IAYgh_!xyq4H!h_fxw=$G-b1Q4n z#%knj95MCgf%g?Ygt)mMIFZtDEq_#ZN{>fJPfrBYa=7WhP-P%mQ$-(h#}K0sO;Avs zkj=85rD~^|TCKB{t~j(5W5hMUZL@{CdB8gLD050IuKSvwoX3ynAbHuOFrn9nf`m4B z=eDilZxZ)V+$qs0loD-h?zSGOh!3<125|Yy6gPq99RNvt)!6&noL%X+exZ-BJVQ^$ ze8wpa$O>37$mDDKI(Kh>4j(~cQoUdPkNx1_6Snk&Q)I7MxC3N;Q7%BuaV56-R7i_p zJ+4(k$y3zr)h5re&z>T60EC<2g{p;f)%_BY2}EWEJ_zC5!^g)WD{FOTZGC9|+l`g3 z`BLKe5OTN1o&z8_zxg*b_=jYRT#VCV^rMyghnCuI^Bj1p#?#i(G5a%sr3#~%fcvlp`MUneAYMAS=R@8*5N8u{VTLdo2W~{>Z31 zv3=p4a*(Z{^|?HCOoLg;jxzO}kDb|9j>IGBDm(&bf+ZOAW0cvcw57Fmb&*zJYh8zP z2X+;<2ePw01UT_%QdZrCP3Mh3eXYTX>_&~8PPBj{)8trj=TU~r6dU9=3_>rZiAiKi z$Fi0zTm|GAE#7z>1>k`yiJ@(QpPIC+_b)0SQh$xAw}Vrwh%v8vCJ1R7zmF$N*{@%} zaK~u>F=x65qEul<#xF>i4#~<&z@A39dg){I#aR+Q%D`3h-tfnu4*4lJf6|r+52@ke zq7Z?NkC#JqN9YI%PEYWESBmFE+1fSF%NWGd1_hwR_-hz^QXRx4KXrlU2jzBZ$FKWk zi?V7Xl#qEtbw@Cle%7MIk7OG`Peg@r~L!Z8G-LXHqm+-+T?6}TD#$rrZoDgIY&mFa;q2h5dnI=@ZKqi%*P8KK93j}tOl40!tulnVF9v$s)f1_#`|8L8METD?=( z)#BmEg%#Z>&vDxvk#b#r&dYBGr4~F{U~9 zL%pYxd9wEqGBn&)d-v{z(iKTBdJb)sGiZW3;vNs8IbL7a3h^C;TgbxOD=*~gbRi$^ z>Vowiu3w?kr>~42SeY-WhO1*5a9i@}(Ns3Wh+w&#PGVL`XD9NJ`g$41bEOtw=Hf2# zCf;n3hLK(P{|!lm*C8Pt`m{m8fvIyQ0CYkq#FXXoB7Sb%=3GDj@s<{AXM1}QS^@Bd zS;6B5NDN8Apyh>VkAJE6nH)6CSZOB$1Z3LZx+hBhZqn7#`hc^J(~_C!VPj~R06;Gq zV0EF?_G1%KEs3h)mjurJ zI+5~`)_*F2dGYe*VX1O*FmbRQwdU2wk_N{jNrx9drjbSHnzY)X_0y8LC_~Ejy1aZe z`EJcmYas{)E(h01w!}6h1Z4}$0mU}TPr@!xlaTX0ZeH-U4%{*fc0d^V4GBb%S%P3} z^BisnZ-^TY_4c!d{|2GZ*3M34sSPNG4?(cIT&niH6o-H#(QN?7OWDU)jCtc*SJgbS z1v*;VUrVi)`c)vap>OnLx)bf=jkW#_;sQVRX-7!IATH4*5FLGi1`dVal}rX-aRw|# z;rNdY=a#L<#>bb(RDI+AYA2|;BFTbhefg_bI+xeqjm!W@{|#Q_cQlrpC}4x_JAyop zAT77Za+EEv53Lfx?{pC%zXSJae42Dy39 zpA*A^kpj#-Zt=Q;u{%f%QfGrG4~p(urf@Zo3eRt7xa&gVJ{&t>P-`pq{n4<-Q|AT+ zAJN9GjH<=8ci7oOD9r<@L-Hp$?28-Ty)$uyj$Tkh;(Gpz6l znhd4z&P+Ms5lCBsX4HT1TqJ9^?W?vnjc*(-OoH{Jt}X>kPV_VmT-D`4XHUL23=L{c zxGl{V0Je01kkssZVA^$Nu&pFWzQ9@VK`*){f^Mpl%uaBzh^e0JIS{*yKeyYg zg@}t|1Nj&XQ#GbEw6!~T(p^^5&?xj-^C;Me{amfBf=DbTu}n}(!NN@U8Vfp}=Qb1} zt0FqaS{IiY$%^8TAZ!}s!ZI_ru{vqROFW=P0O$9`7xGd%RMWpW}5A9zRIgOEV9&zvNLlONWB2z0Y&>x4XA`6Cn2`af1tj3e&6jq((eUWXyO^7I!JI@Au`}pmNm|cTtPZHm5>=# ztE!8BA;-W6^!4)n(|~OGy3yn)yxz8xKvi z%I8%{oT;AwzFw@HnUnK-ukqqL2#mxd696t*+ya2+^A1^wxjI7m^iee;s%~^Me@i;W?hWp?&aK?_S4LxvI;m9KwUaR z=T_n|VEQB4P3>x4%cZT>9X7?$Cp2ieI6fYTqAFT-5lt}4&kX-eH;72@3lZ+ZpKfq- z*yK~(f_?pW_iImg{krRM-#jfVYZT$~97G9qp@lr44#AZ2g8JiAGN={6=8YMeAQp*m zVfY?SuzZQr6;-m!@9o>!^TYo}330vCklge%_ z{JLx26Dmorl9qVk@Sq*LilTs#?qYU3JgkU%P@yX=X6FASB=MgxBbwk1M{@w@;Wya4 z%A6RY@2QbX7K#4|I1|&dPzAYIl!!3yi8ySMQW>xY4MJFwT2aM#$Bg z6$l9l5xOc}oM<+v(3`k2wRCl7I{f$w8p3kZn;g!V`}R16%gP0vFbj-wYhV0G7Eq&= zc>_6X0^}LGmmTX6D>0#n@pUiy)908eCXc6)@@1E#91aO}6q;8{?Ml?n-;baZU zXJW&{>+uk&f7a_zrWH_|%>I0Rcl?9!!6U$pbah=@rRlg{$)>iVd>dj;DtJ&BR%0#H z=h(pH_q~QNe26~t39^%DyT&>%k!6T*A6KZSYpmh3@|3JDb$F z`haMrOJbzzvtN+x01_squVOG1;d^aXKtIX&;Q?cywxkwqTKgCphy9aX)ya-C^%Dmm9Y4SZvJ6!okOZ z@TjCVN5o8m=8ih{ms7$yw&`_PoXAdllb;2g9dp0}nSu>*OQ|U5)Itp%K=&_0XS~ zd*%m?hjJfLv6EjtSc~&|(ml0h1XrkGA2adrHu=(^Lncn~|K?$QVUmaU6IaP62=O2`pxp>Y;LzU;9CByk z1L=&Wj(jiV!R`efj9J^i2@yWhl5wXp&PP8kKC6|J{$50Xd+LY|7I9n(=#YE2Wh{=n zG*oj*V(x`#9=$p>wQ*hLaUs_$&Vlg21fznqT^wO+3My-hY5d$7gN@Ow@&IBn%CTYq z_Zp5Ji1j#jE!IL!g^Ynxwbn|1R6#Q|$c-tK^HKX2zj)Azm!@XuugS<|M%~! zsO7N%a}aFG`}FCp0G{cB zsAd||U1#SdG{(}07LN_r?@J(bA;DQ~XQB-oEOX8}F2s$v$Q$TOVL)%m7S)z~*D_fYC>{`xgakVIuN6IPx1*g_kU-xnsX;-@HsS#k*xl{_Bo}1}EV%i4V1>5GGVG<>9Mv)Ky9LuDl+ zKdZ|z`D&>)1YDY0luvC10~UUk9TtKD^@PI+kXp44xrdq+5o#e%MxVZ{O=guBG6`mD zqbljCyw=5Q(Eiy%Q2DW-zwUToAZtGPAf3}4u_^(!W~amZNB{n%6;_DUQd8sqQX;&6 zHzxL;a9@GkIiR2fGga8_XP3NCC5ofgo}L&bf&&CJ<-Qy1xGp|RfL+ww)RY15?T(9? zPl{E2&ovl;vN&B2;Jm0?tbz%J8M{3rJ^lNd)RFm>s2bpO{uGG@xyZZXiG*!t?mBRA znVl$+84p=Rr=shBv*1Z4+NDTMyii?;ugz)#2G98>P(LswV#%nK6-61pxJd8DRgeKz ziK_@BSagPn&%~vI+Q#qgo4b4TE7XGX>l2Q&ir5+dtc@wG4VgZ?E<4_hYQt<7OJ%?n z^C@bLbPYfls1Fqg&J`XUOj51cF05O-{i$m|j`o#r`>)C*YCFKa5EBB7f2g2sY;0d_ zFmdy&1ns03^+kcIbBeAG13`6WNW%dG56FbdXzJ*kPE-F}gMo=#n}lfYEd>7tZzx2@ z{P2D?TVkA36VtExQPG6FT=xFjr)3^BjvN2Ba2&hUD5&b zkUMhgJGjOn?t6lnc|5d$$boBME=_p< zm&0dkA%tN*F0SNowNB>Zr_+hDF^deGzl4soF;MEq>>?rQ^I5rG(sRNN4NpAgbdt7$ z8@P0$dthS2A5wX>_#03Kw*0CR{HB!3S@u5yyc_NxT0dj^Avg*nEkT0DDG>wX5tUw$38!(3K_{8Qlvp> z2|~M@@InGw0N_;S=m7?6>0>XgeP}ll|MAg>m%Dw8HONI9-v_Ch^$4yz56ssQW2W$z z>=5F9t>mvh!n#bxV+c8tfrv)_=C8kp6In8|1{x8 z{;BpZtLt~k^&a3k(#P^fubrpBwpIvKpYn=6yAdgM6y4|RLJWRyO<*wvha-X@+}sQ$ zA4sQ58xg!JlPUJwwmpy79Z-WGxYQc%llI6NnhjzminF3?Xi9W-YS>UII%(}w{yDD~MDbrYF%!P&p`?${_A>!Er1`7Jf6s<$R7gww9I)a>oDDJI}Th?CVd zHBbI&$LXXe6w77N-|xic?G7fPERgzp{@Gob)PwZ&UqOih73u}x6Lbf~za(gI`|Qqc zKu^^uye7a14Q=k1jv|c6KE$Be{)9J(x^t5yp3<6Sko(K!(gW{`<-k2PMOoYmFqr7< zB$8~ffHK>!W7bMhQB3J6xVGjkwP$4~7geNf0Rs;a+h4n-If_vcSQ8d+9tsAC9l>)~+B|iDX5uyqoF- zlXbDdUQ$wseWQRE-jzH85y^Iim`7Q48}e7#X{@AETOn5pl|i$mWrR>XqxM4!fSVhj z41BAi-2;s|&{)22p+D~?MznyCJP_8|@bUxwq;9`JaNTqrpN}Id%OIoPf(O&WKYg7?Zu4nips=yd{%MBdae*!p{p zHkged#B4QktD~HGH&#R~seb(6u#QkYAVCkJ0gHYufIK5(W4_Z*TUFlue4&!r{BE-I z=^K{Hqi0f%o+W)jMsg8oWw$N#O|-$pY-hMSh$n^T8)kLdT(zw(9k5`f{He&;Ci74M zj0qsKU}d2H+h`#=^Wh}UUhQ-xRmD8S8zty6p~ASxEjQ~X26n+F1qS)dWa6;pI=+GfT><{GiY;S6b z9uMIS$A9nbhz@8HRH|aA)DUc~pPy|AaGZ5qSd+KP>Jm5QWyGR=B^E6qx|(Tf$L$7H zFypXoAX5K}_Ctk{JqTxJ<3%aPAvUF1DM4XqH9V_>c;^oqHkeR2N7%<;R#5iu}8`}?1qBI9^|t2L%RqRP0+Pmk;rUKrqOa5fi$gR(<)R!HBBSBNdVIwDZhrX#-WC4%k3=n30viOv z2IU|0N4BXrn(krRLUqN5OWGU*M`sX%};W#Q#8 zEBNYKHN#|3b@8o*U@yWp(ut|*wMJX|E^&d)bzvpeh0J(QnC$i^PY%y7FRl43+kXTj zJGc(j_X_YHyPj7c$DG^5Ch;G4?*L%ii%1m?^jkzCBML33U&G>($h}om#-!FI720KufHS+n5Z*PfIXzggQnM0 z8A+e%=&T?|vdJ4t2iq-p`59d`UWM-qN40h01Yte{l|BnC9i0^iyUNnFljdMD?(<9n zOJ;a}$Yt5dbM`HU!huk5cGt`&v{`zQ#CJb-6)z|3KL|n>mvK2-m<{D|wr;X4eEmru z?m13S4Zb7N*KG(~ylf*nV@BzBxEP>|oQ5p~;r)ag9Jn-CcG;CFVf@Tu>5SRZ@&WKX zSy?OO>6w^^(>w-^5z`;g3#PvD&;8Qs=Yi6^p$RIkNA$8;2~iR}%#shIqv0$`NCN!c zV%#J;vUh7tZRpc}1O|;QYWaxkg_6!%-(%Rnpp^$VB8C0pN7g%?cQNscQHuT zoh;zXJ5xZ(h?9gd0IW-V0F< z#kAs(y1;_>pT8tzG^z=;L-&_Ea9e;jaN#%wWQ;K}wAKBpE_zxSvST#Tx*bQGsySvU z)6LORL&=SF8Po=lchb`C`tGXTc8;{j+OsK0^6;jzFHVUaj5}c0L^cLe5Qq@q0XI)I z=&iCp$%{UAcI%fP;o@$7WG~SF$OQ%4(6NpN$4?u=wHFkzmKb8S3Xj6IXuh$zWdgZ7 z=FVvDL7XIctFK++eSAcO86r;7Ugpzmx`k@z&s*~0nk3qU#6TFlL(rYu$E>Z@LBIYE z;7!wtrJv*DNSM@7q&MGcE%Z-6RzgWggk{vPNW0_@&_De5`L6xc_gd|Li(Hl?ug;6E zI^KVLAgRMhLxX_dY6quqWCEq&1j+dZ)d*x1jN~)!tI-$LJr8S-sOPeH@7s3!4R-d# zO;7xdh;e{DQl(PWm#hCqWj3oW&MLtE;Zk`pVHJw38{#Lk*R1li!NUN=2xA}ORA53% zRAXAF&5c5S$?`yzF`sxQvg|*a&vPD4>mddBu}=^_XfCd<8*rs_!*TIl9b|zsYh8`F z*%xAZc>mHT*S5;#%1Li~WSQ=sn~QdpwM#s2bJ4Vj0%q^QjI%Ssup}|zCm2W=fq~~l zBr#t?2BW@lc`B^)sVfL)xrP*;NKg?*dygQqzycO^(^I$LzKgpQ4$7y6aIkwBL{Mn- zSxg#4yF0|sw&UT8h5?X>`q{n*K(I#qGL-Gq8FzO z6cR=+tfCC^Daf0us*KV#)HAcqn9ezheA~e;Pc%OWqmQ9#YgUF(3{7}ZP~eDm4`wY6 z`I8m$yzc$GzU~97u96-ma#`9I1MqOuS94wNUNva)-C*5_KT#sfl7UHXFi8PTaajSI zE%8#I`51>oh_t^JU}O1v3u=2VA-RJk6me}4u(sCV(U2qN1}L3;@+rBCu%-lmR+>IS+B=R**fM-?8k(g47uF&{Q!pdu)tIu8w zr+>7mP%Sdnjml_^C8E*YD&-=Tf2>g$-AZ~d;SId9L#)?xHa@TSx#dm~HCrAKD zAQ{$B3EHcr@NN;m8{cpc%}(ZU^zgyU4{yLo7%#Nt6OrSA|C-`1)8QkRdw`WJ?rnV^gP^o|h#ON;Qfs)QZxSl^=FYEW7Dfkuubd3( z60h3K%y@{ z7p|I=jhdu58F#uP{i+ae9X#($_%^_C8t61~T-(!^w6$qet44d|G+(;?{=Hc4VvZIJ z;W2#;_C_$Ty*b(U5hchJ=+i(y);C{@K$Enhx)~|=mja= zM%WpE>{$g@E%eKRd%(3oFNhf?+5|k^oGI05+Sntj(G>Bw#JZ^aiLNY*AxIe4$}I<( zeHKmYXvJy7<1tK#7UX8bUb(%n;&8hW5>RKC`7pyw+y(=yghwdvRl@DAk^fOZE zZT5uJnZZ{Rd2%nrDu?FZz7ci0YSQ~oL z26DWNxwPu}kRsW`+<0aXXO&<&(Qb-kHzeKcJ zd1yfz(^3b!U4wmRMW`aoGKJzy_~DlE`}c1mGbJd)mLCS)(J-rhf>aNn&MQ40p{^tk6|NeEz9SFy)#*c?^AEQgh@)<^qwqGBb-B~whyK%;=gvmB#~eTY8r28T z!VI^@iJQo|XOK9jKM^&tagBc0{9n5&#_BK3{a(MzTsDJs@6r-}lJ~6NlWby2z&dfjd)| z0y9Rrho3Q;hj?fMGlBdA+~8OqeWDU06}pzz7#_p)q~T4Pbqr# z?6Z5pY_u#|(R8=(-!t`IYBtspqHHSs-r70^yUUlaUR{~6z`YVz;RyIGlV>;!LcFB~ zPGplr&p@v19LH825ytgjxQGEqXLw$O{(!hmoVCpd2S%5c)*9axkBku6jm18~V}q`O z{QgG!$jm87XkZeLS!!=h9{e)(mpsyUAm*~=Mc<)LZ4$raygWNxdI)!X$B(Dp{>#&P zGON|PcKMhO`+!K=l!~L(VoT7EaHI5B3XUEfr7PiXQ+MlriGNe6X@xQq;~IN`M}Gef z#_pZBhm%ZIn-2t?9WthfTTrceflG>plrzqF`_Lk36E# zmFIEua5;_>lKCfp_qAuLZnP(@YhfBiMf>}x)RCVH9A~={1Bklyfig}+;f0XL8lM#C zGWpcYVOa!w2DF{p5xLNu{d}{Y{=}ZluP6B!C}s7p3dMneipChGxL1^yL(d%e(a&s0 zhMap=H2dBXwxZ}G22NLES5>69$m*W>B^b%7t|J}D-0RR}ofQ?v9q8seoMrs&tGbwS z-)GsMP)(;do&Apr1#J&%SLk(sJ(Bv5u4&mzC#A&87}Jz17U(JEcOe7-@+YDxG*6HP zzj*N=Zr@e?EuvXof8K>ru~RaYMMg#vXC76PTG}Ci48%9c0ccMcMElztHfe-mb_KM% z2ANJ-xSbO!1j>vB!NVrJW&oz3egLqC7rw@oNYCaTJLqu^QHDaZ!e|m^wXPH2unUyR zwx~X%=Dhy1o6304C!1mwxJUx-!Lunb$nDsfVJ*-+UL1O`@3^chSIlAZmjlWUv&=pd z9h|cEnjC6@v}+IAj~`-ssqplX6%92tu26J9ov}NC(iif;tjC}?^6#xh$MQY1A1wmk zy*z&y^AXDd$^QCvC8?#M;flJ|ao9kutA?CC!;Q-XT{(gxUpH?pMEqayz_ew(7PQZ( zssHXlb7J}i|NNJ4-{K0%EFe@{x(Stn>-y42l5?9pyi&{I?p`&MFu97t#RnJi21ad= z4Sr6mu9g^{x8)rs>}MD2_^!NH%L6Gv0`m;aqm3+=Mv;MYTg-f$87EMqLJ9)z<_yww zBbOf5MbqyPy!mlU%gXM$K0*~oeXKlc`*Uld?DjDz{G15QD8ere6qHc7noHkA?LKX1 zzEgVX;n&|BF^AD9sG9&yTBsM?Y<0b3v`gMI9&qWF@UW|{OyM#1Tqm-a^D0Erdu-Oz zM~r!4Wesy|;fB+I=>Vy%oE!GW1(T`~yE*T%;NfFHx-alEfIeEr$1=`vNu1(+@Au~J zJC=I-Bn4g_ttllAqE3T$49@xbN4KWM7M8Jof0VK#Xd6$TBB#6t_Bj+t70`+hwZfe{ zYMjx9=fj05+E}i3UjTwe9suhX!u}MxZIW$UW2_I=GA<0FBq%LiM1~3lqh`gBvnVlQ z1!ff|_b!d0_DZO5bW3N%NtEl;gDwX>H+xxCx~*XqopYIyp@&Is8O>r0fpN%ADi{aszGjEcE}5jiJTb zf_%bDoW(rEYL{6qEfr~m+c(MN?WZUR6Y1n+Fj3U%LR0Lnt;Wzz)t~R9lpD;UzP7ut zR*HXJ)kqIsFz~#_O$^EcVKPh5vtgT1SqYxk-D#%NgU@6c(MsE&_uGChX zJKTh*CPYB1u;D%#Cvlp;fpG zE{X~{iY5TEP??6P1-AR|O#e7!`G7c@f2o9bSP@7S8Yu)ztM)9hjaWIl5-B#L`*B2f zCshGfYZ#FM#Ud02fB(i<>gRM8){0zbe@@!a{H)gbJdyT@K)FaHIe11OWVCovQZb$u zkNs*M$SD<)SNlq#Z;PDY6No?1FLygmO}dYa>}7E=lZb-}IIV;i4CDlJ81ZoqurI+6 z1yhtDQlkVp`KeCGVcXL~(#A(XKcqiF8;tA$KMw;!kT1fGriZX+Q;$n#_ldE(BSaS> zP~T4#-hiAL97BSGoY^k#YINY3q$ob;0ANe_uv7N{8UQAngi7hkb5)a1PtE{SXzcOD znowMoAReU%qmFGf>lkRBwm!_~dhy_ROB=pp0Z>mAyAf zq7D@$N=T9xaSpO)*+fYan$kMQEVH5#g^UIr>Nb*o&!f-x_x{79`_bdhIoJETUe{|p z2TS^0c)m>aReNJGAq>F#(kD-Dvnf08UZ?|jBN`)|YYHcT9~-<)>}%|Ap-i4Bt^s(jHS72p`@~)gH~WEh|p!AylA<#&3j&IQXoG z(Yj0Im6L&ALqnfnu?SK z9~pB*3o`?ImGTG|N;?p7r0QGLS1LI{HnK9jk*bYI@uHm;SFE}46l5E`4h>CB=$CzQ z1UGpRLSXS#yK}ap<%D5B5c)Nw&rNPhcfh8|UmTHdscAIp1-djvt^5%x0Y=^15AC-+ zoUyHf>~fEPqOqbHm>8gOxu?{MVK?)!i52(F$eE?FGmiSj02!oJdKP~L`g0drU#*#w z_?C>Kb)`7yg6}Uc(*<{Y`J(Z zteDzQ8L;?%PTfOSkbNPd0eCZHZw{wEG6)Wg)Qr(x!ycYT-NtB;GrFK}FuwiQrogNe z`V0>}ZUPtQup!->(Ap#C)5ZDs-7RC9xc3WEHDtvZyC0_>6AUnfLkEtw=GP5PY-ud& z^7Zl(m%WI&1DK}`9lFUrJmo^im3aC1_5fAVvd>I{(+yt*Cg%oM&GKPXgeG%p{fDuc z4=5ke%YN}=S6R==Ceafj`Vm_5rB1fm`w?H}BYvX&a>4Kn2D4M>yava$k~RGMjsgb) zHMf$8Uzis;M5Pqp1XTz)Y>WAB20F&;?=LT&xpA4DgZWpy{_hwhjm`zGINK#Hr=^fi zS*kkaDaykZ4Iti6oIB`RF8qniX`=E-4LqRDnwq!;k!m$wj^sfN2rW9OeOCQI>#caM zf>-&Yqeq(gwoom-!K}$YwFI&JzcvPOsg=B4ju4VEErx98*vx&8%~iecp^E@a6$BC> zz6ODWWl=D*5SMe?&yHT2IVrB*M(&k$;JZ9T;1S!S#OH|V4u-9a3=?q7_uyYo_I02cO3H=e4Y0Cd@=Xh<7k(IS;!q{G$YRrTJZtd6k{k24U4qj zj0$LGaU3erjE*=1lRT0MQIo3sqd5SVE^Hi}yZG{eRiqKXE&$CfB9xZ?mIEnw0r5$1 zQaipgA4=W9ilq%`G%}8Rxd@F^&G<)K_IUx!{CVVeD#tQOeL2ZMtK>aZW81>|eA$Ij z2s@zteP*PY3p|*pX+>>SmCMY!^mnr0D*O$x`lW{8%bZ=_?0|8GHW$QcomkHSU%5wDiH}$HKQjR0fZc(W*fyi*6vC z%w`GDorUE4Jsd&JBkxL@+c3EYo|z$Fp7`MdbcP1!8Z{aHl#xtyk|C`>+bo^v0a6MY z<>2TXyYB%g1LGdUoU{A;4~%d;?)dLo6904OeZX!UGmIk~8y0~3V%&F(0S6ibFuMTV z{zJelV@?d(IO9I%Wh;IE9c4-6LQnpN(bc9!;E94JU^}azTqL5M*n}g(t7;jLxVd#{ zR^IL=gZ6?dB4`a`_DrXMJ%X+nILpEtH(ooF^o*BnLpe{9{iML{}W1}4 zJqU0#$_)qwPNK(DRwmEM0`=gWJ+w?^A99`2{P)sX^OO;K7(-SNXA1QynE!;7H}tjx zHH;Gh2yOgXr}n>MP-D2AkFFRJRMNDSFXup3r0+KB*>WbR_7&V+%?6KUG#1)8vA+|1Rh1Z)z!l(~J2~?*j0|KC$ zI5kx^#rG&?kT7t}Vm3onPQLN(FF3n{a168;k`cL7^7SusITy7XMn9oY1i;SrCPnzy zDtKsNVbRq{^P*LYol~~xW?W2|{I`im{CH~qUkxfFP=yW}Ju=YN4F>^~A&!s1+vX43 zCnd8nb;5MR*~3G3dXH!?1A!e~JTlhBcYE@0 zR;88UyM6exRm9UB3p@Oa?O(YNnS)wxqs_D!`MCG1s37ARUlzVX=*Dir3ghRp2v)(} zyPAUR)6qY&RMzBQ?CQ)dfR?8AZs8NRcg1Bs ze_#L$2!>@RV=BkU5bO0`?` z0s0D*W3X>xY9IBp+8|2Rr z9BPm9TUb0O7o}62;wgGUekfbsizZ>DPG?mxa%E2r&M6yaX`9(T5+5{>&lbK4xfD z0Nf1t4phj}Uq1i*y348c-K_lJ|6f;j9QprZCD&L5-|W&AMX`dGz?(OtV3VAUmF-*$ z%+riRT_0&!^qXJ#^fyNHu9l z!SgLOsy~Ww)N zPqDti+G=r2ZLaY_@XqAvVd5FSLY)>TgFHj-hG^!UaEfRLjT@5;tP}dT4Spz2J&q>i zbDWM6+e~vyGeo<>eQj#y#QHB+w~O5aaj`>p<^@BC1;i9nZ0AvsY)2V@2Jp)Sa6jDB ze;{K4D$_870Eo1dfz81YYWfpvS(=0V3z+SDz=kXR)iKWajPU6pOT4cae!v?z(0>XX z`=Hf!e;X7x;u(X6+vgafNNW3zG=R5{lnaYFI0*CIiMyxspiHB76hdzo*OU3&mW?j} zZ90N51#L4&lI1pztgyOF(yr}tBThrNFOuqb|7vx-qP~cWAwkmE$J78U&gDU|Q6VSI z5pq3gj_B1w`w-o3L<>s>~ zUcw_{TJKn2o032K4GC^t;`Ta|Bz7fiC76Lwd$@7qMF2xT2Gu%RV_v%SPTd5)!wncD zW9cxa^76`m{;7brw(-=uPpr+jtT1Refgi{N29PG8%yQgQ()JlRg&a&*aqHsV!~jFr zyOBMPrnc`=fLe9{!|4YJvTe-F;HD}x9%dM1pCioZ+`W8P4gAqF#?)Ppa^<{QbeQgB@HXhb;z66p z%4Lhmu~k#s(zw?>X}RsMmJPr;4kHNUA=~x@@jiP$PW@?VZ8v8cnL?VQX|~>0y7Qs5 zpVd45&{g04U3p+_RLfyW{RzXf96 zCSrb~)#A{OFi|VaTOTY&}Djw1;4!F54%av`c%8k`$h;Ja=|* zs;vJIloh{+;xY>j2|)uNSFU5q>#nX(GxLUpNhIdfAvfo)=QY>2OF)|i=wTF&!_ylq zJ$W-c-erjF{Jfj!+PXlbMH4g>V&Bs^rthWpUL$`v|5Kw?2y&}~Q?v6Ckis3Nqc?`m z3m*KYZqmwl(Dv+fMrJeeR-QTUTxT|D;qFp^Uk_S$L&Jc-#!Tp|`Umq!=$V*QCK;_% zvFfJ@cGpoj;U+|BMTPM9Ii)Ia=i0 zDaZEI6z-m@ywUE9BS^B_K2L|~I(y>_?l^t}b1R$#gfKm^M1UE?AH5QT;9&Q!R(iE7 z>D9BiO00lwnU$xr1J~@W5@&OVQ|W<18RrGJPHz&j)%yI|>48~?^WvyE`P_aeeu!aa zgS?XQjE@)O-1}D=fctYY14Tj1bCinRH`9JO1+#$sF3u8dh?Eq?s=u!<^iDLht$Bk! z&*WnMk9=bhzP1upRR8E8DNCP~=a?V{|GFxrN2;Nuz_PUHHS5VnpK3SE)82J<+GEyF z=J=Dk&`domeP7mIS5u6S&hxQNqTBTP-=c5=XyLzHk(}X|A&tOK+p?NRk8q zcUt~;$f<8$yP0fiuK(KVhTzbqj91qi1)dE@ySHe%#``;tx}F@cCA1U0FRvG&2x63h`Dye?DoX=dh7P_mC2gSj#eQ0Vn|w2m*fSMz1Sr-1+Bn2yl8+g^HFpnXI{+gZTz(2&U7Jk$@5~Ad%^`TYuV?JW&LDWQw9NlH$ zprw~WtEP9gpx#4Fsi0lXrVccYedMyS4wE$Fg}xuZds=wY2)L~FX)wH4y~E?HjWL-! zdI#@X!GuO=CR}qW%g6xREBq+v+rH|Qgs}SfIEAe8T8jG%!WYZQUBzxk;70+`*YBZD zRlCq6N!UAOf!I|D37+z=^RCXi=TR`HVJO`P z)03VF;N1aux_cZk!r>F&rWF>uWDOXrpXcBOsac0L+z{T4>7a2jP z942ww{<2R9F2CpP2N)Ns@r#vnFNpA^=?FZJY%l8T>wk|H| zkd)d~KOJj&e3 zvFcE=?1II_K?M@`3^DI%wRg=OIC6BveHkWH6v@AS|GsUf9n`zi+yE=bKHm^SJMDOj zFnaNMTUOYsW^PRlkqrvzPo`;R16;QY%(?Q#rbi}q* z?+3TcJ0p}M$m}rrRTs9wFjY$0k_{4+Va8$y$U4BjfMLK*US=3r)l>l7bnOK=90`X) z2^R{4EQYe}56FZnO^@nptFn6@o4?RO=H2Q+(rDV*Fg$zij?rs*(qJtwsn&KY#yOj)~|i8T~DpcZD!`qr1a?ku&^3 zq}w`t$Gd_dW!+ zx7_YWCmSaoaQ>=ZMNu6lD@n+s*A0MId28wGY(EDqL6EP|K3XUpt>;;*m{U8YlLl-`13;k_6&Ji*Q5BXg~)CF zX6vZg8(kdOEnS2rZkorC!9)g>q`_iisBS`78Oj-HQ$I+xBNo>6?|iMd+(>cP5>h=W<3BJ%5MZp!TQcMW<)Qp<)C2f(f$0>Dos zDk>@xi7)`c%?Yyts0aUywCpEr8v6Q~Ony<$ySB96^jL8iZ{(?oYqFZG7cq_IPhuNF zU`Jnz5#LXp+Ot`}hVXT23c8ww_U2tB7PMm|8xaGxM>g@IW+{WjB1JJ0%1E^5F(1Q& z7B-Tc|5>J;P5xIv6AOIKQGD@N<*(58Jgv8esCqJ2^=i)qoWaX%F1xzBV_Ho3T6oVa zV?W|~9L+Z^9XX0+1wtz5W!MGSbm)Ng_G+T^3VnFZJ;pLxiEiiSHvwU^D^wV?7|kOWx<8YO70LrK0-@UtZ%zHox$ zK3h9GyHlrhURD>`Zo6I$tPeVmV>4ZsX`v>nsigQWk4=q0+zzi3nBIBPm&U_m!YmW; z!akcu{}Fe_gFj;olNjdZ(Q@#%IGQ86KzR1-vH9hSLk9KuN>@NDYTiP77P{_-4i)X# zOL~;9m2IVaaNw1;;lxU%>gh}3nJaf3dJUE}QtM^G_U@cS)H6uXYH^+(dTfUBH?BOk zheM|fGq2(GUgoi?nESk?vHVDqfv;tQuTBUccjQ5VXSk&21fkU{b(=4LUA@P?pn& zS%Gtd13WO`ne*6o%R6FqN@`=p%oq7%ZYfG_L%f^xl`Xnflo19B^_*th0TF%PRq^Vn z*=_`jx*C*B3KByx!#c1sarQ3l{aWdI*ujCz#a&xu1M0E6?{WD+dI&eXzXk*oK5n@W zMrhDms z_w+zUJ&eW{EnP2Vx|o|U#l*%7u$Q{<5kJ2|qB)}yJ>4n3htbPJri@G9P^73l%JIdf zp+8>r^z?Lx(sW{BLBV!}w;-ytN=CCUHG17d=k3l`Gp@vlZ{~9J?yyIfi+YmIYiE?7 z8!Akni#XXUc4o5H)Mr_{1uKLd<{W{O--!vxn>VJ3$`C+*2eTWLU02GRVb(x0H8m@g zc2pHTLtV_1sbYQ7L5VEzjTdI0KNnVF;w2WT^<{;1`*vb2G#p^m=C1*HuZ*-b`yC!o zvota?g7%Q_>wC*r*%Q`v%U7Ai*$#Fr1TaNNpFOKIjXtIK9W(uO9!>Y(f6zDwn+?`# z8w?W;sLxvZPkP6bi5y<_cDh&G;;06)p-Qb5HFs&FI+4@0;=)-bTq$$heIRkxokuk_)M>qZVU#PqKE%11e7se9xw~EDd{Z#e*PUHS0@%LcRx%8p7 z;;>HLmEO-dPlS7>?d$sFs6QK~+iulI&_M)%L)oD^M_(5=xACJ|<=1NN-OGBX4a0_) z2aaorgg=T@`F9qXBt#jKmQomFlT_y*t-d zzKZS;#Vf_8hG5}di4W!+MDzMgyl_vgK=8&74bAEU^7{i!sA)0zp%0FGlhw_>U3U7m zqvG|l?HyD=v13rygUY+CIF3fszxE1{bZ>ZgYdEUADft@thO{WA&G-Fn{8^o^YkQbkv9DQ^S37~ki zR~%Bau08cR)>m%ImgY}Zgn)lx^ zQB&8?m*0i+wO8fGYZY2qsz>3nJU5dH!*u<2%v$k6`*PU&@UMlQ1#cSROS;?jo9dp0 z&%Xw{N%e7mt)v=mR1igre@OSn3;C9V^28$C5ktGkE>;op&Xqt`!;0}`Ed)q$W-!&p zLf{VwF}w$0<+_ajo%logA<3G0pXyC)_p()IQW!l>rkPO=mr#@PRg_O~*QfwhA-?`m z_QfIGP&xN)kKaIZuUz(4P0exiLvW(A(@9tAhlp`zpX`z{PdMDaQuHguYmLsGY6pJi zj+s^^`ZS*x(|}5IlRKI_Y?bj0T(%OXc@6DIB~Z&@9s#EN!w+_F3=vaR!zE`Si7m>MpOCxW(P0QWnzYh9$ zekIB(L z+!kd`f@LFx`l?savh0QBSl6e&(rmSQU|hSl;i}|k9YC#W-$|P!r0F`IDnJkEt$&2z zuIUTI_cwYybF^*^+IWLHd<;Uq0Mut$Ulqw~bi;TFkXR*~QW?hbJh=zET?s2f*IroI zf1CY{24mCkC-SON2i@JDxGv0HHlPvWRpDdNzBsD*hwe?Mh-EbIKtsW0MD5iIy3lT2 z`6Ay7JLT!s_PW~&7l@dN!fBep@V@P)#Csn1lS9njW5=prAKIF2jg2F^dspMBK^cpp z2ut>?xyk~oz0bme#I(utEPwC0-JqJCaJVL5Gg0(aZ5hX+wj**U+5xzve*aNF^Z}7( z<@q!hz^m|}QMYW`07nzw58EGX2_k9joIZ4MF(Ry0`sVBAEfS&ruC!tc;pE1HV>8^k z;f^FC|MyMYWOKt=g6N)QpGC}*ocbWD0Sy)y62qwmycL_5W&6b^=BHJCS_=7SN4l%m z@!Bsoi6;%ctFbF})E2q)=+rEuEB@kpcKp^|8PKCWc1-o+CC0_}gnHp`%VdH$ zJa3kJbE{Xb2v7Iq<{{*@#gdsjB*KcQI&7(lvP(AzeOyq2&MP&3E}$G-Bo566xBikY zUz8REBXGHR9UMj&G1}SL*eJQ&J?7#`rpK@`?X;$3k7LtBYm%bqEeE*I*En?qO1bUX$=ugAriKI#?nv@44SV_1dvNZF8 zCk_sGW%bu-``u2@YN+-u?)Hc_Ls!~hiJq7!rWbzxm29^4RY>NIE&TJuFl9*HDt&4( zk>Q4WH&R&OE3V(9ejagiw0`cyPBYEhMph;UNvWC@WX0d+@H`+Zc1d7GwQ&-47CY)! zxL(~-*P=AEw9u5JxjG+k*|X5k2EW>q_rB$fl73YhPivtgvC&?%XeK!-^2HAQ%xd@qWh#3$fI;JtZ~kAwN(e+TG0BN7YHmhsDuG8N zs^Yvnv8rCH3Fdq|nFcTG)nOqVA$@d{ue|w|+3V>B6s{B{CI2QT71e4~AB!P5V|#F4 zdU$v^H~=&uvcU|eOb=P$6JPai_mBu*Uhx6rgUw^dOGOrq39GoxQp!XM@-}litUf6e z`y2IEZTw!$$N(lmo6%=iz~RFX3&7oU^%gXi_o@&^?T4->lj;ehS`)Tm<|f-o6$M%w z<4ns`_pxVR@pUg*BkmW`fVj6(Q6UZb*HFPm8H|1V^A&b5Ms<*>Om_`_mPYT|Ky#z8 zu5l&Vw#NL4v#1cvyX_&rE8?UvV+EK588%Qpt2oqTEHL~<7K$D;=ID>F#}-jP|1F`u zkX8`pE+aXt5YV}^`J%vTqLe~w;vA1e@o{7q1tWdI;v7=bt(U`*1cTW^))-K?{E{(*9Qmk3_juDilZTs z03;nKVn4Q19#8D7>z@zJw~;+@J33+ul*B z6jfLf`8|68iuSkX$p3fl%*@QR%T_DJrC44b%dOa|ALdK5%L`H$GocU3(L~Jy5_}BF z8FMLNl9ccMoPM!k!V?2eqEgfwAu9;%^yW;fdQR1B(lcuC10N{f=c)_l$x-F=4+XV0 zD!V3YPfIJ1l$Xq|GXj8mwl%2pNMPlXU0hweJFwaqADaQt*(DK5-wn~xleG%%PQ~|} ztly-Jog`A)c?Afcoz_V%zh`SEMt-ux_C+LeS>7}l+j&~1_J`1B1gZn$hE@%9GVS1D={3m#u=t~cfTKZvaY)Am^3n6n)*)+x&}=>G6=Pnhlo9s{X6yD9S49q*P)weI7p z+17~PSYT)Io#?+nT|g4Xa6JsKth~YPd8QW6T2o$KvQ#E>Nj^3Se&$F@)8BKo@7{GS zJ^C<-KV$k|QOv~7!N9Q=G;C1_gI@=vIc_9zAI$GDW!o?gU5lREC!z%A>{FgK1v;5Y z+IjjCw>Jvn2!B)f!dcQ!;pZ&5Z;qPjKn-{too0kkE@^TYX@{O_Jm)ZL^=PcEDc5eo zZFUou(y-$fchY=}Z*&YDMWB#OV#J03Z1-jcmfs)y5aj@Su40=;Xc38|A)Mv+Dmob`T>e*7$Ms zpDi3Jwu9yl_t$rnP-l5mpO6e&pOgu}QvJHv?PY^)47}0GD=#p@6OFM1T6>qBu$2<8aN6$M&sOpFMTjkDic~a0eL1#o=m`}03 zJkrMhM)7;|D$4rP4D0us=vp1Eed~`-1`hZ!zV+>J9mll_V{BYy5d5{4qvydIJ!4#@ zl#i9KOd(@eX}t+C-#JfLe>t!)aWV3W!dRd>5mX)z=J%f}eKJ^()n=>M@9^J_kZsPl zjP{uUf%yDW`L%0>WULdC04E}+mwlpmvJ{_c#n7Ih`j2s}7D;`fnbRXP8oxQ8=Z>hG z-Pq$;yHstwRb;=TE-lVjYVp9d!hHY^HFsrvHkWz!UYmBXvKPt%#h_ATTcaWK>1e04 zqOx+?NgwBs{dMk0SrY2F*A0$P=M+rxi`|G+YPFlm6Z;t;RGG)jzUV5R$d<`&2i-Me7+%fQOlzs$<1FaL}ZR?4LKE2;n zlxd^S&tcYA{U}6eTRZQ5%aiF@1cmEVgRA{gkx8tp>gP&9Gdq#OajfiNYujx>Z{2f6 zYt6R0*0y`2b~twI7!0Z4VU5_+3X?ONz)?SGtDj=s9gA-r{s@TfjHnq3VxHkmvHCl$ z5xbi4;m`8$Gfw!&t@^dACG*djtV$sS*azPwtJ> zO;fBqlV?4v4wC=VGdV2pZC&Xqz{{KU@&Ix`clSe#LSy45Q8!OdTbo?my2{GU0!!Y8 zZ{);vCUawahdx%0eC1ZWMQyXbzgfneWqI50t!MPg*Vhj~o&l4NoG&)nD-#W<8hTtu zh>$1*cje3L3i#3nU?JpEmsPE5eRHMuA~UIXjyX|F{}X2=GHvvu-}nV=Xq|b|JOtz# zMTnZCtktSXqNiB1yB-z!S}ZDkIvt^;+6)mPMig6py5_C*_bXTkG&a;@F&+j@h=wMExA?gtPo?KZ7D6Ha4(bTQckAtT?KKG&)4%`l?uGVv z;G5!mQB6E3W6flcHGVn@1)#m4%V9K98!Yj+K;{KWfQMhKs&iu)Z_4yfxUFtUr~Zt2 zEV*Z^>u7>eNEREM#-s80w1!+x}vB^3Jn79UZkadoapP|h}L&gn)WHFM&}CbCQ8ZZSMAx6{F0pc z!qMfq?7@iTPsubayc|sQ86qrSd+0?Qctq`Hb_B!+xE?XPHnc zvQvJ3L}@f7d*&i8Jl$LEhNKx;qfImS*uxs*BLW8Ev@}&u2U&gUi%pS1-QzdYwEuO# zo~<dxjKym`tQ+(^+A+De#8=r>`ui{GvJ{7JR@EPl;q0Ku{<7N8P;Qy*pkQeI?+ugx%_onZo4#f)BXy^~ z+IwbQ>mA>-n&N?w2BHy+t+$)EHhcHG*d}mxBvPL`PE4}@&E`LfMwR+YO86?E5YYLD zCfvVL2GS>&(J0Nnx(j?Em}=DpS+nGY1xko3HXi=mS8cUonss4_T>4u&_vl4-#r@OK zg3BcpRHhi6R71a&Ar;^~s!o5b=;{g;JAcbK3GWa7lIxvG*Bk|H`#0%m2v`XnWLFz* z{!5VAf8Hn|N?l0_{?Lx`KcRX8Zv(WQ@UHmy9CkthLV44s5Qg^H1=C#)0sDa;H!UXJ z77Sc9;`{ffdMVZN{I@=#dD3cPz^8-hlPgoj&-I02==2Yvz{A*8{snu_Z(ED5t>9jA zU{cB(o|1&x(OlPx&+EQ$iS7H5Ky16DmPsN@nm@Qp{1QK%lr?IMwwJmv3{hp9P#zHX zF|LCXnKIA~Lh_KAmWJ*>qy3K(ATtxYLD+XcBUdbjS4G9^pIoXEJo(95(Ufg^*X%dX z-DvB>@Sp7U^x3kJB^^uVYqpjd`!SlXcEe7>5FFN7T;K2>5g&2msb6|@>sBX>xCn|l z&)RpZ(LS%7XN_HdVd$so0_I(D=e!>jDTMlOCVJ);y>zNp{hX$FOw?$piQOi4`GYbI z3oKuMUFlNpL)9#H;;=JS;&<}l|JGOcB~0Eu^w1IN?Shdng@t)WL4|LRo%+mcATNJ{ z#CKW70@}WJ?u0@s2U#|1DdbekI6|jvzRHcwZ8zLV?GK8oQVrDda>zpb>ranyaogN4 z3Ssa0P~k)2zCWUqee=#{S>v6{pF`ywqrSK}{ARe*faW(yGN$z;-3XZ}Rca$yr0=L_ zQkd`W=5ry-?xbwHnl_f?VIvnwF*B&|N)%?s83W51st%aEp?Sr(n;fUzeR;l&>auQ^ zuZzyYNFWKMYr(rXOca2> z%KWdS--5qWEtaBmvEB06o%+d%dv(sn^mcY}i<@^Xcdaxvuvap9d0IFDqMm*JfPmcW z@+CYN(&3slqB%uWZl~X?Ra`QjD;sxFt*{(WYi3fM$!$5CFZowGzgyPz%le?ef9pTb z;6`iwP%~cFscQIi}*(d*YLdfTu@E^CLHIAy!Q0f`359x5s(WfGn`1~FKwcv}u zzn1lMWneV(P;H*y^BnC&o7t@z?_zN=)~;c1GD%VYu{D3JivzJr^YeZMTmAVBv1P3~ zLh$JuOS&yLxf+waL9hYL#7;7(+`VIJqpuGA0z$F@W<{9&jV*XAe>_uh#_r%;rIgc9 zLZ}(K&srJLbm<6ZG1WNYy<5yKQor=NntW=lxux)c%o~^Wa{fb8*7FCdpP5(ln1ntT zEH)C)Or*@y~=9!#kmabpD$8Q|bkZ zoy_Mvu034PW(BFIa#xMq;g-MvQ3!}WUi$hN=Nq5vNmLZ$bWv;1Q*O;!k@nlPc2M@M zZ?g=iakqV;KQHz7d*T0Mh3f;oPWJ>#$Mi*g+6Ll6q4@ZJjU;Hm7?UNfZp<`KX`I<| zgm;!GX7ZxYr!Y53w%c^+Ky}vFdmM!Qe0)0poq85^)XDZI^KIjKx7JH0CNzGXPtTQh zW#A}c_y;EEhtAHVuRTK0llZ}~Ap!mx;E$lwo0k{Pn?b42uwU42bCAMsSgjQ+FE^xq zA}>oOhF9sOVaSEVyM$xRdo5LJl^9U`)PP}vEwyLTpWhd$4^Un6F6D0eLeD* zWBU_9Lk6HWP2ZkbX4Hu?sbcBE8)AyMt^Jnkxw1xo(8g^mGR&*OO1X1a(PY7G5KaJY zrs0gGMVLlf(A}1esU0fX=PYM!RcYRa%~tE)-!ar7%OB^! zCwRK5{D6(WzsP@*|Bk^l8#davLZ-I8DxHE#4Y|FVs{14jRi6}Hk%FH6l?a*ta@W_@ zC1tLmcgthUUGeI?S&Q(I5t{LkE%TXsX;b2j{4~~Bf%dBXDv}PZ(DF+Nwo5rqpq-lI z+H%FU{<|G~uh^m+G6{9%klRmiH~CpsLm^6C7|tus-=1GOLiIMhD{RHbL_h8n z+)Yf8Q`NT`NDsS?-c($3x2z2%p+z$D$|2(ieX(V}Vk5px1|8zNx{vQ8=h=k+q$Daj zR{EsbbvY1NHxURQwVPV z3#w3wU}lId25O1$d&{Y=;4;vktFgTFgj(pV?s^SKUkG@ESiTPcmE6b3{EolzRoCTk zRI12S(`{AZ$u*Q}pn6W%#dhTl3BwdjY%krxKD!F0m9!nDB`$0Dx;$IgIXh=Ne34nF zDCl^Pe?tskZ{Fn9u8qEOdZ%v{6cm({jDRc%4jWp!!5(5nwNH{8CffdOy`;O0tbv1X z^he0h9J_R0N~|gy&rm#GGtdr&Np2C;i&-wEsr70SG}&5NF$OsoP_KZ&hDQ${!m<7^ zl(ze5Y&5DF-N=$ebDbs-Om;z)mc`nk{_4FeFPKlZQ}~|^Pulk%nf}AIj(X|TBS%ta zx@j?Jo7HYN&=we`!_W}$ly_wJN~mKFolp7q!Is~>f5A}-3GQ$J%DWZGSyjBItouvf z_lb1J1n}1o3VkH*S=@-HwyKbJfY2qump^{Su-zcMhl02|Qyj!oH7wr>vFFWs02*wS zcA5UhP>%N=v4Kfj@7TZn@4(2vE70IZ7e>`WsVhb9=0elpHI_UEhSD)J^+2jqDGyY{YUy;h+uJ?nC+}U$$a+}%+k7;IV3O=UU1lnE-&^&=C+7UYQl+)S9EVlL z=N<3LeI|pfSJopdP_^GT+xR2P^6&g#RnnlF+Tx>ed7kAcv6>`WRaBHezbGfBhY3^8 zIg{rf_|`ZLoipYBTymq|ft@n+%j?yxjLBF^fEhhJCRnYdaa)|jH-pcgF1{+#dd3o8 znp2m!oo)G_wI6jpVV&BHQ}x!V3SNA54y+Y=)YHihBJx z<-gRM+?469IX9?wWahnHGB<)>>s_#`>uzy5yY+!7T|vfT$V#2!#V{a1&w%ycrJdHa zR|UwY)Rwe*vHUp=8YMCwRDdD4mFasCcro*Xg+o!WHT$!RIRPa)>zB+1X3V2^4w*G> zwza%FmV9E})&4EY>v@!q#9yLydzd`n8ScpB=>6Al)hb->sZgSPQ<7gEP~5y(1D2YJ zF^vxtyQOGFAwN6ti++Ve!u0%83`#%K&04vvqzzo;WR&VZIp`{C{FiQT#Fl9K)ra?K zf3s0-SEaO3_`m%9uQ+r_#9h+={vFgg-L1$hyO>Ytf7Q)zQkaYD*G?ZlU8kQ=ND^PT>Aj+gXLM)H&ZM^np&PAp)F5JkCP)K^_{_{X)u zM^l$0Y>XV=%o)nLYwvlRc}0@naNJ2V+@tAMQ_W0dlwPmI+b=i0Wu)28Z_jQXd1&E( zEJd{7cVRRKIxuwvWwat6|X95A{O6x@Z@a4J!1FoSY5Bf8*GnTkEZ%M z4#Zj3rx8Vz11+wmFUi{RKfU2ryJhOpbjbPteMJfNb7$9VSJ``R&v^-4%9a;Q9;Ek7 z$ehXW(KckBc^4cS%0Sv;*y$lDYI0uSyU_Mk8|-o-_Yu#@!FOAOi$0I-0L|EvjKp& zptmk2)*cj;Dr|C(N8eh`3A9BRy@3AV@2|v@B~wJ^l!!@A-MuQgvQxgfmivTXUIaIJ zrLWLBrMykvFT`G7-Y+ySEc04TDDLI$gC^G8Pnxe!Uo-gM7vwy@ow0L&ETrKApinHW ztxMG1G%nlR9?93)o$w(b5J(#s{~bCctaY>i11S-L=8E|QnYz^F8eVC&<44lQ4-?Xq z(?O3EN>A(&Ra|@%xR+J)oZX`X#Ak-gR|G=YwQ3Z-(-WNRd5kBg@NmZdUYHP zia7JpEb}s7AH@iC5iUHmEt7tIG352*P7|6KGgWQ$^xFEscB8slHyLGb`W9KPtdY}u zS!-l|n-48z@x_H)?!7KEs=P!nDO?ej2xO_h|01-QT&p}qt+^!eNJ~qvUULIRuTTe4 z2oTl_55^F=KzQNf1&)l(d){3ZHg80#Yh`VHMeEoQ#B(7*$B!2*^Z*$oNYA1i0?1t*lDaaH+F=X)FyDuj@00RO2d;o-bbmu2S*8aZlw}bPNi1swt z@R5*{g2>sg`ZCkvZ2i*<=hv*mMi3SfI>}uNvD5!xYk3A@I0F%;2_o7-P}73X(`jpK zYvuPx0s(H^^pMsGRtRf&U1DW~XAUB$9Ucn#7mAW>z>uYRmEG%BeP#i+9CAMb*BWHkSfqcZd zb}wA`F0w)S<18fMFdV9=h`W6U4AuJjdMJgR=q%WA!@ydK&c_$yUMV+`@Jh3xb4w2A z_G4UNcbk^l%+S=kC5-G1`P(&T_eu>ty+2T8=zkERxMwE@kLU~aW8%Cd zT+lnSZuS8+I(*Sh?fiq&iJ^m*LyybV~|}!=j)L!-RXGu@6&xNm?TQhu3C3i zVn?Xpfieo2Y+-3hNk{-;q{vs9pLjJ)>*Q?&a2#tWs`+j*q>#J^Dwq~XA~(}OZtDrS z3;9z&(3fD(4KSbuT<7>(p=qWK2P#8-Lg&M`GdbP;KxuwbEzxWG=wmgI0 zy{MzBsd)kt0npDFmrm3jI-GGg(mw}e{oa2@N{d=|z!znh7ckVhpvyKd;MV)Nl3{ZQ z3;Wcu*lLN#LX)-)KHzq|@iGF<jHHxiNiu2SaA0;h=0HmLUSkT5%DHwmVA-jffvoh7zC4>}6HU%zmCeY%!8@@>lZ3 z&yz+X3J9ulZf{r)>cO#@d2@TDm|TS_>ha?*sv8zh#mGH~3- zSh>SFAj{GJnUP}s1FCJ5P}7y0M;+AmSu7rVp+e(7?#z3Awe6{*ZPy~%SY@U*elF*~ z&pTxuu5&-6^yBux?qkD^C-Y;P57jZ80N`D5qMSyh#tW)SDJZnIS&~SkmG_Fgwrjza z12p~c{_lvI`sY?F?cjvb7(+w@D!>e%MX=2uKOA1QA!fMSN|_<~veNNARPh;BmXPkKw7wCWLJA|Ocr>)vs& zES^QLJ4Gy3nZ%1485vQ$dGFb8Biol2Q?vWlGM(*Qy`1Oytdq|a`LI_-MotdizA73T zNG3C=8}xr#uiRY=txm{=xw^P))zoaF(W*JOyxVk^PAa*K+ZC4%a*Pc^YEeNd;Gm8E zm!ecUw!WT=oPMj<^SYIOK1a-$T!h-=TW@{-cHg&`ifG7RJUrkpJ3)@nbZw7Pxf+=A z?AcAllUK z8e9Y*m?06J#*@~d@9<5mYD4E^CDD79rNZjIoi8;9>jOSK0PLWw2LR_y{Oj5VM3ZDD zaSe-FbsbG{?mrzRBQQs{+TL#HNG3(ApLVUNd-(9Zk6H+x6DKgZ%X!KqcWg{~Q^!^< zJBrL?WM^mR56E(4&!%9~3s@)|tIMh`Pd=2H41KtVzAlmUrRdb;{j%9j586^1LchCv zRiGc&iKONvyo+YDd?yfX)<@1R4&&v|N{BPOOV2FQV;0L{(}kD%s%Ekt2Ff@MVgJ27 z_~Eq#We9eCuJ-m4+SCIzr)OSj4mT#ubS^-A-KahUs=DDneNSw~M`8TZ`}cQ6e#DAz zZkQu+R6d6KRo>+#gecuBzr6k~>~wcDHADj&iIHyYLkQl8b>wJmm47rCBg({N$j{=& zw0hOTh7K8~g#f@w|3ap0GaPyJ_48kHgvm>;OP0@XIUjCZdz`vm1o9eT{VCF&e9vY$sNj;@~%I`$n%-$ z*(q+XNud*E!!L=aPEP6qS+U3V)q}VGa_i%6u3oa7QIfX^R=m2Mm?v@SWsYlo_m$22 zZ5%6S(s*w{)b~TL&1~-3Uyycdd%R{n6xASql$t3oBZH0Wd8bc+&0*iZPsqI{b{U`g>QMr3AZWhE;+Ns^UO_9)|Ri)1HcrEC&qltNZzWR;Q-WtH!F*XMJ8 z9>1SI?mzCkJG|b{*Y&)vbIx_n-GMo$OP7{QEym%RrBJtw;#DK%1DiAALZr_MY+a|j zJmT)&o%?uv2+N$2LK>>7GYhHaweH1IKMJ@bPP)Gz8htimUi`0JT zHT8Nm)VM8)qhr`Z{<~}lJLv;y43?s;{l7zU?^%`a+iX^s*6(_@Cg}3<=J$C$N@k1<4686)>`FQQ;#nD*B3ZbbBdGa))iS~*Hh;dqtWdoSH!=A# zX(_37qJ5lDbRT9knT>gcR_&))wLD+zUM)2b=QrpzE6%rS%U z3N3oVr)R-`7=Qk8{GUV2@b?h^q1T#L2E~E_3avc8J%6Zp+;-2(fT*m`@+bsicRkL};9Qt}F_?-8RzUO}y zwMjksOrz&dPOi`VHujw3^=FoKCd^DI3CLOu|7GW z2MY_l+jTxrwqR65oaJ4gxU4ZcR-%bM9^D~yW8(&QUb!Q0omBhn9K~JlFFdV_h59VNJ=XU;$R#CnbGf$e6Y$O@cCMTCXRU-a*gJAr&fM$fUWt(uJSv>u(&#G83;TBjKmdpKo3>d@)e zFYcDdjWiO+Ocu(&W2PzPUL_%EX=#W)Fs-t(%I_r^8E1E;c;C(0ktskHfZ5#H84;Up zkQ}2N%(_ec&>*jOscow~5bnd)HfympG@Q9%XX-+kYY{J1vFE81Bj(d5>v~#5I4_Iv zn04wY3jK*{Orwqda^)~>?EUKxCi*nE>>gW*Ry33~DYS1{d%Jb7Buu(Up$E_<`pLe0 zsUf!)F3;?;)-aO_rDCF#AKhR>cO))8aNaw0V`D@6kGtX7vz6C>IeU3&XuL!seO(Ec zgv8LW_~iG-O_{f;oXCUBPCl>>L(pHkGBhM|+1=7Gp^v!Z_h;3PigD2Ia(!K$sTmAH zpWy6ucjD2lpy=~>XzmKQXJ14^^3c5{qA_;Qe@J{YIXM|-elUrH3wE5*n5F2Iyb#0@2wTG3GY9$4B>X`9 zKkB?}q@;Klysus(pMzXFenRV*)j?8Gt}{x4?Rjt6>T<@t`1FETIDNFcPTZFl%-&JY zBqHV(vB~Rr>2CD0?H8}#o$V4224xo0hrAY!Q)t=KR))a%w>J_lt1*jRsE5Q*Wts2B zf?>CAZQzdhaCDhi0Z6N5M=Jb&d$%s)7OL)iI}wHdAq|(y;^N{`*{Dqd9H_!Xkpcf(*_kjMlBP+eY4DY?xzWVj24hjWt*neJHo`tQ)9rgH=0T!h;VHj z2WGz)<9_&pmmh(Ym`A|nCtkdr+8W;}ly4tghOepm6+LI?ImE;Sd|(pPc}blR6XSve z@)e!;ut1{iq?@{h5lwr^?lu4j8T&R-OGpnmb9OuBVInV$p(d*T3U=E_Syg>z1ELVhI;yx z-W{W6GqT?Apo+T#y92LYifM>?7w@N?+yoNcx-6Fb(>p>% zTiy|}5BTI)1=b#v)-N2_wO>swh)8D}ePngnSBc|Xf^NK$8}9=pKb6~26MCkqihOIG zT~SPM{w@6LlBAq%IefLswdN)bWvi0`N>%jj+culL%KHrT^j**(+z&#p6594m_xxgPG3llH+68Sn9eh)rkCIg&C?1Sn)T-|@k<0b63F={O? zA{{Nr;%fl&o6Fl>rHfR?qJVRK_YmOYi=+RUe9Ua0$7!TH)JRRnr!W0E;=W}IneShi zK3TdYQZYV+87u%6bWph@B~#rK!zeW#Te!0j5$#Jr!tkWUAhb)k69zuSMC+JxA3*ngoL0F81m@u^f*j8st^T{;D?-e1c=5!)!}0{31IT5aL*43j-+!&UG9x3yz>GK5F7 zRk7GWDqTzMq2e|eJ`C84pkFQQ!zko}v}yD{K&NnmAb@$&Gq1%BzgG%Mg7q70Y+~Kt z%-zE5#yE+e>ch`Uya)iVY6^FGU2vpva&Q3)wy=Z)i{8){OmR8GieAg0-MQ zVIMJjR9edq^zk&@!#vu_{Ehr+g8da;dd(dRk(G8_~?lG!EEh=%Z@BK}Rst4VDs zGH2!U9iG1W<)cGOr?mBQ@`)>1(t1dH)5DRvd~A0xE{y|{ZuhNDVwlz2O}=!)s=?hu z-g-*{t&(9ZF6RdJ@&E6!mG- z`)fr-PM_aoqOn0B-I+VBZ+C^8Og_BaydY0qeHjk3INL}-#J2j?s}*XwtUGRpAKCWg zM7m3z%QQp7QKhY&!#a#VSz2$4@ITeua-?Mc0^76lpDRZ#RHbbK2xW3;Wj4+^nX4JJH6@ z#kDyDhj!enQ+F`lA9mc9*yniZ;>Eb6^-F=g0s;p7N&eN}UgU)n2-IGd%F4>}@&W!w zT%LHEW6)%^yfn$Sior2);S!`23#|SkNFP|58^Ed z^m)0t)p7j9{?X6rf8Uh9#Ws&)VUBlEAUx{;1A_!0AGyGtQ=dNd{^2KRW%0z^XmtyP zWigf#F;GV_o|NR^2)?Cb{ruyd#9yc98upoH(KQ}w=fFF$y1I%Sh;vw|TTU5r88jw) zID4LY$BSWmPwrp*PrUY*vZuydiL=ig`pN&UmhoKkB2q+>hycPW0Goh>RTfDjMQW zYEq01K6x_LxFbSVK_TeB%fd6EpHp? z_FV!6VQ+H*YyMvU6%8;7Y!E*`g!O#S?~$hkH1!-R`%_At&qo$zXbCe;96%5dW=2MB zoo5Nph8o|VqoU;G^l$s7a<`A~j|+K(gY$4-_Gh*1AB3umjX*=k59CHC-F02|#9H4| zQ6XwW)zzgYZXF-oUM4khNLI8+vD@ak`FU8z13leDYk-)i{{H^w+jeq%VN8f|=Ohb& z#5ycYMNRFm{8p#+sKC&j1rj-1_`okVzkK-;CM`U3o5Tq6vKNeTwEOAk(AYX)(A@gn zY|E7=QSZS^1%8NQM2w;G%Jh|I<_BYafHz<@Ul`&B(=;>zdCPskB7*e+oMdJQBF zn6Fb8<$2V0QeRW(zVqy7Chd8Btxh%qX{getYAGo*iXYc~Hk#JMWT_q`j#G}Tha_)s zRdu(0sBAV^&4-Y8OECbry zlX zv`IS8X>ORAm1PC{`OYLkCJbqz)4=DhVI=76tTg$CSFY}Bxh(WMrtq5w@sx16X12Uj zI<(cY=Xahsae&ICLJSqNib_01xmqkE3mKf8RL-1X61FCrva+Mz9(nP?Q=6=d#-|cv z?xU{f9<~6wz<7#X1%Q5_?+o)oR@&L%gg;!DtgS|fTE-9J%F9Z*(mijHOt8=O^j9X@R z@M5b>pZoRN>#yNHQv`LD9+K?h;%_M7Fn^YGpH1eDz@pr{alpbduJy*t>}wIda*O>3!W>%J2y z#IeaiIAwAw;>X~3&0bb&YK#%yy?c~I<;pVuTuNW);49&N?u6LwOX!I`M!fRJl`ut0 zB7LRsVU60AuZvTi!!}{xPr?G0C0U#pRkORkdS~TLPDZCD@#5;SN@Zxq(<}`z`S>gb8~a?vB6gw0S)2d;oxU|BC|A} zjqjj*dfPHINm@nmg4rQmjg^<08#m2D##FsIbi`@X6&EwLi?nsQ1(QO%_EF1)X7Gq} zu>`;3^ba%T%A$9zNMJrhYFj$~{}H@OdRdUDf`r>~+>f8->-o;QPwT z%5rjYP`O~RxM8bZ9|Qxj(g6Jp-)o(;GXBfl{A zrrdhudm6+P;JT@)j~_pJe7JI&Ozh}ua{)4WA0MB~-dXoKxy9Z#79YpEJP%auOuA$x zVu8!sou4!UARzka{zG+fKzJjp(02e|!?Zs<97zo01<*6{T`y+BO%fO{kQE}!io}PY zsipY6G&Dc(7ykNe+njS<)#6__O1xvK%;>D5ctfAbSt(*b2d$33+5`l?o*r8jA>jDa z;73~wnsavP(8B4I0zfqdMMXu0Y7^`{9))0ufnFjofqgyUUi{m%pC1h?+2{ftxM@|m zz4+aeJ{#@}@5;T;y{d0{Z_Gx&ax&P z7K|&)aVQFhq-8rPCGGzG{R0D1hbb{HRSc~tIyEmOo{Vd6*`Ig#m_-v3>4tu;3J6YE4c}kUxr)%B)%rG*QPFR1l5|JT?F`HmPuJ0>0ZFd#;2Jsd9FXt# z47TnM4vg78dGBy`9FZ~YS5G=tuH7VM^aP1o|GktH`B}R9`Y-^&+cTN5g&Gbc4agbN z$yW9n*%LRy<|{P2Ws8ga4M93Q{ni{6_5<)lZ)+b3-|1M&%ok3^uRNa2e{*Qt z@rHT@8L7ICX-&iRrTBV@5A7Tu3HOY&Y7*dpBRS((02blNWpnK2*fe6v32QM+YWe(Q z@#EsqIYPVebs76uXkPJ_Yy^{#_LH~ZIkGj@JTm!q*6{q)Y7_8NZUJX-pAQjpN?PRa zdqZk#A#RGclPqhjT$C^*GlkJO#>d3VNJa$O=uakw$)3)3voy!oma}e>7uWbNBsf?xzV<+yx>Z8F@(Ba~?kc4C@AiUrA2*Ci=cHhgJ(( z2}3hKfIVIpUS3IJSHGh9?9J2k8+7ACwHx=!$`K33c$4~uZaS{3r`DjHg z!wu%%gOjcyAeo=M42q&`jZukc2$^W_Q@z<+3X);S34Y}9)L4kiLar)G24D^t9i#2T zo?OCnYrXD-dz!RLi4lANE72aH_=}1n(6pj%(W&6(-or-B9})1JGiF16@;MbX{dqSX zPtU5ljfrU4pHdo}WZXZEKUcnIecSf>wJcga+6jdna%~+Q-r&v@DrRJKY1oIzhb#LU zi#vgvdFON0}%w&smd zym@PD@Q#mlT9op7b#Y`y1d>g^Q}jDKbCnELpwIxC`0Lwyr0Z#Zy?_?U#6RYIA%TN- zrWrINSWOrhBWK>a&obhyeH53rqLA-(H@79QKy?y$Qa(^tEH2`J0gummlK%BLZQL+f z017wFho~hM2nzbK8`9C)N%sUtn5eO-7g}C&=$+$)2j$Lt{wIl#%@_;eo@Xp6Ek|+OHbPY_A7@~o~3t|r%gOrNi)Hwusn7EtyajMLm&^e z&z=Q{(VECiYnsT%%X0HZ2Ljqabq+Z}d_xRFdi|P7+S5f}pH@^Zr8Jq4JGfOYajROE zwbvU{?~+qk&twoh8vgLUcsXbILnDdA(;5r$z6VLapD`9b!oT+VPHO8!uCA&?I%n`b z95^TijtL5u`y$VU5j)3Ho2HSgNBsimHp=8b%5_-W;s*nL1ngv@L~`y-+w z1ga+qAfHi!goT7KY$YZoeIIR<6%_mq>UgPCxas7t4_HJ5K~9;m_WDAl$&5shJI$d3MUY4)>rFQuF-=y)VlhdhO==;%XXE5H|(|PU+S1PyIi!L3PT&juAbkm2v z0H+$i@QHnzdrM2l?IFg|FL_7MuiTS`@LHeau%OzaA9p`r?J(R6;4=sq1-}SNGGsF; zQxQkCRkm^G>Q6{PM+yNT)Qu|(6JYi~8>b17Kj!)>CQ=mBI^#x+{8?NCNP@i4-gR$m zl{2B1F{Z}os0o_XXiOjt?gg@`tO0CG-ut?K6uC1skJh(rdWCLXPT98c`X44#Dw{(vlE`> zFj?RimGbZ3SUyEh?T}~Pn3X{KIW{#UYCu^otitkH2u1-fuS=J{A<6Z--dQR4S#5s* z&ELPU-si90;1;|MzrkWNjkq6BI0XD|AnR{&FE@L{I8w9Lk%vLzF1dDp#^Rl2-GFdF zujB%D@u~|y;llTuj6E$KSsWW1D_FnO1J3(F zAPOi^zs{o}j&QHT#Qg`EMYHBq`u1Ahm*=nlEnCc!j2y_Hw(QvwPK%pdOw1ikCSFEq z1eV*`aXFlc*tO&GLzYjGa5EGX97Q?}#t`sAC|DXoRV4htqmj!QNg0E89V=^46iZ88e$5R7`GjthkZyeW2qme_IaoEk{Gw#_ z6|*wNkqcH% zf%XW#Sw!){I;vEOX|?c}ZCS%blU!YRlzcya>3X=8*v0D9H;uqCU4ZbumfbWhBjke+ zCVoietBiWLf7Ph`%eFTeZA|=aP7rX5p|yoP5+kRwqGAkxt9xP_P2FQ9=OQSh04sr#s(=O# zCX9Yx-D?ckCl7to8Q-TAYmI@7##*)faKo5e;2F_UnPZJ~jUtS)w`5-J=xrWsn;*VV zTqU)`!|vlKPuy-r|5cu8B@T#_d$0(jlV!c|LRcKQF5sOZynBGOK*Pg?Kl0B6Y0RE& z;RXOM9iy2C4FWO zjQR@l?;aF)PO~F-_y>L6JX;d*=Fxc4MqVDL>;tQ}eSPf|bSHU!zhA>V`d!;~+6<`8 zNTH!36u%(IbCO5vab@>CI4jdPO#_iqJ#?A0;?9IERbB!7!pb}w30ese{?mJ zNY?@k@iY*hq}ajRIbN$mi}(Cj=buqsPkG;}j^92BxxCCGlPA%x8S-bqR6pi=&mn-F zT$-s%#6RW|wwp=D=i9qVJPPM6aV@094oae#Ndp9{&-bkqATSu`!1f2SSU1W0l7Q+Hj z6Xus=#`jeYY8UoV-wX-bKHZ=B0C$qH@eq^$Mr=mLDB=J}A4I+85Ud&~O*74MGtuvY zlXbjBYOpx>7n!@4G^w%fb1{j?$YC!<><(HSh}0*>M%_v!3&My zpBeY}D=qEi*JQulGM`Ty6dCPH3z>Ca2f`BAo0tUBQ>knNrF6IJnT=@-0kQ~MN9gA_ zXVUEM6~w+uK{GdI87OxV+<}sr5wMv%l5~ARm~DehzDBgq?B_QEjWK85OMHP5dPFov zSU1c}`s`NIDNw6nhP)f}!2E);IGZ$dGESKCHW!4P!{ls-{56!l}h-PPdJA;(F z6IN#o3T=Am%*jh;k2xqnU9h}{v?~mwpQfi7v26kJ(@`xmo8$< z>>V7gJb8wB23+Pm4(?aC8k#3Fpq;%eFTV{!A}K6=1rL3B(T_p{1J}vx;Gf@o?`LCW zMVrYdm_%lTPWXo>P>v1fco+JVa|Q;Sg3|vH@J#GiNSTAiTDOHh1Hc9Vh*Kk3TSw;# zz(f4SX4)~IJY8#qFJT!}hZfs5*cl?KsK7#DgT!g@7(v?Ta7wN737gJUz_@V2F1&j@ zHf*^%T3LbensUj&@r=}7Ittah1&9MFw_07`fM*za02Y9dAL8lhsjnXo=b+odS7KCc z&Bh;cF?w_Bq}z8S%iZF?4Eh+@WzNuFv3lA=G8uztA4kQ3jvHCr$l&+}fCN|ut}sxD zaG<-gAs@OezpOk;sE=PpMuv~?>!V(+L&q#`pe;_($l~rXiDB($lD^`Sl*G%yk(*Tg z65gA5m2yh!>WEbUN>%5}j+C@O!}C4rgMk0>ndr;kCeFADhljxBnB%Ue5U3hsxA(@~ zwb+bR*|qZ@F`UwMqG^*5Sj@$TI z>tor5d3YkGOY~fN6fDsxFfaXE4YP_FGdUI&{nCnecW(l>V&{w-XrbFovVQn0m2Z%j-L~P0)9a5L< z3Nb9p$hufBE2AhNBov#&;O#g$>{vI`e)$7K3+*dC{`okqh(!a%)2E{kO8_g<^!z?%X5kv*IH7>1+SF%S5s0)D&h& zcW&YlUna70<9Rni-!1R>g_UR!-Z@pOw5|WMG;mg9z?W65*gg~+D=HT*Wcz3c+9~ebxwBfEBR%p8s&Hh3f2g|R_e9G6%{|OM)%yyt z!PM{rIZF^g5id>R)*J1L33)UWI`~Y3o-= zffv@*Ew*@}V^*0>guoZ0=HZP$D=m;ae$kRw)6()oBe$-_I-8V7*GH1yTMc#>BhHG> zM>IT>!8-$4Aa=_!i4G6fDaw5CK&_i~k|W}|fH(WSfhE3J>God@zU$uEIaLZmv8y~M zW-^cc-{(*^DEnT^_k8Bg=QoD05JZ~0sHm7gEVmf5CDjLPH*PX|z}e%0EfDyaW2uPl zyvm40rHR89&`|&bL8`Tc)1VWca^}f+u*{PjwWcv_@%V&TwMlXRM;E{X9nYrRB-_Kd zfF~cZeJnF#Juo;}<-hp{B3z8b7>sorj+WnT&)!@~4F?iR9NQ0xLkh&l${HZqBwVzb zB*(NwF*i;*o1DZ*1op4WaU>nkt*O{=K=)vM(*nuCuo-Kjfv{J7piMLp9wkED;+L7yY?b}`$* zy{b;T#{k16+>5L;Fr%&x-)ANRdK}?(kM@Y=e`{l(w*xSaQE-#HdoV#w6k87P5J?}O z;N{~(y^?TFdsw+Gcw+gWNro1!(q9uTz(~ZTShSGn39zt`my>hMgAi&YCb###D|It> ziNUcKPp`x09R{jQF+=ukSA)Dl+QoBPwW)vkX#`IQObhYz-xAEP&bz18(bqcA^kNG& zek{m%(d@y94+Uc^kaVb$T_VT)Y+>K)dcNCE`-j=f4$(s-UsMqSQ<~>A)+g2 z1lh;h-zj7g5oDnY&)WTB| zjQfUyVhwq_cmOl(xOLXt2~O-Lx5Vco4**czpT&JRBQ;|Ask+Ze(fo^Ys_hi2P+wv3 ziTak2ns7c}-$A`}dmaUE^ao&Hpiut}{@MB6qk{5sUFuz5+;*@mM)LMJMhA4#B_}3| zT^VmdI`JMx>15&9*yp@e0Y<)>u2gH0fb~w7Z6I}=LZ1f82?PGoMg(Xuv5?_MA`a3Z z8MHs7f^G#l%Iwh&^UswFt(DJ!g^XjZY&kvXZKEbdz%lPJJE*>Hr+GYRZd=B(5N08-+juIliI%V5Ywc^{t#P;21jw^O zf9!g@Dj7dtnm@dwK97MuifUmZmoMa<5>|Xr(-6d7idW)UD3zYT(T?k_)B1Z!bc;~m zX||?>?Z+mG47fkAO%+<^KLKx{hjDj{-!4xnqE=5XTpHL3&2!C zRr~oRs|;O3LvcWYm~*;@DbJi-)(<;J2K?fz*GIH9h7V0uGd8(wdIPR!K0Pll;DJ?i zKd=Ieu7OX-SiJmYA3wZ*AG^@RLFi|JL$kH;(epL>S9(Djt@_hlO#yFl=yF|mHqludT{hn7 zZDOKxLgsg!|EN;Czhc4MaJX81in&_mfGd_a_>@mQDP>L}W z;tGcD5?tuxCr{#P)%KEL;r9muHrkZsWMuMEV;MA|>xFI*pDyM$_@-H1==$LE@_Mj{ zQRZvx5oK4A^kE|_J3D*(;2Y5a(`=&#$39-ALn@PcqqLpD!m z2_=}AY+m0zNszBJ`Q3e*X@`5i`~wFoq!LGjZ(?`gD%DlqPf*=ngsXPlM%vY`h0;gn zc!c?6{O3tz!q4_e z`F7Loi; z0}L#VxKX4fd934AZ#KN3G>-~oI2jD}zzZzLoEgs}uQc(U$xZ6$gkxSSy?Ig9y__^0 z@%le&UnA~FUrhQvxJKNDhk8>Gm?fS(>+#B@4dA4LjT`0TdAMnf$~n)Y|M>eq6NwE| zq|5l$V&*0;NsRY|@+N!%NbBJ-_W%39#&%HLjP#vIIGDFX+Y1tr!trF{A{ zG_D<@&LRg@EAGuJ5F}JuGA~ERdl_bTBQ^q9i1UZ41#Etw^jSGZb2|Bz+W6?cC@S{d zqKaKf?1xJ(({O1N9!CxNvX&jb*qKmxQ8QT=T8xH*-|w_Hy4gQBZh>J`7b9 zQ~AKii1V=nNaM@d`LvQfcP!!pJPR=@?Akvj7sR6d>~S|UMGZY{ZZukVtqSv{H}NXAG~@ANwS!#`OmPPId|?o3J`u0 zRqv7c8;F}mzX~>KT42xWcxxo-o`aK_A^%Ni@lSb!wk&Z`&!|xgK0oABWN^{L<4L#u zVeH^R5D%Ci`Mi{j()PkBFb9p~%vPG>=Dt-q?v@+LDpXieLA>@M_>GB;k5}x5HPCIJ zbL^K&FYM5&A~(JiAdwJuriLdL$yZ*Z#J8xrb^?*g(T+~frFqK z(LY2-SBbP}w2mZKdli?M=#CWuX<$K% znt+yQxU@EYHE#MMOu1d*AgU-4ktD9q58qk968ATu+lI1_iIV`*7V2thOd5a?{KV@( ztY^eOiWZ{X!{zT9R39RlIn3WjEr7+~6_A#+Y6-)xN8_)N>x;1eogqfu+hzDZ_E~jp zb>AU}9`D(($LKefbx$j+aUvY*%y;F#yGR(TDxbwCM}H1IF_$?QMW?F*1PVIl&v@xC zIy$0fMT>)F&!-l9m147+?wjl)&9)(#iq^)Y1OH`+gLVd5Ldb}?Ab#ywhK2yq-8bbJ zphw4vw2xG^N znV^Z~do=P1V|wp?IVk*=IymcX!9mRs$*!(;MX8gLNQgCVEUH^tW^zY}v|{7dW|**2 z{aLUe1v7(N84RMN5nV@11!#n!eAmtl)XWmIdPyOnGINt(2>{{s zN*#z(Ie5jPjnyA`8OAB`-N8mx|Dx;RjmR8b!@q`o$G1byRZpMoxnEXxg{Y){?6lCZ zowyT;C0N?*$*`cHAb`+UI^uaEc2Rb}dxyPr)c+^mqYt?wfQJ$HpX-KJ|L?iSz?#BO zL1=(lP+41&w_LBxNM6_ja~z(#X;hpi`&=!A{cX34x^i3Tcneo2^^vIubu_m8#@e5oG>?|PNzawni-?K&E%zDv4m^~CtiTMm zEO-X#$mJS##+b5M(Eo__6FM_`b04`3*LrLCm=I+XJPg_>VkmL-E8~${cP}2nwl~oy zKxAS!_IA;eGr>0J-a9N7Uxr$(Cs(~*cJjZ+s0oD#*s8!%l9XMiI$!J5uo7~SR%%xA zx}$?QH$IO#0+oPD)FE9Lm5xl25q1r%(GebT@7d4c3l$_S$w%CFXqDH&gg$W|Hi1CK zYqb4KYoX!dwJG^MkKHVqL^)-Gj+Kh8za=GqdGUD=J8%8~UI)As7zd0S{d|p$8I-n_ z>y4cbKPx{#-g>}S!x)@ z|AYGS!L3)bfzk87g3ipcWU;5IfSl=BYpn^p)&63xHVRef>*DYW2wnK6(4zJ#fmH3l zDeBTT12(d440g~SqRiu;N;)vp10dgfve{O0o~!$- z`;6u?x0u{)nb7%=UvfIoYhh(N?P2bA2lqkATX?2eYQbwYguOsee(&GCL&pj)ad8_))G>j& z`DTDX4Hpfuasc_wm0q|>V5fKep#v*+iu3L`n^ZcUMRGE>=ljj&BK;xw>v<>6~Yq;V-`d&wcU-|a+Fqm_qvk$J^>tToEVLAQWhT zc?%?pe<}|#F>MmB?@wLneuBv^|2=M^Q_5%Y6_Ib-=$~_(IjZ<&%X>xgcj;PoV8{SM z03Q#)=L9XaL14GNwQERIxYXo5c&bBfWLu%rw;Y5-1x9}cn+gq*oyV!)}=_H8MUmVyUKf)vR%V{cm~=$I}^sr zCt{VNIAe9!D>UrzA>j5~154cqVJNg^!~k*%o3fi(+yt3cY3~5$`IO@OT|k_0MR|e! zjXz}M;`Kpgo;Ck&FI^rl14%2*%?EV5Ca0%)6Ms2uFqZ+)Y;^^lq}R{*8VWXG=h276 zov~YMh%IqIAb+6fIjgUKSklcNwlbK!TgfMD#uw6(SFJC-I}SXRXh?&e@?pc8qhPTR zE_k9~6XIe(PNSWMS_!wiX|lEV-8a!~&;np0+{zN^x1wP2+&`DJbnUTKhz zqn4u0c#2UcDJ@MS0S4x9VR1RZEiTRBYiC7D5lslYGACo?qbszsi{paQgsPq5Zwa53 zd7|Nl_wpB9QurKt>{a@#&X1q7JG+o4M!k}iosFpD$JXrx+-Ru9as3l+N}t;8UNu(y z*cm>h=BD(m+e=5ly~d#C_7yyGWSM$G zP4d*XLh1DBGbme-ra>?8vZDiWnU5SZn>0l>4TZPOE?R_=y)d7bqp85_O)qGcmXXnD z`zjS0;vMlLqMYB&F^$7a)~1wix%;qyZ{m%-r!%^be|nwL=?IL3@u1Yb}d zJ`LF6`{;x9=3~FvL7|Re7;(XO2#xy(koj(s69D`tCTOUs;p0Pm+EAX0f&sko4JtBc zY+k@z3osIPBJc(Lk~e`D{{iHcfPeu0Zs;KJ2fk*De*e$w#gCLIg>&Wht50gNi`{}~ zv)jrOP{jfuG&VOMMasCD88N9PMcjb~656+WAns<}+J3ur!xWyZh+Ka7&>3&^-@N0y za23H#jX$7e;BC^`tILfD?ra>F_2b<)$@3?t+aW3-Q z8fW*8+)??g_`lo#y{21Z6$iJb%@4aj{rgRo-BK-@~}p*LFPNWDyZ1CyDnC^~4a zPVP8&MoX&!vO=P`gZT-njDI(jlWyHga?VLt9RJ4(Wl4&-P%a@&W|VUz=0})2A~n%< zqooAIdC|#9{BaVLkQ>XC+j*KnJ%w@WDcqI=ZfnbVmeqy)@uXb*Zz1V_E{HeuC?Wq(^VHtW9Q+tG zXP+a8I7|z@AbUX5Q7SX&DEoop479mMXax;r^>g3xc~5BUhs|-k@h7X89}-`iVs4UH0Ab!&9s9E#bfRRpoY`R%IM-7 zuBn~kW0)M<^Dm`m%h=nU&}Vb)tXmIPRpCwO_?vDHts253)6%4IEJ2k5%7UE^dZY(& zW4b4e&gut(ptJro`4yLR{Eu2Jb|B^*ZEyURi)cphc4I>D+EDXn;h<8LR9K6$lH8!# zXXax4N2+4T2YOkYnoGpxsl=lgm-#vM^LrP|Y*~l66j;dp4uWC_izsdiVA=l~qmoFe;=h2V&Lu3Po%9t5MLMn^+^)06RMDIb>!R7Kj}{2iH`WZO6b?I?_Q zJtR}KzWUD@cnirM;@e{}PuQw=ihqA(yES$kFkoWV1|h|&NBE1VJteu@5PD}Z`$d~PfY2NZ)NuHfl*(FELO>$mP zKEC;gj`Iz79`7$R>&cI&lS|^3nENdw{;(~CwVz!|%6*wn4fmz<=j#FJVpN$MsjscC zKMzCXmo2)B6alAp(eh;;XVs(Qc*5$-%fezg-VzS?7MUL}kE7Td&G}RFtuB4rAUjq6 zH^F_&77`lbFQ#&Aoyvif-T%$S#79z)rsGuW!;W*fzu#6kMP-@UH*`afzbz`9jlcX> zpVO1~c)cGx4+Dn99wO02DlYE0%h)Nkg)ZxTx@IIv-twyiqn!))Ztv!CE7Fm5wJ7`T zaBuQYf!R;(6J``_)iJqWSzpE4NFO%@cnCctJIGNl6dj#!E5&Si@6QZ@)(K2TodcL zJq6UXw0Yh3xa6>Mg$jyHQ=(Z4vgyK@7<_;pnw8}5mA^?-dY@d_4#xr>7r4~1;{t&? zWGOhQxHfVCkpu^qJy3~cSqOFziU`SWU`!d2DrH}u&-B^aeQ_m5L8gMP{$A6`UDT5_ zS~_-4V)zd40gA#t6DFH$==e~cz8pQ|*z$(J293bnXk#O$ zhP@!HArImSxRtddWw7N>kIbVJNQVI|iVNI&+7WAmp#K4aody$6L!+=O>9bl*i;u#~ zbNENmv`pnU5;e{^d&{jY3cu_n?OW^_l?)r)b!as?^)xkK0UO1_1kko9^iB9}Y~3&T zNfKxaoL-A%}ZOwiS5%#-2P=_`zSe-VPD&@|mNvBO%sUczU?;Lfq@l(5-MI?J3Cnb;&^<|5xRa1?5z8jva;od z#Wq}CG`r1CSTOXad_Hwflar?P7yJWZ?65dP7NCvd4@;FLdP!4iGUY{5uM()~Y}8nV zTAhH;iKBdoiijY47A7^;KoFqhh=`81^W#`_Cx7@-)Av&KxFvbc;HlN4<)thMr`uOQ zvc+9A3h3bt5(#nJMZ92%h!VbVm~mK~hstxIErn{aptP^fCdF_|&hO(|m7AbDmFKEPdvc}p-)pz!=~ldf zzjt1Cilwhn5PG0)c65dws3Deyk4VP%Gi|`u6ir3zc0!`ub=|j_2rnNKCg>zTR{H3K zyTZM6$O)oNa3L?EjzDV-FNh;>S5i|`^YN*J33g++uDwtvVXUW>y&!(0H`%lMwjz^b z*xK`){jTif1n3*E^?6FgF`#upH6)24*0b#8N0%5iZXUbg3lVfmtKIgc zHcaj6t&4B;URpqsgfSI-EhvFINlC~;wJS49dzdpjYn?*g>HMU^$)4RQc9(6X2~U%D zb~juSpd(sDub2)mXUyc+B+nZf(qD__H}RQeKg2D=mK>_S?|+`g8X2*y?&j_|rNIKV z#+fr`G9<2Y@(BM^HsTldk&K^;(5E8ksBo~H4Gy9rJVR_cIV(D^f`afxN93b2;`7ED zHSzPleOvV4ZP@xlw3bgDdDWVau|sO+#j0d=(GUIY3{ghpm2Kaf4qLjF7oDFz!lo3> z<9s(*X+)y+MZfAjTKx^}Qbm1{X8td6x2yk(B+%KTpg{xN)!7MO!~2l7L!EL4*j4Xo zmN*TYtCH!Uv)uT?ThJPEM2tgO`Wh?`kuiZ=Dwp#T7I-3obIgKXj>gDynH?dXq zm-aI)hRvNui|XgTm;NP1;TjCyj9H#fT&d&)q{O~FuNxG?CY=9ZjPdu@x9*|u_ zLj$Dda0tP5g6KY&ISAc(mBk$r8d|8&+cT3q6k#q!NMr-|2<5rK3Aw$9_;z&s0uZK4 zc5?&D2V4s}j3U$fvY*WujoAE4!@}zM7VMp9iE%rKw~MfU)!xY$_%tRV0eunn6XAjf zcLCg;ZOaPPaX$C@fjKBa5KR&HcV-W7(753=;DCz zPjY3IDpCikyt4eg?E`hHp9>U0V1BlK3*5zgwQZ`=;=!`ob(pmIiw;VzP-Sh z7x;*Mzlw?!el3U~#e_KH5J8TC1VxtUNj_A;g&K;Yjp-G=9aN#Wm5CmrG&>}8H<;De zTXV!y)&4?n_e~ZrVT1b>&H?HW0AXbllT?_C-;54AF7`k~jz6#G+5fuspE`!Vu}PIo z0!Gts>_wIWmZDH~0D>OnYRaLqElE8IG;*MRwA*_(4qHz9!ED-N&l)VxtS z`?QX$WIFyk?1#}?Vcf&Hy?_Ql#%Bdfh>!xKA4pDpUT7H5)9gb{ds0)Q$nvJ2wG^a& zxWxewpp5{dwIr%U9@5&s@9i#iZ`5vl4y;5?VLkgoT#M-Qm*!5Si$*+mgP#SD5gw`R z%DFN(Hz(shYXt3tpPx+YZV1hZf5u-XipG7UV7qc|D zf;_GC8kdjFP};OSe_pO{?i4gM(>uHU-)nK|{#N2^u|H8fU2#tY2Vi~}|6tk)!xet( z7Lm^fy?_dhzS*SMwmNR5;gRDEtG@!-JS2@*OAufFhf2Rva+{6Hyjka)(Trab6RR3wb`M6=5uxOyB1;2%p3 z^IF2j3w@T6n$|Vug42|@>FRCkt%ykuJ#b|=FnA1oB&gf{w6up$dOv#ju*+JwyDiRN z(`~BN?piqw+GdiQ8&`6?V&B<6c@NnEmdPan&4SwUhbj-c!@tyq+}@S6HK)BQYm=ff z{Z~DDY1cf-=A|7hbe{ctIB7-1mTfZV%pNWCF`j_vtY`2U*t0VbcKy-Oqvba0*iVPG z54jP4wG@ruAjP6(>~?jR>I|b>EE1Uq4;=zvntJCB^k`IQI1CJkY8C7z0quZ9#_V*A zx;pjBtQH|Vxw+X%6E6`_I-#KfUwiAqneZ1}!t^Jq)dVcc5@=A+!AapS!$&}l**$M^ z(!kKVuO?2#bAqn*Yd8Pkx1ZC~)8K)yd~*cyZLGuM9>BzpQyS3uvbD#y%s|Ed!mF~E z###f^q5Ok-w5osBm9NAm z>38~^n>8Y|V`mO67|0^*^bvqxp^Jv%4-Fl*mn9Vo`v|kSx&_?NW0ZdCoCT`GQD#+^ zQY5P{W6^X2I2ZBhKuZSd=N`At<1yw#%6>6JHf#)=GzUQ^4-R^Q%1B@0gl&;p#qPgP zr%9EZSZXcUw?(+r8Hc>CQskiB37#7pHh=RZfHobbJPrPRr2abiQ>dqge3CDy?QBl7N?uz=xA3+4l1w-T8PZ11OZW(TznCGM0rDk$R`NyX3OB4P?z$g zNoLY8vPCEjl@Zx{WN%5NkYtZC5-Qo05m_Z$Ws{OsA&JU}D3tZi&iFsB&N-hOzx)4t z-|NQb({bwbeqYz?dd|oA->K1@F5SekfkSKBku~aUz=Q2d3@nk~WjFJnmvRSy6ne23 zR^mhu`)J^quvtb|K1%0uwkSa+Znx<{{)lx0x=qEDkzm0#X1}7Es)n z9DPYqZgXd*@-R^$5g2?AyUF44)6ppGaPEHeH$sYYU_R?Tq39k{Wb z)eF+zZ3zdz0gS;8TR372h!+>c^v3`~EG( z$Y}{8s0@(Uc4VV`p~8n)L4VohvobO=s;boT>G%L7GI<3B)XX}?i`+v2 zt$P}_^kPUA_~H~fvpfgvX&ei%%6kR+(XCt9_W?-g0l+=5-<%=|APXD?PVDlC>qrm7 zod~jF>6#q-&lxU*jy6nNQsvcKN}m1RqS9h?p1bJwU!`XdL6C)U-f%LoiUK#a6n2h4 zOF;wK)m7`X8bCv86HyoB4TgMb)?*6Q2t+!TU>DJ8L`4ye@YV4TSbY=nU=k9hO!Ci) zxqk;7bVwNbv98Sf*R&7siN^N7x_q)Sb)45jeNI%-ofb&lB!lSB4?F?(YyeiH0tQF~ z$)~B^3bk&@$xbc)SO#zPH2Ni7XLa! z+;!B$WI$V6=J;p9{rjOBMkFs2lS@bUj4Y*>a9of0)H1qPfaPv7g{q6lF7w?whsr?D z#||8Ui734h_t6fhC@Ep&E2PX!WfQdIIM=)N^|A~W!%?7(u6$?V+;QWHTGcH4MKB0ac)0KCBaGn@a`N-h0yZ`_ zW@l!eLr0DMAueui)Vo+>;OBVMaOp!WsY;@16x7OS6>Vc0I7oYXFkdU3R4BQW=bGhK zS&d2&gbiHSc;dp*#*_y$71Z4bh*(*amxFKRbbTEJJCMNFMvqvy2{nN!PpNWjdnH2G?dqsDZ|NZiR^(URTzF^vA zo^0i>d<@?nQ3c})8d_Scq;K81^RBI}AV1$td~Ze-rLdm7brXZ>JU?$iJ1>d9=#=#1 z4A3nz_O=vVdj18`5N{?lG7x$Y>o6#1U|_(p$L<-0393%(vuB}mf#LECOOEr*GJN%= z2L?Sl8vneol8hIgm^* zZTIgtr)%K|+jPy6Zg{WZo2r+_@e3gn%>k`SC#>lGL7~N?Bak;RZvlS-+_m1%pH}r;cPk-sr%9SyM%S}V5f1BFeVe&M1nN~Iey}L{Tfvwv06fEN9Bxv zz$ys80MeHrw0S{426?^zZgQm0aoLaT=7Uju7t?L5Vt)4{kO7Q_3wyT1hcR++#f5PO zs5W*Gl_Qo>NRPd}Z=%!=?ts^MX#THXZ)6*Wxovly{ieKno>%DoeWl-=G%!&HaSnJS z6jJyicoR_BAAoB>ZkJB#C+(HF2aDPRiaXP8LW=6|b?p?J8#r#>VE!4I>yhaD`?%!Gvm^MNeR4h!W9_m4Dj zvtgS!qMPM53*LW=Z~GCuR=_wwlj-eMBWLcwhzXqyj>!!nWjY@Ag~nNd&-)J+&|iEc z!Dd)UU}5aauU^6!Mwn&6hQZ2LgG44oO}bY;}E|3$m6LBz)41qah6 zp-`H}k{j}O_LJ6toF?!}IXQMX1|YOcdQ4m5BvT1;GtA_(zgOq~6U&{*#Qw0c^_Y-$ z#ilUH;S#OLv}U`*H-dw~kbeIdI)5~qPb1pv=R#iZ0j1o-jwW)pM}D!?AFakC{_<*L z9$~w2m$&P0GPf@>v{RN@CUAg9@8f-HisspMdN<8?J1&8+bLB%1$v<89Dc8^Ci3NRI ztdhCJx+65FYaC|+f%uVbb_$qaSnuA7h{zV;P=-3N^+kEo5~%HeF0#K) zVjOatgw`zP?*-Ew`W?eTiQ?Km-rqx#A@%rTLR|IrhV=p{ zv8|ceiyLp;JONz_{1rxif_T7=LMk2T(Tp;>_5FzK?S%eH!H1 zCiNgO*x^ICB}Qu`+Dz}c&)jZyo6DhX0gB|0gL zm607lr4HhbvgFS^!6S2isfnj`<)DDd`>>G6$csG5H|@{+@OmuS6?TXHX`(g~eel&- zQtNBF(4#L5X17YYo0Uky2gdncm>O#s6uZ613^+KpA5Dp*q%Ud}0(1jBIc_spLnvLt zJ2P(N$d2bhnQT2a>1IeI6^HYGH52(?{dJ;b%7EjTW>0hpPqlU$zhvGZ*L#Xu` zFdEyl=YCAgVJx?>r~(QRI8%Cb*N_V&-)GOVq-(pMB{zhf=YL0rkrlt(6v#ns7?s6C z&KwvY7xZmp^LJ4O)5{m!Dw7ZJ@>fKeL*5EAZ=#RIDh{$SU{<1%LS$tkoE<3-o0WrRKgTtvi*3zNY$9CJqHpa zARqvtl?bvQKceaMyDqC=BIm;SG~Alj{#evirX8HuJF^WJg1%7*xjnGS`LuMX`Bvyj zjqb9=2FDv9)iw&f0pZ+v{`v1P^l z2Du=Hq198Oe#Wz9@qnov9-_Qxop*x*BESp{lV9*EA z91Lgl_1*AaLwSTY0Bs_E7~W9tpyqSJP5CF&BgH%1GFeX!O5U_yP0CMDbU)v?=Rwdn zNsCgCbmyv|M*RaB>S{7)(f*(2W zCX_gsar}9sAJx>XVRnb%DazOr=nhdFgMN)t7B+ji(Zei*i?1d$gwJ4VUKnKLW6+$_ zV3Ig|f!?3#itP-I_65%xvuwc-Cc(kms$rL!2hXy3<}&@HG8q8L0{I!y1!)JECX_2a zA9A#DVgQ&SXphv?jPf1UMTHtV+*zGt87Z9{N^*jJ<2*lh*w9e_mjF4wVw!}2Q+$m_ z+ob1RRgYXcH1MugkOE4yPVR@)P{zBv@7@DA05yBqt(cms-FO0eE5y@Lp+LL(eN_$| zH(GTvzD&3kI}{a)`@I^rj_ZBNGga>F6UKkx=GANLWXkWoKG!N1sl8`cS!@tF)Fg54 z;;3PIE^;)+1{md`#3f25l-}S-c9ZzKcQ6(z31!?RN>1F@16y6|S zPKc_BQW}w|ic3xHun6S%eIhbLb~{IZ`>R~li_s7jB%sZoC+6`bYGwCb)o=1|SjL=(fM|v}Y0R0rI$f`7-YQ=0Irpz88JJ6xA5E zS;o2fLX>A@Td^El6t&@tm7I|O=h&wSSqju=-()Du+?eRt5U=}c?3XGL&CI)y$c5)}a2 zR|AJO+4u4*-M!6r^_D_}nb?X^r$C|o4l^n7`Fphcg8uso;%Rt^@i>aFb$PF>*;uwv zm|W8O`o4}j09;@cDOlrrdwc(#zg)%Ziq{NZ0COPx1dDO}E9|m7i}`m)&V@AFsO4BQ zi*B~pTq*WlkxCaVsf<4THR!0a#6!6=>1)$ZwFCAe956EzzMhy6{grx$Igb>W=&0Y& zuj0bo6Ie?)ISi3e#Lp@`no-t|rql^gdrp#2OuJ&H%&j!P^S@WNj`r`6LPMQQ^=`S7 zN0&0)CXx+Kxwg0!dM7l$;5K7Q0QNinLQFjEC{E*kKmU?gF-&HhrfGc&UVlbRX?34E zH)Vc3Ik*@zEfI4Xj${8sZj5YjA%0_UgJ}gm8>(*Q-@HgM+yVyo*{QiQV$5Iu(uy|)wv z#0ph)ulbohh!u8c=>y*UX!z-{2_NL2>+kC(PC+50EOj-jgHrf4^(1D2fa4 zt-13+N5L#xKUD5^`fuwW@6^td$D1T;zH2zt*ve{1{@*RE6Nt#F1@BY*cw|O=`c420 z&6}>A>5x)e)-JaU!SMjI*tX=aJZd@KbYdbPh=Fs>0fs_!^tuI@w9D@_x@2W(4bP8Qn9>DT*ZsE&<_Av1g_>sY zXulI!Zhfw?o4M=JdviwV`Lura%U3Zxey0{2#AkDZlJY;r| zPvH+U%3ZuLvW4`v$g8KS>Fh#pc{;cKH+#(!=dLqO8JfF2i{O5LH$r%r;z{%v>Axe| zzY(K0jvmp>=D=&h-BCf`cZp8-f7k#0OWcb8y9xhy6aIN4{_iCG z|9KJ)ulD^Dhzf|b>fjKL3ggZlX8EGp%8fCP^75V<3eBECeuCMl|DTQIvM3WB90dOy z+qdt9-QoGO{-+{9iiX7Syh#5oj@cJxY_m6!{{K|cW^aXH5Eu|w#P|AGsi?H%Xg^%Z z#o%rf-5ZI7!UeV=FKbT#34rMdcQB@jDA|7vfG+d);?dtHv53Q5DT|XCSfWG@Dc7aX=m9H44clVB{W_MC#thJ{-dGaegT-cgiUq^>f zzCE+QOZhhw(+Oxnp>6qJQx33m;0r?3hLu&FU46eE2iJkgTKKQluBWV?1nWIqxPp># z_bCXOfanD7G8X&jk^xi!(i#^r?}AC9VlawV>Yc(i>u9mQ0*?;q0ZP;O>+4Oa{L3SM z&Y+^jau3$5_yzn!(BfcKbx2GMf4rxAnSPQ~C(U6=5drN}Lf$=!Ky3Jc0jrU-JD4yih7@|kTC$X{*Xh$6YhQxFz0iJ|cBy0U1`ZB1 zQ+R@H3rzr3$H&EycnEK!vk{UXpG%%B7cXy|hLWT;?VV~X5HqSh_hPApg$_ji3ywPW zLh`;!S`^$=5G&%%+!6-{uJUQ75VjxjC}DxpSv0sG1W<(qsaJ@y9xGc+PsnxrZ$ciH zuyzGORNtkMl@JJEtyi99detd1wY#zpCa9kY`!6u7s(4gn<>ZJ5yFQyO{WcY(@3Biw z!7m3Bj$Sebv_dcuHv#U;+?7_cRH?ilV6sP$JN?%@{rqaWF6j00iHThScLkzvESMK* zN|r;*6(H-K^HYT6EXb07&TJgzA~;sC2&x%|25qdr(mXu|+k^xkK1Bssz74F~HlGF? z3k2RmFl_2nM9W$O%>(G_zaDh#755y3z$jRTFD$2@K0}2~C`~$EaB>=egADlaK6$!y zL11T{HW$A-en$E+`G!qUMqM0)n1~TrKp-wnSsjaRW-1jT8~|Xj{qElB|94kw;lqHfA4T}>r0t| z4h#3a(aohkOC-dCFUiI&ZkV*-0=KRUdK-uFvh*LjT`56HsWikUK^*RFEF1y=tKsDP zeR$^k$Bj1iBuR0r6aRq&vHlORyQA5CxGCZ@3Ql$0iYRz&9Wc>{ggNFQ1ASzCqUfVn zzg&kP=Pcf1FOc6?z4J$wz{L`-7)^&ad`@nzAcyZpa~)7X2G-Z&MU0+Z+|_wV1NVoc z)&YA=LI%1POtJnP0|`8K;%&j7?*I7lyZcWp+P|-35tl0MFU4DW%+=jp#N^p8eD_i9 z>Y*hl+!6-|;8d@2f4uQ{ts3JA2Qa>wh=X-vm=LE(`>#RDWzeX4=+ToWRp0KM1TnJ$ z6NLW5#64i5D+~x5a*|qcitXp}jGDI3CBO~)M3SU@E7#FAw~GF1g@Vr2rUW7>s=cd zrfy|Z0j@E)}8^)XsJV3yyFvIW}0KYkO?0dC<4xwPt|dh5pP8uIhkM% zfBzU%)kYNcQl>^QZ3Y#q=Hnx~{u}7?DM@fvCzyWo0`40&Knw2csoGNLC%QH4Fd#H0 z%qI)}GJLAu+#vP?Fur>oQMqqA5O3m%W5?n}mVR2S?+-OP*_;v(FrROa*iAugtx?1i1M<9-6 zbNO=7P!`5ULWYHwfN@|Sh|vxPJJ=Xu?V0LB3Qhm?7!WTQMS0`>_Z_bT^_<7)AVZ;O z+S&{#)T#lOc3}ZRShd*8zP0_0`7p3Ui^N-iv>GMJy1fxVcyJ9bI5G2A4TTAUm068Z zWAWK_2sY=LR~zSc&67;)sAPaWf-pp0jyYaKGcdeC*&z0H<^>|c!cveeLlDT#S@(nE z2-ZbO(*8B^6GOtZ%jA@XGCY6jekR4kaD^;j^=@OZtDgR+w=q z-eS3o1PR=I6%>yDDzJOVf-;J8UPd@vy(3?I1@ByuW)~0WUljN}j~)}?x0||GRVC5z zX6V9Gud(-;_#P)~PxTPc5s>i^#BeabgCtI9tc>K|_Q%tP{uZPOZY}ghZ}Wh#L?~~9 zmb*tnJ9b03d00g$wP0!zf57DRkI$GzFajAMYE_TSMEH3}NG&TJx(~W7A^cEfqz6UY ze&j@2sYMP!LN*?jMm+C?oQp~L>!5CBhCf0py&}qPbpo$AKxk%AMH1A1;sJ4;VU2Y~ zc3)QzuKIpL>+LB(6`Q&XY!IB&dDx7ej?rgr-dh4Kwsh=c+~3!`EGw{PCe7C#2i9)>bs zQ4RS0Dr)4`zW9o;w}pyfE2Bo>wL)xc!K4coNj&D1QaP8VaWDJ9gK7t+Jm@VP#M_q= zB436D?fOiFKjBc|ztn0m{4RKXZK0Opf0MAn~QkhjV)t;Az1}&yCGaIZU zvo8_y^*lV-H$g&lp~hG~dlVe?ssgeNbS>C7zMV1n zUUpxclCb;4`9uQm{PV*YIONax;K!Z%C6=$b;o?+BjKCl34ZiQ~_pzp^7lrEuh-1LRRA(pa|(*RyKQxgiz?&CYY z-Pq%JH`m^_WC_n@Hp?tlZr_-pi%qg%Y}_AjyQ+wHmizLtW_2 zmHQ?T5Po4f`tUnYBgEqrbo4?9z(X}pE&eeL?|I^f*d<0eE#oB`$=}lM4Z{!^qqN1V zp^$iKFcbYeg3ev&z&Nr2pwjasXJ<|litw2D zc-5^4&TC6;{$5vd%_>~&A>NhY3}P&a#gGkoAQd^S2WZKr-`laNhElqhQQ*p&?iUDQP%KSv*zh$&aqaB^KECX!d)~x3>tjFG>--W0XGd#G*9D>s zabN0&d`AVS(&qZxhpSL+F$9kkw+jC*TqpXEB=_4x0z@Uz-wkC=SP<;?EMIWsRc6AEdd#CN>O+`89Yic&LDOq*r-L9rJ~4bW2n}NVZc^-r z)rS$bRoE3gr$s1YjvM&=c^Qdr4Qi%XUqj0k_?vfFtfJ1uD_p%zP#iYw1j>4<-wbSb zG`xR%-tW%hXkKxlVo{7>BmAzg%$P6R_N?o|$WElHw^6KUjd4d@-@#V7|iyobyWBmx=k};zMiBe)~5D zFPvrBx^a|eWMqWY`e!uF9%6 z*9ls<()O6#0|{DF;Bj98Yz{PqPjB$m&akDAkS+bluKK~oa>%9$t=u9Dppz{}96ox8 z8C~bR7NH=K=KKXP8z9CH2nk6bcH%3aJC~`FsRGk&)V9dYL>q#mWqx#!5&4#sQ-KDc zHCu&OBWV#;I#i-L;{u;ssnnU(C~7>Y^syr+%VlRl9noPI^D4 z5delCRi3|X*C%K36*Sb<=dx5KaBqp`2Wt2{s{MdV9THnY_8?G;WkX>^`CPlwhyt8Y zxP`t9+9u&o(4gOM{4G!l4aet> zaw^1v!&M2WTl6yrQP~lFWR$8fm95(k&_s6#>Jtv$ByR=SaAaEa;bTIL#NqI61gRDL z*1kVWvA2|gK6P}=S9o|?d@s?3Lj0c4g38CaHx2nv3IkQ3@FAo_?59LWl}sJzQEw%QQ7nR{yA<{^E9 zubnSc!dW3te<4Am$BD_GqZ-y$K!WeC)5p_B?aD=!j02?v8sDh&=QT7mBq{00_|ds# zoUFxJ$#O-^k#H=91gcQZdPz)kdu-kMj_BSrq_j}%*L(!>b(ne2QfB~X6q%-qN|cDm zO{zIIH(f^uhm#n3X=_Jn4jhMO1AdXwZlFGldMEY`L0xCuM3yVUcH3ha?z$ZvglJqf z;y3B)0)is6&XIuE;kBcdd}0nkWB!}jFLu&`0VHx$U%uOeMh7ar6RT@wtqV<|F7dQR zbh16P7#)@KjR0Pc)vP3&;5zq^e_GVKP~83dU%rW{`1(pt{o?R>Y60R74%Q{e6+sUm zTBJuP4WJ!3a8yA0u`e%wd^=p7(ZRx_vmB45$h7rtC*%roaVK69xt5gzhb0s?U4rrCRhx zj?cS4el*8i42QBxt~x3j>~>6_-e9U!^WH6Dw)+;`4T$GI`8vD2987!*bLbBH=z@H$ zt0{Q|ps83v1FuvvIl3U6SH2VvYY;!eYWFPA&&|zAO|T~&tA|b`;nhKh8!#lNkJxI@%or7oHN)&42B8>c}8fzm|oCf0v$tK>ozU9mGaBiF;}+ z^QYC?RzcJbl790(2NA56cJpI-Py883e@mvWtVrO&qI3(izH`fuPuwYpD4j44MKS)n zCKT8$Nd9)c=m_^d-Q*Y5G)3=1Q$OYkwHh#Y{@|4W5nFOiWpI1L#bUILR33#$PmrJa zLv)@PR6+P`1|{Fgt54=+&ca6~ieXB3DQQ$w=7mo;s!bdZ$cvxD=m*Ya4+|!#WawaP zIvm_jX^5=Kz|+)MXek@`5^A3UA`<8^d>(THSzZvd_8kQwy!}h;TB@7O3mFp+iswr zNM0q1?3T{G7eALOAN1!ty;gEV;o-~})fh_4S-U)a!(M?vmDY$w{9PQSz2I04WjUA}B7O7%&T!QH{hNGOgNjRIJV!3j#Zsyjkq zLug}Q%Z7LTVyfT7nOi~$$FF2ruuhRddZbkJw(eb2bmjI9-ef=J{Qr*B7L*t!7)eT} zjx%`2sANL>_H~d~j)c||!y;L>(p>#qjJby$^v)+=jeEsg0)Z3rtM6!5|JZ%#er^VD zGbjM$o0h+i;Kh_`uu)q|+r&gr^IE1|6tTNNEdk0ALI_y|)}{Ih9Nu=r>BCX@p8( zX66WV11J58GALga)GUX!wf1vGUHlZl0l`D)&|1ROYja@QvuAFI^|kA3l|F{(%Lx@b zA{<`XobQ)3L$nTiFX0s`%7Doj+vSCuPyof74fBD!2?;qmkFbRS6&n{O^FwQh9|#wO zToRwak2cxM<4de^+S|TzU8U=%BofY+Ie;M`TTI|n;q6jbs5KcjrT)r}j`EXc6rhcs zOw)jvN@LcIm+@sE4}5pgA>kr)Rj<4|ejakv{StD}J!q9i)p7U!E}1%I6%~?R%fhYR z>o^D1OP2%0(^3Nhmh#6WiS-R?7@pvCelNyy-d)oue85`}oD8L!_(`>j`gn)rNn(rv z0=sYCB`jB9^tjnV2dF<|wCPzjCFd*J6BOIq(&R1D+_sl92W; z7KI`Xpoo#coetan1!=aoQ6*sHszQLBz!HPp>%)KnK9E&U@bPg*wHc`@Wc!RERU&J;CNn!?K>_lk+vG4I22l7dhxr=P?$mv~_hO0MLGzOq& zWor6MIL7SYFAK+RX-If-*J^;xJm9~+3L8k>C;BrB2Wu&w07iv9$t2=wTny+x*kJ16 z+0J7{!cm(D6(a*Zz4DS_B74p7#b8+BzxvaHf%W>;Z-liZm~?RS7#`a}lo5ED8@pr3 z0ythZHcBsk4J55R0$?3a;3pxf_A~E!ORA_J2Asqwj?Z5=q6!UCn9f%u-8FP8`=w&D zGBYLdeq*543?)f@GqVGqDj*Gw;bdFMtsI2$H+Z_)qqDovQ=*fYMbd21JxX*>cm$Aj zin31LcjOyUX`G8UQ_y+RY_t6RzEeNGuzhD1NS%I~4XK;Jb|Y#`EHWBej{LRHEV6tN zK$s?CpBR7f$o;oy+CZI}d)g-RK%}1%{cu3NT&j3)GX!{uVQ{QJABc_%-g_WCg1|Nw!K<7|K4W zKj^g8>`w8P0%Xfnfh2=M_!l%y`V?r01=zh2)`rKtk0<}%!lFl8ac zI8!#dI>#@#v@s3|v$q6I&bhu9^Ca1L4nmi(w{Hwx84t0VAjNoq(y6JWbl0>OYd|;m z?D%yiKmfiuC~$LPCIl65w&Gc^)K(!CnRwDYe}(!yx?{Zbk33>t4Xc4$>W{OY!kUNX z(55HlZ&MQP-CIWGqjXVS0_a&E{18o!M6fy`iW-w`O~M! z(k7FB8G1g?sC^s%ptfJGq?Y{VERJ7gmCbiz2aHsD8>^dUC(i!iGegHO|C1DHaFhK| zpbd}U-z6V&GLHyR-7JAH3|%I+`Np8F*Av>YXSIS5xo?mrevK1}`*^D7YM zAH?NQCo4XzDVvCkjcxuNNfqEsXx1A#YBDw8!@`jj3&56mv1vxn6YvS@!6YX)zv6Kt z#j6p-1$&}OtzCTND7gW`viKcy`NXEN){Y`!?m8K>?d^E zFFW14EYf6o&OFT0#@JIPPJbxQQ zy5{VwK6?ARAPhS>_+9Z;LxVv7bMie4YX~4MT=SS>;T`sL@|#uF(9qv@*ul=uu-fY> za0_UZy+8bs*Y?4lW!SxPXvn%jbC53avJ4$ckaHsOSwyc|HH}a)pY$UR#lbdupsoZiA1HG7gwTXYb1rc&*G_`1{ z=J&D^S=w7GY=_8LyML+VzD0=F<|X8Mz|hCHsOGwL%@4$cFiyzm5c+L4_n(p^o+_jxqVo&!l841eKi2GQI(LSI2i!L;3A4kH zV_b7MyritM6Q`hD;@6}GC_#C7dT)l|leW+O&GJrZ59p$MmA?*3zlOPWR#{1}G|(u3 z#Ekf6^Q7n+6HL5Yl;Jc`Au(DnWgY7TAkbtyrut$1gN1@@l3$ z5pNBv_#*tW zBl;=Bo)4qo{?cmRN35JJTsg&q-tiHV<6vVAI{pN#1NG2tG_t;E+tyJ*n4`%g4h5)y z_`h;%Zjl+(H;7jHml@eE{ke&u#Qqy*sn8z9PSDw+G$-M8g8{e=2k~O9It;mSwkRl}xa+JfWkdVb?9ly0{2|tM#0F}le92dKhNcqfqyIxQBWHwy zuj?1WpNN|Wl=?kC_s-xT^w}NuDlZvmVl~9LJ*psrY0n<-k4ESFkl)*IAGsnVP@2UP zMj*-GD;>IpSJZa+1o-2nLZ6w6J;?|%%ZMu8TqMZks3^`)SJu~7qm-aoHQ{*Ky1`@) zpq}CRHOwHI{gZ!x-z9%%VIc!=Ekrg$tut8^U}!nA{YtXN0$>n}AD-h8u3-@!>vIS8 z4t;;#!~?_>8}DsvYYV2Ul16rA<(Jl%-ZrRTNERBzrg?Q}*fWT--KA|QMnIS8p*BIi-ACU*ZF?3X~|_L-O`wv*-diGi9VS#v*V==nnLzvdZB z3sE-Uem|-5LHSP%y)8CnQK{%AVwBr>CgrB4jErCR;tL>&hgPKOakCSsJPA6o$if0`gJ85GQv>k?P=Q5S$l|>%M=st`@ESFb6Gna@g-1Hoo7ISn z##j2>+_**G|B(HA?s8hAneP4NMqb!0Ob!Q@m5FB45gzI6?A`^YU=$18oNoZu0Cv%lK$9aAmhdMTex-LR>RPZ+m~C{c## z%Rr{-=e{?yXK9Lm?SQ!(rxXRnlG!&wP@9aaJc@>lEm4vXe%#eDXSm5f5~|jo;;(`Z zt)yu2l5GQF>*Pt3V(VLk=fDh7z@&Dz7BLMH=7Yx1l6EX-+O*vV#ph;A9Ntks%B13=RFz0miUd(Eq}0)w9dfV-Jr747u;I=#B)g zl?86l8_u#X2i#re-luS9Z#k@5RCe-4H(QEUA)T6k=U0YvBJwGdfr#1D3$ZI>Ngt)7 zzW&s)kb%tsv56pi)Y8XTJ3tIxV2=rGY!ocKrhyn}stu)}Tlx{J`FiW?&_yPuVfWjb zP$c^iXX2=B+5ur&$A+*S<{HrwHEpep+tm0Y{22)ub!Z~euuCQJw%V4kO8Jz5)=rqo zB%X#yeg%Mqh~MoIcT2JE3uR$FMW!lSE3td7T>r0DaU)@ZjymmDo zD+}PUeuRXgp*UbslO!@WISG-8AB^k(xT&UW-sDdqWMSYIU#Yy~h<8J31FSHCrqp~3 z_2tFivYwvh$6Rj2Csyqu{Yee+38~?<@Z&)$>}F#K(?8!Z_iV&t$+GcbLhC6P1M0|K z?$2#>9*q9_B_tp~AX!j$!hQfTG{a*xWH&04yV9Qk+->TdUQmK+#!YI&eRImPz{Xs! z6*zqOFbIFCYGsI8$;{K{JaaMQDke^G6}cdUz|a6B_CD>Ce{S?TBZ z-QC$=MB|c-c;4NM;0(2gEAd?kFP^7xh)2MBNYM)ahmH-*A4oJ=aX*ezT3&wB+UkI` zS}cI1*r4Zuh{T>xSKzMvRU`RC+PBxR);uRThTXwn%egeI9+=#0t_{#%5FDqBZ|*?^ z#4tXl*th<941dLh3u&!?tE_>rQ)d>uxGqPsma<|z4(>^57jeGD52|7HV#1*$g{IO zZ)X@3+t+sg*~%_ul9L;79RUZm8Pqb<R7gH(z=K13F6x1aJFp zQkPlCSZAGQ59zR--EIw{ZyFkcWpsPHy7V&1ggm=XxMAMnz&AUz6z+9YMjs#%7eC4>Gjz$-6OZntsa-tW7OH9ddCRF zr=D>26#?a#*52Nv=|N^Qu3OW6LV+(Reud0?$O|!xm{r6$Z)-&-$ue92AbeVV6}+RSM1aE3K@b77Cu?ngPFZ-ev3vrI2}_Ag)EMz@{Da;4`%TAJ0_vw`80x)R^FksGqy82kD28}G@N z)eS?NBmX5|d>xl3VI5hmk#q!?i`A%W#^UuWkPtOkT^u1(X&UsnGhYAmx& ztIDAX=|{Cf)fAG>vAQJ0Wwbrn1vzLYvCw+jFgEWQ2LR?070 z<0$`VOT9d`JuS{)>pKU}wZIL`3s};%-!orcM{Qs?de2$jYH#W1H4IcS8o;BxVU?i7 zEz8I8pxEf>K@)@E6ZIZ+sZ_!B5R~{D_gib2A64R4aziGAvpi4I$AcaBc7I9bJD+5< zfk#l#0cIYfoA#cuv$M--IBcjAQd9FX!QAY&n*g&E$6k(GH;z-b{X&SqxIogbonySx z;ZreB0~-%yDrlbAdt(8CL1)?+xQ-aEeRyyEP+PIAct?q~Zu;eC0sQ?(xTSoT4+9SG z>FWc4eGLXeo3BK}VUNy$y~B)uvqnx#*oni)O?zo9eODGEC*3HWzO=Nc@N6#JZQhxa zm9_a&1)Z?Go`~L-LdtAL2twGln?nMzo}y56o1n087DHWtaSF542hz%x)0E{u#>PTb zJ?F+_OPdr1ew0;I=p=fyy?F5g)9iTu3CC5^h-&X)tah>h1kOsi#N2LH93=cykOB#) zy}@qBqxJT@gKT$|C>*^gUERmMUqi->eB;Kkqa9E3@=(u|A$wz^D{2yC-bXKG8Y!|O zMC)~x>?57V_S;8CG03LM{(!pBUoR?e^A9{8jCB<|@na;y?DS@S?I4P$oCWN=&kNoh zGULKNpWx06%NGDvL5!0x+WPjAL5nE6Qb;68OThN>Z7+~#(yq7zi`Kz^> zHk~jdpr+Y&(9mJJxC-N1d^e|!8ZW!n?Z)0xEWS~d%W#4tAB`Bgcqs2uSP-in_s+rSv8?ST}K z&~PNj`RdgMb)*tQcuO>7j&M^tnVcIbCp&ig&D*z^U+zqJdg{#TP#*TdEuWbNm2B!u zHa?X&yMnt#OK#ZP2``10jL1YZbWaGTYgkzC&?4UxArYSn`#L588KJ2zJJ*ZN2BGAO)6LlAcK z5_VfaHlUu;(i_gRYI^r>I~A48pEuSlptdXc28(BM{F={I+K`KvEob0}I98k{KYl!o>HyhO39+ijfA3aR`$I+A(kxmqJJi%( z(UfLAO(=qk0On`E4xdI1pN_oPa zps(879XV|DyBu@=pB;mr{m;}<#nvUaBR5MUxCsjW#1se|H(X0gOX#iN{zm-q@=U6^QC(0sbehy*QtAy>E3xz zJeAn!ll#wozV@*=itmJdx1E4-_^v%HEUv$L=oj?&A3t86k+G?JBn{5aL6=<}>F<=P+7 zn1OuDN^cZZQ&i*wPks4TEGFHf8>t4lR9<$LUpa5OL6w`K+Vgi71~jG50!@xmfA|Ss zJg6Ji@qoB+$iqcdQ&W*~8;0uEu0({h|0SotGIwoBvIKtVNd zRS0XtZ9C=an6_I!QWd1o8%7|IxN zgeUNA2c@o{=fPmBz0V8|HTRUBJ4l=ei7d7?w(C*na!sY@kkkaOL!Z9idQVAqk3509De6c%oH`fX^XP9IR(IoR5T@NlT-15uXCg>C!} z@1oJk?Qb(62$+96=g#>gQAc7BV*E4j!A3GszbacBvcbv)B=7g1n_%5IOry7fL^nSN zK!$MN1SZ~e&+4h1&To6UdHY^|rmY>b_&p5FDz|%ydhER4wwD!d6Ds0eg4EF5?>H42 zKqhq6p5pS=Zc7$7eDz@JoeUqT5i23vd`7}c&&X&A733$T*AJ(^2C012;2+#59q2NJ zS2Bo;`LYN_bEq7r>vrDyg`3+B|H{%vQfPmLE~E3a637iD*F#E)V;2t}Z1=fwy^1d~ z1;@|^cs`_0i^~oUc`C6kvmso>InxRh4jml^W1h~uu@0UfjJG?yg5Sp8c;xWq*@4fj zpp_0{5nlRC7jg>B%x*yZ00fIHjMhd}R1^-I{fOy$=C($%i>3a{v-TB7yv)tnKFf)T ziarpJB6@|=xLCrmp~6rHjupb53pmhXdu*N?iw zC5wuW{4O8Bf{zj}Fi}=sLegh2f6ooC)|C7A!&O~fT%x*H)4+s4c@X4pT<&sCU!OUz zI(m^b5+0zv;~lW4fuadNM@JX2Y}1)~p6-g6UB=Wv`_#BJpsd0HlvUJenuY?iQv>UO z49wk;%oxJ_t;{HKhi4@fACqKSP%fvGCn;!h0wYh~($~kt#2$9#-Ehtx&3n7e|DM9* z_LB3OrRRr$%&c_+^g6$1f7-xQG=l9e0xnZzUwZZlvICPn`Yjh5rVCXk++=}cmkN#h;*rMR}X&p zkV`o8$rH5~{hKayY#kcTrw^6G2QPU1SayAQYO3~ZsR~?P(oS*l)UHPaCte1z0~Wx$%<+lroS(E;4rK06owHm z_QD#?pE!pmC-2NZR#j4Z(9ig|qGA~U?^B)4JHxLTr)-t#CP{1|6RJ6t-7JBaFB~jm z;Rw`MuR{(Y0kyKIeKZpYn3fBx{H%jj8-U%!9BXI80sO~*^_DZL0~w&(vPU%z*hO$` z*wkrhXn0J&N5EL47YMy}*TZ*C4FRT2^zE^l{V3_N6)lt7xN&3sBde~-Ta53jRm2B( zreWiU1=mnkPYhkC9Jhs>!Nk7ao5q;33Ef*n+4(S@W*k!&z~{oZ9_pH=3YM+!*b4xy zI=)g_Bsz?Tts!87Z`r&#YRU@{H|WYwta4zw`4h;I%q|K|r0tL3pauj6c5J7=fVraE z+<2E=h0XCx=V*Rg-EuBGKG%BVF3!JrxdY)AR!nU(`S;%PyA z9|i{4)q9^h>~s`XVnC|kF!l3-J`2-x4w=P`&F8Hi-pS3Pcc6S3oR*fx^lcI76KkuL z2b-)i>~VreL$T%n%s0I#UUMaB8-xLVzZJ!UpEio01*r1?D5-}Z3 zRsXS&?c28psUHi)e}iJvCQ#+rlGB5Uh>JdQ1*a7pB^`Ce4=VVeZ<0@f^~M}8Oh*ZS zOxZ)~3=Wi)EkjwF>8fVNGC~7K;QuUv_Wj=E=qTVL3j0;dwP$C(DVnklSt@_GruBC&+(6gmTSu8)YY-7j8{#T&xY0e&%F z8&87{fNtQ7(Z^|Wa`N_5I(~j@sO!h`tiX;3=`%Ph+PyXk@5ZKe2hS8VsS$TIrNQED zxOniJm!Qk*XxHLX9CT`_QmpC_wM_xi6&9|_hI$SBNja?B;I$f&BL*7-|gXBDU_kiq)24QSd>sCBqH;8n+mBUWQa_mgvb~wnKEQfWJoeZ z8Oo4CNtp_fG9)tm)~B9l@9+NY_x=BU?_(ePc)q3EXSlBOI?r{kwa$~^Q2+xXqtpR; za=1Yfwz)9i#XADkW0QiyQ@s1=Hl@z8^OnM%L)sP={TLrgBR+u?hK^mre_14zYwOky zw{m7$E9*0z8%`_~&@eCv9AluT_XXWOU=8L+@I0=?^y*%}4U}s_FPw<>X9{(3bww{q z>edR7RR9&K=H~bCEWW(FT?U@s?C~|1{Uwr=&z%!pTvLpOUh{bSa|AnS1iPS(;|Kg! zuH`26gT0WRNXpIa83%Cux*zD;?h%+uk5A*>^bquq9Bw zBkA{9SxQ_!wpR_|iF3CNwe010MD>qJ18B5h9y^YNql^tFoMA42E)>pPu_@*}%cpmp zv^bQYDtXh{$(y+0UQW(9b_t3N#tm2Sm{3z9BqMWy_5t*s*Phb^ z$H!-b_GPEZ(#*^ZZU|PyT0UGEjNu%6hyl;`S&tC(z(j$6C@+?4r9-wFAJKz!pGc?@ zdV(lSDy`z}%DDMu54F_~H9RKxAr7mgu#B~Q$Tbr8ls=IBoIyPw9AhNnD62=4ffV6} zfR6!&#JjtqWDRtnsXiYI3d^y>*7i*pY_|b16Cv(ru(3!4=t-fW#hAO}O%*moEF;p`+dP758@{*EzuXkoB^Do_-G5ZwzUaNO+T{l z;59WcfYcuu7||ULRM*`yb<*&xjKnF2*~jVMovS>gmX4p z9bI(oGOLQwjyK$N)`RZo>=EbUhjn4fX=qmUJ{8V5fAEgB63|g%4QgLAs4iK_QmF(@%kr7VL0+zZi<=1h#~Bi9jcNF;!56^!Fu`g zmoFQyD2>1F$_Y^9p{An)4llyFH$N{Awkf|rO~H3!i{8E4561CPyJl=lseCiqGoG=P zUDMv{4^w+8TUsU$OPWPBQZ{+K;q`||4v6K!>Frj~%46s|?C5!>Zf%A`-{fTe1g%R= zM~5>YCccN!U%q@%@SGk-g8~WYjt~oQ>0k_C`R;=HW*`*6DUjRpb>w1^Gr3nb>J;v& zhEyI-gmns-T`Yg`I~>Q)AdV1NO-RUghcv=!@D;P_Zfi=})6Bxs(xv@v--8u-2m_7$ zILdqQ#<+5DZ~b&VGn#|mpvduYW5_`ZI^Hi{@SOJ{7}3~Vw7Wlj{d(zJ-+pYt^&j(% zkQRe`9FHWu)V@0>3gI75i<}lPQ=Y4{>)Msasv@jISLg0)VGNbyneFQYYH(Tz--wUz zMl!C}U(C$Hf^-)JZHT?7xf*{sBwGFT^8v_n&aQP)jp{Mfq@9h`e^o+K~Vf>(dvv#cN<% z7!|?-rU(|d#xH?VYAb7YyR&EE!FXTo!V#WLBIrVTJA2G^VlpJETH#`C6)P(%xOP|N z#0TBD!4ODV1p@+2yM3X1M6x?L_DM+e6x(jB6yZ?;0PzG$7j5lLUc72IZ5-b}ngs0M zRCXsR>E*>JHZA)zXNbAL_`i}9$I)I0y>?CU`3^-=SS7-5)9tI*Hvkg@v(1y~z0Sa= zPv1dW#xQG+@DK?*N5^V3Ws$%Wjm7q@$H(B3+Rh$4o>@C+y-V$l$4l%#8i73hb%=|H z57$F7C}`W_q%;D)C=TxPZ}T`Fez0cWi^q&~V0Z3VyYUPR1lYd>Z4%Jj@pHedtg4EN zB=t*B8A6?C?A~Be;Z!Kcc&LYk$6*eD&Rx*PjkSPc&Ui;W?-$cEhjuQ<*{yB3`?QK+4!FZg+sNrc-muX`&Gq?oB z)jpeK#QTCD!|3ZQhK4pd85syxZaYrVO3Mym>tX5hefTzyF&_vYNcZBZm=53mfRhTF zA!dFKT%uB(MZ=GI$dOTP2(_^L6tk!rot!j3pZB`6(*;vp0gA&uSt(2WGKp0b#t{dB zr3D(62M0gL!7r#armiH&jDPcsAR!v&>lW?s&(EI(-a~+zKtvkz&uNRhy7wct2!{B~n$Etk;-kp5yZ5TqL zyO4&%1J+aE7X8E$B3E6E@@_aV;ddEBAndfcMGJowo-~2@hfRzu1D-p0pJeQQ*oX|* zLoI_P!XbU83p~!OPt)%K;u3rZBxDR+GCb#H_Fc7xX?X%BzQXc0VKU;%o&ph!#KfyX zUi=x`8Q}2o>7#UX;W)i+fO7TmqvfND*EsuJZAZ{tN4Iyg;Uhj`UEyKb`a*>10g zl9ZSu2`Cde?D@X(LkBkoL&N}0bTHkPMu#Wslo0G1XhyXh8AyJhh$-L*;OEcC&Q_Z) z=&Y$hM_5)yriU0B^B$W`u=9Y~R!EL8%YX;-0zs}XDr)cVuTDv+L1qVuLt|qm9u@7? zzWMPt8@qQ>)6?Hm3E6{{9sjO*_1>SE{MFfcS!|JjqF!G`22I`O!Wu(y4mF1DK)5k^k@@aB8rCZh%`uaAe%?u8h{fPH>grkkWIN?YZyd& z3>F|R{^-pmq%9A@*haxuT6zuz9X5mhR)GN1Z4x935t8D8aXKrCn*HM9;(gwdK%IX> zSyR!>Kngzuv29t|zHipQu-*W(eiqgskr>fXL)jdqiK?{Pd!abs$utGYUs@t)6FmOn zQ5a&9)F7T4K4=DEy0XV&4ldL6(NJSiqy(vNx1=No)-<-QEfWS_ufrAm8pFFNkByAn zbj^Z-)J07RFIJKhjCiNfnCSF7V{cDbL4k6YT73macX~+c&eb)f_T9*5V8QdEpbF{O zLkK(AzfzDsBCm$zsyP!=Q-yq%;qss@bgdjVrk@xc-xUK^Lam~=>ZPKxZc*KYXOm#D zsvOCmcjLw|3?h1w>Ak!-2Y7@$LPg?XkoEbEiX*OckdH(vTDyiA0a0$_=oq2lx%5lY zk)O>Inn|NPFL!Q_>xFOeaNs)Uhwt_NUmLm)e5HZ)UMa^eIxFB`19wV zKy1j5-Ra^j$mA+)X2kpQiVB1%OoYRNL;j5!GRQ`;q?sIFwzoTBDXqDzILARnT2jEt zi=HR-#*HzVutkI!n5=|EWIdUJ#D{4f03dAilnx(uK6DDNYvU%u__^i*iavfZv52CF z1}Z8Icq+QkS@(;3zx-iaox9IE>O1O(&UF7Sbma9pD`o3*q7uM1(d&O~j?r)_fg(ptD%uY?E zNVOsPR{~DM5C8M|B%QE!FG&$zmyGJKL;H(ja3?|e}{0BwB7K^?|y|Ttc5NYF4*eP($ZpA4*RTN zM-ZW8<#k=%AY^9J5)xK-DEcdrRA9f_=mDa`%d2QU9{2+VIC_JT;>{B^~f&bUgUEx){+T{9b*MVtL${|!fkDZ6si#-6d9~=D6FqInh-*vYNfPt6; zuA~$oWs9;Lg8WZ39CI06#u4-kC%SOMTMG={q{Y`gcmNp8q>_ zpjZgg1aX3V5mpe{B7e~d%n%24E2~dHw`7_l-uVx`&DIu5iwjuoW;q)iV0%ZOl5Wgu zdbQI)dB=GHQagMA4cv%^U^&7vp38-(t>0H`xQweV3_hdj9mVc>gD@=9dLyVrEO-EgJT@2br zuoXNcPQ+Czl@eyI4g3LtH2BsRYbiv0O`dpR5JARlGIA>j{0Afy@+zQQhq?x(yM76w z*K2z9;cjAL1=><9lNv%8Sc!!xkB<1TP)w=(@^~l$QvTHxBnn2lo`t*H=X0-ire5=4W3)QPk14CHD zAV7CCHTZB=D=Xt&Gx=i9V;@pZs5w1*m;8d12C&K@@!{3zHpK(M ztvjmKlbWA@0NE0H`kPkf&@SbTQe*jz0pJPHdpW3M4BVWS4M|D~iMHt~o4lJg#dEss zHDn`2&DsovTt%Uj=}#8GbJ4}N(UX^#H!X8~Y2a(j#7=y!WyZ(F4eWeql!i)TXwfW5 z#(5AgK=|F(fA5~ejFwXu??tCw((aE+~ZP74&c$2kO<}G&peft|oidR-viiJ=^ z5Z&<(BI)@1Ns$5THxH)Ecqzp~h&0R4M9VbOzjruy4%P9E%r7G&_Z_nk;+|)4fq)K6 z8MjN6|Nd)#UMohAh^=t-LfffW2m=pM_>f0}ec(chZg06VsGdmJ!RWgK&ZZ`)HDDav zLP{|1ZdwQ=5!t)OYRF?@30jap{N}$UIfNp22nnH?Ge=SMvC4A~<|!d_1~Px|-ZKPw zFhKADzKEHPz;QM#1*~SlU;(56jP}Go1>A%Wcxsqe5iPWYvW*aVqKH6cv#VOX5iu3j z7z!hFx1Iy)M(T|2D+JsKbwJ5*KtPx?@=YfsI0IEyN(w0+N~bp^r}frz{QmW0$F~y? z!9GTAwX$c&j`Yk-)t_rYSj2lR`H4Ia3oQx7GcpY{$MJzv6}~xm70B20?CibACa&U3 z6+fBxJEA^DX?pbd@zq}nKnn48Q0x9F;~G&hBYj5^dcc~&a70~GGj4JR2DXn44)QLn z;?|KF62w5De%ToO0$AGFd8|FP9)&2r^y`P+a$ht|sPu$XN(QN780OQ}&+ghgb>io) zHFfgY->i^3;#J8UJh*~_3H1v;1dRW#DoPdN21Ckz3W4_F+EEwOYuL^CV1`Tif z@5`9`jSU3y#df?6sO8`Y127DyCqBSCuppB$cqM?tZgtvf!TY|wM^5hU7a<8V2@*E!M@aC5YgyagGi8iW=w|GjDr_5#|ozp;{SG`#g;^minjQ`)+Y(oQcIFvmBzw*Vi)QM!Hg z9!3fk7EU2tfiK80p|%-CBHS0{k@7T#rD*x7GEAgL3^B8 z%=6i^^)3)i0W)KXmqE)1T0Py?XnnXe08DefaSZw6hli(b%qEYvC8H9-tq6VNg+&@_ zDQs<(Kt~zSONh<_%&Qf7Qp%l$wpmZ~<6JNh zt-k?>=ydj|6;SPQV5!I$^2?$=;#flu291uG-iNGiC1U2}OR8pOzj5!;tH-sp`m22| zIXH-jaa}!m?%V-fGJu5jlN>+A8E&@4t9xXH3I~Q_0RRCSWJDsR^>swbYukN!;|C_r zGexC`)iS!-Z;z}Ua4Y?rKxnKc-n_XN(;oXy!8Huw;5m=+eo&zy!+4R2ZZraX{5N;b zz3fUaGO$wz(u~j;YYyKq!@XF&xn3ewJG(Q<>(Zqm&Ji@jy%%Tit9vwu;9$e1K;8BW zsnT%AF4}tRL9|0)#-`S3zeC^L9KI67TyIp$U1nJ)*bPlgI9OQb;MIpg+A-ad%`98D zegMz~JMX|Hs?df((0*xQ;R|3bbV5rd*tW)>Vw7$gUKG1!qVe2R&MTtDHhrGx0ya0Q z@OFSk0f&+zz?NRgHzjE=0pmq~6V>kNH?PNCCaswx-s6G#cze5l>pPmU`MR|+>Nzw~ z@F&Q z2>*R(2(zowRu<=ShnvAMiSyW;L*1ZZlmkC#@FURqu7a`WlP`cHJ&*%YP*5NsrIfPW zB;FmHQG9Sf2G>dbX4!RRHKyk2V)D(U@U>`t-u$V&@0?acmfrxhLCmCHeVnA^FCO%$&A%tN59H z5nqQ+U46e+kzseX#@XQ9v)7ZRFH_1s*{#~uSYUMQ7_C3{jjq)((qGgcnVHO5WpbL5%pHa5cF=|zGwdSI_n13sKbV{Uvee6 zj+ypUa3@;Nh}k{mwd%!B082q9mHqs7yaHt4Xh|EMD2U~kl9~nnOIw`~A72I|3onJn zm66)%g~9LBR;jT=lxN+-D@)vEsv7mp4|cV5ce8C3y*Tq(v(ou+U!5cSRTERwpQ9az zqpGCUK-)Y8C-5MRj;=0cfs1E)@Y@)fm^xfbc4c;gwxr>n#!XufC)hhTZ|+Qd<`?}lPe*xr2k%+xY-4cwm zi;U6`o(1}+9l@T-t|B))k+7NczCUXv{N$RQyToaoj^*sw!?n}qtu88xNxJl(ku9QY zAvjeUbM>k!FfvrYbhNa9fr%I#8>{^5Xw&y(#9*P7orgghjjG}>0(I-mxpU^ay3-3Y zr#y$^@CMM=kI=H&5jN5iI5N{PFjA`|^ql6cu%p}QNvDh9547=KG3D%d@n4_@h>(ci70c1W5XIp&j3u81z07uk5Z3hlSi zv9W>0!N!ILXO=6;Hf_PE|=JtI@oO4N0A z3Z-y+huRZGVDZKjY@!p`?r6;0RUKia4+BdBUqxWuOt9O4FPS8&ztDv$r-3zM&;t#l zkDc|)%@d~6BIoU5kcENt(AeK^0cM1xGdM^{6Y70_p)ellq z+g9XWt?waWBA6z5hAM{DpzlVrEc4&PpIKf8Ttm{p9yaPCds3MIA*&l9>M$Yh#QJoFlOgL>?{;n=D?d1?lf}K~O6=!o2>U;2ow$o}O>oc?9&%cH`WV5@}7BIF@Q{cS0 zZdP3eJP0f!s1Z**l6y2z(;clBa8(O&G<~{@ z^ZkN{$0~Tjna7hOe0Pb8PJ-fQUs*}Mqz?=jFLaO*H?xD67d9CIdjs&}E-vrNop)4j z5WQ-Riw+7bHh9+6M)Z6 zYGY!GMqQaU(HX}-z;uF+S`(}QEFy(VKl8%F=@uJ+P4;Vy95 z>yj0^djLmST8#q%+B+iWqDkVreZ~2LJObn;U=%o&nO5BJpeCy34>SD2j?6x`bk73B zCFHShupgrt2!kd}VqK20`EgRIoFakfQ$unwe7^HK{6urC_ z38L&QAbT|VO^l4~4(8O%`ua13jSa4Q@%)hs}cyNt)uY3El}) zp+#)+;hBf868AiR|9*?6z?~iq(SifSz*gA1IfVcR&Mn(D3bq$U^tQXc{XC7BO1x1l zuZ%;-aUp2UAiv}&yD0y^&pSPUkpm*X;cW5&nKSBBwQ9mX7LOakf;2z06F23LSoT<- zJ$nfa`{)Q_s3ORNnZY9Cug)m5*8ud}vE-zzOnD3VkDAZ)?xtfD<<9`vt>5@0hR}A1sT@9h z5~&IE(`p#rBF)hLxV0tN7CXlNXLeUC$`wTcH^VAujIMpci21i$6ym@^gM%=&*aLWj zBb3Ex>cpSD!CNO}B}Cr^mf9#}O;@c^;o(d|d*aUCbGHV+L~TH~w5i~0!~c4QJ^I+7 zlkcRZe898r`l1gGBZyl9x3qf1Lk{=%_cM1FY@e_aoJvi4`RDLXZaJ)y!DZBQ|7=%U zX?^n9V=5zSMIr2id%$!4o&5Y!t+nFYA(ZQG1MU30gWgF!Kw6F|^C3V-qM|mld0H2s zVo>tIQAK2;NS1aA2z0+^>w5nD6f6KIY_`=))I~?cSg_{=x}S=B4jL-V&g0c&b_E%W zs0Op5l_+jem0;M9y6u`+V%7`US{WQh#W6$b7d<_J_3HEmV0#d6z&ByJJ`JyFXedwv z{Yp14FWCjLcI%%?sZL1wOQu6AJ!f|Qc>xetca{0y9w!i~*RS>Vs+boX7;mQ$k)VZF zdO}r?q}IiYM9e~R>56tZvN=qnN>1wMWftJKUGSEk2t3NRktn__S%~86((LGFSpjFT zTZqw3rtg6~Z@=~H=cF0P@fD0%2tQ(gHQ9$P0&E!-Fsc5Jjeg}yrK9C zyACQLx*pCUxL%d7YA(Q!M{kFsGTj^@YWoQZoIRe7cz(F{4U&tCG4;oHQEhs978Vii zFGm3a1svdpsK*kWIE~rqX)LUi>dpK1l>x+Xd{;6Cumb5CVa1K?*hauh8*5Ou?)g2C zk;1nfxYgV_6y$u0RogrM)%3!dp8wjl!p1nFRAr{G87An~y?l9&Sm&~Si}yBCt}*op zEiIK6yHa%V)Zb*`%e1}Phe8R%aZaR(--kK%bQWrA07*EXJqT43f~IS129BN-sOYT= zrFbZaWu_DDb!2j{1GuR0w!a1{atkbluiL9p9y_fT4O})Lkd5U7fVH%dW&;zyTq#i25e$F;ug%_bC^0@1kXdw=lp+W69AG9UB{D z*oN(r{x}JF!tce!=Cc|1k%lLs6I~^(h|;njIT#9_{)!7nOs3Yy)uE&1)NH`q@+H@r z`=7FCA;+qM*UAKfDrnZG0x1U^)-KUl?U$2#T}j>XlW$7m&_8>=50K6rUYjQ6B2;oh)`~VfTI!v30jdmI zdU`v<9wBw$U8tbN_i}#f9Mc} zn2Mz(H(h5G5}h+0Y3t(dFIUKlAS-|sR$%P z^| zr0M7-X2njXKgmoy#63VJlPT9we3&E@F8QdW5rxd_D|giR(y)T3Yn)hNtJ} zjg}5DEVBDs8zV<#?h}bXidO>L36HOD!<}py?gJYK{)`V06EkDu+3`1Dk@q7Z-6wEC zLoc}?>i^*>m@^`q-b?Gdb?29{s2JX;O&`jtm>(-Y@b)b7uDDLo0$GkP>joj_#F&aUP(Ypju^Di+8vuJ+fm)2iTZY)EfM5v{nE>JuhAA{w)d9 z2eeV3_<*3HtG&GlEINcG`7!noR!=%1|BN)%wGAf19D0VOp?B5oUdwNO^)_U1yvW$Z zWNxCDX2w#-U#jivPJQV&Gly@#?LAOfs%$3qA`^-%fsUg-M<3nQ+*@ z2T`B^{|%S>cnV=}>HYpb1^nJ$zkjcSms1>q)&ZiC3Y)hY&OWG;`RisU=l(nfvzz1W zHPB9gq#@c}p-t`8gYvA}ce(k!^uyB~Fal|?Ggyu+%saEi=V9}NSh}&e%SB_N2BH8c z5RI6Z`t@B3MINYiLK$p)?}k8hI*i}(L$pN~VNeYH1dzPJ$^2MxA$YM23(FnG_h8nc ztK;fkP@wIWs5v~VW-e?-R~h;*;)-0gS_WFDM-pYAp;yk4uJGRd*`4S>g(zVz9aZq2E%m0UgsL#ES!n_=T>^EgnJ69 zd-xz!jXxL4Wl{1q2(6u={2$zZW12$zk+r@xI_Bo-tod74$S1vrMn|s|taJYIYAd;~ zsGxw}r?9WkQbCJV*-#uvqJKmL{jKcrv<;hh9qwwN!=9(K zW}3jL0$Kto>f*v+)AJ`kcM6YEJY@}S6Y8fZO;4l&jyWQA;%k^`w-1x7C)H#mS+%9> z>R-h;vsS76vg6skTi0afR)@K~&Ne_iWFs3p>%q{_4Z_?*KZ__K1e0-A+N;9HX#T{@ z;9YGFNTvv*<>!}S_20}{b?ny+^60qt=MEuTS?7jM11OG&eOT)R>Q8h@mliGvpOuG` zcUzL&zTLZ{uN>2@4W4;pMgKp7E~+k=I+*b>HtpQ~Rgv%VHVzCI2T4T(`<8Vlc z6vi}a-3@MF6Xi^micHew)YR=CZ?;P8*;6lljK=754qHRwn(_l8$WwuhLC&4;fX)kB z21Oo@wsfP%j2~w+=#~4e5RtT`h+-Cw8 z>dLNwitk#c2U#{sdl;S74QSorwkZIlML5Z!oYlZ$1v{Hy1_SDP@%uaSj^5TSG`@Gm zr4J;O6kSl*T|aG5>!MP#dsb-Q{{4x)_RrC<;};Xm6f^#lUpjfVZ?J+wLD1t)DX$xy z!r9}@LIt$PA2aEkK9E&$k^W-r!>1_?C%NbOULG1YqJz z&>f^(Vj1wXtKGrXkleUn{bOdPo<#&LOQbxF5_!eNx~8`37;ShAoWZkGIP{J%ad1td z-L{^Rau(YRcnZoA;&ebuZ&%XIfSJHnDiptnijcd=qGJk@RtE!2Kq8jOn+I1HbkqOY ziT`BRgxic*MovzsNnZH(UgP}aZTGGIWQ@`|ErCwD0;UvsAfJxdQr&PguU~zqm!@NW z($#J9-J8FTFK$=%w!pL)*ln%qt1fQrOn-oBm^h)TdewoKvZzM@)k}X}klXsmH*m$0 z`T^XAcCQ-%HZVp|#UUv7KtYEOk~)~r@fUUCm;>5H9>g00I(6J<2l6OpDrP5NV;~pE zDlVb;=q0!oRFsr`Rh~@d&W#^GCLih_9_x9q;}$zNw*p{g)Ayd=KV2U7Q|8q{3mF$v zS~`c05nl*aLdNgKxwH5)pm~2f%#A3U4D(Ij+}9Hj{y6vjd(Tt9RS=S$Db~e3syl7{ zw<7ryz5aP-Upq5eP%DOMpcj~lp{O4;2gd0`)~`x6{0U=c^y3My4n>|Cw^XzW)2gok zw$oeU+xQ21=X@ir8n4L14zU$fF}6&wGJumhVBmHV>#>hoTTzq@3=aeMd9``l1<;b; z?opyS&Ke0B5eg5m2+AX>;cy7(^(&H|xyi0KZ_wC>AZMs^pF@v-#MP52NDa{CFJ~V? zmVp1(^ttsAS%U5oA2+=Q;K71*sMi9)W-Rd>7#OeyRrY|<-0t1GUEJLpSM z=*TB7&M^7C^QoWT*y_vx&n_JR-zWo}%6?)u3Ox#xr2UF#gv`@vO7yAE@13W&35lj3 zd*E3uqmZy9lqUJ;+Y!$f4D0^%buM>Cakt`T(?gKV!(Sy;`t~VEHgQNehoFpt%B5>x zTEyR-6+SuL4(c|G$SC7^K2(UxBPS=iq{lnoop$JEHwRh6Z)G8C;*GAkxeqk|2*%_W zx`NE~oKn~3XmfUQQ_m1w3Yqkh|NiyS}7w31CMg(D+@9sd7#s@M5>a1 z%mS>^1M7hCgYu#$=(n1lpO20tH~9p75oEW-67!(S7ub$|A1K03+p;e`Sd9-Nq$v0F zNL`hL^+`G!BCM;xk5TJZ->6%eTDymvzL*ibvJ^dDbyXkTV0zVdB3_ey9qx+XWZ0P; zW>3TV?Fda}aKOmpgpp9iL#_XChhnw`qLFSHLuWJgpgGH1eDw{&Z1{om!}5Kkq` z{Td4%Lg{SpebBdoG@yU5=?~Va!woTAb+_&SzK5cU_?q2ZZ>QTi3cEJ=7-83pw(!9hCrlqhi*Iip2*J1mC=wS zAMtv{P|OH|31m=1jF=0Ecy+{iBZ3>;Wy+QDo^DbpMO#gJKk%0DMC07y!wvTIf7&G} z)Rk0v0CR9K*?ZaB3(i#wK-7Z@NbxlqxPp#{@*j8-={x895yH4kV_|7wPi6a-RN&h_ z%ZqW%0w%cxr1H9_KyrQi<;zfD;&;{(NoxrNOIw1h=dcuulVcib4}8LA0lOrK`&CQJ zCI6IzR(Hj=Zrw`WQ23b<7rf7U(@%7E?NhHahA0#5;t2{iX6AcAOUuUresAUCatZ-? z2yFwU?v2l9=e8d`2Ki3Uy`xN_TkgGr-OuDKvNRNt4t?4?V~s^X zq3DH!nbR1Mp>mch3r>-7*NS`~FHD2HPuP-JTpha-1#~Xb>}_MaO%?M+MXK@b@-<0W z=D&UEP%9^i=hry`eRE+Eg)S@t!Q3}YhC2;GseNT?>Ht(QMpNBeNPlo=qx4FGK^4C9 z8zz@R`ZsKb_9c+!l1l9ddPD)3h0sn52UOC&jfc=HNAR`P1JnxOyTP%#YYP#WkXVZO zq+KNKf}7AG4(8UYrobS5U`i+U0BtM#ujD}#BQcu^HlWVWc9r&zkkkC)y}|?}8Ay-4 z7nGZbnGh+ecTOPPx~<^nOD1zIW?`cXdQ_{ThC-d6HU^?9q}r${cP@bm^9G3w^5fBO z5e&ho&96AE*qP+q7MKQjtjdIC1r76|&VFGrF^giGqZqLzW{!n}nzUT`AeRk40jjod zK7;xNZ!d4Yb`D?*K-@#G0YK%KED2qIIn(gDcGz>XXl>p9^=v_02KB9D_J1qqdGCyR z;aDF(crlpwzaB2N-{~`F#?gEi5x;6cCS$JRvAVisO1Xc-expC2TtZQ&F!c4SM)~!f zkyP}or@(7-IynJdHA4$LxPVK)@W=2ly2a!M~(~$ z?A(c6a5X3hP4Z*1=k-xyLMDV?#qn{Cw~PpQ415}IWaQ+Sv?}j2qZP7&mR9+r8oWna zZ|@VAkZ1?%45w3PFE{9#5XlhqepAy>M`B7@kjY5>AwyP3O#S>;!KWYU#J>6Z<;y;s z7hooCVq;_LjarA80LmKy@&G|;r*j|g3MmQ}4>p#wbl7%mg{_0#Y<|bXe?mhI`@_Hr zbhgoWkt+KiO7@NdbGg%AP!8kQpcgbeCkrk6#q?WR34h>@Hy6cjpmOvW?;69&SUw9o zh}o~*=Yf-=@dU65o#m1eIR4C`af5By`0|0`y1(sm&Nk`BV~UCx&dS_GWwpd(jxvgt zvnG0$MoHk(+8o86kKqawA~=ldX3+)(>9lF}c0z*FZ&#Qr+=8?lErwLT=B6f-Kb$F? zIDmMWH^6Hn5oz$vG9g?tvYqbtZr2h)Rt4cL?V&z6?x5$nA>lzY9m%m$YUJAh>1m`v zkR>v6azcTu^2^A;D27OA0Ui~2lqf^yIc)L{Z61i&(X>`jup^n7ns8uaQEo2rfCb7K%fH;j1Xl&Okh(@+hu^E$ukk!w*T!bwzE`vqM`QJ<9wYRpbqoeo1$sGIyBj zi6P)bp*$jTUk(R+B2GU-pL=2lNA+_mdr}K}yg!#oWf)zhGj&SvRYR^UGCMrC9aEuX zjH-ti5<`olWm)Qr+S|2Vb&uJCvJ2`+`I9FH1}tGL0TcpVs*zIlj*jYK83hrfBtZ{5 zPq1gErV=gY$}RU);N2xJPwqdN@C>=)-Ge^r(KzRLutYdTP6dQU*1%|3o>FGl_ zES)b{q{%3}P`9zOgHggZmBt(BEazK3?eFe33aQW)!-A5d(lZaWKQ=d?&ihXu|S z^K|!+heM`>J=bHh{PNi|KJ>jorC}CO@9OM?Tlf!nHZ(eT^lf7W_Y6h7)K>F!Z57av z+%aqxCO2JMg6j}sexYd!fHT|M7}$X@&RCp?4c7HnkDe+{K~nJ*4j_3+Qm-9e8KPz$)nk}$Zfv%dvwOcdjD zkwG~06kRs#b|y$=@F_y~1Qx)ZNX0rRJ`1j08;IXcAd~3w4!%Dh6ke7vF0*SQ-Q(I2WBQxJqgt|!@m#SdVurfL+|#^P9?Tr+pA744D1Ro zt}BYLUPua7J%`7FC=~NYvFI|g!D!($Eh;?-d9Q3)`xGG!oow9&FLm|M61D=~)HO>?F&tQvB5Olu6Mkh~#=#Cyg4n`c3V1qp#8RD!DHH49?6%$DxSw!2i8U>&!vGDu1-hv|%6Rc93tdD>^!eHCvashJ2KOaTH_6o8{Ljvd|Y;d0# z{v6%{bA?J$;z;2#Jcu5i>YLArpw3dWAQNK0h?JXU-s$X*VrE z7xd?o@)`bOSiObjkFRQQ!(`w*n~>qgq7B;ulB@~^4#3!J^6fwq(@SU1XFJ8#_EV^1*@dQ_#QGXoZkb+22%paLVnff+-eQ)b_B0wyxpFh+;AK^ghylN|%J3%x5Zg}uH@7q3|eQF~ea zxMnOuzhQ&d(ys?n4Xv#cV2~ht;rg6ojnR$us1{K4-y<}oggpB6IX*eL-{6U&*FeXIYj|PF$=u3?|9l%s4ObcI2XC>UD_0K9syiduW&2;UQYl*GkJkubo(7UA zI%YyK_2)wi1$@ksfgrPEZ!r#5vAmHi3LHgKlxd;a|fPTJ^g#)wD+J`4UxPwVlu>n~XS(D_#p>iky`Y8(-n2y~a5I~iD3lLB75 zIJunkWZ%C}TksoR1s;kI=&h)sAj4DSDMIupE8_+w4FV@PV^zGesz{9w^g;tTGAfYNJKK`A+VxS(QqhtS?$@oWq`}Z%PZ_aQN*1^_PG2(f|DY z|L6ZQv%zgW=>gmj;1$2%hoTn|*>UFIO-Ulz-p|Pa!Rz5{^7l`c;@IUnUS6P-K9%wZ z)yWfdZOFmIsPIe(D4kGpGGoD@JM0w4O;Q5|3#Dlp6jFOTP}_X?kkq>#gf8Sw{+Un} z5v|?cy>K-E!NNI2)U?FO+1dKhp*Y5{23U^4WeWHTK0xD8I3Z6#;t<2U&f!rnp)LX0 zpqCj)5`=9mlM!th+%3UtNHwA*GQ1Tdo@VYokW(X7>-2+#+7jwtr1o5PAzvs@JV^K| z@4tFjgcYJ^vF+Or-P#RGHuR#-3H&M5IHl3oz^CFBHHoenn-FK0jUJe4-B1qbxR-Yq zg>kyAx?ypdS9|Xldw>9g{LSW3Eshx6)+WvKKx05AN1HD292jw5u&c|Tp<#(l!077> zF9gVoY>ReqLB9o|i_Vf0kPnFM5f_u8vo$ppo;rz3g%A*2vv&Oc(h~iZoN^?sFkLJb zg3JqaI=zl>zsQRZyah?5J{Y25<_9!&Fz+$_c=UV4#4V&NXqslM64^U`{r*;lwnGde z{rkZnaF|7zeg@P&$hfl$u}hGCb-;HFg|+5ulhzN^)Xo#Cu01kStT79sP< z$q|NLx6%yY5hiod3?##cVH(&BkloiGc3!n6x*kkVs;a0J$T(!sL|T985GwkJK|DZ{X86Lha5Kcocsz2z ztLm$m19K3)Q~H^;U0N_>z|%vb%E`^$=4L@6(HRm?w!d)4L^I#}54S6kZ0=dfl?Ne8 zi3#Z;|I|#m=P`X@1qDA)sgQMAS6#uQ2xpg6a*x12Cn>%~wqotSg(rh6YU2yDt{M*gqB|Ajel<(W2S?Rq(?n zq*vnbk%aEYMi2O2{Y7c+cKiEtGHg)T+vCyK|8@(~J1q~1z&G`SNTOh_$G1xR&47z# zl+qY41Cp@mgKee^dF}0Bk$+@dY3l9ugh~X}bS1<~SedXiDMrx&g#@}oOuj2E|RXu`7A6P zMlF^?)IoSONXDAQj*S5Wn3(88y9kci4j(F|ckgDTqgOq01UrEsz|c-Z;GAO3wBZVh z2Ge4j5UCL)1V}a;=33WawZMCwvbS`PB<;+PAI@%WBZOrHNsTbOn0L)dr8sblq7dE9 zwQMzY5)(M|H>@v0YX;I8zT1pjwwM_i9a)Y@k)wEvl&GUe8*{CpC=mP>#oL!A%lNmR z<3F8>u`8~CK)?+h0(}|TcE>q@t@;%UHXO0=lyJMpYTNx+?0XwB4$WTh*{!TnAi@Z) z7~ImI^r&$R;pdM@ik1t`_!JAgHi&f@ZXY7OfO{0xEw!`TJTQgj)fq6N9mwkFYo0j4 zJNJ@N%l{4Bmpzk@#Pfg-gEl1H+yULF`1m92CJ>Nw#Lb7{?eDQ`Rea5T!0VY+goMTA zP6kp+L|57b*a814gy*pQU>>3H<6DWe5*mS!T}NyF`2O7w8oSsendQg(AA8(bwCkWL0?X@t=~;oP8GBML5+58UUGr)xkOsYL zYr)Zj9^xP?G&Su%LQXsYz3_eLDL9`f21-FWNA}AlnB8bBR1R&f4fCPER=|7@k zsL!#bZ(wK0{?iZ_!RrmAsG%@ja%&`(n^t($B*UWd^&jL z)`bLJzI+JeD*JN;T~AX)P|)hGC~*fLkZ(E*0pBXf%^l*~BTpGqeqjQRL4a#xG=I#^ zz3J$%uByfBhl(D%2xT8pHe%LuTpXsw;F04~Szb=?-+^1kn9Bw~Ltvv}n{st`f7_Yn z^#d@v_sSASe0EmWsk3J_M!q62A-Wv}@d;2r(C(%tpld( zJNriXn(A@6HhRafMvfh`U*2SDEMtp40yb&HjT8Di=&bz|<0aeiPEI%mGeGwf|w*S(ds8Bf<3t)Luu@z}xXxiZhDPurw1f*z0WBc3oE zH1GkM3>I?&z9TUaM`;1lhLXFN(euEs7yPWbjrChBN^^OySwSehf!JfT06yq-07pW$ zjSmtoqB;jmh64!E>czf{&NNjOehD|>WjA5rLiX>|({N>d&X2eP)^Jw;6z(`pa_iC2 z4RlrzDigBIZSv*)FFWb1Y;9~(P8}ILP=u~FoIadGT#4cbBy$*HllM2Sa2eyV0#X40 z^|Gae7(b&H3u6%xNJ*nyBIIZ7D4&nFXLpJZUUHw7ULe#hv9wKg{+G!;R)gL#!69`p0_We*-$KeEjz>Fc@Q z4#fs?E)ls#1-P~%O_=Q<^8$*(-86+k?KSY>)yAf(3KoIS5~w zTN2g*IT}wPuOzZz*j1Fd@JGPr1yV89a878stgW|;rJQzfSOPz*PQ2J#Fu^+2R!wVc zMAyV55i~8wvxt5GSyH2u5r@(PFQ9-!rE++L7z?8S&b@;=Ha{MUT6J2d7vT?4EO~a% zo`+~u(bi+`h5{^pK$M%^g^dGN06XlY7fx>e{o6prEI`@Qa{(_Bjl+O2wPr?YN`zaY zVt~D*sy-LW5sa3)^ZoILM}5Wx?O3jaAzE)N-fgnHXY`NtTNwY9m7fs;qO!gt7Y!0L zeK3a&e7v;&V)lAs9x2!dFp-m#m%p^n4 zT_-P8TMxvtFf+qE9j%2Z*z~8N`|9;`!USjnnnZQCZZ~g}q(zikfnXiRFvqsB)JcfI z4FimAU>b2xY8xK2Xa+*##$A*1cn zw~2`*Y&}A(ifRofJSMV{%bf;r9*j8(@bj;ui`SmGnU;dMf?N4l&%b@kf9m1J?VCE0L5OjtHQ$Z$g?`;HV{oR=Xa-%-dUH` zfAczXrSO`jTldIsJi?*)_}Obp&rf{$wBy8BQZ5aU+t%+6W?0_C4wCcUG~>qd4C=^vqP5~kBO`7eF@ z_KH#jb`(URnLr32W31|TSA@5M^+G2C6owIaek2STAsS|XmVf{Y2DdvL>xH=u$DDT% zTs2ru)-_a&z>+k%`3&a`JW#24%x7Si9VwDWHxT-6+BJgX(Z~1xx1K#{C}jlGQvm|PpD|sy_};i2 zzqt5$%<@G?M&-G&&MdA25MI=*pAKt*x|O?=frZXxtv~~W%E5+>)8_%iE+J@@EBCT) zl(dU>=j2QpGlakA!z{-2)cPlmB-KJzJS+lJE#~)QXvPP1(gD5 zirfd$D&J*JO`Glh2Jr2~fGALU_4pWdR?$+c0^Ae2;V04vG_O&ITsQOu`#Rmq_u@rC z?THdv15+^&;nP2+G1g`0=Hl%hevLdO` zt>0qQK)iY`7!Sd%8I~Z-3gV0*C@29QJrlW9;$)BthzQ-qxc8Tgd{A%h0h~V?rd&yp z2iw2@!`_=mbNTP>qoNF{%tDb&nWtnd$~=S&Wu6mFGL@l1`4Ay8X3Cs-Oc|m?6iSpr zNyw}+M4{5T?!J5P=Q-=Q&U4OxXZ_atS$pl(ZdZKn`~7|m*Xz2jmy}c6kwE<`$Z(v9 zSvp!l_zj}|boF<197R;txsSL1t5f1p<}?ab9R2vdZwhz^+}y)x)R&#D%Lr?tw;@&L z@@|V*k(+Sn&@oF(4oLTuRpvL)<`ZZv{y4s6q|eRRSZR2bG`r9+qPW8LNYG>zKz+oB z0!=h(5g2u3y&r^JZwSKE(((d5Wee=p#2`=@v zFZ*bwcB`vL_!!d_&!57sA70JKDGVo&i~*|5&dq&W(&9GWylpnGNGMFA}JB0FsD(w!9ccCKpPc?^PB1?WUspvQ zAxJo%xULx2)s}YmRFEa4W=jR>3@QXaJc(4wcgCWFmoXfp#Y3+``e73E=FL4cXQ=v6 z@xuL?;qY-6q$VRH2!yxF*r3qs=zw`aWbWJo>Yfytld3EC2QVT95F>qAbi@ZK zYnjOO%gw!t8D~H{BUInNOfbhpufZRo_iT1E6jUpCRo)yDZRWKm$I7gQ<`}fi%xVx$ zanSLZIXF0wNf2@H1ur2|23X!8%VOw~>M^Y=bgEYDijLrTpNF}vQE$;v5h$<+^UUW8 zHhTZ!c60lLo&&SiO?~%)g9K=6Q@5Y!Av=c329nqD%gSJea@xc1-XBF2$ZXFZtYZNS z(kmh}KC8jGb8~oKx&nqq_wbuJb1V@4yfX{oL`w_w9Ylo}9UVLtyo)GrQL`k=oQ$pd zPOP~Ek2z+n2n0S1;XrvY(A8DV&p*=Y>rl2WWPgz>dxv9|^{JtTy5L}nvTxD}WUTGp z8_~Bd-*~S?t!Z?5D(HBcny^%Aq(sqE98UQjsPv_gM4bns=wAFr@^ZA<43sW ztb*BF6^>RM4GPN19hO#@_CPYPHMIW%T4LmGEtg_Apd#55i(}rU&twFy@BaLgo{@2M zdRl01I~)=$hT^`%0|?>M>D)O9FokXrs|3Ai=J8{}K>H_PDpIQBm)bXaT3RmP@*!X( z*^oP-D?pgRGt~<0BU}k^++hO!OyJ$X0NkrJ*Iw>c3mra1I8*=m{{Gx^PjiW*8C3|S zc+gDSHo$s2L&`}LoE>qll!OEp1_lolsns1=!(mrpPnb>L5}U>B3*MyNnVFeT_~{y> zKZDOgB}${}Ma{nCQ*eYwF#+yb?k6o|j%qx&=5|+fy#6!2LX^p-IhU$RaP@FfPk*St zw?ru+D!LzIeJFNE(s*%-%^b<}-uPhkk{R{23{06K5t31VO{E2+odeSG0UM1*E-|5% z!*T6>{W|WBU~$2SA&sb>(4!k>;|cpQiAPeb)tf@+gc!l6r25l1i{dvZiXo@_fiwQX z(^=$@MH^Zh!dbZ{(8SZ=Ie{f&9$e606LczAE1*|@nX)fpVQ0VTB}^`Wq`UefXc7*0 zHFm0~f-)o>R1rw?X0>4KjAHpLZVk!l0t8BVB?bB(9#UmJJZ}&=VMTQh>98v9Kz@Gy zACNbmuN^jeJd%~EEhMI9QIeoXjGZms16xA!#nl~Ox7@-zedyRZmpGW|R{szjSvh3; zMhQ(iP$PUp!c=05yR5V{Y@6jiZ58%-BwEdXJOO4*54%SccEfJ0BXCDeAgfxdIsZx@Vjb8>R}O0D)pZN`d&L~zi!8Mr-SKb>jmaQz-THrEfoWP}5)bnan2Nyj1B^WGtpoOKCmbCiU-n&HbZ*{|ikscRaqBL@qI_j6 zL-@8KN8vC&6+4OqR)yckNt7~gj@&tU?ds;E)mtn?lBl&9V#|M^2@DS%%LO3QesK_B z^senf^qWIm4?W57hic`2u)N4>Y>N+D3$Sq0L!A>*K|6--1>5@|vvnDmV)^TokK)$6 z+Vy6`R$+!+!rq|fct5La*k`_j1-!CPc$!m#G1Yf8n$8Qw0~LX-hCuWv$~A;Ts>?pY z7S@qt5x8DJ%T!+@NC-bT9I4HR5zTJJFLpr0!4g$v^tG*V<4oyC6@`)~?&WEDxWhMZ zTYWX&=v)~%NDX8WECAAR!Hm$*Hq=?*Q-`e+8>RNsuotYw1MFhxviyxkh*RD@=oddB z4a6HKc*^Ur|5K|L@M`^QsSo#XQXke7A+g|m3aqXn7oh0a{oXMVkd8Sr*O>|(K!z!A zt0ZO;3}px2y(5;B9cQ}=;Rs@5w*e18N5p(%T`tqh`LO!Vjy4C83Sd5LZMk2jg4zpn zJ?c&#Z_|iTUt{uO^1zN_e}?bD0_+-L$^i&=nV-xtKI_Q{zi}X5^<(x9cJ?fok}N?h47!oYDDQ!Posa?1B=~ilIewg^$EV^CxKqH+Ii!J!RWYFZ^=qcm zWnbet3{?o0Im*#j#}e@o5Co8e8ZNDR)?1mh5=SF9KR-j>gIpi$Aikn_7%vqQp{GWx zr7GWE#ki2KsufIuXyWLCeFm8F%TencUm7`b8(a$dhgH}#a~4z8Mmua!96(Y0&KsV# zo7?ZY#tG=7z9(sB!qLH*>KIxbiu5$wSh-l+Cz$t6&DvociYma;!lM0WBI&rT80r)2 zwMUTLq$*yC`=sfLa$)&GEfe)dOl=Q6)q?;9E9n@i(q=3ovGHN=ckKSkPEw~^2&!4|D#)GucE*O4Px z*AsWAj>qB?aM1a~nx(x(*6)vKq)ZSR#0XXi*S(=C%Uu8=pjB|atRYk|mo$F=3G!!; z88!S=I2|r-nZ)Fj=kr3o=&!==p5cQQ7VLqFx4qyUJIKBBq27TY)CyMwFpoCQpcq0# z!NdRSy0N(Y0VR@_JSDLbAU4k!h>z-uu_NN}*ru%`BnzNfr8SRtJJ{Px5;9UpWKOqv zaXWXW}`_d$DG`MYu zAJ0_Kv>xm)#D*ARKO7)_z?iN)AEv_V$Kv#nY?+fpxj)n7#aB?%hU~E9rVdfXdghsA ztQ%8fniiL_mAL)Si@MI^&79RhcFe|xb1g3^8NfAL>*M*G(Yx@AJv2## zA`%>`It;5(UN+)~MhJ$})PDRXIE#GgqF6qrT1!sp1h@v5glD8F4u9x8T=v3$^2pgY zku~$@8j*~4G$$OG;t~Bl(Uq>ZFpGYYZ||DP(`#x*5(wi15=q^60#2S3YJc|tXGA+x zQyC@$a$s*g?HZ)W8n00aqQntA6$gf$Neoc>2@cfaV2StKz2+(IoR7H z<482K{vQ>yjRLU&1-;|VK)pn?{hw73`90`n2D#)0SqqYaz&_ISd3ud3vB+=$qu}ns zdstr)(&cv04Tf#5qnJn1Onwm{24}*%)FzK0HsJu9hEg)MNl$e>$U<^90fDO35YwVe z{&`e;EH5c&L*9dbfk(81p1!-(O0IpCK&MML)j@>O;~9GCIMsi$u!bwyEOHOYOO{_i zV01zdZDf4ScR`1Xoatm-Efqu!^ILkXwUuw|JV{DM2F7obU>hJdM$GbIw)Gyi{Wv&h z`zsC&(ceOt5k4*7hT;^4g4B~^U?*gA)f#P{iB1O^I@K%7clw*r5+WZy!U!Y0NDfuS z(xpf>hcViu?bkTY8uG zFcTI{ii*4^Pzg>y%$JswbcaVw!XwmBATJ3d`y9k%3WYbmQE5Rzj6MMfI&2R`Cx^i_ ziyX}^0|$o@0NC!~_;zDV2A{A*0gi7~m^pwQfl<{|&+zwJ9V{_nywMVy54?$ja*KT6 zdczsQRTVw!eN!<~)w{q~ctNALN2vJ_ z6WTJU!wP&zod7v;LD`{1|IUWpa*w>H8B1*`NjL&>1jYD#?U^%Yh|)t@(YQ`VMh5zu zg217-Z&~|ZYA?8Hky>tcFPF6Ir^!q4@Qk9Jh`jrlxT-Aoh^q=~dqS@xm4nG9(`_G_ ziZ?j_Fn_XsnpRsY-)tc0+O&;R?wabhYy!RKGXZ#< z<{$4m_actbT*KGc)<{dc80{fF@BU>1*-V01j4yB(jFV|{%uqLBteE>I;*bZhL_TYY!(2;j!i;-k zxp&6vD(k3pG&Kc{O1k^4xC_qYWhd_5GtQ`ZeI8t0($g5pppbR(=99z_&fSQy+2&jB z5ab*JX|Jr_Fb|gNzGoyc#Ti{<5E-AIF1)_o>{4-ekHQ>x(53_M`my!vy||6(AqnJu zNBSP_&uj@dZ}w!VQ7uYrgYzufh*-aJZR{$+|0)?eLtl2(Q2vG`!zFn)Hlz0iwxnxU zzc!C_v^EQ=nTefzS1ojRRe~mGFDckrFd&J3Wb|_HBZDEmN?QWm?P;{^o}?NSrr(0+ z+H(|R;FOd#d;P-Gl7egu@3v4%own2lu_L4mFvawNT zOq^#S%FWv8Vq96slih6$uwKC}#S%3Oen+N$39k{#6Kg8X>YoYN7VDq0kUNCTxAnsZ zp^%~<#oAWcghM#|kPLrlf*cRSn~+y7GLu#zH{R;gHxaHOgoUzOa<7#ENzLU4DBjp6 zsNogrz!sX-c$NkWCgEIuW&Uyw30taL3s<_0x3pA%!*gU+{QQ0ew=F3`B%6NfU6B?o z%|bshPZ7@ptTd*l+pcCFcx1m_FK=hBkAB#IVVrT&rK<3+Qbw&8_g~m7#|V5G!(?RZ zm+^;;-HNyU`wc|k0iuR+Hi7kWM8v1RXgU>RbD33@;`y1}^781^gwl>n*qn{ZO-qb$kibwMFh3S!F$G%Uz*g>l{7u9#stAAH@et6ZN~&aJ8!6T^d?+QPg1s;>{$rcL*vY4ALAW=sSi*yk>X)%;yz zM@HseIis}1gaswPyi4i#I4ctkWfvT(d6hzT2rDS8V)PmSTaNakv!b7LXi7H!5-N9{ zhMOC3K5f3(JOAv1YQIpS`jifrKkkzFo~$ENSRZc{Adbg*!Py)16!cW4)wh{%KzxSN z+VgQ4&R#(GG4KK@49FML`kS`43G{NvQO_3(xy!h2WjJvCTPandry=`@`IfdrtdO%URhTqztF(+mn0Jqm+b(Zg;{Ej;v;X6~&RYbU zjCq>NM7;a_P?KiBeXd~&2xjT}>g2AnY%?}GU6p2m&3755o?Gf0|EnGutFTsedJNnb z=R8UOae^4OJt+1m*FO_-<0t{&VU&j)7%@m8YF^E8{#u+kDQjUBDY z_dVS8f}J{UrE4*unpe%Dzr3UT8N0gO?aXWO*lB)QYPsFTsl{MK;ATR?KA1?NSj{S)~DoxB>B4ec!@oxU6&34#z zKjw`an)h)QeB4o;NU{%dzu`h`7UoY5b0Zw;m2|RS4gtnfOZsX|A9!O2MJYRQYEs_#_}UTtuGcDAk; zuA$b~&ouqObF39Nt#UR33De!Elh|~eGXzE)>ZjT$rW?DSaCkT7@O-Z32dAgIZ0fmU zzKBoV@yOX7*XSLVb7xMcPIA19%4elMXEgJnk7iFU)R3lcMZB+z+_$dt#8@%2}kHsxc?Ivtamn)>=(m}lWyJoY>d3%ERHw(8*6 zN`JSZK%r@>X0N$j4nXNE+25~by) zWwCO=_2@D74vcKUcLdH5>-V%r<7*+^(ku{iNN3M>UcCd9~hMsipk&v;;rJ^lQvcOF%(pLrHj zD7C2~`=&pbbyAR`#SzF!YAJ{*G#6WopP{!YD3SC9p%Xs{EMQ^+Bj>k+y)5#BJ(}+6 z)|Lv`Y}dze5{|L@$M2KHRaLlm;03tPrb^m=&4tRBllpa23g@XS$HH=PiZ(R(y5ze< zTGvTP?c)%FQO2Rbg@p0T*qHiaz4;rjka?mq-zQf7PpypRNg#Cvav2N=uB&GQQyEc~ zPi-pLGbhN2=ZIu$O%^dQYFcz_J@y=nA_oubH=G?NsFY9ls@xXY{Jn|C+9<^B zoS_Et65QF0M5W=u0zI0>I(xGmA7L7_7h4McZ5qU&n6^ufhVoH_`xSFH3Ukpk>FR-- zX=%?(irv8@V@zV+5ZUwB1E|2UfU^@*IM9)xWjeT03RyeI1-Qpubd_f||4r2Xlw+&A_P-MWcbQK~!WU015IQk)7TJ6DXIgDtFSxY}Hsgd0&V7Ncsax#2&w{6~7VS2sdvYJSchV-M`91bG}SX{BcJ~tRU#esWHzDU(t;Iz@v zq2b^#aU;9Ahri-_!8yMWWkGZpj?%pAxkPhkNOJ~U2ZD0uh_x`Dp3-Gz21ua=kzpz* zmMa`u!0&0mc4Dl{11tcvWd@@N=5M?r2M%!RtG~=FL97zDx*s`z!yTKN&(AQ|-{w8o zlFoB8?2wGE;_pC;J7`gA#u@8bv-pBS#8t0{_F%n^`|B^zE~s2ylOdSpOwHQKrY&VY z@e$+qH!7w(o;_Py#Z$MLc&=T7TZ6TU%mR9~KsYU1H+UW=f!~0&fZ7 z>;dE!0LjPC+r@%rJy3sMBt;o3ez773O>s^j=t~0#(mMCUWxb@5Y3vH)4Eo_63uhlt zyaEAuoJ{Wg;t{9n6uA7?sugN8Y+{M}dLce6#6)vte-PJZVGvAj2w)y^_3<4t4Ge6j za%HREuByJToe2Z_IX~_8Dpx0%a%=X(%gv%fHB_ub0d4egv7@JlLGFT(f`SDfqmXhp z-S11t-=7@9Ne6^LE723tV+#dIg;`z+SM9VlG$Xep$wo_wAh>|hQU5>S0`fCtWUtPu?f!L{3J z0V7uu@2~N8sC$2WKe=oh08vH#J0q|a3g`lkY5eYJ7UDhg6a1)@ zuWIK(7JoMi9z~|K>n1_+FC~X&7Y`~074WitWo|Azg*it~oPJ~lo4Q?FEU&~V%oX-( zuFv+?H#8q0WK|$=W!)4&wT!{is4-?=JuZApP9!W-=z-h0X}!%plxep?J=gR0^o;GJ z6~#s%Ag-hzs+cnn)P=eJ7R}C<7K-#_K}AIlo45#dQ`30ky{#s~r`SEM#DNB7FXSNh z3=8`}a*d`Z%T7yy*Jmais-2A+KzAG59xoW|I+@|_D|iCa{Wa^GAP=jLIJz=U}nbx)uj~48q&V2X)mH;{7d@QmY{f?5k zX`7E`NTVOBjyns<4v14H#~53%$t>cS0xox+GApHIumR6J48X2SA)2S*f)#U{>^!oZ z4kc;Wdcs={IS@~d* z&BNs8&`vW`eFXRg?@wlZ6~u^TQRs(IrDwRVp>?4lNKKeS+x_ju!6QH`5p`*|mnR@b z5KU{Jpz+6q&uCB;Gu#hcRx?PUv2&nn?$}UWFwc5XoE2+9yPXo6cAOsbrbm& ztjN`&>@6M|VeLFigMkT9nPEnFtrvV;1U&)0RL<=KGxCo-jx*fw(`uoP+KO9nsQ;oQ zI_uFs>}?1VIN|I}jC7f6ju;uizsEp^Fufg`B|I)L-DlPZrk(v+k{uhQo3D^?u?PZH z(yrzJD}qfbKPE3Hx1F;ehDW4}t1aywYBsg*8*Ef>0llp$v#z_U$7dnQ#+!1npsFg? zvCY+JS?G0lH^D7kYXysErqK+$v*2iZGN(eVP zhmC@9a|nso0*64a@k=#W=iVA#cw7Xt@8zF`r@KgARp-PACDeADn8ga)?(R{REm}Qu!>7nn8c(Fp3;p3ANV{@!|;dKTDF#FTnW7)fXf(WI}?Iy=OWG zQ~SM_R@}WSTw3m6=v6Zg8K6z0b3_9ftER(cf9Lz{IDe@PRolo^|LyCZpPr6i4rhHN)vv`7sgBe=y|}OF@qMMv!xh<=}%MX4@byDjK=pZ1d=^wwv%9(+GYCf?nwQ zqm3fz6c>DbeTOO6aMB^#zXy25^r13#P@w>a4lgIL9wb(T0wnL(5cdJVoW9r$Ck%{| ze?n40(g+7=_by3y6yK0EZszXpj<-Pl$kE=u0z=qpRWVUfqH7(YIE6V2^uIkpSmE6Y z9vyxSA3AiDBI%oQuq+WHd@vm_6rOrZ@QvhYcBMXzvWDFmXf{|!H!(Sh(WVk)9yu8#N==s?l*-nd}^0V_eqnc|`lO{;>-%#){2b1vUP4TnA3 z^XTRO3PIOiLT-hrm6p2tv)N|iT3Ct{k+q?7`+(QyEsRV0Ke}59?7DyFj;Vh>y+L4v zLqEg~UQBI$C{u0 zuu8%sT%(dxw_{_khAt*I8lECp=Ik;-{NZSe1skef%MuPB_*YosdCYL z7ZLKgKn8#3^ar1wprl;+Vuy9($jB9y;DZSH{qll&!`{7+iKt&B>1-ujy*q<9Dm{(L z{+BHrXxaEyP^6(s;S+o2!*B&;p)wGZwQ z_wLb5YP;E+`sBmB9WHU%FIzx`!4@AF)xmN#2f8OL`ohow1sB3ON|}N&6xND(Pq_7@ zKxgaT`J#=9*9OW>J}wra)<$2k80sw~9a;&A(jvKebsL>-|NHmlkXp}Iz|T|zyKdFh z*+60C;Mg3}43CFJ+x<{1#{PJ%-RyV$^cMcxC0J+zW=dzO8x~Y9BCMg#z4P#ppV2a< zTAi4hTPHs-a{w!Tt@3_d@K${XBia7zO$AZA;*BHxuUT2&}+0NM66IW%9UL2qyyrA&K_G$$-xw zsK@>60tlonOb6Kuv zSp*>DvzSYn2zlVu@bU)l_rC`(KD-Y4bsbSwy_Wcc9`HK@8ut7xk1JLha(r^-iz5@P zB#>A>dTJoKB6H=-iPd~LsV6s8^kxr@?A&vf2L7dZhn?@wp&bAq>fn&oFvT+Bbf?PQ zHY;a?C=5jXE{}5%tTV#R?DDeKWe!mqE35ZtA2m3V@C^aLF20R{pj*Y^aMbbnOi?wp z7I6DBr=gg%sX9(G(rK%t^ZOABW9eCJN^3zJkwKx5eE__@5mB=kQD5AfNm18B9jM@m?@1NIwV zxv-^Gqqet@(Zeb$=jAZ=x;do9g>ED_w_aRcZp}l&F|qh?F!8^v(&VVc=&9j5h^my| zZ`Kv`x4*qjJ#4F%D?eiHGWGI_Bv!+kA@2(O(nZ83^w%gU>*L(E>{9-PA{L`6Q{|HS zPnumF9Wz+TPDlk-{IH7%W6I8pMu(^VW79@$X6g_bVlpv2><&(5M&P=|(A}8*=myaR zg@nJa8=ac+{k7s@sTT7eC$yq^YY&a{KDxMDkWio;C@t<3v zyklb~_HS1d9^Xmglv`ZO})0Ym_% z9 zr|~1v{47O>u~#r@#ct01M%?|4p@at;ULI=tTsCExi&!@JR*vpvG=BUhO0AziV?Mc_ z0kapvzO5MKfmBFnf(@L_B=G*BaDhRf@Hztl_QT8ncdxZShgmpl{4w$YOuF&q~nm z`y|rs+e4`7!LnyyW>&AtOokBvnw?$j>wC`m}X?CL73uI`0iA6BCf?BD?Ct{OqDgH8d^Ew*K0 zJ2~zvzKYy3@49!O;)X2pf3ki{*cM6k{Qu4I&3mj#mE0;Upu9MgTNRO(ROavY`N152#4iU@sRssMKy?PeF3zs#*y8-IBPvYJ1k$6@XyRFx( z@dYzn7vL~Kh`!|b!H@kE@O#;;Y%xdPm7SdI84$_Q6F1R>;is2wmk-qp8QFjKpapiN zYDRNihAwj82~Nc!vVW}I3JSrb!RL}kQHn1mrS}5^J?XRpA|kZuM=~B?nuK+SCZtSJ zdhnvVGL^s#FbH(0G5k2d5%o-P!{O9=$S2Y6?+-<`f^8a$U_Zg44a;Y+ti-7;GV5Uo zl5`HS0PCpg1l(YfaMIjOLNTtus)H)-*r)%iAssxSh%b#{0Xk&32LZnom&;)rocVzs zs-T3rnhj(J^|M~rU~S>Op;jw`SH94UO~vlBp|_zQE`I*cU(cjQEoa?sS<43r?gk1x$gM}=vIDHv*#wL-EP+<&*k*_c+ID!t0jv^ET}06i_=@nO`uoL( zncp7qJd~+?eCkz)`DiN58{jx|>lWLR;XF4LnQIe9Dew#vPL+1^4|>K+<{rWY?> zAci3-iLzpDIX*D~)xv#bEBDj5i1^IR)EkRl%9D|~bMM~|LkU$`tO#cAd%VdWA1DDF zBK#2;i<+mvXGa`-S@fveyf*#wlxzrZVL*}&F2&G?53ouoTscTI#wh*rCbp50t&GA_ z4myP@!l3Tk{QR)6$|XuQYCo7+AYRIze5IaZ3@a#@aBaK$FGocR1O*Ulu@kwFX9q4V zk(a}|&_?DL-e~=xh3nu*b#4MjU1gt<+@e2-pkHEAZh(~C{*xU2pukaQubE2+a z$Id91`&+QBa=C{t|vvSjtn>R4AvB92H=(h__3PvpQ z&*_eARCHt4lqPJ>G8f=6`V(9kq%CE)LHX;Y+~}VU1ydpu&4D?Ez){q-J2lgpnyhJ{ z`efW^70^ZNFMR1ZdSbC`Yi=wHsy&X0w30m_qv`w?RAU&pEnm@hGB1uS z$0x{5WDHEWfBpdR-@aQXn*QV4M;O}uZ{=C{e}3Bk-CxobhsHh0r z$TNFfd3MGIJ$vz@5nE-7HT3n*LiCTuBAbJetU}GQ_h0UyuFmjUQIwaL>=oJ40>qAo zm-o}BPZ)&C;6FV#wj#GKOQS3T18yQ3;2`j8_)TqJ*S@V1$i>O|f^aYB1ff`AW(>U` znh0Q7axyaUH*b#2lC8E8P-JtnyC#4kK$|xssmQd+HvCib2JMB{W=vdM@LrS!Xf3+{ zjbQb(HSzgtfx;Hn)g`Ywd3h03dJTCl0n{iv_MKub=7*1bZLKfbe7?E0`H^6l--bGX z7yaTR{M?v}f_iqa^kU|vUn~7>Mp@z_0!}pCO0VNQMoGQzD?`hA8 z=j`r%4(H~#Bd>I6*>ldei8iI%n`W~20JnTEj z$Q<>wwVz>>q<-M~pB9LV(Asr;xCmqb%ebe9hckNQ}xE7AcM&?gO_ ziezSCF?z|_3qczAPt8eKU+HlGKvwEeuZ?6^$o~}=4dWJozd&)&GB7W@uN=l8 z1eGY5Y3XTcXvM$dxuNuhh4S6|u=#+M`~pfI%=<)(JjltoL(zkc!&E(+tMyM7Y_A{4 zK?CvzjU?0t0LcNyWAZva*Te<^?(*D6JNg5#VMGCoS!q3VOn|GgSs9MXy&u zaoDXWkJF5y1%$4&Q;>Z7I41NE@R5b778XGjIS?%I)wpCDZl?3=Asy};^rQ= zL{kF;eAVCGyFuTYmmin``7D2Kkc{69E|Y{R07&78S)NCBY>F zo5rxA=rkcHG3#d@+NQJ_Z7>jha^ z3mC2~+&VJ~8Mf=@J%{E&Cx-zj3_3Gu978D64Gb}+0B&&q{=@=BCrlrOekH`m!-;wt zTN==?ql=N0m4$`Nrwo64=)$kQ zjkcHS*4=GECkZ=+mmM9=jf8p60skfX?gD^!aKll!oP@(h7~xe{;|`-G_>>rzlr-tg z2Vw=dL5}wXg@vm+O~u0MYR(?Pmg2@rnC;-Owsb0% zkIQgFoBBfqFR}dk z9YQhTuPbhUI}P-Hpv9w+_$`+`hGAocSj$ikED$I%%%JhOJIj)@vqy0>A=H)v=kw(B zG0CURoT}tnKH9JV2NF)~F28y6vE`v~7EGH6;4pb_KHf*~H9~ZXAtrzv$pBGd;my?4 z{phxqxzukI+`oh|tr-|9?jz(*v_0sSG174V@E!*SFhs~+!k7@KFL;(%j1v(Z{bPP! zTUQtR_n-g-y=&ay^(tNgNG<>^lM)j(`w!aM5*q{vkJo#rSOQhLa2ASo+tEqF*;0K^ z%s-AM2J|^=keGm4xcVj)T6TOa0?N6uvwiyJL3peI=}%2bF^|HTsl_67ho7>NKQ>bX z(L$W-y`7P9&dJFOcLf)WHqdmZ6h0fq8{jm=zcI&Q0rd(8q-Nzia@g>q4mJvZgTY~~ zLWV&;n14}kq@l&+()=Cx3<0;e*y+a%=4I}QzkdB%TJmmgn_42`LYdU5mz|wXeYXzb z*>Ccnf@#h#pk{EP#GwakbfOO_9Ki|*AJ8oPH@-j$W8l@qYR_OMkJ&tyGiC1x?+pNl z<9cS+Pp@I7svs--9cKZL+`6GLHrKMjW$$#=|FXLBw#)6N#p`W6orgoLOtAp>2F(?QTU`y1TeSZh2 zNM#@$T{NIQ>GPHN2cN@t(I$l3Lrp^i<5n@%2RqXZ{=k#R(Qy=_0~}9_qqmxxnqcUI zL+jc5o(N$CX<_mu9KpaMCl=+sT>~>0x|0Y^g$$ zYBQj4mIVbHUpJznmKPU631-aSu6m{Q;Ete62e^gJH|-k&{}DhjQe}0DQL2EpCI)<7s2C+yRg-y$7l(NdMnzedY9&{(3K>L~;#SP7j{3l`0OT=5 zNXN6U!HBti8=U{YLTdrveHwUk2-o_l(3?{+-<1<9K<9aHC66 z$R60<@)PC{2t}<5HT;9S_aidj1)t^u)yikwxf7nAi@4G~q;e9*T&=HO#V(il;(_DX zOiHC_${$Xa*63zn0>(`^S;L19PJHn00Q=bCE`E&+1*eMK)@^_)eLnXu;K#Xom3#st z7P0i(w*ydU<9mmOgp8=ZLKRF1o!Qv10|j3%ThBorI0Ic2S8Cim%3r)@_P;I~*LZ7` zcUG{uQdHM+xn9J`m_V_?1ORu5rTd&PsjjcHvlyYL_dP(QyNb)t+S_4XLgaPkkGJFE z@F#b6g@(DK(nVzk%aqXhHxLQ-4-BNsdt6;G(>;6`_P?1!3SB?$HZ=S~mJxd>A}_xJ z#uXw898UXQy~_67t)tV9vyNH*NRd0}1egxSHF&^oQ9c5R877t8iLT_L%A3vqh=LJD zc)f%4+_y}Rx&uC!h{@^0!^0qlz}gg3lG~4hH*Tb&Hs_f@z{;-o*4K}M`3#cSYX6>e zgGX@k!Slu$YxR3Nln4t9_^F*(hu~fQ^jlGD5Wtvvck}Ptmq6>s1H*@3pjew3{5-6q zb0`XZg=3%XEkpf(Y|Z4~8IJmb2Z*c=S4!T@4v9+}zS7(F!?y?UZZgKl#|Iw-iu64mF!tixv*!~$aief_Fg^qTil;k- zNPxRyz5}2=HfCsPYTn>Fkg_Jx$}J>>tu27>5?{+n56zB^dBc`coO~2X*`AQE<*&4 zHqp247@iVXG=j3|7zvvogk4ZA3s;(6xyqnYz($2TDF05uB7pCl-_P%2#TmR5R8&-| zbi8SXicy+`VkRPoyuYWv-xvKGUgfvqco(epKo^5RgzS3K#ig(9YR7wF)E>7`SVWAW zjITrcfLos1Z;OsqGY1Qlk9ag1=;>M2d5+_+fg|p_L!g@+`J?p>!+SV}%rqSqGz5nz zB|;>&lL==|L`Z04>5l=MhbE69^_M~+ECi~o#6oDt`7iI~FyTk?4=>$IKDgVO38i}Dd3tVc?#q`KJrDlAMBL@#+&gzLKZNOrE&ZGBzc10tYp+40v5}EQ zrDMpv77R;qa+jBu2m%q;Zb3mo!f8ouu#j{R+*J&8#cdmqcJ-=E?WH|NpCAcK8i;zI zKM$G3vtZ+&%d?YTzHoAIbZj|{Jw@0X$$KVJk4DkHDd_FdNv%tnucskdRd63Bo9S&+ zLRN(dDekR;_Y}Rxj{^ruO}u=L>Z4as7{g$OXK_<8cvE?KTZ7_BwVz#g5pwDk0|PEIW+vo{3sVqcZVj#lJIh7&LO2M=J+!pJMb``VzqcXe`X zstLM7o-%~WssjPt=3>@?ec&j5?x>!gnL%TNI(7;l9ZfRoO8h$J?%lmga>W?co&EUG zCdg@gYpq)CC*-f%AWi`c2DVXChebr_85#zn&BVLIz>~&I0|^)^r&>#c&*lxjQm2QH z0}Mb@y2ALqRl@D#!>GISHQlK&PKowAibfbkl)f`<4{RxW!%V7^#H`SWX#jU1FWgQm<;I&oY-od0K6K;?_RjFH&iVgh%5V$i(aJH zQWbw$Gsmbm7nvE^L2AR+qiK^v=n%rX3!h@Fj+|LLkHcMv2~%0zx5W^E9{6`n&fv12 zK+y%ZF;3`x`7^lLsC_;@@Ok;}T}sw8u0(2uGb%FidkTS{sNP=)k`zG{#;3;D)g$G% zur^8Dydp?)TA2G-5LKce;;Cjv3*Mxs*=3Lgu9&7kb$8L_dvrg zAtuJ&)EySLHQ3o@VKIR5J3+2kVYrR<2dM}#-DAm$takveZDp)O2!b?Ln2TdX%9J!! ziP9bOx}6`+jCJjME?crM--_7XRQnlP5TXFFc_EEgj`vFnZ_3NfMf};x$!YOp3^)$H zU=U=9n1F&AxhPs!1<@IV(e3S5&PFtGHgAhn$}K2xMb}*$=f0%{?6_Y~@a_t}HmItCNCGUGva|yRzlp8xpIn z7BCALQ>An!R#D(bH;He;hYS`!Zj^KwbuQk<9E{X)_)(Y6VO>;y4n|LVwoIlWw}QNA zF)j)2F7ODLA8Kl7V7EhN*;X`^d-v_jTcmAv%oICx`2e@_7ItZp4JALbV){Cg3W{sY zhmcOPcWvH+R}PMC8*}_>*sYh1*?BnZ;E3S0pD3DFf|ual6Opc3d3Wx#iBH1qIwv}s z?(3koot+AXy>H(pz6qmc0p`Nfl~V*H1#kiw9FF@q*w`emE5T%(F=0-jv;;HQPB&eG z4&MHhAUta7SPQ_>jU6*chfiqHM~&|r;_qR54JitZXOLI-eQ?NLx_8)YIt6C>Ca^KZ z6#IOpUxh3O)`Ry2fDEp6usA|TOt9|Jli`()y-`IbbUJwwi=N6rV0AxWf3Q0!h+h{V zTenSFdOGJW+LCN2BU3+65u4UQ`F>U=dVnA(VvL6*cK_T*gW7c1N2LS(LD%u4WmA7l zN=iq`>~nkkY3HQbuzg6SYioGtAi z>!AHW+kxb8@BV#FGcl~3LR9?4x#v-k63GPQi!1M?9N7eTdA*SEa6_3MhG^!T{ZJ1V zT&Bhcqn|z@-x{`hxq$tNHv(Ybge833z#xS6O4rD_robaVM3DR*o^x9JG50b(2n_1{ zsVUc)=`jo>uW-;fU58Op4crp3Msmh4J{j-ns^p*eW z;Aa6s5SZ@(V$;&n(7FrGFgO6$w4WrIA3LV`K_Mam379@$<1nLubTq5`sqLW-Ks&RH zHApNdt}ZmHj(7@u*h3pvDDT-N?kmX-j!!@Kb)z5we-M5~n^07WDRVBY?Fld6r`uct}3eSp2&=i5q6e|+=^@&{oCP69u15-uEfc7~ngNf{0Y`*pDAkn1+x47Z^6ngcDqJDgU_#)h+N5m5@JbF50p z5K1~z2j(J?Y|z-_n3mA=&`e{jjdnud+gy69u<`r5JN%DL|>s!Q{OX#4YI?d$?$_8$n$}d?<6{py00M9DZ;xN zJp~d?Z4&bHi|N}NTyLUd*$cz8rdG%?!_E48*t2QGtx(it%exjLz<*}WS z(c@Er@V!3oM;_H}WNgeckhyu1;9|?pwBl~<2V?yD0W?4GEE+?%R-&nxemf?Hd)uBk zLA>K9C{n>Lac{!~!Y8b6{Q;5X>dH#y55})i zb#A7?Ksy+<_WzlJsy5UCu|iAk3M!&hSb}M7=V7h@*9?oMCE7xKCy~2hllzz*$QJ*a2uU{w+Zk9X&eDj#r8pamaXz;7pI{GjaPSju_0C;$_)+S_gHnG3ZtTC8|9X0=ojue6t%uk) zwQjt`iq4$PM@G<;qq6%PTWN56KX#|=Nb*aROm_vY0~UJMp~J}e_#6MoMCVyi^P-}S zj*1$W`Xazh%^m(g@Q|D(k}%WYIAJ3yxEGHtC25lg1#S-7TJNO(?rwLiSK(5ka);SJ zxm;FFK{$H&?AXTy{G_yt5gebZcj1u_q7BE^{QOwz@W*JQj<|dVuQry{K|5Kv`xgsg zKNo(v6`xZT9QeugrIkA>n0@58=PvPX>E5A+JAf_0N1!apDEX$&**( zd{wDVJ>)K`OOnVOr+rU`HsIjC2>jy)Ko9snIgBH_WOI?<24hE8HgmxnwfAR^9JioL zXyBi=v;-e%%4yKy4i9L(d&Yj*QZW?!u=62PUv2=qE28pU#i;}>)zgqTFh`f zhtOse1U|v(5!5WrxhNYdDTRnNc%Kh&DjcdiZf{f4-Bs0 zCSRo8SQDozr|O2&z!#W5VvAl67CxnQbUSX)I)+2zzI>mMri)p%JzX1|^1P2FD7bYP zf$TmLy{-@2In5Qjvcf_S=n>@PCVTm>x8pbtG%|B?{>EiV>p>F?FelAc1KAp;tLG<> z%g1b{9!r*FWo`JK1K8Z7dYKT<6F_zwR00?7m7%{%9QHrZEsJn_8z9;my^)H~2>I^k zjiuy@>0KI`QXh9mrdL;0@%-^Y;L1_%EkRm^t|4~nGI9`x4<#W&77o_wy4LwIAoJiW zuU}q3K-2W36%a<)H5-~cshgM}P{c~6YT-3FJM*84j*R3hx%c8AdYKO&;I#35st0Km zL_55F`=nJadKNUnk%(iN!zgEft0}~5Iy7=gl=I+ zVU>f;A06a62bnMu%e^N`DanP%M+t|F-L&Saw=TA3AjboN#kZP!UlW}}r@W3>0p>16 znh|Pj-QV(z5`8ERP_c#&T9pD;ZEhX~MVX|Pz!sX9pP#cnj7lCSUiqE8vNG3?i09a_ zIQ{7P;rXR#7|G9pN_RBCJIgF)%5fN8E^5J3_q{z^0XUZxrwgPK#{q$R+j^g8+uYpXc zj(CO(uN#rtfOO0Awi=hiT<-`lcfX@Y4ttUm`y^{-k-Oi%dDEKbfvLfm!R>BPYu~;- z(Pt}9AX*G-*LX^_G!2}bckD#%61xN30W6BbBP0c&``9Q5RB9tTV-Y9t($_%%jb|@d(?NK zj6qKb#h7@40oe!{dE&E!uVrxW)DE%_LIX{`cMgi8Z@(=u9Dm^V?G8E%6rLDnVJyoZ zX7co{Dr%%aI#0Np0j9JNgO-k&_y6MUJp6j@+xK6TK2cg!A|$)5A!Sx7Br+;#hq97N zk(IO*QKamK5keHQl9o+fvO^2WYKSuOd%myh`x}43ugBwi-{1Qh`h4E+*Xta|c^t=i zn7WFcBhl05d?ON(2bAwdruWr(BKL`cq;9+kqv#hIYlU$o^SU_0B-5v!MPW+-UEW+> zGn)^@c=g+aZaw?mT08+tZ2tZR)#xo~|G&uV&YU%i4V|JZS!N+*>9o14o=Ixv2!8H7 zr|cxZu&|$euY~Nu7>H++jm&6oU9%HN^>KK=}Cj%9lJ%5QsFX(t6P0U zF+`9Sd}a_==T>M@>_&3XE1x*nStho7fnGQL*TO}zxH&g&M18(>K+p*TnItlzfC#qIzS2nT)h=03WGbZ$@}T|-xs zFn}l;KVuO^*+Sp@{=nOIGD{|^DdR)(zQ*gqB*&~MCoTN=JVh5Z&B+jbf4L;hfG zJ_PUP)7X=Ju7MY$5JsW!;LZ>%EgUJKcJva*lq!Wu)YZTu;>}AV3Lb z4s+)U4y5+mF~J;rT|(PJPMe;+{yLQwii$8)K<%1Zs5T1 znPy%`m`e)hO>Qp*F>{gfSFhI7ipgxN1FOi-xF_>$NaDoLRezLCX-+3Bx~Ka3S9+IY zJyb*bjbE1<@L8b0D?ge9zahiAXxY3^hyzo(i+hK*fKQNQEARStjp#<)yK#DsBUS+G z*8LWK4?8{g?YsL^72e9XuWt@H^w^&%m88GGlgXZ|>{UrR+BMHxyAGy!m0G1=<9B0f z!xlRDsk$?eAJiz@VYAAVVqvE#a~z}Rk3c|fy_GgHvtvv1*mc&aGi1M32Ywt?j*aR& zRa40?@<|UmCJW)9U318g^EAo!SJcpR`zry*l{~8M6k48|L5jsWwD>g=+NWQgQDuY| zM1^qz>Y+n_|C`y6xDoCO zl$OsgQ{r{Bcy}^a&+zWD`f3hcE#5<^zDnx>8^@QuzPhLB2$T=jpnnI(7%bf`afj4+ zNjD52;$vN%WonSpO~^c_va=yi#7>iPaCiSwR~N)69TE{sO!m3`3~B75>@hZnSA*u` z_Sy*+ntFO)>4&mjQS?oX)lCmCU92e0!gGp+v}PqbVlnY)>-aw-7{nQ!8C1S1x~>@S zi1tq0D-ONk-yb=k6Sj(7Vd>*zFU*B&G<8nwXxrEwlsTeo%JPVhv!bb>`WndiRb+heAu* z!$uXuskXLusrr*dPVd$7EhW~+xPr6l>&u^K!@^14#s2RmODeOFIpw$r1d5JU-`5)@ zjaKiR0#Gn(R?^wC29Js|!{0VE-1@b+RYD}{7TWZ2f!$mb;y~XNohNa00xJA(pXN`Wnr2W72_662u z%41<^DV@89QOAqdug4D>WZ}0^f>KIZNePA5jaA*RLu>*y6lyT>zFnCjK=j%_{|N^O zJ{0(K+y#c{pV|3py;ZfDA!yOvvpqCQol?<|xQRz}mC&vTzbx&kdV#i@x$*2zLLbJI^4!IX9+=^; zndwi$U%~-f(6(JnU*_exh4C;sO3O$V2x$n(5SKW^5MccNDQBLGUbg9Mm?*5^DKxGG zZ)Yl60UnDV1U|DI1ZzsK-nvI+G`rWS!G7~!jq{n%bwoR{ATg|S=dsa>?`9WkaxAE` zvxLP1zh4zMsq;32V~k+JfK$MqShW`yXATM`jIP1LB0+v{jq4F6nGz!rh6?-cjtZ3_ zaE;5Hu_qAeuaKdND=0aWZoeEj=-n%gD62#4rh-^g2Bw|=vCpX&$1^gDp0yjBm_*0K zFgukPCsEcGK!RaBM)`Q!`D{k1t+TVtOsn52T~#NL&%&90!&}S<(GabP*tfQ{4_B2% z;{X|#uUt{;e7iF#iJ?I#dV`jA&UB$n-v`SE%=Qpww7($aT!UUhDZ-OWNJ!8b`mv-L z+dNv;qLL}9f{X>(GJu@Q`o)Y5A+`a!7Cv8Ww3i9`iMc1Axg`b|&jL(pEj!Y%A^E_8 z_3t03kJKsMg!pyG(kW06vX(`9rJg#alYCnMtLJJ!XSnrfk-{iqZt!3krv}=+x6S_J4zf0ls}(}p7yyE7hoMc-;}ABYj?&QNB?8C zB?P8%Kk1soD9-}RoejWnN-MzcaUl(Q>kLjI% zXX5VNPo6%#+41ulxMe)9#PwZ-4bqH1`Y5E(%3Jrnw{NuExQT)n=!>MO26vRFOq*so z`vFT7T3#D=NG*hE!F4r#Wo$6Y*L03+Il$);KqtroH06iTYr3Qt_Ozu(d8RDnBh))`iyP`2|gQ~>e57W^Rz z?dypmAJyHdsW=SG17Aw&kI^i+dX~r8yu4k9*TZm_Gp7=i`r@+ZqY&7QREIJm$x`;A znF|VMp0N#czOZZ_6%`_wc>~tqtVM5u1;V+tPpSGKpRF8_kQHI=P)N?MX?Qr?g(C6R z`z#=#^zQ7r>{gonn}5z`Th&{6&(LpeHN{f$IVBR!Zs+rsi$=Rttt5)@)#;DUnXez> znz!XrUs1Fd14^Yfd6%P?E%q-MjJESN5U4puIHJRN2syy=j6SwmY7^8d^(s9W|2CuSBCF>Watb#Fah69sw<%9{BdueA$tqh1EYc>d0} z1OTkBt9#^a$OI9dP*c*{9!i-I_XP->Y<^ojgYaZw+83$XQfpJMg=6UJsVc z_sm$aW&3uUZES3=UbtTdz#GIfbhN!L@m_)Ea#A&+bMC!%JjZ2lUgcfj7JbVS_Db(&BA z)X@V$(uzQ2>~j5xV1cx%N@6;@es}Ji&542waeF>j{|UNwH=_aHH$K+lnLQDOK9TW2 zUQ2sGBj9bCPUx+wtjsIb+*4KMy1y{aIwa^=`o$2@_IxJZBl-_f?CxAOck~zX4KaA; zdgXD4#H=KDMJvea_~%h?0#umbCyuiSRoV`zTw$BJ{_*Zzi!#NUJ#sH}7fM+{1_LPa zXqjRvWPUS?oX*ms(If2Lv*(oiHMP$<`T44Ig+()kzouS;KC7W2?u+Er%){iYPS`Mf z$TMek>0REh15yH@xoeh_3^|3_ZH2@jJ5PgwrjeIa3)?UD_j5BcHfB3|GYVH;{IiQI z26+85NNw9tqZz*9_phCjRNKZdBHFxp*4(+{m{56)Y*;C^=9zIoj9?C z^O{U!X?smrENbyfB&K1 z-W>!*E$!dluqo=#n{~VFOxqfyB&1e*ZV88TBY-|yeIO!^|GL(!CYQRpMu^u8ZlZEg?qRRCB=Q`&D(nM0AN-unB*?(&T8Ps+=yKYqMB`N*)!uJQWI_#KZ~Mhq4Q zyAki`@YTmACrzBW?mGbMD;I z;gf(tX1sp=_;IrL^scXou`e(0NJ*K1kt2z$E_zo=%J$e;M)CWy%7R+zr?i-r$_N_m z(68>kzP|g{1EcZ<7Oe7Kj}r#t_&#q=W@V}N?fZ}(;?AxS*)~FfislZ%m)6WtHh7MzE=}Rrn`@kkWJ;2(+V-aza*l9H}B*Y{ggU7`J-E>dl zCIFgD)kZ*cJdP~$Ez#lrWo`OQImsepEtR%;+=Wg17VMd88}KIWJE%KHe(xi#I77$| z(jw8s&(wL0g(CtyZ2k%~{`%7ozHqYl47e==uLt(db9^{mF<-HB%}@q#28C7(nUi*?XK zXw^8*)X!V-d{X{DLvG)g6jfippz6(a3RzzCM_~G;1~SIf#214Wc?7o$ik zD3Qy!9S#t%rb1%gq-$e|MFB$|vScNY0X=8_p*MVwjJ>6~NCX@`p1k z)uA>@2Z`PAo+vNcXb|4KYTQ6!C~K+ec+VKuFBmsN2AB`Fkq=sN(sI%yjX{Ho%F2f7 z=q%?HS=<_5mOx25+u@8Vq_@%=H#Y5=cmi0H5Ik9P0GLVY8|J;p!GCe$i0?y#-we%8 z^78lZBq%wG_mEY!lFZ&XtY50MOP*A5j({Vq`$d^kZkWzX2}nt&QGQ@xx67o8CFh??Tith-E)j3sR zkkYor#7MbJro|gaVL$Qwii&*2)A6q`+p>V0KDrYd#5o5iYF-s^nbQv(V7$Xqh?#a| z|E^sNe0(-9-Ey!$tIsTF&)&JKjph|#b4+0)D4 z2hju=7CBth)m>GviHFyUkhk9Z`%KC&?$dp_!OzEKg@--nI!uE=MPTB@WrtAW03uy9 z{RCStU3amNMKi|Aci$Vi5N!T;SZ(>l>ohm~zMApQ0zU-4Zo)rTGREZ!*07i!h5S0p zTuN9q2wR_T&~TD;0|hKgUAgNzo52)JXFhH+DQ3J#(9pT3)w2G}V@x@%3P)&dovQHr z2muxn1X1{C|I@}qNM4+esw0+%cV$mxWV8@3l^;oJdldBZ9W3KE>;{ko^#hrc_zwoo z!qFmQp^*`&b4wVld9Si86DZjXJ{f7h`<8Y1a2^+&vvAI&c+F^{aP2620(4_TL%_Ey z`Y3hZnnivmK!FoxE7M^S1OlJFq~D&>={P*{MLFSOc)@}45y_X+wpf_1&72MERX7-& zI^)r!|8`Dbe+@`yaZ!;=)j|Vy3cSFKpvF!e2Os}D(S*|_Rk8rXd-Ws_>&w)wjY=R; zpbn|rexPQm;D^=eo*;dBWUbj!`1F;5MN+eiwTL0=?QsN$tvGTNJc&y-VY$bsU>(sf`%$u<=Z5O-y!Tv>k%= z)qMtUrj|1*NcL#nteRNBNM{TvEFmOE4WNy=aR3UV#@>HyBhu+;LD^;$Jf_^kXojqM zb=61ZFGt8}21~8Zb%_@*_*QH+=f4wi;RZu6YK!5&!}k6@u$IH8la@Mr66n`0hjS1+ zr<4slfR`?>9}Kg2-SK~IeU{>BIC#a)4^vg6+Zrl1U%uG0tF-i%@bGZ%Qpm{LK>jOR zuOB%wWX*=3oN13sfu&@Rnn0B2OdH~~78hj|7Tz*Tt76Ql!nQl5lM1LtFNTQq&uq#my?4xb_FIG+B12!Mev z2d*N8XH3l?efR8^2|^6`((}gTS*%AS`v{bK;wYX@J!NGl|F|ZM*@NE6G;V(~sNvb_ z=T_?(jB?6MH8X#n=j>pTMT7To8kD3xqgV9TEj8D|J|k<Gv6(lmuw*trkl;DNb?tOeKAO|U8)siU)S+b18-g$pOUCr8Oc zNeyWfXfC>E55V#7{WqVm$9jUHtVre*3)>#`m%(k!H{sCvc6V-ASur71tcOqQ6suWt zQj*`jTU2?`Y1XVj_O1R_e>h=-{XoaOqglHz#BrQ$=x@<68L7$oE?cr>s=a+#A8B)y zR^yYaXE`~&udbfx93VK{MotN7$2O$5%k#*TCJ9I=`-iYLF=gjlf!()5DcYy!l#7(M z)+?q}jl-O~uj>JAV9Az8CcP$2Fzz)5f5B_l#-)cHK_mcs=gAfMO{8JHP*EI_dfT@9 zgjH!n*#YJuGWYAs2mO9!g)&XSm;G)HFE8rV{i2qrbDf4z5<1nC&&PnO(yTYk?QUsl zL-&2je(k1+PIEAO!38aJ6y%@Cw>6?kUyZu)iC7RgqST%NyU22E`E-SD@#38tMWtdx z!`mjF%p~A4>O6blLIDhOOm(x6M@ndKK$J3P|My-42F#cxIRso~v<^#$gBpi?e*fOr zBJTL{5lf3~WQuXMM|fn>soRZ)?11r7MC1MZy>t zvsz}}YF#UkZ@Dj;T(lshdee~c;ZlxEkMOTU81nlKY}51fyWutIS}G1*^HmRRlr=k0 z0L8h=Kw&d{wZIyq8w!z8kJs$kOEyDgb+_@-M9BQagv;_)Uv;S!TS_Fj#jKewoU4R{ z>cYi~zMZkwF|yFvmg+4`Nb9W3vn7c_p7we>LZ+C}^EyUPr*l80HdM1@Q=?wwfHkh0!#oWlhk*cLn^yH^kNq)_JNK)r6Q_>S4(YOc-@d*! zrzJ?{Oh#^&nlt6Uz*=E@`-I0Lg5 zFx@i6Wy+U#?uwTVO<^`nE0a?E^SUrYe55qcD}yMFG>JdmP=`i}Y#iC=KBU)*RVlPw z$A-*gcA4M4>u{%Xl|~gImJo6GccR14$+Kp)027#Q3?cyA`)EinhUBBC_r5{L?^k2v z68lHH0o4PJwWK{#oBRV&E!H{VYHL=O`1|<{w0kP*B8*EMwXA2%kbC8qK3lA2ZyO(h z)7tN|G-dMqnKLII8M3r{v56&nC0qum6zk)zMt9ZYXJh1{y;rrJ$)hnceIm?{%$PoX z;T@%5vp=+<`Jv}k%S!z=?;M7WXTiL=Lld4$YfOLC3OeZYWjVzoz3jkPV=y z8&F=2mHo0&M$O1}za%beIK#{n{+mQY9bfLfjuO}>nxCn?Jl3=Vt{vGmV(=J`P1`o3IxzK9qA>Q1zGohqfDtdt?&F?fa%=AsyiE!!KJ90~Y`$v=tkX00YVXh8L_mekHu^p2Oem&7K}RpgAa*EAk~ z7v022LM9_t#t$pS55o)+(Dr11*6_0bZKXQnkWgBP{XMs;H+1N4loSMUHQIJH*f4#f z+dvglXv|h}+=-WxUDph9FEYK!(&UxtRxB2)mf%@4YdtP<&QYxvB{HGBku4?mrP}|? zkb82kUP#Nxln54eiSeQ@Scg{6x-{C@czIR6KugQ+JjhJ}&?&wa3XLVQx!t=IJQ4Yt z^Z65iVTfg@Z2Lb=x?b@5l&JDeT&=GSjicIq)(uFxD=H{n4#t{Y4$|Vs@#39>ly&pP zLgk0XSWi%)WM?I3^aZPvtHmP0&E>;JQEw441;wzJOunsrw>dqVZ6_9gg7J}RKC4o? zl$vjF!>Hz=3Ih ztii;}bDz*0BL7VIsnM^0&EZM*Y$R~G<4Yr*CGX?s7yCq>D#wjkfno3S(k538QCXKT8`@nr4$VP zW@$Ls#Fbp}Q?A;SNG6uQ_$HdIbE_uIp;&k?AuOsTG^f3tZrajU@%_u_N47z8gyN!9 zJxL)VE?hO5X->k&h1QTm_u7gV3v;C{tpk30bREkrh&*;B(q=%=yL*D-;6XcNZ1=b` ze>CB$BN9mu%0d%P|GD!0%ZSZQZ|?Xw&t~9`r_#Kx3m`B9Al)-{*~p5&)8pFoh1^s% ztb35t@5aYku0E6x8zhw+HvOEv8OyKP0%dc|1;p@Z)K{zRPbFw6jUOs`6M1O(qFAK5 z?`@+r_IEc`H$+T}yXF$w>rq~78MkqP>+Hw#hhxw!e0b^^{;@|L#^&%sw z4sO4L=Es<$5N`=E(m^#?1uUU{X7;u4=^CKjj#0K-rvtGiT6N>xs~OCb@r;-!CsuXi zRaN}ZzKRL-JG)ZMYgY4FK2_N>8omgZ(2+2?4OQUjJ!mEDPw>BnNE-;Wilt$~dRzEEuKUPp z4z~~8T7b@uX;1bLbqTk>yUZxU2sR6QKe_!U#6kQd+F)X6{dFeby&HGMG{3tQ!bHVF z&&liEIWZRr;RQC#NjQ7Fc}(aR*Gfo!6B`Cg3xd5EnBBUs58fbzArOf)Q7l?EVyvz+ zO`^?K)lG)%@b*-76k=7@5%&hEP81phrf3(aZ0XSV9l5hFl$?n!FTl=-6EbM{d?FZI5cdQEOOhzt8!7YqLWRE&WJ zP-jhWo(xz@q_X!SxD(Fe{hf6G&3!vlh#&J4l)hP{4SbO_Z1S(Hh0nF{XQEa^0i^I04Z?EXk<&x zdj^;+OQnnlL<$HAnbN>Q_?xANV*7EZTy;%Q9ilxnGKsX#{QT@}u^@whGoh%izHQOK zMet{Jfy#;xd<#6`Hfo|_xaYD_?l-){dz36O2;U^N+w?|h6^jq!TN4g9SQ^2bvpzT? z@WH`xTJ@Ffba#`-IXb(AR$N!~G9Hco1NJFUbi`wHUzeaiSA}&g*5`vdZrkdC47*oo ze@`#3O+RmS&_gj}cBLDy4Pf|Pz}0^GU^{`=4->ZCu7xE(Mu_%L zZ5N`e&$^C#lY<;RRYTy+N=ZqDtT+yNuSXBd&w}{u^c??r^Y(1s-1T(C;LSimK`PaV zndNgLg$4&&#!73Rh^~nXBD<`_13$-eHCg?>Z{HQZ$rE=;Yx&BjPtTxP2Xbkc#u3xl zGea^GzX<>0?ae+n;x>#j=+aU#)|3K2t^Y4dFjK$sf%~0X{3J_Q>(U0 z{rsT!Y@Ae~<;u(q!iX@zwP3yq?Q!8N4URTRDc^+G4K6U`SW5BZ7N5e!NBRbL*k0>2 z+MJd)aE=*Q0kEWg1q1Ov^e+`fiNm?PC^O#qAqWISlXlK}uM%4RA=uT6qCxaE3)53J zl^d!{s5Z`xFO`5-hfY*j6zC|3R;Wpe7oYO4Tt1V;?dEnM$3VNAsYR7?*VMu%UBy%a z41T~pQ1@N@xOp>EZln`MeV`yIYdaVIPK=XM-i+M#-?!#vmFjno!1~qUA%i5-j;-Z? zPT-1whSjt#Z}B6SPj8T1Sry`;E#IJE!G|xm^2tUyEjG-PtCDzKvN-42Gv@-4GxQ|4 z%fUCssZ$c=hkosUWo$RPhsgKcBNNJW{(1JSp|-Z@bX-q0%kHttB8^@qk+~+9r}`(t zm;-;Qd~n+F3lT(G@&iEu%jfNnPF`Fi_zC-07|8S`33yd*O-oElvY4y*S|yuEeRFv- zf&_5A1uX2Cw#r*r_x7Pa&PDN>O)nJzEC3Zu8g`D z;EPw69`@8_BZdzz?DKp|2KD0Bl;J0wWXhAQ8Eb>N*92!ZxE)SUzwzaaY`l1a{6*@K z9O{t~)FY<%)t0{P@`PJeF8>Z{#ktN|k&;71Ynji=^z7+hA@#hfYJa&`j182@%|UHk zC4@hZXf)=1hIW>@V4BNiLAA*Nb>A`f!*u=cD zwm`r>&e}7F7XF)6>{9Nq%P)(OFy@+e90qrx0O~bYp}Ub&Pmj(AAO{QnoJ~*Hz;g4k zf@$)wa=8zb-f16ALJqwZ?hOp9bB=R;7SiLwiqk3UA2=O50lb4T0Ra4#2$qg3RF8PA z5jj_Zg|DR_H20*Y#)f@|j2l!RZn@f_sL~~p(UuRC#w<5d^C?4HThzT=wHfE$?nq2T z&KVwVvbdr6<+Eq)0FtlQ4z-iLYhRd@oGjb3=NGtatJ=C3=YU*gS|@3SS&+MCejTIu zRz7gmoYyhaFco_c&u8N0_ z4f_^LrsZXzH)NbU|H85<(4et2m6a_$pZ?`wv2M^+;QaDCsc|}y3JJKnSp50eqkDIT zjnYx4h+RQpFrEHEOUOK7pIg^}>xz~Dzb4!vUbfBWPf2A8z=RQZN8JjqTK*5zVg0Dr zux21Vt>&0EcJ;JDw+~f^ynAD(E?Z>!PBjDF`~N z(!D9ev%bdkL6adj?8^dQ-@1BfYKXYwnN}^8LYVZpUVwYz`o(m@xEn-FOLlQ~#yawO zdAWSQe#`v*A3QiR&-CAS1!>nhXbcGT&9bst*IjX5NtY6sNm-#0XSb{wtlhHhA7*sy zK*$@+f-9n4WmltH$yHPf1^HGA7O87ww|%YNMQvI1R(p%-V_Hl>^yzd)U&at+*B@gX z3XZR}pd=S;{J&Eg?6}%Px$7MHm;cY}$_g*7IIQ7_=t{-ykgA&6IeR_0f%Gp=qpLg? zGlv)~E#Z4F^~R5xS3nn9#2N|c{1#}+G-tgpYVS8&HL^4c8Kf6oTg@~EFMbElY?P(+ zwRnG=bio#&h(5cTV9FR8=F+(2EhL1x*jYylmhAw9ljIie(VlnC>efOtv5~0!mMvJY zKqT4DY}d8JS&^nOM$4O6LQT)Bxvi&;&vB~fx$Nv^1YM+Gn%d_qqiExS>-k6-ojp#) z64UWoP7ARBV&q?I@V_m$(an3;i!vjy zps4A-_0e0E8a>-1y-=#{WU6#|AEqy~m-(8(in^$K18OW3oo;X^IIQ@4VYT8umwID!1{=Q(@O|Ck)!o@au4&mXzy%l3djo-ZATs* zJA32uZdA(nL#6$5E~lpZGhaLDeh)ZY`7*OX zDkv-jHqLEv^D2$VP*KfW>{QVKPAq-dz`?>eF6$K>zNRU|#1BaL8M(wi{|F1S&+&00 z53~vCiv8QblS%c+I+O2IG}CGDQET77zv*#iKg2931d`{aBqRb3Oa`?I_1gh6hr?ZS z+ES59A-ww(ka9wt&IWnkMT3@h}K46_fTZplP_!U(7Tj{t_jtQmDriTidit zO)io=-G&DqZ=$*d}0RafPY@9&Y!SMgw-E+-v@2cqOogpsIKzBo`q#26zMr#y=c7|~) z16LQnehW!bbIOKVP`XkdORIe3#eJIUDcZ?%UCMqgSCjU0p2omg+a>leOUWE>I>*mp zef6#7Hn(QTdM$RBDFy(U(zDy~w4+C@6}_<~y!D{?H}(+19vDoVj%h5q+BH-(6|6Ib zRU2h8fQ755^93Hl`%DKHm&-K67H@4WEFvD|77%KUR$>yRa4BZs0s9}#%^LTbBfXw6 z+;h>cZ3X>j{~xoIfWxzyv>#y7Pw6G-g!A(7Rvy^)BT1hz=eOg6@we~@ZQUH^&;N*3 z%c6qJ3cpYPq%=j4^$0R**95!)e*tc2$XOF!+K;xj$trJnGQD=D&~?Z+d&qcpnJ>qz zFka8!^{+*VY-o_)={tR+y-?p|sAdZjBid%=ea#L}G&Eq4Gafjv=bR(w*@d|nH@ZsNI zKlGB9R`}&%GVh>LIynkj%3dizZ7AB*2vl9zPd=%v)Gr7OyYQ*8acYBR;Rs<&vD}0q z1Ao|RJ1I|Z?}(HA?%he7v^oFeT;yZvXU;sdZ-?WSrueobuKeI$im2RQ%U+)Kk+Siz z{(!iDO46dDjFEPvN(vQ$$pN)uQmrD)3A3-kamzaNMSYkzU^Sz)=L@CC?1Qi0#xa6^JBXtj_;)C6Q%I{|P659a zWKkdv6SVsnF4_^ZGcPtd`7v-^#r0zND9oY8{QTBI$iTftH2dW}1W5Yt5<-CpL+Z+8 z=a^zlv=?9i)D+{PJ*5)~7UU6}-|zdYA!vGPU$BLk(j6>|8Y1Kn#a*LU4^!9-dm zXa!91pU(n&O|W&SQZS;1=ly2g(PKSPeExO%n30#$w-_79z}4CdMrCtuGR{C`Ul4TK zlZ<1>Z2oK;&JhV(xsv^Jx9J&}VPgTH8|@CZ_LZ;!D?I+HmFJ>GN9pJ}o1vdyl!jR# z{1u$7II=Sb2*o4OoH@VgeXSRZ5FQ4~$KzdNs$MDoLl)S5T-3 z+xh5E59$sz;El%5pRX;vtNiT)>8)Y3SG9I;b(hX99%e&mqg62UA=VA_85TFhh5F{3)YPp8O^#u zz|j_HlHA*1vumVGl!rs4*Eq9Y$3_lM%b6~v-eOA6!o<=<$Aa|O=c?;E@t8_n$Mw=U zt_YXDay-$>vEwMT|KY<$Pp#+AzantKcEfBE&^tuluii$>4bauo`-{$|$ce>iCO{S3 z13}ESS~=s$k>2w1Ih?3>F`i@{1R-8lV_*m0;c4{QxQR#%h6uGa=kD(`1bkjzXYpM4 zc7#HRC}`L(G5^n8m(he7H)!@=;bS!bh}^L3yW+$jCKzvieqkK9_yMd60lhl2MNM9Q zN7rc!Qupkk+)FZIMhEKsi%WAWC7IWYYp1J>Cy9X!Ox5Rl_2OheYMgI_fma>RdM?+o zLlY=l_U={9A?wV<$e%%phxXlBduhio{q(WM!Da{UbZiYTudGDw!<=~NijcQ=ded8l z#3{bvps15vIYxtD2MCDX@ZntSK~87b{h%%{Ul`@2etC;95BAzLMy8lRhu-$taVHun zf}5S3aW`N_geho}fW>^^iayN!c+PW3boB}r;FY3=J%)Y(uqs0CVmtTAJp&uHPvWH|DeRmz7Q<-qtpE>HO!WJ zL9j-6!Es;dZYUfcx3bg^niO%AN*5`hiB~(boDhY?K}+Ad^;=VuXQ-deu}4IiF&r!> zr>CT$l`SvjVREafsS%b0mo?grQ6JBZVzrrd#8pB9RP`0Ox_zoVNua#k;!zZ{76*fGW+pLgHEq}0fNtFJYNMlDlA*}bN-O>Bw{qAF&xnmnxWLgrCyA5@KhUmd#bM7T zeX1j8Fc(3UA(p)0rBEB0<0CV4*f2~%CmZbOUP>6heS3@fMzi4ScXTyumn><7k2_tPB1eke!Cm1O7f z(O%#%l|d)jfg_X|4Y(c6-6)%Pte!SS&IaZa63IDywxvUhL#w zBx`zEjogW#ncg=(r`E8ivGIBGV*HfdmT8lzs0{deeMT*a1zv5d{V2dxHFb5xK9!^Y zwd{sG#{=wu6VBPrS`fP+2Er3<9r#N7z1-#7fp+SYvq_LZ!Bjq1gUw+!TMSrCEAJkt zbNkMno_$SZ?w@37kcaz;iXPvNPg-weRm3i?Gp?6vKYiMtoLqYPKF#ds&!6Sg%}RU} zjYc9fE<)0VvqK|?sbJY;ildZc$A&#MNChUbPFV;KYUnb%%nIAX!?D@rn}Pj9N#)B2 zxC}=MB{(QX*7QZD#*<)u9FwU&wlUyqf? zhFSCW4Y`d=zcV@Yr_*EJ{R_Cy-~S6wx>v7W5YpDRH5yYGVrHDz{t$jAJE9K5lD!md zjJFBroZC6RXMg$O*bN*cPC-!mz?q=KBZZ8)lnR@|9625(tKB}6ZQFgIqt63spo(Rt z+D}D=a?E&SpmDSpd1Py?2SI_B?V`TYwAofDC@(I>n!@5)Q;*pHtVW;6ZKt25`M;nV zY%Rq6m9Ius54onW8I^TTd3cguOg2k}#3$h9ZUf3xga$6(bjV6QG#`zpSV8BK!cm}PW zCnvJ6|Eba#veM`Wod+dH+QLt;z)j7x`xtmzae!><7L=nUFyG@dEG5qt+EDs>vdq0T zE%XhMjmfM@!%>aD9^d$w?~BEp^m%FQ)JY4xnC0A04`Dw;x?XAph3dx)V>Hc9Bxjp+g(t z6&onz+*;vMAoYg#(bK6<`0QK8+GSqDrZnjdJeYGzNg_6qkS!pfG}ZhUHe&p!Mhk1M zDbcpZxpDjyB1UhZSAh^nGq~~3&$)uB_zN%;9um9>07NirjGb0}_-7#;nuyn9x|(9C zBIsL}urBP{s*k&~$}|H@>W?e*g9$5=lN+|UnvqCYyL7dDi+T$Qh8hd^R$Aqg(Cf~g z#p{7pO?y|CYFI`iE@<6Q?lf=S7@SJ>KkL=6AAY03AuAU9`{PySDJ!}B>FHM#AUC)5 zy_whE-o9gizaj0@cDg89`!QxKPn|h)oo)_eur&wHVP+q2ApR#fGzsL>)N!+XsolWL z2JJU%2>wZ_0L_BJq|cDQ%+f#@s?gyfpJI-VEXc0hOhLO_Nk3;f(E$7R?p#2N8x7<_ z{?G-X$pSmZTaoeG{R817Nx|Pf@!}pF3)Grp0=aY)Rka}rbeMc!->}{WcRDk|SdsP^ zgooyEO4Vd;`*{}0j@v)Qdfi$1da{&$ox_I1XH)eiv~wpH zl9v2-pXPTlam)EwLJvy~^V2k{jI*#(O>lm~RSev0P?3YUYuEnHwUgjA-=BWC_lG1JI(F(CE8 zNmI&?uUUZ++x&dKY|>f_8o{5xehI4gnse#Y{R#@3?oKaYMVGQmAI&7K`Z_;d|^;K`|_cZXzB&I`UY?fv01XLw2zfK4hcD}d6e_UW@F z#5<-mJhkgb@tWd_s$U2gEZXkiTLg$TSTLjaGAkRUY969})2CElra0@K&(>XbIz_im zZhMpigKSS@?`SV@8%S!!$x-yaCz;Sjd*SW@yYws5_?6=>E`9o-qGBcY|DS($g&YMX z#Y7L#6*1KtBE9G(LiL@8V<;mp4)-(|p9A?ZI5@c6iK_N_M%ZJDA23v|o3c_b8ZQLN zSFT*iJT175*VnbGCs07u?5OSH(i+R+D##HcK~ggaUT zcC(vSQAw$IiC`3{?fg>zlaV$uBG#f(F(_=6mLK7lzX{W^_~Uy?9p~7_#hJ#^5Vx7& zNB`jNgYyg(S?1Tdvu5oz@WIVk^6MoPrjiEUti;en|FnUAlJo`lGqK~J?0LDX?~OUa zA`V(M0xP^DYUrI(wFZePDFbME$vh+{xsNVsbH)C90WY}~+^p(5-*Ibf@90Q;7>M?e zd-!f;mQ2>YXOUfGHB4ov@tLZs`aLbXaYF;stUWd}934%NW{e2bal2gk^5wqse?U)Q znm(VKG-T4WX-mnrAOa{c^84+gGOAxVk(|wwzIXa3@$L?mgD4QEL=ZaMrp;=fOX9)m z4=aqyjb|tlVGLJb>DJcuEIlGcSg*C7gS52b%~w|sIWs(gqm`>XVAqZvWbjN@rlK~B z+^Lsj&Rc{`fJ7$r^q(u@&Egg!@w7HJco?m$wQ_vlMN$%#rd4dU-^*%mX@V>@#O=kW zm!`?$;4+Tsy`#{a3IvI>qF0oNU>Y+JE6*3Sb(z zCQp>F@#yK(_df5*7vKg=r+L3yRsSK_(Bnd(M5M(JGc9(BXKei2`Fr}r9%2?^Pr4RG zUb!^d#6++bxhI=KmMvDFVhVFM1XyseEb2Yvfy~L%r|Bh(ilc7Q*AqUj)PFOjie?Cq`dDNB)>I#vPXyxZ-IM@5p|%QSsiSs_ z4JNtIp8bduBZ}WCh>mXG78cy@|K08H1OzCMmF(uec=gInv@pQnjz*-|z@Fh!%3^ur z`9zo;uBIV93Y-5O^ppCfz0%HaZY_QRZj|Npcc@=?FGwD7!bPpW)W~CeNl^!PWh-iU z9-pwy#3DTu2E}OM=OT`re390RK}dl4>92I7OZe(8AH}_jUR7OT4W0G*a$p9A6FqFU zds=+i1Xfqa5MlAT2{@5~hmqlPwW_lDt8d>Dy}x6BnRCKPHJW_ukE)!`4G!M>Ouc*D z7mf#>=xnRMfen94`=o9xxxUP>kSb~0)~y0a4+$gT_j5G5+~#=)a&XlcHhnLV{tXr- z{u`uZSU%1gA9M(4$xyqpY;R&~0gHM1JByW%gpnn9!PgyJ6bUsVDQ* zJPKUr&)?^9fc=l`oLstONy|ygKu*R=?>?(N#l3s5Jg3|R%f=r5QDM|%la3{HE7`Pl ztIY79zaA>0GsVt$$#Y~gd!r=8!Z%8hb;VQHitnOUc=z`0{rzKdOLtf{!`aF_dNjHt z^TGv_0d1yY)tc-;nYeVwgb5qD($sl&@uyFJ;em{J62NM_$B3DP4UbQ{OeDG@t3AX; z64^+Kh5K!43s2j0NreracJgn$*&w##(fOrLoDoL>H!c6kO2xcBl$HT+PyYG++fzzX z?5`>OVMJ+w}jyUiCEN4<=9m_Mc*cXT!w7;LK|*Z#W{QZ#kB%BVdLI1s^|L&S>g1a!$CizdIfk7Yphgun0uRa5xp)V)F-s z*sweY#4sr-?dkvQ&*Bt0{_jOy;j4x1HJDEF?({dzac~gUBY+#&N|nk|dp3Xj21j=v z3{y`}9GkMUY$U{VTH#&*Rh)ByqEE4@bAs3Q?@zcX%s^EvXAY*MAlh?s!V_{Qg|`u4 zy&(7_hJm+Tq)a7D(QQa>>{Bz_#RXyAT1=+-Q}KbwEvO_Rb66S4IBeV21J_&pp!Q5i zP&KHf&?R>gQ_9~VX>zAT!C%X6`gF>Sk(e1y9!8r+0cGlgE)O~0gfiht#cDEga0PQc z$?!lxH3fa9Wo;C*DY6u4&_OP8EzQE;FR#oUv0$uXkRiBUCN=*ik%Ay)D^q^+$uGP% zl@1{uE?l%|)W$iEj=25J`uHMRETXH0s5F*EBZ54+8IXT)?muJ&HW3uxG${AWBZ{qp zy0U$J5+mOr{lRt6=NCkrMlB8QdS0LFlA1icnNBSlD%ZYP_}Cwp2Q#*#?gQ? zoP##>?_S-Vp)i3wnfmZ|c)zINM9vn~*Z+13*_D!9U*<~S+c*Zxxw%0zXA17^Cu81G z#u3yoch)_(>4L-od%Q%CRQL%>ItB}%y8`X$MK!;ZU{CGZ%To3uDGZ_&7&Fu9Ls>Vw z1mGMr^rI#M6$aIO$wQ28z+IaDY2`$(>91a>#WCWMGP<^l&&$J^G84MPks}>f_X04? z2@5mZ_^VzLfzdK56gJBo)WiWnK|bdrqoP;lHnDiEyfyo!=AnOB} zqx-y+pASrxdj2`+3L|zOZ|{;ja+h*)%2^_kmlw=NWo|4}Gv&5eF@G|K&JxH_7xVIZ z{d6{c$MBoBSlHfX`JYcO7a*hmt-pf)CF{oxP!{~#`}8#&FKk+-%5S|m!<`j^7Rosy zgHfX*qQuL)J;R=eS7T?l73hM(gpcvS{z&Z=(+3HpG+YrxS*`F*Y5bQ}<)3}5J`L)< zym8#zkQ9o}3O^%V}6)#wM|u1eI;b8Kg&-_>N3|<=^e-H2(SH z>vgCp|0-zvNC8Xg{ObH;uB-Bp$tkC)WQo%jFK47+Og{{x`uPm-U%Yq?H3#el4r#5L zp^-LNT8&)qBd}l|J<8=F6z8xKj;TBa0QIE9_8!%$a|#6*&(#$z`7YbCVg)WJ;J@&U zG<0;f#UEe9Ck09Q42Z^)U3p{INOYeDf zKx)c!2l^6FSzpBT4)VMKHfhWt6J<85&}Gv@s=iU_-5aezBN2{vUU~WccK%@sZi%NG znFTT&#uZ;Lf10QZ=n{Vc#QvPx>{+vz6AwM1@n;{z3(LR-;nE`K<-)GOgmb+NCRjzy zV3bBXGewOLW7wigPuYFxOm95-Q2Z%33_&L)z=d>pM|m!5n3YnZuL=snF=2uFL>N6g zcRu1)l#J9mhGi0Cf_XZ2vReB3JFGL^@&h)tJ%$iO{G{ZLEndL{CE=F}|Ih?dBA4OR zkUG^uvEDgkkoi$zk9SiR69B~xmu`U+!Lx&+^|eAOa=x&IqUD*6SnL>X6_KWZNdwoo z&+~3LMyso-F$vN7eS>lCII=CfC(Ag+Kl->d^yGCi8VCd`*OY5q;&%>AVAK7DrM9 zKY#XYKV!2@j}tn$5Dso=*MupDK$O*IJB-baUcFlN>eU|(Jl}_q<(nKMga)*#jN7Dx z=k%*#M&HnYj-qhMw;w<7UNRXy`psD%Xz-uu8k{}u-?_sZw|JUp@s5{6dbRk>b7!!Z z2^7#2Gx!0!4kxg4hrX~0GZ+|)ZECiS3v}GJMq!uM_9uFC5bw6&aKTg5mdZHPRD6Xs?bw+oGhTi ztLZuC+qZ942M-iNt8TKwc|7V-_X?(ezo(1a6%i@}x;XMBz`rM4F%TC^WJ&KpHL8!5 zC*@^|nbDG*1EL)GPbwjp6;Clr(CFFp24~N4+S<$b{m_-|>bTBynS!8@`8dhhpmhYV zB> zmjyJ>BrJMs-VC?eVp`da?g#8Qg18Y7nG88E9a$%6KeV)p`|$V)YyRHeqo}^=zomos zM@r`ilUx-QAf_7*PLS73?~*tnZj^l3K~Ecb{aP=b{IK^jL+w%vQwDtlkO#KNzieyq z(n=k<;nl1j13Fk;>a6aNH^}Agy3&6q;1<0t^GHcbAE$<^^Gl(t3A44PCi$be`j>-C z^jXczq7&22WHMY)EjteT@d%8nnb8}m{ zMPn|1;r&CoDyo>Dzv$KujVuF5rV`p>g1xc$plXT*a=}djYG5}yw_~@SN5ZtNbDf>@ zVe4}kE`HwiJ>v*@100n%zrYw^5)R+?eq;W5^$Ih~iSy>IA!33CC_ElGMb&u899DFo z?f!TNUt^}#f*oyN6Kzw|XAd5HA^EFDlbNaDL>aZCR*lpW45`qRh&+-L6Zc>m^mX24 zo*6$xgy-umTLcT^kM7r497518s?6cgqNV=+y7?0Qvciv? zIU^)E*b~jKI|$DCtDj<7yILWKFErWB0F1I|%9zdFWNU|KPUQhU{p&Y0vI~x4y^r1e z^@+)TujKF}r%t^BGp=#%(KbZFptOk4ee^A`DJ1xwgpPXIRg7+{>7f57D6RQpeiq)Srjo) z%mX2>{j6DvOT)TEiv=?YvMzhVpeZ)!axMH6&I~S>yXO{@rdgb4%Ipj<7@7p8s*OO> zg@qF$nKt;yAyp^thkP{H*Q!H?FFJVpJDbj2Q}S2E3K3gq96a?rBSE-^tmNH zq@~9Y60xelt5M=?!bW`L9^jgnij!-BhpnHsb57x%J8|B1X=!P|UFTdVH5gb={}YJ& zUDbu`KQ^KE>(>d(p6R!k=$KS%66^$RYaf!7R-Sm1 z3f&Q)V9l2OSLSc{yagHaVGjgQjrMe%~ID4iXUCB`O4X|aHQ&dz`{;2o} zOOcu~E7r)Dq&RT9J3k&^?FfRwEeNFe=`7pFBV70EyR2`$ZGm`uk$_+CW@_GIU_7ev zw&a)`(HPQ9uC{h)&ITC+hL3}Nlxroid9*mBpzC*}6^M;L9I?T>(jRe%?C$VEs7`Nf zpX9*n0S|SV{PR1(m3FBzA1M`l(z z^Xp;8-1pyqcrP+LfYkZn%oNo(`p3_lxq0NgVDr!Xde7co_M)RjpocDP(?vP#Egm>l z)vSwGXBR|yI1TAJ*kw71p4Z5mint=NbVvaaTHQ3j zlj3^of>~T{3Mr41P4|2Sn20})7wzZ+vv>9CcD^1jprf~4i7_=n!?pWDiY2(!XN@Kn zZIFo@3C7P1OEXNXTu!BoG z>w6KS5SIBtK17ENbVPwNt=WPi?9_{4DP|3p1|Yr;GLb7%8SNl=k1V1`OB6Z76Q`y8 zH|u@m#n5Nc&=cDUO(OkM8M2H{ebvtVm` z6G4sk%e5)u+O_q#UVNPNhY}f{_`q)!3i3)yLDhxgMJc2os)FH~n#B$=MJX!6XY}#O z6qaoJ!~E&juis2LwSEkGHY{S~lV z^NvTmEUWG7Xw zx>LbKYwJZkw+uBo52XM4#>SYmAt8Kdg)rTy_wBQTmfj!qSPu3Es zZJ=0eGNj{CJ$|3#iULk3>d1AuFZ-BK>)%^P3_fEdJdPz5~SMmZ7_WU?2-2 zs%9EBE?bpq9;8hDm#8glpRC%(TN6Ct_=SLoPTn! zP4h^7spq(Z>C5a)PX3Ht-v46nJ=}W!-|+ADphz^8rmWB~vWq4a4XK36N=OkJB$biU zup^{GC<-aFB}GKTCS@hEg(BUL*XR4Y@8kIW4|m7+_PGGlnj^*W-PdViQ4@g&^m$Ov-4ZP0l7n@3Ybnzm{=u{C5RHQPB_jK&C{n(&kc!x z_x7#zp$Al*O>(T^!VAc&H_zr*a&%s4kG)qn3k4M z2fviihIKgKCo&6}vY=yWn#R;1v-wwcJw$fDNGaEE#D1=^V^V2JpB$OCPsB&?a>m>_ z#BH&Xv^E|cEkk^dnN_te?3=7R9;0lyR z_&TW3xqMiCs4Pl+9UD+C(6ub8ME8oa}@T(_nQ7szzsjA)WCaqcnB9P?HOE z*{P!t3h}Qrg3xzOy=V8KvdOCWlgN22Y|VSQd3+QdC`!)neW8rkSOY%E2u@v6A}=s~mp}wJpI)Dbk*&9eyJ7 z&|{$UM+AKzS!7^KL6%@N$7D$Azu6uhEuTI`@Q=oSKi9SVpnOIrP&$jNK%gYZ+^Xu2 z?Kkk@&X4q$ooVA(@nB>S#3T7T^9&J#SumNyOVzjE_%Wl{Le)xlz<|ZLl7%RtcoaB8 zv%p5U*>}PwBP37hJ8thwg7SsrS6STWa9hVD$*}pk-~C~nyilJ{Nq?EXFWFY`pM5c{ z#%aqhlU2yF{7#xFf((K_XelY}hJrgb143*NO47{BoK3(9S9t9DT6(yM9Vdpyo9ioIL9 zjIf@5-w%JM4S#=IT>Z&#VIA*`t@g?2teCg`=2wECUS7j2X|*p#6VE~QaVI)d(I1YU zFkwB%t53xZN!|)Mj;_#3L!*cV?;Ns+L*i|_Uo&&clvm*1sJ?ygT~gRP=FQ=#jI-TS zOS6(DU%eXX+{|-%h^*mt+I(~*WSjbNwB*=v#E$00vxXKjOi4b#TkbJdCCD{Pdb*7# z7{Q(ZlV3ov3*DUI^Z1R`$-k(i&3tYN;xZVHK*TG5`xat;+;`TmIc{!0q0(W1 z-h3TA{(*O?uw{r&NyblPeZ2zi7QTh$`T6r_%)fSUBA${lLA?>1$5@RabHP-WeDWkD zBb^{Cpc9_d;g5uvStVi9{mn1Na%IS>_%u%8%&cJ=#1p)`WQ%V(pHZl(^Nimw66UB9 z*7!j{WH#(m2wueqvp+6}tJ~s9z+KZNt1=SDeAZPTF1+M%w2x~PR%2c<_;Y`+*snX% zB0Eg0d+~hj3l<*xZt|)x=Zl~Q6iw-3GP`QV0zP$?*#=gSHqx`qzI2?K$hH&tt99PC zNrPf@jvhtMrkz@agE>B&PTw~Oxyj$(d62;$;0qO>ums;&9nYSNp{!XX7kKDYgYVc(o|VlSw?y~-7L!M>0b}O z`TTjs{P|Ntr246`!1J{&m@^__pENKE04sA!!CTcjqlWU%_NP(0u9=zY{d{6AxxGDP zH!Uo%_2ga_^ihP>N2&I*E(PqnbFzykfM6Z9iblqdqj)|75CX&WBQRbsJ$Hxg176R5 zaC>As2gz8}`Tzd&$E9a728bW;9T6|Tp>K3{eqiU%efv~(X6aE0XK4kCzmz)phbOpo zfxi3flrx0_9cwlXmPhcndvg_vMG)ciSP@4{HKY5qZFheo+(CI?-?fDt|6!Jw&isE! zlkpF{gk9a{TW1h>!h{r7#U>$$^E!QAxY4K*Twm!dK(ggEPGpC$bMcsEc_zWQUaOWk z3q{0BV+r@pWvdu!h!zy+54hE>9=u77`45Vo%D+E7zlt9azN(U;FO;ftpO zCm^z9s)m}fqbzXc%9p1Rx&EmrFNfq$w$TOJeK_Xfj!weuRpR^NY{Kzddf z>-gmHW6J;Si7MN+ZVh3}ssBUfMCi5#<^TTnrn^7ZUq^q(|Dnq3>`>M z4>zFj{yWc zCrn=AZ=@0|;<|qQg!fwp zo>VBkU_39V0-7)=st~lb`^smz83*I`_Sw$QXtCY*(?Snd*X#8MSu?{*^V3IIT*Rn*LNj1dy(%7u!f_SuC=0E z>OxXrtN&;hEOmrjcG>VV$(*5^QlnNFUes@`&I^amz4EBM+zOA%QC9Hy{8A=ICC% zxjPX)fklugx_!Gf5Wlf0gSZhm$KiY5j-!i4HP^dsU?n>N)JFIzBpwuavE0|WLr=jK}9R2(Ac~WX8y=D?gpXV>pBl5{CJJTc6EHu{` z$z=?TBR2oXdJHjL`2t;?(KV-kTK3_bA)e(Qmfk!l7-wcCr#W`lq@vA_FkiR-ef;fk zw0Z9aT+SMw`=oeX`AEONjRJt3HP1p)us1y|J>_@o@V5=RG+p0yCFmj3vUd+j&?GN! z-@3K&&9-L(@9-=yoy~4CR}CK1aJ-YzvxOcYD&ZgxF)E2Lw!ifI9+RMEy4g}_RCcmO z*1_JMYBDlhSa1RyqGsXGk5Lb?8*tA4ZZ5#%iMWp4-uEXGMHfaz2|Wx2y_?zMFn z5t2G3M#T#m2ki%p{nvMD)e ztX)8}QL3S2MW|o>?{8@RM6&3=Mcu2bs@T4+>raO|^XzZEX9~{0{Ja}mTi0=-gSY%; zN8q-;rHK8LRE|o;$Q?OZIxNT?`5*8F{y%)PS$XorxKRd%Lqxxb`P|O7#TPc~iM~+>By>rT!PYBq@FZn^urTnScDKG#m4*0(v8DZRL+qfC+=3 z(~iESrvz`=7|%jv5FKl;!Cq8IF62C$cp?=J9%O?V_#DS zZ!$!82*@zIqUja|w{*s@Q$(JXyN;-J)_t8*?0aL1Xu9N8W2jZ$F^s55a=c9%p5}kKSiIKk8zd1< zr=+y>s^`l&1CWkt5yCPW3Mzc^ZopuG=xiJALj~|i1!t%Ab`};o+S=X>1++HAomOsq zCFiGv?jX>PkH;`iXkR>qIQSe*5P(IX9<_iV4mCVGlSQvHhrpGQ2Z_F>*m!=Kw~1`ih<5^-&3Qc|Qkgy=uU z2pSu`k8JWT5FR$db0%aro3fQDD#P*Ky=hC9eEOy7*Fy+a7UN%us6ZoOlG3NSLQ_@M zjEzUecU^7>>RS)*TasKS1Iy0iL{B39yb(!edN;Vd~y$5l_^RAINT^eERHnn`DG zRZXNtUQQ@_$-Vpbx&NBPw@#TSI}{l(FAAum*j6mMQLw-*tE&3InJ6v#ggPb2^aLi1 zPx6=ArHdh~X=!TGIe%h?qhkO#3_TaiW8)JNBEG(q{C*T>W1G*#f(_egM3gRXfN{C_ z$py213iO!w!WceaN|=~m-RuhVA4~p%`taGj>%nCH|HJpv>zsFp#iEC7!ce=EQFrei z8*Gn%`^jg?5N2{#8t|eh3BCWsNUHM5yfBT9h6&FHhUu^Dtwd$G!M&!g?0EY{Hr?CS5lsY_#aR?@U%5 zD-U^swOz?6DY4)E=_RX;4>7V?|7}+BIg~903TkWJR4u6xzHYZit z=Vq7O;yl($Zl``@y7m3h5Lj`ldM`EK_aPx6U&fkn)&$#c8czN-lX?vet9)Tv1z_6H z@#6%1FvFnNt{r;ace38nSsS|kE!;aQMrg3XPYU>K;gyKa{YLT^(sb;1T?1Vq2_5mO z5qcOF-iZGlk^9)C&CCi7K29&u9*3cqOufKR#6Qu9l))2)jNN}-tcqy&vRsPA>5%+n z?03`P;Lt~pE!Q>k!tko;bWo=Lt1tT9oMuu zDc8U{E*QZDG03mfbml8Cvo)!)p!}BXE zYI$RvN`_g~RaJ#me_wZxA0s~4J6U>4a+zUsh2`H@(f}b~kNwq7pkdI;yKp&UJPl%v z99VO*ZpMsz{81iLY>>D#yqqfd1CHPGrME0(Nf_URYwNK+ch(cFogtadrXP^o;oZp;lEzFDI7WuEevxB338eJ4+JXgFckV35kgRZz zV02a4y>i$wsWKz_D#Sm*=7JfxFm)9to&NpHD>j)m9rko{+w=PFecdarJ-~w$&|tc( ztGq3K{p+KP<;vhRQ9sBGIW8e3MG82yH+6pu>da3sin@T`f2WSpA56)^pu*NCpafoO zMU`W85;pRsM{m=}8}zf-CQ(YRjQ-3$d7aoeVbd-Y^xB7F67rX_Rc0(pHft{KpaMGi z4@1D-Cub29@L?{VAch{-k6 zugk0jLqRiW*|!xCu7S~lmhkqiFl>$x;t3QflY^YtpoxjtYsF>9N8DQb?%u`^4KdM} z7ublAHM=<$1BxE<^xG#4v%q`(1#P0n+RZUrw%ld;;m3um(7B`Mv56Mpz@Xp9?jz&$ z>FQr`LLcKw2?X$!t5;9_%?CNwSQ%b_EtVsukSlTsvmRX34)K4!hd9S+3uWy@p|pRxA9%)!)t6C$+{v9YA8 z^0Dt|rezf!$jn?2x4ZSRMM&86vpRxor}HD-K~#i%&WnA;i-+IKF`=*zO`vCaD&TYt`K`Hz9gJ>5a?2OMD_ujO;>Zj`Zdjkz*#bRy}`|-nY z?{sD&Oz4a3aDADxm+*nD7|xwyi|SgspwZb z3J&%-f`KgP1@d0znTTx z2A&QXy;H03x*i-FaAxPuo%0K0jlIt==uB=4S15dHM2A-=ftZ>`6hYots!I(Gn23pVF&2HM)!E3FNJlU1q}9dJTM_U>}JA2pX=@#$L?#b>#>dCs1_B_<|tj%(al zsx*=0v%t7!&g`S_M5n_(y>_G*jHldA;CuNT*F8GpnLWJT;|YA%96UYP+|b6nG&NW zAT14|ON*=%PT|A}N{d~@5&lYI*t_?5jUSC)7hF&1fwKm)J{y?_vI1y$fK;d&J`8<4 zP2z6yY$+v6mmHp~kV|$PHUEa(F@y5@(*0tlzgwtr%m(q9c=;&TPPy>&4bKHZFHlH#vTu z?9E$<8M1Qny#eJc&dgYMpSzOQplaoZC3cWF2S-v;QcX=5liaa)+x$1&=_`qu98hL* zIWpJ_HC-L8h*3w4jWdpM9%I*2mT-A!gT{PX0@I74pgHcGc=RZvdB${8)&>Xb|26A7 zJ|vgQAH=3MiH|S4{OzYt0SgvfzwHBQa$Vt^(49+3ftIuEEHK0GnH)&oV|MR)%Yb7t zR}DoS1%;wxF;&Tehan(Sc!~x8LfYQXd~jog`u4V&yXb>j&kV*Clg#%?c_^=xL4_9x zP$_R8FP}?uOKms>Ea$~ZuCWvJ0-hkf-r98Ix;E_)hGCzdqV?K*da;g-JHR280Kegn z1kL2^3l_WqRMM9+83UyeuRDAKk_}-DIc~&hV)gts7lj^VYlW)lyk5DMJND+W(G%(* zW;jk=-<}UzMt*vCL@Syn!xBU1$KmiGpwxdTocrv2g;QMFix=~5WdA(;akHRrQE5dndh%Hqr1D^lAY)Mt=9wHZ&PA zXSBtur~qB_-hx%z?u{yVXOpA7YpLr|XIIx5EKRLW9ID+r1a8F3PTkE%j1whZqpoBHG?7RnrG#V0&2V zuuuUixxb{JhH}Y$D4l4&?2lhz`j(4Nd^mhPZ|`oJYAE8*68~ued0h%Vf!*NlwLX>& zvtvGmM4B1-l*R~lRGxxt9tqBxmZ=^>iFPV-H#?c zA$L-w@mhX2tiqOvB2ado=jAm+t9_R(L*#iC4QXlPW5}uQ-Q(y!r@k$fTt5FAr3YA# zBBEFg**dgw)R0)pfj`X7HF>6YiD?MaG}Ipn34+3dG8RD3)4N|^Z~5;uuZ~^Q`X(l1 z4(8HNA9X&ZE^nf^vqM&78&xgyRG)O%RmGmth`7&IS`C7%5?*6@%7Ftk*30%6edeWr z7buweBq{+z-e5Y|>7A%@8qS0;k3KLVU6Y>uZ2RI{nn~9+{jQoTmAXj1)A9vE@?7vt^1s~IyU<(E%d`_!ziHfpX!b!O*^+r0VV zH$9+0j=$9|tj*ojWiI+!W~j9C`;Gl2MC00H)Ya6!9(sF%3=W-enE74AON2MVI{Ykz zG8cCP$`>ebgkHM>w*j|b?nkW5ZFW^=ZOiT3@wwNVsh6f799!;q83g2YHEiVPPmg$6 zgNF~d8M2qOz)V%2<8ysf3E-Po6`70}p}{)xatr#6v)$bpq#Gap^Y)AX7Gn;*hG#$v zIxpB$_BdcrWg0raeraC`!yu`HCk7r`-c!{`q8mL+{845NQ-MGY`;2f=ZFw#c`soyLJ2a zg&KySDE5F~a6cGhW47|TFY;n=~-})N6do1Ga|MCtZCRL1fI=h+v}26v4KLVO`+0Y^XN%*(7l}O$d$E6oV&jmUeC=uFh1qTVn}SNMBMg_ zHv1qxA{vtJ=<)DZxX}0&f%62S&t;V`ko#P1Uwpp_W5(%; z#U-1@-{X!CoqZuU9NPnn;NbJvLHN|{U`z@H5AeveZd8!P(|u>?mi(Yu;U>)E5zA}B z^cXq46#Ctu`ce8HB^_#Ry077^haILiejJI7+#dnc2Sxq_8PlmvwFVP%v1mHQw)nrs zq(iKP^Gj&91|GfwQb3DPs@89~-_oV8oX6(Q_Gt3M{{<9}hGX9zPz#{@?RK_J-3@#( zzxmxm_FC`RV?A(#>4~f?X6f`cWHCJ30C~gl95`qYV`l2xt&i6U?HoSXkRigDAs3zs zb&ZvgOiN9Mbb0P$;@uZ_ivt?LkFNBQl@#$2V+99f+%7ubm;})!<{4~ew|o^(;qJ|w zw2vFBu5Hpdy>ywV?h&lTJI6n`e_!dF5%%6Swh~fA6S0{auo(_y=Bd=mj_s}No3A`r zgd{>qQSmHi=2_|1ycNOppwssskqL#4CbvD#QAhG2tl~wH4g&-IRD<8b!KahavL+_p z1xaH@cs+l9_l^z2k=c4zCeeC z(c_N%MX7YvFe3Xdpy5{%hFo@{TInJ9{@>p$A}5;geCqGcuhG1WFPcqzZ=q52{a>TZ z#4v9>up$sdQQ5(4jZn|2>+;rUmMLLvv8eL*aAG-;1QCQFeVJ-df-Cv3XUT#2y(`8oX!BodvTlMF)b?Q%g(ZZS}S(xy?kXWfr8}ypX=tXy7}Ow4TqeTbTXg{=tIuU!d5h&-Gy~yV(>5Cse_fAmb%-EK0g68fM?H`g-m2iz$XWLv5MWjS?NG zYCGtHmUtgm^FiG+dmWXxG&fIDNXngUq2Fqrmp9u&LN4>@xStWZzt(pBIgp~cD176G z&SI7D>f0k#3dfCG<<%UTx*M_&6oPwN7Xv>x4iSsUtRa^cM_}7B?;==ckO7A zo`%K6k}~dI@=JCr-GGIl4L~dl9NT6jb56n#$>p)%C!H15)wdOC)hUR!S!}wa=5DFW z=xS%y0ZU6uw3HrUYgjgm9sxkEGaA&naPeZ7HA}6_Q8|DYcg>OE>^9=N74Xc=;O_2n zlzt`*S3J4%35F~>I{Id!1cr48lDIeHF&NDk6;{o7da5J#d@-lTw~e`%FaH6;K8ls4 zOd!Hk3Z8^5`@~}jZ1o=o{PR__Wt<1fZPp8Ijv!WyN=;WaFId787 zHEA_)mCSl3CL}mwEFF(wADOM`usKAZ-nH$Ozs5L(Suk%2WwYY>CA8JkUF{^Jv^iOr zu@HsbQ(MH8YwLHMt)#+?a_(H939-tI7bgY#NBemx2sVU>KT@=`uCDj=hoQ(3>By0R zGTgL(wzW0g7MZ+I!RrhmxaYL9xCXV7L6gJjb+jSc$xUN9)AOrt4MiJzR{f3Ae#aRE z!vOQlte?a&G?ed9>1tDNxWW~s1hPvu-Hg^=xmQZMGTZ0xttwi(rDbJ<-W(tl!P_!7 z;;qlcUxL8IrONHtYh+qklh1A5Y>i=F&M%?)&ljvV_T0Fltq1o-MEnB?c^92YO1eiJ z{`$Ko*$+GP{Hs?rl?N!uK=$j7UbIlbG1QylQ5fvuq|+x`3fJZDuRG_MjD*-ma|LB( zgZ`Iw=E#VOn3xx3Cj z=zoV#G;p->shB|8zVXkBkFcvpUcykdGJM9?k78~>cmE;gGErbZ=wbH>q9jHtxAcj% z3l=VH8{%!D!2i$m^bC7nKWNSz!53%es>M>>5SXISgs@1z5Dl3^W7Cj~DbO-ZFbN{1 z@Z5FZUdJ+&iiWGjHUsEwE(Mf{=``O*qV>A4d)F=+&7*R9Ydd*)+2>3c5-wqgP?3&g z$=Dx~QbL5@ak?P)&nUF7x72&9axOBvkBiopG#sBO`b^x}>it9O{kJ*7oOYDkxobbP zwpyN?rLccw&uE~(q_U6OfEk`CBjIK}&g~nwh=wOSA2+XUhTTO*AG7K_oF>y2X5+@` z4fi0hg0HRC+n1MV7tSS9D<~g%`&4Gg>}YL2u%a-r{%J|6#TsqFuN>VF1H9ZD?o{;P z`P-rKkjU5Hu&mZtEQM+B-Yr{fgn&xKf)=4*(ujduhAKS-=}i2xpTp~+nQaBiW&6pFK``x zeny?+RE!!$3_f{TQ1C`XOpKn}O0~uNtgWeG3)$7+7DfB3Buk!(V5dy=f@H(H0>B%> zpUOYyE{+h}D55x3TH)ZqgIRWeTKnWOM3cNHPoJ*5B7t;jnAO?r(ivxv-6p+PN}=yBEQ@^=jo0mh<;%A}snhIRKR^%x&)2AZ@?_h7 zdu&rpIzE{&DU*8epi}1|63&wM^4Db$JjcAT4A|GD-)T!=n8aQLgjIv+i*UcSQ zP23sI6%>4)b+xqk@#8TFW@B0D{Kto|x=6m-gJP(_x4c{YWlgMj5v=S#G@aU${ZQUY zu(VfT_Tq!Pt4TZ@@+jQd(sBWIEtStHQxa}J=Zl@$XdOwaNj zfA923))dDkORz6BAU(v!dd!~P{Pyjkaciq_RDSVd1C9L7eiWm^_BmJS4iZGu-PjxA zIsIdZYv|ObQJ}L{_up$9MP3WDBg6(8Mn6I&*>rcKqCzmam^bgm)2HJ`k5xyN-DGdz`m8GJJ#9;5)cPGNE`gf})`F&NbBP^bEsP@+7XXJg%wz87U z*Tj>eVa308#6I{ld}cMVL+g!1%D0SUW_hAdbc=2bll<`9m`t-^ zebDsj)7{-w4QaSqTK}s6K_uRu8Kcw(>M$%c6fSNU>^cjiZ1sJQ&$IZkM`13v1g2nD zGA(ah6lju+88sX_>EIC2=)T(CL6LM-Kqb`ss;_iiq-UuGXkrqx3%ilI|8op|rx)Rx3zPrrIF813(~jom6%>FuqH@Hsa@JWfH^o_J>mABf?`@m2vIZXgtoSQ> zUDuBx-s?daMA!NYY}Tu)tRx_{{gJR@z~(c!163Te8V#H?0aX1_q(yE$cC^Djqm6&R z^Bn>lke5~Ipz8jA3vN2XuZrT4InLJK@FMPYg~0I-{|%vfICJVx^mWc=MO9UybudBnB|jAK9^+mb?nu-e+qHsKqPK*v4NN%DCl` zzrJBz|E@Aw%U%BB8e(Z>WjyU_dW@|;1RHoDk%J4b&QF?m{=6{N(h)1-RaqQvsU-mi zZaQIt=JBwjq@3pFUr><@tuQbN>YUm&30fKZA}Z3_9Bc9`GrX-kMl5@jOYg1rF5M~S za&uh-Q}E!BY16v5u37ANL7VBt8Wu#+*Zwj)D^Q#}k@aCz@Vd)&72IrE=UK}ac06$^ zf@BaIIoHc8e*d8fX-k$ZBVe)uH0|d-RBwGDP+YF+3Z9D)B=dg<&ic=S;@+-X8~tNu zd3kAI+tD4@+)EfmPCSg4O0O<8JNWpgj~^cyd`16JN`zIExpw1u-y@fMsYWD8T8f{F zP?-E7m{pKI@M zqJ)tciT1$zD{OK$PR69{eR?O}X4L)Hy|;bh7It=amS4Y46yNtPcl5n8vj~ov>)L_8 z`#!p|6pN4CngsyD_eSNjS1-Jdi#sYT6wcG+jz67-Cjqb$3U$oS%E|(pqB$S2zX9)@ z;3Y5L9vf?HWCRzFpSYan>aQX)QJ`mN%pdI=%w0S59aBss%Wn5lqRjEnvHf3T!SO}s z(6f=OS>1c_n}Vh=3kArnG}~y-vGor79B+dBnltb-jgk;<4$e0)z-K(vg{N#%udSk}$!Gk@!&VM7}lU_21^p>!IOFDn-+xo75 z&k=Nc_U|EK0qghM^l!@6J$u|}o|2iY`<37qHt^gEcM0cW-`UTN&zVnrmfn!&5|y2E z0P>YG#;}dcp&)|aj8l^Y7%U?_O}Ur?HNP8|hOeBD@r;_S_vksKLjr2Mz7nKy49)gxcFwp(d( zv4NGJ3CKxawsKK_LiuZ~=q_cb3&1;b;2j^T|d6Z9n=-TR3 zR;2u<4OVIPwDt^k`B^!0X&jh@OtIIZiUGtg_~176G_oyfv5oHiyJZv<{Nfam5mfIx z6A%#4GwA>0VASEmlc3~z-Sy+k`E9gW;CuoX1%!u&9tmql`vGZxy|_3H^G0rB{Wq<= zIT1d=Yu7Trqd9S%>J%LS#S?&1P>;%BJd?N;SkTgK%&D0-Z+gyllTi?{Z~BQ&b8_l6O6`G%9Rwtn#_4Nl;xg0E z;~y)vHZYLQA5o827v$%2ONaLFFWGFRB(+eddkU;PeEaT%8dcx|{mfo%-Iqd_(Fw>l zJMllGvfI-;Ip&r5r${b(PXlCRW!pPCeunS)`E$+d$;m}UMZE3{W8+86=!@G5*3s~l z(0fKd)+*}C#7X}7?0k`9^;I!fpDxsSX_mVuwlx1tk;%09SDmWLb`(G2`9H8k-kLPK9 z1dj7F+)vp(O6*v7T3Lbt#t~TnSoa;ZTIb?6I3-o5x{fJDagz z+B?Sef)tpuUz;;GnSh4}#f^8`G>*=~bwW12Qd>^tUB5>dkF@(2S${~1pkn{YtY$c) zzlb*z6B8>!)Lm!HFhe=Dc&RjeR^%m1yO$J$v_cFIn&U)e5_%o-_~?LzV=EOWx5{P1 zdOi}5K61pTXkqv5+qYNtnEI&d6-8dJUcEAR4`?mXkzt_4YLRz|ge1h2sHgeFS2bhB zTX_4#tYS6w(II?dtBY^&88g8luJDbQ34Jl>HrI#;VqSQoTx^euok`hANkr(Is zC@Yu#OB4pq7B7CdB0%rkp#>lUG#lgvy1LbO?$FvO%TNJ!KYIK)6wC;;{w$Vi#FPH>gb)t!9D3D)a*NeLwB#%Dt` z!w2H2*m_fsr}3P5%|pzGYE8uZVgefQ@B+#)0(wx{%hOY3Q9`-6=ZfLehsnjnY_J8R-zP@q1~Nw;{{)d zp&rcIV|WxA>a*_Q;zf&eqj{{mh9msl*kNh0opv%aGEUZT6bqLuiQOP^Opmp*UbW4h zQlHxVOQIybZ@h{L1ZTp&&u@FgYqNB4JUfyiGxZy`(PZ?4ooG49LE3 z8yi`rCrAu36(`InuA8^}j{V_@n)wHXeG3;Z{G?z0Wvgbr`?YnUj*ivPB|cvn+ho6i zrH#$2yd9aAuCBohr{`9+ky5FW8H2F;HNIsLkDnhR_f{}u5>?Hf)2HRNCTi??vWIbL z504Yak3W3;*v`{oW4=%SBiY%c>_y{`oA*mN*MEq~kwoXy>InLYLwol^cNY8y<0UNZ zLPOhm#vZ$>q#9*NVselHzzPoP;jX&~5IVcslFUDH}`6d+!f?`tTuc`8(^{U)Wql1qV;oMZ&maM`?dIKY`9r zPDs{Kj1^P_>{O!;L5#hsN(1x+_aWQ8M#=*{HsB$r4&BgULzAZaim;>n3B2eUYlFOk$9UVCqm%Lcx=ANJKI% zc4PQe-B>@f@~I#l>nl&O-h_S_wBQ*~&ZB&3*5Nx$eC*$~p4KL`E^X!h1_qRn(bxL) zOJHq?g}?X~)5j?X!L)K7VFq|s&}f%(Y2dlhPlQRETNJTnd+7B(COB@=cnbyyzn+)0;F;rx;Z{Q!Ov;^DsUX2NL)Aaq^mTQ2 zFp{upp(`639_&!ekCl$cfg2XwU7^LsaNs~c!j`Y^H&84fhHj5j-z0PGd(Byrjh>q= z4Ti2&R8nI7!bH!*M)XY33!hm2rm4vTUV{T?`+jCnP+ori$dh3sL5~~>_rR^)-5Gu< zu8!KQ{f-)y2>fhS1v7uh&9{3FVyO`6r~1$mI>FcBT*}LxhBZ)jGte&bYDvOtS>OkH%iwhE)m(0N3PERj-LZ^H#2ZxpqgKM42rFbi$KDk+2yAoCq zA&JG@(=FoptKLPP(u&D?wBNfxDO%|adq;6_OY}^40De$&on3FVaQ6c~D$OJ4ovag! z1QGnPxfTjPm?wFC*0j3KUu2qE;loqBrJo0e7_+JlFg|w7m>T1WvG{9)ffqQ|0q0U? zPLi=uI5|nvv9F;jXcANhI7y6)o6Tbe5vv~3tb$A5PA-a$E~CL_HbKRVnp;YSLDrTT zXL#dCa7BR91ie4Sr?<@e(Tt9Tppp9&Pjf5PTxs3VAhT z{|9509hHnTBYZ%m}fFbR@XJh;8);hKuux8*`B^f*-u7SP(Ud@qR;O%O>>=t3+~?=2Gp z0g!pNxOP|!#G8FVKkw5?&<<vE%{o{;Nor!0IDk~Z7M3>V#z5X zY|>OlpoRCToV+}p(|4CI;YHCWC8EEc-uwj%EGzuvO4IIYpNyR8%r>vB9{4kg12$@|^<(rPot(!M# zsyDze3L-Ry4KIaj)^;1yvx*M?gz^BCaflIF2x{^33#9 zUS=FLkN;d3yuxBMtPJspI2c(@c47hS=I^UY%F2XQfym790^zZzf65@Cqjrx!?;;Zg z!XhPad@dFngPAZx8|UOaRE4$)$+mvSaI^$~>ZAh);(RXGJ$))@^Z0}WP;@Mq6JdGH zl#c^s{PBG==gq@xdrLg)V0yI-DE9)BivGFJ&+08d!cQ{as0pTDb*2+4SmY0AjWXqs z!(xRxML{3hB`poFoFCY_`X4jpeq~MYXEF&S%HSA3XrIr z&DqUOD*Q{?oW zMvYpOyFo^-{<3=OT>0NlZf@4fB|%EUk|Y%sn>%KGQJVc}o-zdTnwf8EmC0k3+fE%x z8hZn23tnb3mTp}K4+OD9UB+mg*xkKpv9UJ^HZ$)0M!d`;pn#DF1khJZb>DR6`a2@X6 z?RmcfhpAPx_bZiqb5G4&vKTicTpvDg0KvIv?Ly_udGb>uBS(Hw=+o!frPWJuj}>6s z?R^#jMgld3$chW;`=iG!7ngC!h~7{5!5Lv)D!2X964~31sQV75q`))(!;H=U&+9jD zp!FFS3Di%_z&DsnSKlq4Fl0AmTWTqRMNds*iUdkTx`AZ5Tc1PdtApYRb7z;UBei({ z@gqQ7dkm4_B_kyt%%BVq%-+6v6MwdF!W-7Hxw(NHdf*LRLl%-;i8y?QphJDUkcz(3 zURcxyE^-`sUB3p^0(NVfO=Jz}Q$-}i7)*`4*gV;x_k6d_&m+xUT)uNi zD$Ncx3^Fp>KgT3lP+QP>;F=MS_>{-~WWKK035Q>B;R1af`PJ;2|HrxO2eX2nA@MG) zSU-FqHcN&eF!-O!HSyAJb8XCzyUWPTsEYjl_3M#*C9?wuiWtx6p!(rkSUQC1PVw)u zIlMRv{a5zICO|TCM7HvCX{saZqpZQo^dF`!{@Z7a3V3E)XNR=jm=6YJN|_V+?W+FqEF-V;sm`0-Xys+X-_U(y~V{1+*&s`d9Gzk|2XqmhqIcZ5%uhQh$3=`Z@2_Ybhj63hq=eizL>+<)30?61k4J0IjDsuT*@ ze_QMrQEq6M>zt7ab?CXGzEZC5sCbJSi9acU=<0~F%K~?$StGQ9nILz4hj(io7s4JQ z8nw0kt(=^UM~-Ymze)o9t$Bvq4W~Tqfgz9-Vrla_UmUcpcUwVg1zz~!D*-MTFQ)9U z@Ck98QftfVeyzWj2C*1I5TstnOx%9p!0e)l(PUQuEv)rHcBGCxaf$**TU(_4M$*om zvl#&+I~#j7zl;8+Ie9cAt}jQ4PBS+*$K)e{r%zzNLTU!6JxT%pY^o0jUxMH zkVic9_tVe7@qR5)-t6ORZ@TWR*(*_@tXDT_>Eu?d7f(D*?K%0w^P)|g(8-^|IhFLnnf$6{>nw}2 zIdsU9WoNAUEPOlGEtu4ZB)hJXUn+{|c-{E^Mk1;}MWguQLrgF-;MA=Q;^q+!j9 zzrVVQ$`;R_)3g9IZ_}m^o8{x@$MC+e-}Th9Y*y{{?K{rQ(@1n*cj0{jyZFN?w>m$K zVRXnj#du{MRCZp@OxA|qc-CBtsKT^!&0p|bwsNlad-XlLcDefd54IVWO(6)dW4J?a zttDnbaj~&21$NRRMuotni8N*rm8*u@dUvDvN07ygQ*na>0kxuHF`f9%9+edp1qLO?r zY9{mteNv_p+`$e!LcaL6%=_+4Ok9C-K|gvi=5bV{CePKKS!_WN2T<{wG6ziP)hij@ zz40%@DH8F=b}C39%<$vHEIVLd6nM97TL3U;#exL_DaO5^c?6G!gex~|OMGOc$cYN$ z$R0Ez@+1x2%t~lA@XcOP*Q);E?ojXgclNAbqmlLZ*NY7t52})^JB7eN2bbq5bdeZV zhE+u2&)3)A`{$S0K7QUB8)zq>tci01GLgh>I?#gxJn1g3Tix3bzfCg zZXo|Ab?pM<+awJz&cR$eaIRUossc-tF2MO%5&L?b7x^~dea7XDVFX?^2iLD`y= zq|oC*vgizEV>YQxTQ#NSR+^2IQ*yMHy-8+i9>lW$IQS;YE&7)+4^rdc1sv%>&`IZs zQq>9_W5oLJ4`C`&?`$G~ofAIXj0B6%SK#N_CZ1{%b#RdPiWP$TeSw#|dkF1t+;yRp zd=^anfr|}a+m|0G?S>5j$#PM3YRj892>#wTHCebwsi{DYi(c-?v&le&;g1`GA*UK@ zI}L64rmI@zRSS-CLCz~IK?$L(AOl4B>2BKztYP#$sW39Ph_P$sjJ9iKr#t#NDDphtRwg@WhD16)0X+#9+&D=Os>2YB}z0@}5o3n4n<*aPrWgmg|Cal*BfP9^C)OIDPfA6~(>0%Wc@3m@ z{4#gizF1z&tFG>*M0V79`c_iJyBG02GJi;Ze*VI#lPZ`Xr|0FWLyYtR50O?od#q#~ znERYVz+*YY7m$VlH(5J0@c_qQ`}QPm(akB1Z7s8 z-@pF}VH0iQNY)_#?R4PXBsrvU-0%=fsl9OVNA3K8%oI2-<~x##0F3@?)JS4*-FTb&*iP2YG9es;p-s zqBzH!4Q7!RQz&w8UnkOuFY=u>8iA6{lK_ge$(U6y?%_%Uhg3CCkD&OWzzwy>DRw7K zoOo#UYDInOH@H9ys?k*5{NcHR{cID!Kxs@ejlouhp9S0(ngI_R+ zG=oI%;hAj`|7`^m{?dUQ{Qvuh|NYHrso!k6`@g;l)wR7v|F3@|^8f!UqZC55z>2N! z*j3m2|2!U5{V%J+c(;7rvs=4%bh2$`yo`)YpudTTND4<5jU}bOCqb897zs7?P_O?z z*W$=6(rZ5SR4s&}%DH$k<*&1?tshk4l`Gmedk8OY(4dPL)-JSUEt{|?&2^WHOL{b| zDGaEuUA}z4Br7|cmViw{h`*$vt<{!n4?8QSPQrz2C}uTRI_l5)dr+ja=m7vJ+~G*vXZ}bpow9 zc;}pyG(VFo{XGJfPYI>nJ$-Mc5_F{DhNW4bD6Z`-zlf}AHh~R+#Rk-d2$cs3Bk_cG z>;y_y{f70%iot0#3ThK>mkH|5ke{s{pX?v53<|1&hx}paw+Lp20!6#%^{ZEcc7p0l z`nY9p&;zyJCP~T%>>=q~k1^@LrWSvVe*K`OuOgCW7aNE`@NYhKD(*@dIU1ob41(-b zFC7^MpB54C`3ed74dsi)tuXp>$c3fUH>#^0sU%HIP;2ab62S9>tF&F88pI_=S9~1= z_wF68&alN5zxUxkNOUE1qts_*Z4_(;{R$E&-Gb>C`@T`ye3A8V-@bgw^$QdcF`7Yv zK~b?NFbVe>1f!<&$3|KR7|)ca()dF-CkH6TkX#;(XFunw;fhR_XZ{?>la=gyk+^#1 zOyafBv->yhwzNK$lOzArCcw|H@t)VajkfxwZ+lwIfI@|tlfD|c8j?6EDT%7zLSa`* z3PbFlDe^QmKYse;*e?2Cug%>ZhOolm*2vdy-|mR`O&THCldqYcA$h`5yN5N9kXgtI zT}Luwo}M+x%*)k(XrPpWX)L*vq7Zu>j-DI|Cx4^-GKQeH_ENvXP51`{Y?gJW1eyQE zvYuQm{_55;D$cO5OGpm+buNn}RimIJxuvLJTv-HGw@Pgr`Y-U4so7QvR~G|u)$1bB znI&?C>%>K-sG&L)?6!Rukfg{fZt-&3B^4E;Wp?$zH);P=St(tt$$otMrh8(RzL0d;28uOZ-3weUA9-*gKfP`R2(>9TItBq(48dKHPP9}9-@iJ2~81UGXpJvtN-v^pti zvd0Y?^*^c28{VgyMl%&A%EGOc!nCl)o;xrLG^kms`WN{PbyVu19^Q>L^e>@*5rctm z`u05lzk={@RhTo0r(Hy}yV36xCr@^CPAcB3Hg1W(e+MHluq3Y%kkBFfJwi#gPIObVa-DfHtHY--osN$7hKM<#!Gn`fX2s{#EL zVhD1wc1&xl{{!E5}PdK`|+HzQGU z3F1R^VzeQ);!2DkBUPTwVP2S-l~sw3ibQ}n!nixi(i%hzI5nTLSQrs*>)p-0bwY75 zGpvP^=Z9ws>RxR(>~Dm_vX2%cKU-#S?VNLq9EzM1(0qA>`bfa0FKQW7|L&u(h%>;= z?E$Ej2Y%uso$#^CpPXmvW7zBq@sPlWJGj22n7J2MzJXj)J!whd4KK$R(E@b}6)7JC zaE8p#VeJ3|UfMppBq+GEyJgpN#Ea{VWuh2zsP+&&MOZy|Zs(H+-@dJMe=WT5iR;Xt ztF=F+uj%|$O|7f_`+)p|cC=j5yX_L%J`7LZ*ck8P<#qdd&HnxS13!gAW>NGyTXTA; z5+Hu|nQ6JwSrQFz7RYsq&FqPvBhv~B9yT-_I(i&o&?FWPLK!g)db5NO2t-DzLJALK z6lT|If7k$uoHeUgFKo#!+)0TE{k~uwJr$sC_P8^&C_!&$+XlyC?}k$c7ied*Hb=d% zH_)|re)p}6VgWGOB(L^s;+a#Yru;w5z4u?w{U83_(jZDmrDzZl8ln_RN>Y@R$|^0A zw3L~KT__n1qd|iryR1qiNui{WA}f1l>$<<3x9_~JKj7+z^K*Wjq4(?cd_Kl;9FODi z^BEwlp0TbeL!el~kJPmpsDMNvf_uWILlSbR_k!5XBv_aEGE+W${>;%lVAav3k$a^; z6baZb(@Z(cpz(Kt230s=<>^{L9&!a+q`3+FlP_pj{tE-~uJyol#HElRQcf2KCrd-%t4e%S0*c3n$$D_vAZ`|M*DgR1f()G=2qe#86s`~4B z?chOLOMfMhs1e%m1wW2~BvKc>zw5v8zNrEz%v>aBX9A@gDC%G!FvGXfn#FM{H^& z0*4I&p4Y?ZyK!P9sU*nFm6uo+5dpf%Kw}6#5x8a3bY0i1mqA%-;>ME&j#yR8Ef6>@^-ec}lrcley<^=fZS;y@(y4nfM*d6YQ9r zfF=?s40&gy7d+9FMh7T`4tAM0uRl|kuN}iw#oD+tjj=#IVxo&T8LE%m z#-4EE0+UKQT2xZ+? zU<`FA9jKs}sw-I|D$+wZ{`r10-J4L&I~;4QhBCvRnI%g@Vu3Vixk!o+F0EO`>KE3h z0?I0lRPL9KlxJR1kf`$flfKqk_cIh!`R$TC{4C|%?9xgU*?AaUrEVYI1&j9 zRAb1W_|y1G<2veC?XejMXUZYh*kv%|$*!$iyZ4IwnK;i8s4sVV#KWc(s%3&Ny`GBK z0Z0o1039E51rD!w-w>Kw;p_Bi$6umei)YX7cjy8xnreOe7?~UCZu`K7ma3KA3>aRT zv-mG_FOmQGwcKhJNVUKJ$ckpo;Yk<{#vY3-br6}OEE>C;JV0rfIG=rKSdd<5$>Q@? zR87&3X4;u(;(bvmk{ZC}*t|8Aonu2Tu(1Qq**-9)rZ))#kQVrg^Z#;*l+q~5^PpGt zVY8l#DV3o>DLw>oFwOd z@9~T3lu+b7)K66viQYUFN)(WXJhf?g^AhLbU_-v0PHm421WFLV7F&s!L0&sN0-y9r zA+KH56u%)NbmqbzYGY%}8ZiG5)y+Ug+&-Xtj6!=T+6ZBXj9h<3N4w*QK#)sVn3rFc z^Z(NdF=H~Lx^X0R3a~gBclE27`;^Rm`yzPLr%-|M2`TUe9PAS0rg~0zackee?VKe_%h|~MWohR>7S znH(KEDt}6nHUrUuEm24Ro{Ea>fflH<(^+s}d3m#x?DmZn*8W-Dy;AvQm~;#+rMmQq z!a_8DURS4lY=vhA6iV&k2(it-0Qa#Fk4SL3nV1TyU;RO%-Mc>5@r_wCNZn)%pLI?L zir_r7?&s0g(V|C?l-Aa6cb`1dmjZS$FBCzfWax1oV%*!xM|71>o=jBcZ8LqE)vinF zx8A4}CED=tZn`Ah)M=tht3^cPhVkQM*-fMoTi>Um{LZe#U7z6#Z7lqGjH*AD8P^a> zJcj=um2G%YiVW-Nj!Mcw;JlZ~72y9bjk^jELApvcbnTKy7n&HsFz|Dw{jsw0K{<*P zk_dPq=&_hV@i;K8`}b9*7hBM9GI?h7bqh*N$Ux?9r%aJ4-bIe8H}t{Cnil~(Ebyk( z@rTz5@(n0>RKJWUXxJdltJwMr%Ee>ZFvJN52P+Tcz-(|kM+!on5(wfOuVO06!;BX>ueU*z#>EG&SR1%skZyDB_vui7A z-F6bv(tR5N=phj*M*@R39GyE%T^+><_9`C;93ZHX7&@L$yiI=rx%}0tf;%X$MG~64#5pWcVgmS_C!4WazRp9F&8~N5EpO> zza*izJy>;;3qL|GbyT3GQJW#-{O!yQHU3PsoL@I-HSV zVV|TaFRdrK82w3oILQ7OyHXaY54DaPA;~n_1=`s-$sBJ`f2Fn4OVgwOyxoHS2cJ1H zm(ABzO+waXYg(i(WNdBOvWuwp3Zzn#lN0h!{P_MIj2a1A;kP}zcEN%2C1^xQcO?1! zBT5O7yb+8D5UThc)fZ+R6S_oDa{4^cF^<6vnmu9Any8}JU--xoQej=wWNk@{1YmB8 zNYh=IiM-<77)0uWoZy(}T@hc@v;IyqN^rxA3mHZ)S^NIUlbG9*?3NWKuqZ}RfY9r* zXi`>Ze@e;+`Iyx_z#t#)IzWc z?%ddb2ZH+&_T%Y+Az@*}r7K<|BrU;$OiWe~J_hcQvPBNWj;|mjI_}pbWCepZfcd7N zOgxln)~so%uoO^}nh{>Do`k8vsFxWsV$rRXsurfJ&xtbGPNJiyJ@KXYzeMybY-a?~ zq4>y=sqlovh40&Wny2U$jvRR{P~-*%l&1HN4Hh33u#2IP1lz6=XH*Wx@}LBBC(hTW z4lmkd!innMKGEiA60nm?e;-8c3i`(q2L2h`RdDAz*NK=7ni&97Dfv@t4uiqYrBC+j z?q`e~>0iC}W_bzB{RFWS^D9rQjgk!>F-|~6ZA#xiIvJj_vQpE};oROaEVg4eCXvio zZgN*wUV58CTLy_p^JF<>z-jbBd$s5zz5)Og?tU;yQy7b5zC1geH5`9<5{_dqj>j2E z@kLW2jTfa93T(k6{!BZv1KQ*(?|i^)lW~mfH^V7AjT`H~f6aHmJOh1w&#KiTs_5{u zv$A68D~*g;GL-(_6&~Sd56%*LOuq6#R2jmWK0W7o)tmS4Yqy+RelUrt&q`rZHd1q% z#)uJY`YC2um*SEx4?V@(mXZV8x)?q;VCRjk=v2Y3Wsa)0O__R}3k-9mC|KnR3ao>Q z2*mrTs#gD%xFdRv4~^rbrv)zxABt_&Qr0Yg6UL5v>;f-(NIjqLtmz}8kpd7!%T~Ul zg=oT<2Ii8eD;(;yuz=XNcQ5V>m1lmR*H}DX++(nL>4GuT2i)#lm+XKj6mv>l_zBAY zjx3ap3z+P7joQd#zJk&nS%rg9SI7150Hm8JNvLMDfuBQY`=h#8+@iPB`)iA|KDV1G z9F+H@i<;9H(fiWqZ5;QAaW62XRZusw+a_FTfB7=~`P{A5Ce%LJXAE_iGZjB{=Ck{d9e29^_y8yvL&L z5>gfkbjxE#^<Zh`f#c$`g%jC*9a1)##M-1fSVw0Hb1^d#R31(jqhgC)u@^EOI$HY0 zV?oyMElQb{UA;9p;p|m_dCqp$BKdj=^Y~O@kGU}V)yCZiaUQiVRfXCVERFEL@hZ@9 zR|#E7ws>5f-y{6f(C~{Vw-DNo`gsve4lYCy1fLk-Kbu4Wt7|e{?QTNJLf{Z z1vG;6Y}&l}c*mZ{+BN&fb(`7;_t*7&XH7XMb7G42oE_13G5Yv2C*ApCjJgf0!_3u7 zACA@g>D*EjEWRSH8Xc^vYW!-cJ6kcE!3q4$_D%v1jorJmA)SCWbvHLtKXb2BOrMwf zfGHvou~Qz3ytc3~LB~?G5q|;!a1T2{%f|wne^VEi9=YaTpJVwUFP~ZJWlLmY(&6)t zuP`{pa`cN#Ai*MV@0LC|)BQnA=q(_)Si2GhdHHnTW|63mcqDjVQec$h+Ora@1Axr| z$)0LsVZ%A|7kkJ3Nfhq8+1rC$WG*UA%a(_|8DLLIx&E>19FZs;3QuuYcXwf6T6=1= zm9HfC%X~!0ov^t0`~ff^wBGD@9sT!id)ZcMy1!<&0pR1MJA*~u zNUS#L;XroX@G6Iaa@;(pv?L2vkQIMovG=~s`_i-LTgXpRmoFOZv{{9zLqNW0b+-6& z;`^bqrqd^W@j3!nQADtOo5TpkW?*uYhH*3mM88qg6pBgc z_F#Or>P)1(}h{Ht{@U>G|-CWSdXdUT` z%QPvID4VrABy)YuE!RvLrc^8doR7s-V@GYX#9}&0pC(If*;myDRyk5(IF3z<=GVU#%yE? zN(n)~)W+o{k@$A5mK;LSYc1KymZXl_b=d#iCuwN4fnw1nH{PwIVf}kI48azed}hYb z5hIwQTX$%RE3I{ov%oZniz!CApf^@W1b*b7&+(P{1IE0x=vZQ8V34^;!dp^tMyIC2 zX2^6nH`-#<2#Gs(EO=3H644OBS?g~%o}sm5o{Vem*-D!3{Dk>XNSq{mTP|ZT`lW26 zH1UH7;agiQumJmebzjIYfO`hNi$4`tu~ygU+nTZ9{*y4`R+D1ez53Gg79#Xz|&5bZ&0kj{h`5A(L_4I`B&(o^Of=Us}*u{)c`RPT1V8xVuR;`t!k^o8DL znwps{@wZtS<}H7Bc$|tbxv*!1m5Va-^8y%)kmvhGF_EHP@TE#j#!`T>G2lCG3_7tH z_eP^dU@C^r6!*@|@VRQ5LVu7l;c8Ko)z4HM+pB77FwMP7Mg<8OQj!Fu1|Y~REDvmY z-PvwAQ7I3T9Gsjio0U&T2C-zgdY^&}Y3R91Ru2ollVHvREbVMV(v%y1csX+b`UvV@ zg}HK5`WOt+(6Fde&;2vvquGs%tA8lm)!nG-#(goIJSrawB4hWdV=TDoY2QKh_ocwRa4U((KtFB(KR@LJjbQcIE^5CK_FxO5 zOwoTWsWpD6$L&{sPuP|Ex?#BY^{bo^*P$L{r2Q^+GwS0FMMN;D=`M?2lWMDme4j+3&2NE|k{f`6?#0ct zvul2Z2fBC)LDFtU>*L2MY}yNX0UuC5@^2AGojC_f_pnI|Z}QX)nSDG)cl8iw z=rf!H`Rz?p-TSkDh>?*}isK?v#7jHd($+UuQdS-Xq2Ys1xugEH1n`nQ|Hv zcZ2clwwhTWu`GptLr~{cA9!f4t*0knqM=WQ1ZhK>92I4br1Rp%aUt!Igj9~W&5Lx% zo0(^4z4L}nvkQnSy=l}_M4?hv7rNK|*t#%357DA^BvK&-Hw~4DQRnzpsl1?v;bj8f zGQZNjwvum{-1XMOmf-Ehj0a|^IQ5VQi$M9NO2B`0ci5Y82iRyvvZQW=2F;$H#X=E& zIOPc|J{=@h0A1JBN@J67@5YU8rzcWCe|g zuCxZP13ij1>bg9l z*T>3VWt2-+3Qj>I_4Pk;SLmAOJo!8AxnSuqtz2HB3D1~!+gC;yG2a;(`R?LEfJ}gf z%{rEk&kn$V`=HlvyaZ749$bn2`YKLUeS|RagGfZ}#S>|mi#d17dX-9Unxr}76VlLw z%T(*HuJHJ3?C>2R671ZwIb@13qGE9I5KD0ZXwfgw7EpuV=fD0M{$ujoyM8%Qh!B?H z$X#z=nRbfpB>uJ%1>gF3Lkvz^B4&)gD)Y8p-V!q*xPlK?Lk^5Z(}?hp1D!YMOwz(7 zOUMVps1l=VYTMt{<1m0oH1~BV&-cys=W%gymXA(Ml=oh|c&bygh{)Yu<&65D)NCbw zCv;_dTRtPA`^yt|s7hFboeGG_{go>Wl}WoIYW_ApPE1{TEZa)7UiC3pzsz9<%RI@u zt_i8fdKo1rKM__U13XcPy<4eO#jLuHJ-h|{=oQg*hzS8MD&sD zWGYEH@jaq~ASK>*HI^`4ohqj#=u?4Tn8sg-U+49jT`I%_T-%uk@o31yWy9g5m%4OF zP>@G#|CK2FW*(_xV2M$HeRur^*wMaIzpJ-Z8>ptIQK+lOqRhNpe0b|n4-^4+^n2mE z38t=T|1NQAj!0>gxU}oT8zd$ePpNJQSD;j2oE+@!mvBdk#7s%wXJvuI`(N1dmb+%WU`*8*x$5vUR~poL6Mfbfe{am zlQ*?kb}!pYdG9-giImjZm;4+C9A>aV>3B;;(5Fn7kjtmllZFYx`etD`aofX`ozAvR zcgARGi7)#27tsVkh&qO8r9Q)4N_VdXAV}yIf(WvG)-XR_*V5qU9WL&w}JdW%$%P0gWA}PkQe{XpG^5u6@EzB%KAe&a!0~4^r^wImD zdPgYYAFxMdMM0VZU<=5xzm%A0oE6qNzu_4wixLxi_PUoMHHt#CGEiK+C-pU7drfn4 za-6!l5-97dRwWARmy9T@$&!lAV!LT}7_cwM$+8X%Jc^o2clqz{!FvPkEfeVe>JJZ* zj^T+Lk&r&!AQ}5BzL%Fk82t0c4>d;ALE)ZmJ4?IG^_%!EzO&ru)|BbfOG01tFklAz z(e2yO)#d|+#H*To0!{$O;O<#RcJL0kB*~|{{zAacR76%FOhnwaZN8_+UFLv7Ud698 zeE#@xS^kz^g7_B%TF25tJ`52c;k!JB=@JYueHwILK8IPWY~>#xyLr?1eC+7>`>|~@ zoh2d7$yYEor3WsHq2V{as4ciU9%+XsJ-GX2m^zYb*%LEM6%-Y-PY*Ud49(^tE}=W( z5b1^;0S3T`p#<)k%JUefEiV_(Tagu>*l)G^q1}SC?#mmDVKy-{&{s}Ih80^qL)Z|Q zkew}*QP`sp4z{m!3c+L_0!P2mFs&!;kuY=jb1v3J?;k&o4%R&!Wp%ArJCuRv>j|KH zjdGRWK{=R7vV5&voC0gd{ua$P=ziMthfbkg(_`s(gJ0D{kQN@3H1j=fC%D^IsuwJK zD1Sd@LQv3)Ncva7Jf)u1G)tfbGX=%kw_p3d<9yCxLF7V?hvu39KIe94JQJiDS%YCG zdm3G$wF1|8Jm4B#$P~jEdI^h`$?zQ4=yC`J*RDyqxL{=+9&a={6_!0GEv?^)>J)*l z78ZQ&?B&Q3uRt2k+%aBs8Ujew-Xt{u0EQx&O)M1fhz|4E<5j+}cA70%1n z*3$1+98Nl1cVAs1qTXK)8)MB*%R zGBP$mjI&EB!8w5d(?o@?%L1DfwBgiizL=tQ?nA{4p2#F%w13})o}Oi`rxpp`quSb% z%jy{UVsO(+*^QZRqxS{Ga(>&LFn``Dt>)$ZTfw>)E$KRk^(u9L11xE(5xdfC^0V=g zP-(CqjW*Fv`2wvui-_*8sYI)tXA*4?N8sU_X)WzJh3QbiOXf>N_GXTR#xomXCT~n9 zh$-~)`sR6@T57?fC;Dx`(uO|WyT_Lmx|?(4-j;xabrwF4FKHfh(~S<|co=1Y#D z6+r+{SyLlel9?#GO`bg1z(C>ac4onF*|>zR7>|kfd{<*EjG872*%)w46)QCN83Q#tL#1Qi#TcdOZ3ahHdJX&Ico( z0urtu~%CzuDXYJ-sF((TAUKW?d{xB+Gm6f_|F__u>dwqv>5Sz z?nHHYq(}g)l(9;SM7m~S0dv1=5VjN!dWS9VumNQ`S~`Y!kU_QZ{8gII-&==Fm~|39Slo= zE}%rzr}o=`tcRD8by#61sQvqg#Zcjm*RE~s_f*3mSLe6t(r#>si12pFhTd4)`Df#c zpooZwnb(d`iuUchho9`py|je%M+37|95sN2EO)EH_T5Rm5kKxg#;xXVdN1L2_QX_I zmQKt04LccfTS;e8_wi6CuA+v$<|1oziX4q1w8-vZqBH ztgWAurj5bmznYHdTUgZVj+n0h*1L@3IjA*=h;L$Uh(fq(6EX)9K(BFEgFg}9dAn7$ zmpIY@fm09MVz6T_e{y`?*=;v(iYdPKWl?DFo;}Ml%bGSLVdqqn&yhZDzNVK*f_eCG zHJv5o=Gavox{)&5|9p*oSPHkp9bv{2XA}l6ueG-qcEw{Td(%~bR=$+$O&rC1cE=s;F4_T{6 zN4~QC&Y*MSauVK;AzsV60>tN~H3V6YEl=ttQK8 zoOIWgbJ#RVFrg)AC8i;Dx|ttnK~a1vd$#7crHdD5-Myc*aii2j8HSyHexd)?ljT4eYrKp~3%%lxK{&`F!JysdEkD0Yz zVrt8sdH^J0UgA|Yk*G|QPk6{TdSkxdmF+|xE^70*R{Sr^x_0_<2LgX(b`ofI51;L@ zI9fxRs+rn$=S}^T9@kIrbB|T`H>2l)A!hG3QP%hNm4#v}Zd?OQbX!w^VZPCeJ=tQ_ zSb&m8sO#j4^C0#a$am>G*r0Nz~LR+-vwm<-`%{Qe$U(BxBN?F`EHs4qF|)E9zXQ7KlB zy#bJfnzOc5op*&dwvzouB;~ROS!=TO2%;m}hXP+;xik3>=YOVX98*xIRLi2K+C5C% zzJ!~fdnQW6mz9#?DBwWGakz3g@84kH z4m+sTVNAmI4lJv!9l)&G&5U>**1`rh7DlIbDf2|QUC%CNh#l()XDD_Q= zV_tDI99n#ZGR)W(al!MK8!d==NHsmn(5Vn9+Eg*XmyvCVNHYDqqbmOLr)R>w&=J>57fdn| zY4yYI33`n)N|;ePZ!~)J&+p%HEe-`pS>8WH#Bv>N2oRtDq6~QnR7c2hkB`#%O90{5 z=@+b;1+NU?YXtkax23Cel%CT!7hdm~FBwCEUug@qeD2tR&mFYTTJr;`XPcPcD=2u7A(0H=1KrgQCj6{s1p^-saiX5jUnJ`j! zP5OB4#C{sbm1l;A)oZKU9mM#98ZFmoq`X8*ax#U}t&Epk@2&mEsWg2TCNXI}EqC*Y zSp=!x27=3zGFIE9^VoM#s?Jv}5T1_DpS@PAj?F!K)HgHAXcATiyflmENfBZyGfFeh z8)`QLeyR^J`7r8|h~9cylgF!V7|dJ62GUX8@Y% z-{j0s#`D4%bHJFuIZU6hPUm#~5Bv*2@mW#Z+|qIY>&a!kD$>uLOJ$5EW^bQD!D*!J znw%@+I^ihN!{XUqs)SVRC^B7GT>Z((U<+7bi=OJ&9_gjQ~@!8MX#{2oSKJhtJ`6tfZ!9 z@8)%N+}mz`)yX{v44AH?+GclNTy{>60psIe$ch!;KWG?KHVxD8 z|9O|B`f}bx!%?FEwkFNp{DTXP3XfIs_DNBjdKXgJ@|@$>oNc&&KQ$>SHr`P4jJCFR zrb}+=%9>k~EiGe@9a{>{qI-$aH-60W80O;%D?1Z`8*D`ZT`>5g+dZ6Xr7M}6T@fn9$6{bRajBgrV#dGb7$sQXh=oy1%OP`&cphSOjMO_*Bw z?@)_2m+s!(CulCigS~Y;(6YCjkEpG$-}$wS>|7fNr}(zP+3K`_kwzCjf=}4x0{v&kJ5QKcx~i z&}OblP&$Zjhq3W@*wy;*!qca5uZrqIY7;cVjA=8+e^5$(GmIs;Af=CLNnhiWt!IWk zrWHusvKb5~cKz;y(-L#XUnZy#1A@cDD<-HMj{1dJOMvJwQ`3IMJ%;P(m|*Gk8-|&L z4U4m^SDRP^5@%kd^`c=sBRJ6WlcL`cMxT!z z8~kUnkB`x!I|JPZ$GWe-lBw_xCIeQWK4LvqWeXNOIkl)x$!tBfHKogm*m<_LRY>0& z=ifI}XT}A{HMgL^DljA>!Y@tiP(i`gi{W^`@7=Y_O8GYPzVrwEJ3#RRI&>Bse5u=!{d|A3r7_ic4g(YSGiO(&r#U%-D-%ubv;Ler4sNp1Y|XXX>MBKU+ck{@-y z2b6r_>Rz_HN6sHHc<>9fuLZk;X!6)j0L-^=xS!WLfw}HU73=wOudj2S1$(Im|5y$kei-@VJG$t_5;P!OD;{8s#>y0LMx`?u>fW_lrcNZxdZmsx{Nde!d=VrDITn%6?XS2I;g z)FOfM7{CVHC$ZC%7pSUJC>FFEFjBCfeLdIGmpTUYp0MG0dsMDZRzi~?i5xz=P$~s< z1G0lK>R{AcI>vVDR2~hTiOlZsU5A75*=9HYn;>~7^*XLmq<-KUCntaY z+OoED{e}&iPQz)_(3W30x9+#7E!XW;<}*4$$L`IdQKHvC^mFfOGxd@0etOHhL?FJz zOtZ8uy7h-s*ufILKSOuD%|KRfA23^?uVDNoR)J}#H~qzw|zzT0s7 zUZs7=mUs{%UCL@1$2+}1Wzvw6PW%)WmKgP0e+4|0o?yFQE>sMoIAynQC#E_#flk|~ zD6R@gcR03A_08@CdduF&V9}7;O#Yc-Gmy&g>>q4-T^dUogX0HY;*L;ZwI18LkJ<)N zm`54$mB|8c>$^l(<}4Co?e-cwLLI$OzK$*!9fZSFNrsKA?B&a`)O$qA!i+gJ4E;Wi zylfn^eH$A!bE5uu11dxB7>^SKm`U{eS-uvp->%|4*xPrH(>AQf>BJGn{d57{OZ-g5EET#5mky0F3Y&l17KUnRSzd|+U1rr1_0&7U_#{mN*=+!ni%C9W^>&v;{|JV+ zSRmDF&Q}7*r|-*OY)m2l^8Nei!##1~f*eN%#NwmhUfY!PpK!W3ngRvX%)nn&Ma6Sm zdLJG}#r}9m1z`LVI zH{e9GRxJW|Wo!W|dO&7^(zJrb&<;$w*{?@TIuI2AFuzkE=JD*HbeC#Aw4pclHnOxf z4Dj?++{+1ocye9y3bh*}rO7MFQ7mb3cXOMP(xdtA-P5S4xkl`YOf3#oVjxfV4lvm4 z*>Q%8fZ433(8h;e(KY{i40P;1|R{O}z3IFwZ|%Cy$j%sLMQHgxlQI-$Pt+_EFoGxi(j z6o*`;&^M}6c1Ph{j+c(0eQrJeTdFwPfy1D{fS6W39m48bP5pib~8>QM>Na0s5 zm?(VzzTEcp0R9DC4r(dTl#xXCn=&iI@F}uz&j21{=TGaGFm>q|;%YXIFqP7nM*%)o zr`WG0Aexz&{2)p%568_r9`5O9fp!X|D?*01G+FiG^d~fPnOT{(|8wg{{g;PKcG4h# zePFvwKXJ9bCOT5mKA(kKNpdEO9egUwr$nOK|E;ZTn;n*-RZY z1pe;+{T+wjz*bS`ZoYqgmW9RRlFq+bi&hdWB7%d<^yE(!7M39uo?_93cwvAxUVg$WVC>EK z*mv$(zgj7IjV{QEuoC(>qiKXA~6JpDmVD24h(gUO)?w zYt&8s&z5BftZK{39@8t;hqDQM(x0w)z@2BneppV0H@$1o&7!%swp%Qmf}Wn!spGG@ zjyYgWjrGOP7Mj}H&!0W>flA4Ikn!k|;F5q%gjc=!=1rT3UV!Iy5nVY&q!n6N$JdJ* zZ{70n^V@@M7(YylPNDEjUai`7Xx3%Af5*BvMbzdSXveQsR6J>FLXG150C#{1Ax}54 z?H8tySea`y4tu=I^G`i$Zr-XI!u1y zb%I_QYif#Vb(4)rhXKdHCbw+cqjHhmA%app!We;0TlmU9Gv>{k<~Aq$$dR;t`|Mqg zvB6~KOtau85%fPD$1NDAGZLtNRU^q6XIOd^uVBogI zm357c-z7v3cQ@P2R1^rXr1AhmUptz>slPT64^^^E0{{6!xKV=4czijXk@*J?R)N%V ztW<8ja`yDh0Hyq7y>8>i!DGj!F59%&E zi;$VrOGWX~*sE)q07I0Pmgbc^i|&^|`DU-e>(ZLuUhVh3nIFu`YGb$@+IK&8=%<&N z4&?EWqCvJ6+-^BZA&w@2!t08|F{&3h!6|1~TE*hVdnYs z#Jgr;hf%uG;7!`Dv)){v1QE3YMTXfbWTfnikXz;i!-Z@ceFdX%;2uz@Mm0KXzJDlt z_|RHc;9YoIym(^MwU_U;2v!5qR!|@V9O<8X|A_bJKS6Knt{aQc-#;2 z;}f+-rxIh>df#q}V2ves18B&H&lU=9q!q&b2_&5IM_e{u#FCUlrzTH?h5&ub-5!&> zCR{`M1QNV?sW1CdUV1BQ%VK~HAds=r%tC%9reQB$Ku8E{q>xKPh1Ac_0FCA+A@~W{ z5lm9zH%1$7inr+0sAMHvI7Jvi%)vITb6p zDF)*gH|RDv-;{L&s{$HzShXdw?0uyDfJ)~ihKe3Nny087>6La;FImQDA?l=6%t~=3 zvAwaZTiJ-KFJ_%n@}FWkosvzVMY=G25m6r|m%q1!DT>%#wZqrJa9&$(1kqLcdd3BJPtZuHfz5 z9qx7g`l}~=ZU9oBIC+xiH@$cn6hyk#V|gZ^#FMM4Y|#ij?Sqj^)!n zT{|VwC5dde!EB2gG{ogoyQq&T9@~yBen8_wL5(WVQ>gh_2U&6d{z}d?aNj}oL>m^z z5Py)Y>7G6kj-AE+ktRxvQRFHbl2S4{tWL8n%e_|2i$T@;ojSHLv9a{#j-fYg5?t(= zZLn3Br(-8cL#dGuDWlo1f~t_ReCx@V=94B}X=xeIY0x_-h+g{e;fWR4b%IM0B_6_? z;|cO}Ps1cbYJ@XitNRZDo50VYE=<~gse^e5f%-kNBBcWn3RDO2=UX{&vt~)X_UdLK zA8qcjWz+_t2%R~zw?Pexf`@g<)42Xv-dNx3OJPPYQGaTo??;54ba$>Fz|s*|^OwTX z+D*_3AH>qJ5p}i34)}WjGkzr>U^`)Z?PdmOJ=-AIB=!2|ItoC+4%W08d-qYyW3?}n zqvISnW@UW=0tgC6LWg$)ax^#Pyk-+w3^#!M^`7;vXE6zSI;**|zGJb$Agyo`W^{`G z_>7k$DA*>mGvF44=;=<2mM!~=RjB*0*Ib|D!~5c|f{+^t)`#B(puluM3;RU4;D8GB z!H-;}&M~2ZgzN$>NZ3f;@scfC{UgNIdFO!xod5=->^HAN4FQlwzDF{;8(2Ik$?}t% zWcw^jL5Dn((WEf}jZyBQEWw$wF>IpL&K_$U7tg1uhi24FNj@>Tl$MdzV&neqJ`Qn8 zb7B293&>-#|9xswzNV?mGpBHTj}*93*~3SVus8B}vQRJRXiu4L-MINMEfaw{S3M-T4))WFx6mPuwLRc*U=O22 z?owreUE&TvRuKUQYio}-GV*+nLH<@dtwXW!XKx-|JfD#vsyKiV#W;fnmGpoP!}?${ zV8#Ba^zDq-pob5T6BUc*bzD6sS%v(L6Hp&e4^rcWODDbybc?s2)>C!ckz=ZkStU>C zX(SrAXHNuogg@YWtx+=Tmt&(4gvg4vBSj>2 z*vRywkz5iC4ODB(uQKz(Im4DPsHTOGR8zC{a>xMF|o* z3Qyk*^rwJH=vcaB$y-#$M_V2tGwFEO-0ggKAu2}-AS#3U;NVQB`pJH@Cgm%iuD^B6$VEaTR!h?+QhP#=^oCCe#BKkCiO7WLVOqNuWH; zAG{UU!)kguP|V?-vEFo^3?Y8+*Bs7_=Za73wz;LGrPT%Zp2o9NRa47bV-MaEwYX;+ z*9-ni@Xz>j^bZ5_s;Gw0_}U$?B!WNI;olwRw4~5qU#=!H)&yu zhUYZm%U2d*e7ITEp0oY^`}fv2+a)b-CF^^g324HvcS~JjYA{McUDO5aVgCJ&YUTmZ zlvCH-Usr2tj^YxN7mdQ)j2#nYrmw(Mfuj7|p8{ce*3O?jZ=PUSLfytL8VqSsG-@B2 zX*VkXPdB#u8V{3xnLOyu`)_<$TQ+X3BUt2bbEg` z%sWylqfL>r4=PSTo9K~0;pAJL7zJLHb&ttw(t=AObo(u57HWU9wq3G(uU=W1nK5g< ze;)lo-bWCg(PnNoYRnkK(d#dWhzk<$WzGSX>p(oHi2)q?PaoaFAwo9k8aximCa#8= zk7gg1DMZ#^3c*c@RLa-CVP&d>IV8@VFU#(zJ_ch=SGlRDmKuM@?Ftn=(!Aq`LaAWE z;BbKeKPoKo%Hj{;002%tySEO|4nM3Ww>Ip1vndvBy|k&GAWhi_j=me9OSz( z@LomxfScj29wan?~>f)Y9#)syG z9Y=#0MmO;1(H|zB4vbw^1)n#&-2J~Tj-hWm#KpvvE?C6)y!*yP^{Q2dqjf4TUlw~h zuX`}j*n{ICCo8*d(I{`CB_rsizU6}5c*0s?sXO7zBiJVJE9c%_k2=J?5J+#ZHL?d|Lqetm!CSib)ED>Y-OC#LM)g1T4O z)qol5w7&g$@H1Xa*3!!2uM6@lJ zi3j*GuhrF}Td`??Frf|Fe6in}C1+m#T5$h_PdBy6k2CV}7Lh^gcMq|SS1McX7q3x6 z_(EwOH8|1D)|T}_F~$4phg`3%z2?F~jms6S{o0FYALlO&smmNx@^@Oj5fq@8n z`7g(Y{oCtl)7gdoV1WLDb@}=EcCgMY3W!F4}G5c>%dsDQ5?QbMD^IA9~ zK$;xDDV;q~=TV4}PpKQwpYl&;QU$`=Y_Mv>ls(0QCZINO&fm_<#*KWOul)rHFV!-; zyI#E5laP?UDhL=JLF+lWoHQnA_jVl3Wecy2WhukL%qFB?cTR{0e||QmOMfgyAcm)1 zEB=7XG?ziH-kyqxC0UQp_#YFcu#)Qk6`$detRF?-l%IB;Bh63aFoqXJwM4L$j)61k zsjNI@{!-oS@=UAoN39r*Yicqfg{$ILWdxUDWTXb7{^I%9wZ!cTssrR>IC*$P6u-HG z6+4~3v-2*UiI^H0q!m^=iE6)c=~CTxZByiL1>|xm^o$I5byQ5aBloK)ztxz;5>6o8dv}Qy#jU6 zv#oDvya~ESaY_aZ3cC4I14VQ?(RZNTOZ{<%7 z18>i_nH;HG+IP4+blAFhkhsAE2PQa+P`^TuQnxVl=^xYgfl|!-Qs`(*BjW16ETO!j zt7t27jhY1hudTI2v22oGDZ8c^6T*C_m$p}8*y^B>lj+uD>YTo>b?|ou!w(AyaYyRb zS5aR?BwvyN6r@M9*n)DpfD%wRC6)dYWRT|>EpDI%Ow#%{M39neO8wG5>xN{TEbSt} zGJIp={{1zBo_!G!iIbO?k7{0Q5d1idD6>;hlHQsZ?!fY(?P}Nm-J$ulUp)0ywphpy z#0+qpT2|9_DzPD5bfF5TPQAfL0#-6KJ^{c-$gAifA?C?(00*TJ2`DUga(1?#KD`A2 zZt;ZPxMT4msgeQ1H7-+GQ}Z%QC%JeDQpXGMMd(LQ~SF&XUQVR0yu+>DVLDk4g%sN5bn&YX!`Ocfkc!c{e@X97=o z9t}S%WZa6Y{GH+w5c9*E?ue?nXY0b(*A zP#>a53dG&ubU@PyfF|&k_hgQMz|6~|AA9h!Wq*b;;;TQk6yE@t?x%a?JPZjouvZ*$ zfLNTJ#K(^RR$k*SMM`|W(nG&Tw7JrZ5z!(u$+RMrEOA@6a`2bUdgRa2B_KMgsHS)s|dm9s;6H_r-eMKvqqy;{L%=lzsp~u%eQIS%SiBqS( zCU6$2N1NlG846lEp~uLPOQ~~x*6mx8Hbi5Ym4~;)jN11YEpf3lX6*9t_h-SH8_N)w z2AWpuBM*ShiB1Q@;uBKp*ue+<33cVtOeswT7H24FztjX|J+y6<+a>>DZ1i@-XTB(V z^541odw7)I`Iu74(gN%4{q5h~mJALqS2iy}%E1f}V>)u_5$aLh9TuxeiUcY4f74^J z$Wct0D{tIjLD&!^<`3qiXh9pU`SbHMW_JV$%6!ec%J$4?0Yk+bYu4Gq2-1`4%ncA$ zU>p_Px#cDBa>S&{(VC;nSJUWdkmAO={FD?o+;SdhgF60w-!h?U6AT12o5`*TSVp^w zVy*Y(%P2#`G;rCR7nfI~&(%4i#`pxaVZ!-+sC;PUcJ>5GaL|^-kv1w?S}?~E97sMMTDYCfxwueY%18J^J}#zVW}WsKv;aJ>)+DB7tQ(g-@92=m?Vk?1hxk z$^Y>^!vD&endiursc-Cjq3A=XPk3Pr0-G zv452E_|8-sHl)tC zw#ol*-xwt-Aw0PQ2*0bo6?22728;i1|5-$E2KYZdg@{P2f0UHs|NcEZ|06um|6l&n z;}>5f_`#w^)2@@9aA+nYVxcBW9{hj0Z`_P{9+T=}Pg1 zKSx)^x!3M7j|2@l8mXh9p^vaxdz+j{EBknbXb%RcYO)HQAj2EL4=C}<^7W~zsL+u` zV2*T%k-9^Nj9l;fEnfT@h8j2riiXH_0Le5!KT+uy%Ol~|kS zmLb4Fpk@8~;p}j|z4*TmAA2R!HL*q&a=o265YU8@;V>W@UYz2AD%v|8@J+LBlIR!oD1z7jj4Hm#y^lI2g zQvJ}7(Zy9<6D)nfEGtKn{=i}b7cDX&I94_DQp>&+Yr0#Z z2Ltv+6e@Ak&?MRFoc}fz{>9ffyQHK9WkHE40}sH2zX_R@_NbQtQoh&T@P{2kfQrm> zs=7Q;2h_;qe;kEssh#p6!m4@xoSlipQN1-OI6gksy&HjCa*n%u)wz$qd=LoE8RCJ6 zLYRZJW_FXxx$NUQ?NlUHt#2eisnjr1S0>!70kow!a4^az*s)EpT z*pZ40l2$Kk1J?=aaEvy=!n7!%1*lS1V zdiwwOv&zXwW`|cAp#(fS;~3mDQI6S;ZWazaNirq57@-J2p7A)N|BhL;L~>DRPm=HF zzayy%>?Yix-r!ZIjMo)OYyP0oWk=uz6p;#`d{YU5u%hCjm* zv~lF|c`JGur#pG`B@XML_L^ zD_rl)iuYAdZFO@F!|$Sx46ph8~V@uNd_=m^u|lmNMTL4r84B~TdMKeI&8 zVFcvF@wreQJ3OFZ7a)Oo^BP7pK>yXDZv4%v(GFUG{9!8pvYN*b8aok@zO=%X>XA-; zyd`%dJ zKV@ZR(ZPprkBu(dlAP?y{F=|Y>=^rLj@W#ND3<^5Dtc4#8bps<$Re~Q5-_o<@b1t?~k?%y}~ zdxJk!qt}WLt6xegR(cOWT@mzn;x;?U30!I$(IXf%v)KCi3!JvI*+RhT&JZT&uCp%* z$Z@a2VjfZ3)2HiFl}rItdCLF|C)@=GuDNrCsd8^ofV#1SAk;5+U;Ov;Md+WUeJWOFTEawNaspbAfU`uTGhRaj#TPS%=N@C*4vM2Xtb^pH|xSv`5 z-wxcp{GPpg$0BQ1sZRQoxq)qkZ=XB~L0N@3X`=k8|5l(l^gE0J2k!p}W@pb%OD+2F ze>sYKx%?PxFmf|8gs+x+usfMO`^L_s%dIc`el*u`h&>a*8`^5?@Ea{SdK4ANuB0Td zAnk#2_O2f|F_lwq@_-Xl3MOenlbyw0Oc6ocFMe&$@Y&WsGKP#8apvSnbZS1GJM2P3 zPZ9%Q#}m?+cNR+78dX57_gEyHcpAaD2|-&_%KTr@NyZUgax^r55egNbNfs8- z&)|r$Z|5l6feHw5xseIB$~qsB%5B)ZV%Sa-(}C#K9ej+?H2Ut_d6SmKX|&m(X!i*~ zD7Z6y5`^#PH)TKXt{W{1m zXwLcYt={kU0~*t*fS1v(#V3NJOx5uKBY4j*Hcqc$G@x*`1pR8o-6Ix~Gp<=Udm39& zT9Hy0EYLie`jfth5ei;Wbw!0Qk?4E3EytVw=-+pSIQ#evI&=6J42_H3 zF%*D#Q?NaQ6jxKk_A?UnLYH-c$VTmkY9oODNI8k$l1{|;udnyOa)8FdM<;jtdMs$3`a&q*HmD%NN;Ogvb zbvCMtL7^U~_!vMxBma6%8t9nkY@LE*&_lFW*V67dkzj={^6?NH z^+_kf*P=xlf2RJ8p3!SCF?Z5y^j$aTFB07xWkde_T$Y@{Mkfm4jaKaLeFv#+_7Hma z#Nbb)Z}N}F>#n#kB3S^hB0$=u8aXqe>iD3?MER%G!3!2#ekGHxIdmx3;M~%d@gYx9 zl6L<2*3z1^n5LW#PMtkbB0>894}0(Z&vpC%54RUZRHUR-WK#-REy~Ww-lLM0kWEv` zN@ix6SsB?`WmSr7nS~NU_U5`DouBKveSf&FKj6CEKCk!tcAlN`dcB^{-#$2V@N#$qcxnBe&!~3Zp)ppZ7YL+=+623S70v!uld8!0 z>Q!XD>eT&h|Ie^+>?wbGA4EU+HhL*;?EY$M;-G|(61u~8QxzOEul86S@qyxhT>`}$ zS_DHFH*+5fp~_1)jZWe+(3X@P8^(0Fjb32y$po?E6B9piViDAJd)lG^GH=`4KO!=? z9Gun|dJOx63eoq08VV=vW{pyC!`Ov{_SyxY0nHe5h*krE5#^6NP6&1S*4j!(PY>~z z=lIY6&KSGHf|7X79gO=mFds*vDdg)O?!&~Tdt22JeX1Ne|48YcI|o~cnQ#YV0xA(N zROryS#9Vc*m&UOIKVx|q$t;`_9Jm$R!n|D^PYOA(x|@}YYkTwSjpx+$Tv2A>D>7V> z2GH}zyje-PGT^arQRh=8TV=0Z8$iJ0v%L#fe$RYxJ;m1J>%IDpKERMZJe^Cc$LRqQ z09p=}f=1DLdpiviw*Y8CF%j5~^aGjtAH4zi94Z3TED$Oied>q49FM`p#pM#u)(sfX zeGky1>Ja+15UBuox}(LvLW^TdK$riU_U$H$M%e$`v~QJvqpSZ!Qyv9ZWBi)zrMQ=U z2wwu~gQXOcC$P8Z%vDo#sIa@`P!Bz#6&h%e-9Fka5BH2uNB}Ku4-zpo{}Kv>KUdY2_Q|IVq_@5Qu?0o3eHuL5#h??0;QAiEv?uH&aHYF0<@G&9-g&y{x(_!4u zug`mxL~z(Beu&lujvnzx+xX-nntJn?u8bppP?aaKX<(xC}Q}Ec_<>SE*aU$3k1l^Fo9=0>YCZ9tn#~!byLS`IFATA=(37yr< z$fmQGv9Sq8h${nJqU~VT!+sb%$5-KazHs4ugAofHV2`I3I68rUqINBt{*M4lShFGZ zkercGA9xV7)5*q=TTh$5d_nbujlXQy3cK8@0Pc3wZPXiq4k*M!O`L<^zNfNe6ae37Ju{OxfPP9VKYZjEDna`VoD=eKU~o z*RO+lAz2SmHp4}h2Dc9O0+qv&qkH*kA$viP!IlQhWWBTc3fkDWcoh~R67oa60yF>6 z&ph525eI7cJ2UgSS;6&>K`w5& zhgq|C3hmG_0tG3zQ5j)E`QHc=ggx|Y0zKCgx5+(`73CjyeU1K21-kcu zz)cm@G?2Fcn~}Y|?*EvPz4G?|oRO`chRB}LpRW(!|_z8v!HU7-HTBuevcoQJwM0H$tiO6GySJW^C01Fd^^p%)(bl=6SPBL zu2&+$KPZ|4pFY(e;D_Tu+N2n5C-Fa1wq-`J5#j%P%J$)ts=omK|AOsbB5@2@SaFYl zKQ=~O!vw9I^+4kH>KC3epdo(dNhv-ZAvvyY5Njm(`))kSL<<~6`2#TwVD{+BBMkqZ zKRS4=A)O4}GhS$bJ_e{tL)f_!J+X~@_F|Mi#x_7Rigiz7{E0z*dZ)Uud*$)tOX%(7 zG=~BImX($LH(td6b0)Hf1W^%mU{=zQ*26emK0c;kHq5<&kbMG;iT+EZ?6}I3HS#~a zuqFua&2arQuD{Nn(njTT_oP0K#=VvyVT%EN@?P5&6zbfTb06(OR~Jo-jE>)!Zi%in zA_`bmgsfich?ny` zw*=3P;yY$>V#BA$$jqFMo6oFkK3NKtP2{>3U=MsUcsc)Y$Zla+{>`z}8&FXk3Qxy5 zkYQmEWy*|bBe?^6BRdFVP|U4ilo`>Y&XPCss+kcV#%KM@eu1Q;*8*<+O`QQs;^}b| zNI$UM0{kNm-9_zS$`~NZ`7gOvE{{TLCLHHPrZ=E#nt4^1zY(Lm`RlE2+|b0{P!DlN z#z6;UFnAmYR(dldqy|KaQq0_Nayq@@57M!~sCtKr%yG$yrKJcF>P(lk+xfWiHJp)g!)uGi=f~_cfDtPp9j)l_jFOSU$opf+-O`LTmw&Nrb zOZ0!FZShg?!~xI{<8ZnkLP-nKkfl5jz!RmWj=a1j6bJw1M3D5bJe1-{j*IA%US=wV zH|;)f00Yao7g%^$SvSAo8l!^>FZ5$8cC1`yc$uG1f5rTLIifzU zLGh+80O+?|X+etM?-jXJz-a-MB?NU z6zx>N(&GZtn8<+=Dt4)kIW{2ySyJ+g?*iefiNqHN2bHqg;Y3Du_Cm~CxuuM30OJ&( zmw6M7M~1>7))H0Go^aOkZRkdj#-%qRyp6)SuPD6yO^WC_)L{pB5Q$d)vdYT9WsRUs z7hm6Jp@0$X2Nm1Y$$=*VE^JhV?EOIGsjq)&zKL7{%;)}u&A*3259#@RYG!|&CVG<$ zTn<+|RbE$Dil#@4PjpDg#iV276BE6TzvA|RHV?gnDR~z~Hlu(ULhm9{xV5c~ewr<8 z>8YNEMgc@@81L9GhU)hX2Fj(^EJAa0d3qxy1bN5wzyUR$z6Um6Zm}HXII#`P1)8DV zdG`z?*)N*ksVOVlV6s0FIa;>h(2gQGNb{#7$aLiREHHeyiY(?O=v0>0sY26>#q_rp5-I?(ZrK0jnU>I+#dEi+N;A#{-DB}R7UJ0Xk3HX!u7f0k~!s?pr{UJ#bNKrciyv(+dbIUz+ zS2hv460d(N?}N1g&-$Imn0EJWf1sv50AijP3L#`lN&kBS>B#ZjfkM4rzz6os|j->F=LG-UiZpMHf8c*~b z$UK)5S(yKgi84{5m<@oF%>c3@;CP_?FfFYwLPVgfmI}%K4k-1{jfFjCil|j!)({bp z6D}c-Y->Tp!!+2{O#2?|XDUCt%j$%73(K}&s15Np{`h?z&5?_1e*_&n$c+CTJotFa zrJ_4A$F?#5xJUOiVwWfTix}NomqRj44HKmYirhuIuH8s3barl#ADdY0Uev&UrI?{8 zex)Z~XS31{#tG-!=l=}WYUp6BE*P)c7jEy`vOPnSXTQz#$Z2!>W!|!OvhQkp|!QANCW;vW&HEAIa-+ z8?U5mT~-Qj)io6!$yR3m>OO*ZIsOd#a;n38Tiv!bYxJcatuZrg>_07D%j-?v(c?PX zWttedzuLh2q-NwcdZV$T$y(9bP8(Dxi98wm$h_W_#WDB4?>46w4ka7qSCbq0W)dP- zs%Ud(wZ{tYKc)u;cx<9_^3CHWuEg1|skxo(g-a65V4~I(^yT*oQKHtDsS#hjw z*)Gs|nLVhXgXis^tm#(0(s_#>=dt3cs=~%B1`Vw7EH1>hvGXF6>(p%Nswm&5n-g)Y zw*v;E-Nkn1@4s2L)@PGX>2!CQY zwihr zbDMed=z!C2T-5Wn75oyT?bow?LK8F>w~SAxyNfdFr{%Wa2+_IyjmmwloGd@j;#@h? zN`~Tk3Zc>bK5QjYo|W;WpLJiw|NlM`=ND?)d2zpW#m=|6pRYWt5gFmH5(Mp@E3TrDxN6s|#vfAHQB?v{T^_6}DTSTJJl0 z`e&f>0p~xNwy(!wu3S-TI6`XD-i{X9l?JZJ@Sy`B+4Eh{>~S{?uaNd#@D4JCcxA4y zQK1VC&yBUC)4ur*Q59tkFFGM;shw=qw)t|hwbRH?RFhLUOnq?8@YC}++*Lfgf3^)CDB)5YruXCa?dL>(hozbpIF->HLK(|AmU8|1T ztPI}Shz~w-H^?@?VsRu-VS_qP@l=CKBqfd(Z&Ut`XzpxPV ztka9vBdx3UmaZ<3iO=^3%vC8E+=&l7J)HW6W}i(#C+z!a-2kjtF;bVWD#~qPFhtMI zaq^3Rm2EawJEPL6{N>A+bN-E*+FvIdje@SIN?EzU@%#jPw|ojE4pv_^T4^{A6Y6qb zT@L?4mMgB6ZTQb0k-@ltJ&sGfl*3|7lKb@2;KRZ&fdB&Y4w`ik!es3V2cjBx}2i}hDK}J78F^sG zd!bh6hPY5-`|xwufQ=cnl;xMyHgL+9j4|DAGf;L|=gn7>Wm!DkqB=v4oX3W@F*vY& zx8pSxd+X_DwXwqC*PclOeIa!Nh*PZ$wf~+SiHB@^8)9_VC>4Q-bJj{g!_F-HhaW)`%?5rn9p+b>e99NAXSEu`rr$#I`%qFq00>h zP;j$GIT$+KbmkCPYHux>NwabtMo6<*R?WWN1*@M~7)~#pYLJQ5`Svtf)&1{%rV4>5 zJS~LBbc>Fj)sL3^s5-y>w+^PU1beTtpLN+?Kk_HK83Ns}v1|B+mh2T?%yjOwa{3N{Jy# zod};5Muwam)a$^RIXP`z8hHn9$NHSQu}qmGS+lMPN!RO8*@WxruW+l^i}6!|3(lhj zk5s#5!$A(V$$yUz(Y;~2j_WkS3(jg6j5^%Z+|?yo8}|#5QwTrQ(qlY2Qnk;j)4sX>?$JYuX!Th2@4)rjQoLq0rkfBJ3tzJk4vE5iBk1ZNP*-4_NE({oxh2TM74 z1CjpU3$1nzh}n-7&-xA=M9Ze_$h!Z@%==e?E7e!6!(odejeb11DvPK)8l2~dlK7vf*QyXkk zGW`1OsfD4$MgooUN|!At1+37Tsl+J%)xgRV( z`Mhqw+uRSmx%YGgU6LF3Tx0g*{X??ou$0EF;+QE?QW31pou`tZ=AGHIGLzS{JZeu@ z&_N!js_&jsbFa65-%|`*u6|N0dDb@ZlgE8N!lu^rXUU7p$Fvc^0bren&(Gc}=xoul zS}v$_wL~UQ-`AAe3sm4-m~wC&-0#Etf%2;PtyMuLeDt72-V@p#2ZzP9P4eCzT?)6tKt(My0h z9fqXM!n@hPpG`Rolr`X(#4R zAU79}&Jerw%$X1CxEAfo^4t5_C=5{1=iLH~%Vp-kW%uidJaDx&dsPUt<07(Y2C@`b{e)om_lTZ>89E6j#M#2Nr}Ec zt_K)H{akE~B(1e{?f8$Om8RfNni9xzmFw5GJUgo}uK`@K14spH7t%f84);!2XnID& zrSF}|kzRDmeD$a3Rg@F0*F$#pM?^dRdhRqdDb0~)3&>BL3!=EeNHq zf`|Egj76>=nyDyOm@Cfq^wbF-M8##s=RvUgP%YI8;$8k&$)c{?{7+hXIqsLG2Ys-e zM+ecLz-Z>#KR9_7fOHlijVrg!a9y~?@YVAOL+8B&R;lrro#2pg5=X6vNVML!vxQPt2EXisDh$o7SiK81{Reqjb zHhW$03-Q}@Lb(Ig31ZeWl&`NpTC3{0PWzl{KbCpn{6eJP9Z7W( ze~D(9;@J$`fWU4!mcW4Rr`oNKc+4XQ|2Z#TJ@1^4qtYCKl>tadPa`Pb-@Ek<(lYtfI&m$5@2BNsPE99pE4k@G$~r1pKGYaZwAIzpAL}_wgD|#738^$n$eZ zs&7^nhFe`Z;w3r|f!R}1X{`E}zTc<%RU5hZ;}MfCqFfpi>+&t9U(c^8X)QBbU~T1C zrrc-VM7tuo(e5J&kK`Y42vKpn-RQ!>q#i~Weog4HEg8Y|M(QC><0;PLE%o)8b9Kh% zZa|OO`2$FPBz#m7$VX9Uf`Cnc5M4lAQfLy?Ls{;bUhpdnC06Xm9nwkRRweVK{@ksm%~z|Gbaa{S zg0gg%L!S>&hHC)(?%H`2E^ht)7cGI~0_<5(Jr>@7)esk$UNj+X7)#yzCVKf#MHDf! z*yV@RdW-F?4IN1MsAA;O@S)?StBa+6Vhg_yZUF)%rL2Pa*hnuQ8pjpFwASI~Ss!s} zxf7o_cqRnVki_Ghjr9|2U(mt%uJ}uq)7fEdd#{jch{tW*Yc817yQGBC^qdR7zMNAy z-}Ck`a350JrBXX?y7^ug#4PQz&eQ4%ym@_D98cXRlOPxByP z19QyAcyVhocUwz!;CJxMnWEr!gE?Dv08UTViM#tNcdRTUB_p6OeX(+D>`nFu+Min* zAbg3t8&Kf>)l2!3|HXrqsYG$EU-iy%pCg1Ok?w_1o;2z?{dh=6K5m~?k@Z$rNxlv0 zSbf@UYxk&})MF`<7_`4k+kBK%@Utbe#p6BoUOXjjajy*cWFz?GY>*P1VQIblR%h}` zzd$L8;=(f$0JyutWCpa6Ey5{C4)IPyFD?MSM}%>}-fs|W1o4x?ZK8%pAZ()z3gc5u zMGYUoPvEXQ6}yhqU!;|&zwXEDakUJUz#J*Y|76wNhOtelg@;HJ#D*U&ZrW#_fv~{y z=JWB??hTpwBrtoQsJ*`2dGFxd5BLdLiZHX+AB~Tv^<384=63cyFR9%@LlsC0ry?m5 zTEv+1`eikz=e2uk(&>%x3{{+Bea}`ymS8JIr=`7CmEOZgsd9>^7NG6hF2od*hV9^R_ny}<_b1bIzAsE`Co4A=+K3hpn*L1FzG z3>}D@VQ$cFD76&6;}H>ns?AL|riaN!wVGyWC%?^h6p|&v;XlN&7i3W0l~M`yKSgyP zqu6K`F4Nk^Ou`ZUi4E$}y4bBvh>gKM;<IYgA67BQm%UznN@tY4#n-oc( zJ~IOy2h$a&jzYdfAXq|ZtgAEr+`AXuv{o3=8xTVR->@-Ym2i$IN$Rf$Mx6o&Mj{Sb zTF?=~{@03*C78ZOYJsB_c0ZGMOY8&!`%Iq_Zm`>{GC=>=8l38Syo`I8IXt~nbqEYo=5FM=%dX&Qyzb$XZ%9nfk^O>+Ozp;UwiU{o|KC>`0*nWc1~cF2S70D;i#oUx8Fk zU8z~+f)S#Acy1C5hRIG-{5>Xqq4;vC!L#k|O{pgSqk3By77RiSfnRktg`ja{AxAhj zw?@4}*P~Y|>|7c>P#B*HKXYe#Fz1KIzEe~gRlHgY>F&#BhBCt1(F#hU*j-WwQXoQI zc(9UAk8_XLc#J{g!P*j*(iz2JCx!)+csSOeKQ@ z8%j7^WU45Wq zVW+&%&p=$RNXgHHa7%E(K`g(PZur7qLBd3W^0cdF5Lx&g3s)`}ObFK;+ZA=oZrDXj zyLcx;G7Yu9s}sTJU#iveN_G_oM~N4Ixcv-;&`tQgRY{$F$zp6n`Y=xjd5Lfcal6mr=OE`-{ zXm#Ary>p=`@#q3wKfW$mxXB#+68VIL8wYI{PM_Lx&wXVw`U^!8NKxFw)9w-gRKIyy zLhUOh1$LK!n)jIxjXvPM0HS$pb;T-c%mml9uY>YkHfczJo=@xGlP0_!4w!35)#OmWo=t1l6qZECU@zF79$EZ;8Brhi|N@g}xNFuBbc z81^wM*agU)`bG%iu}LuHC-*W$24CMEUNrHD2%6252%}fH{sR?E?mke$cr_DgnluIp z+CgK+WZ!A6x6ly6(l37dqLz}{v0XHcB^RAHu$cr<6tNICzakh5l<{!|neH8&b1G3m zWc)(c#x&vyg=!Z(32Rrhf(y$A&4!TC-gGb{xMCOVeF`au|h<&sGB~f*^66?XoB4F}>Ab+Xl6nnf9o3*Q$<8F0Q)S;X9 z^wLq%I5_w6X;jB2`V(?C;8#htgK(is3I((Qfln|+mWiIcj)l||Xj?*w_&@v~Si-k* zU}a(&@Ddm;A~YXd;d-`}x*LkcKm z%aQ#>MOg|gohs?y{*Lhi`VD8Pt{a#nEf>_!3!vgzOD^1hq?LJL^&SEkhaFQf$-JZy z_#m?LcXOJo3usq`(}Qu60&IJ{@IE7_Mc^Ny+}nMq8<7W-EO&OY0N7VCn0fyQHPY8; zAsGmf5HX5oZ40nx>-7P)tr>g#R9iNizt-lCzV(TX#FegeZUAILVgLeld5m8$H0iK? z-n@vjkq`uA*hn>nSfN8=p#Q}K-waPJ!}|45+$>1UAqkS6XZ8H23^0#9D(Zeal$yL7IShdka=bbbP?mr$n}V>iq= z*X!Ze$P`AQZk0n{W}ic{2i8&WSL43$DfT}`i?=oT0beTC`J$(TWh1K_-U*eB8DTXM zFImSb+TYAfI1+eGG{Xd$-@>1GnZOIl|Y5iRPZjYu#}(TXqM3{s*9 zVky$FOjr2QpKIb?;;cDvdwWV&Y7fFSEdb!Z9aT%bVJIN$Asv4U)K1*KyL*iiOx=ER z=n3Jy9X7f3D3_l)#A4?uYi1n`E^cuf#l!ccxBZDDo!_*xg&3=muMkVgk_1*4x8s7F zj-%Vk7=)la3X*PGiZwD2`xZH_XTb zk2~Owei=xcD=b6TQ6DH7*7T-x8+adO7Rr6~$0(v&{yjhi)4<)gb+ zUf-PqRs#SdmaiKS$|PLm0 z59WL!HAE;88>x_uBL6^giKew_uq? zG(A%%+cO*OzA`_>unR?T)QaGidst?UF1`7jbXN;_j8?xZwn3A$a2k+Wd6{lLW=Bo#_zFa(LZUWHJ z4{`(xiin)BVCzwg5D4mW5w<{_de7q6P;DkzY1X;VnonQ%Ja1Z4!~X>iHVZT@Wxm>+ z?shU~Z3}8dumNWBKel>nIQ4!6ne^s^)^e-+vYJTQwtEM=9(|zi08=Z5#Dad?Fd;Rn zXXgH(1|_LR4538vi>?OH`cTQ4oR1QVB=7?Vmmsuxju7|{=(+%+{rM)EW%35J$r~60 zy)%jTQGm>UH9AF#0JJGvUfDe5yZzzNqwErqpMi@&YJ<{R(vGN$Wv2&utJ>hy!nJx& zA*Wb<73&-JGyr3r-{O)QI|wpKNiT7lXxX~=4H%W2(XD3VtV^VRM)ARNd#)Fu3BFxi z`BwP%i~EG-NRZhHUg*;mH61$6{UaOIhwI+)Y48>FEhu^(O}A2R-vD*v4rw~=Tz8_Wjy+3eywFQ`VH^U$Z904qfhWn6K_H> z4c-g9eY;UkAgAN|40I-{&xTo8{#v}m{Rw0~VKM^s)CZF>EuVVA#Xd!vd}^AeM;GSM z9$JRcK5H|;5JuSLuUDhvAaUAZr!*87F0p}JXhK2h0u({tT;CwuSOiu>yVWAQb3n(w z>!)KkNdD#AuouxQHdXXm=X$hI;a}gpB_p8>7~LiWWnx>&5om5x!k1 zs{nd0sNVCskY)gw4LIUow39FSxgJF#(JRoFH~**dFxQgNqxY^xM2%|8f}bdSA8$nT zO9P90us-%>U}2xHaLIIT=tX*c6gGY>*1$HQOr2zw>2%u!i)4{q>ffw5|_M2EO@pp>CqnyADctoqB zxf{19N>3UV=1Ol!xX|_MofmiE^=vD}>~32T`7i5Jf!xDLgPRJKdYo;BGngvh8M|9Z zJ3{y*lsjWbavvGYf%tl(&UpY~B=)p^7+#_$2FQMCMtuCN!O#A|FFt8--hDn=a;kgVc z=T^hqT}$^;5jj8uI~ewn(i07lTq$X1G-8-;eK_PP)!=pHfgm^-t*zIQ%5p%+jl&pR zC%dw~{ecUIhCUVDG}zk-#mccKl;!jT{=+w-RK4HO+>m08Um~P!MU^&p>-Fa{7AWSW zrgre;KB;68&w}Pb3m->kl$w_}i(sOV?w?1DB)d`GD8CVXwmGzEn*{kQNL<0|KX2a^_KDtCtE%pPap7Sy) zsxl%0uJt9@auGc90M}NT=R|0hS(%lp8YP2XGt7Zu;G^sZ@5J~%y14qB1yX%u(LqcX z(B8b&_XeSsK+D+TW)y|ZA_uNW<3eNzwj+p4B0&v}CYW9gp;Ou$FFD`=G@SoQe0Ozr zb)|=t=C$`*n~Ugg!ssKsg>{rTwexu+ldVuUdo8^+@0dwA%$1vIJs3O$Z8Y3<8ti3a z(hy25B5^zY6Z3J!AhoM@DMh|Eh+WA?)Y<%{`c}?pc+b++0M0+80f5aUunUbRz(A1v?&i*f}H9OhU@K!aL#ap4KPE*MoTvL-fLZByE z5oi<9T`W}WS_BIjLnk;8VTFtyTjtPT)ka$C$9C0< zE&kzS(h~;feg9xS>d9fZX#_O12}R&?)$SMj{70FL|7$&LUfa^thL!JI+d|}&u zpQi!L>C+t<1cjhrj1LO>aF=g}w9>)udirRYXG(D7>7dvmau`&rPT>~0Agqmq?~=T1 zNGGTl=61FgDGjV>sin?+r6IUun(%9fC2p8QOX7gbh?yP%3WRx=7r`uknbd# z?6DsWa7n``SeP?2!4QBl(}tUAE$#@`B#zQ2=t)0}7=oin7#ErtOq=#B;OR30%-hM# z6J|&;jYhc@#xoNTz0?oL!X6|&m<~h~Nn~u;Syko8br^YNO`I7SL?LUgU9>herhbwIzms_6D2;Dg>Q zV-4gqv7={vpaElM{Ki{FdIy!Kl2s85TghUAzH=S5@fz3w8K~C6bC%p5nDUkkO|(gt z*@`nOXH%eE%KTv0!(I40hV-#HueGSN1k3}(X$Uy!esViY$fpyvf`=Jxve9+}dM3g) zZQFVYANE959lK_5>ZOiX>QSG}z%7UZ%YPPwIi?8f;NSN&?ARVJg5uDdnn5|5=MX@8 zX~-jyn23mLnf+Ghb{jtN)$5bbm;Z#l9Nq(4Xh&=GR&IHv?B{2Wk9c~5kJ1QFL{?U4 ziDV0uC#1DQdyCGi5wb;{yn$J;Tta=`Cs_KqPoWed)zkx8`AexygN37n1luZwo=3za za__M%_t1$;AKgKy6%x-?G~{z_6BHV&vGn?%fw;HV&Z8i8A__Z576+RftNN~?@PXwE zx0eXTH<7lJWQc-YiUh!T3B<+;dEp6;U>^hu50~@yj_7+BWOqMSgyy)CGhS(sfF-bd zQ=d=N#qASC8#<>gcyZ^sKghs%qRNJgXc~~dqr&{I{yi2bpwa#P1kXxVb2PJFqdMF` zD^=xQhD8%#)aME+JxE{?7_y<-I4ce`QM=J~A|Z%W18@xDASa&7#w%%nFC)@sRI#T1 z9IS*#BLOmf#t+kmcL=U3_K$!ovN5P= z`bq27DOC1xdZJZ&-!W0`FB_z8pNJ+K62me;yn zyGe`ll<5NzsIqoI6OkE7)JOpG*L;Uqhyt#OqTm5SjX0yegrY6#J9&%4<)>JFE-6>WjjsPX~WB*&ouP_mqM=UmpSCpTwoLRUmmE_tkIaGhjp+>vo1+Q%6wy z25w(;#qtG!ae|}MG$G5uHwvN_qB-nCvuQJVRXZN%(nM~c>)5y6!VnSdbw|j8m)=q@ zzLRiCq$($#jb#t1;W~c6!q-MD>XNPhZz?B|@^<(dX{$|XMu0|#p49CeQyo~tt~;Hb z5J0$)k`#(e(DDKPx;qb5P@!!P4s2@O!G2T}!+{&r2fM3)hV_ZgYv~%mcLx7iNIA7A z<(MFW((Ce^0K6U`_?jTDaUVp*ULyFBI!#V8tM87poI2%5d>j8hW6iZsWDc1(t$%Lu5^)i3C?$Ls4U(4*upkctVj#d^4yIoJgF#*QF-Qr@zZ zWFxZ4N`+s0dHGU$=-FX$tW251k)E6PkJgX~ASJp2((>!8v@=_*K_eXDzC+rHA5%i= zYd+^(2eBfZnw>)*mogL#$^!Aom@j&hY(e}YoiV6Vf)$Cl55dnBbVnPo2_bfo`*Og| zu~FP$E03Xe$FncSH4=yRlt#$%*>Mt~6gGZE%{Mf`5gfr%KdZO~#2_p~udB_+IY-(p zNiD+#Dq7if5A9W`VTdc0qO*W>A?KqTi06EtrL;D|G`E3)^g&Pxh({MqJ?XzyfHo#u z=BD4UrCTtCRxXujb0B5?cqPw&q#yx3mH(z*$m~_o=lVuiSss@k6n2{>{CbF?LD0?r zeDrL{Z*M;K6W<7(hxYeJLE7WV1_q>&b-g2rrGf}Guv&pNCQ!qGs~~$3fWl<*u9gL2 z@8J5sSgjxkA$_stu z&y_ooLf{XQEq&ciBibZG!B9due$V@>)Y?4LSenJi%m$&uJ zVWwduju1eO6ec_JI2cLJY1;3Fd-U&b z9~wm^lR^l^aW2rWeMQ5Fzn*Dj4VZ6o8(XEq^k$HuxU};#pp@1puNNxpK9k>L<-TEb zaInMgULL1DTd-`L)+hF}E~ef4B^}>Dh_AU|qP&8Ug~v3a=b+x6-DHJmhnHL@QCR`| zxYPi=+C#!B+f0Uwa+*-<{~OcdU4unN*lab-e3eJ`VL>~0GobP&en(#=!R-vTz#weW z5NW(O(KVm~SiF>upRrJrT>~H`G8e(blj5&3kBEH1RsU3p1m9Vvw3R4Y@rO1YL)!|19~2R@P_83R1|IGajpl=@l7hx|3;0L(Xeeyts##3valHKg)&Q zxi4e<<5ORm6#i()&CQZ&H?$jf6OHP>*VmTIccDA`J9tuRnnmf8t+iZliQs@I*Oy^e zTb(OKWy!A{My|vzvnJoV_&B(m!hGsFe^1o0q6FJfv{G@t6c=qO0NU_wiyRLW` zcn?vMJg)hO_@BP1vVi@iv8R{wqRnFD6GkIjd=#tpw0NK8=ozcH{VM+O%ZloSm-IG^ z#tR1q^$IOwt8=A{Of|by#qbe#KK{#T`kt+piswX_O^++4)SD_>t4-x*UB{y7w~EGn<0qBtk|e7YI@x#X=LmYIN@ZLTV3Ubf>U|lkROP-wu7pC? z8wvbQWx@}4e|*E4a5HQp4w&y5R|x-nIQnS>v(7JC1^2M2oTKvQ=2tHH^rm^T&oMMx zH;B4si#~~w>@nhKY|$#6bubL7O&m(NH5h6hb0GWIKE4V@eB2gxqPo@}Y<>0TShrT| zf;EGj-wl3?Cvk^E=ZZPvUrl*7dkwLOU_}0Z0x4X|Tz2T+ZDEqVC&j!(qJJGO?-Opa zNH;sK=~bDWH>K^^bwYjij?cm$hKJhc9?!`&Sok@usJL7g9f*+Uw6@W?TX`c#amqBN zj?dpFvwg~z&7{lsLxn()V8E17=#IgmQz{8ePxoAGCy2v)?Y~WxN3R61DSjzWs??}y zJYpI{&05di=JHv{>!`BlOQRG4YYZkcbVs9i9yjFuXy%1 zy;Md;yExp=F9=YcU%pe}SH&PcjJsaLvgaR83)S~Lm*^0)i^o2OE6`x@x3v9Crb@-0 zQpeuw-h9#tQ)#~i6?ZAxN<>$QKW<#RT|$0*A+_+K+V~Nfv5%6Qv^;agp1le_PI+J6 zGxzdR;D>@<&nqIYV`6tU@=w<;T%JlQ(fjnl_CwHz+}>+J_}h;vMYUd|{JIQ##2IiA zWfiC+@NZhqotFj~jy-XHrS2*AIB#z7{jp*`w`1{v&!+smFDhzYiocRW`}O0lE~_Q} z-`#fa)l*Q`mDipf|#OjfS|i;?dgSjgMehNTl1;!SyySKtw>ZdAE~7@;4h%_d2>S` z`n6Dl@FkYPP|v>KU4o!s6Ow25Z#qjoCvBZ%OuykQ{ikD3;xNu+%etP~*kcnS3Ku05 z={*eS9~kVCP?FrmzVYm_!+RwSGS$6}o9gS&KKC7PJpN2^mxRHQAj)-mY)9j_t<$TN ze`a?^${;xh4kRhzloedQl&5Kfi^WvT>L8mh-EyAIgnmw?zF%>>3ia+M8`(YZWaHHo=^MTz9j~EqIbAm-G-RWiGbX`y z^a}OH!4Fba^@AP<<^!n}mQ^gWRb9NgxpV{LY%(39g06q@vhvJZsWf6cl~wOo`7G-~ zWAwX+hbRrU)C!)+f4BWzfkF5^igI3$^_;aE>4GgV%;EHF)8`SBq%+Gacfz*w#+j@1 z9;W%eW(<m%lm;r%2cL1ME^i%N<8`8TBLfwd zK)+s6Rvun(M=I#CM3{D-0Q-9e>ulbJK}x@6J;PC&l)PG<3H2u*Z`kOLxL^NVpcJ@I zqFGVSn~yv8(s7AOCF!Kgej(3xD$7cL+^Z)0(18A-|A2GOvlMB17+3Holf6>xmD^%@ zDPLVm33HSjT=#k$qU6qhL338jkTZn(eHLeJfk9ZIqJLEN z;N~|o#!PN6)Kjf8=K~^a`QMqx*kl(m~F2}bXRw|{`9t& zFi#ez#Lbrukp=@>n>Q8C<+!F@WiNT;eMCY{(Qc?4H12=da%|1*a!Xb=WR9m+=52l9AcfFYOQ}COtmj>V{p8ZBI>Wi zzWc%2lgknYuO3}_sHo1Z_R0+HzA`G29ts!nCoxadUK)Q&X)0mZ&~$}P!rwdQ#+{#7 zd)4)9M}t%p>Dj9S1N{S~lMZe%K4P-#;qhn9X-bmMq~9^K38h@MIR4B(@Fml+c;=&5 zj_ht!e*If`Z~ci6^Z`mwE>zHtU)T}!Dk6qzN_*y)go3&84+Z8jhVjtW3aW5H%@}G< z-OSzTpQZPou;xf;J#8#29VSr6re=6gIrr!TYS}G~yboS*dfHghCmdMdMwHhImaC_W z3^xtCXM;6u{CzZm~cNiYrbkh&WJ<24HRFzpEDrR>N${yfzb_S_zf zq3?Zy!KQ`2M#8=Z^p>a2OK9<%>s~rrXY=XCVB+Uqf8{j)9I>dSe9QSCe@o?FHbeEV zzwJlb5wgC!R?nwS`r1n30Q z{y14&MzyYoCrHMCI*=nsx`0Mfk$OYCQj#|NVhNq(%YpfLLq5v)(%&B%{C0MuZer%$ z%Z7X;#diN#+!(e9J5NqIvd0^znOZvt3jEYkp-W&c=M^-P9={~%^j)QwrCcf?)n`;% z^lLNKg&W2W#Vlt}=SljNuJH3M=r9RcpK*1{7T;*>xqhOlVzxi;sna_C)1s0ZJ~6AF z@pj(BH(07dH5fPX2#$Puu7A%u!M2h%@sMhBAcyK(m14E3Q2mI#5!F>y`w~o_v+OqB z`<|DpF_W>J|JJwELzFeSx8{pXG<-({v52=%h4aZaTJLYQlWY8Z?N)*bL&9Jo_eqf| zO^QdQieaVP4@QGhxnI6w?G#8(leyqiPQ@l_HusoyJq-s|bms0hGNeH*H z!YT61iN2!JE&yB4ULAXa^+mH@NS4Q*jlvU0qNIsA+KhbA;fbLqvr;0cgZ@4&zy=RCjY=3h74xi(x4m#?6>xWL&w+U44R`&jQLzY&;_Iawu=E@i&29FWJ*L@5L zLV+LEgH1Go`vegL8u__owpii;_$k)1QU;9HRdr902q{7xa5O1M#fb+GF?bg5?D4xWD2 zlrER!&z`XHW!>;Bd1GtLTNIwm_27eGpDd;VKUI0Q(3PAQ^u(rCFvLK`{@Kora;M$* z`Ue0JNEU73SUFhDkxcVkF{X@_(dek}bMDobhAFm;sxEo9dn8XZ+3pP~xl(vAMN{-- z5&HRYfeVLzMo^spz42(DfL}<#6`Abc4u@0PjN{beyhGw{_28W*J69nK}2F^cA1+ETZ!fBBdrOM5gsiTSymy4NNM<+}L_eH?i02rtLc#Kv z(J&6J?`O`OzPxabT<-w0fpIKsQ^0}M|BRT~I}-jb)hQHrp1D000cuqV6x$_?#Uo*$ zy5o@un4Qe$R0IjiK!&Cw8rNpyu$+fhichPuvCuMZcItF#Hp6NZdUrc^ZDXfeY=~#c z!N_hsr&{S9da9|!(kXYX)7!vIsL9^(tyK&)XToGvV64S5L}MaYo@ywXMH=r@4xB`{ zbI9dauU@BK`hz6>WNlc}ts$M0WPkZ{#OA>roZOqR4I0be603yj**gOyXEdVs280E@ zS#)55esK{08(KL(+$=NHCTXJ1MXpZzKr&0JYqemw#jwUx%Cp_-?xDa#X?}Pri; zqYwW-(NfK<04Fq8hAOcqx)uLgv4o6159XCe^W8JM5}kr`YXh!iSpH@@#eHG#%;|$G z!^y=Jw$j!xj=IHkDI%QS_;cWg-<``g5tpz!3)^BmM#N$`w%Gn+p$qjPR>nxb z*9coZYrRoORj^FV`9i7*Ni@jVwr@AwBMOOfyr>~5^RLm22~IHdmmMZt&8`LqhN6?YeSDse-Og-= z`S5k4wAOb}v`i=gzPj|3W^Zy6iQH&1UQE#SPMk<riFY(0+pW%DH!R^iN$yz5o7wRnx*C0Z11d^J8o_<(J0};H)!#<&x_&1FMexfq zlW?`OmPl(bk$NBMc^x1DN~0-RQCe)>ElvcS&>4c?Owv+jJZ7%dE4vGzF05ASfwq1< z0RHgL|0u2c{S^oOzs5p+DOr{%E9U&m$(m3I!{@*@2U)8Z&Xu;s0XCll)tJcG&A9u9 zyLO$MR;uD+tB>w~IAaO<)yV}eQ2kV+#b!|ImhSl-uS(tyiKR74 z#JP%LmsFRxgv|V^G&iQt*)u=jeZb_sY(3}qR*c+cK^0XcLR^vhJJqB=BW%lt^T`M! z@ixsVnRHG?@OFJL@t1%k4>yka#Zaj< zm5jJn#-7i80^C)ErIG)n--LxQX?zxL5tin})A#V$q)y4p^|(B-sd@THswk7hA}f^j zvVL~{nQV&O>Q$KLA~u?&FT$13jo-RX9G6lGEVjO!NXogYRCyXPv7;n~$8tGRSIa)- z%2m1@p4j=`IKAQWd#q3Th#i-Av93Fj+5&hKY{2|&gjR&|A(;f`S0s{{QT=5hEj#G*9IXW`aW%iO;o-^bQkJ}fNPn?sDzDbt zA3(2bU3a{p_ZKOzM?~*jq8fqwbas3%a$yfh*|(3oK>T$}Dw;dK+a+b74%_Vl(d#bK zVU4GLrYjk#1L&c`Fy8W--~HfIc&uDE9xs-9s;4v+6fyxbH$#rfXOiz0I`tKDz<|Mf27rha8A}J0+9&RbuYoZfw37%`ET~5JQXAgGkQ>M%U z_wS{o2FQ9Z%jdE&40($khShK*g{@Sx~Aq1(kg zM_-2c#C*ICmJnf7^r>#N3IEMTi!VpWJLT@w;m(-()HN;N1N7Zgr}rm;xBK)znw?!Z zvY#ut7W(QbGCZGatxuB4n22PhRexG+NZC6AvuQ0tj2dj2q8}0IQB;iX-&>U7qO^`zwsXwlcm7GE8?vd|V!54WQM=RwL27zXnZ^m9qg&YZmv0|05T<0i$4_!vAtZ~giS88|eSC7y4fo`e!$oyl z4)i3vhnI>Rz0*OoG=eyiFLsh#af5mG0l`x$pFBWO*D6iY5%SzjfxKU(5PkvfvxBC8dVB2LyMN}mUm@N@RBzOGh zz^pH}mP6>go8s=Q7S1;e%LNWj)-c!#U^wC|FNDw#SZHEd)#W};XjVMp=#Gw?J!7&g zfR8vkBwq6EQh$}t2_#;3p_-IF;8uuS%)< zIwG;RQTI+zh^g8|c(1@A848;YsIvfhb0@jxl<5ggC%Mjn?J{8HGq6FmISjRK3=Ns} z2KdemxyiTs8Cbe;$Fp_?@XuRTSjlwgC4Ln&J=~dr8mDD{a$(QOSmo+JdszZ-)%*Wk z4rM)`j!q&BP|_h$<=)0^4JjFMm(@*2F`+TG=J>Q-<#f*E#Fg6y|{u;(ae)C3q zVQ<&sXH?Y5fu@RURTj{Z2{3NHIGM*)aU4+)28pFMtg7QI5Dh6Ep{y0CNSeQ@|)(bp~wtZBsjjV-)FryPCsnyaS#Yix$Ikt85|O^(d*?&t!M#sl2b z7Kbz={rL=}KGssUr?h&oj8r4r4^?u7F^Kg;WIUl&_Y5VgC@6_QWDn#@9LYTMqrE04 zV_9Z}^?T;Oh9vWs_Gi%>VcoG6WffvJ4XBoby0ztaR97sx96lBskcD_e*=NS2k6TDbAn2w^6z`Ah@3R z$YV5etpGKj+Hp;`@|FEFZKbVX-d8(5jt3@-e7k2nMQD$wnEkuxN}fIz43@zS)p)jD zCFNp|@%)(d&(Ks3+BYL3z`PGj9~c>7tx-1IvTm>~jg4lh+D^D8&XShU?oYMElN>jz zPywjMAClC|wlCP_icNL#9X^J76Y_`Lvlx02?&UHsdNMp# zTU-Uf}FtZ zK;on8-39t&^NT}t>@7^eZ*T0+8dOHzd_qQ@b265T|2k(ZO2!DlhO3;ce)1$pLW9^ zz)}_G9vh2S)i{U=FyuM!F~L@FQqm3BU2>$jA=_Q!Xn1D zl88+KknI~I1&{Q`|;X^c!sX} zZ0G*9%D@=!N|L#-BoP~FPO`7#$XRuAw7)tT$%c?zZ+(ZhLOJHS@gA7*jDNn5dej}i zB*T$IvYtcDC9M4>aXi?;6{~~i9 zj@B%?Hm#j5OU#dYA~1F--?UTl^lC}bDWI3no;+>@KUmd_rl)tFPAEqO`)NhQT@p7f zA6uIC%1$?{_N-1HY6_0z6t~`DivE-MEWVrE7>bZD_SfY~MX^VJQnCE~XgxW8-6}q3 zZReS^k8XlXFZS+S)@drqVlD$73+R7R$xLM~R_-Q!47Pm->)DcUhs>%&e`|(i`5kL~ zPJqd{A~U&Jdc68Hveo@8(5WP2Ssnai<_Lpy<@|2|9orfw0&2DC9BaH+PCPu8HQpWN zs${ms!KK3;@5POWpfuWI<@ota(<*n^g-6$@D`&0lJ_@F@zATYY9!q8Q_++!Inf<;t zZLmW9gz4Hv5~+m;`Mnfh+~##)cieNG4!_5(pF+~)D1oOUGB5hU;T$%HB)K zJas)r@vOloZv*%g_{Nl6=q*8p({jaoK`S9v1TW-sVuGnB%Tu_iE_WAe@aiq@c+h@e zGFwgCPPo&?TXtwrnpKy(SW#K-lh_*HIptW)Osl&+-px{4uO<#3epc2*T_tTOX1z;l zyme7dyQELpQg7^n_Tx>?zp9<)?Wd#wCKh%|W?v9YZr?e{zKXsKo&hLR*Xun=RPljk zxC8|Xltx^aAp)J?QUXO{E$OT;h>@nTU47eE!~q*jjiUwJS@G+0R~FKMI`r_H7ET8U z)G#KRfzpb)OE}V279Kx_G%vvw8^U<@wfz)4T9o_uRr-DM9#e}+DKtfH5VR26%-4Rc z;^c<@&BrcSsUGf{r&m|e#Yppvlkz>#Phd1+&R~yJeegrQ0)SXv)EaBp67+`Au)cxg zu6L}i)vRvk%wWNBJ6mA(ua;HH%{+Lxlm3cDc(Eax#9U^S@oeSSOz@!jo3wm;v@~bs zYb>k=z{ShM+n1B|9e#BR6+{uWzF$rz*+A)xAr_@`L2PFYFYEGbJx3b^Nuk%N#e*$Q z9p2CIc;qD-l|?y{sd0H7>AZ?ZiygA7(S*_(_aPoL7VJILCK9`(TD#5*{>sk;ui0AA z47ywY9fkv*6mW0^ai)(Jn&M33@;*loC6>uVwBp-&#sAhmz$}jhJufQ*+d}MzF1YC$ zYpFdqLvQQ{g8Nk2t8o>gQ2fV>Cp_N4nP+AGOiKv<-TA3+UflzDs`Z`VzSy^=1VH-33@)Qouy<=Hke(qr0-nx>%FRH z%q7rNZEg#3>jsNb!5-o7G+OkB!dOu)rU*dg^=(U8Lg=))JUia5D!;${yPY6jWuB?wP9`hin6n`l3JB|TB1TvW(AsS&5S&Yz>$B;*YYZ+j!Ef9 zaK1S1}fnis0C#3eL9xIaKlCfrZNK6uEf1Bi>u|M;N-Bx!PvL_m56;cz{NF-qLWqdW9Z!SbUvj^@nCYl6pl-Y4+rB?)JXo`Whs}jM9QufC1cC zt^6>r(~SA9@7oJ^?5C0gtYtKc5`rupg9ZZxGB|C59H$1Kmtm0R1%5M%a6|5{27%rH zCJc91y)UIv21DQ5$h_7i&jj=VdNV!b#Fhs)6_3DWT6X)0&3HZ55O>IxlO^3l8Vjq$ zx@Ve{M>SlK`g1fEzM^yVySVztuMXV@{n$qHaW|w8_21U`tD;pun zfi7>e$v9UnV{C{a;8TstGO=zD=cIaGU+TeiB1#@7%3-O1sWGV9U` z_m@AP2;Vmq6Rkf7HWxYr7yap6$PBWaziUbds`u}R#C|)a%oKxF40$DT^o={-Qkv7N z^PXnGUH(U;_x!zQqpzN$vgtgpHEzqyClFt-83)hPsKVhEvKe4Bfni!ra8+S`6!CW(TO3@vBm9PG3B}UU z+j4_|NH?BHP*xpJs}J!ct1g?^zAH>YM)S3_{0&yVmhgLPR=3wDD2z!q)}1^4<1`B$ zI?JRdz;`NO-lRuy&_qHvEz);R-gG>~v7KvNQDCZHl_%TGeXdpaY=)PWGe${RAr^bV z6=x|=Y%1SZ>E`jE_HT)8Lpck?olVQuOfk2Sy&!+~)~aFj9MsV_bssrjjnERwx%_cS zrS8RpMLUT30kO|9baU?T4n-`=JS zA8ZkO%65H?S^8c&oGB8hXHpneLPsEXeCIMy)u2q2&yCCX(y<0=8A7zEtk2Z@>}VNZ z#vNbPO5g)x--~%z+zQ23@EiY4P2^v+K1zhgR@}FQmu23--FJ5jag0v+-Fu(*;9~0j zXQF`;RupXh9)IP~?(x(bUK%Yu6;ck?Uj=fj}&jj6U`SYC7(u=O-c+dp&VuWL~qyM?kM zO7-E9Vu&i$sgouV7!Y8nx}qr7s?rgB8z0ntpLQ@hM*qxhNR<+76oGeNeXBh=SvFzL zeMIz@FkA@PXd~GEF%LlVJyhmDWGbK;KWo;qQ^^@bO}!vqVu6s1fj>p+TS8+WN5fI) z-EGx|6GT_fXb$44j;{Ed zNwJnsx}c@~c1WW#+6?4hv$t$o2N$t!?enb%eF4^a4~c7k>Br91{Q)cOKde|*vuq== zLEnCB>e)|78kN*VERkAfXIrPx+TS#fDamtt-kgVeVD}N z$$9VPY{e~iYti?Mi4ubf#ARFYTA$tEJ8#05Z_twmpND@{@5Z#c^XR}uq=CaKEl?`E)r>+f z@qn|v+54@_hX|!i=1VR5qXNXXKSRy3!w1D-Y+;-w@aj+}pw5(3ASKTL5F53O?t(*NM8SuP zyF6T#f5s#F2^{A#dTS$=r-aC6(99QD%gx?GRZT~3ee?`3xMr=oSl{BJ0>dpfaGD(* z77bLwnO5%(0wKN}DYD4t6XNRJj*fPMomPcRsyte~$C-D_drkjXFxkiq#d`i|@6|?y`_A&|Ful zlubsV-mfO>P__6NxHN}xoJ$d0vDqJUn~3BAbK3Y;>QJ!Aj!1|v2O}NtDM)+~3RZfn za=QICm2!XnW9dZ`g&yvbI~U*3MQS*FKd)Qr^XAR>JqovnN#@OvZpBC_$+39y!jKvr zXYs7bwHemBqT+K`c;;LEdIO{>1Is^d^@KQPOkOJq8=IJMv*R>fE_#2py|!$1wfToI zhtVp>xb4P(gNownkYrEhtx}g3U*au{@qF1U{oyn{-eqd&qLak#tfr-ZdCUGo+|Rz% zP50&n$8DjgKYC?_h}$MR!xEZ>y9{2>38WT=F{aAUEmzQ_aVB(bW?;pK_n=CX2|%ZC zuEl%($Dde`&{YxsdbY#jcHR3_+Y=})VP@SzZ{y-IjKUJ2_r1lhlapbtxFAlAMi&$M z80!nHRA&cX^GmUCRSz9{U2e0U5Z_+K!3YCQa3u%*`j%gd%UK1hs}7pIYS+JLXviz= z@F51D9N0MR!FnEaJ}JC>wCy66HXeNE@?lMjb;b0+5GaDK@y89l=fxIAq1w$h+}6LQfqUr(yi zGF(r_xScMgH-7WNAF8*<^#`IH(&;&_-Xcpoc zkp})K)Go)vDen$EDpjfnr1t|Hr)@TJI2`D;e?9lg##X`^$Z!jj^m&FWX0=Pe&toEy z)_-&5ZrXkH?xp8~d-?f^Eqw*RKKq)D_Sl?i(vd=m4&XH)tC`zeY?uwnz&F}I>o$P+ z8(DWinL*WxdA)~7XF&VmDW6>`RY#^a>FzgJS-U*ow|!ttqZ53sRq8E zZY65QZTX}{9|UK3h6|zjPGo#*ubDJF(4@2d72$NzN>Rsnll9U>v3cYIcz_jqlA>h} z@ME=5><&spJ&9HH{h_fCyeF3TS2$|DhnOLD(0p)M(~auieEPHe>h=D|l0%smFA3o` zd&w)$V2imyBw_aWLK~9EJywqcj& z6G)Z>H#>rp2p%be0J?Q4eY}hGEH`zeupNp;5ZUO)CqiwZkjul2(GRT+OJ$mUp{BFI zC<;vDTcCrKlq@ksFH;p99lFz95aNwO)<^amF|#Vecw~{=OLevUo7Da_7OX+8Tv_Y~ ztd*Gfk~EVpsa{dqiXM|g*ifCI^VLvR`m3Ha4qjC1=k{CX=I4$k@7}#T*E$az(o}qz z7t&ee$h-GNKtU5nV7*wnm?VLT^1OBf6q5vbot91jB#&7+6#d{ z;vDcCN1z=YOy&Edp{2j_Qv{w~XFy(axYuLYj=eQ?gvF9$|m zKNO-R28P`zT-ZAbY}46@(v6AfTt3IdJofVEpQt~=^svtiA>5LZF~YcF3nRM?RyKzP zW>@cPw}m~TgMi^ZwXDfl^3gK|37-YJ1TN{f&O=sIn4t0G zZe7YO^Rg>jZ!g2x5;mq=G1*xr5=%Gvr~2I#;xV7p)hp0X!)YXeDIHrZ1#2sACxssA zz5EbO&8D^U{m@RTp=Ra=UJ0BIIxrx6b6jT+ZFx8FpbDquk~5(_A@gV1I^k}1J`BB= zlnv>_{e0oGb+}8r*S;sX33uOe{u@4A8|+JRS==kuIJruLZ2&+uUz=p7XI8rfz-Hau`6BDtJ(Dm3`0q_)-TO4D* zNm^4gvi4ok>jGaC50a8>1kMigEWP^xY-i(*6&)&|UT=pXYQ5;lfLuV-RthJao*T_B zQru4Bjdh$deaWI2*0my}y-26_r=;@tHJ$g&;L)Hx7D7fiNlQiCB`0lT%X$p${5q?c zt5c8wyhUg|2Kufvfdc#xFK>L*8Qufkc3cOeR65pty9So-QpCL|z(*#Qie+MGbZK!@lrk7`yYq&$ej3IzN>}P-k?_=S zw#@6gnu^aXbyAC>sPRJGkJ9R^Q9#KethU#>Y53=_E#_(Gu-Sl}C~ z(M1^(%k9L0DQ-FIC8ueGkqW2M!3^HI|FE-ES6fk!ysuOUV3jtNoGH0|J|-y91WEGDu{6DHcXk6R>%~p#XzhF z@`Y$SH!1MyK`$Yv+ZKArG4;5XnTVFnyj5??e%bzM|N-8uGh3jCE;2(>-xPR6=pVbrz6#U_yh0Zr1VlRV>1 zzO>7T(Kz1_6OFW%%3&Se!W*xx$wZJL5N3+v$1j{KnOq=w@je(>qf{ zTQGTpttzThvu-i$ehW>51r*}-$Ypf<%J8{Egx(`hfRliSQ66`}%47hJBZ+-@q;aN- zh;EKlg-l+O!WxOMwiqlwXi@t?;#{Xdu@GP-$esf;`zu?XPG0v1fc?(O%1R*-Z}TZQ3(A|Q8~|HCb*14Fc#fhNE&ngv0?1=*;s(at}2hoASByGK(qt`IIWcdVb- zf0J<`>q)ieiwY`_KAZI1ef{y#D*|L95i1c9Y}UT-Q#o~bU2uD8q{6edrj$=`yrz2a zcE0Q{Ov9$)(P3#LwBtf?(lh8Z0}u-JgIY@QkQ=LJGCQCT+xf;lEww&{j=gE$n0z>@f=QrBFf$_MFKmyL$ zSXrs}%VB5<9+#VsU91m<^mz~F9|+EUp8;mNf`6Wh8*7qlos}u_E;z|<&&I$uWKwYj zQku({=u)}zD}Oocs3Vd_H>NrNMjJ{tgK`uZsm*r zitRs%``jJ$X_|gi$M@W|zH7`dfGFB|KXRfe%IOCNMM9S;`B2&dT= z2m>C<@qwGbiu(Co^=I3p4Ywe>@z$W3>ZRud%*{Z%xmN!1fiK%-;BK301W7h8d$Q}4 z+7e>2qx8%^zT}7Kk>sFziM@;nZTI!?B32ZrPof-;*o)Tmb1ODlr=crUCs%i`UicgR9T#Fy2nCHJ4 z-y}i@NENjDT_*qq(1aU!2K{}n1BuVBi#0b$mm8mrHomZ^B!Dw}W#&Z{HLhUeuzfP4 zyPDT~M>1#MoP~ogbio0lSG{WS{j6MNB6jP^yf0g4+|Gj`rDQ?Z*D> z$SxlBL|r@v}sZK7v^UT2+Db*+#@B_cZE{An4 z@15HjF9*jgf0>zunS+6DVGrzIDux~_P@cQ7UMr;ilNtC@wrTCi~~~a)EyAk_#)rBky*B?4qz|1XNQ{w zDe{iJEi#nGjjX1dZ9G#Ac}Yp$58X2XgcG4%!fAfUs!teK{kAYSdZ=WtzD$~9v)z+L`PG;x z2VVFkx(U61_er75PK+UdC-P4r5$p?lpew!tASiZO#-ScgPqVOha8Om14OaKP-g|WX z>0BP(T;EJ6er)vRQ74Y%Bc^Z3O^1OPWlLR3$15U?N%jxH92}~^K*I*r{@?`RE4P}62=&N>q+e%x0ZvGum%R@m+fRY6>Z7lSWa@4uw*E)FOk53Qw z*#FhJY$Q%ZX|v)gb}bOp(^ld-0?ID~K7~y6xqtPU!r{>6M8-F9fHP(#xN88rCdl9c zXB1%-IKb@$e!a};w=Dy1LWkZEg)D#?DUCoc0G~>A{*{+tuh3-Le?{dV5r3urVK1R&JzqU^=v$E9G#c(TF=gWzA{r2lpb?`DSpzqp6T#hM$2M-;F~ ztlsZMQ&ST-v{h9=iM9t!`ZqA~wqWok@P;e_**<;S@)A49n|H%j z7bzCtiYfi)3Q6VNElJcq^u|seVv8RW8ulVzImkXb7EKU<+_UB7%LU?+^CaF|SsuQqIjo%xW>>Fk>SeP)|$_g@Ly$#IdKDS0tQx&ozJRZ3MuV3Db3E-Lk%aj{$-SCyo z8D93I3>^Oo)WtDC#jD1HC}pfjaGJ1V%Gx;giuY2)#K{}D_+@jdlkD?1SuQ#Z06z#z5UMWkoo2L!*{^Om%MAQ=}ge&_k-nWYpcsFvV z(_oM;_|D}^$1ZkY5B+ouI3>Yd=F$LGMLEC*3sk_2uwS6$%#1%Rb1!dCC!;)K0 zt6NvyKleP8CR3gKi|XI_pIU}PAedZ=lk@&f{I9!JVAffVSc>g}1MI~V0|&0+GTvW5XP}^t_uoo$i0r&+iF~mKV5n`tW1o=B^NN2 zQO@3<+8ILlm?}FZnRG>B@r@3$>tBuNEoC#}Sd*4MZU0J2N(yW}F-0F^Yi}IUo zpdkTyfgfDcbzt5Y*iZtxlA$mb9(UiYMTQXk^4_hiNgRByUH?{72IcU zZ2t9!35*z8WA!vptb@d5d`KLpuuO9PV9(|2g8QuBac|<8YXmCgJZ`=H_+IY4)7a(< zu)f9}4})@dyDZ;$L_>ux;CGUSKo2WD-YD>>J)}a(0@lsL70>FxbV;;qxlhHjKX+QN z>dv?6X!9cRt+QF7ZQ~~if{a9s-y~ug$cSJXKy4Rh(hWBS+}+KNb1W>J47&GO@sxC7 zCTyHbCF)1ytJ@#D0*MZ?HVAj#@5^T(fpM0=B7p;AROY!p2Gemy7T(UcrBAhItn_;t z4Wj^{?I4@cL2&j!W%Gdg6Bza{L+_U1n zGW9_Z=3o(z-e8C12HmPy^WR^433CuXDJ?TbtOUNs&t^LQS^b%1JVsu2oOH$&qQ;cK`=h}(u8ql--NxI zdB+1tVqe#aJ0a*>m>``I@cj5*0wHgu+-;!e-$QDMFps4okv<|s8-lysH2@pnXOGPx z^*ekUIsZLjfgIgF@Rqsn7XB)4Ov+v%-<}RMGUvd?t&tInB8yC|2lpFnb2X0Vrw0MG zee?HcWE)cUUgssT)id|GV<$99%nkq6xrkwfJ*DUzu#&Jhq&t71XvZh@v-*8;BC&9O z3THH*B3X~V7u13P5J#YZ%-x`yh6a%GvXmpkkClohFhM(d{rQZ8a$0{TA#3;(lP-7{ z>48OACV|mRChBGDbVQS!Yyzp{)I&+UXRlA^#e~FP#;;&7Vwdp5=L!(+#uW?W+^*G( zTVCL>$zPVqe09UqvmROdU!GPSTosHuomkNN5cb{z1O0vk#U27LPl1z}*RKR&`jw5S zw|3pm5p3Odq}J~sd$eO5?lSpeNwt|D1O9EF13``JyV(SmnAwBRgS{iw(Nbr;P*Ft2lRM>> z5YQ~~-qK5}0fPjAV|Y0X=+JS1O@QwF{0Y`*sHy^!$8jhyENT-(+vAFm(hOpG`m5Wu zg3d;I8CP@H<&b3dhdfK*u`g^nyjH_t95AG&5?e1#k+1R9^x!R9nr@4D-&m6rajeEQ zwj~Xjfq40hiDtnwf%2vj5cB8_P}fkG9uEXljwOIKbz@qGo}y^?bv9XF%qnX7vGtps z7_~r!+Uygv3>{^O5AdN%)s|w`F78+(yX!GZAViuX^s94WZsEG54TwSiTmx5{G{@y( zK3-`i7UqLa^QvYrKmu{d7zet0Ch}7k=_5hi`8`2f-@fqqpWmW9tEP{05F7v0S*m}+Xvr*7Z6ea(G@&TU0B%st=Ymp zrnpzpURqdt-om88d)RSt2vsBG|5g&6!|20auWIx1PWm;|7+@u9XBwA!ySKBWnlw%w z&7vH$aW*y??payB5*ZY`3kh)U?tu>G+Y(<>_qw7AZaclSHBGKB_M+^#H0f%}wL zd>uBHb8<(WhxTNG={$Bg*BkO}1v#UCvD&+d(N4w?*nAhnT>n!vB~^s*Ut|K7%^YB3 zKqT0A^SJH|7%4gI++Gjy1K`TE5Lj++NKSlOBX;LJYrM$(EENeppm8Mh>5s^Qa2l@x zDi}q%TI}QRUk@%}1Ti#5#4%h_()~h~3r?Zic3$!;*8bEg-;-wy^7>I3a3(O(gd2>3 ziG#;_Wp=@RU#REJgJ}I=FpyRV>HTiUi+3F~!Ro)1%?f!_g{9}9gNw(!NCIYW|5{b9 zcR*-p^&CJSYMTZ3uFOVVlZ=(X=|Q+~-tV|im>iSb1rqn!mp!`GGiF^%b zswCSXR)0Bh#~}s)VT|j7{x}BTpwz%Jq5+%43BWA)3cMI#WcPD_%!3D7H4BIYLGb@f z;p|8#w5qwLouz4%ZIiAVCeVA)%yz;e;!-SFHAQd-+&AyR@xIubO*3BOWxG2&COOJ} zV5M>k_+ zl^c3qd~yRsJ1L5>A61h8E#&1cFT2~MTANb@7BMts{kOBK01CN{hlgeXjozi$*+}A8K z*AOFIZ<@oIh0nV0Qu% zOR`w41uO~*HlZV^cfQ7WrTrEw?L?qq(|aD*tq;cJ~f~x#Y%FmB&?2DPG(Rl3K zbIlTPWPtPE{5^3INPV2L4xq^Z#Je zY2s|Am`Zu9$wXU4vg78>$D!nWSB);#R=>L;chpbJhAF{Ox2unQQE1R$Iq$QInO9IueDbOzAv0W<@K!WLRUL-P%EPg6es`0znE zQJ_>U29FtCSBOI#><1_Bz%pzHEncmN-*gq1@K`+yl+y99KfisuwKg>L8GK#>pn3r2 zm;sFV_zw^*4pSlg9$>jK>Zu;lcJ;UTfo~4qb%x1`R^VA7&>y380*syQhWLs#q@A^R z@23~~4QPNWQJP@lHb64q1?KBM<~<8qxy!>PVdU6>mKFK~l2_JsV$FfF=~; zD5A0Dp;%rS@8<`gFOn3~7EU+Gt&1Yc=im(H9_2S^vK+o7mv<#D^QQ%i9-?P zURhZtWiQHsa&ad(I5_0^Wm=$_XWiE*FcF^s^IQP1@8axQ!Th3pU%fr~Vl!A| zRtf1ZX(yKN#6!6yG0noFd#Gx+z%;p=cAOnNS2r0zkK(Hgo`yJ9kjT?7xAMa;hoLTV z#22wfho1!y>@LeQm(<+i;yM^34?%P4iIP zevwY(k0ghj%n$mlqOS+0bm1Lfsquu4q1bz=^nsUQ+kkL!b}o2tcKgE4?(XP%7`PT@ zWjmrpjG0T5A6Y%AUEBZD&XM9|SqTAK*?g7fj%EFCz>Nu*LD`Js`NtJLFUre7*wtI@ zf}(Ol(o^U@FcduL2~z%HZgfb@q23&Bvi)T{KlOgJbBG3{jCJTZ!MJ4ctun>B8kuz4 zzRTxbSO319S|P>XJTYz$0OaZ)NcQU=U=QWENfpSij-c6Fsz!c)KXB1aW;Q!#Tlrgp zA-PB%QPVF6m;p}6-nQ3TfCcOH%L37pf+A6MksNNO`5V8BK z+qhTTDbw8XB5@Wwr@)yZ;**x1*MjeWCTV3Q6Fdwx_J-&VONbpoPl|8N=F2sGPOV2f zFIYl^kl~aITXz6Xk{&�J>E+L#>IO3B&!ptHLR#4WE$Du_ibhc%Nvfae2bs-3}) zRcdEL`3r{31Vp#&N&Ai$z3Zm?)`cRCdel@*(`=?V6e}cq0&>BHdz_{N4<@+MW_()# zY59)|@&WVu!=KhWwd7g98e@FDog(o=`^*V$;-qujSY0k?;2!|w1ZQHXhZ2B$rgYTi z`2YRcbo0sxB5uNQB`kla9@s|SJ{q_gvgPZbK8%RqI#6=nyBLr0m!Sb%a8I z6Y%R-X)wCTAt_v>avk)xP^>2b2yqbVXu-q%v-S25iGOQ;b4wuZ@?9Bv+?ZdvK=saJbL!mutW@`&YQZRRQ|NakK>>L^3Er%R|JR(0neTK|%An z#i`373(8YA!Ut74^dv$tLTc@g0#gjg5J-&#3TS|@i;KH)d#weH@n)*#L>6JzEA5r#m0k+a=W9z;n_s;IH(8^Svr#*?j zVL2l$V>f+_SphRs6!sk`o9`Py1cR+Mbo`m-$6#^PrEKL<0v{5mi~5lCA8=+u^8f8b@$%n5Hz|f6=XI@RGSeRprQ|ud#YZLwvQj zHC@&Wkja6^W6x}}mBM4x|DX?UM}{lpO0<9$ANfC;t~;Kp|Nq;rk<~RqTwJ4EtE?os z%D6RCWnTM#zr1Hd)u+m1Mh0Myafdj701Ax<23E{kKQ%J?Fg7Ydl}i z=kw)(zkFE%LWq$q6;&Q=&sz~D8{~Af6Pt`iM7tG4cycptQZn_58dLy@g7%Z{>khU1 zctcf$jZ?>P@^KA$A22a3{tq2*Z3)qL0VU%Ct~ZYhYp%V8}R(7GBbtwW(1Tg*+$JMeY0_j<7fIG^8#lCjbD zFKnQNa^&~U24qxVsaYw#yZLwP=&r@$v=${zC2wI=MGg z_)G!x28eBbz6%tLkkjGB!9!iPT-HyxYSXQG7VXz620WNGE5aSgT#r+lUR+|WMG^1hyr?vM2 zqs;g0r6pNmG6zdng5Vj}NII2AL*xCh4pyhu3Rac^<#|)7g(x~PG`w7H#w$8e&X%*7 zwE1gI`Av+tbf2%gIj`h7hzI%k;XEa;_dc*WK1$wY@fTgTQ zTmQ1pnc*zYGiV$;CGD*VuWAB)S~>&$9P)PYZOhB7nDmFh6G*Ctc)DJylgq_`1ppBm zW+W?&c;U8KSKih-C?JrtwQq|o{7jj-<))M+OKi4C%k!0TpXt2vaOs%AFcg;#P%MIf z!T*D}DT5@F$&fp8O>-=~Aas?ljAZboozauFS#q{dNq;*dQw}p0NvbXV?E=gEf7hP= z8+!WkQ1JPza%(`Hi`HU-nT!fX+S|2@EdZP*SseC%b82;A#oHhnI}k4NR!phr-VqF` zAWwzl&P%$Xbv9KAeru97s0rde$a#v5oqFT(;&A4Jp21K`;ct_%a2A>&sS!yl%y>iJ zGH(KSV^sW(twJHrj6UHvFGyPb_1KR>^kB$c{k4gunzY@GKUML5smbK=sbCjzi@bSI zc}kx$5+9jG5Q-Haz8FgJR_zzaKdIrrzN>Qbrc_`tGtJK=Z8kBQ_7MrYz~ssD)bzZq zr!hUw&@IKeIKZZQcmen^)}~ORF*D!m5#Q(gbo>1l*Td7CIa)WH>5Lpcb_?M)kFP=K zMpya3CZqEJ;au>@!NUX*mIo-g=mE!WUwvK)z;61_F-;Ue)dQj`vAGx2X+q)>sXAT4G!=f43+boF861g5DhZP zB)9J+fOkU5ckJ3On{BHowx0OQA7jZeJZ>H3BvY_h+NlUK0_7?%;P}9PQ3wWxUG6rV zEe*Ms%DvZf#zTyIg-^ z$}b|vQx1*MTMB04I^AJ>Zsm~QvNQSZAWe#voTYyqPd@rbv5;L)eT{XzD5vitga0^B z%drOo7n04D7hi7wfk1T&!QKT7V~DI!A^iFC2kLP1;-TZh!4cvu$9XCSC3WtQ>6zzm zWx3y)9xFB6yY?TckOu=ZqJ;8SDSzD)jlwO ze%SpQ7|9G|=zEzAWT*jjJiH#ZX>vTbQE&M=2|J-7}n>i{$w>1AVD}LV8jyF;tBDNo3SMJ|!z?!k|hNGi)#X8oZAi!|3Rs*#B zXOsO*t}io356!X>`T$Tnyk6~-k$&L%_3N+?$Av1ZkBcOTx{2 z4VUl_ZqmOi$-QwH5eDTNNc{i6p0KA$%di~@;sd;|{_n9A5&s?Rs>NunzNXH|<+2*< z;r({e-B$RgUMz&O39J>E{yg6=)DQuUIcyo%+EaSLuASoIA)*~fNz0bD2lX?YmKw@l zN|(lAKwqFcUo5hy>iV-w(>`N zStG-;LKn&30Bjg&0m`28yAVgmcH%T3&V+nbU?0*djQcHJctKX^`F`@s_rBB2SAs>G z{po3*?TMCrjJF4twC+e@@3y`Y5EO)wQ>0Glg=ete>@wh>u(=hA2^f#;#kZDb#}D?C z&!w=L7mLRPzdoxG!RnOVf_j>#1gcrc+Yog?g{uAWFHKK|wn&UYLZ3@!digyR)TC9uzde8|J#lmO9#_u$E4 zCKI0N53yB>>>kH;%`_h6Z)?uL-l(9B&!0A6X_*6*j)0ym>peYSuk2w~FWDP@SR*ix z`C$Q_R?ADdzXG&0&p7u&7rkM{qIt)LreOtSEkFUGPGPiuh6vshYb6`%ww=fdENT4K zF)B2l$`EWUOCc7o#mJ-KQJaK>K_Xa97;W0!GnJf?I_%|5R{;lk#V!|9GdWtUI&vkRc^YJz>Z`uctF zTp+jUg_na%50ogx&M=L0MT33(m>$vGsg-SjjUR`8rpo zD9^@j^XXHV^TSR(SeUjMa50kC5?=Ht0ft3mKua4{E;c%$BqA$PGHy3pcd1GM*xkHT z+fNMb2t`i0)bQ-9gW#Kh`}(Yz+H3xT&+e`kEO9q49-EpnD#;q{mL=zA>E!9#Na`h2 zT1(t*jm_seZ4KXg=6MkoljRv z(ow>AN(rU(aHa)^mts-PP5OIESqoTFzLP-fDnDx^U_vs;_M7%*NNeX%H42l%i5CAE zQf5~>e6C1#ATS`zkMcq;1s%;?eER3OBdumko+7(Y9Meap&XMhr5uU&YV=Kg>V2+v_ zGRsLOv)1E;60Z+gs!auN!m2SsQMn%JXk3r85_N=`W?sxNVYL=szTz0n_>5nUyLS1Q zeP{a|sapV3>E!6R*jW&Q@qSXKPy5{D|WGw)T%&_2tdOQkI z=W{%sURJ*0=`OQRotJ{gv~O?-cS>kshfdhM=>fDD{Gi zi5Ua)0A+cM*JW8lq(2!@xWx)nPi8f{+Q zC^3t+$aPemPe$QV(9G}OnwX+9XU|^GVs_>8*7lmyk$4s;9&*;~C^48FmpEj_;>|R3 zo$1sMf*1t6hXulZi6!+##)&;pM9@`^(%r_erRSwsuh7g`&J{5Vg-@s>=qSX8XkTIJ z)P7ohrcS5Iv}lL-3q-+H4dcBBRl=d?sHCW<=#8|}tA1O{PyWe%?#kc>{8*o+VfV?p z6DLp3daH{0RZd^ZC}jEc%E?VAP*!muQt!&k_=5#}lS@oR=W19A)=#_IL>&oBJHtd` z4O@d=s)G|My*UWHObvOa*>;KR;ZJ!K)0=!7k3WQD@?JO6DC1sBYh(~58s(K|vz)`t z5vHBuX37BdkAVmCt!+XXlP>$zSJfx=0WE*YGnN*I$K8evRBRKn-KSJbYabOB%fzgZ zfp(BFz`@BW6g3QogQyE>7hIgt!_JX*3%Zo+5yG=^X8_drvZAI;s)X|hCTV3++W-`ZJxWdr)c?h?5trlN;GSh9{q`1O?QmH9}o}_D0j2{QbV?~lZ_GAK_D=?W}S-u z!qQ*_SzfXd++u%OSx~@baDxF$b6NlS-+A?T!;+!MPT9w#lqs(<#;E&iGn<;6VxW*M zYF9Q6PtxmBRP0@=Df9?KJ+FRz&Ewsj<(R!Y_A;E?dheu*yN{f1n&trejz5+q01^X2 z`08iLILXcC-o1M%ZjnyzHhh^Y+vLF!RWZEciTS5queI&490sZxjK_G_ETJ-LYZE?|HfT8=XK5sxphI` z45@GS&Zbzat#9MHn7c~wooW;1RnF2=(6f&12j?D&av78a)|kUFc`F*faTH<>xrj0@ zxuUjrY=jU=oF9Tj_~1EyR0keB_5_#Coq6?yz6G*;rHS^WJN_v_ zJ${LmRe&sw6Ysw&+!sHu{Z*&(Aw_wg7V}M3SXN_9yhx3`4dnJOjjtdAR${%C)wqb> z!^ed|5YAlSw;vJn@X<{Zp2P&S7!IIz(c4e)wU&O~*L^*FgM-OF>1=*%DL!DFPp}k- z%39Dhd(?e*A*kq-ZrPb8rv(-<^xflLlsjD>8JxQnXdLxc(=jpt)~9`4MOC$MMPtZ1 zPbLh*=4phj3^m70G98aAxBxLt@tuKn|4?OrVGP~Nd7Vy2svl!hc~f(9F?(fJmOGF!wqH)WstDx@vboD@Y&+%(tpgyy( zVHbKjoA}I)+_xz`w-c%HOt1vsNsaqy?a003n=0TtQoI=OzB@V5MzQIuxg57n9vbX~ zh>uYS5Iw8ChgW@?l(J2<`}_ z**E-4T-IYNh9Im&9!-la^dOh>voacwMny;aH9ju%fS)G(4v&wlXeX&mru*-B5;I>L zikA8`_gwfvJ!NX_6E9g;U$#j^$iyU~@1hWMlZXk6M0Ds2jU*25S^~Lzs;-PgS|MjG zys6t4!H=j8%!;l!M?$zu?XrAooC6p6rw+7ok5ra z>oQ`xvUyL=n`A3oub?IpTg(5Q>LWR)WQYs<5-(Y@5uca?WyMK2Dij!#3u#}km5h7V zrPq26_!Ex8TlMWHq9dXxB~iYFMI{JCXk0CU@qEA-H-1>SYYX4? zs^tOo2^Hmu>ety~h{&7P{ z^}($a&)OW;hJ|1=;U3>G9vvU@gD~QIEIJ zpBq$JW00%`<~Xw?TluFX5E?}}A;M_ZOJ<6X*)7_aR5*^4W!tSwuD=<}rv9!d+E0m# zF4@HP zkqOiV;6|sSvhn`Y=b?@0HCx_#wk*E?k8mr39hr3e zOyX($I2z|YWpcbVTm_95IUJ*N_F`EY&2@U}W4G1%?>IZn>D=~MD^BO=>)rCmqn2O3Yi^1u1C96>^*8(f&a={UxPv0(Ysgu%{i9XH3#X3Pe1%s)aIQCwIy@bD)Y^fX%fcD zXDTZryTn2k_*y|8Z-{m^KIHP1AQ15QGSqB5N?`C4))8=ejAju(Xu|#@3}^=X10%Q$ zEt9M?;pgUfrjv?eO4->tps6_{b@a#)XMx`Kb{bQ{+;lnVa1#F$8=g&9t51)DPuh-G zv`iJq*7E%QtpK1RJ$)CEaalUqeqY{Y^SRqaNVW+=p3DewnrJswXH<|luMSToP7mk^ zAc!6H7iLamRqE9?2vyTWRHN{UnPzu1DnyDb4C?)bVf>6syfJ&ZerhYYW%`nA%n?n^ zcN7X`b{1T!3q7=5zH6Snx0c7oUtjd{3u#l4`rZ3D|Et0@&pzQNSmg!=54?4{meK8t z)OT_{Ubpb8&`ssMaeuYvIHAQ7+JQOZr-t}dFvr(7V~Dj1xQY@(Jm9^6@Sf_}WDUfK zyz>dda-GIn;Kzsd>EhQLZ>XjYe7Xv?h^gO@BD)z<#rPajHxZp+Yq#F|zjwezLYB`% z3t=F>W)tnkt8<4$auQhAtnf&mS2q<>L(u({eZtV0_(Ctqv~u586t;HP4 z7|$?~&E7>5UwSXrD4Xtl2K0-L4L2Ma_^8*#))}-?5`TH+C9*lXBdo`Mb_4vnZ3BFR zUJ$1*2&$P!w`$m3Il~ys1tJs-s5(&y z;l9vFQNk52!HBETW1(#73aI8e(EfCY%+&e7k>@Y;nDDIitkuxc${M(!)H{c|tHgBb zMeXAyYOO0E&-~wkU(>9TQs{Czv$iAn9(M+T`+#N#p_JeNc$KGk7!RH~pHkcW>{&ze zN9)(?>(yT;~(gw)wNu;uvvzkWkgFBODzRZv`IbXk!Xqci5uL z^sr~TB~^g%!7#Ix_=fgR34T<=pezs^kNMl&rpQdklw#{>hlHAu*}lWuHL@l zI@S3{hJ-54R-H*+hw;Fpi)PxsT`0r{_0K^w+aXhRLUDTe!%*D7nHRM$3=b!ld!;iK zn9La)a%LQJ+Dq$F|4ZvU`KM&Cwc0v~yfu?3L>Q_PQ!?$Tc7A|Rb|L*jfw{++Q2e}g z-6wK6wLL{eAaZMNRNm@4ktZL^jYarAI+eMk)wdCbzMJ@jL@Hm>>y_bUB|Cvb$=_Bj zJIcMDygZp|41BqLW5R(@fqUIhShZjI8oF+*Ip`9L$1`p{T>TZ3ClJNmS2eGW$VKDY zyIJiP4S03Af0`E*7d-Rjz5TMt!(8kOx3yvfFmq$_t_UyuYIPDAl3KHLyi0A++pjcs zWYtk`=peJl!>d2VGOy|H-~U0K z8(W{V0va2)ExAJ-LeX^kB=vZr9oXe>Gy`2DXl8P960m4OSqcgPRoS>_V>#Q-?K~MC z9q45;`IVIs6&^p6kC-Ye&2ERlfZdLwY`o@wSv4b0Pa=CzA_CaHTG@jaY7)^)WRA;t zb(;&4FR1q=t^Ge_ia!D`^#RppXdv9<#0A?IwnIvM#ywT~dzWE{ zaB^V3T$rL1%hF`EOLbm-Cqg3P_$yv41A`61PrwDUMyCMgnyzuM5-*1IxjM*>!pzJJ zGkcH&9TdXzs-*UNkfaRrE-i+kZh!Y#?Qpol=k@!oo6WlBZj2iTHUBnGYVVZBrPkV& z95h3|mt$gz7jT)~Rx!ReubvGj*`dsGWsAHDX-+{-u7lGtcHFHo*}i$nFpqhQZ~3Q{ z6pk*5ug|y4^4`MEg&G?SAAG-?4UqcUU59NuLn>Ry(m`mzK*D z0WFI`hBc!)X_SrtO@3{Rxn zWzy4{6sJB?cED1N>WGz>jeFUyY}W?Uy$2AE$~9HZ2k6BZ?go0eSq9e-vj|IHJthDd z%9D9njX{8$ZM*BS_4!;HC3Pl|jJsGixD*}(p z18ou+utWZK;}*J>KoEl>m)B^1e}=!^s_a%ViR3{5fyHTTO0xX@Yt&x=sOW(b&(Kj> zy)_oz6W=vOqnxy|S65drt6IfMh0MYcPM`scGM_0_51n7YnAq6u-eu#MvkPza&BiX( zhs^TpD#gzOOuM@6t$JKb%cMpSkH;e!S&=b$lagP;kUcYM>l$f4sV_e}@_&d>5)B;y z8z? z)TLy+HkN2zF2+!P_4s+k=*jL!d!0xx9io^4dpqp5V*s!211N731)^vp8M~n8<}lnJ zcJ4R?XodUB=4MznQzrQL{%ZC38ce^haQwUlzCf4dfY2VC_~L(Xah&sbDRcTEntNn3 zWUZhvg(y4jS!)Rtyqa@I3w`h@sU@}P3qb=Hjv`=Ji9upQ1p45pEW?5DK)18LJbuEx zi_OjV76N0dF#U;WS(3R7QW?LpvMT$LjZ_$a|MFqJm>r$miVAf9RjG%(478TFN7ye*NsHi=e&vLemTwXRX^QU@lx##YJumDBkk<&Z9D{}AFz3hsg`B_@MKdEb`*b9F?hVEF1wzN%( zWdD&q-}re%7@R1TfarI((mzDY-*{XYzV1&98t>AT1+7;w^M5hQUM3Irb`90}K=d0d8DB2+c>U@XMnO)&DkWo}a3QG7 zvfpo7JqE1%6C=d+#mfIo5Lzjj8U*Mr78*=BWoc?UbinCZiTOo4g)}Gllj4dPDZ48g`^u9i zJJ-ZJ;zAlJ^-LERdv@Ji)#CAN8z)vLa@KKVOVkaHi6yG{l{Uf*KfWD8A@1wCVpk8i z@J7(6GCv<*I;7<{43}SCYdXk4d&PPwzhDbL!nay^e8`Cr3z~$a;}*ys-^Y-WiYmphilfI~yb#^4c6_)SeqvW9}vvdhB@Ht8JP)9LiPz zF{Dmzkw?0dt1|wfq)j3W=ha_1aY*P{P>VgqX7{1wZ>e?ZJi6R}p)yAyaEa>i(5D8H zyRrcuQr2E$uue8v7OynbXJdkb9C0Ah)K)j;6QPWcA+*qAZk#cat;0pDtc%?IXAc|e z3jGh-Wsb<3_zZP?Ckbji@wvAGx6v$4m| zkE-Ieb+ADaW?V4$bG1?R4;k$aluw<~RC@5@!co0KYs|~)$4W522?|X`v$VE4BSt*F zX{3ufbV@F+ES4V1nq6|>rI5US7~1vUT&Ap7mBnoJ(<$24@NbTYOcspT6IDh^{J;4; zzEnrr8Yh(Hj-9%1ZUulMH>@K9gd0X)_EpxUmL<^C-n=VO>P*>3BsyRt2%jIshT^Xs)=Al3sIdE65(%S$1i7-YW7hXu^U zsad?`Lwnhu-y$QwJ{&XQg3Z1b_+(z2(Ps~Gos21PlluDlYTkU&4r*8Qx1;QnfT93V zF%nZQua>aDteV>5yclO*F8}GYBvVPRH|F(HkBX72=E>4vjnv;{hn~X`ErUDwK23VZ z@xI|t-%7TGR{zL0ujXW-PSkA*(9{!`}R9yw?YPyCqtqFnN9*d&SsP?cmnX_s2WcyXi7RnqB|DF|Hy9dd@DBJ8SbyZ z>WSTu@4pJYv=O4znA%josWV1AK)=`y+1*lyno0-J(W`t>u|;9`aw1x|54NZVi2zXE zAQPj_2+Zk14<`YgYhqvSysVIk-s>#Z9{>MO2mbFXW8+cp`l+WTnK1u5di3a4@HBC{ zpg{6zxJ=9k#ZJJ3jup9%rLAAZJ$;U1v=HhBoJL$hCf!q@cX7?VxMGY#sSnz?plhZK zaXHxnFNb6W*w&EE?@^bn#z3xGT9|Xs(JYsmk6wcOC1-M##x)9x=9w1_uZ0335OAwV0!1S@Y32cNaTa zfIqmy6lpo2qJO~8XrDk$K)Pn|)SLw9Pf__|e?tCz3a!qQiMj+$lue?m&3iEC3)Jv1 zd2Xn3>Rqwco!~R?lzOdF$%X-c2?zgvcwAU9&LZ?>p9Z_7&qcZYX>p>1yUaml?@7Xw zOaZ|I*9iP05?3;tzzb#du4dc0rVGcPthA%@_XW_1UV5DR<)z-O(2Fg9Z)R^4sk%R} z{dc+_Hx>g~!by=n;s=Cms%pFVxEEMcrgbnK|$ zcoNY96&Ac-J|yPwh>0`kux2et+8`N~QU~2)And0^f>$Gl@}k|-I< z|GI6KTP)&92BF}dIs3%!;*quB(7%tURlC)}y|TUGK~+cNTas6DyIzm)mmqtAC>TrK z1e0|eYwJhZ*$xE4RlE9e&yFPiQhOFSVFn^!w0I`j?8UOwV;SvDk&=Ki$Jid;`oy;5 zoU5*(k@&*(B|SYnA{W={H>EOnNhEX5w|Jj62Xu!3l%4cl8n-E2A=@mSjORiE!_l~E z&zbN0?&9AlrTcOwpjk%1i)l{19A<9go*+r25TRUwo1qcq#1&Z1FYT*iE_*HlrSpOJ zjml?rjt9IOm{`R=-8H{Nblp6IlK}$4RGk~p^x*=3wpNfld8A3@cf(|G=K61H^M>tl z|5ovLTp~aqU#F1hH2@WXGtGbHpe1vq)w9p2pZ2v=UkPOZFG4K#NC$#3mP?mAX~>?1 z9kz#GWmG`o%1YCnBe?tg%%8r^d7z}MD~Dw3(W!#W8zU*cKVw*h#Ew)H_>GpGrKqq+4zpbbC7=L9o8+2AxNQq&RP z)-lydRKFYEE)Br&uy_5u49{t7(rJ*i*u;D=FmuInDRs~(IC4y?G?Oa#rk}e1F%X)q zhw$6!o5-m`qlrqrePg`H@oQ9-BZ$Nx?1SF~@F*_Suy9oP3Xd*NXBIkosC7I-MI4KF zcq3`=R1uh!dRi%?KlHb!qa(^iAfvbMmtjajt9hfXCB8Oc@LnGJ4qcz$+{6Q|dz*B} zsZW%iKF5eKo_vDh7DbHo#s8QpXE<@vs?r`$(zSPU~fX-rv7}cXo!sN--Y= zr`N=3nHWsLv_u6=1yYK;ltJ`w?X<7&jo$cS0DeX4HMO~Zd8<& zo6cU`^y@dlK1sEiw|7*~%~!BrFo-ZrKg@NUWN_f}2{}^03~YEni^`o6`UY6XEot z4!iGQpOQ>D*{E)4`|83!7ICzg6H*F|EtkE^^F{XVLtFWai%eqZhbmmrO3{qiIi*`! zjHil&7`0YIiD^v{)UQaV-+NmxUD-5Tu}U%)IQN40H&>KcQWJzo@Hvo^!`613dun2n zQu_=b<%UJFJceB8_3%{90?}IbK;)ejMI!;1&;>VLZrv&i>eblF*AuTEN$rn|jRi@B z@#wChBrfH&nK_=fH6>wViACA3QkFI%i*9}o*Ak$y2zZz5%#__$bY$rI_)EJBbRKf5 zy^rSAWzxiP=85R^Lad%suBoE&(To=)(%Vb*jAqX;{m^3);T{Lc$6FbeCcw!Oh@c36 z=ITJ?N8DE7!zD75PIsY{r@#)~-!8zm@7k9e@}kndz{qhu(xZb-beoxL3Ou|lcIBqv zDK4>yOLY%Q+vRtT5v;oQa1G=CS^_n7$EfYc9s#&S*t4qp0QOiC2I{`1rKLg9RBQoL z)q{N=%7XFpG}jr6!%FJHmGoSDuJZZ`bDnd`vO?>Qs_2>laTJukRo1{=f9NCt0Z%8tb0%X-!X7~av)n? zQ1;I;q%f?R-~OYQZ&qdr=-R7S;6+(XE&0cZ)4+TQvVU9AqQ;XGCR?Q4?fV!71ALY| z_eF5q7^e z-N)1So#+%rEUsK8ou!o27@dvNP;e+RkU`Kr`2qewxV(9FC7i3xXT~fPXv+n3bJ`7o z1|e-%S1>AOBB447>``XoCb>39_Atq)fR~s`GJl-OH zfdPwR3ALN!^}C1vp@Y3Rqd;=y+Dl}_gqtU*Kr9p#3qdI7p-7e`tG|=wYa-VJ(o=E^ zSTMU%Ukxkh&j$Ro!sBg{N?WyNH}3U}eAxQ{CEsUi!lL$#C%oC$?V&_ZL>XEQZ{9j> z5OcW`!L8HYgfjdfgOId|No*J{QczG}Y|Vb*YB#vDeM1*-VLZ=hk34M}Z8sMh3DAod zw~f$?eXg;*)SJSvcT<`JX<6tJG(j&(C8LG9U2mF>IvmmNgMI6$;dceE=h5>xY~fh^ zJmXv?x=Yc5nzn&{nKAI$4|X5>Pn%NP7Bi&M>>-sq2<$;=wi~T)@Bw|)F-LnPpJR{| zA`Fc~<9HZC%dUAd*m-j-jmdmekMFVu!`B3vnDPaHAO?wSkzwcQ8GL)3%r<`@(UZO8-nEOqI&GcKC z?ClC`WZd5L?_Dd6*U>_cUS9x~%2zZ816r{5uMCXFO+BL$RN3fDpR78)+Gs|yVCZglQHQ?$jKDUh)5rz0`w=H8U-{$BsrweOB{{#ZsN^F|Mq zQ^pq7UiY=;;$R)2tfxnJRJmjOCDE?Z`>FBpM6loXNE3KQ4GL7FFM^p1xPZ9n>*+)L zzPRY_Q2eCWQ|ciIf|Jl$^NP>^9v?MHS8KS+xA^;e#pP2|M8}d#erZyr3E6bIeJ2Kg zt*5pLN4`^MmOh8CzRM|M?lTr1k*M5H*)8O>@BD~tE%!tx_{rh00ekz&+d&oRuC`InPl(aOg zV3mq-uBaW_<(~Ju_7(sayZij=k6@e{r`KYiot_>hE+E`jOxhhuZMA^0L^GjHMaKZC zd-miXe}Sl&yl!9i`AR6R+uHse<6Jr>8tYzrGyg2Hfq#yI#+5&j8~b!!O7z&(kIx@S z^!N8?Ez}a^`g~8DH7{gchi{jbl0xcs2y~HNNWSx+pxQbyxM20Izr=X}Iyf7ql=pK( z$Ao+7dKAH}n}W8f!`z#1M6uUi%is^hA{C=gojj8W)#GXP2n6zChcNTy8vvjWm zGkF`BvLDqG(R9-4@j|^1(EU(So65M8r0#@aWSiTe*>>XaQ^(?Vm9sZ|tN!XX%8N`x zjsHLD-+Ly8eFo$SGun20YzKC5V|i=$P0d9ZXu*itO-?}pQ1ii!_O!4k3GvrV2Y2C` zsC5dMOse4JK0@`LYl?}#9}lwr2UWv5@(Qxmd8FTl@$YvQFS&i))R~q2d5ZEqz<6lX zo3J}sZau_SXcvZxaGJbSe{#EVu(7=9;$T+xPFnVXg9nq{Z18woqUwmn?%e1NKAq=O zCbnm7x|0ANkF_&Hnv5YaaHiwj$(f#>{46RaF&{uy`<#V&t$DX1}N&4<-Y{`TC+kAGt@BPYmv7 zfMqUUC#&eQq6dTGeTC1bY;}qL1qHXQJb#qf;08F6)xW#i@5f`kBKqDhUN7-*H|_lU z#8C|^#=iK2zm~1q$hZF8990JRboCcp<6>h+2i7LVDnzbT+m?--g_j)RkHn|)jr``< zQy072&L-UFcGO1KygIEkuc&VRP9B$@Sj z9-$Jul_p)qA`sZD)gIrEWckm5Rnw$#uXIxFuPHO+fhaNAMC=_zj}rr}#F@kmSx5d1 zvq1V-7=lIdi~Scu>BIOq4R0CbC!r9wlt?tTzxwmS0zW^$P+afGNa6|^3Z-fc7oS+f zqO(fo=JxBq@Ao@;THwFRZn?$2np>OG4$9Fq6#?*Dxy)L|lPn*TM=E;MwE4X&nVDfD zr-d}`37}NpebJM?A5Pa2PQWAJytzgXqmZbmZ*Bkn{#u2X?L7T=!QYQtuUu(~7e01G zO>MjCen=^}aI8#}UElr&`o@q?vJM^sOr}g%ShUk3xq?4F(2o~A`L{qJ#3Lx^7}eLP z$)zv;*SDs#W=LH#%jO>y=G^jRhaCM-ccc5vLtD2;U+$tJ)Z^)AFx8k-$LJ!s`h3$1 z%g_ba>LMIQFYa?r+b?bMyY1ihKkdtl>QpeiySp3ChZL3zWP!0~tiFNFmdozs7DE`S zUEp3GqAe`_EEmJ#4v~q8{b+wRp=@G({fIXXQRO4_mVvK!dxz%a&sNTB*RROIya$cj ztgs_@mRC5)wbrgE%FMAG>R*5L>eb1A8z)b$KbHWlhvLfW>aB(2voCxf%fxv3<_x8; z{sJ};pnAKr|9;(qgx_`h)rFdhn_D2;o+J}xE9Knjeba-&5&l?5x=xparO+y4C-9v)6@`QlcT zAG}|eJ8Fe=YQ;I=?bgnCNbj}x<}=3~Q(udT5Fg7+KA2bU0;KX3Lq6{S+cjTVQ2Kv1*=sifJMVni z1ke}S*Jif=KtePgMe2UnTxI+g$wgNn2E!BKK3w8y3Q@4MkTd+RqKXRf%VgEklE
    u>_5xB0U1x>lBRbElU6i^ZoKm3&B~eay~eKVzAnBW%KHg5arTPAL3I(s0NPnIsW~xn@!V~ zlm+1le^9^V=-93pyNPcVCO?v;nL7a^HW)XGRi0-JyZza!oIa2p7Vo7?y+eR%WaGe9 z7RoT^4^_q|_*7>O;WOx3*RmoglFws?So|L8Yl<7BxSlrcRlK?*tgvo|>|hFAH3}2>N!zO~#j?=H|C4;` z_{SUJvbQ8~VZM*M*AxRzP(078chq{zN%_jB?msPt*&O}&a?jTDNSJ**)(nD|T;$kQ2Az<#uX%#P zL*`|i)G2p+9B3b%V>fm*6Al%6%n&Jd0ka|7Ajo`D+G!=TK=+~ss*BCL`=!ArO2;4( zJawKCS0-M(z;!8(yiF@NdN|=`%T|1f|DJvFep_yXBX+V|kLdL5kh)3o47(LxN8cW8 zM`08cvb92Xq3p>1{ZSgKwqG;bFm*uanN^-(cM;eq(x19Ie!XEuXH+yt7R4x}^}y}T z_MgqT#+20zG!BH&))>RY?u{Er-GqocTpxm3y%_Q=s;^jic`b#^v7m6~NZs-k5zWB0 zrzig`h0-%aUQ`2t&@?D5$>m+;3U()n`P;{8`0!+G=qtZV*H+5vP0pOT@uMai=8-`` z2SgAcu!46+{n{66sfWYLaTfwECA3|ComuD*znL_u>bEo?FKQX0?_kK4l)$i`{l#tJ zzVAF>C`&4?23yZB!S)Wt6~pdho_M?^;j8M0N{@8gjGFzx`4|f_MWb>3mFllLq$3ib zMvhnNr0rc3cdyH+^Kq*_K=BQk9bDKD?mH0Ww0PPQ8DXknSMT+F*lYNgG__Ay;ri5W`+Qu0eN~Z_nrLveTe!oB_#RdX?6?4nK?zYZu}IQ{iz3;N9TA=oEqcB zIHk`)A`CWj>aeSR^%r;@G}@Y&CC$j#nIT7&|9uzz_Z@VfBvRNCynjuQAGg1}*&ikL zF?ytBNJeI$zujRp{D5l1@*C?F`fu1pF0RkeE6ZUpv2k%rY`%Q1rK7qPiU= zGwsT~;v$F}fH`1Q$m>7cjCesh!XI1eQaMs(l-k&H$pUG-j>xUJWusa_iY$)!EI- z8O=31Px?s+RGke-2;N=<6`^j0iK#It@1e4eDwX0eAsO42^qtGsju>$0`c zdh~=zP{}u?n7qiyNa$L#G=q3X-kD@;?dvRn7!CV|?I;x*6~ShU;ux|uyWw)#7SXgS zH%a9^$>O=jamJyFE)%dK@2Y&`-Ffui#}^MbHZ}&eetl^T`2~<(Eg>16;HTi0Z|bi> z=W3x6BKBtuJalDf7GFW^?XQ*@h*2u1tiT})C8o#yTsgWKhN?C{_{cx_a={v_UNh=0 zPqdOan!QUso^?kv`ifSzGy_b4)Hw#f`|?QR5_5QG5^^?n!tbbZh@vAzoBGNudSh*R_2%|W%XJSi3I-DYkE!pD zr@DXtw;lUbL`Fu6BrAK9Ewe;2Lv?JjlX0w)kV42_AtTv)OA=Wp$%yP^@AbRh-JkE{ z@pJ!k_vm!aan5U8*K=L?ll?dE+dk=Q$haCnFaAkCz$%;i4vIbTo%?)WI)nqQ!|^7V zecJjC$$cOZJZhH@8o0wN9D*iZafe%Ml4Q}m*&$WHi^t0n>l>9ulwMi`d=*cB(Gk*- zBF?5+9l!Ng(8AeG>cUu@mFtM|6+4IQVjfpzcGQa@*SWr9#+~ z&qfz%9A|W&e9}7eIo^qWq2}yUA7jh5M|JN%>2s`M*`8u^Ffp9;&nxothBVw=FzTaT zR>(ct)wHzUbMqdh#w=0K+ua4Pf^@#>*MFzk5`*bLUXl7WrNM@kAQz{PBPJ#$;QRtF zB}iIq&YugNG#^N!QO0d!-jVoY`;GJSXI&-!Np)3KRMz)=Az(=DgRp7564_J22*EE- zWX9@ZMr0>GoJOl%-eI^U%X4&!^rIE2a3$>RdB2;E;{^8}giY7&%_d=Do92k9?%)d( zNVrV3c{U!H_L(W`Wnqi~otlNj7FE^9Ry>TxL6u)kJ;&T2M8*;Sxbe)n-W={}wEwaO^PJoyx+Eea3;I z<1Q?8XxAR3KG{~4+dsAYqv_QH3}ylTU$1t|%*2HG+&O$~x#o?RahFU@hht~AbI2$d zuVvnH%4+=HZ8G_qpXM!wK7qhf6?Y-oO@m5tOQqy-CGQekrrhr`9@PITQfKAnl8&p+gw`#=(K$XKKMyXv;oYU?9Ml?f9) z+80q#H>nvVH(=#M!=W1cus0GF#bw$Yyd_}d>?Wf42 z9Y!_|jVRH3ZM@;|%L2?yBqFmOZN$AtG^-S=0)XYu;0$Z01u z5t{3J1xOqIspe*(Z26~h08bKuUvUR}4{@K@=}RFooC=3Gd14_B4d6{M%ZVmkjnzP0 z3OS$1d)I(lWsbtQ*pN!s-0pPvK_m9QGYb*2|}je>;)f(dK4eMH1Mx>+glvu!+Qu0$xNIbz`0zzUxFx`ed=zf5^a)wm{ZOFRUrUZ8YEQ{GA?y zL_h73nsI%?`s+Bb8SMO;1^@q;W02}N^l>+JWXk`nO;Nj~Dk1>1(N ztp9+P*gwewyZ46BLJ+*89|)5bG3VVRbn}Pg5rJYsUif^m=^y?5N8)S7g`(o(UQpnS zRwyuCLA6}#l^(Dyhe)vH-$gQJf3$y*@^ryWj1b@tv#9t?O^o0B5cA_$hzh|tr?_;Q zBbdmniQy4*6zZk*Gd9ld@O(_<(!=~&Se9*DKRMM)!cgih+>5kMcM>khZ;(B^S&0tM ze8U-x#tN)U8@?ub9nGn|8S%^KJcrtAPOq5Uye?r1U-k2s?7nRREK6xf`QPd^Q^;MI zZ@EK@DsI{YoJ@rA#oiwH2fQJ)rMg<8yA)_i2bj4=y8ey3CgC)fYm4^DqJB~lUFtr%=aVU@`=In*=`~GSQB#hw%nFl8@bPXF{rTn)a z_@A}19~E7;eHfUfqyk2Zk0VfGzku@#E>(f6X4{(sI#Q934wfs;@i%7O@md# z`%n7yux&U@%gU5m?=xhl<=%BScgE<3F{W9cv+n=aTvt+3a>}ODfQUWo+rzTaWdyhz zNj)0*)fyI9IPDFNlb|YBd;34zqfX|}r?TEs*cA8K@(8XO0#6^Q3|NYvw@>vR ze(ANJXm|pcCPan@^#?S4jNzb!QawI6X16{+%uDaAv!G%}m$-VOf^G5?P|%3IPNKiX@@Tsm3!ACGjO_nO2PV9aGQS6}Y6 zsaNGglX&ElSh=O(wKHtI=_CL(1R$emD$`yDl3th%cQ!m^;n7WpkA(}yh<-lt?Fxu` zRlaHP{R+2Da!W~PU=L=)7hp$R7i+})+NZlq?Y3&>#P<{};XpuLSe*(E5%zM+3VHkb zjQ{xu^}`!45Cy{jvK7P_xhY^W!BS1+v@jzGslh@3MigF1I5*xQZy*Rfqm*T;flr>s z(3Hfyo(0PpWXAVDhFZ#}S5kz>XG@!r)d=SL1fx-x2L$W#^Y2#JUq(VpfNkp_RQ$0A zfh73DP}aZTxu_1SKk3aIJQ3X$rMIE_7AL|20(d#vP5!48e=Lg*CJ~++8*&v2y%0=$ zOKra?Im1i$MgY3>rIlt3QN+g8?hN8d@Qt`1#ocv0ckZ0}mB|3xz_;a45P(L)w&-5* zUvHSaiR=C|n;Ye)|gmDEZWDyUSZ(JVzZW;qnWj_gnEC_$p-TuO)?F zNUp4xmIKuS|C0qx2nz#6^sU5-NU$E^?Om&I zsC@3A{aXe{aoDs&0CLsYDe+63A_i=$joOtLuw>S>Q{2yDxYwkk=ENiPK8|rPI|?&Z zE1tKaB$jXX{kYWeCsz1hBlJHC^F_cW?TbY6>&?yJloSym9yZj})Qp^dlS3wquR&}a zO++M3(9pL@ZiJ^E1IazYR5yy@28AC$XBZg3OBkI%Fv{h^71@rms?&Fsx^wa7bPdR4 zC|f(vKmPNKD@7g!&SA^nfauqbZxw;>p-(+9+WG<&)|s%#qIN7LHT7g4*GRpNulwk? zYjsywSMA@LEA+CQ0Rx7v|~)K`BT}8}|zu$wL@1ljJORqubL_a>skU{$LaR zsh+g>LOGB^?HYu#J+vLNyutL^W-s6Ej|#eT4G!y_<`!&cax zQGT15qm@p8Y6Z>F(1kakX=dpO7N3Oj4Z`Q-8HigXnecUPNZ(@0>YVmIUv|0MHC=ZexQndk7ZeC`3{4aML`PC--b;4pzcVD9GRM-&{`6^v zMZ#GP6xS+T{Jx(X7T5h4D;!cK-4`dDgW&il z45Cwq_=_pHi_CXwaCFa=qs#j8t%CswPcyzlZ+AU;eW4KnxVBd&Xo6|sCgNxnfD0fn zzVUDdf<>=<&1&2p=6&3yX{OJ6R>7GlK?97-z@bTaum6S+Lk=)&Q@JM_8|!-Lk(WMi zF&30x!AdO7U+$kUH8L_XF*!V%I5~R7rSrLz@}&U#Z^%nLft#ALH4PJ#HSG$LTed%t{PhR~BJXoesZ9Mh6mv@~Mx@$lii+{xSt1isJmJz?#M z&q{FAUA!{pYMh{~KxVh^9Q00Kj~4NuBYR6yPVNM$T>v5fPY2(Zy}IJR$A2<|@Vo`) zN49KtAwtP`r{Ql*hqPQ?yCf&|*04gdpLWn`Ba5W^S%JsI44 zzUO^&`b8}DqNIjqo_Ez25qk}d!l2_BOQuiT#EE1=ISS7z)=cqgm`5gcFb(B9SC)LK zWrmjoX{IGodm%O~i(%D9mzd7E-Ob4GHRI9^N(3gbg-*b-dL}gzxeD`WwZ8Z2K6UWECl(7Ge+Pu4HEhOs-a$3Lt zFM7aa>H97xvf#}G9V@TaLUga)mTk6eLY&QA2q*DFtLnXNBeEqu6+L71#nLTZ<|-am zu%sQ-k&qz=LpMI&DLF@Q!5N*@x3^FHfxN6T#076vAO4q|Pz9-?AW(*| zt(~2n)pnwdj@DwJ+zXF#Md0s|i52Z)zZaM+@`s%8H>31DXuK9~g zwh+dvt*s5q42llN%D}X@2?-#Ng=YsLt}|zRd9f%81@d;r2yQms`Bb%Bwo5i>NaF(0 z5Dkmupl$i&BLy^hNDFK{r<#RJlN9||15hr|i~)z;#MP22?+eWcK&CK8;4E7O_$P_Z z5)HXoY24pyXe=plhE}g^`Y~8ZmzIKJLJZReYD%c>2p8f81_oePOZjYaKlFCy8Z9d> zc7iIZa@^+%Hz`j4`6R8+$>!Tm6{j=1)=(ZoMm}VDdw85xW1aNDvY}d6`_hr|L;!n3 z`s>`@jY}KSlD|VTpVMplQ)k)YKAFVIY8LBc;nRfixe}F{K#kJRd&5aWF~UVOX-N1g zion3&A8EYQBQ_x|E$us(?5X%ypz7m*X>K;RY3C|-f1U&X$q>_CPzXn?MqWO7&X!@Q z&0UIBkIXXKCzo35LE#E6aF{tUop7F#-#BZ9c%NVT6=Ft%%$tn65in}DMdc%iuCHFv zK200ya$1#>BRDN~OG1tL#!Iba4ld`bla`K&Kng$4tQxZID&_4ejbB4SV37-Rn0TAZ zPo7ukxBGM&Jtn_H?z+o2d@7a&>Dmm*KRIiWL?24xs#$IXG3wU`Fju zolkv(aATi+`Pa9yGGcP(1w)MGz?%oMw&^i*k#QgiFtcbHToJTTNFr%X(ao3;+Yk^97v6phoJGUQ(MnK>W=s|& zjEIU>Kxizk@p!AOg5`C85Z;im7WZ$QJ9*!G?(h`=1K|`uc>sNuGlw2+vbf6>f)R4b z?RCjKMzWRq2<0z#4Yf0RnbN9#&L^2NnAq8YfAEXOf45@P5sKeks5Vd!R1cWzT&?fG zBOOpUo<+KcZ)JP<|{ph-jhByzg%0gDMs#9C&QtPh~XDw!XE<*BS+c1Y99SkE>X zk*qUr`LVCY>ag-Kms*Q0CL=d>n;_^LMJro42hZQkgs9c%HkM^Nt+K3Sl}9z0-rQ7) zXlLkZo(`hep$G%OBU0)w11s{=2wxh+Too+=H6|JzssFmavl)sHi+&>Si5O1rlrX{D zv@@=6s&+VzhSgH1cXxN8fCSo@lvXrrO)`>@Q|eP`f2@jL6wYV`Z)xnkr^TjUikUEW z6kor$DU_L=C^X8FAqBol*tviNJBTI)M+;CIUhUkQvM!%@#?}Vh|DlNGLdm6v%GZva zB}%_tAQ3s>SQ*3?FvVaONR44&*G+si=QXimqwdNgMtMDD+Fh#^wNS&?6yBn7?sw!3 zsq*)6oMf~K_%8I9aDL~kk2zI7|S=$6SZ*Wq%bJ1~$!B$_2LC$@XWwAKUo2r^eoi^r%TSjqmYlg&^91Br;- z>QI4yhsb0^N|UB(5l*v^3Z_Hzz0Zb#ZCH}ftSw%FKS15^!=52D&IT4g0dF*bV*rr> zC>$W9N$*IwFboWXU5DM4%rKQ@LxVs*Ie6SDbl6wm^mJ0NOeNf_V`}s!7#{*wbDeSNZtjG_prVMs8fngkX`SLAj7^ zPD=NO-Yza{5FQT$m*znS)OI2-G7fDyEZ>mhI*2eO{+!gLKu|t+aJP<*W%?qEZ zxU&TY^K4yd&_^PigP~yJrDHEawzVAn}7xb=U%VN z-Slxj#BEX;pHH~{FNlwTm?`#ZzY(hGKL0_PyZEZVXI?(z zhvcBTB^Z}Xz+*t<{-$UN+Teqo74xn8?0GG|V%v5fC~i5b%cURTB|0)J_Z6hfi6m+D zRVn22zGrSCsUJx*z1n&o#m-I2-hH}-n_UUrW-oe0gM({Th=Vz-+HB|%PFa(pGzB-~ zqi1RZ8>WExpEla$?)(sc+MwGi)+9DE`_^eLg-KP*L3`-gfx&p2kPP8wLmJt)3q=^W z1SkVN(hC(|ZQ_cC{7}Ibfn~bf@F4;D13fst2%ZQjW|mEHtb0<7vp@LhoHy``5|3uT zw6qY2R6y_XN~q%r+8n5m8aCc$40;l&wDX$I#@-!E};1o8^&@b8r;|)%aQT->?#J zuC9S4KP8TUx9jWc0F;zKiS}e8X+qj}ENu~cmrLF@c zhXaS@QF{buHXYV>wFC$bI4zte8ugDPj z?$7h{^Mz0j0hVG~D3J4f%L5X!#^6^(-d7kk3yg{dn%7(+@+NII6nHmo9QN}cLAXp9 zliZkbyvV4eRD1Fi4Mu|?`j~G}dB)q%$7dh;J)w!205d2I+Tk(BW@29`w9g(KLmPY{ z4U@qQ3FQmF`^F!9-S8sMjuLQ?LYee}E*2(9CW`)P{mPR^Elo zRWYq~z94-`$*?PXgUCDb`tBjeh0qe_VqOU>xqJ+# zz!9)3Gp^oX#X8tt4z&b@0>lCu7&Mc;nI%r6xbU4RsY8(^E5KIq=TM`!yfZP7zc~19VeE2={Bn;iNC1NuGNBV z$p8~_Pme)?fdK7C(0PlGR)C_G)n`7P=E*!#$6Hxhg=dr*7wY&6PB&KfS=stbw*h-u#rJn<;3WihYI(d?)<(7jgkJEf@;VcnBzs z&hc*;c+wBYM}_?eR?@Mr>gGLQBli=z!;kliPZ+Hg6wvZ%Qo_QUOpR+yfDnLx)U~?c zbcZh2Q;0=giK zhShH}kd#f?tx%tY|M#iaw?E?%?&j${S%eG%_-PVsp7|@OrHJC(VGs750Qsl?5zasP zY`SiS25t-XivJ`bYZa*N)4mdJ(xCIQUj3C66vV$VKjt~%z@P%Tyy4_uez335cwFsv zH5M(8qkQ2Du%Y!y9S^O>^!|?{HGR$U6w&um{dq+|Q zn$&f}qHgw1&ez<2NmBh~P|BcX@%RwtLzt=QGVIRZBt<*iM63KP0~Kd>%YgWLD~QLU zY`8Bb2T(Q;MKK zhVKkI3E0T*KI#{8e}-lP4r=o3^Oofj>Zb+Xn*zsQIjY-EnTWNkw5NgdGMQwLB z$q90tOL;#LDx(w{z9a4*w}`k)YTcwLb^w&&_)bVoB|RpNG#@B~#0J>Y3V(kMy|6{G zgEj%!PIy%bk3ZixH-#6SiJZ$|S{KOvf0Wy~y1GIuKJ@1sM47wp{gRyjahl;Agj46; zfAD~YS$y@&wcfXq?&R-;t1bkf<2gZNeGeWFrwd3>ZWjPR#u|RVgJ zW^HZl>RP(AXyV%Bj+7VwOyn6vXR8HtUhGE>uxp{fhdB9%BuTITtk9MTZn-};tJ{Pe z8{IwA(b3@nZ_1|otkwXVITJgPr_cU&-S_hW%j~fXF_X}oVlAM~s((8ftK^e68)7m* z<+tPQG~C@?hnfiDXBOz6tj6bQ_my=T7439szjx}A=;Q>A4L61>7x(3%oiiPG&>ycz z3yS56u1CI^-vlUw&@tbrA_T((d)MA*Y86S&#F+mVq78Ai|AJO<96pbnA8wOtT+D*h zf*Qy2+eryYf}_h9!e}bB9$~zzjSGQ2zjIa{rNF7p7NbO_jh^y~oI^JgrN6d6e_N?p z^Bve)g%SXEZ~iy_1FB5$d~aN=mz|*N><`Xl0vz;v#S?Jc0E##Zg?qU%6(^mAkUKya z<1n(xbTlbv5BgY;#hXJueNH=r+-egc@I~njaxTnrn|;?)4}Q*lO_8DCVb^T~;u3C; zoj}s_X>|;`+K4b0h+)Duq7Ea2Arn3^nE3$aCSNZvhOMW%??$$n##ci}9c!0mR=j&R zH_IS!00Z;LIlJf^Rznba9f9KEOM%XoJ$Y5=10fqHejaT^4Mgp7e@1Q{L{dA=dLq7C zid%C3=et3=<76q%<6)eGt|~X-!f|XrCcX~1TA;Jw@?!<`n-ZSBLY zCADp-`XZ?Dc6=l6aVFzzy4RHjstyL`5>ShPle7!l72{=^a^@Ph2 zA25l+*TWex&Glp~9Ec+iZdFkC;E=D4&kzFB`sowR-V3LeFOs#)IYW5PJ23bAu%KMn zP`3<{-@dI2ccWx6EW1*p9ljo9c-*8LMIqJk9Re6PhFu*Vs6mU*Y%#0W0 z=1{vk%ACGXR?1P;&%5xI&*Wr~&)XAm@%wI+v5es)ax?7G&~33yX=P^TR3P&W7n~*Izf#IZF0Tj8 z__Jrvd}SLk1D94Q`C>J6i+SqTb>crSlpT|#bp6skCt`}zfpP*_RlLS*Uvch7uov)B zFEchlc&GSRSdkvE)u0;cGx=0n2hxwbPWA3^T$%6%vAY%CKG^M)Yk>6%l)Em5#N?^} zfz!z{i|5Z%%BPmSCmBH#;KVH9suX9__rxp36Y5tG4Hgrw+%4f!r6=*T_)A@(dU6bQ z7DUD5f82XQmIPVgZgZWo+b}h%V$A>K2wMW$;aFF^=2olVRDDF zVvT#C9Ins7G%3l~*Xj804pX6vI&0jXTw1qa(i0`&xBvcB|0FTdt$BZxa4G2_$FmG>P*($p=4|Te=t#|QQMZ9v z*4IdnHbStFKolkvNlGFeb6~o=WPTv)KhYZSVbOcBKsa_g!69$q5`z9uA5pcClSIub zOS$uUT3nA7Drp+o3FuGXOu>l=?+)3Je?~q=N26pQ5*^re0DG$evneWB{!FNL#`(-O zt!oQ|3qhaFp?9%xZ?wbl^{q=sU2kWwON{HC>+I-Y?!*sER7}Uif4~q5BR9NzK(6}W z{(bOVt`6SR0d3Rd-Cs2u(vUgx!6^90OW@5mmMbTyZ<{zb<>!z4EENK}099HZZb?@H zzXf;yV;(oTcw*r-4fEZQfP#dc`=&U+msTHU^PGNKnQmtGgP3faA|b1(-($<{(kpeY zr9zE*J-x1rq$PMre23#enQGM*U*}&(i>B$Fe524YivZcI>R_;7Qm(@QX7(&ZHqLsM za{gM@^MZDUAjfdDV$2(*whftx4-P*H?>`3tw}^LOr*wQz&6_!|mvaK08;8WPr2o8X zr2l!<5(#^PGcdPTC4$v;f7TD#iZQ}x8KUyhWxcH{FYj`9DbJ7wL#V~Kyd>;!2WD_MitPr;JxkiKkQ81 zZ9{lD@@ewh6)^kK8XeKfcXw0sd%bB7)|odv!~CG!9Qgs9Tpec8tp+=O=;mrRJlZ3G-sylZmj$M4~x3LxUkes}TkX zbiMzEW<3i-q+u{;!3f75JXuY33-?dh`jk7|`CSR)%fE}8*Wx1ecdzt3|5KxniMK2J z+XPwOw+kRE1`a_s)VqW4^Yh#_UqVzLD_~G;X1LsCHLf!opIKNH-wjlnI*ENwfA9aL z9y`lKHn1pMG-DkuDEIn}`)?a3U57J?I9 zNGPV~er-5|nV|erm_yfOU~6faK4O1f%7b@#nxafET{j?eIa>fP7+oa~r|3sE6gVoO zEZ70`A2v5ZmSksVA06zl%K6pl=Y8qzJ);Pm`1@$y?tcst%!3+(CJlk)$}l(Mz0Yam>yLsu zx@Y6?=TByV!dj%AwWDX)Fdfz-4<3U&30Ut$cXG$9Xc!oxA8}7)KO5(v>iZWpmehGL&*$6>&JZcw{;mJv7WY|*jS$g- zfyMAMC`@&4%x#vfocXWheaUCJ`PoZPPETCCnCUG>19KmNLNFSiukiyJbp6a#Cup^3 z6h9%BR|zpO(%1!sVEtm8LIJb@pkA;85=?5P?vb@MQ6hlh_wEr82_erhaWpnz838#J zvWLHD;0EqN&+9MK`PzWK!GFiopI-STr+Rc>7Ul=yje+x3DiVl)HV0=Qx1c&`gwceM zt^kfi_&atf!sssRfPme3RXIr+nIpt}bG#E(zPR8!}(*>@us1p}Z zX}o(?m>{b?Xr(*0g)19A?Z)0rn?eB=|2qGyUE)6m>ydE}PEaBBe6YXX} zRDrAOI&!f6;Pe4$BLlb$e`JnjBAORxhV+HVhGh+rlB!vf-+S;Rd8Wm{`9b*Yd*&0=Zk zqRg#%u&|K3Yo?36Q?pLC8$1AXfFi{Ljsw5#kq4OViw~y&nE;^!N$pa|1=G}*8J?ob{IWN)cgo|8b<~dTCj6CGxMuq!v(d!L3;iT zfoA%-;PS5v*Pzuk`ELf+0DuuB73M~e#5{2A zTI7LJdU^W$uS0@Pz-@pXC zzD?+U3cWCJ$Nj1di%s@uHHpHRmuyPKxFslYj*45uX!v<~15{75E5&3%;z#2_Z6nac z4HbYbhSdL9_CUC2utlmVD5Ac3?-9~S3&7BhuPKB>Oy8$|Lh~lw3&XHh-3bin?MbF0 zftCY;n?>9iPlHsk>l5_cxVl-9k|(ueqFRptj2}on-URVxZcYwb5pX|n?oyj{r&y<;$Lwtkh=-Jp!|i~?7~ua3s9!TA=NYJGz{6C zKJePX?%JrEIH;dsI(Kdl>J+V3fp>fK^`0=SS`iM~`n?_}SgLGc3yfX@UpM|yiL!fL zI>&opZU-BHzuJWfdU%2XOlB?DK zK^S`oox1-Ce@7Lll|WG(POBTvIPcn>PLO;*F$bBUL8!R}^*yXiCvYR}u1y0z zXHqHesyuXk^8V1oggIY4E4&W;-1|@k^^XBd728DgX`|OKg9|naK)MHAYU8vxH0;Dr z=8dzO+GB{9+%B))EI5vpWlFc;c6Qh-UTuraK)sQ&9T<1FcVRBb{{eh-6v_yhxBIEs)gzp_WC9SvfS?S!Q#hSbkpb&e`hKk{YC;WVSVkccF50l6+ZCk#00O0h(eh@wPS;3a% zqfWg))sD2v7Alw@x3>oueCmHeUfM3hg%3Kv1*asArL96vsf;aM5$;Wl(=k0+`zj72 zUqidY=vN9tK#k9+6z@!!`$Z$LB|tpupT7jQDp0|9B4LhKmA-8>o6>Eb1&i}LUp^b& zOQB0|fCOVRZd#bTHvdH4i

    HPv^z9d&#h*x1ojeSkGcpU%pu}D|pZWh}HGD`a~b< z78nO5j_+(CsRk z#KOuN=21k9cLhXaaL`7gK`{YyK+zX}RJ;(Bb)J+jHwH=qu2Tq0dAQ8s6T?YGMU`Eh zBs}>@4n59zcYHo(ec%av+>TeusDL(G zkBM*Up%(sZyt8gRh1!>JCI=oySPMp4je=OP41h4OE?;}_RTt-v)<}z#qpezZ0woNO zVw}cBQylxXcb+&qQ}A4IhlAHPZI1xcLHDXmnkymc{_?L^o7bi4wfN=T3B+U_xFW3v zgpqC;jP88#c@*q@GTbwLs*?HN%?Kzwg|nb9r;~$Z9M{eHZ_vSI(Xgq<0C@~4Gr!>6`>@tPy zH#6d!6$Vjg{bzx51mV(=R(iBhdV#zn08Lt%<10(^R)n2svv9s8<~3yjL8vOOo-&@v zijrOug$0T>WzJ!AR{Se6nuClz+C|5y%*|;!*5A1gQ(;;5^9U$6Hx3q-0ZihohCQHUVZ*prOr44h5-9>v=Q^8su=wq9t3F;Bj} z_k4Y&lX^fyj)eK$SK!CH7dM_(`Mf|QRS`!s-;yw~-@GV7Ty(Sl>&}sF`TlpSD8z2( zU#Iqt9(a%b z1^D=EzT;G%45aH^>peN_o$#JZW;2TBgg8*1@Tr==O-*?34X<p$e`|i)O=NV-&LS@7aUpi@+o4T9+|hZC4cvvn~!nt;T<{jxc(EaDK};HjZV< z67F!2ti~Z}KZxHMcKFPxhc`>k*~rwmwmE-3NLZ(a3P2dde7LJ*F3^z-ZX}t!;i;xW$M=1wR_5R%>>BseU*Ob1dQ zsQ)G)Mq~_{S`fqY-AP>0OqHeUc1z}GCn7L@_k-;88#{K#KRoL&t%8!FZ#qrnGe!Ru zl$?BIMbQ$1724i8Yk#(L4KYjnex>6#do49kr{8cHYxHEfOktAm7a3kEA(v*O_Q2J2 zKCVInZ!-L#x+OMcyLH`NK1O>LVpJQEbnUDK5&8!bj_yJRC3uqerbkCl_$^4T z+6=#cHE(y?AVn+UH`lFseafi!nE|VLi6j0sbX6>rC28jsAs&H}U*IGC*)Q#=3yLv= z{M_ths=A8NbB|q^Yb&m3x)uy6p+a=y@GT8)rWtN~>6q>rxQ+6RgoL2;O&d3N*RB{gdEr+T88Ed^JV?uQ{(R_Uu%9;SS;o6D$LnVa zsZJ><;Mt=TQA8I2ck~?ho&&1amVxAAly1Iepi9~vvIW2A8J~8JAbam?PY<$hknpYR z;`yLk0C}l5d`QA;q(2r`RvIB{#O99Qe0tdAYKs8yoQDUECkOF$zb_(|D9l^DTD;E@ z`^lz(1ti8K-%s88n~8~i?Hril&PE5eOtCSyGrQzZfS)2^d5cMu?nQbPKptUy(7VgtM)zL?9zj$lUy zw};56yHsWhlW$Pk#G)0{3$N zK1pyYC=Stktxq9wHX1|mqYNxU6kpaoSH{PHl!Kc}KaaD!bj~}iJUz=Su_w1P?mXE7 z_siKn(`g+#hSAjx$*{!PMo#q_Fsi4gfyFsAjO^WbfS``~yyJ&1#u`Pusy~^pEzw73 ztQSCC_|MG+c?aCzyfKffDn7*M9%bVPKP_51bLI?sH1|Xah5rHXdsPE}=z|8wn8NVqCe}qbgw5E7XJp+Lfq>U)b+cBtoFscJ=6QFJhLBT-%-yz)L z+4>7M{EzR*rXuQU6vZHx4FY?L!8ik?5vVgWi17blr^V5KOg>y8NM}P0E9nI{oz`Zp zd5OL^DynvV@=A!}uZDxapvm@vrJoi89=!ZT@Y_IJyCP0){W?HS+xU=xAbc}VPn+l= zq|gP|0?u>*2DIZsrzdunmN3)3^SZ-rZg2xLgo5V)&YUZ;5RPjjl)xR%Mnzt6$9yT+ za9|cPRtvL7S7HgX{Fm<~3=mSX({>65&ossHLC7;za~P{%)xS)0a1vjuaL9}-mKc1m z#KOTF-`$LZ-T**ApucJm7cW3SpsZa8BfEMb`cerVMl7LdJf|_I{S;2fqUrskE&N+1 zp%58`NT)wp3t70RjjV2-5joPYdN-}^FF2OSh5`i_Y<$GbfF^nuJa@mzyN-yEM~CmMgC+v)-` zu%7#`KJ&1L(dRPbG2Cw7zd+?G{p-P}&qUs)Xrl0p0KTaGc^EA5h$TWmC7A6s8jF@D zBvTZRw1T0}+7Riy1Qp*S=`e}6UH4nq2Hj0#tRo~8&?uNxLtQBCFnrH_;p3A24mlvZ zt&al!X&4M?>y0DK`eL2?%)s)<2Ckkj^hgNPpqaFYG(}!XSTbmSOh~ zZs$4$UtGPG@C6a-c68joe;>NBU!Nd4tcpMA3*!8My9$w%nt zOVbQdZbwB;0Ja_-R;oQo-bt2u#bK`Tl=Pg4#Su@+>+Kx}PidZ?u7WL6M>#?$WU9LdJtckE)xrGZ0OQh#J6dn?J7D3nE6fZ zv`8(xWzzWi-_iag4Y!RFKPTkZYc@es(IH+BENp2cSG2PNfzwq-eg=cix!1*@&vSPBb4S=G%R^PZ9K0pQY6gxctF992H7885h&Jif?LH&+EF*QY= zUCu?6^DlvE2OtK{@{F$!a}O`Ky^D^A`J?5

    l!vXYC0)w!zvVOKn7_@myXmAS*;) z8C|QW_|{=m{wFgOF1EIxcb))(^77nn2o()YcjHjoFF0k(MAyM0%F_L^b=9bf_BD~yhSHAe#jZ@@(cqA=*~X^MQRtNhd7Eq`T}&v<+zk{7=?GW?4) zTwPrSda6a>{gAB!x@mxcM07d0=tdLYczBVo+c%@Zc^2UcEL%iG1fao?#OF9(cP<5E zc$j5)=llE=A7Jf87)I_Sw4&~!%LPNZdP=+t%%4zctN#dqTQpV8!}ItQ*b?}#AqPFy z&i}==d>n;yR3ww<>99aC_^mWNU`&UANKoQ=ppYgXKNVzWZXwH9Mk}2z6_VrNRuH_@ zwj+c4pmh@?yvUHLSP(=gOyX~SUNGcG?f2lwP0S0sOm>AUSQ*ky! zOIzUbzIN?qF%D7om6S{Zg)>5V$VPenHM-{eQ}nFlC3Lc~6;^Q8OB=@X7-&Mc7$HR3 zIf4d7T0r+Ne>^D(n>hW&4`R2o+5;vH^Hb)H!ojmkkeWVL0Y4j(lhjOpKR9t^Kz^=>T(d9 z7o<~wD!8|&xA&ldMy5D_5rJ?4EQ6*FJ0AAA9Ia?^K+vFf@^|7$DrJu5ytJB)n+~Y2 z0rf-BK5PRa&yo8xezi{P+~;j|x1LUaFMV%Z=&`@K08NvAG51fslWz?fWQFpx{jsZV ztT0;7nWgEzGlxZCc0L3Jr&$LNK~n`MvL~FOh?RP@IjzB^H?&2rmbb z_{q_Z&W#($#sJU}@i1cAVumUj~fPES^?hip@_#N1P zx8iB>CYCg9X_eaj4A6>FYmF+qJCNyLR!a@mX?p$yvbf=1As2^~q;=r5kbyg7qj-g6 z)y63HeF@?>#o+pdpuqZHR8CbZ4F_<(G~sdApIgnp#d}@#AYZ|c{xQLahs>RWoAsKm z?gmeBF9Yo6X+yJ9fs{QH#e8JO$9Rw1IAMdWM9=f zT0>m4(>P^R@v~=S1_odX;tMzM4@~=utI9mqWW8Fymgl#4opm3*`px1oQGd5vbw|e1pCoof~p=2qpUXhI=4}; zy(}Kf@Z6_E^g8`*;hP072XEy*lkB~*-!df*<0h~gdNEmuidH+O&Hbl%_-RFS{3Ma; zx6j$?x>%Hopb8Pd%M6_+SYD>_*f-ORJ(pTwgjTw4G?Cz|F6TNGbYMo$!iDszI93H% zmtxZYnYGADn&sVsUY!>>UVY;KPwfUJT;MaIPtIxUkY4>XO8lKjpeU|YZhui6HJnV)tBxMdiR<{_} zYz62q4Q1iN`P!Uywm9#@wN6k$rD6$B%|C-q1R@Z&LdEJVA3j96+FF?RrKZeP7u7;Q z3*`7{WD7w#0aAjTYd-?q4iGc(lr& zSgA65$%tH1vZOU>CkB$>+USM2p8G7Ffzt1xqV;lgbo_rjod-PD`yckhjoTkNlee!uUy zKG*fW?CoJ3Y6wmgbYEJ?)~jxnQRI?QKXVd=(!KNAdIv?00VPn47_wOy}PZA$Nz+v z;+bt$+$Z-MerjENxjaRRDlvU%&a{pLIs!rO#(Ipt9$oyy3u&2 zTH;nmUu{_k9Zwq*z9gKLz<+Rk_~Ljo7WcQ`S2y;L)X-prj;HdoSFE8T>cG2Z;>u1X z?{FQSwdvi+k+>$v_H>Pj>V6j5GE~ZhUcuJpHaqK?|9%?KC7X`WprDCqP)Jnw3JO5- ze@*r)l%&3r>*qg%lned9{~MbQRILB?pG3NLP6vn-*eR^j4gD~DsZuJGei{9fIz+IS zEQj^KoE$s66MzL28nrqvK<>U^sW=A>-6KEFp^b1}YtmrgDxyW*lSMl>--6jAEO_95 z2(v`TuimSW5D@{=u3mW>aWIt!DFi2$VlPnJOT|2bkT&q+cKLw({}EJFWCr5mB9PWY zB0q)aTO)3^2CV;B4e%X6j)j(-$8bOVW~Dy^2{))q*^s`ijl;+hJ5cO?jZdg$_)ubZ zKQesZr1%y?)HgFp+B{{C+cWf5^DklMlnLu5+`k}xFl-;}cpjlNJk{{dfMXuauamo1 zCK?U^QZ!lb#gBp*hZ?wWvZ3gRRq$*AbIgnubHwTaOjCwfvK%+1o#BTD#(MbihFh8x z9EZxMu&Y)ZZTSbn3*n7?>_Pev=z=hTfr-=96A~GCf7nn4+UVj>VIR+r#N{^!k#;># znhMP*ye#p3!##8`)HaKU^JSb~Q8Rrwi@Pa*A_kd)g4<*3R$+$=k#w0)GU^n)6_kPK z65El@bBj-~8r4FR7=-=qJ^1)@@6v&d{DrfmI}$3_7P7HYc1Jf=H<;mye^@;53(DC5 zhMG$9(O7)INZ&?P<+fk;+~*)_qiC^}BT*TyEI!^JoUsZ99CQNhFnP0)jGSR-W4eqw z8zmV6dR7Ql?9*PV81$~QxhC9_aF=;L12~&;r)pxea)&#^bUjdVAM#Lr@=CdaOV~b4 zI)W`7O^nN2;DCF94FB^qL$4g&BHpRNjC5ohKw2u-fy$n9*T|D}dQ*q$N>m)X5_ADd z0C&~w#jFW(2Z{)fp!nGOh4}_3;BY^at9!E)UR-3_TB6%ljI%lPAk5nux5s}UbZ%0~7}n8v5%N zRaBp^s5IN&uoaykFgHl&s&5*?ZNzq79Y_ThYYxM>}14?>$WaOc_{zX+_e5&ZTl9NpFxs`iw2I?Y$wj|~EZT-K3u;0o_kapy~`7B8{cuq_K z{ey&z4PIfc*Ol0v4dL+m;tt%7vLFlrB{pHLj)=kVzXsV{w~X z-)U`rN3M$OkPxHNZJ@|{frM1<7wyyeq8s&e0AMO~x4|9aYh0SNgl|sKx^()-MW`SY$58P6n8Lt$?dqMS3Ut=5j?Z7+d*DeD+JKE@Y@8uC-p(V{ykQR z*AUC+hy*l?Nidv#`zI%xVCW2nRa5)1ZAe8I7w2%?7rJOV5^N4hOq3zO*=8hS-C?r_ zAI2--D$Q%n_s zX-XQ|p8vy7r>DG$Kd@*F^RD2PZB0_Q4;TGAH!m?Rr&qpi(CmIVeR05pQm31!R#=_q zcKUHB4XhPKO1XkyszE@DpwDeCExfYXpDuoY|4LMM=R?(^JPxnEI;Y>@tDo=7w~fEc zeE!FRsnflM&r8u&gTB&BOk8cZ+0==1s+Bp3T?{PRo(qCAfT;uM_stt)k&)<1$FUg4 zm>Jr*tQ6J|>J;uino#}YJG8XKG;AM4#-e>>{>uS$lxiI7e|X$=_Tay7&p+zIL7QQl zF2VnX5=;ZPhKmF9D`}>#08Cdt65Oe)2hGZ?DPlCXPO~T31iNQ@T`PG2e_`iyEe!$@ zuy;YGN{i$7hBx#u=+fMR#rN|};(y~|5f%2|o{X$n%8UOLiNTR5x~p$|9}txNkPp+2 zfPiDbV5sKy%fXBSHj6)?twL1j#S5Bu)RjDdDVv?OQ9utJLOKob>{=XI6z8B*4{Cur zSOO0z%y(NsyMgw?4x-0!ZUw~u31mq^<^*rq$i--Jds%qf#$>QUoo|RQOJW(H%OAVFwNhM5-|z#fK!QuD2h*pm$2|9!MEa?i{w&Pr zh(DInX-i+`^@$akS|wi?Oq)))EmM6ugdc0Zfs4<{EOZRF@Y-ywf8B@|n!o(qwuRtF zzcyi!aDQsw}au7&P=ukGnzGye1lpG*A>&M$G!+Orp; zNcTOYZkZcQI-nb#p*A&5cRD}*cFfnzEKvIy^M}fagfu_;tU=z)-K3kHI2QU07JNp8 zY1wzP%5zTQoq=-_IJj^Vj(C_DCOr{A&6<92m5`5>QqgN?w5G4KA#I|4g07-a6a1FupPajP;2_Vdixf%%Rm16KdrZyB_VcEz13)j;%OU`0(v^} zs=U21<5g`srD!8Ca9@)3&Vhc0vER#|9jf&l#Zp)FZbartMCsjkm!^7ub~&~!{XJC_ zn?;DM>d{F}y z_ieShAa@3equ{x{-hl15AQ+(Dy?w+)n%5q2b2A$t7_8xNr|ONCw4ocwdEY2&{>uG*ic~lK zL%BMROHS}l}m`~vum zS^c=DseW7@JlID~P{0$z|K<`}666aQfkP+|iCORt0TvyKnUH)ExNX650T*cGG6`au ziKtOP@V(3Xral6QPy(ha2CF}A`9+2O8Z{A@ z{G*Ap=b?N5rd_L)3}*1cnMMt7#cxqgF1u^fphhA|L>c#aEr4o@rO`uuU8_JI6HIVm z&hzA#o~Yb0VkOvNdQM0hq$a8dkb7YK&9-9z|<)CVhhLi^zU zcSsf&C?E6$>pYE97J0=_X|d0G`+}P%V@q*E@ZBUwJA8EZg@*LE_Fh{BWjHw2e^E&9 zlry5J#l9W=g)&RH6{?-vk8TrSBm1rQ)J;J}Ee`eDjCoqJcOzwr`gW3|va7VP_|jvi zZijzvi8j_>0#L(}!?7llnn_{)ycL~06!?`^(#;_hG4Tog&#pl`<^9F{hA;AFq`|&!_apAW_7Wci%H;!3x_kHjsCB-Gh!kIo3 zbLknNAi;ro90XXX(Jj@x5{eufTE}NulXj~|%pNh#f#%TE;p^<)RTwb)N<6J6G4b5f zYuO2){<%vr3(=k{JWn`Q3CxU`z&I?-fq`wnwPg*9ti=s*IKj0JyiuHq7zjCX-MN%B zYG0kT^#Eqc8FAFa4gHd5_-lFYpkMUP$@8vD^Jn&gDhP2`xP>}b7%cGSEbW5?a?uKm zNT6a9L}Tp@zkd4$dSZG?%4;~)7_A_PF&2UZRfv;9XJ*l3)^EMVoWD5i>vi6Cs%In} zPj$+nLM5-G7G-ySJX*Yp(eY6-2TOl-YpZ_;IFy4~ewHS)dxpvg12+ZD`?((dZP z5(=|nYE9)QiJ1Lq3M}R_`dbq8M)|S>a|{dA)Eo}NZu^rzGkvMCL)s$rF>L6NWeyGt zHnf|jYOT)MN*1Ooq3E_#?j^ufu&;K8>ZGy}eSJOrIMk}R(mhL1m*dnF;5vKDK1#5Q zvRmM^uz9C`SE9*H(v@C-DHjhHFX5f8<)-1=MLbruX*o%~L{JAL@2i+@&l;2Rs@E7v!SPeU^r1PSYLm;_dlO0OiU>3Q*&)P=cEE`7@>3 z3jD7liRFKmyMyN^e`Sw9f;k%*2-uN(q+aKf%f=4cddfa6o<ud7WT?oLheCiGl~E0hhkwknj35V29JnSp-MC6sj2d_HTD+=02qaTPQ;c)*`a zucJAhmo;oN==gBS$LDRYZ5x@on+5_Kjl%9v0$_K2;Y&Hv<%Yd(b zw2*mR6jyudoLugu(d;L}ymOy|i^P~eoZ%L;Z(}Dq(g`yI(s*~}@nP@Dd&n*K_6CBO z2O@sW3M)F4+C^zl9@UsYE2WR1HTGw_lR;81D|oi+`Lps3-J{nH`>^xvLxUY9rH_l) zxU$moOz;UJ@u!332eLP0Wua&V);xsvOeDKTgkW$Wn`%0u?nSRthV|7vQ@lRNr!XtU zLocP#?1IPR z$z`%i5{u{dl58HB=qo%kR)4?{uYg;~6y7~K;vlKJKb`9w$%JJ)$XBrJ%~112>bk#eGa zBBf?!$Qy+G2YVZHck<(~;>{4T8baoOAs!`K9KSa9F!}ckzwYiz7%Vp5%e70Lktjay z_ApK9FH(hMsDL?fZR`Ja3L#ui5QTY$?7=DJAV%@udNE1lj}5`v)T_|Ig8zezNB}o* zEoKJhB@i70jv3|e>s{wR(BG-W5y>M++(!2W+GWcQSL99##}SqXcVf-e^oD8cGmelqyhrq1m4V$E_p82qqBn^$DluehvH zl1EY$w`%ea&i!Fc{Y^)mj8n{$HI7KNuyOxG&;8CH^SKxI z6T+yqreE7J=DA`NhRBcis8QhD zEc@{C%l8WkRYtrVx_V@rJ2X;p6=<7Qai<@rN?%eFnle|8I#d`ispm0BHBX5&mF&6Z zlFM&xXc6jv|G2GGOXIy1W%huTfEu^4=Vx}tJ|~PiT|*f&y5OGGo3-u{SFMnjK>J5n zzW1v{4ARZD-Y2IwvgLPElhebbqtd~2gtP9^8!pnM^+)+E9Zyj5vFWFXc~J6ySQ1n? z>!w`k4jLzyJRsARJM19BknYs6(ZC)V&;C2)Y~l?JXE1@tLWG1Cbq)QXNKYkiM}_dH zT6Qcy-LpCqKB%;PYdD`*@cWm}X*_F{yiMBWD^VIcQ%T40umv3LZ-s>s&+jGyMx&zx z(q80SPZsoBK10fG_QEL&-TLuH_#EJdSO}45l6=fI;JF0;e%cSvf?Qz$K$I#+#>&qC z=z>RxZHsJiCR`62T{;+&fLp>XfoTCTMTcE5JEh+Vs>IL`9c&(B4a%ceVW+`k1P?hrU&X9+BCnBP0qpZ|ZzBv0mAH zJYK3&UnQ45`s>pe=n;KvG`D0_C@>|?OF7%p7n!(>{pxw0^nKbT_AT(nt$!?S9cRDy zm9VS&G+YW5fk1rCv+&#B3?j#Og zB5%^K#n~YyS3~ogil$?q$jYBY>%ARbaCcXyXw@1yt;kY0mV7hBnk$LmIsA-0De20o zQKOf{7|09fh`1*8IVmjZNaXt*L}2O%^AAV3M(vIJXsu|YsT zEpGXUrA0#lBcXyyZvQSU+6SeR`=!)harhLlO7zYJ{=6O#@(4U_(&*DOtjmhtG7e+m zMd_)OimDfGskc35#*8H>xPtczNUbk>{n|x(5NQD3b6GdIzJR+rQN29YgPC+pMXHfY zo$hw2-V!`K?;ijC2{c=%CXHeC1r~u^ac&W%v+XiE>=GOhw!c5Tz;E{6Z*LuvV4a$E zCVy@;ZQMW}Wd2Y`{pp^rq8AxGt(0I%=-rS?KjYV@bzhf*4$YP^SCmA-DwS8*w;+56 zQ}ls#tR^B#dLeYx@dCvV8;ZiqRQzZpTZlvV)N8zM>rHJ@(X}df?q(79SSxj`Qn-3X zfoHwjsTQ^i;n`f*-*ew!m*ODs%Dvpeik3SY3Spv#_N-X3Y<_a zZ%N;}MS7~*D`K-!{6j3a7KW^cDZ_u;&?b|>!viD-H#e-!SgA3Q3JFHUgdj_w^L0dd zL~X$0_;60xvdGe(mCYS=J{|T%Z4hOiXP2rPCz7U4{bJfLDn})8zo3bD>RpKJ*3u@K zqZp$$9XT7%*yj5TJHwDi?XR8YU5+A@q!wd{-<(TXO1w?+98!9og#Vsc4W-qw!oVbj zVus6XVN;jaj?8Ln;X!?0RVmRVA=}hvU-LfWLPS3^V`us|?$KUzRyq@%C?V59o-r_8 zB-!X=X0b&QqLPN3$s1vWq2r5q4Gy*hG@C`IsE@NiLx#jJ!tiY(9ZFTsOt3P6Wy%LC zu*X&~oa%!-i5QlHZyk_rF0}g&kET@m7dTA;03%@s2nGx8usPR{|Jm}<(xLCDnDf@h znHZXx{c)GlS}L5-AFP65DXUMwTe*{`T ziFmdV{c58bG~jdS(<%F26&Niz~! z{RNaytbct|c^J5;FNGye3gG1s#cYH;ioi0U`y8j6lDDgMcJ>{g?1#9#ts$wI7dqfeZRN3H!W|INc+0)|cwn5%Le_uqDZ# ztl>%pmFjUaqeB#u?l}2n3!`uNhY1I-D<$&?og2?|Y6!Uh)o#8GxnPN=?<+O%PRNou zUHe31%hk=}PeYA$|GvT=BdTt0V(>Kgbu7Pa6ck*hCgGMC1}zN2SkZ2)|ITlYQ@9y@ z8~b_Et16uD;DEa1o$getT~>y}@svSnDDM`&fprZafD%>tg+(^h3b#(iIkH3T83rkP zDwoy7fb>(L!=uY(HDeWqg+%S|4aqi);r9AiF5g zXIYuK#%NwKl;2zY3r~YW=;-|K!jE0d-`g1d6BfK!iVX)n{B3MLiu6F<7>SgR*?!JW zfZ0Lc#{@mX`=rpD)$@CCk!v%heuq%c$cB-&97?ca?$eLRk0_Xh?7XUiAS35=<>V7zM|YYbF)Z`FZqI@F4Lhq(}-Rt{Suc zI!PG!LdXJIdta2*=JjqKx2wPPzn?f7v% z+vJ6%47^XtGfC#qbK5>#kNc~XmT3<+JezT%+W(`Js$uL$_`!w{!?)7v!S5oknw$Il@Zhf=Bqb;Pv zzRq=~9Y7CZ6c?bW@(2kJK`uYJy9g`vSSX(^rw_hwVNTDWv42xRS^3Lor5PxnLs;9@ zczm(lceuLjtWIY3-1na(9YwFFWIIp`HL>v?Aft->JIT%C*YXczR(H?X5~78Nm2&^K zQt%&kob0lEGTOO|cYOJMda5}@<;oVfgj0f9(J$eY?bkmGvdPwvEOfxhPGBH?IIH1A znv5jfQ2w=m+;!B@oscr>AAFYd$Af|Un(Bk0ZRdV{cYKw7+NLiycq#hPnXXn?3Gv21 z@XJ4hH5`!xY zw{)JIn7T-r**kWMgsQk4YE1P@^^iaYcs5sP%Rv+ZFlAR4X1^ucI@OozG1v4139U?+ zRKPBz!*x#Johm0xzY$hohpX5~R00WGKFXIlcOa2I{s+f5j+r-Nx0s7`8DD z%*77Ze=vu!EkU+iN-~4R8G0$(>GEJ>x~K{P%4sZ#*R8B8+52bIiS9gMNqB$t-P8C` zto^7bz4C~8{g<;iyU(5u-IXGW$@rm{8sT5kTKYr3pATWZK^ia#%W7GWHR?M*yIPzC zIz*#vY{3&=rNY52X@2rtj+nC2?D1x$YIm1#I|ow|E8gi`zg`*`0r&M z`l4hxZ#vY`>r1MvADX*c4$9$ZQB@^Ecf(^OQ5$<9k3kj)ryzr3l3<&LXAz)jh*%Iv z)Vwcfy^CKBiX;$wH9R~lKnd1`%}sXz>^NN0k{VK@y~YL=O3e`53Uaz@Q7#3z;pw&r zc|ID2-Ns1=F@Ez#>HWrX@gb&g>KwPqp+~I(Q8}*%7n+qxdP?P*L#{h)jt2kU3Lo(N zBWRaSA=M)bnopKnh)Qh(>8ICiw~xqtZ1)=j_2s8C*z#e!*Do^*iwE(n1>=*Eyv^H6 zUb3(E_(#nO=zEy}L9XbybmQ?Fs})b=WnE(FeI=Lq0>ux_CSvcmk_QJdaqg_1-nFB3Ry0R`%nXOFjhh=7Yu`^t z-|{3;ADkkG4rE}SZnu`fEX1mhT~(*bd_OhU={A}TMHAO4Kt9c<1N*=G_jHZxlnNMI z+UpF%?C}Yu4SNwpoN(B?^zX1oQgd_RXWXL}MOkRY;x6Ha$EFdF_kj!KY~t*2BGC6| z^2(g3IYo;Lo#(Z?ST~hNAf$3y5hCJHTjJ)k*!kD$qk`p03laS78@)#){rU;oN~3*4 zFR&QvNi<23L0o4eHk=xw<|3#6?6oEI3Pd5HC{QFEa{K4qrCj(gbPcjHGwJX?=0zKK zsaYE8-OQAQ#@$jqB&-5@6WjyP`C*~4Ktkn<%t4?Bg-;$|6LKpt^!F3!7NsOwPsvMw zsxYmana~+#9jgVR(@DJSUObXl3_L#EgSoejkm9Vi1&bC})Ihjc(a<-~fxB8N^7{a= z8FcoWVa%8V*m99h;|AO^z*L0o%BJN7h0pEM8*T_P20~K9QKb+RZz%TlgA*g-Q0ZTF zWr8gOqO~;+9CLJRC_i1hDH_v};iJ9Hhtp*u!&LITcO5Srp0d&6N|SAvc5^h_su6al zljmi>SoHi!n?Y$Q_KgMOV9w{7Q*k&W!K*95=V*pX>iMjfx;`@6s4N5p#KfXWbfYuo zf>)_B08K$})koJ`1Lq2|C3v2hJG^0317=)TW&h`=Ll_BoiCV;A{RWW%2Rd%j=+hntRVC!gf(8Yvpk7-cN8;Y14UU zcmQ*-Sqwg3kRwkM0e*9uu2G{5Ate`N~PMI8Yp0gdQahpD7 z^@C0#4BXw^;D4xY{O(jO)BEh_)9Xw_+^TsAA=DVOZhokih6<;s`nc;4hihqo>nawV zPt^N-;YZZNu^QY$ln@&#*Gq~LbGaxllv>qBwuiYvpE2wA;o2j*+Ys(?aQM9AKWq_0 zdGqe;;E>S^C`xcXfiecb%o{h1i*#Ul9~#mT14wO2fgRYiKtpa-pF%RM@}sTu7Cx_= zBhHY2ZB8JNg$iqc3SU7GQ2ZwEVkvi9FEsY8c*+8eL~(u>Z)Gbr@O(8xReyoSq7lw; z6#Va9X1mTo85GP9kgPw5yzY>-m8-b?WFM2_TaWv9FUNMlAZ2m~Vojv7yDiwFgo${? ziSttPmB|xSxl3XnV)Nd8+8E9V-O=^lSlqi|gsc7&H`t-+Ba^MIzh9=v&w`y5+xM6s z7xyv3+f4T@3-T`Jj}Uxzx-ou5^P-?i7aK4$Z)Q%`I-66Y8q73Hg`cX&%q&kf$tHJ0 z@tfkxS~q_a6N*5^)IPabRR20$g=KK-XDzB$1qhGkL;;_UgPi?LFgb;SW9m13Wc2!y>ZKm7f zPKD$4U-e=10e|Q(m25#m6ha0Ss9#-cAY!<~d9l*3sb& zw)odNsBm)oGA`tC-4$6Fzj$Y+J}0lf12m3^mLdqc0~|23Mc9ln!)e_#`09qpbjgpSN%8` zm7u*6vJqeExZVRysm5`3M5WtPai7@$AMPht<5-eP#};bjfDdDtPbn{6L!(p_aid>8 z=^8)Kal04wvVfDc0S&8Cpeg@E4cb64vtDiXDpBsaWVhI7WtT?l?oiYB={T6s-G8{b*ip!_|s!74)Pz=jr)T+U!xFePyh-Rmm=usvXpV!Ob9)n z9jbl${>LPn=#loqg2MKWc35&?&{bGiU^3D(M}f~S*(1xRL-Ak^ywHQ~5u4}jQft1v zd)N>z)S147QrCP{nJ2~$7;*8IFK~ZKV_*BM4FhpJOEb? zt-FhV${+s;vLa9?NHz=XN%E```A_uzC62mlbk`V^^vy95SMsn?Ql z??>`?6Hc|+1aMjogc#_TOj*F7K$v4En946}Z~@`$hBhxCcWDsJ04?kbpAoqJOI66W zmG}}4W>j!9^n>toquXqx;}~qnvZb_>pPpjtR$8y_#>rWQTn&UOx4pMe5)Pj%#t_Yl zKHdkIAGkV#8>2(1$7)WusTA5gnT@7~xi8#=k&wkd1`6QtbW4We>T>!!i*!qkBQ*ou zVTVGutH)ow0iUV!IDYHoc=E*9$Os$}l{n^(y$Y6t3V0#mW0O*O_+0CNbgwU<=aJ7u z$TSURRC-jcPg=B;uzwdt&apSGyjemS?#Q!+E-Do+`S2x!it?|W71A3LCSDp|Pi9Lp zNI>r#);Di(Ul<5Ha6Ty=wjcLB9d?Gcaqzi8lBl2{TPR0zx585h%s~1DvgR4Gfq+N` zUXDas58Sv7zaj-qaC@LEV(gmDyJWbd81bA$gOu~?hs6>x@3DGrxeOw8Eg5u^!e^83 zo<6I=OHtH0BTEg3>)mkqe$VBKz}UuNYy*RxH(DGVZ$IN7mN4)H{pKLOHk#erTFLXx zx{qnW#}qwnxA>dD1m0jOIQzr}KL0T?njRJ4vL>obGM8nS3SCkj;}S722+7AngW}C2 zkioDX`x@a)o3kP$G&xz?HL2>HsJX*xee<5*Zn!0wKHRIY9<8xt2zUA+IeS;={3S-1 zL!*#6bmfygWqoWU`+rY>G}AQp2i{kWLWnp_k-9Q%+*0W@qkoq}V#Ug3HyQGUV>qQi z5C$M)6{a1$0DHg3ncPzs1H1WsTeW)Og2H7dtA|qSM3tBNRLiwEzx60J+M-0;fa2!oeaPE+D%A2fm7=pibZ1-vj*R zaI=LC-h>ZK?Ui~ZAi!%`oB93y=vkl6{vU4XU%?xk^24d`(YM101lYG`kEe+{>0@Tz zjjh~-ivu#>qhbkfS4+V5Za{T2T%kd)LB0fh18^oPV1=yrf6Op*=Yzo&5H0Uv!e-5N z7X!317?uw5os+_j7ZgB4c#z3sDEV5p*VJtL5HQD-jA;%T z4tn|${H0fI3+l{;<-V~2Weo1O=^Ai5z3=I{4Rdx7=DE*51Iu=n)*a4i(n>uMeTUfw zrOY>K>0|YK^(~Z-^+nVliZCE!{1Sp!rKtswJv&bx<}SI0kIERg6HNjq!hPOuXo9iu zCNlLMhafTQd!~E4y8SPya}0R!IOCFGlM&{1vdcR!*p%7cT_a=b>pPEm!luL<3D&l6 zSvMBL^=@9i`a(7CmMc@3eErzDIQKE;!784?aOoTA3!&2zf=Xnw3R(&mE$_ve z-WyA@Obzp6%j}*buRA)}1}iNHG2L^g2g}vCWyYEwdQags>4nUfdv1JQnC79cgtQfa z*1RAQCr=MU*mtQFa>DYaBd6OSG~V{LhCtydJSm^7p$=z*0_r=W1UWpfgucUZ!#PC? z!5zb8^bizP8U>-3pS}D?y!lS0%0I_8OwS!j!?O{qKxa)ffw zk%K2G?8-$-2787#_xT%F;eY_3Hdmw2SihUHkjjREkF$>t17XdltUgMoUW7@09d z!!rjDJFFAV#i*y*)#JK_amB88*?z*&3Fc{@MM9sofz~`yRk=4fFwwi2NN%4wovZdN zNb9{MyV7!BzY6JAl*^P|DvAH8ldY!Xks8NL=*-FhSYiH9jibk5^M9FtY>LGEHcx5! zvN9*1q0o6@%~~n9vM6RW-Ry|^yVez@*>5jg(!^L0oL9%yAIRO;j{v(?#-^(;&IqkM5r&W0R>xjb(bJ6Cr$Z6Xf5;x$5 zg^D6!VM&?9-q~j#<7OmMaV^cyC^XP)Zf%K^e!1a)^jCXmzRh2QipmbxEL-&Nq(x1E z1;YAJw^_cys#L_hB_Mk5X7&eCwkopJ?4CjtaUNRSXz z@=zvHlMGKdQ~le)k?3YhSHS~`HO1O7Xr2RjNh}4-asI)xAbiA%8IWi2G72QP%02!R z)00furg9^x#I4 zBA#;1|MJ6&ibiLA0@V4%;Sv}Z27TwtfA}OQ@wi+m?0V$_^94+iB|YN(2W=HOaOaud z%==!*a=qvpk=?Ae3<1}W=QLU4h)SRVCIX(piuB&O>}w)uLbQ8CkjlHw)9FnK0|}WJ zT2Ak{PQ)`D&3xHsuG8BqEYIqJ+tkvfTZrzpp@$hV?MYR+ekyLi9tSATQtSk zdLDOx*ZgMfFERH|+b?+ZGuxK#W`VnmmCxDvtgw4{^zG8mHOWEa!k$jm%EYdzk#3W^ zZj!H_D1QI&T3z*`-voIs2@di(@Jk?glkV&~4PyU_=MBoX{`B|JH_K`XO(fwU4|s`N zcRA--za8V0JMmmKA%cLugrNn%q4$5sR8@IsV95T4?U)`Y(lMG^vc8Ral+invp8&-* zV=Jv4*GW|k9>$zcHM>TGb<2o-+U#|!9v;LS4gbawT|zMrucypD2LXf-Sso_X74Mg9 zKCzpLqrM!O1D|5&b$;&rZ|7dHF!1s5i7ak;)}OonUqajhLvDgl*Tt}4T1^QytO{9y z`=9_%H|Vw16&2Vz_xZK#qEAH?6@Rf6wuUffQy~8|+sCEK8G--l@GC{7$z|wP4bhEN z$7X!(j&8k(7Khw>dLd$vg8*em@(MU&19$jkz!-_#6?)-NUV}sk0gE1R*byil|4ELS z{BsX-!TJ01w(Z|DJ*6Pe$sVqOP0#8Lc=7nAeFj@l6P&fpkA}_VQ~tnx0JgQ0e%XCxIFnhBjs7G|bh!2PhRNWO)!gGr)pm%Oh$2J9m63)2ZIWoKHM&&az%Y_llAR9R5KY`yR$ z&p7bPE?_GJCJJOOXT@3f}9v`2NX>{rYG_!QhmNz~|mWi;`evY-fI^`{7q@?$J!kqg)J zy|yx+mr$Jaw9`p(PewQO#-T}(4o^44mR?tyd(@k{oaBqTbF#CAYLOS^DPUfrzvOBZ zTG1={dkl-HMGJO#05Q$-mNP5Z3~(e56~hDPPm+=K)<`VfDy&WGJ49EFf>mO91Tw!Pvs-9D+Tk+ooQDqKo)e0sYn&(^s>C)YBx{ z9Q|26#-)w`AE9aY=d-!qOfM$obE+$^3{DAug2L^GaLtnb(I-YZ1ERlg$BhYXzGPjl zZN_`Ky3AW@!JOCyVu6M_7>0s!_Uel$Xw=YM0SCn{Gty_+>KwZw;+v`NZ-rHqzgIt? z?kp>BEmwpn1o&`_OZ8d`vrq*+Jr5U%C${VqbDkR=BjdS%JsSl8LKVk3>1S&QdRU*S zTbtMF<;Joe!>lFcgFWDOU7=FZ`sCwvN6n!Y^;CK68=A z(zN)yuLhq|SK9V7`h=nIPFrO$XgzYAdYY$Qd%ly^LF0&0^q|f}V+4`Kyf0Dq!cHws zrSwqIsjD%nTFLcyXrEJ=vGdTy{5^%6F*DdYlg?Su_Iup}BGE#at5-v{JV)5EV0sg$ z{5K*cTKMmxYIM{=;uB;b1FY`WpFh_J+}@7Dsko8lmMc$KtPZwFl`D+>^6yaEf+Zbt z1+o`9Bj7^PXb;muP`38fsSp?$H4%%ia8$Np$i78hWKXhM<#I{8{OfTzQArPdYV9rU zA&54?WZW!38o#lT_*Wf)kaB<)#T&B1Dk@UH)_v zF_TSzElF)q+GQ%pD4=8*?|&ecr}yLvn3LgFj~))M)%u9haziUV!W6}^Nz8#Y$+&UW z7)goFwnsBs{8^J;g$nj!>YrybcTsE~YF4}&H_{iHuPAgL9)fuYX}=Wg#9d0=ay+0L z**SvE3r{(*40t^;c67I4n0o=Es;C>`cYJL`7Q;Y+FBoxv)Y zYk2I~abJFMi-9y>d>xhk9jkti(Bhss zF2&mP1(mW28MNACD1b)l3IQDbT3I6Ca94Kk`U#5m2SlUFMvM&%49v{7{UQtXo7by8e4(LKVase zWbiIbX7Xkvpn&aNv@aI3;5~uB%KZ?s-a5U-A9|hMOZx~id1eq{!#fx?b;0fkKXpD^Vtau;r$C>4f5P?(N-L6xUL$f zSF#lbd4btvb2CFjRZYEwlKStnr_E#vD5K=2Z3d9e`aP%u_5Ln3Yi2bVyUFN1S<**<`k z98hOaq3tG#DOx?)@-ZbNhf}2v7w41k%80yZM)uijT1#YSYrr)WVY!PS)&A)k2;TWXW%0PSPw5c64H8XPpER+IU{HNttX{Xlx!NlXSw{DZTs0*bZwf@)Q zM;BFeS89!r586zOn9&R%(g3kZ527G0S8k4)~@ynaw1+L8W^ z+FG3TuHYHPz>u<`<4&$Lm~v=Cy?LERVVh(G`MyNVsXl3zIKi@50yg-A%_7aVR*YMc*hoR5Dy zlRQlPjtAQ$QjH3496TAvLCAN>m`j&@bS+(>x`9Q?;Q;YNBBu)K<&Tm`vP1Uof0_^w z;K)QdfBbs8D*L}Kd?C9;wp>NXP8i24Ry0zZ=C>Z78CnEg0Cg(bLn@)m7WWHXX=HE0f17KwCLV zZ`$wz(e8EseRuAu++ZnnflCT|T!$Xx-NYBQuPZ;}i}+F2$;XyHj^jIUF^|Z*w>(AB zFA#+o_&}U^^=PbSdMzG%?Vd_o&MmA0du{?XZHM56SC1OsS1tQCwpaPxg!07cdV`UD z2Ym`{I6H|vwvng)^~XV^l7(TWz)=W#aO441l$?|VZhPdkJ-#j@i+;ip85&FXMjK1Z znMWs(KS+Ni&V}oAn}Ax|r+0gP*(O}iHKQO-4VF`m^FWqalCWDnm!BYnv6giS7V09t zZhc2}Wy$Hw{O|Y`my7SCRRVwZDZ7E52$nl*fy6MJBfLKbJilS7S%Az*US8WT$YE=! zYCy{;G^y6CVDbrNR?%#Yt4(k~!7agsz^CD+tSq$kSaznde}d%!yxWU-zIXalE`-X@ zX$e^mq*wa2lp!DkF_Du6*`q=eK7GFAVJ7Uec^8=;H&oE)W=;~uB3TvCh3OUQbW?9T)yTm1a|5tiSUwg&j4W(@Y;cYawFtTrAP?OnPl zTeGS@f*|$+@}woAJ0GMGj9Y;^TZa;Oa8L; zz6*vMQ+|Cqr#MnDTj}vqSOX(7iK3T8jU_*;^J$4w39BBtf{aXa)LJU&PqS_cPXP#P zR#vzqMfVNE>HRsM4mP^g1nIWRXtrAz30B{6z897MN-jUTVoSeL4!SUPRPpS_w7ZC) z#;!O6}B+o`Ji8~#)o3q$e>R?M^FJBj~#^aMbi%AU@I+2 z+pz+hiv3inKy6Vzyy*ba;iokzsi6|kL#T1dHwtl`$Kh-N6Y<6Mr)|< zN|4BvvESAA?F#I^+E;@iT!HrUKD;Op5cd)pxcyQctnvg)kp2YRF{JoVS|i?SAJ|WgN@Jp<;pulj{_=a!m%4nw(z<>!^~FR)xaB*X z@9vtVR;3QB%;!xpqY$@O`BoqQ?2FjE&=;A*2>Z{vD%aeX6eBXMm98#2Wk zp_G1?)0X$d379`56_$}W+sb&Mzj&7n`yB7hjjhyR2RZV=h5|uD$Z$i#c4f;4QUj`S zyN$B4vd*c$;S%Y$HU+~5u)kfq&cM`WM`SA1cE($)Zs~|p0X_dE$tKu7vwOB#Fr8gB zjy?N4wx30=G_XqL@_%Y^?2);w=zmE`IP|Q+qJf$t%;yGWkOcYB8n)TyH|rf2|M?Q! z2dfNZx@*U%zx{>y+9ckid*{%pP%&?a{%jNtr}wM*aCy%Bp;)X6+i;%v%zaoAkNpoy ztPrP+zwq0S3a658@B6Y2kx9~IiK!t}Lb62|vP=k3_Q+CWCrgAZ zV@1k|jchWGTeSHY6m3Y>7e(;rC2^zQ4}7&UOCiGH>sBEzfg5_X07vjnrED z4o_P8*bC_KAuIP85hmn+=3&RdzBA5eQPP7FI%iZ@vL=*|=~FrSv;X*6f>j~;iNTc& z->Q(RK%mU+JtXmG=F*P6qLexAx7<$qggh8y+`fCVJItyiAp5>Ga`N`g8gp3Vcn=V< z`iws#Lv*Hw1^NhG2WR?gc!!s^2QSfvbW+(oNI7%;0E^mR&w$l9?)LNbp=*sEQ>{ST zqW=E$GwxY*a{0-NxtCq~lsr4J7npB=p<(3&F~+Ot5qxtdMuqW4CO93IWerxeK{TWF zYu69DCbK0(w~fd7qAy(SwLLDq+?(AEoND;Ff9_BG;xLta-VQO;G>Iml6WU2L*Z$nQ z3-rX*7;xnWL3en1Elt+BGkYy3E9)FIJP-bKK2Qz6YDxxYzG=F<{Fba!tg9_*-4Wi$ z^i5mm(;mh;js@QQzF^i$c)=Y`!GXZ{L9j-WdlE>oPQFR2f#c_G{lsM~NQf^bQ4f ztjcDAO2D_*hX6az%u|d%1Kxz7NrE5YIDT7TgGYTsYc(e1Gt(_&QsA0n%&Zm{Jvp0BNB;2Oz5pVMyR_hH>`#;1lF4r% z;}$p|JJ5x|y=}D)q0zq}3pzIlpj(#1;6T&}Tkx%8wdqOVLhQip?g0}dlYoYSsq5l% z665@K2Z9zkmXi%VCAUum3#`Zv*6D~OgI9o27x?&)birI>flEhzHrr!}`gM}m~PMB_LjdkJ;1f3zmkN3X+Ld%PsaECSpwn{Ets5Quoq}R zkahuVSHAn8vaorOnVwF!my;hQ)D$8YD#g4ebK6h;qYy^>Z8_ECHWBD+5LO-hn7Z&^ zPtOsR;6E_BkH7-OMUP4ofvjoXF1S)!1J)@UizZ{WAdyeVb#AbUgZcdVKdWtogzHZc z*UbWY+c;PAVo6sog^Yb(uq<46rb-J64918G@}M9J?j7I~yQ`eLt3c{sNWB3#7r6U9 zIKMd$`jnJEGKy=AiRQ)lRUuU7BhjM_iEe2CA-y(m?M}El%Mmkap`stzC~2>p&-PsI zA%B#;e9ce+j*-N@FZ~&cE%My+^9i9%#rzTYWuJAc!3y#A3r3@iS4FvhtW4bf%bR1xBIaP)p!9nt8Srutyg)ma zy=GkjHk~!EUtjp;17-`A4A43mT-1`9XWtvLlk(1^t}40ims*kHr~W&v4KK;JE7VwK zKc+g=m+y7G3v6y0bxd}VL(GAzgY}YMW4@oY9wL9cf`Lb>uL=}i=W|crWf8(YHnS!&tNC{P~Jc@tvBwfBw{qnRN-K;l(Qwmgl5KF1}o$ zL{Yd@P5KYd@pC5_6~96`*Np)|PKPT+m2;;B-7unQkqPYo_fN=0{)bmhb82GcWIP~s z(3(&9L2C_TvfbYxKB*XnOjxk`^6}Z&7{0cK!bvO! zGo^!NH7(x!wilL{@FlJm6zSR6l5jT6)NWElSl`%7zZUfZ+&m6NsPd6WDY8Z*zJFGw zIU~3-d{)p&f(Tq;f+2V4e4f&kBsWQ&g6*fLsWc6+>qzag{65|BC|q#D9d;5ojxgAF z;InbT)O>)9{thd$`$4Q_t&ty=QK7_`^PXkM{Gka7)^%JC)F7Xyeq6B6u?wr^vSMB)MJYhGV=!Zl?*LH+7CFnjP9#V+1R6U5f!<>X+EUV^x}PCr$ba8gY4<)(VFJW6I#}r z-{hWU=POrK{iyvmolrd5J|05!0_V`+;3l}s)l94~`RLCHQHIoK;GGJL30c|CTTSBc z*~4snd};t#qWFOA)p(=-nY8ZEc%{(;bZYN}1?Km~B&XtqCv&eK^Ur@)Vcmajyl^;< zHjG9^8lu!(cfKktAQ_?5puN+#+7l=EHf`rwJuV&=Zv{?3b13Md*nXUN{`xJcuTU1z z%&U7_)H`k1+bTQohX(P!%lW7P9)=#im7GJ6bjh-QaQ-l?hQJVU!#m@Zq7h7 z_fZtk-UUz#SQ$94Nrg9m zjJm+5HH>4?6coDLY<)`oKeu&77)I9OoYU35F%ZK5zD+Hrd-c z9joJ~QQP~NoqJAhIEy5QKICBp^g@U;QSFobpC`47t_p^u6A7ZLU=l+ko$P+Uw$lx) zB7c*FO$^DKe~y;33@Nft!BfD;`JJ(?)#wHKSUN%hDMioW?by5V+J~y=pOWz&1`8Co zO!Bn6jT4{w+9~Tx(1Hy)UwZwhtrU{Z8joRYNoO{+Mqce-BaeLWEZArGYtKFgkE=Rj z4dW6YinImsd95xI*U1ko5}NZ`!iYvx@Y?@OaoZ%`UD6hVLn(}or&L27k?>Jr>)?$4 z{St^Y+D(IpZ2}(@NH7<5@#gRF8TV_P7NGGsXt}t= z#RCOm)ppMhOB*}1o0Uer>fQd(s|@MTG;+(<#O{t`wGQ*s&BgKjN0K^8-gZ&0{NCH*a*X(PVt6pp3;^!kTgxKv9tFLpQ|gZI=3~HPNTQC!-No3 z3N&WscV_M0WaM6=WtX%!;PJNLpVH4S{*&Yw_VpV1@az3; zV8a_rfP;)==gr8TcaHC#SYV^S@BwAaoj4r zKJl^0sT)YFb-)4%IPq;!d&T*P=O8f2^}X3S2Hk~I-A3om(AX?H(DOkGj~Y)F?!Z{N zoJs1V^?igh^Fa84U3PTvsoU_F>uJ29{5E2ykE3R9VR%6EDV__h#jcs;DxS@zU0?!^ z(4xg^Pw1A7yTJ;945K|3_I*M}UtHib5oy8?KF+p&g1inuNHVYoPgFDx+>|k1xqwWe zL0VumU_ThoGU^Rpiot(w=Nllg;7$O(;ZwkxX5%jf#A<9=M8^x}z@o9VlR-WnHq^LN z%_C8xWsRwTN0^0mUM_5_q&-7tw8nYLjhPTM-Xi9KQ1X-&X}rB}P9G6kkq%JGxcTR~ z&k@M@rF5%{i2cW7EXRUxl%2lk)e}PuUGY~gwX-;JqLf$_^R0Y|qQM20*w{!4N6F=t zj~3VdKWo69^{jbBXA&?1b>4$hGz4)mWt12{isQnn-Q{g;+TA@&)gAYcc9Y2E;}e8> zjCB2JLhp_2INQufx5CGlh(<@>X!5?JRJ+Y^NGbY(A#rJGsZNq=zM4c@_^Q}OHbh!+ z`oaIp-)KiY&n2Q}U9l#}ndTKw z--r6K$KF7DA9g%cX_!}E^y*taYoR&f+2z%sT_|B_bk1#y1I3@rsJmqkr%TiiILSD%WhIUKJ6~Wywp_LAHl5{3T0A0 zgUG`(H4^GZ`w^zAXR^b4;lrSSQS?sqKY>8!nO=I+ve1i-i5dHDjn_Oa)U-13+;f_i zr$^&YoHCmgn*QK3?*2Q~UBP3LPM$GppGxJ!)(hWZV)^nL-%C$WXk1K_P)iqZ$s~S< z(&n1AwY8PiS$1ecU^XYou2vqAT}9(G`KE+0y`Jo2Y+F-G@JrdfSIGUQe<{D~%hh{f z2XF_u)m1M4Ir`Bxt|WFfrlH*8Bo7HV8d5q*aajxR1<)D@GbH`!*MzAi0?|W)kf4VA z5zyqYv3R0XkvjU&S7e$?Z2U>q`P=gWdMbX)pukHQXZ}kLj(F?-f(vW&j7`|?)~#C? zFJ1%`>90s1cG@>h$>t#+22G`-Q%=uYMTfk{-^v4Iex($&12Hk*fN}tKZLh=Z&ZRnV zyf`<v;WHio3KnJFGY-Oe=f{5okXrbNRm31W$~1zf{M zeXI;vY?7#;L$!Rq3Wyq@{I{X>p-pr_T+D-Ik5JDb<5A4o3O0Ro9TOiud;rWGOd#hC z+01)E8n#OFE<;A|`yPt?1ZXIYTyCzUM+Gg#?(g2aIY>x!AMFJdj-Br!qn(um)Z60O$7KiKu+zmbpNF_Tfg}+KVtr^EtMBEvhuKS>j!<~Hvem~R#oh)pS)hY$PYLc! z-8(X9%cF6cAG1{VD?>~Ig)adu5*#5vi_GG+{;mF$3k`O%C<5yw3Rqt}aok%y{3a?w;ov zFmLIc11{N;yd=|r_p<&jum9Z3L{me1t;y^tThof+d~PE9=P588GCfJoWo^6W;h1Qw zC-^JGI3q5=3&{vL1_7&({%47DURhcB{P`ST!$h_5P^ibWn;+S{hFcRfHb8{*wz_I^ zQ7GN32M9lK`oiF9kR2Ilja0i}^i2>rdBAu8N)+ggU|FZ&m_A(ksd+l&1$QKx#64q< z6N}aucRN(5-giDPlk0=J{qhIC$?R}`P>ly{EDoi?rvUt0HoWvupT(En`zZKM0!jft zQU!>hWml?QEzBI7$C=lxZ)?53I2nPj8>^h)y|4MgdY2ZE30d+|fAVnYWU#P@2|L20 zAp`BO$I0eRp1-hYj@R^zyTe6vabW5F98G5HgY~uV55((Kw!3UGH(jvFwR{<@9D7u> z!7iMeFFN;Pl0D3XVHVxBrOu4+^EmG|Yen3^-&|=qme=X>$d)50I_u@Vk}SUQ0YjC} z+GB)y-v&4&z(^#FsM;5jXA1?g0>G-!2?}(K;20Qj`18Osn*&lCP#|4pc;O;~r@yax z3_+hz+Bxc&WUMhI7HHKr40Av-K`Gx`wryPE ziHf9|IDzEQm(TjqQb4`sM|e!&yq%*LCDGJs;P(tYlbJ*sI?DRs#+P;d$n+m>b?4;d z9^=h{GFA^Jzi?^-Eq)Y|$8&-7Y$c`@KMkBB$bRCs;ne5oU4y_hUufNE;5qX~mn6Hv z(aG69CNCKAJPuxbOp_-aKTe&+PKJY(JBuK711%*1oO{>~ z=4*aK=XCC^j|<*^iE04p0gKXy|9IA0D1!vM%pq=~Vi*vj>(wK=&Vg`!q;*4vb%$qU zA;srz^{;LR}ipC~7Qd9@QV93Bz~2zny%;nSeA4a>(~kXsTfd0?vA! zZk%Csu`EMttiZ0;TpYd@BJ}a}7wU9`48X8?6G%mL6vOkk*$Cp~Xr05WywN|Wl zmi<#dp@ym|W{`wQJAF--y#RU!H$^)aFE1|_7v1rXEcIQIabR@`5Za5ihbu}@&DUGz zWMufmGz`=Qa8|pH*@V$`4*>`Q-6QAjXP{}&u5Ms7!cX`DjyZ4$;81xL8Tib+1jqy# z`vHN%M>?d4qOEUtVRO1l*shj^#j>KY2*k;&KfpUL9%Kg~)KsNDqh&pb5L6#_)3l~! zGEji!vy3GhGo`+M(0}K%4fdF{`2-EFsvBMs8#{!NdhN-6{w#2DA{jVJO;3*2ayXa1 zYLa9JXQk8I1E*hrPp3MGA2Guav+@>>#?Um zT7p^4i@=4Q+A`-FSyRH9fyzl@CW!#bU;pIhUkpw) z;NYpmxyWMTvBfMYC60ngi zJwjkkbaEr-xR3c38`JD~K?mtnGfI<9xyX)7Bp~4}fs(5ED~utAU|j7!4D_0R5&7_a>`N9% zv7EgP*WZillW`$UHU_g=h)|~jh=ntr5@iYXhPxCjr;IXil@_{GuxSToH*kt*zCAF4 zMHs1D;8u$mJu%mKr8Kn6 z{oc}(TA8xjPMKFkxj}adXS-a5lF>C8+)L|2@87_V5cgKvUT}9%o={w*Mx6><#CKPL zI29OLcYk~_Q{=iRQ|Kd3{87SlQ4F-gAU#d%E_?C>q6kuP!lElo4JV9Gwx*p81P!mP zD$_^TXFC?gKL_*okw>@gtbRlnfUU1bugvZksfFIFs$7@AbuBh1|ij zMo9ffqHG(@KLdN0MwI!Qia`W5fgF7+rvPpnZ~wY&@J6;D;Ja_8b|vJG6+*?@)Rd;1 z8yMh{Q3$(^^r@@8_ELyY7$-$ufcx8OShw5z41hQp+1VfJ+XA~#D3KY&*ulI>T1)R8b%!5Xxr;Ypr* zG{uVkL&Xi1osM0)Gxvz#&BG6idaG$=i*~4j*p$yxip+m8bW3uYLx1d*u*ciMQx0*PMNsklQ6Wx2=c<#7fUNXHu_ih-vlMQg2HdX zowmF3-t&Ew$1@4yT9@5w`b{DR6=;NxGSFDZ3mm}yndICNnlWr0x&!zWDb3ocZVXy+ zo8qNH1D3~|A+>Hgmpjfhfw1+#0wdTrM;oVmpX5&em%!^FrQFZHMWpR_vFsq(?KgXW>?@W4BC8VivmA1 zpwIQWvSn7O-=LsTc6>~?InCIGc=z`zzu>|=lX$xhEk(q$WsfR zR~Lj+n7~$cJp8wcZYwwh%_M5U%p~pQABXwXUw|>|>goNhENHY8naJ}sXjZyLZAjas zmDoOu++VCEN1M$!tAu18g1))vN+|?<1HuDM8W^^_7w`+iYkG*5Kh$x}b)k1)D?kTSYBX=n_KcRPSgwBVJYTS}IEe~9#QzN*e z9E1>=Z$&f?U^~D#C*Ko2xT9sr_|2n4*EA@2OY7CrF_K7`7G*1Fb~7jTX>&#-5IS2-R?D_!^{i3jztbtAEs9L^3Db^>{)_Q>dNhobA?2MoZ4s43YP-- zJKQBcV3hmAGMu0hsk_**9oIyV@`dIHa;XF$(F6vQha@Z^cCF8AugEU)_N;V`-2%d+~}Zp`cLNVFpyPfGAbw>b8mlQl}3Cr^E*5Er$t6@*awJr zaJ`a`u3D7wH17RkA!_&EtQRP#17K;w)p+TlB9rHL_5SgO17e_5g_TA?iasOIoqYa8 z%)S4G*F(kW4&|&0md&`3p=GfTcUp z}E1_5z$3NKTT~x_)pCz$HjBBNT@gvvBV0 z3tad1P&ec{>Ts8MJO;U)3UF(N70~TMQWv+HjIL6@Bvse}ABBf~chQ~*4M}z}lF%OY zyt8P=@AZ%^TWkzt#On?NKeC^V?LTq|8=?#-#mt(2hbQ#X#LrAOJSjC9<|jzeYG{!6 zNw#seAqgrQ--^!|>ph^F99a$h+EdM0OQRms7zbKLBG0cs{guxd1U4zIh2LDaoSJt+ zn;4<#rp++-r5r9qtdD|{&3^1Js;Y=>rE?JnF8E%9_-A>bpf#*L< znTlU)=ve}BfX3_qP+Z~s`L7f=iL}dSq> zpw=B&RmCD1Rat1K4N9R%kl?szpn~{u0@dwS7)Nc|jx~H&VGMm~pT-9t0jg|9JIaCm z9Q#*kqU@gJ!&I3%xfyMaOLbnCnAmyoXZGuAwOmOKCi5Q9GJNK|!7W`h1m;~#p>&KV zrA>DO&%0+j%4XHLT11d1d_tj4rDclJC12Xq998O9I|+_>loHO3*2~S_SNEA$zMMMs zQm{F3lJXT!i3Oou#D_h7ealBGIOW5|Q`lr=LU=MV$v|#HzuEZ6u*BTKU^zBi#tZ%E z;m=u>??X=G!BRer=6O%j01mgS`>B%hCAhf2j{g3AHO(9{-eB7I^g}m~gTNbunBS0- zwRiq}Raar();YX1*~o(pu`G9L8W?9DI@Wa}vuTbot>#X(Rj2GDH#?-fG6WDUyNK*9 zIQyI%ML~1*D5MZ@;=^Xm&9y97&!k9CZ8bTV8Em}lz7qt%m-9b^r-X3H74N59+??R2 z?pR&_{5g2#HNt->6c8-61iv;qm0_!ZMc_6IEV_#D<{7%RrsDd#`d6Hx6M}FLP)fGk zIqTHOOPNLdDDB@$IOlo8>%p047xO>47r1;blU#50;V@H=K^3gPjC6Cj-?OsohT)Hd ze%JbIEN}YC9Mk)FBRzo#EdR3Efcdgk(LIdwL+-r&Cu-cZvltXEQDx>!ix&L`R&qYt zEew~8-~&Fhp7R(VCsF!2T*tS4>c&&RzKjB*4!tzL(9n77a@jAy9s^Efv2oZ&XsO^$ zrv^126X|aWO8Nic7P}3>`$9wBVYaWcaQ0X(eZKonT>lGCfUt~h}G{#(gx z>+G}g-}@f`pWq$S-#i6;14wWAT_@zU)53>ZuH1G6Fdvb5ABV> zk(8|Y1anapG*cgi+}^SHf~Ubhe0SfKbGKb=c{F$DwdR>*0fEc=7IK!#2j@a%u^Y{8M zys#qk8_1>yYY1R}I-bxxzJ^OBg)d(HWfG(+Wa)NCy*!^m^^H^3lhygI2jbjWr3V)l zy%I_zuQ-mW(Bq0n+ZJ%9NtsG7^KaSSD?ED)xieY#IeW#Rx+mWuKK8N`kj(!yG`*f5 z2tg~;7gYEvs0#*|2h_S)(AX@f3x?bs20z)hjf4|lxLslsBNZ|xRTdHn24VyuB9|B! z__~fQ%g%g&f#gLo2m<)MPy+Rh#%eUL^dOsXie(d|(mlV-z)$Mk| zX2f;r*6DgV`i}C^HVd&d&4jH8N@it*4vXHH&vppxR zzYIn6S>JjkHt|k#D04w8(o#h_B|ocN+4%UcdF5NCrORv|KN=d_Q0HxZRjxXpTHq9Q zJv7>$VmZvJ{q9JxjonN(XUc|af8&`FNAVTRAD?GP6M;7O>-S`jE;}46Ru&s}yx@Ks ze?w3w==jI#KvAEP){4co@uFXH+qR+K&MXg&&Tkf5Ixb1@`#0q2vuvoTYi7+VW?0rD zBdBLCN4PZ&IpKMaRjo90VVkFp8J8)_R}yBbCVq6R0YJgD@5%M2qQJ9f@cJ6bo^GFJ zMcB_c;@Zd&nGRw%<{6=FwoJ{TrHy}JK7HzB!`}h{~<6?4viCYM-~QnA?%Wr6WJj@Ufa^ zHEvk>4Sx1|FLC2)+2T9D@!EgEBnZDzJ^8Z_vnx7{b#+4 zN4ipckGH zxcNb8Q=*_?Z2enpBDvbowe_old2LlGzU1X?^IYBw^|ABOq$Q5B0ZqZTBF;Oq2P?le z!HlHm-P1`kE{EA8|2n|zDIp@UjHT#M3u?9 z*LiNc$uDS!=d=($_v&bRhOgVvhS2*Uv=zqmRTL6=sV-D5H|T_bj8^*2yezditFJQY zc(&2Lijd)={h7pVNh(ICnLxsumkxPZf%Y8IjPrx}f?hu!4jfO>0(;EAeTttJIg=9` z3qb<7f71MwDBGgJ(tPt%bVp>o+o0TTG7wK`Z+99pCmD;)dMS*71D_2saZvJS4_!pk zvnw@UMOn1Y{LGQF!ao1{(EngVQ$KZpGkynO^e7>2ki8^Lb-vwAoBK#fmm$?hTjw~# z(jzi{;hl@UhjfW@t>M!n0%CO^FjVCitNAJ%Wt9OQ3D}*H(mXVFQdB7 z2?i}a+dN}lSWgY;KrY3eQx6-Y^s>CO`mIOkc_vf)_4@>y`bw$(3!hzzy1QaP?D#Y% zx3(VzwMnIDjnChTlyzEqD3?&jBw2J>^8Vr41!;3po|9vlnc099-4B@l@xk@JwED0= zR-nRmXO?_&A70RS=(gaow=7qa3N0YSmsjEB&t!X(@Gp*P*TzVRKOB}P`XZo}@r z%<?!z3cOR)Q{eH@sUy6+5>_ueTtmh6tEn#y7Y9*>%yo~ zk4scJUuW$qkKe-Q(^u~v)Ig5P(IL z^J}EEdI6(3)G`SZc5l;3IsQ|i1h}}v_fgEqTHZ|`0M>5&XRA)TYt%c8@^HaS3A>(#V$_DgW6D@^%p{VYWg>V zCm6*u=VhQRZ_a-T^I%$@y^ZGP0}_DLIe$udhv$>*UkfcIyboJBldda>hY1mAx89vF zpO@=H;e0xpLEEuxV)ApI$cW%Rfl2?I6&72Rrr|4v&b5&mVk|x zk7*MHSqgZ<4>|cYSgFf>5|!pyi$CGv?Tuqik(bv%7ShZYzBi+_Hanl#H6Mj?*J#%@ zj~|~Y62Wcx><$<&H8fT=KCgP-2$A4*K@(BhE@A{S-e_QFTS`n}j-ZWD>yvpa6Xzm( zO~M3-{VK}JR?rSaV1X^V6TY3oui6&{`5*AeUb)&9(>hKB=EzMLiC|6Y#=vKdviZuB z|HA&biOC8-@i0~r5r^~7eq|0gOm)9$dTwqy>bMb4EK{2#t1$FWEKi&>S^GG;nE>c^ z{`)>z71qb{Vh!A6C6PuLrI<&e>}}Q+bMQJL)RQ$wdtN^IUDjs52~isxQ%ID)e>ifA zqAxNHfW)v*OE76^Gw9MWXt!vJTv@b0ZWro|-T|)30>t&~~%-ar#&>Sg0E*5610akR_ntZG| zFc?NG%`MH%tnq_OIV)P8CkqFe59e08m`0NE*|%^-|zO+LL`f*M`1=Rs9m~Kuh^XN}oTkF9zh{@}+jqFa9}5dd8C|bv880Aqf{v zh|+46{PII_g97ag<~e8vdgpFY%30By3SYzhG_IZx6Ds)o-iYV!?;@D|{5C6aFCgrd zy)9=L_95U#K$wHtyUdaLGr*Id75yA(gwtH$y^}`FY!@X(+M1FV-M;@4 zkZq2kBtnHc9ceF(^W;Kb=+30AEA+q>Nk%1yv|$4nax+=KcdFxi`}unpu5@Ve2SsVh z2%%$Rf3&6b0&9xFz0M+9s-?rNddqx+lLv9LUd5K;+-xx4*yJRC?SWL!zZVC+q-p39 zTgWH1*)$fm2w;6*DFvzrDsq2^6iG&h%fn?{=Mm~;6hbT_`u1S5a?5WR=8&HC7p38Z zb?jx6r6P!A8NK8uZ>tQPFCfVE$2zTPZiN1HhqrxKSggu^W;Z<_+SOtc1CcONr;uAZ z_K_rFyKlwk&bW2m+(wva^e1f&y~4)i%c=+x11V05hWph567a@5f6DVz zKDJc|2pT!VXHHRnDq|52#twx)u1>~3-L-aAfol^5bIh4gyP3T?T^mhnLv{=cB`b|w z+fpp-(vKwBu@isA%1b{WwCa}{x2B&=soJes@1sij#?*AT`P!w=-|J!0`o`X}BVtoc zkLr89VgKKalkkw4@#I)-G6r}mpRBQ^Vj^=OVxOlE`1`r_T*=_tseOv z(Byhf4Joa6gYsFMrM*Z}!sKCeK+-vBBDc|cDI#Jf+mABtTRQF} z3)~LKXz*1Go(vCRN;;Hgsr?2Ko*0>sWYiVyh$6e5dmZ@Hygc5dgY9?YlA@Do!ADOS z(>?#TOa05DqvwCAnXR^aU4vuA3G0aPQxUiHCbUUPHN+8fpbmrIp%+FaG^TbQqjup z-wGcm+|=M3s8}sO9wx*HduODYeL|-oPI^@Egfs z_BP;f+$**j&WW4s;YAY+*?gjO?I>ik)Q7#ZaQD&L4jh=Ug2J0k#v>Z7=P~4~B@>pT38TGn)Lws0*W0_`I6X#0W0B#@cV{wU2&W+Q3wB0bP)@ zO-P3eEJKa%bIg$*`3wF#8HIvW>v#(t*~AEwMj$}v)@oYOvPEenPFk|fTWIU3yn4t! zE@-FAu$2N)u&x%hU;>UGq1YCU`N{8q6C%7p|1A)~kpNz$%AD%<0uhAOSgqQ7wzh<# zE0F7V*1V7a4j211Fw!v)%Jm7O6DAZrO}Nz)VZ(3@_H8E;)CQeLF8IhZ8|vW1SngX- zlFeuaL7Pp(E;4C6shMS|w2Sx~WB!NYR8(3DC(wGwo8$GZKPqfQO z-<(uGJgdXCe*j;1b;$=k+xjOA4`9(uIDMQx`ev9Bdn=GB_tBoznyKn6SYje^&C?v) z)({=R6=lo)%eG?92Z#W))Bq$C>l`pF=PQc?CDU!=7Ac=;FiBSTXG=Ldvs&AEUc0!b z!N+Ed(P-Y*|Jy8lVNNKZXHag32~k8;7>u8Jty?TL|3sD)P;45 z^2@p3p@J6@k@T8^Mr<|wSWvGb)eyG2RE{%Cj^FFSw%zYcxx*O6&7fV>;@0%Oe_Lb3 zRrJ9h&8e@ej6=;@!~d5V0M#Hk{l(iM0Z$6=i`iMdv>{4NLZB4@nYm4d%1Q7Sgen-q zOo$8X#P#<7w(}Q58@j~KnVxw9T(y4@Q+sA*WH+28*h)#1O@Lmg)(abvYxMe~VL zB48c&KK|ib$F8BS_oih=elH zgcnQWQ6U6YTg51u3k!<#d-Aa$gAY=PZpA=Mi4md-e})$e$~b(c8>-gzT)A^YJU)X` z-X_W9Uhr?RHNJShw0)r+G`&#cq%xtul1Bu0ip5*iDuhgpU*155I?1{*d)QF~{oj>!1Sgu$OC@kaLl8&b>n@wweeohxc@P%#&`mD>Q!vY69E%B|s=`)B zN6dkuiRhOZ_jQq*2ICfJD@3{Zhx_#&N{bf?B^j{d5q^X-e{WZ${ZC2nG|z%BzKE(Y zTeRJORWQhd_Bh`FeiP`Fqz~iplT2V`$|fduyCQFIK9YV$DhFfBEz8R>_Dpvi#V2?y zZqR8cKQLyeqR1ZI`H^`p0Z}!aZ{PPQoeLIHvV45F7--^Dgg=EwT-3K>PsR33fCWPJ6kZ6F7n9M$Ii(Tk3H4BD93Ik2O+eEtq9 z?C>?}S`J=7S6f8Q0QFgbiNMmihYYV z)I{tzE~+{o-5EFiinA5?cP_LV2+8cpb?c2StIO(l4OR7w;AOPK$>cY%f}CoMB+|Y| zG&*Ev_MjY~kG9bfV_KL9yex9E=6sRU|IYe5vO4vnGbUKXK^L~2fcA7-R0KBkmUZb+ z;KZ;@S(ABMQl}_4HX%4bJWi>lS(s_gDAu?1HR_CR!4UqO*)V4qMxTI|pI!C!6K94t zr0wsr=k>7Jk0l_n(HI??6L<5^ZK2ih<_8cBe*MTAp+oW=-R!-hv6~>ZJF8c%dnVa) zZ^ZQ`12D{y(NjM&$RVc-bro%?k8Hbq%ehY3i-stsA(^+H*}5W^#Z#by2osWISB^uW zjTMR~@ABG#85zcwXwVgbWS#TmibR_}4Qn2j(TpyW;&8tOd(j4ZLZR(c32ZDz2QJf3 zpdP{CRO>z+oeJBF#vJN;tt=ByM}6*)N#j<#qL`^NB~RC>^C5TYZ2xyY#3vpZRyzpC zKM;#D$)M6I|G9D8gk7{#C~sRoC=Y6!7N$9!q*qex8q=aYMhNKv9PqtguqjpoG^j2X zfmTbx7;;Cb0Zk9oHjl@@t}9wq@PXCJ1y7=fm}q_+5-T>yzVGWJLtOE+Ja{Y^mFw%q zgYA^Ah@Cln9#P6mZm*)`;K{@PyJKqNc#b$_I@0EdB%;2)eot@jR#OF@Lgvdnk}NM$ za-Y*7VPW5PNFkAy05HR%RyXW(&aHIh3-?8WVVh($-bkP$3K90N(eo5KauJFd$OZk$ z(EC$qVsEPuWY{4jo)i6Ct`dJ#zZWABa7VZHET_6E9F|M#J$R24*fjY*zI;j7j`%?g zu&r8It`dXxf8SdDgT{PYRN=KmJMOV95LMXJK zXiP3BlYT=34<>3sT#_@<>V*@>vF^PFge!~z1dn%<#?3TT>G-uTm8=W@|QB1U7I zO$|wlARj3x%pN0XXJBFkZwrVX`SMJ;_oBwp7^0EU$mzq7X^xBFUgg5F<{QItc{0Y% zYWVx_Y&a3|qw#h(nYFEKzSB$XjS&BPlqaw-AN;hhCRE5qs$Dum_k8Y(w;~Xw*jt4V zDBC35!I+X%A>lZ=m`SDhqi`Ijf^9DxPsLfD!nK4525so;**&!qUc_3i6~JFfmW&S* zVs8`G;S$5_mwc2^D7daqt$-L;qO_h}CfWHv8Fs29hm~C3ZG!@tl&ScItbePUQz=fW z9TjaxyMakr6f!>UsoHU8EJEkOiLIEgMr`Oun0*DJ;CX~75S_{18-xCe2wPW!N%GR+{?z=uv~6?7$aio zfyE>yecWH2N1uo|dZ34)cLlFmJ#y1$G}5)*_LWuWCRB8E01Q<<&VMGTh}1N!7vy0?@>$*JMSEkjS1hMP zxUhpI|BmdBUqcL-61f+&j8PzwxR_LERQwBAioqyGjm~JzZSIp|F-`{!=FwIrL} zk?^nxKXtgwpkO-^I56>3U9NHv6>;l`hT7w?g$+v6+yz6TM^F9y%jhCLdky7QQM0v~0t+WZ|k@LRr8@Z;~Ob!n4? zD!Xq?%Ltc2p|ZA}2L@0Wj<;h!sc?7++6_i1D|Gn5uoV+S#usFKgVCZG%t#WH<1k6u zIji#VZE&LsvD2#{S|vYWwfkS@*8UJSdSMJ}4AE*p-55$acvOe`f+zps$b4tb|LnvV zNxC(sF@+V5|89ICPG*k@LqrRTD#PJ+4_L1Y-hmU>%*^n$nJ=v6*bC%!jI$4>KP3>z z@3&_WV$m2@+P!AT9R-ReTkh97E(hj<-7tV1F#vXCUoqh4bP-JexF4Q(8l#_tnTkO^ zy5=HpKaP9t#)iI~{Yr;l)3##l4Ets3*)|z(s~g1EZv^(-lcto1oLzj@x`qFD2Du-z zk?&Ao*>lgROM$bka%@@C5TZNiCmytFBl17JM~`3EE04fvaQ#23t}?9Y|7(w~A!CH2 z6p$L_2q{JB7$HnrKw4TyiCDD6Kw6}vhSH6MD2<8&g0v{YPeMdg6l|X}@c-iBg_qam z<@oONJ)aZzIp@ByqU;3uZo2F2Ug*JN@kP?%&VS`-XSVk0IJ4T)6eeg1Fh_Q6{dOGL zx_p>13UnQrNM2Xk@DxUDng~OKf<8@*r@Bmh`o;Fq46UJvGggq3^ zj>l$Nl<~2nsqHdQX@LcO^_;>lvKNGt(>1o@Me-7(#nTLuJV%4{I%Ng;ZU72Jd7?*i z?Cx!mXC?~w9iXBzV$@_x>XAqgHn_Wbf=7~m>b!U*wfwy5enYSjbU*ZlaB7|6r(>ZM zql~4@bZFdmjXSraeuBA2B-vexGd%7z)y#iNxe=L>(FDUEOUBH-8W?7+c3rsY zAmsjNsq|nGNQfSwaKz1&7+~8LoH3vj4+2r(G)5AaJX4G(tW%@STx0$mB1tAr2+&nr z^D%jHwY+fk#Pz^^+T41#M09Yej#OHcti|oXnXPctDqk0eKaG$1jhtl#C`+3(WDtNaumwJH8()x^j%vE6BX4lAInb zo`*7|Kklz(FspUsS5$)wyWv}bQ(Pt|?i@DLWbQF=Tp5ts=2qGZ7PM{pzKXt41Pw{A zus)SglfT&Y!zl(rqTt>{Ag3h4)F9yr)Ev9Ash9R+-8f^44uW9DB}WXsIe?CgYxfkz zq8YIkm~P%N(U>&cKpadN!t5yN%iO;0A?C~yDF+pzX?NRkCUhWD$vp$Mi`wqbMfYp{h2+0R~jG7Yo24uk+qghf}P=G zSC=qfLp}yb#;2sA@jR3C!n;o5{>IwR52tnxP2C8`&^mqHBD~GlXA&ip(O*x~NQueF zAUuhQO9vUY?PG@-skzkaKXf4HfA-;+X)l`XK8pS1B%&tX;-=1d=uc@yYyS8BYRCA# z9zk}d%nTH^G`z!u1e$y)kzWqg-1U~u4m-rm6-jD{cr%X=SIW-P~ke}=w z&52ya8}!`?k)IO2j1zv&Y(#4Wb(E%=)9)OQK?RI5=MtXKom?!1#|Ze5Mse_YUD6jY7 zZ?Kr7^6ek^ia@PRMl1|me97 z@#z?5&-7XoGewwAhH?%vtwjClTjTtfuF_r%{Nlri71G%^kfr#0<$>QBOXhHsM3x#N zAdhdrzqyQx^Fd-pQF4HW@6_RLKACY2tv+*TwvMdRX~Iq87pJ+y6~X7WFm6?gzo%z< zy7I+R?!&L#`UgUHkpEJh#(qtQGx@v*HW^Qje9lZMzAdjg-dPcYGVEcBzXI8SAhec{ zODb6e`GGMSU5n;_Gb!)Q1U)MZMBpnJgpU7h2&A1FQ~u z5OA&J5{XDT?;Z{zT2~V3C4c{-=Kqo@&POjY>_3;_intT0?^FHnLkGns%h3gjw)+IpIhgo9-9)Ly#rQJYB?J=}%@*TJ-6e^FJPM9ZzYEgSmh5Mcg{Lj4-OcyxCg3X;DYU3Q6*B5owxthXwr zAjZhaywE!qJWtGf&PROGq)Q(*X+>_#^sCK~6jqYZ@~J0%5W*vEXK;fI8}gbb2N zC^W5)$T>*l)CXzl-_}|wntZPGX&kiY%EoH#r=Uv?+;yi1Jo5LDy1-A)aQk?sV**ya+G`XBV1ZqUm&t^lTl%hIX<7w7`~jPh!DG<4 zmPkJIC{WoXFnxPc`wei*A9LD$1xy!L7^sS}?GXV8+n-4%cwYmVmAmaOi8g@qkKK&N zoBU3zUzC_sS8thqV#DzB(XMSrLI~2imr2ZD$Ro@ijFiuL?8ZMQ7Zl~?<6@Qh6QB0Q z&jw0OExge81uLIx_Y(vk73_AVPJh|-He?r15kYN5iyK0oL_qpS%~M6vI~5js@n%;; z3Eyldz{dxK7QkX!<^|$s`@+s_C7(X9h=4xG-dhN0kr0WG*48hC28WmXY_-+B@!@6p zSbs6KJAnQtp(RBWMJ)`uISF;N?7zQ-3>Vpl2iADa>YYmhDDq<6t|KXC!36`|$7#xYVLLwBOa99uYJYw>T}OjX=%$td zPylGes=vJ8L;^`d_ox;>zSyGmcCVb%w&~Rprzm`SyCxbi8T^t>D7r9>pvNTC;uRa~ zoKxn%YV6u{*y?$NMsghm zLO$_4mSMV^TKn4jA6=~|LkT)jXSz$gLAioI5g6D?~^A)^=>&u z%Hx?tc}t+>8C#Sa>%1CUq)$JtC0r^Zc&1tx@?wzkkVPMWWc90l&1hl@s`$ON+mL7y zXsA^0zLucarZ};0W z2Ar^&3eeRPkuj_Np{#j?{zqn!S9|$-YK?--2R6-dX707K4cqEA)FM#fEP^wQ4y>VX z($>RKKqdx0$^o-c{oqmzjL_8J)Ta^O?z&)t-FU6g5%naBp`Tf+w(z^)OZB-$=7mt| zU61~srpr7|`s+dthPjL<);YV(eGd9OdIrIIv_fe(JXs{|(Q`6U7F^t-1PO`*jb6K* zYGPizAltF&GAhmO1Hj22gSx`j!kK0epghvdd+qM+&HjqLWJZvUHp9%)h_URCvRbKy zSA~sCoZux6aCVQP9`l|IekbJ!k;@oBO_g|#f{!oGU?cPfqnU*n-EpI4ZPpbI^^$xq zAF2Q0)(qZ@u>Wm5@`%#L*m#457OewbmqB(kkof+0=F%2IwdUQczb{W;+ElMBtrt1{ zsxIl{z&pCSXC5DWczYhqFnxQ=ZgAiYLxhGBqaowRE)7PJ!~0GPlUSAN<+`&qe7S3T zLT~zRG;V)+W7<388xn>pES~7D=FyZk+F*-X^On7WrIF&0R zbjdoO7_QXSlhd8d(|Ej>E=LyDpup*=#I7~&+**srs zbEzZ5jJdGTQciI0+4Z};;euA;B2Mgm^+xw>N)em}<)vn+Bw=m53()dP=x1YEZg!^8<5+#og1`@(eS=W1Ib2^ATnd7BaPw zAzVUbXNuyFo(oj*=#nr`-1XotqT}Nooh#nNT1&r3clq%JdS&DS!qb?#89@?z+Q{W+abc>U6&K|zNoo~cJ1T)lk=cKt++t2#iW}K9*&khnne9{mBfgh~ zXiD$P;s{tE$$1ohlI)!!*cVN7qbm0inT9)o;gA_?k?VexAyP1l3th+P5?pldS366Q zccsmiHO*rYiGkTpe6UPWd|7U6M5k+AQ;Iju-qfHK-#ok1AbMEksZqE0>9)Y(`ZH#y zYkGoJT(|C=l=HRJD!fqnetN&`TDG$&<($eUdU|D(DAbnZ=&b6P zPhe2zqRa{A0Uia6w++fiT_lqhAr>lif+f9amQ3?$RPMkvmr)~BpBx*L4Q)NM)0Pnx zu^sQM-DB0&g~{FG3%^)zAeG zL&SSR-wK*sM)y_heU0gJW2ZV|>nwF8ERLq*v8reDWk`A_KXeDh5b5R3g9d@_oQ!J6Ia9NTnHESwUmM^0| zxSgLNOe=wF&!X!Ox(G?o41^QGsByFTv@3)8$e`0g`SD~slZH(mBx0@Pf&BlnATeTX1qapHGPkIMZ*D|wApjwgKnvb?^zm42sA zN2AcM^5wN@LmoIqUu|k`%__A;<`=>{J2v`S;h{f!z870wR@^hn$n28*r5kJ3NSjJY zGsAL`RfDwp?_1S(eV%Q3Zl3qsWTGSg?=$pN5D1!u@Qbs^<q8yS2ES<63K2m-1t>;$CLIWyitG#A<(O{BZPjNmLs z_sKEro{)1M&613J<@oWy2X8N({j4-VyVd>}mTdP*+AmSm(n1!525U&{p>Tk zEF^};qTXgmzH*+uL;M@JY7@Gzo|*DlKb-s+Oa`8-HXb#+^x?tC$B|e3k4wb%PC7Zn z&LLWZ$^g-i!3|^(NLa*Vg6xd_{U@zTeF+_{WACw=ReHODfCDSK>~+Bv=YQURHp>~Z z7F?9v@%^-z*oec?8K_g`ls2qH0<>X!QL}Bw?&L_o_m|EkSd=I@_m1sZ&e&!p7QF4a;bOE!g0toM)fh4Fa>Jqz)ci8s|n! zh_JvLUe3Lzt;0SiFYC7!8tiXFmZ%eno1mwhrd_u3;6wnsCm*xM&hLi;=(`uSEO!#W z`y8(G!LRI{s!erM+HbiEPCO*eoDFZ6j-Pwx$SxXXvw$~*4@eNAN))tWRlC;Vo-pIB z`_ig@`6ipZecRW+YW8!F`||f}Z#6L_I{rtd1w4{hl`JO>ZXQi*eMfi<$-YUSvw zh@v{%B}Y}+c^g*Oa*eTonbH_@ zi5>$zJpO4z8s1q(W2FqKayF081B%v1Ly`Z>8Vt{(o2iZ4sOj@~)b_z}5s|bX6B5_` zUNZj{nIRS0iP0!?&NmM)#qOK$kK%OPdtekZ40tlK>qIafVrLc-mB`bu#LI15Cv)Or z{i|fQq zgQflf?!AkyDIH5)Zb#)NB8)wh!i@M`x#*6NF=VljzT|WDuO_+zf;i<&h*d?UcBPIt z6ow;+PQV`0qJA@;74Je@#ECP`4~{xhgJK^(cOBy`cqcz- zKgBFz(1>%Y`|eH-v^uWT;fum!wmgU@st$O3{C5p1^vkmhI|$6;wwW1P%%Y`e0+VQ_ zg&I?(IC7M>j(s>vUi5^I90WHat@dAi`YJij2vTB*-dJlsXV$18nX zVLukO_aztaYDHKO9=9;W5WwPeYeO{DmsM0(V&emA>7NiX5_D0O98VyTo}hlUDaSCk z5bJKc8Z+}wds;6SB_Ucgk&n7LGQn1S;}U#Tj9nH?yqL6S|1;GsGkkLno1QRpFZcu; zWkX#UT3`+8Nfm+LsW7Xf8AN}~OGV^RgY?|kn|1koR!!6pQaupe_b#%TOL~fUc?xJY znv8oDkpn6pL*$$)r%}_#s93hD&F+1^@^HrY$AcTxSxYKI7p?voK!OfdGzNJn5Al`e z^$vv-Ru>~FN~MD1ZnVs2QU7$pNvpBV^%tmb5WVz3_yoItNOQ=2+ z#hES>+|ew;?NE4us_e}72M2Z8MFakYhWVxmDIR*w|6uPX0Y}i%lh?9Ll$)p!a+6zU zh7|yV{&1d`b;jdFfx%#VI4HjHzY+4)j4od_DVLNqrhb@=;B@lsQq>o~0LT2_Q?Qux zy-xS%V{s4Wf34Mr?uSBBBIsYH5LT=KOS~wpCkBiWlh%Zmq*`u+Qg8j6)55uYvF^}x zx65iapy#IK98a}(vzMOm;4kdHzaNKVE$T7aXN`Mttm%PK3IjZ+sx$Y~KC2t;%Wp@a z_g)N3u|{!FOn;P?(}vSfwM(~_2KkO77@70=ahwdxcx}*OE%1tbl)^)9=w-Eoru|cI zQHOi3)KKLQHOWXJrMq=8x=_N=&hA4@nK;{}J50x+OkTneA11cN@8FwLd&Qfe)p3eG#G1V(>xGlAy==*yH=l+;73?QI@-1nLF>s_6*D0 z)2XpgG%968z@NuGZ5S#B3q9qd0F9spVkG&EAbYsoewb-n>%o^2QnK9+wwN|}~#=Q$a z?>#8i(u!1R*-H|(HkYeqqw@e;#>BecitWC5)+6K?-mLn#Jb_UNCOnD_3?eQr=r4TS z3!rf&jN}r1GjmupWbbs1T0s)0p4paL^##p4#BZ!3&8%!u##7%Z|D)CnbiFlpPTG>9=+5}hGy?( ztJ;b6;FppK!sEE-Tn85ad@AJV;zSr=Kgobj8i&iJXWvLX{la_JD|PECIzNLTpJpzh zb)ssr0ybohovxUAcNNlR+z*;EKp}2Xi*gwRS-C%@oNHRaN?6UtY?jw)z*xEWCDs>* z1X|-ieYj{7DVVIfdLkgwhKzIKSE0;^_9}wHE0UvAE_3)5eOa|46$Wn(f@iv@MNYeD zy$@9~`d?q3T9=ueJ$$;#XIGdJ6fH@Dns`xi21c3Q920MbfB#qE>|%|!HhmXW=Nt$! zB8TLqIfm#|O7yKGZ8mmokkHzF>oKyoP5@Yo=7`dBi;$fokQ&YboOWI|qRp8(6pCJgT=i|jPGh)iU z#^r-`olcWn{FF_faxj#OFeJ~ML6q9;4ZBxKXN^)j;B9?gBsTVghSjY#;I=v~dGlRT z7>0hM^C{MbM8zP+bDlm=VXnn~#6&C&7EEp#Lwvq9IVJ!RSYMRlgS=y?XgmUXm1G7R z{05aw(gTN=#~L$x`aZOUL^A`{^a#fsSqN*kd`WiI?^Hs_1SMp8Q8^cl)BR?Xj=#=B zT9q5Nqo4m1uH8!{;<#uAt{Rb@v1G|+AR&hK!-O4I=c!&CCqa@NMCW|;cg2P+6^Tlr z)$4q3i0@p3@pvCDI6gU1Fs@`5Jjv`)RYv;T=&9v%6Ur2B_4z(;*$CO6ZFLkwb{o3K zj6h@%%rTLKB##o6qpktV(=D3}1je$Bxs{cS!~cCUG~M`T$4R13A^d-Ta0Y9gKps1F zQr)uLf>|L(uY~;@)v#;8@abn&OK*f}hTAr#nMRE65Y~bu^YJAt|LS zKu0RoAUliabP<=q`Qhgw4(n!G_&DK*GgTIqFBS7YUCG3^*_E%p)66Ifx+qxY^yY5W zl3=?LBe5GDYr6M9IT*Rce_+=W{-uE1({25%%Ii9DNO3gK2ecIaCri5Ocgia-f<|!&$eK_j8N_- z35tPUwy~NHj7%=gyNCjz4ws?;{T;7cAw$CB3%HvRWWSelu{jl;7T9uODirm~RS_LG zz5FGG&XR8pS#o#ZB_z+zv#3gBJld-jf*$p0|LzD{^ck(05LL?Rlo4)zKg>N{UYt z#TV;k1D!ruJ^C_tK4+tbHC!L;ap=E%o6rcbsUn38|Y#s&@4rt88dhx!*sp$WunvfK>7&Xf8c}OO7 zaXu=b&MGKyB}thfGd!QQHly1tRw}ZKbRlt|XVG1;Aq^prr7G}2AIQ&IMaw80plj2UAAiJ zre$f4Jx1ga z9a*@LQU=Z(GmQ3b&RZ{i-gkR^jpaG}HF=)>RfupZpZ=@W9-3NIH07mfc>I7W1BB-~ znYrLRXxKgWkY8(Zw}lg08D$x3`B%+V5x(RX1SU_y7K>W4Yfg5uJEIUn1J6Dc&)M{Y zzwG`=FlqIk9kox9bM)}YWzRhI4j(DxwwpP8Y>f53u`YSSGl%R4R;auJg5()4Z{ ze^2>sjoTbNIDlD-?KT;&^BrpNgBUm7V4Rps4?qen6~(7lh{`$HP(|J|o@?+O46&z>FtqrM%d`5|Wj%z6g-TwEHDngMvUK(Z z&jTCMMMqBEcpX3|W1UAQP-fd{H!}zcRHrtU2lMVpvsp;pv&VOHrsMlUMpP1SAmk_0 z%5HE7=KpgG7e}eNspal58xIj=rWj{JTAaGV8;5x{kkW0==Z8)Fr;|6@{UtN;UWhqnMCF6VNcKS*O=@%2}o|32bic67n~WQMH`*HM`^2oL

    nTn-fZC0j%2rvtFbs-SIQMq`ZXUX1>YdlkpwyY(Udr6YJJDgA<;2}|l z$nI8^5S{I2S&41gphYAvZ-#w4uFaX?_V3b1C2vpSPS8k|xe*aZ&J4OpXQi^?sU=d7 zNJLae%TgQVY(>xo>mX$pWGR5At@oy6xd1-BsB1a{cbz0RtU{wS#Zh-JbYi%bdZK`& z9VNA|o|d>^kEJ6ls#RNj+((CJap%0dS4Hy2+*O(tVfp#}Y4xZqAIWblXVa|2a z*9`kLzJmj;pC8=@E0W@%_$ALwlo&cbNKIWu1*6L@=F1mLg+!bkUjE!m1>o(h|2hDu z!^ZyLakA-GUgC@gY_C7dq$dAo|5}s2)3?rU>FfS-vt$1*^W{Dt`XUEa3BV(uD#wz? z{-&c5cEK@7uFAII@z$3uRc?~EhD!r!z6Xir8;kkPE$10xS$k~?6hs(ZL@CG}stZc} zablhhY-dOh*(q9?ed3hvRg@kN@;#br00l@#ay+k-kEC;lk^fn0q8^ugu?yQqWA{xuvkGY zMtlD`r3VIL>1#n@p`oEuH4d=r(UPQ;hkx95^)czwv}c|iJ@V(X?3N8Nj^1AFLx)O$ zdxB7&HFearP{ZK)+xb_fjQW}H5yLB8C#ZK%i&1!Bv1T7jH>Ocq>Oot^*v@ag5?FMF z6#M4Tgtz5s!=@JJJlB(2X4#ked1wZBT+5tWp&W4(PJQap=%YX7HijJuW(AwlkE#|` zISut$0OcD~7djYu=7@f<7qIKT1)f;gcYU@WX?ki9 zeQXhT?Ff91?m(TkjyY$%1lk#6SPo-6GIRC$(Ki{fUe z6vxi5IL~7vV8op;QWt90Q7%cwxWWp$MJ9n#a~FjqYy4)Ol|=`BV21)QHlp#ahY$6H zB5Ut|v5znMh=D2xHRXVWWu2T~rWl9>w7pzd5R{O3$_)pCmyIFdnVD2L%GUpgNRWGQ zkOzQ9I`C|48kO_UnT9$F-)fQ>!Xcdyo~y5#$0rk`Jf*dt?@bl-Y1W@v!;hcpW$wkj zx`z5%C6Vy)HBe`PxYN5N17;y|#;U~g&s{l24;LZv;qidV1ZZd68!Ax z6+IzOyy=wvQvO+xTKxdoTcKR4WZvz+2$q9NR zk1d)BM_RjitntjEmb6{1if*T=eUb`G(M62Z4`1Ddp(pR^cde$Kj%P_ke;r|$Rbbh& zWBRYvb{%KoYkTdwsqBYc+d*B|IdQ;7U7=BBW%Wh!Uw@@s*ztLA23VXXBtt~1rqNZ)ig}0=8i^;TGc@bVo0e*lJt6aes}G_*$WGiqpdi4wmm9- zv+ZUpw8Ws|4punNSlHst1ml7Bf)*oo=?9k;Qp@-{C5}X}R&_?7J=!wUaFV(D|8-c(`n3=q;op{&S*f@Ub z6#lWBq?pD(_^;-Ccq$#zmBkM0dqerS&$zqM@eq`__NU1oHfF4LCdF3LY7MZ5v=*Q7F?^;O$GjKx)e=+A1t13$l#;(!~bIkXv zjdshX}X}!4;h;=R?28??O*?Fa=LME2i!eqa5R_}PijYyQXK_Z+f<#cN zu}Y1rZ5Aq0PL>>J`PVD(nN>VQ<_G5{VZ*k~H^-{eoF%F$t`uF7sr0Y=R)yq#cdYeM zjzC%#N*LMe-JC#e)oiD`F7@=Oi{HIdFY);PP$@ykiJ-0+B<35dr4PFiZUqUyDT+FJ z_Oib|rv{pq3bA|RBfN4*a)U%l2CmEqxbgT}P?1?&DK1w}%G&7qQ34f>5bY8H`+>+izNpKup}b(uK^ z;3SVm9$HOKT|}2ELwwDKF`h~8kVRDB0A}SSQQ&auBRBcSZexM!gTa1NMBnQ=fc~^o z62v%FyYg8QaoBHeK&vPErUAV1B}O4$k3(o`uBz?XY8g#ACOk8{u5-yu)zrJ>jl$Hk zK(EK?Oe}7B(32%k`Fa!^ud>M?BNsE@DdEq%99kdd9&P$ z-imKKEc<={0P08Ro)e8bq@f=-?I09qH0n-0E5|2hX@~_1#Ads_QP)d5AK)(!HjS`E zElz6=Ed&C$kS9fs=A;LJm=($D5dhYf{>)ur##k~xzD ztiN6sPKC13lY@;NVCua9!-tgTAMDnGLMT`tv(d++FJ&g-3aqHQ>{+0YaKq6q?1|~- zqQUL|O_tyUjzqEO!mcQC8%7Kw3wPP%eknjhOy}|gh2y+sbGc=ZE(@n>e1(m}{Qq=? zgf&s>yX8gr_Xz3%ZpzLn2n3W!q!E?_RE7G!dADB$QV(6a`isu|zn7Os)vvG&Y; zf&zmeb5BDEv6GJeHSVY?s}(p!aM(RGOo?m)&ypYsHol!E9m75m?M9A}aMZ z(#2Pf>V;{=eS7lhyXh~EE0Vr*rep#zP#H1GJ$k`WynDeZZC1^uRfC?Mj{xu&HfyTo zgNR`Al1&y@tWenbcRZ>x4qj2)I3#QD-3jlv0T)9;tftUv$ux*r1D}WLx&Jy0hd`}S zAi`F^rjx*YlnuE1XLf(WI+Llh_I>>FBaAkVE@}EA?v^nyDcZ~4nU~~NlYE)iqZ?`S zcDLThC=jzkHNNXJuC$PhnNMY4U?`F3dGBvr*E6XwFUzEojOy9>9neO~nR@yZxpFxu zNHNu5;R|n0>xK7U4D!|YqSf;#|21Y8+ieL`CZTs)(&O}5+yxIMMNo~rgylx3o_U+Oe3MHIU6z}(<9wKRfmm@BFIVro0=R)8a zPi?>0m<`7I!$N9dgtI(*2Vb&ZV9EJFmh6G|+avExKTg$?Ck9$JV!~*_x%3qQiYK^S zbck&uJlug13?37!t*!kv42T+Dl-3QAhUsry5Ynlww5yI~bqBo}gwuR`aLu|T*?x*_ zut${QLXHs1OI{cB=-%gW{LZOUr+{Z4ln%hYo_p$;N6T^`3OA;OtW-TQvFq*S7T%to zp6AcwZjam<_wxM~)%JIuzFbATJw*Y=JSv$fRaNF#ev!amg%4itm{`9#j2{w-1jRFn z1h{tG3iERVXPkamLQ!NPS+K&D*smi@g^1Uo9&Zg&(Te?-tPGjzk96-7V4jeAy(2du zm5B$J`P>uOBJy2oua8lKhm6+|9tRU|t4ZA6@RWQ0CYb!2;PnKe043pO6!~x`83xwp z`U-P@c6Dh;W@;S{d2f1Gd2^b3t1c)b%EJa2lrr&D8e-{Gh@pn$(X~BCjk;3zEl*hK zVAX{8w_=KMcMLxnoM?JgsyLfBjEdIkr6E z#KD6SPNM0CSkW*)`GK-KcZi=^)vMdT9tLT%Zx4XLFe&#A0ZX<39=;Z}vI{{XC-(wZ zWo5WE1Tw3Z$kI}&c!`EK~rWVQFMzG1C}B$!C> zyhkH6-R=*`*Y_0BUZq%@jp&#A^Ci7lk4a_Tq+Q-e%2*Zd12&>h6nD8gm%6QH{h}kJ zLt^R4ONAOOafc=Q5726QQgWRMt&y@vpDtXgDLgHBw$XNwSegOGwA%AQC3*8FW$;RM zW%il+gTn(DZZznpBBnbpT~NzUF7|YC>Z0(w)F1v_)X{c0!`W1GL^J9@&1yH>1{yJc z1%1}`D8FR~3j_C=2dG3+pvIw~T7Kn7(N7sL+QoLII<}_Le(=kfJimSIp$J(vlh5xQ zh5Ep^k|%&c3|s^#QHU3W7F$Su_iLi!&M{c!lN~^+@Oe|j7ap%{9XfOfz#3_RR>aBe{^-uMOY0z%Vc+wME@pyf1c@o=f6sCv>Yoy~V_2W2TWIm~x5l z`Cb{^jH8!3eOqoB<{>UZnLWM+eg=vPP<0&{H-tw<{fv?2rabxl_B0M@ocsA08{dJF zwX%IC+ySrqS{a_zf#ZUFcDC?#PwEM5@xetZ&y%^0z4!EmXuZ!e+EojD=-h3XKTrDb zG^*ad+6vU}A8fAMnD(!l)(qmtVCti#K6*6R;d0VdP7xP0?Q?NTo4U`%=~o1r3lUlX zY#1>pI9N=xj(H!Z_u6_+jDJ0l7qJM9B9A8&gEDz9&UY>ZcEvYBm)ulR9^1S#3H&x{ zYmErss!>yCb~Q1s?VXwryz}Yl-{0KpYndkF7Wkqz;4y3Qds#;)*XX$Do>!m>_;}@^ zsf9uoG=zv`f|_iaz|KsJY?OfIbRwtwg`1+=_N?5`lIAxV``F8Vt_T5ShU#D)e)<%! z#t-uy7XZij8YVEuzIg1E{k^fd;;&pe=HRxE_)L7XaBxeYCPQ;mu_-lS%j*mft_Bc|-OzN=wK51+brgZTFi4ADV4gU@S(3 zXdGN}IQJvsa_zo@0%DwmCv)c>3jAb+!X>B{4C>f=Rio3@MB$`AR6#dh)|(D?IAegb z>fE)TbC7ch@bW?_28mhaV+{F1(%r9-VILA|-+ zgV7hw+Q|`qdWT!qg5Sta=qo7NT~7{baquZnDvUsx{zvzMPtIyIY*axX=FT|4zWJuE zE1E+M+zH%}42DsVAJmnI;&5o1Edlt|-Q5k`|I*x*6BVWc*JJt*Jw0{~)E(@eDLw=6_od0UD_1j;jw*q_4lX2gV$!g?y$15<_A2%PX7sbNV9$G zWALgzlpe&Ux|FdOS5`K%?uEU|XY+6N56h86OHq+Nj6UTgSAtbba})nGJoj``I5-jV zdh?s^+I~-Rj_DoXss^}Y+0kqNi{w%-XjJJ^0!7?|(LZ#zj0YN|s}4d9r-{N108eW0 zFZSE`r0eopaX{uOd$U9Wbh`KN%Qn43&d9z#aRXPh=JhxTr5mSn^2>hf$_WtfICpg` zm*GI@0zCT8m205z4DUWkPy3!|q^#lH-jFK~PwHo1zD{FmY;1pFJ{YJ2Gx0#d2?62g zQ7JMosrK4MeOqP`We+O6BzC~e`49!eXIVZDbT=7r?z6WT+j-mjYol2lxPIQB-frWa zJ)>t1^r!B&0vnofnc?0SU;yODgENpj#`OI6pIfute6tTEF~)Godr|X}L=(@~HlJAf zXG{>_&4cHS#Tr3X5i%1H5e+&&h^%_6ZUPrbje-v?BDy5CgrZvl21%G+oLg>8OFvG6 zk-8V>O(|QTr~k}jeCwEfoT-ie=b*UXJ*tqW-#Grmv)-nULFn?k(bv`|TEwnIMuG1I zuS>1)Ga3bC4U|+R5)g=owdp61fB&|01BPL;ZP?xT>imeZr;BMV2A{IgrXdADa) zqg;Z5UbOgC9ei&)Z6JN9%J2IPPnZFb@Zm3@;(+~j#k0n$SR z{MWVR8Y9M;%PZdsuA6*eyJ}MAMXz~&+(elo;@9H0etd@Tgi!vaVCO!=S*zy1YO~EQ zx<#^dy7Tyx_d!6NBAN)v1fP;`=v%2X7vIF}hu92~Q9?Q(fB1&&S}RAns zN>fu#h99{)c*{Tp^k-as;qH^_^-3b%fDrm<<|RO(>AJ$HpqBcb&7weOhEr9I$2u@g zol5rO6;u9}=TxN8JcJ@DM)7qm51cWWEu5LxT^;>{QWrl{IkEkIX6wbNlN+E{8W4bH zJ+(Og9u)RUCX(A=Yv`(s(;G(|1M{6gnW4{D&RFL{R-lsS2M&=e!;qObSga?F1- zAw&v^qRu+*dpROl%Cj{@L*_6gVe$_0=iI&m#f*_pe)1DtOl&Ai*Ogmk@uD82dXL6< zHG}(4NTro;iY3A`RhIBr`g$`H zJXhil(myo$rh!;p=y|9UZyARbO!?){C=gF-KSV_eE}GH8$OBd3%8c>24wY2;Fs~{9Vzx+VY%F~7?LpIS#drG|Rk)X(QX|h<=m;_+ zG^iv}in+e=zFaN0U!6B^ZA1|b*_T;tegtD;Gx6?_)q|GhG#m-Y*dSKpI25YQ%*W<( z%F4g${PtJ2o9RpA7NQMN$RK=}u3xI@_>faj0Jub$qPkeftfN6!!pfqiv1&gv-S3j5 zgEGzcMHm;e_0RnN*v^W8>R$d&_Q$~^CxL6OTS+OJ_(E?@rTbLQtP4cjr$^#~#*p1J2Y zcUK8dfd(6AG6=YEd0liknNT^ps%-n2(3`oUdG_@wI?Xt_a z7eBM|DP5-MSAOc_NPqm_8u<6e!Cp<{W%< zgG55^+Xu2~Zt`m?raSy-m{FyDeu4sG5mTH5vO)s&ubV0wy}R|Q2Z8u16)PGcoFL38 z0D`1sJ9zjckKP937j=T%<1L@-;(D3z7SB8aJv^2RE`6A3Jj)Eq>zZh8C%y#$eaw^4RhCZT%JL*E>+3BP?j$8AFP_|Y$#<=1Kq5gcp!W0kU(?f=3NQUX9IzOq z0!%KY8J{ZDpEmOdP<|Y=sC-g6C9&?5f!lGZ!H7iQ63*b1XN>Y#fWqId)3I`DC^Mki z(dWli&KO}d?xrVsc^Uml6vQf^;XD-NJ807S7)%HcSjU&%gq?ioEBwnV3cs zp3R(04UBT98$F)=_n*kheLyR>V*F>T8J0+{O@~T3HO;E6Vo=FT#$sX)gYZyvbmeYO z>Wp*c=2}kY;t`19<@;|8$Lu6O&d~GGL7{N`_@5yV8Nc!O+YK14v#Le*+Q3JTj*c2R zeg@L;#+fF+OK{rzAAZwqoO#iYC4snneen9E!})Hy?8574OqeTAY$~2y_p{V12Ml&l z-~xpx+N$#ZX!;I#s`vl@gF*-)lodsYjL0TR%7`R;OUNGC4rLRPy~#+~d+&8icJ?M6 zva&b-*T?tw_vmr&eRS(M&gVT|ujhIpvw9uZ0C*Oshb(H?Y34(@2X)g&Vm({`uF114 z9GzNLOzyTYoGRThKgX?goM(OEHd3#!N&;}1Hir}Q+-l$@*?xN0f}OKy=Rp;sak#Hk z16gCBHGRWhD|@f~OaT zWZhA#$}YIpiSvuqS+CcB{rXkRZ4c1SH)Vg1-huA)JGG5|n$m}N7e>iSy?DBbS{&+p zFs@7TuBJAoP^NUn^Lu-HS7~=|i6$}8O^YBhs{dQUD2GZl{p>f?phoR}T>`DE*ksYe zkn)R3RFT|6KiZV#-!+?l?aNj(9~_-q+1@UVSw}K@&V8SF^QrWA_N1iR zo38Y{9o!?HOvl+Ovu)48l*>8aYEARH>>^q>N5~ zhMBBV{Eubd%EasgwegoZgD`-a#=3R`ipd~C^(-?uy6)sx&S~_xs!~WNV?bDwsgm9| zQtPsHvN!!dvNz}v93yZp!JPt2_(`TREcQT}e1YqiIT%~@q$#AQ_uB>58qSc?!XDrO z_a;JJo3$!TGW6oHD!%V2SgyceKTMJnuB2BThc78W6lEOCkuRP#r7*LrX1|g=G9$>V zRGMwh&0p9r#2_GF58e|C0ragf7zN@6uLPaa*^;7XHS~RL4Cac$OBp5I!hnHvyTX7~ z30_{iR^m@L0&tkD9$Z`h`rbwP@Ka4`Yr$^i%_MX05WVP=W;qUQwDIDq(p{Ls`eVhy zz|pZ>P-{B@-AmMbgJRV&njk~@8-Gr=S5Y}mbkpU|C(eNmaM@u1{$NP}^mJoR^4P%P zk>AG6wCPKdq``;;jx@N>U@kxN9WmAFE8al6mzl~NqSo-bx&`S8B0>f9GQb(pC(C-%aOFYI%^F{j9ykcgc?w!diTP_ia2|%J#`j7A z>-I(BWC@C11b#6J6LW-rrFp>+ZkMetf%WlfsP`F7zuKl8l_`<`FFC=R~@`DAe)?)bYgB5RfN$p=48k{!p){99hSUULe8S?ic? zk#$;Rl2lw=ax$(L3?%EpAec5T?tP09II*b!h-)cYhSGi#R@F(P?6Erv-Ma*B&Ex2ei5R-lFHrOx@|tQ4!IjYeI?YkrXh-`!8WdBH(<2e#yv1oZtSMZ6w^gaL}Vd4 zyB{77GPmHrQFk$6c+tW%!CmWt6ShA4hH2%Hb&~tPPEfxW>jFzvYE%uvlYHwlO%2k|}MAEcVkqGS0q{==9pj!JD^=(xU4y8WRk#aiUE11N4;wFpF`qm8~6iKktz&V_87oYJK|0`t+#b>?l=+ zRB8eczKTi5ab!hogn1sr!81fgKQ%i8)%0PzK>bFr-mziB8<^TuJ@cLrS*9s(hcsl4 z^0D-LlEnljY+5`|hCRgqF$gX&qi%;&#%-gGs$sXRKp|7vzkV5-!n4!qvzmoyEs*4W zJ;?`fU_VH$c22?Cb)Y?jhQwp|Ki=e{AMeT-Hv&euAb#3l@dypktUx2mW=>@v)rUod zEB`oXNE5?Do+vk znPMd^aT5@;bk!W5c0WHqfI;F7-sLl?G+wr{$$xN(Q4$LkA;roZRq!U4CG%C|dsb>X zx~^Bnvfosg;$*)x%28*%n~S+HDyw>%m~!=7sHa^wO!1+r|K|&PEln;b{{$p_)^6kD z&%}0q?JN(&2^D(HjnA-QyI-zHbn7RA0Hcrr?*+p}mlr%wF`ib?4Q~%94zH>8M)UGu z%-5&t&UUTO?(_3!%4~_Q!~gQ!ElD|vAFjov`pb1)PXAx5&T!q~-yBbP5)%#s3e@U7 zKanp{sHC~vMmv*tOTUOMYxERb)|lMmIOgft!izcGnuH-B6VCG?!MTOTozX3~^}D*e zb=_9WrVocIqQBi7ftG)2GrFR7?QOwPBcAxj@2{d?{mfi|I`?43MB->!@2t9K2Y%GN ziYeFSyozM|ZXwU(4o`PD{OLn#aJ_Ee*TWLgJ#ShVQFX2$X)l z;WtnvpeUt$$}Gu_ihcq&B6w?~p4q>qp5W%dQNLrJgk|KOoZ?nNBuOwVWxDK92l-`e z#xNC&G8j($?DeB)V*p<6bqmg~l=RfYlNGR@O6->uHZkUX%?e?dmP9OsFp6xZ=E(FkSn* zCmIDhi*mRME+Y@Z#_jUAMP3(~iX+leJ@{w%nyp+GkeH*Jw7&4eDez#_&*j>C~I#@m> zMz${gF86SZRb96je9yf}C)f}AqK(vYUj_=$J2`Lxz4#iLtd!=qH_LLm)l1k{SvP7i z7vcuT)p)seLVR*ObqcH64~2$ne(xfs*d{0YTk~Gt3Bc(r<$!@kpnb8@*Pm%sxE&h$ zA%D6Mt#5N9P8JTC7n>r)IAhf&$Jy0kh4U1|JthwU;%}NQ)&%NrroD7!p?ICn-?{w`;zN-Aa*5iyT?rm^K zet<8y?ep5NdP9v2H0jsDHx(0houAg70B?a)IRS8-X!lpI?Cdr_=dd_ggfNe1}NarSr#PL6o>4RZ=2LoUAZtP|A%)!O%exb|WD3Jud>L z5Q&w1n;dv97bIf)*GeYVH*{)MmTkPe&qzzFO2(j7CC5#H1B=k+2^;fTkD~?KqnV@c z4nKGmhHWj!XB(?{^z2RS@kTvH{Es4pWS6op`IghUF@-x1l_c+oG;E0kJ~D(3EmL`^ z2TChg)WbFTIfe?iH_DRf_=#|82<|5+blAe0MIVh%V>ib0o8PTo{JhmILgF@P#^pF6 zf|)2^1>y$ku>&eyXhW%V_ZQQ{bm2gR4_oV*$Z9FHIHpc1zhttn%4@H=0F)rHlo7E8 z;5-15qv}8?#Aw@nhZ3*YYEpPbhx#n4`Nuy`L~WpVwxhT1R0ajvaNXKlxyosg_1djH z^!grD*>gGIeuU1tEk@UM3F*R-KLS5agZ=;YYS2Z19ufq14?|aA7zV@f3?8I8caMyW zkkKDY-pH)|6K@W6U?}r7OV~KHB<5xBg7iTQmhpwVtGF|qA=&>WmxuVg)1Yz&AA zjH%>;oR^T0kh;^If}U5rv1&E=wl7xO)PnW$MR?6^W)VOb`RHTc`4aNrm;ArVY+ z{-THiGuYWVh|5)#u__-(Kw4Vp0TZ_zU}(m0LRZ%MQEDU~D6`p6e$Pqq(r%%+eYaeh z$j}2F_g{tw5DeT)UUp435h`D<_A_(%InVj4#7{k-l2GLRm5h18#H~k6wy-vknoj~c ztNWH?zY+UVZp@K&hqnS#xFEbsU~zu_{Gj|7s!HTU*g80dPJ%4Z$LijNA_vs3G&nj^ zo_#^Ce5;Yd+20Y0YmQ_6Zto5xq}pRG$C1T1GNOJ?7qzssAf)cO(55*+Tg0l>X>uTC zA;7lfvcUF>`n^WL4&giCZ7CMh1fy}e3xx*bD7 zAQ}tbS%>x2aNOB&yd`nA6;*4F!hb)r=XthgVq!w2fhiq$hCCcUe}9kZl-Sr2_-WyO zl)7^UD-UiniNnzzv|~e!s;tL9Z-$9Fw>_rijDaP%EO#;@o)NsCfsO;gB!FRMTK0rL z0tMQ=;XJL1>ALeP$GdFOSG}f*R#n}oCFF6sEg+MjAtB6Ufzqy5*fV=cuAnG26d>L= zfQqD8y@Xhs{zB8uFwxJ01QsSAq!+6dZM6@Why^y-o?6tw5%yzY^VhFm@cy=c%2#Q> zxgT#pN^s>Vv+(5jxFl`qpGKl#d-A|X_Y>%@(`uKz=8Neu?vH!Kv@{ZG7Ec$h1#wv^ zSC_^A8=+r<66693;U~7AIxVJps|2)N+ushxrZnP6=o(sno6GV-*5CqX6l6>!(%{A@ z^D+!08^7KvA;-!C3?2YbY zGsu+&5}{X=WmlvFI^Q;>8c@U2f!m;E$mdH6TKJUg-zVj%bM=(rn!=&S$n(EulE|2e++jes@2nS&TCit=$=iQ+c(Z$2maU-S^l)uqUvRj{ z23l%{(|`UX9$$Q=W))9=D^eaj>47pM485HW+JR%VKQGbzk2?jmE5)5qOftAH$?0ik z%bEi?c$4AaKjawm7XS0`cc{qPeg_n$zEgEj{^VEviHBy}iDMebIONYr6NsKc!Eyqx zBnoGl>Yx1Z<@_2eIKBw$j*zYwnvfU%6_KQK$O|1~BpQ@*>b0P5IXzmRwl->o?tkgF z#KCu|b=|jvFRk6@X=*aFkws(;HM@1g$!@aNMah40J??+jPuJEdr}>LNV9>7uZVPi_ z=ck_#q$P0%s{zlTQ7~*>IqL_6{^zn?DWlK%?-IC*HDMkG#nNlKeQYjMDg2*4c`EDx za~;n02zAI6)!(FDk&&Vmb$-}U?hR`ZbmGBnfq{VlCBotUrtA+SMEHV-B1*YwZ-M z3e5ZNy5_s)4w3;r+f(g3T&(X_r|J^y#d&$(-`ibW2~xOn^s|x6-Iycfta?~s=h@>nRq`_lO)ld%;S*`@p5R9d{y^z z8V+-i_63h;lksz8_3>tB3LqtG6&#(1zrKj?Y{oRWhj#%zJ|%HfBC%X0gh~W047~VR zJ+@N_%wR@VoEV|Bzn|YJbacD5Tisfw<8R6iffO}K^9w`{yNddqJZVSHOk`b`TTf4& z4E^`tfAHF0F=Fd3!4_y}jy#U%8K#SjWO|&CBPtQzL9hjJr|a6C%ai;UQPf6A&xeK< zF-_%)bhrU^{xUGBGi@(0>Tg@d6#TLD!v`JwVj@956Pp#dhyANTwC7Mp9oMAt=t1q^LCfL%P=SP%#ZUV>2VtXeN15RyY4uu3 z?lwE?idre;z+3x`|2Bf%;flvUgXpsuY zH>1riqHokj?_%vs%yD~>m#8Zg!utoUFgXNrHy2QkX=wJM{bm!P{O4|WTp3Bb$nkTe zpL~7)zYJ#1QvD7qV-J`#+wXfZEcOL>3cs*8m^N=i3-GdL_+?5Qp?^X$+kG`~#Ae3m z9tJA9f1bYrq}%C!heSOz?x<@9SxMsl)EH*|?%uvw7KNlb0OKc;^B zn_8W$1d4$N4Gq}tFE9ClV>m?4nyKn-HoAIX7zT}1gl0UQ zmFB-0&Ndj_*ag48+Dth+NKq78h?Fh|&;)6ur}ygjc8;4S0Q^I~DOc6+Prmoh`ohq^ zUepOg2T*@FSnyXogK(o377lXRBJFoFi#foOVY_$qIp?biY)Y$rJPmV(5XsM=QopAA z!&p7Jk;}TX^Vrc-?D*Ig@;|9tW#P>zk~H_D(>h1M1iXJ8*)G;~`GF zr-1^09E0320>)q**9ct(E!iX9xbBRIuPV)QfFq1iViKDnHZd9rczmyp?ST3=NWd2W zg;dLj1a2a^Hs!DC1k$&pGkjFIC8%(1G!?PE@L%Pr61MbiX``TbPU!NH{3!dyqT_k0 z_VC3^WSUnFq#j>7>7?|Ky`6Kb`!UW}&`yW~z?5=!jJbXLHb{u}-XMDajL8100jxCO z=}SCY&;DRfi|0v#=V1ZRM!8PTpo1)x`1Pf$g?@c|C!m!bg00st$EDMN_UJI+l4G0& zECS%J`LzXD1JdFt4S;S{TQ*c!jM}kc4~5c+z@}8(aR;eA^ptvHM=K>Ht~P)q%@3rU zZogF1f!{p&b~GvGwtEaq2K`-5*N(MD5Wjvis$g3iy)&q`t|lb~Cr3iVK|&{2L#+vU zb;|MY+k{`Az@tY&A3cL70YEJR^0r;2ZM9A8@jTr^T3|O<=SjOx&fow+!a)hR4jCp3 zTz!EpTzbfG*xMn#TeMbz2H>y$XmVZm)%b$gUese5aXax8Kn4?&liNQ_)z)&&9cMPt zI7#HRovo0z72;o6Csc38Uwvh{`iH*Z?5=gx9#7+(i~1Y19I)q_deF%uI!X|{k&}~y zB|tOp@Ew;gX?Wv6oIoD3#N<{_aMA;K}_mus*2!IR9)#oS^_l^2Wj6>Feu*3lMbu;B9_#iw@$CYF zZUt2d&ZFenJ}Ubm(-DeP*rS7dN1Ky@Fk2f}1Fk#B*YGRi4aw)UYR+7JG9RsevTv@$ z{8nIWg5b6hRwFmKHlIuM`_&(&lUph^`8eh=I1HvOYV1{tygZBe_nZQjN8R+=CHGt{ zTV#T*JkO%l46q)V2(nRKLftKXWbteGZo~2BngY_av~d5OzE!W|Oxx6@BL)01Yf)zL(Z;h^N47M}qpC-= zr@t0?aAuhwmx+aB|fDK!Z?=e~J+bbvRE4p7+d*zHrh87+)1y_#V7dA-l~&vXKD_ zQ@-;vz2Cb^NLjXLOX)kXc3=^7v=|U5x)-iOM!}k?ZcYxu%{xlqAG{fG+z4`0&@3x| z9VyrOs>-`VWFk7tT-kJaa5VfQb`tXi9GTU5`r!*yPNR!L-E)S9d!olu4hcz4-q){n z?=C+*H8x2*lytWRaQQY_plcnyryASalbzwSS%%YD$(4L1R(I$$mJf!Y9r=Ou)_6Rx z6@hYuqTr;71YLNPSF>L427(Rf-Q~&(PBsD8{*2jls-35clmFx8SN;2w9Pk;n@TOEff9V&xy&M3|3 z9i$?~D>X+60zQS*3!%QsKS0F}O}}rsX1l%KENdq8Fdgmf{|vi@z~dwpU|3|T5uGfh zU!+<>s1qU*?R5NgtTZdV_sb`!gWk>xm7Y|g8jEvb5AE}i%8=#WvP87ImzVMGL=kkW z&5A;@O4`n<9j-h^7Yh}X@xi_uhJ1>_yUPSC9+HZ)I+A5(*Iv{`jN&e1vTA|~@ZP!A zfGpMMg(a=|c)3};0rgz2b(QwBTVy4^*e`myX&{seA3|rJ;-VT++#)(WsP0&b@K62L ze4R>U2Cw44EclidkNS79hBr-|#bY)~TWlNFn&w?s+4%pD2cr={!?u_5oUwV`t6J{%6Xgk4=* zWc2YSo5dsu5+{izqm9kftb4X}w?9*PoE=TCt7H6VtoFSn_PxDrJ|Pm%z-~i2qRW>( z5RFN1A0-BXsq{`4^x*Pat3a@mwxrIO=$f_a95;izF;E~*Ig+L$V&+M9G8Ehe4mrrd zoMD1K=gtx_qL>GJ=)sq2Z-WI+%V7$^R!K;+-q0>|Lu%dU6YNDB^DLfyg|6rTMt74~75v2~QvU zEfthJ7VE`SIc#ZCNDOLM|EjH=3VLb#gTzliw#fXH!jC5UMrJ$G1$ zQd4EW8i~KrDSeT^mz|Bdy3i;;B2w9{ZaK|CjF9Cqe*%aw4}rAE?K7P@^fLh3F9fj6 zk;1f;mI0}k+Tsa`iNF(j0zUb?zj^x(2mh+Go%h0i+4joN-g~NAl)1}Cwj|vFN#VXK1UR8W6g+RM>IztbK{4cHkRoI z?sx;jq|Wh75&41w6smvCysY)u4?N695@FHCUsYsz^=T_D$C1{X{J_HM268|D_osMC z9w;lJa`Wpf^LY%6{Ns%HhTqR+1(_KS8zDO9?IdK3h>HHCrnz>_>JYM?WEX<4nWKDI zEtb^?49nM)*)OIxf8^<|dd{Yn@sWJ3_1{0z7cbs-%XB(Z+@l~s`oV(j zx%;j54}ZZGsmgqs3z8Fh@@`w8fjp!jIc3W<>ww&=j?r^j zh}w|ofddrC0_ajh2SGeymx?_E9Fit0MRg1bF)_WNR*SDQfWb8%z1|8sR*;Grhr(K+ zpD+d7*zU|tqg@B*LB-5_QMh?UD{+tmw5DSM>4u^@Iy!2ol5LtV;T26Mn|Y%OpIrO1 znS695{p{DRq)VBXndX0l)0>!a`Pmj^t~rU=J=x*czP;5>g1!_M4R90sN~I66M$4u~ zw*I8!xD!jIe280FO zQ+*h-{BMh3(qm2Ofi0MQ;1QfE)e9E3wUye=6++Xd-M!Iz2{Q1r)F5)K*;{v_1U zy$An@KZh}O`yJhlAglQ;;QEcOVA7L0es^pG3;CF8hl3LoI#8KTPwGfJ+Z@Q?DfImD z@OZuZw&bIA1;*vho8iL3TD#tt)+ULz?K{JI(?x}drayCys2;fgw_!Fm*s49R?xGNk zl4|UgOV3GwZK_ksei?D!)8gK@JlX-y1cOW>{efzSiej0+Rzoi81nS#vEaU4XhP|9y zvSu~*GYAOmkF|jM5iVv&1lNU?2s==PJhr0TU?Ako_VnBXKvG78Cg8&Ny>@`t`TNG#84akVGTclC#z=I1)9>=aAe*OEP;#+ z1sxUcm@4lGw7lXe7HdHBxsc~g-W$!=RVvRi`@xfkxG75aRJ9)ny~lW1y#H#suPO1i z^mWrnY^TXklf z@dSVWi`Hv2G@Y0&JSP-<@{fBKM4Z+pYF+F*nqdR3ImY4L)<3~`o|^1Q{lxwMC!97} z&@@4e=<+x3&|3v?JQjY=AL*c%Wt(KH)GdIeBAfX>-U39_kR~yNo+8OQSs&t(>5_Ix zo@XZet|FY&wa_2;VY%8=;Cl#~h5!-Com;YtwiogJ5L>u1d-xM-Kb~@{TtTf1`f=JU z_$RM>iQM&`F#23b{9?}h&76+FMuXZE6fa0p(T0GG@}Q@Bfof?nclv*$g+Gw8~co@cUsWVMnGWz ziJp1q-zC(6yIPq0{!a_AQ8V5oj$G^643F+xPfZMXVh)!J*7X|W`i)_!eE_? z;|X2YSiD_Y%1(xx|Y#)fT%OSsoqt{1@(zRNbG{js<5#0B=OUKx|T;3I~i-`3)s&QvewvQ1sgQSw&~ z6zD4Kg1dfYWd#vPE)LaG&b@g>@YC5gtNI+pk(l6n@YZ)y@g}wWvIJX3m?@IOLzsm4K2?cT9x-Z#y?E4{ zEZ19=fB5;!QPX+A%-xulV)NQ3pVt^JyaSaYaaQYG;)Q(22jr*|x3`?7QT4Jkevn{i z1ga!(-hp-q&*i~Q2AtL}2GzGQ+b1gK0h7dsvCbgk`@3@pYfhB^{ELU@IV(ls8CO2} z870v`qa`zIRz}n1Qa(ER>${@X|5NRaI3Kr%bXaeT_LN(;@b!+A?(AHnMb&K4R*?ij zjNEKT_aalsImYaQ_`H zQ$6hpSbnwHK$dj5*jUdA#MXku=@8^c*{V6NV=O^TKP{RA8GeO)|GVwsX=9_r z_Of8OPo|$wK^yFtwseU&53q9jOlc3Ms95V;FLFfQ99Y^87yXbPKpfE#TJevC#?Ju! z>8d%Pl!Pz1jC2d|B)uePEMNL**>+?3$EPS*k2~^0s2Ln z3dwVS)ujN%L`N=vN7ZM%QP-*e8!s<2XmM?i4R}QC+WJ;PbqQHJ%`qs!kU9$WRCo!<<~RSU8YU+VX+nfs=No2@6J4#H)W2bLFfz zBT_vEuV_LTHIvBoij5AhlhVdcFo>yC4J7*ItCcTRQ<#08$SB^S^EILl+4_#SZoJI! z>AIW5E*lc#fpAL;8UtN)+f_A=((fRrO4;~eVli1==9Z06DJP=MZ)>hFcDUmX^=~5E z&qSv7UXQ5##Wl?{s_Ph=06}2rl-gImCpk?Wq>*@Je-Y*5<=upS8Su-nzxL~p>&Sj3 z%Zw60PoRT`^*m4D^qRNF8R5S;7!*2$uGEg%UlPCVYAui0?Z@7cv>9JfFB zQVyVccnv-pnbRk#*ppRiVoR|M&FeftpIz&wEbbHfHiO>{QW_3*!AA-8GXT2+dYO^W zQit^FPM@d6E>>HC(ih^MRo(!k4|oLB)R?`zk56Idtt!sBpx-&rTs;~hj_>&V%m5=j zOGKCRQ?5_pFYJ3SJq@a25zPC|mPNsRiHrgV#g;MidDP_9ze&{n*9rfrSQEiThh|7;*31hH3!AqOUpt4X z)F(El0FE0>d*o`KLZ^5#;Ni<3l`_XD<<9F%}|B8({V z*^4bRW8Fx4<_Wmtq&3e>-`h3+_w|dH7@^QAQU{?lL{Ha4e*~10qn+ljMtUmNcRRF{ zM-hMBY2D4Mt{W~UeYS!mqybaD|LDybUD>srtwTQJ=P?4B3eMyxS@kC%X|#PWqekpV zlC3x2gCmCz&;h*qmjUof)v-LS24gAyLqupR_rPht|2c2FkV#{sm%K0xv@GenfSY9o zMW4oSa5E{j50hcI5`i4_ zP78Nslh$?01i9;P2Fc1pt#x0{O6f$Xx~Q}G#KLtQ7kAKQjfRV>sEMHzvy~Znl5uNh zK!quMCJ}rN%3t}!#5jElEom6=g)l%Sf`V;nYv6H{oP=%Kk8&s&p|L1Nh{)b|V0-AW zEv(NHDej>1-#MBrGV0*+Jm_3o5L+FeuRUJiIzzzPHO$XtU@B8D<|bcbexw-R^#>9A zCbPXmo+3$g#pLXGnevallQqyb(Ee!JKJKCo3fMXvZa4+rC+Be!pR1G^ym%qqi1idA!Q4o`ZOgtHRAXafmO=u&3lOGk9=Nka@F&$8ng3)#d>{;FMzsYc+vUbkVZHNkqv(0~|H z7TXTo7ZUiy8i}CYAuncaOBq{j(r_e{Mi0A+< z(_-ZvYoC^406M^HuPritq-azXeGI5CU}@?(i5}Cg9UQ}>tH*3O)p$5@gU%FTM*s_S z>DWZ9x(z3*);$oc-X;LR*d*b-xSw-cSDuhw072W?da}4-=zQ%~(z^D$8r>)A8vkw7 zDZ0LS;LkKC3c##Kz6)H2o&YXgr=}iRkC*AJVh}!T_ZfmbSvXf9WXoMV%%wQC_gh=A z?{#eO%RRpe@lDP@>er1NIjuskPRpDoXOqxi*tcEs*eBoEQvUcb@aEj`;@4$z z{$Bcnt)GM~&N7=T-n}*_HI4YQ6sJ>&3x{vL)|3Y@ba7@;tgH6AxLixv5 zEqJmp@6|fxS-f4;o!i=fv>HDz&`0A|%nO2McrES;2k|MY(76y=9`>so^tq}zWts}N zb(bRVa1#F23w^W4^E=UqOdC4mOyyAvRhkMAQqthx*j@#9?yK{*Ka=q;Ya{jx8)aG0 zasITO(7tbO2Ths<%N-_zc-32AW!m=k;vrqUIsWaq<%%TxrB7Hm-Rjhbvfr7!7%u$e zrX6mx*ps~tFm_PPJ~F|;o}Z?D|FokRy014y5S@scIjVp5tvS6J{WKYqrkgb^ zVQ58%lxbhGvZ`a&E6}7aeZjh*B-+CP8^QE3-1NO~Cw=d?%J!@+z*0^*$$w4nvE65$ zU-g>tW;rOD_3XR&@7NC$Ub^ES>-%e~VeRHe-%@DnJ3*2O`c=fs;5lj>!->`qZ11jP zpzXLuO)UuJ{PmD_xZI71+zj>a66rE}-{_@!n0sa5&szODXtIu=*?rVRC;-~70*_Vm z4f-Ier?s+#jILQDw5rrb-(QiT{wZ6>|AB3R$i&V)8c&%u@Wnj6yOe|4nBvQj&P<7Q z1>{}o9MPQ%Z_2L6h+K)xDfRMYC`P=^Y34_^0NX-hMILA(ZESkCYC)BWt=i$q*2${_ zgAm?$pCbUD+FGcRj$Xz38IKBLP* zuPsX|g^NZJfVO9QJ91rMZ(-|l!%{VU_3PN^KrBjsm#3R~4=?&&(~XQ6yo^>gpk4#0 z;#|;{o_?dvmX;`TPlST~#aNIumG{g*c(T#@(%lIKZR$bAa#x!~;dXFX*@~5TJT*S(#~=>dAEj&W9LE5QZ`3XaYm|+#>9|{d(Z; zEh&L)0OEv0z0Y*!FJ8{Ppo5(y`4zih#QA9jhnz_pdnVi+hdaw$l{4>~nj}}GvrX7+ zMs5~dn=QK@_Rc=}`zv5HHh9rKVZR}1zv~7*cMEYzJ_t#(va(*Am^`okHoPooc42GX zySko!OoBf0QN;IGkZkyh7b-hYG_t-<(;v&zZR^OehW@7o8Dl3&dr9*umL(xOjO#Hr zl%Z)Knd#MsS|vud%yp0#L@~s&m$1SER5}O5{0ti<-;pUl$jf&qQW%u6VU+w2|>ducP#f04mFN?9|h&-b=0n?;^Z!qC+Zlm&e;* zBvy4#K@m`TcC!kEBQ+N}P$R|0olMx^;)uU99P%7|?i1^8V9C1wzR6GpNCK56V@&4> zNZmToldUnf!-RqS8`^E&sb54r0-BZJ)5dIpvGUn7c!87rGlX^4S$7>qG?fm*llH#p zixVVQYNZTcsxgJDL*xoHPyuS9zc{!TfZONe?58noD#N&-NTvHgZx5xUtumHBeAMSp57EzDNu|{uX=Y&-*f``l=io>~fb0)X%d*3?hDPY}i`#0aj{W zcD-BLEKk<@qU92~r*xK?;dm1WRYARQa16Bsm@A;n;*D!{6J}2kliPV(2e(q8lmHH( zY+h@u1bVGs<_jZ9Ah}*`qS&H4Br!77SdQ`4Ero##?LnD_)PZ(ie;=W5`BF%I-_Is; zXuQDwNy1KvZ1Gh7(uSwENC(U{XBM z;wdRfNvrB;*i{k-zawrZ+DP@}31T3N8XQg>>$=6Y$KZ-^-JkU*G4=szS_=3m{GF*m zrhB$i6y`zX86*amdY8n>fJ72V;QcGpTdK`}u~aX0s90TbwW@!@`wQ&?*!%qTRzQwG zl>k4aEt1EBczalrwxHSt&G6J_h_yRT=MP~)&F+)lrr?*51F+Nb#tP&LI1$D+{6Ak0 zCf!j&H6N>TaJz5!$-o-0)hVNs?t|kMaj5`1ufksDjuF5!%B}e=ls}wXPGj4l(ZPRH zKBna=go?EkYTxbY?uHyrq?%S@MYNzuFqn^Tl=lXj!<9AZ^g{zdXYuAiEye|i@Pzx8 z*WnWXAA2mGqIipJ@zc;ioI#lfKh&6n=QSn~cQ+CDgLjsr%~wM)EXsipf7SImBeERk zG;vDuf!)rOSvcsFr+ZHU!g=A=9^k9XFwrVs4hWFJy(e$n zONFTwp zEP6EBa|#mZ@h=JcylbwE2F96zf^^sTfM-bQLA+IJx-N)xez)PMrr`)ISrhgxGW0IL zwLp&qx|6}PjoeauJ$6bm{JFn=@z##{I@MSYWQF+oU$Rm-& zHZeZqh3KE@+HeBMWs<$tIj9eVN2V;9anqiljZNML*j`8^SRaEP@7~eB$pt|Ph_|8q zUlXt`-ySGJ-j=g1h-vhqNwj^fo<*Vj_!AonH-bC@nvQ7Yv3HZ%!#96cW1}uA6Xc$l zU!rXEA^pbu1oB{gn=MFvvJj`s6skvjW{=4LiM>$qD*bOS|fQdp> zZZ3Ii|J9x?#6%U$RZlIZM^ehCh;J}{pM_Yz`J&@h2)KeWNDQ>UfVb^X1w{o4rqouR z*oYEZUpiRe@w4L#EbxdJU?u`wLLHx?+$1i3 z5qmD{0s4Gk_9g0^HO@cpvn|ilo_8NMDD5WCbzlMBm-F0kodS8^d6pLfj>L z5O*V1(htP)=>jYS`wAZiqC~f|8R<$RgNbVVF{_Eg;;e#x=V8M4`ksLKzLS?8b=>z*#em}!vIX)~fe+pVi~vq6 z2(#p+Bv7wbD+m%Q>&V&UIf01M4qIs5?#4Wv--T06P%u^&vLM^0y-(k$jypl{l&sfz zY2$a|&qX9yiftZf{Encq$+DySck#qbsF6r{#5S34T=TD=Du@h=6ho5Es-ld=O-w}n zpK9-2-_}|umM98km7KxGy>wOwT9JfKP@jSuMfd4{3&r`%*Hz^j4L|VE-!ao}eD*nA zD(~h7h8kDIL}GWu2!MAR3TZzB{a@x9Lr-rf@d*n<0K}UB(tF*FmT#Hgqc1coUR7)K z?C2V^tyin5+Pf5*N>}DXO6{0azHB2ClExx_;2vAw#i>=kjrgAsRTT4R8$dWy4vnAP@FtCi`^FEP0M4hOw2 z0ax;37#c}GgN~k6fA+!y3Tbu5yFP+9$enbO{W?aI`UmaFbN55Jv|H)i!_z{a3fDWF z`2Hoik7UfA2W1Yv*#RF+%g`NDT_F*XaZ^5r1%2)O_XmG(PYJvL;^`V>h|xfA3DQhB zl>yDV8)J`*Gx3;~NpfI3!hiMB;{}vNJm+~u_|0R?ZZKH=V$eO9k2+qy?E0MPO;!S$ znuv&aKdpy)OPhc?0r@W~jb(&0Gyi%AeXV#MUs|S=+ zf_~i|w!~}7*QP~-n5OrNXp&URibpxhwU{k?N+NC!#Lt`!5I!hCBF5viguJ zuS`}5JeQ^RE3$TH5D;VqbAFb=tru*$8s>C;*v4UW1Odr8q81EYvf!?=gYHhSFX)QGoaM3kpA+H&{7F zQ}iiDWo;`=-n9QZ`WU9qPWMQPPBc;w2`U2vgI>vNg*`2kWS2kS&l{;bhM))0T>ou= zTo9$%Wal(|ytG3nyDcC;LFA@lAXy8}wQs(3`*<|vWc1T*UAj1(n*4Fj(GOu^4BK8P z$UGW_^c3FL618xuHh`mv0XoG{gmwHi^_$M$;b-Cz6GyUHS#P}NB1Fmo_75r8Im64Q zvZhE-XB8;)3lkXs!2!_%YBk!R8c`&rGOc2Q7A07XG zi%(n^uRJTy>$jrLpB^cdl#~8#!N$E0>~l`h?mv^Cur(m+PUyTRtvP=stk)l{iRAj1 z8g+ywcOo+3HDBnM{CD){Ku{`i5COlWEmr6{TtMNz1+M-QEm|Q>M=@SrUhs$({R5OA zqyflt105sMqG&Z@dx7NBdaU%T(QJ{!n*XI*RnV{?65I2rNT5<<7Tv{rgoX)HO}(j} zt}KuB+%3&dv#&|zv|n7dtjP6?S}M1kXO1U|I>a-_q_ciQ02E6Q*MYhajt?jeW6{1a zHGafIXYI82w4Qqpww-gb05>-`FK;mvR6uP)z1O)Q+EZeA=+S(JRvM_uyK#`M zufWMTn@;R{^4C3^HK-5+ihAJ=0^e`IMhrBw>Kkl-Sl%8Glvg}9q^Dfdx$^>G)z~Rh zKAUycd;`onaY(A?_gqC#8cmDB{9^-9i_YFpk}TY&hFMfLY*8|^XN?ZkcS#}G{cGAOZ&xyGV<=^(9! z<{K)&`~GQFH{AFMh)SfFji%foGv)cHPKR?5PPlA61a zXo#=@hN3A~=Nd2^F8ktrL_^+YII zab3l;82|Gjv!AWAkhZ6cjwXSzeR9HR{(opi;Nn!enVbMM)MVYMD z>Ph!AZ;@RhN`gjM^9lsU+g+u9=zf}Fk8ZzalFE=LE+sZYhOQzUtpLpq?VK(IeK;(I zyoMctVAltjls8|_H`RS?cEJ=9mK zn@a@SGN68cz=uLY>vzpJN--w6wJJe^#L=*^3Q&+c+VZ zM;#?ob8eu)fM7;S;Omfhk$?aGfo%A^@lzN5Z_M~;gSL8b*BF=uyL0r^__Nx-7V3MI z2IJ)zh@M9pGEjxf_RD!iz8!C`P2T@geW>^j`$IMbD`O`1s)goVH9-M_5?=@5JXCQU zF8oDmee5^tk7$wnz?Np8%5}(1M1VpN9F>v=uAVu(%Jr3SxZi{!XS~4j7z@?CYE)r; zOyB2K4z^H04qJM^-L530C@kC|3o@-vNK3{H-_eSOgc&S-_@w;{h(D|5oGbKo>tVY< z*zXCc(;*U%fq0ttHlaF2U~D8*XP2T7$utTBSO*N&O2k>WVbjVeo@{_wQESs<=lgB( zjX=b7mgY45&riU828UtsUWoa^di9q8L<2H9s&Tx*z)C2T1xnM&LC5D52=S{_e+WGc zSP$3uvH>7pivq877}GyqEmn&6H+s*$5-@^18TwoZlI(e!`j9fK_->R}W`v_HSGLK5 zosdK1mq*Fs&sXn=7H3VT0oxFjUbeAKIz^}UHmY|1Q z0#O`9Ih$gNelv_AQpB9W>X-(wX^3v8bRkI2i$>(hPHeHA1l`F;On}ptLDLrZ5w-}? zeEU0#P9FdBmsqJf2AD_#9%&13eLKFlGSbr06g~dF5c6$FcN!)%yMu(MHhEkW+gbu0 zB^_M|7aV`l#%~4gI)mU^~= zQT37a)LDL+c)!P!ed{FoR_cdKx7N^Qu2#kImE5J3Lg{y_E%;zkuDqgR`urf6PnGY+ z0J2ZuD+Lx>?YFCi^jwT9*|=@%bXRjA3^uiC0W7k(xVY!IOtkS*-rPKg-A9NQmpLCG zqyFqq@toE*6(ST-%fDJ5GtHKVSUB95OLPkW?3t@&ik5i7nDI#&;!#wT-(f3})lFP| zqC`XyBT9sG(XQN-&x1km9!Ckc$a0l#@AgTSgec#u@%wVlxsxGye}=UikJXR8{(Ro+ z47!ZveS?~TK}~kFJcQ}Wv;Xe3_i7QKKC?6!0ok2K&KGWO ziYKYsc&Pk{RE~X~*}1G#!Atbe1g5`0#$;)@&7P9n4kyQ}|3}n$fMeZ%f4m`XBP4|) z6hbnhj8GIpX7(Q0dvCHLB$=5RAv^2FZ6}c}aVMc{ZX5Xw{}Ck4SV!&^a77x$ zh3I`8IXCe>f3zN@+8TMGqT+{$`vHyQ#WxZAVk@POnmz~q=qAWW^=bNbWEC>+$xe8GHzu4NCwIv=>GcR0ir05>ws0b?V z9}3w@g@!0`CTtQ#@H}15*lTX>e}4`6{(yp?08H;Z6^_fD(|1_(f(<{06Wm{RUfmU} zbIaO{L(oxBP5``ZA^n%Mz#I$L-<5wQI##-016dOmp{Uv%xIK(~HIt2-Ey0-auf7|4PLylhQLYym-(1`G%H=5r9vMw|C#U_~Sp&RDVEY(G=ZOy4yWE;U5 z!Cu4g*Fe18fQWGpt(RmS4G_PWLgVdI;O5sWWvUfmfJW<_G_`Rq&;D>x@P2Phmb>zS zk6&-+GnH$&02w5wfFVK5O|*TA#D{76$baWTu=^N4Q>37k^+ptF?Z4LNdzXLQ+o^Y& z_^xl*i_0OK>H92hvJ@Cn**GYuX#jxgjQ@Hx59vgK_RW*OMIUrs`#8&B?wYP9&Uc#c zHAEBDKIUy^N{Be^dhth=zvWG19&+V}cpU$3#pRPbn&vc7t1D+m=P|^98?@~9&^?xw zG<6-D95R4sa(R4{y=VJdgEK*ML{FXI%N#>^|7}x)`2ev{xh}AIRVlK9;zjqf_o|d> z1R|kBwowg{%qQzU7!~IL6)Fg7k3m57X>1!>y=@>vEOdVIH~6(Ma9V=&uf=g0wtsrF zqOV2Z3IocvZuKkTnbGl_&z7xB0Az*X`b;-SM0S|*Uu7n;$Ps|ZxBDPuq-7mK*R6$6 zs^|u%JMvhMw~r6~L{1LpcxH>~tK&P8+n<3Aiim^Jr z#udL5&w5{gRJ(9h+3Z77rnkMe4wwOOT$#3sGk!q?c{?C<5hzi*Lg)42NfocbVe;!! zmI0@jX`$^K-~4CJwB2gt=)6KhBM5!BP~;Tp4RjT`0{+v$Ta&6l;$ZRKB7 zOq$5fiZ@|~sx3lKuLC5O4rho-pwOY^TicsVx)3%mo-}K{4Lm)-e(7wEhO9+2`%EaF z3|p&!aYSMl9s#xSyz?*a2-XN7E1lM;QQ0~)tv3X|fY@_t+8K`_aqU{mTq9}bI8;lz zUWqJYc=mPfDCH>vf}rSm>w9tXS94x1wM?EPE#OsyHHvJ?RVa($UCgs*6kUSxQpjk( zxtzjI61jnhWDSR&W3ZK)rmp7BV-Esgz^HS@PYN3Yrz#6V1|K5)8&K3}Ks%jBTNzFt;t(1DuHQZR@S= z-?O4sxgmQ_Y3sBq*M;KkMlqX6?In3^BS&;Q973;S(8n};tB{^i=;teT(odYL&`cF; z5v0F%4XCWp`t;>`GdGDyZwnWxY%c&X+!8g&@q`l4?^9jthRRgP@fubXKF8G%uT9 z$4gu=OSwvW{B={Vvx{sh#d6tRkTC^F~y3pN*k3IMv7>+-Kkr?$wY5%j3rvCsYYzjy>im2M~C2J<8E z?(sZt5;$rRFiSaoQ9SfX=o5oaA5AViexJ=*h6|maY;_~QRXL~O#QY*!QP>9WX4mN^ zKDkj3#mdxA=^}$LQKJ?DAmkQDI@=LR1e!in*)OG-LJt-4)=$tK0IV$bosdv)(;dh9 z7tbx~g&sCK6jK}9axn7AUEB^0dA+8|9=9f}kW2ALKqhZFcRA1iup=S~T!x1XYXEbo zGc%E^*E>ciPHD*pyYG*8;gR-Medazu+6qsohSg+$p(oUP6sHH-NkiHSROaFcv@n%S z2P2J#+S{KIg&PS!dFrgba7REPnR&D`i*--`80RM^C%4Jl4z>5eRQce#jcl%^8evGk zz!kW>JA@dXtiem{3u;sRDkrvvUK;cI^=18wCZW|7hMF*& z?i0)swoxfLb!wncxEFUVg=Z+&bFkFPr)a2CZUC}^pWbR@=G0%|XMiI7zD0=U4$q_Q zZaM|EE~)#}bJb@?w;@=OVeY3-HyuVt3?g3q z<&)s%^rx*x7iNR~VA49Rm&=IE);;Z%XpOH*xY#1nYhNKkN&9Q*dbA|I&OPRIBQLpNYL1Dx*T7#qz=GD+LZd19Cj1X&<`5)yJU^^^jh& zRO0|4XBHG=VD!VL4oo0B?596eIzG#J3Gz{qf$qx}L?ium+kix4<+=AoL0-NAr@QhC zbcu=NW5^=CL8Bd5FG6m=x4ucpU=XjPZS8_Vz0G`egr+!F@+z8q0`9l3$l3>tXvHiM z0;!lN;!VK)R_7R{vRA3Bs2eQx&Jc@VFz92j4t@rOGQUJ1s?c{sUB%^S#^eCj8`l5^9X-^tOQotvcr14r(VgJ4>ruhEw` zS||kXy}#0U41V#aA)71Eae$=kc4KvdC+e)oV8ppsqj!l56IL{&{IYF{U1`5;`=nY2 z?;1H|@HVVvTrKfNjMTgJNMsq(60!qHJXoghV-k>q8%l2XfuV;PKY^Emyncj$rNoT^ zUY3RUc@gFiRsEa<0#p;H(LNy{BK#_-;e)Y}xX4&@s1mCOC_T)3UO^Isl{z~7{M+*~ zt)ek7Q9&33lrH#oOHy>(5FZC}nfUGH`Yrh45a?aEmEJmnyMs;b;wC)__Kl;Z@uMZA z`$hbQA1FaEz6JsRAp{DAo7D^`QK(HK_nY4;m7l{*qS@B(1El1MNJzF+u5zO9_1i7M z|1j(OrSGmzrw>DYe@I9biO*>>o7pe$iqWe=yr|T7w6n)%E2BnCBg?f%l|v2s1^ETF zxn?u8^!qxCKg%2@cEmX!%X6pOzq&rG^aO8;kyWhe29-a#vO6Oy1;e#djMqOsJPu(J zzvFT0f&>#QDa$K5DMA3OI4wH$bZrzB?>B5=4(NSV3*1)nm**3CXS<&Et{8ji=$^Fa zsd}w!>W+_Z&$^JsDeR1RGhkxOo=?hc9xZZ`EL{2`HRIvy?kTyXyrTg#8|v;AOmXc zvim{qb3C!AYoqLEdBe>$FMqfv5NSO13RCPeZkL2_>eij@wC!1{UM2aEF0EJg2jvuiKwjSZz@*t*?`-2HdQj6h?s%4*l-QHo|zADN*`OmmI`N?XZup(v6qq{Sf||u)NCqV4W9%tJU3&Ey~aL z+fz86e{ei|d_ds$k3b*rgZ1?yJ-YxYPzQ*~F=B>b#vQ;HUVZdn<55E6^7!$--!XD3 zAs*|^e#Ezl6wj}Nyosb`ve4UlLmA778tcn(_8sH*tZkNjYenN8g8xfBkcd9GmtRjM-WaS+^MAlTdm% z%8b$g?fD$NTD-}qbkdln-TDW@$}Q<=68u0uIpnCg_Qvjab!mBdOpXOPUj2`)v>0MB z@+s-F=Q!}h(geC%W8MZmU3x^@HY1auoHSd5!}RH0!MkwrrlH!PHg6&A!mmH#aI5vL zhiCq4VR&Wy07X0UR=Fn9>Z15T z_z8N)p1+KpWs+GJNHiN~y&7iY)b&<{$rgH^66foA|D5(($)vH)(z-IM>lQ4N2Lmpr zru%(4k@rhRM#jH#3@Df#czzh0Ucs%v~Af{+nEm^pD`zUgi zNg>Mmvh&rZ6&+R8c$1miP0jSC9|UG$dPQnVHNLfs?C5ZM@lOIQS-PI8D$x1Yg&W;g z(k^@ogUOqh|8!yOG&xVnUCS6;aTgvN9HBa zE00MoPNmK!M!+-{-w>t7(echiQ|4BgWr}-_s{j2$FJ@1X7xe_Swobq3pI$`UAf)9j zM7=%Up+BB9Dt+Pl)u^>IV^f+Z-i2ysoaxZvDe*X*?);g zKVo@i(B%-iNcrW?(i1$Nj%=IkH-G;1$(wwEiOi|Is=K>$Qod7CXd(^ZFk*d|u$=vG zj`koFZ29{S{xZKhO~Se{wS&lh5sYOK4kHQ#SST72vfN=~e*C5pi9<$5mwp+S3DFI(eE%R9)7Z3({kieg!|7l-lTk(q=OrRdp^44UtP=67rk+ilqgY(93QMJ^6nh0 z_vTs%U3neNwCXdS^0b-Hr<>E59Iqx``0gyw)YCLE37^w152MfflPYH5Cm1CsE~jhQ zY>rY}WZ7uUS?L zMRa;>QtvDr0EY<54^eTU)zfbSzF!5F7)Tu@LwIuhlhshd;1 z_V-dbxsm95w~&(9@7yGT4DKpir-71m)O)=9fPck}b{6@~vAKRhCxU zY(>7)>b}!&6Lx$6z;p;1;WqW)E%A0lSq}H+$L?fvO(099afj*{pgdJ&(TJRhyekmB z+%|K)XQ6u={!oq7+Bu|)(r*`jAygRpjaP4Q^*55=ovpPQksAPyuWhqHHlN(HIg9-r z^eUYZPLMRm>FEvQYKFXgBIOa#cdhSfb6oaFQ&&}0z4U?Ex%O=zDN6v|kuxnpow^bw zv-Fv_OBP9zN|Y}dofq#q*^T1jtz6FsGPG}=r90VG8`c84=^GI|_h?BC*X+5eo1pAY zL7|WxE1~qx+6P4H91aD&wq4F0=Unoe(&^I3_I85w)XyFspm#tqrV4G4JdcHSu`sZOD7 z+XZ;XH>5mv@{A`{oK@b zkS+vjw2Y39a+74NGo+*%GHWmOCe(%B+$soVXs?|8CL{uLm!cx`e9H@)ev`@HVhmc@ zw?9oVwAX5MTHVe?S6x+N=zQJlpLkT3qq2P2Dyph-qlz6JWlTX7*(`yljSE>j^9!dN zHoWzjORZ`P0>s1#?|bbT|CCyx{Im@-XaitM|D_+AIZ2uP}muvyoILo)F-D2iXf z_CnS=P~Erc;ajyA2Tm44H0jJJ!@W&63X6feyU9EUC01 zfZpb@S4#X4OL6Bj=r&4}2n`j2E%;cK)T>cK^2_#P#;K?3Yk}Kw(0bma0FWIevslAy z$Le+=IDiNWRucS^Pi}zEMHlOyN$)wa^s8%-5w-Ti|IFn81_gQsJ?^g$>(6-AK`fKU z4&pLLegEWMsautFdqIhJ+I<7v(4k#}cZ@yW z(|@qxG=3dPgvT+sHo)L{Bdx<-W($}jz$pH^+PHcZUU!1LygW?C85*4s=z&0U11ZIy zj8_2#x4=2r>*g-f{Sv~;@AXT6kKKFX;`<$lT>H^WD+fI*2gt1tV|GAZfQE%`Qve&a zO|H7v)zaYWdW+61aNg4RP!!6M1s4WQKk)%9o@!PLJ8Ocz{JA8?nm1DpRK z%{|PZ}y+jLPNNaK<%_b`R8QPzH znNdwjY+VAJL2%8Lat`7HHMp5Af0uC>M~GPmnP`p<2Fw_#S=BvAabgRK0)!C5yGk3c z$vN+0r+qZ)$ zL|LZ+m)y*tZ*_k1{a<_Pmw$~%pHAKWE6}s;GydPN`^VoQ z8V0Kj0%px~JIeNN+Zm&0RB$IWToL{`+Jm-%O2Qzb?L(4euvKBR53dY4oid6(2|jyA zyXxkN8^7i$>Dcu2LtEEaW>*y*;_ z5z`3K#Xt9SN-v1x2l~%?Os)bmGxR=?(}GCa>23zSn|r++eC4-6tde+~a+3MyWMM9? zu|0nUHdWwUU^xMq!<$m#>+16g@p4C2dv5H6{jeM-Dl$&_WPu;=&>y$B z=zgU>kR76UH|t@qsUHtrMj|32KF}rDS%&9uehl^8?}coqL(14*cqZf+OTQBo=oPW$ zu!pMok>v`r5@?n!M$jCc$ae)#9sH6RBM#7+PA8zRf3;@eIz-0y_|PD&diQq-~8T*Sx~)@1g6ozZFXsjk2JKTArN!6{N)bI6o_nI8M;5Hw}1Es z32pvM>=;@?t-A!>?5KAG$tU(3pz%{Ulv-Wpc7p5(x}4*p_zxEw@we@sEah(J&4%w~ z#hMpo+h()7G;1$+>9Cm$@EOu3xJ=i;2zD6@tV3d}bz4sAyMMWd?Bu3_!Q|qh(ApH@ zw-eI13vJ;LZ61%U9O@}i!p~K)ls};?)8=43LfZ1L6}s~P)b2ZD<~sv5N_f9da|6{- z@~rkv&BS8jiEK#>{3?i5Ik8tCjhYH?1kKlTpsF@9E$zZ`F5i=#FQM1Zq?&^5m($07F z&aT{)L%9B@x8k9o?Vpr}>c{u%0n#T6T;324pyd%qEk5jB|1&T=KJEwZ4qwpH z_Rd0VXU>Q5SZDFZo2hTA9iz;B>T#xB1M~uFKlQ|baO=*p?|eQ8EPn_3S)n0yHpR~M z5EmaDpdrcTLMw%On=?PYbJcGWxvWHCbP3#|#i6Fk>L96%#gB%;hSlxUGSkF=t6E=v zNo5X6dd{;x8#Uq=Z?`)fvhzV$uaI?(zl)FMPW?9q9ur`(Dr&~Vckqfod&7d~dE&QE z%WS-Ric^}!=jB#Kao3B;&(FG!Qfe|*M~U~$5|5w< znwwm$?G60>&2e{A64{n)mSXOGBRMnVSmTY5G$ELoLq;=}b3pOQU+QlWDCf!x`@WPC z7D-6$-Vds8a8X`r$5z)R=&PqM61sk+sk-!JgZi~(UtHlW_07vTpE9WW|Aq((`gq)- zzAF$Z_f^gA5L<0>A2NMyf|Qz=Z+K^zUw_5(Br?A~gLis>LRseBvH8dr64k-cMpU$6 z5d7&UQ2Eni3WTIKPF_x%M zdWj1usf^X!k(0St`xxpw_jn9bpoS0lE{jarZ z=|v`*a8|(w2`Hf7;DvOSaPJ8E+=DxdgUd;V@87v3#h8-gMNU4n-?tY)rbq!u*ad78 zpgF>RS9)dyXnM!<|E+KeYPHQ`D#IPT^KK9l34Y^~vl)5$bt$4W$6`&GpGW%e1)+GT zntj5LunO^8(dBh{$?;V(IM&GLx8gfFdZELz+Utqg)DT_q2AU>*k@U=Xq==KC?mUrg zQ{{@A57w>OVDk8A{8&5QByHA#miKEJ2XV_kknDEhfFA=M)iOknc+Qj8UQ0$!zB?mb z{(!4S=H7m8?Ne;b;IkovN+ei4p3pxCPn(_g(8JyZi)kri8c7F!7V8z#5V(4Q_{~o# z_kwE?Hn)h?&*_W5dauls&mF~b?%_EcIK7_FR~gk0*&T@0)epL0H8ykGr)=(8OLxh) z#h@{}j>VQSHUq2C;g~=iMvNTH1e6l1&@glER}T@R4z|+fYF(*J9@<9kD18W%&;IF( zl1w0jy>3-8F2_Q+w-)d-WXJ!=LJZ+bfU)H2Jo@D~^|1r9$qQF7-zfygZ{hc78hlEU z&)r^z<6;qTeIVJ5K^8JUZ=s7_-~An=*DUMY_#kW`yE_Is+Y_;M^}FeG7=WA z{yDA~(voJwp)YHZOO|oODECAsP6`&!iXZW_n#>HYc==b)4|>)$-CJ2)6b9@g0?G2{5*vKx@Q>9M$n&c-7(MB1wCEfTnXEi(MTZRq)eKY6Eu ziV26h^rR`c7kERf?j-8}ERvu?cu|ihax!F`s~2Cr#KOmj;Ai{&CLi1zdxNLT+gFDv z(P>0Y*p!?+6HP@4l$620u`9BsX|uX?ziCwi7`VS`f5btv-A?4n4yk$l8g**>3Q4-2 z7>%hemfYdoxj?|>K%H~e2~{7kOZ|Pfh~|Non~m;$rVZL4(!i{Kb2Br7>m!o__>*xK z0}-&=Q~wJRBMWr;KUdnhS@!D?0UP&a#;iwFi5Od)GUsJtcT_&AAU`1G$Dj*(F;-5K zBtk=lH}lm{zC{w+#^lzAXuTPWqVO^ujs%+#Qv9>+`!8@$urBnRb88&D!I!5LgjjyL|doMhD4;IlO5TM1P!XS}Tm~RMA+kD|X<5k;A z%zfc}{l_j5dj~R!i}gjD!glZxplyKu_J8c$*IuL!7hMlh{=yo@K>nfX8ZWoI?EbPv zPHl-N*`{cvnFp6hx%H8w*S4LSY(4MQtstk?;n46dE`?Ux=MgY91IeAhSwDdc(*p}2 z-FK$H+@!@C;;57z2F7q@BGs{oQcUsRj}&dIh?5NIazUg$vV$hF-wi%jyL4t$+hh1j zoCuTOYw^dvaP_>{@)+Vi7hNie(-Hx&y1f9x4zzwKOrB(Y-2C8BuTqIBoQ?NCgSjjA!II+i zl#_BCXdmHy*RJ~*eC1-bGJk)0RQC7VVhhXk@628<1@-YeFXsqk;q5c~q%LTV zAy2ZnxdXlxDOlfpSKhRNx!@WJzL%F*R)6~wb<;?KStbyLeNWDaXRjPiy|rn}5`OyD}VGYaAzjK{b=LS17VFsi?6>3S!_;*6TYh5g&G}jK`*Q!`b>A5-aayxY6(Jx&(DK=MfO&{MGTc}vUSv#hQ^!|0{r)rG$^DJ47!i~dEC$zxg7 zXG?hM$*T5!s;8<34vlnrpIXX{vr z1h%f^UeatV0h=4#Yw*zdc4$ND4UjR2sv-3ixK@G0izIHl`zQ= z?279s>v$6tp>UD?{mzPQLq4?S41 z3o;jHV~$Xo3(c*x)Ry_EjImwFoln`NRgt=cd;#JfGsw$x_BRc=sAdH_%gIi z-#}(PCbYRrt;_2$TCSsOvUq4+CTR4VT~~xN@sdZx247ydFGsztxx(Aa>nM-##>m`h za=d3^eiI4@uMj~U`MMA7{cGsoMVsz<>%O zcc2ADK0bTaL(8hC#vooT39byrq!%{y3n(^!8F6t`f0B98hiDb$>L-;pwH%#g91x;k z1xFr7D9^zIH2?97Ce||nycoGl-)^`NHOa!6c3+x;b-|g|%*_q^!3stwFep$WV{qWl z;j=yWQGTKEh&AAu3|n^k-L(E914GskzdAbi@zWbZWps`u43+h)VVSIJ!X^1cT0G)2 zSxP0GzpluglE{Kg5w=4=}`JqFsOvH5~yHAVPR7obW z)q8wf*zTk{&Kd>*RL$YZ2N_N4AWTj2nL7w4TfMhvGd69TQ}s$OW!L9crvX8d_-EN) z9D4nq&X#ZgslQV&k@85;&~9zlX2MgYuug*0O=u(EpQLx~+9S-LH=#NQH$3r0((IF7 zEC>DZj8~2~A=E|jcdFEeB;0&1B@%SDKz&bLHI6(pKOeG$_q{h`zCm6C{y?zEoqVKq z0rQ(od5|Ve)YD^+K379jOv^xVn&RH})|TyfLu$^vn|GVrJ8F*J^$7u2UF?^~3-T#y zTnzLQoKVnm?em8?XP{#!yuFB++U^1+#XY%4D1X{*29&_8obEG8i$}34k1w#XWsEXV zR~}6+3SBi#BV_bQyOqsAgtx$EJyM)cWSguW65j8oQTz*!FK7AQ#`oXdsiP(l&XqO2 zRhEX^uLD!Wk+b<@z_5W--M)WH+z> zt_t1xHQ-e~`e zs4E+Nr%H_|{@V(-@AXi*;LoSqTsy=pB4pF`EQ)Fcrxi%Gx5s8uso11MQgQ4h=4$6^ zpIDuz@Akp2+qW3k*^hTzoc4Jbm78iNQ+I=ozfe42KAf8j=74pf!ePzJ? zWPnoGHplnhb#0++4JRm>-91fah6>Oz!{F1tyAj+oPAs=ZpZqBC7Sn*xv)@SPeAo6b38?mfKY#FhieI8qxz`!kS5L*`h*#7>hFt7oBrWy#z zp??!9r6PW2W|Xa^OFtu*6vYWeo{jf>z}q2Xe6DMmTNy7C-6L#?&3is}qZxAw_UlyX zTD3}Dcj?pZv|DMk{3drRQ=Pw&pa)Pjh4BmI?C7WT`C|d+OrOj>pAixCwC1f zBYcw{aqJn%nbxw(RO2;@P|mLWZYFUk>3>F=_;b;OK!XcTEhz`Nr%6K~#`u18vSrU_-OBD#X`A$t zUs;hoJ5wtVM^wDrqd%D%EXOLrY?CBuksaHyonx!b$fO;_FO_UC&jZ>&S;5XqVb z;f(|xo`p?6{;|(lzoAwIM{8)csoBTd@>81@+82xB;>FRKw+r%Z7leDMIwjJk!QLvA zC~r2v(V3rb>3%k22^W{9|MwnoIibjl-+|2reMK}8lhkYca`yXoN8nInNC^Dzq|V|= z^h&SdXT;lc#k%+aVK&XJ(TtDQqgb0Vxb>%Zsd-aG7`>l zujSRhiA!+AilNuiD_QETUOM6WgA~sUEuw9bF`S)_cT&|<@21Kx*Lj!$I$`UVRqoB) z+?auUj$rcJcG=O&?C)ZgwP@%fO3OVsjK93>I^E`wF4zSs3N&=5H5=GN?$0E>wY^Oc z2%KUhiEgf3Sqf!9eg97gy@WY;hFt0#i}whcEkiTDrZ~nd(PlUjM=3FkPI>lOyWUYx z?C$$zc9|p!an^EFR?rj1xF6zAY4NhF+lAC=;G1))4o7*m`8hnQhtugQ6h;K7!N(W#TuMZE4(2ho$fX4F68NeR zR)+_+b}WwRo4YV+i@ljy+qO?%5$5V|T&<)2zmC%&F;ktyIcVA1x_C zU^7$;>;)nwtEoIIYdm0m_M%u}V>x!u-#b`Vr3^TWm~jI#A1F`Nn2h+ZaK+1-mRcuX zl1QTpCeO^n^~k8-($;-+$4E!(F_;PC(K78hwq+cXa=c__E~;jl@i}>vcjUgq;@EPv zY4g`QWq$9+H~X8h%K7Rn903XWCp#?CUady~rMa!*e=VTSHomj47&jR+32l@ylQDL6 zd#^b<a0i}bbd(&o-1koqpiJ0XE zU?RXZTG|&MU=r`F$0yZK(o@aaLVA=kFc|!Q!BX$_ocUh%vv-*yZQe-U=-m#A4(fAG zBxE)l084{$yehVmGT`CuQ_MlinQV;T-E;W*C9ehg28g5NDpaCx7v|^PWk%91YUBHp zsi~$g`mc98py^E}R8LI(NhH;G)&I0CSVHiHxeQ&}@VCalRkrPp(W*QfUuJQoXV<9V zT~Cgx>L_#tOzlj;uerI89G$z~X|sZ}FygvDNEt2qwj@H$sxeM;b%Euhx*_#RXbtiE z-D_`vpN`0ntYIJ#g9i1`ZBBe(#G23i1{{ee!g(*bq`{d8vT>t$8^M-l29h(-UDE-w zh77*%A55`w2YNB5xROO#x@_oEg>b@5aqO83otc;WAIq@CQHWbgEabyMS9iW8N?9w8 z*)FM%EPz|_PN|KQRXyfj_Loq@SY^p~Eb1LA50QoVp-uG*-Q0 zY>|0(EKm=MI|Uzz2o4MWwh(}O@y}PW5wt%&Q{Wc|+K=WRBE(}JKe9`%wfna;>~!)v zpPot}nyIkTQHNLTp{gpO^c*Uu!#EHnua-2vy`A8;Jf;g7*tBD*28wY3@*B${HfAlh z49Y2E@o9#BgWoJH_hU3k0t5#5&bQbLUuy(&H<(C}Ix}RdB=}ILaT#R|vmUv(ZZmq` zcg}6^@;0E(+9%JQ)RuHTc@yJJc=KP$K6>yWi1fQksG5x6`|jJF9pSWLD6JksW~~(F z+T`n}%a-5N%ed-$<;5yzUXptTE(hVe%D!~;Locy*D}@0*>1ae6gRyr%3d(I;Q^^(J-Zs049FjFN&Rj=bA|IZ~e~b+% zcxuXHbfL2pC0*Zy)sk|E%{e<#M%5X-;^juRa>;`yRlXoUQ?5nuW{|l|=y#TcFs1yv zN-Em17s3_gUVYbMFRqD==IOZFa5C;DIY&DBxuXz*8cEHu&>eK3XjMv?`+>GuP*N;w z*G!!-NhlI1f|MzML8SQOj`P`1ztGbuvmRsUCE%MqWhoy9WG6t1*R)G~tnLUFbyx}| zJM>75tf6()8Hy)As?q7G;j&_tB;#U($R!h(G%lCJ(F3mA{(m#w$xw#?Fp4k8$I(o~ zqoZ=sOp(S|mkch$?JyJGvQZV$iMyx%e*w?Sski$K4Gv)iO&v+9MwTIf9{P>T&+Ww7t~+~hCA{@id`eh zrbJ1C+6!FiX&7FXWLm1xWm*o8G4W|fS=V}9em>l5XpwMojkA|Is&O1n7tf3gvzvCV zgWR7fAT!`BKnv~`CTaXYG1@jU@)w?icl9>W7rWIUFP%J*i(K$I)a&s!Y+q3HHY%<5 z+P2ljhJ=J5Dn)K?cxwQ^9J=d6w57|->#>R^TbHtflsk=7*s`4!{2fKGE~8>XP$Gm0 zx%*yT{C407!(FB>ftWCm;iNODuO|KYDVF_cX#1yW(9qC}b4UmF&d zF1l4Vw<^CUIs2%`7G6cO%2D%BTnMUsgb$_}C0dU(ep*sDH#a~(f|GdcXl!|T*?=1` zHzbd+E`KS>Le8Es2)mjPaSekYmuA8#MEq{xnZoa3%1;Ij z1Sy)@y>So|*oY-|lv&?PR#iRsN*x{mu&q+SdJ7kus%pB^h4Whr%ig_~1rLATS&KI* zdd!L-;AuX9-Y1#We>8SvAmDzqJNq*0g31N)`{LZ1fkWtBJt1#990_8~oqCkTv(g}f%_)ex*P=yZ5OnG{<&H_Y>0ig3guEmw}MZ`r9 zvhnxHIP`ajD~WfO{nP1PKgh|?V%2*-4436=NfXtVhNvpTqstwH-S?7j{VJzu@2Rw_ z`Wj`egO@CAv2M3ApWqbN%E{xZ8!P9!nNZEjd~z1b)RZ`%;}0S?&)d|vd&V=&erzj=LbF(@q#vl!vk|8q}jSQ_++$F|X>3o`j z$IoQ)T4_fJ;bDAcjU=`G{p9-;OkMPYsy|!>!^1Qr`11_G9b#A)x!|nf9$VchiG3nt zo(pgupFEf6_X{Xp<=C==DBz)Dvm?%lS14W2&d>kukdmK&b?hhl8UNkKHczryO~fl? z*v@YTI@{ELueedASVY*b^+b$~S?8i$+;@++vdnb7{y6mq|FT%G2mM6f&L#;srS?Za z-py)!uN7x1gpaIy;oCaXl%{LflXFg=CKiTh4GIv?HPIRzWgNG_=giKCH(O_;9Xg;D zg0_oPsZ>KG|L*3Vu;MDHM6}r6FZoAm1p>n*k=em57je?yxL@$ipT#+P0@s ze|M?iEwdv>B9`nNQXe7o`NzHeUYknHX%~VI}LW%OWR+jF=z9AtJI#K&a#{NtzTwuC#BmnXmyo~a0?SgR!}RS5)KTW zns{fY?%JEpwo`&BmEH4&S6>bm(fntHfQBE_2grm?fm@e$|nhYlSp)c_5_ri zqLFc*#t%+8W8UWLzHr`Iks#s}1Fqnq({5G6Y4HJe#&C*otytv=a>+cCVHvjZZ9+zu z(Z_}=gK;<^w2f6!K87>A%pz1->sEbIMKDzc&NT=}#cT3X>mu9p&T5u09+qHA9pH}e z!^j7hQQ=-f#?>pKUjia!>r=EG8ykF2Le-73#7l$3&irTMVv1oG79x9}~jno@7;${pN{c-YE9ZcZE=b88 zynB!}!s&MO`l=H3>z7~x&EN^2kAEU`b8b2L^ZH!~Q(2HKGN7=84omf+qQF3mk?{vU zwPV#uX4)*2LS4K>Y6z{o$KEU&Q3jP|-+j?IfrVSH1Sd$Vox~&Sl-{DzcsO8YUsQ zj9)SCde;m`EBVR6j?%nelrH%~nTVMXZF8%rLQ8PH+XcoS{tIG_@a~1tIYw%N95!uf zy=LXR2R&8e8XO6BzkLSuJrgHqBp8FOC9EtmU#Tf8XA)*;6>D9*!%HArG4%L}81p4@ zjreXlUuWkjfykA8Rn=fafyAfKcI7S%9h~=qYD2(9*<;RE26}#>p2+86uirUlE_B+X zLe2Z8bE4!4Kk)S^AJ%$k9zVpjy|O}<&3Q}gHsYH|0!2{HQo*#?CX|3mwF_---4Uoj+T~5+7V0> zVi3dvGtX8$lZKsG9xuTEH(gr8t#m%yH3Wmjd|kOr6!0mhFdS?%S3ON&$Gq~qD(FIi*D4%1^NV1enG|^0(J!d$zf5ZSG zeik_YSKVpbRt*GRMEhY~U_>-Wcv;8;F+?XkS?=WFnnC1wSeutag;&Var1Djz8JJ_0 z7d);RKSllhxn(cF;kK>Q+j+Uu8M*@RW8B>B7WQ2RVA?@kHhE^h)-AcvGtAby!4K7H zJ_T8xzm=23%I2&YAHjo)b)mi4yDktpzy~>HU~@W0CpdT*P`}W~rVL<`w%+HULi6Vl zvy|yQ_u4)b?ep~to#x^R-n=&2ap}=Gtjnm}*l-<*dWLnq(z?W&(~YVyXI|BRl?Zbl zf`2Lr2bfm~T;@zx$P3qmLu>>8QI2L*(U_5%l*!nKT#eu!snl(wBf;PIf^n3ibw2Ae z&CLjvU~8*|`#0Si5x>@%jqfux?&~k5^Tsg>5Y+we1#6zx8mzhZFv?#dy*bJxi9GS< zsXty}6F*mVdY!a;1_V}N4`=>0ci-;jFBg6wER-1`ZW9ot%*Gzf6r_kjd+~Iry(Y|K z0lHggfL%Bb{_7Y6(VAi_@pj-pmRZ}`fvyIeb5ZGNfym0CVjRBMDQri*UQj{>uHl3H zUnN4l?diXFii$J6PwG_{s9c6{^12(52L@>rV84X$Fb(327Xy|;sbe)xx%v5^HOb3& zlmS%5L^I$)CtiKbIvq*v)huig{@+-e;Vz@g<%LYr0Sp2H0`9%xE7CE1k&}T}ftW%t zIa<2156XH@EM}CV8=Q7UjWq{D%seOx$a>G81iC|tWjz&rvk~f}Vd7=kAIY7sw>hw8 zMD($~N;Ij=91K$I$S-@2PM!7`L0>L^e(NK-I8hO0o#OH5i^b3Qli(;JR{v?=4Cr>a zxTRDzrW(I8ST7EQ*#EJlCC)4G5vd0=i`&ZThEp=<2cn(yBF2aAZ_!FG6)j z0D49W?)D9iJW-Lk^^QQ)%SFcU@)bU|>UP^Cmd>(W?_~@G$O0lFu#9`1P;Rp+UTFl= zFfd0_2|!&x1V3N#EN{s9NWL6$j-xYRU+(yZdo0gTQBn0?<<7LME&hO>!?&?R4LyI5 z*V3((EU*33@N9KDT{twA6+;~HM220QFl%vfqk{AI4Z6aa1W>@;-9sD)Iu{*R=Di)cqMaUjjqyTpS`njvlUtW&rgmw4?gPpZw|E2s-@WK zAvdCasfC+&w!}EYk9nayD5}^C`uuN zv1J?k&Xl#XR!GtqYpz`lhR9$nS+Z{-gop^4lA=^verNRgK7RLc|Gf8M<~^_Xd7bmz zjVok-u4D?5O7i8v`(1Oso5pop^O2ZG~j& zsc^@<4N6ZJ|HR}5b!)lqaokLm z2|NA}&1RMjxe!uYzli>wTLgso$!32?SW)I02_l_cHr7x!%dw&a|Ps!rp1}9~3;PODkJWCAQQ$XU3VE zD3G)hYL8PP-zh4pyi)#$*@To_aw-a!ZCG5DCk2NZUQ~$(?>~3@Va?*-?WpP^NFM-;h3|Hs%ssEQ&l&62?PrF^zuIkg~8>tjhTYf{nHkF>`__b69!x$|L=<# zG}F%@j14ps=YzB7HN2((0s!etr5u>5p+&w}Z0RB8vcpOs+V7^YM-@5pstVpvlbH_& zSV70EfN>}%{grZvNZ2xomUPvJws>1f>Dut z4mBogJ0?`hXJ+m3yTyaP{C3y+G4yRJco3J?F)5gk}WJC;z;Z$?f)D=8)Y=EUTBJ#3qFWqalq?$N>l4TI}0leW-(}qq_gesTm;Ih z%`ElBEl~xoD-2=m&gLF`;VuJV2AZxizAYEdnQT#_Zqw^*oJkzPtm$WWl)ado_!R;Ch8$ zOd}CA!VrpZ?Gp&%i6+axcB}R+atQM&jLc0f8z`OULg9=e0I45QLnFosbegT4fZbP) zHbyAujT@)q@_zpYGS<+?XPltZq4J~Jx9z!q`n8w6gER-HPh%&mH0>C;H|6AXw_reV zdWv$7@nAZpi|lEH$Srsa27+!)uqwv1HUqRKfbsJW3kwW01;c_$e|&?S!Lrh;r>`w) zXiJr=j|F~pEgn5*{-XO>+~M19Al|zfunbh}TMY(;sNHBV@-i*sO`XjhsBfkJ5Q8Yc zH=@P1e8-84Ev!$Lf{8$_fUUdmsZ`vY@A4MZUAu%7JPynM+)_u=e)9{>3hm1A`@;J} zuN9+r>^|>dLxM%2eGC9BKmW+>w-9xenk;rF?-3c?SQlQym67nI%#S*KY*aSBHZNh6 zx8Z2{m(R3A@Hz^$WbF-!8=hc4$Gg+zco_m^>GrsQSg9a8Lk%YF!wf7VFzEx=Q)mjY(V9 zPaFCiews@c^y+E{wjChzpEVMp2N#LWo!77zM0bdjb_0ms@L>Bb^T$%WH6}xzRk5{d z2s$Py!lH8$9zq&Gi|JeiBv+-JOBK#${DpP*_cGUF^PKeh*wm=^_(y-3=>lob;_@oI zPQ>NqNrgdZgalaY41K0){GG}he_>TCL~R}wc<%Uh=KL|I%`cllKTfqMz(!e7gx$cE z->*8c^*TG}=mcyE7Dw4)pJ@zmQArmF{@ju2vk;u^@*_-nDJvB}5oe|^9sSb4qpa^| zvn6XW=JJs@vVu+tI)>pQP`TRu8mg-1gJ+=GV?-F#F#g#WJ2x`}u9U`|VUbHJ@XBA~ z*lurTY(vy<`Zo3o0+>m#sU=@b1{Ax+PDzCOPc z-#m>{<>Zi>CEG}ks@SMlcpfY6+`E9*#SlX5yTn6S6P*CKBEJ2p|P0nGgGE zTLI@75(6`WxaEDgc<{ZR!Tuo`_=)Kg*Y?F@Y{olpbz*JC2oGKAkdXltqN(LxL%T%` zui-|W(N+IbEeBSky&Hg|HGKzFhWi%i+d&AOy#(gYgia{k2Oe$i+Tsr)b^qXf60B(T z#&OT|`zOF=M_M2F_dOLtDB{h1o2}I<*2lnYpS~Yt$<&YS4!J~`IKWV^?(V}pxO+5a z5vx6=!aM2v%($t5NU-5WGgL_BAV)=f(NgSHNpvhDWE6Q#wZ2w)sadJ+WM$oTqLOji zlRVlN-?v?8z8PNY1uMb5rnCk%m#RS6kp?EeV{aNBz!$B*RziN8bxESwux*NDPADUq z2sfThFc|H%|G-u=#spRkRT2PjYR^Gqur06K);F78jPxpVcf0flbuferyF4pV&cvL&2swB z!$Q5T7ZzKmJ$IaGy=J z3z3Hv{UJcoQ^kRAY(AZA4I4dC;lrpad;eEg>K5MeD@3ABPH%=A6%j$Z z1wuR=XPsXUc(Davb`<=g;fDki;&vu`w8Y`b zh`G3DQw{8lE0!&o{?6xQsLGjR{sS%ES$GC}o&8@{Hgr^BVOjEwjm_zJ!ew(jYyVY< zuazmQmayb~C3e~T&5g3vZq74OM&*&BYvHF6k$^csJ0TU=GNY1MuGUGB!(^3icua=sru>I=sIwj;fKe1=cX4mQ^Z+0x!_*5< z4|!!{<0+X;qvRfaamFECf6+Fl)Y=@I_Q#-t%M{T%S~stOTvHa|7IFki61+r6zRTKi zUVNCOyQ~w3k_3mthvK8Po2(lHm2VL#N@(&~jsTAerRal!lx z6-Tm$;Izj<51QZBwmo0MdcDl0AF#Fymx5eSh*^*~H*qhtk~Z@&x8yZMMC>R%m5@;@ z3)$O8qpNS(BPdHlt_-OvLaYq*{U`>h7%2+oU1^@8fTNp(*ya%t`1(g!7-<5cdpZ`| zX?1_+#+-SMYugzlvp9fa^f5WkgoE-3_CDoFiN=5oQEM;;S#oE&`l1sXd*hBo+p8&e zf_ACG#Fw=W{N{RavKSsWNj)jTjS}l!Z%{MT8H6i`LqYqmO8KzxXi{~ebDZ1-TG*$L z`Dsv+zC1rXxa<7aWwyLG*RYGCJ{M0CY`|o&^uk1@xVN_&0#{LSs<&E}akCN`@A@iu(G@qW91d=;edc zEq_RgQQULV@62nw@In^et*C3Z_ES0%VQAaIh3-6>S zzkhu^it?u*$EobZU+6poc{a2Z^^@m(K?L0~@0Tp*CsORTvURF&3>=%^sRw_`GZ2(} z0$G=!t*Vnr-JGSTSiVl3QTH>ysG?(@#I_T)I`SUQDZ}N8+HSd+|6afcw%1 z&5980b-lKgqkOxTQXx6Vp?h5`?e1{H!H65*?PP4S@ZZ1*Qm77~5$KKq(C!6in^=dM-onG&$wYqCJ6u_;>Ej92Ir zY;@xqY&TEbiiqgWeYRjY=fn1C0RZC@nJXE12j<{%I{i*RPVU9Tu9t z52R9~GNm>Mo!b%_QjIER_h-(3warLQ32GO_bM60hJdyc{8K~OS_P0FeimuKSx%Or= z_gc@`wcoyt*BCd~SQd(Q<$ixqj>p>LIQIyPWm`cv&?Wx(E_tg*BWov!KXXk(4} z3`erEvKVmzhBo7(K0>N5#T7Xs`N00B_~O|LEmr+RBJ(jwpa?v^yKN1&P2~?E-p-sH zEFr@a5fs!mIyWANSDEh@4qF!TWDJZCi^us3I^W$j?9+@1;6DB`?9@`0ZYi`J;I)W) z&^tE=cNdO?#fnEG8)97iW@K*HTc$GepatF5l(c;GuhN-Nrg46`HqBdG zu)tle#LH@%4QBM{&>gne?WjWm4Dj(|q1#F@VD1V9Gw4k8t3Uk*s;hU#lvdR!3{Nt~ zuFfuur22!nSL@&Q=PQ`jrsBIbVLvHw89e2{=z@Lx`0?%LxCFy#OZ%S^qsT_Cfr#A7`>;N=Pseo3C8+*0Z4$wieA*| zInfuYn|nx8vBZYhIC>x=txE=hj2OE8_|MI*GO4)P7yt|EUhg_Y`Z03b%sllQ5ByAG@?{6jzceDDLJL?n8UZXQkP zSxx`=3VPJ+Ltt161z6703`&8Y$h}TSU!*Pu6?E5r{%%x|htMelQz$-{cK-Y9g8TRp zTCYdF%$HFQJzUoxrH@>-*;i^}F9f34zda|T15Eb?3~tta-e&!hGn`q3Dh zk&&WfJwcUrB0JmmNXbA4{TB?O5F**;d+NVEx7tJz&_s>Hps;l+`i{1uit+w%D z>_9?yWg+3=M{HvN07a)-OIuhZ973d zz!IUK6+L=Y_V8Wd-dCjhUPecK4;D?pgFd(?vpvdb$~BknsPfpvx0p^#(y$sQjHtO~ zB!WP09p?2rt9eq4If^R9@xXtSzn$6?S64;v-nqUHbw-+%yOd0pD#REEWp`@clJ<7J zf~d)T_yB%`rF5At+tx13Cs+*tN|5)3SJVxeRmGFqzyqkcgd^#U@qaIi%d3TP9Sg7~ z9>;b(Rhjde;U!C1sXfuEZ4>N~l)n{bs)v2iOw$|^=AgK_dv#dNaM8EgMatsmC*fwG~y`wpFE^m`Y(S#Wk6sjVw_OCbcyQ?V(_!7vFVLB!JNjgFY=%!!V~`X&T1(&zX+z~%NV)%*MtHR! zopQM`B5I~~7vqn4csiech`0G{W`N_1NkTt;8|cq5CWEZFc|Nad!5LUgYAAuKfM-{gd$%kom$s@EG#QA;(JU-A&3R3H}nm zdU(pY_SrP)>Wd~wiF8KnWi9ag(X?l%4m5e=lIMbNoiId?$>^H@7r$RwuWHr9*g$>g z%zrU0nU?4Dgz&#N6e?kFH6_yM%dBG>r@)(xBe9}gRTl$`(0VC30u&Zz1f5Syvq~B_ za-Cm%=!<`C8?*z=^1(9NyFj?pMYu^h@mohro{x@!*c0&0z?%;Nno=AnmIMV+P0kGM zbU~Z^U0&P~A;!3ybsM+hc)nMW$(7K$7S3xF;ZbKEyarXbh6t3Jadp1H=GV1&T;j*H zVf2Ib>JW_ox8Z~ed4C?R+Lt|jg+!I<7l+;{FvJ6ge1^(KPPp6f2{i@#o;b1J1M|}0 zs>?(`@!*9yZUmmfW!h5pv=&d<+ZywA$>W9uf|V1vMzH56qr#XNFELYg&-R zZ=0DINU84X9mQCAxR2f)>i*E^eSzPC0>4_tw-&qEtv{fy-`2K3Qawkc9hh@_MstM} zvT#QS@r^bi_er;)bZe#mgP6iWn}GZVG0b3~e7ruK1CSQ>lr82U2kfChojbeKkJ!OOCEGJ-|Mj zLBcB~#PYh-=i_Yz35aah7*i8OOJ>oWA=cDzN-h;g0y9L$#UfCMf~6((yz421yr2E? z=VDF-{zhAz!#FgKs%1OssdBDV7$KH|;q2?H2y#V=3NoDN;5l~DIv7RfXNiDFDB=sM z*9Re(aQuHayX}Ho(c`uy^N=aVn8D8WgV}4_Hgj$DwRGHDxcz@V99#-m=3+G~^}e$1 z9g+K4FP%yM8nxks>CMLweFLe1T6-K80ZL33gYzFTH!#4xp}rY@BMBs;A&HI?SCO%^ zM<7$g`Z%}h)|>Rvp>-9 ztBxEMPq2M7n{~$^!`0u}Ad+`ipTaq5P~HQb$oki`xLA^4qbSh(KF~7d-O!Nn^h>PG ze_2^iJ#uy=m0m&`@o+zooeqe@#hSQFTujJjRaHnL3C5z*f_Fvf2*v`A2oN+^8w3w5 z^Q!E>E7EyqUXb)DJ^0uqmXo{2#(smsi1E8KGwOW^di*2FE@+2;GO~5^x0t^5cp2GU zNf7d^D&+uktK^D2FB&|}$KSdZWu5f3DgBFwcjnM-BpO!NQi(idPIw>aH0ZFwG=FVf ztM^uvN&@VHd0_TE!iTZ>if9a?COP!jjBMlT-E*N#=9%?3J;PsXaT;2|XAto@Il5I@ zT2fN(G%q-AzW$Z^P95d>yJpOwe9u=C02TQR`wNL#>my(!fp`njJ6txtQ&Q4!T5eyj z)}ZiApYsR_@@rM^WRUX#8!(&eKXy-{*zyPiY>_HT0`~cUgxJhR+a~#d(_$&bIHbdcin=N-;nMm z?r+C~3u!NZe!l)lzyhS8Eh0BxnsleUGk7Wwq?@f7zv&I#3tK>g3@%o^-}t^zz;F}k zJc(3|akY9p=+1Wcp*y`v#o4yjK6%=(|AZDxqD-0x*k0|bX#WJ3TU($G-wdzVM4wKw z^>^?YpKE~zd|~otXCULP!Iby&TGwYL5nP?PKLT_ZoDGY6XcX}A_QOQMkP=_iT*4R! zrj%C7-Q_P?+W*Ru-Qka#>Y8ucQ@Q91yyxU2R-^T^xQ2C(pKB8p{FHbrDwiJYCsLnH z4?XoVR=e^J?7+tJ8pt_6>~=32HsUSh&$p_aImW3^RiJib#H06>{XON;=5~W6nEcAN z_L{9Z?bD|a)rXB+OBna>cw6%MdZbLDSz!!)ti(4#t7JAm+I5&J?*ju1xilJy%Qh!K zJ4UtmLQ2IG!U9bN+CiZKcb_K++^uE=@F=U?r#y5CYM+De_4k_Oz8?s0K`+i|nRVoA z=64H4-J%y@9;~RTIkx{UNNHhYQmX;!0&>}#rQCaWk#Q$=b<}WP_}~Kud~%p!n*_Uy zGQW_~IRsDgr!5k`r4Y7+<8eIb9FBaq{Yh~vG>K>n65d_+oJ;Gkrogi*COwq%oDwVc zC8D3rpXR-j_o@4|h2|Kr8eE65b%WR7vDcJ=GzdgKA_eoBMfyUbsbl48zxMSqgWONz zRfyIqpOHu2UG!|~ zi_=p4QYiyhN>F|@T(ydiU|32}}l)aA<7DcHWUdHk-fyENwK}H@f9tYtlKF1%D@WDYr z77S&?3!&*VS`7kEEqC-{lH9kWAR0iWA&_9^U7zrlkFKDrWGSvTQD3clxV|R`9wcFeVq!l_C4}YuNt6#ix+Q~5@0Q9ZM zTEBo18b5Z+ZJxG{V zLU@g{w;{uvbY`a*$W?pks4&ZB%ZhVx$F84VWmQiOmMuhslh9gHVLUs8{oOwKt3&p4 zs6=Mke=gNc0aFe+@6So6m|D`WKJ>;C3;DovG~aTCh%>Qhl0ohy@|5ZK1E zgkn)=t_by}_}K`}V~?c|WqE{bJ{SlbSUmMcPV&t5lluoxE-n}SLSJCN5UX2odtL*J zWlW+>ORqP>%hX@~RPG>?^N3@F-KR?XpY&h@MO3?#7v-d*G4iNFFPx=pUf_JK!8!2) zzDOL2PBTFOh}XG$9w?@PU_MOZJTmVjxLaT1rkK=h*s)f(#P$U;{&sLr?W~cr31+oyS6LCoP=mNV{UPlw5& zL7zGTY?9R8Tu!tb115{&{VsUMPH8P1<}m;lqXJ=_o3F-&5x!q$RId|>0e4(qg`!Fo zVLqs%*s-IwTX*6Yf^N*QkH(qr2s`-LI3Ol!E=w`>yp%jRoacaj(`1-iB8OYI!Nn1^ z`1aQ5%rupgg6f3xto_dlNODlxBX4|7LayPV)k+UvLd-m5NVrMvd{J#)?bldN~wMnNbF zjI#@CzTBm@4<|7b7gFmZj^YmV9Xnu=Dg5~9a7pY<`6a^0ZK{nkz@0F=9Xh0L_+VfA zMxe&uX z#O*rBHPVtF&)FyYf=GBxDlfF7xI{Yo%GGm-*k(D0;{uU;N>n={hEU>xg!y0J-qbX+ z$QnWW70~Syrh4UlUhyXBb;$FkOKw)nO?As3zP>yU=m|RLp8s$k5%OWtdlj z<=i^5Hh}sa&?oaaP@ALz^DDG#|6)e9~DyXekbZ{giW~o9JU4ac=mIvlF z5j3IDjSrTYpLU2T$1(Z)5-m;^3kL z+J;{@H)zBcfBq7g64v`+^kdj;_(y)%>?r_qx05324qywzCBTj3WufC4m{|3=+n z1r zkP7TF@*|8XBGz!)cV>-hQ|wZv^7OWZfvhvm&M`(ef4HLhd4qYGIx2(0Di^R{g(}@! z*{T$1Grsv-BQe*`*T-j%!z6Uu8AZ@X@$p1rJUs9rpG3y1f46qKmYk`r3$16fpJWe* zky9r->|cw?{rXxd;XZk|{%tW4-Bb@T?%>*qK_;2+j4cItpAn!@Lf_vyT|zz%NNaB; znXEOK%l*V_YUVb@s@$H93;A|NRuvWPT1O`3#r?Kqsg&U8Bz6#QS@Hdx60vVR*-$3>@vOW;=vpI&?$vbkr{lLsa z(f57?S>WgpU--7IsfgiSV#1fr5l2|0_P}ql-XMx#^y;02={%{7qKF+q(&FdLqmjOj z_rE68;DWFD`WNNzbUjgm{i4x`F4qC2Kn zSRp7gm32w$%3^OA$bPAPWOBv@31Fq&GUNtVioAhE6n^Z~J5}@;BWq^JF?c9%?rR^N zM?=ZPfKam|(-qn|r|Iw2bXw#H(<=h%vkVxw^t~ClEBMEfd{V^NqX9bFF>vKv!;0bc zhLkTK<99z}K!lgsV`~8`w7wLwT0E0)Mc;jlQ=#vq(&;x>fu&tr1Md`c?m_c+x7&8f z2Y^9ijBoPC2XM#8mzz2 zZZG5cMv4a7TuUnYhgV*`$`-|FIwpidDf{$LXBuu9?-=}QJy;3<3plQ*?=&vnkQ`oj zQ(W3iv90m@u=>cbcxue%E}$=O^LpPK$}i@KZON1J+N@}p?HoQ3Ac`Mb6( zb)Ru+Bq;Y<>RYU3j|tN?xbb|GoahYxjVIF+6L<2K!B7K%AArHbjgsRINbmX~yYDfM zKI7^21edFH-un8kM?O}v%Apchsv3e3=Mn$E!~b%@*LZ)I*=fEB!F%cF!w?VrMLMY; zL6RqW^Az2PUqytwgbWJ-*MGo(2EzxILE+k8*qLA6pS%A%rzlD=_QDxnYWCC>!|zf2 z+HSf0xu!hqEwV%-NR*v&x0-vEh(yc2{b6gi@L4S`&s9Stgt8Cwgig!;v|AMQYBNvj zs%PhB*n5Lcf>f8IbBQQ2o)Rx~V*XI2@<73oFvD@*`2K*g;?Fty#am8Vvk`+E^tgM56f!!fY9plF?5fauXxI^rM`a7 zxwQ}PHYVOgmvYxGWlZpdnBjK!ma{0tQ!H6x{SZ&+I>=~y1Y3zlBG||yMQelCof$e$ z-I^A_ujw2rlgA1R`-OJirS~i*Nh`U&f+sQM)m4y zW;n2L;1AX_HXSFx_>c{L?J25~;FJj2t&CmVKvqv`p&U6&n~{=svIs7)?onJuZmP-Xk$(fW*&;8Q8Hp>rDKw5m(vZON;sF;Io!-LuNcF=EO{JX)%R_bN1#fo zkmRM>lh(eSifmUFX`=H6@-5(%;fe(QGs2biBP-xNHsd00-9G{%#wMRfHu2 zH>T~QM?p=$zT$7&vErtjdZlS|U~iE~2hmQu3hk{|=Es1+8M3>>PTe{h zljEdr=%~eNVqn33h8%b_8Hr9Y6GeUPGprn8d5Cl-DNg8-UE#M_MeeorwlKoyvp7`*sArtXjaqRXhDGG^@Db}c&X!1Y?p zK8@_&ab&e^?uir}s2JpS27o+B$}43`z*6^LeKUhrJ*Lz2lWP;{wFACt(Y_9@$)jb;(KqI@<5ki^y=$)( z9cR-?s^P!P9;B}<`d&jJ26^(M@YB$wk{mkg>m52AzsT|J0OJCgz648F@Wukc1DXKT zDsm1%(w-&L+$vhua7;pa1Uc_nC3;~^uG@eYJ&;)F(aT@>@L(xjHw&*kb=7)`ef~v2 zW1y1Y?z7itArz32x7GrmC!~5=PA!Tv5aGsQNmCzaMh%5YY<#Y(qvoz=yRwytssHQhXTgq0-a5yEDy=7t7G|veC zCi!uUheuVmSx!$HPqgeiOjL4)7XW7MTFQJa<;2VcoXCa~GgEKk-!3oS&14LPsa!ng zTsFtjOmx<43D+_-*)k3r1PqSxw8pCy&FtKWydIf)-n3Cgk5LWTcWqb0Bw4>V>F$EP zLidu1JPQYJf8s~qWCI~8Q3bIxiI!t%@0OaNJXJ|F$?`)%NTT>oOWNh?gE2z^gs4sV zTe#h`YT{?kOM|Z5%0RXwZIoj`v+(7U1LFixD0B^4 z5jB&ZA~#DAN%Uqqt7CJj%?za6#L}u#S4+&64v9I@@AGocCMd@%clrxD_EB4RR8r96 zekTWoKXBzK?f;Z`t#e+9qqE-eoYTDrf;42S@*(bfHdQIXcg|J?FcdN_{EXnLNb6lM zd&-_ZJnt?Q^5E5)&$zf#hn@58={u_wixK&Wo9|+fYe>^hfRdE<-TX|JitBbV!H$CG zsS0Qf+GEWnU)ax6L;)wVe&L-l1LY1WM;C&!i_cl!a5L_zNotC!$8Sl;lGx842QGLR zN>#&dPS0Lyo|M1miMV{7WLoypk5d{|!*e@WlC;tI-^ZRLE%a;4dNzTX?*sL?~!}BQfr4`6}kAnD3aowWK#~Lr!WzQcEWl+m! z{hrpJ;D)L1wJYiW@evo=PjNq*lPme9zkP^2D7nVQ_gG6f~v#!=ro3_8?thA zEUD1~R`E1)@rblWZcm=)6sgAg>COwgjP4$83CtmOyK9zA<{CNIQeEDU=0|7PCrCuM zPMgT?6za5;E$gX#Di zn4u$%1W3YsrFvksdIj%9$UK!bX|JJK=3k{lZ^l?4w~uSjUt!z{&H5XZ!$mL2ffJ_O zGSV$pWTN-f(ca2fX!|_Dsz_r*2DW5^J{?TcKF~rJ5DnYxpQtDT#xP}uhj2`r@rHLf zwq^JHeqYm(MiEt5Tg>)zD;HgVA@W4sIETp?orZ6D(p}_PrVNx0e##ymmeR~LB<3m! z7U*+)ed)*7sh?HA{&e3)_?ssWr4qe5W6>X0-C6_rKYaYy|L|E|bND5N=};PZO!v_5 zwF-tI;omUVMVK|VsrRuNAq@C&)x`}Rw${mvGg!x$6A(k`bP({5ZM35GQE6_MDSD3zp9jTm4h0rzavm&>B~JkI;E*Rgz&~^8rwulRa`f{ z@q{tk=u|`lL(38zI^;okY;K)TB-1SoCaChyn;?3KOa>3b%OS9rV)?tQV1TezPk_af z8;XxgmFZ$jx3n91vy>5nhMgPDdGrr50a0nOIHG1^zhHo8=N^b^ixLg=l#I(4yQtkA z`NF}~Y#EMuEW={C%((uWmbTSIOCcn$x@?yTQah9w!H=E752~X_d3PH=DkP_#>Y;q~>1f3F%I@+~D6*8|Sc=5l_Wp zTrpPIuQE;#kLAU*nf3$OEP@_0uZ|dT1N0FGk|MZEKC5H zprV(8*CZii-|9$9;1ODgmeEks#8D*Gj^)v#VFO&BiNR%bw3izO3XBOPqj!1*0|QR4 z!`eWq@78q@422%+w*c3Fu(6O$*cV2_54V*z)}Fqqq;c-EpW;>iz!QQXI@WFRb=MTE zR&zdCs}laMkeK7tfS`+*t$ ziV$OI7mlGq{57J<5Y>p;b%Kf!3Xs!FX8^ISMlS$JgItVi`KirDDX1a`3fy3Z<>O|1 z{3%#JIo5u;7L258*5iI6r`NoC{k87FUQZd7j+bAPDE#p}29IoGRSH#gEhn8KHHE)ZRaOd zlUY(6zneiEp(GeWNflG(mM;-sp&SIcFSY$&&OgvK5%-JdYl$Yk zR0Im53&#(O+OOSMaM%|cd}P`^zoekg(>-zVQix7TdHk5K<|U$Bsc`jCjs@uMQ-v?d`CTwM4~uO`)F>roUg8kMTcQ zGk5n8U*bn_2Jlqmb-@XS?XG^Fo$GKC&b)|g1}pFr5oq70B%-%_bF{kn%MT@l=ym?z zMwf^?B1Aul**HqP4^sL{dln6m>L{?u93=qt;Ds?Jy*LpWpb%5KLVoNqqlUL(2QI=p z2n5&Jc(6Js_K-b;IgP{NJ|>74@-@UT-zS=sA0B5PI#U*ImgHVDV>JBCkli@i)$kQ* zweaN0{eM_~2q%)jNAwu%Hg;tyhNiGghv9k`H5?Jsk8R8KnyOF|i3lx>4BEjcqS-9l z#A&3~(GX`TW-gL;&CWXnr>ErPP<#Bjmex8zC z%;SFG^=Z>h7JE^1D$${n@K%F*Kv*Eab80=Tmn!8bP$d}D@(O3VK6Wl+wPK_J7jo+L z?+-RZe_qvYF?}U<^0c}{cdj<`pf{R^_f3l)D7OD}(6Qr#JliwYM~lqQia|P~oH=0D z^HOC#YYD@IG6QiEfq@sA`A?sTT&I#{QLH{1fhf;RYD$@F46}@$j1j{i|NBX-6A>&Gk&rd6I1WzZ!)=6X(Rj@Lw)vR zzhF_MJg2o~5g&I)jn%E^E(WB!rM`VSh+LxU14=1z*i_aqWsGPfF79FVNYf!9CB{)l zIdS)Z%n6H_q3^(lXCIP$^6AHf3K;tQ9zv%BaZ-|8x}DVU)4n3NlzXpw_D1IE_7cCP zh3Jm(^)=LI%bca|K2@$F(vFh-G7ymBKW>Xk<@_t!$Y0a)%+peZ+A!#IWSLd{ z;EH2Sg>-rtX!5$IsPbPby;sPTptcxf!<>l$3e#&<2myq2LMHlg-^rdc=0eq5VOy-< zN1UoN1@e6_ZMtxl3Db_st}7Pu{bY_*99`FXQ3im8H2(!i-GkM)Eck)!rLx1nM0RDf zmNYs^&g(FaWblXotD&nN!^+Gu^C^hP<^?C6emhA2uzMH0N`ufdW4;)B#C?mTU4xpb zCcsOR1>Of8+R$71Q8>lvfJC_{aD;qoAm}F#$MMK4xGVK!#u~XR>zTQIe91VJmQ?o3Flxpwdnl#=ctnI%_7j39g6j(W^+Rlq-zh3e~&Q zADuB%f8APlW3XUpYcXYLSWOOW8wd{7?dO?+UwR)ifddFIq zQ<=vgEp*U~yR@N?bLI;fA|Cjo3W@H)oFTxDAoEO@il2Jd~%YxNrQ6`o9 zyLrMFi!C%IpcTEP%#m-@OEoM+sU6!mIS7dZeyyTUp;lOruQy9ET~r$n0FG^9!cSzE zd!%UQ1j1tRO*Txw5(Ao53O#l+$F&`VhjdZUY_sl)rj<5lV9isKcB;u`iboyvFA$sl%) z6Lv*0@$En}>pT((H0P-0%;OgkvQtJjXgAX0SjN&{Bh_D6WvQ(iGLj0j$IeYiv=;jcb;zmVgz0Ce$ z%S`3kVY-QEnUG_K(lFIP_A#HhDMxNfrKSt1J(G>4l(CS@|G+L5xi_1r97#mjiz<=M zxvb3nhYN}KDS#e7{DsR()cz_HB8KnmOpN`fsH8(rDu|mm6UIxU7HOi zrDLZIz_*ZK96H^;^ZIuqHbKnZ+n3>_tv872!*(oTy_(2*wsQ+buWM@_9P+;mvkv%s zwv$hx+blRStCnAsz30)=m~#AAj@QdS20rKLNf$zlzj&_0Bd@6mPv=rtNgP!JBzwz$ z4Ev9{q!z|XprGu1oyrO3 zsB9r}oLvJ)eXm6`?Qh0e5OjxYXXbRpG&q(<7LJ|PQ#vig&c3RqBH(JWxDVF2r7433 z6Xar#!PVyL2pR^eS4#!EfV`5E&V`xuk;`tC{tgCZcOb5w^%{DsIpv7kf#F@4C`;Me z)V)*VSK74K7^p5^>mHj8SAGp{5J@5sYwoD59ZO`x7 zeO{_Wm9KKn=h$urbFev!o@@8B#`3F)Lx8kgFSsk2o5(Wf8Y8HiF05w=yLE8`KSDSW zOnwIC>!~NIb*Ck+Kj-6=&U^2!QBplzk}HpzEnbdRJ1^a3(5kAa$6lB)Oj7A^bqvs( zkWuZew45=+zFVX$g;KrD3A;;R%``-dV~uNuk&|&c7gbAH*xD+ND&b3e1m!u8-zSVx z40k`-YOygDp{Xm}^1Lh-dL_!1kcR6Edz)Ea{WV6Rv#Tgo@mrTHM@`dPjL*tpg^7}d zw+HWM{`Ych>(Jz#fT3OERv#BLKVHZ7<%_aO7XsWhE3>8-Vc+B0uh$nTJo{wldyf4Y z+Fr2UtpbAfXR57R_8cN;p6K zLV@z047?r;;Ex1>)l9mZf=`!Lv{XnX;dSbe4beQwu6f6YdNW+*37dHPGojv0jwed#4Cj_1T$#ax;F~zDQgJ0>fVI;6nmK))$-bl}_=()Ghl?{yBE{6tIA(G2MM%lc zVP5Z}!ILbLqYbZ!1H+sRk*ZYvivzwgu*bYn9 zXIG4Jax5!kO+hz95_cV$ZHv63>}s1d&26%8*&)X^!X`d&g?E(pcjt+}0y*_kzru2b zXJy`A6mpA0`j6$C@=hD}s3vd9aNjG{od7$AJKED(HNFl;@@zWH;33(WMWC(r>=fc= z10A+8;u-j8=Ojfi#>ryFeCbz|)dUI-g#0%@`b=#3`L?!AP3ido#yxnr_Dt{ckC48k zQkTz4eJV`4}F+p>P7n&F}Kg)~x zOi7l#BFJ@3k*p>ryVOn|d$FVi>?c`2{>$AMMcT*p5Ekyz^L=NnQlFhUKS{GNKe}=%kWg-I z&Ns8NGD)+yI(d1zIP>(^;~6U#P$nFwa7gm(S&mCAd-#?ObM#v-@&CLF+fH^0oHK>h z?JT9;PCKb`UASH0Q(Ic6CK2K%ln<0j=ZjT5R??su!l zWFIW9m}@`AfaY^T_B_#0-q|X9={U7lFubzC-4pbtl(WEEm7Q0?AF*OIk;XH5@$iFq4R5ZbWR)M zMP(^C-@jAbG9W2qhqV(35)duIl!68MR1<$a2+Y@!7zk+&IT~owD^Q@?R2c0_t}fD} zsHoprI+hhUR$-YtmMj%?#K72~5Cah7%Mu4!6w61`-`bU-BWiXHk=MYS6&!`dYBKT= zYKmm-bd1!3>g^8g*DpDNjukgd)vYxgkN8>f!&mrL=OyVq?g6Si{J%IO`5qZBUdne$ z-`Pxg%F-lbA^6nUu}tL&z33?NdOJu15f()=M&-IdkrahS1>02SRuX2~>Z~5Vkx_mZ zG239tI+or#CqMj^_E$7!rw&lpA|BXLkBJ16?`1$uo?sA-pIQ{v^i2lWW23+hk$C7k zM8h8do%c#v{rwE2>;s?C(T&gh7|s&w^V`gr&cV|*TOIF46|By>HcsjFOavZkZWjCl zOUz$B$@g01weRo_DoFaH$e&3Vi$F#vid}9er4<#{*w#4 z(JHB7{Y#=rRSJP3LH82Hu@z$n20PRJcdJCCI040D0Nt>3LD zH>&As-D#Y;&miIyx*m2%?*Rq3%4_zB!CN->@Di8gb#zQ8gv5oNG8j4k zOnbmU<(5E|Z|xA;s)0|&ff+%dsR)A740Q^`Mh_=QrpDxS778P^<_G0}VO?gq9t zas+o*wD#H7GFzle`m>C~iVC(AcuZJ6%xk?8BoBX#d*SsiSsii<|4PL*H`4S?o#%(g zR|uQ*lJfiS?9&%f@6UNv?+CB^{gy#kacD}m?D}mn$uTqhQYqrO9z$^1FK<$e=rdz4 zPS*>yCf2lDTWLh|m~&gV+`m{b?5$-VY^V^5Ga7z~cduXsMA{Uo&vGPZD68!6$SisX z4xdPQc+pJaf+~3GS+f{!hgB~`m&id<-s~^?#vmDi2W1B2GB6u*_BrIDP~qoQ>!Hy#j&hdw6R5&97&me}IR8dW0MzS|O!+&JpJk(n7pEn)Jhd1X z_4YJM5%pgB(?}}=G^lV}__58QC<6`6BKI%Eo-Pt+{kFZCrUm?43?PiKelXr$} z+)LdCzP#L|1k2}+R-PDS7BTW{&J zI#KHsuTv&JAylo?@6{((nv{?C^n_kun`d>$EK7a$4&M4i=Uz~5;7QKaG9Mu;)rk1k z7a(5~`bUO%f5FKXqMV^5Kk3;L&Y6V7D(83Du(tc0TS(`Ue%`_m^+W!ZQ~2ucU?;r1 z^6Lbtb1D7oWZT)?Ao;9^XZo8T22P{zJeX8y*j~R>7c^@%Fm(vR>cO_k!7_3D8T*UF zQ3>*_ornMRyhO;_l`%H7&lseL&yX3(-lxdpLsX@ZvIuGDeBji<$&qEtPPXGw<~Ca} z@~d->I%Fi7XP^}8c8Zf|Lv0!U;ho`=jwjVLOi{GMM~;Iy`QMHV7Z37cf0)MifBTGCz zz7c+BkhvTrMSMx!QnZf$PjlyaMNiU~;8>Sv z4@W~yr5?T6hGGhW4eQp2#pHLCv=a}cn zO-BA9KXYyt6gU~5=;k<+UN~uKKEwYAhF}~OY_d-f!<%nU$c2V!WFIzH3eSx+vjvjp1*ckT z&UAKv*EqYp+L4)`S7sK+t;u%?jOUVuyw1VRw!jKtqUklB{CgJnyHJq|@r)u&gQBTY zl;VECus1bRocW|X&EzY|0xrCcZ#RVsY_s=6+iP?s@lP9gdzxX@DFYSo-Se0IlXhF? zHyNlu+W%HVLEOYg$obl4%Ull+*~VI4Fw0?weGa5RC@FnJL*te8=`S+9bC!bC77A2b*JS=22{qWt9b{2jSAVWJwMwyBLt z?P$(P{9e?~=}7Zy-)aeLXiVc^@+~T(_bm@TKQbq(H(dgw_>_>l=X)Mn=@3m43iOlG z!BPvx{6W+$N0U~_ne!;wG{vyDSvQRrIfwxUG7d z>c)lz;w1-bF|G1~eEQk5O8C2R0e2Lu_OLhCrt6A}Sr?`_JJuuO`b5&n$w81)xiHr^Rs&Z_Xro<@0 zSOU!mFM(V@?MYSR6?RY}Ca609T~#BQeO(Uz-ID>qRz~E=M9RmF%78(jU|zi9_?|q@ z`xGLj956l#TWno@CL_y1;5jpv@ViELmFW@Ks~%g-`ICj&nl+t`=Jsl)Gf&;AOQD$C za?JcnNp|73O7~le!qzkjLOprcVl@VnpN8gw{j*_F)~}!KhNKo}hg3M1NYeFC>X;vF zeV_Hrgr!!r)67k4M?>JwsIxomfl1A*Yyf7;h{L6bRX|769 zKo;PXZq*XEB?Yb6`Vi+NT3iXr>3Ut4pP*@GaW90TXnMg&-kAI+kY&gWgz?iByaDw1 zg7%f4GYwAM)^M_-y&1>fTl#^@(A(-cq=ep&Yywx+OlB6{-G>begXd35qi=wa`tAQD zVdH;$j1$n2R(wOiRTP1>A&{<%(?*kac>Y_LS~61Jk#H=IRuU>SIn;1GvCZB z5i0eh2ypRsii>K&Nk}I8{k@ovg|&7y14Hg$n|s^ zc~ZhXelu^~weX(&c6mSKj;&UCv%>hy1+m0^3n3nFFB7%w;pdat?+#VnwN6HyKQ^EB z9b!@H$w%=tu+>^?-LV}-4QUCm62x*$khV2^I^i%fbJqIUvhna#%JDLdBhk?>_k-Nh zxm0%j<8LP*jgilFC^qbBGzQP{DfjGy z00$c9?xz+LGrf%qn)1`gFJtQfPn$ziIq zSeso?mp~(CdgwYE(Y&tRER2OYELl1&+(C07+?^pMK7N6tym?u5EXqqHTL5g^0Q(g| z#jUxQ?Fe)KU-e=Gk=NQ(%mJU9=H%_-q=@ZU_V1#-R!#E`sBDW#OjdE zQ{pHq*sJ9*xGR?PUm$)6ANXf1CkiY~6yaljYI z_w1CIKNCs#dRcffzwt|H<)gUM!N}KQ=PGKkb3T#f;^}_I1bh~qFZg2wyf}2$V63$n z38)dpd`2QiU=F6f5Zrx60O}km@NOoMh(bC+%_XS*-ZM<uTHP0TXsJ@t*n3W z!=~Ze=kO`1ZFAl2sTvap^W6;V$VhqBe8wh?F_rwt$PrV;kty?7cCXJ4yXK!mO?6*n zD9q2NHwEM2b!JUldBIIb7EdleHof%vnqFHwG$0|iE-XxkyZ>N6(SFF-K>ql1c7K$; zV!jfBiJG&=5K?8uhk$~XX)btuW97me+G+J;`GnE}mndoRKUww0`+$;Z4pB@7*-Hpr&%x<-I~geMWkpm9!BkQP zW}0|JGrA5COpHj<(NaBPWuK13EDU7Y{nYc6p`S%7L)1?uLI(X{AEy$_VFnX&P+^Bf zv`ik(PnRTosp&Vh@s{krn|NJOOR&(b3U*!Kx)=!otGX_2Xd_$nx^?>Q^CP zUQPU~)nC8LCbz`J#OCJa42_J83=Ki`x|q0lSSMnnYqi|GGM6uJ*ek;L76yjGlRLN= z7*Vmb{q35H4ReYYu;%a4>%L}#0!jVJ>FLb$dgzHgEx9VYou~KwlpLE;MpjZ73n3Vo&oE$;XvWG`&8Z$1n~@#Ne14NA`zr ziUFf4Y5^?k)!R?PUt&Pv(~{FA#8`cxKg@JY; zG^n46FZ zE+x8&f$f0>;|gz9eRA?{rQ$5WNRP1=OwA zuKBT@QP{|P`mUaD-lQxYWTp*46`Qh-;1Nwyp&@;jSTls#N0?f~^xw`HJ#I%MjGbiV( zYt}d2n2bpN7z7)a8d{y2Y1)pPNiY7$L>i53Ta`_xUt-H)LJS-KWN1nh-cMc>Mh2!phWg-)ymwcbT&9KiBDuxzct$}Lrc znB_3K`>Ojp(~?6CB%^(7Osi^g>&OpUKLAEncK^FT&3S*nBE)plqdAd58OLhG(9jU^ ztd3|j%5HSj?r?>${Wc(~C>sg& zV$uFel&>p&cOsgc6Oj@L)-y`OQVAf$`4;9~EWEs05Nm8ZljR9F^HNs-yLjquWmNmq z{DooTP6#Hvf~8vW0&Fw78b4CPwkL@guw$JcwY0{g<5nG7jH6@{C#g74jIv)El@uA4 zDmm+v;e$I+vUWy1GX#njUtEahbsx>52IS;vf2*#g+A!*Pj#+KAcCcrdU(HKsa7a@u zI;sD!bmBtKN&xg6>nlB`{jYs}eX%L^q%j5o`2ZQm$8{i%O-)TeU2GotadL8+ z5pZ8IWWM&ul2*D*$JJy44Wd6~U46+f{whHn z!61&ByGS2Bef^9V!paaw>{bMeeus$cO`hBkJUC)IG&DrQ(}3`d?tpaIc*d=w?GdUp1w~~`qM&@cpmwuDcYbP z<}j)rRTF=QzTfI+SjQf{?p0=ZKR>=SI_N3=8)nQ+z8FTE{=5%4e5|9)cu0P#L8}x; zi_*WBvYIVQr!^$J6^DMU1T}81t|MDV9Ym6OUz=ZqDe2vLx}qs8DvEm#@)j&178De$ z*+_{uWuUi=WT-(1rN;X(WT}bRfH^5Hdeh<@t@Sks0t}3IPyVUZcN>w9y}Jt^ENRun zBN;5?A{_9-%=gTDkOa*{`9{+3Q86)i&_0HjZf->8I)1Ij5n-Uy5hP6}x4H=tKE%Cf z^H4q5M`oKyDo&0J;`@VeX~t-)2-ZP*Y}uwyU*6ML?aN3Q-DNEaLN0Ur8e4CMc7Ob; zkeu@{`!?fl=X#JHHJ#|aSc#Uj)SeX_-1kZ+nw+}m%+=B?UzN(LutK)8J53ys1X(|8 zarb!P4#NC+37BPw)8wh=7qHS84oi*5CT(dIB{nn%2et?Jh_owvQ#Rn@h!O$u}uJt~)~y`c}TLi@Szxc%Lyz zL+@Tcp<09uHnxyhFSZ#@jlJmbfh>BFy1z2V`ATUeYN48q^=`GLXA&fdH?E23hzC8t zGxWP9l^4~$nCvF6Rr)gbD1-nrc}+zz*B>UwW}K7Gpqe+3%~%YUvk*5A4*bR)A8^w( znEb{tzB$*3%2k1boHkBX(T8wtp=kN?FRl6U5Ue9l=^B;_SiuNEc*N>>H!ZA#9E_70 z`aw*qB<-Q7x6D*%hz%%I*!-eisq`y{Bl%Mj0NLG%$Iu9~A_t6af)tA97H+8sL4UJa zZ-MyxKy6`!VNe2NfDtF1@y3edNM}+)K8u>YNSJqewcX9iom&`doLw?(ZkVyeC!H^}o6tCB z!>Yt?RrYpwq#d7rteCs<-vbsT!~$K?Ym+)a?uO!v0r$m4RRJsa9(Aarf|k-(ZW6n{ zL%4KvB0i*0w2y9jNUID0MP=*i?Mx z`%26s>KiErhE$#m1^_VauM{LnqX)6=MrGNhBfuZT^D?lJdH|wzXiCp1v4PQ{hS*^> zh}YdL`qI)!Fl0=RgHGH?&(4;M3QnAvkl@Tm1&`yWh+!e~kSUyJQ$j`hwsqB|{6ET)NnS`|aBYw)`RYP*1p)_B45k=5ESY_;(OR+(;xZQM|4sgp<=uvtsO&L-pFPlA~u zgEYc2p1N%fmyu5dBhQ{A;8rMG;4F{1MU0 z(fQlaP}w51HcRkZw7oMT>P3H9WMqMrNg`@TA0$P`SiHrO zwEt`FSUifs2bhZ#gCaA&7db zYFpm4#B(tu>yu0Cb~FM`5pv%gEed;){0-&}WDV{` zmPv-xIa@@tAUkGtA&u3R4zQX}B;#LU0aTZzSNWAL$d6oNbdadN@Te96NhN6INmoJj z7n)H_bh+IuF2IuqNn8&vH=Y_tYisLpWk9+CE=$Won-9e;mQ?tt$S-?0(3-0T5Rx9V z8zIIC>P0~Y6S)NGb!QvKW~kFkQp9sfKxHT)2s&Kh^~-SRkd?V_j)iaBOFVV7eK&C; zY3om)oS(uS(OY<7Z|HSDYfANBSSaCMx|tZdlh1c-qSC{hu*FAXX(;!vYnKC&Ej;Gv zWQyQ{tFsXvDn?eaLbI-vP`nX)e!NawetolZg&Xd(2m2-6nNouA0>55f9&$BQQYupyeq5uM`2q1l z?@sB6E$}_UY?BG50Ae95gGWxQn7d_BlrvZpJ#x=+*vaahBbTu8$4oTp62IQ|F#%>d z1mhMP_+K~d^sNNvv#u~(X$G&H>a0i$VdPIeVpcNebsw<&C#kD_J)HXa6@QJRBDV2g(R>D9@ z@T3dH@l(c757#1iAy8iAy3kkpteBrZ$aNoBU;nbO*(#L`gs?zBY*_hMPBgS|`zl9!U>ydQ%y$f^KHV0O2KIb-UtY^AEBYs1 zdicUuy& zwy3lYNvsxC18fw-rANn~;<$M@LrI}(4_vu-=BiF-@ytDM!qUgk+hR62< z(5IyRm2Mokrs?wmTqgzk74lP(@mz_DYct-7@u>0SY0mig(4sG84k@JB=6s21S(e1& zu^(=kdL`1RLpmKO*v$~Do^Xb8#HkLehKCTMi?^73-?8nv%i6KOTB8WRO)Ai7m2!o*~wtE&smRW6ytrPP^TV#)_` znH!lo^kYI=2*J#mj^m|_y<3p*#hAVije?G~yTJ_}|DjI3w4ES}a`cKyiR9m> z9^R*Rumr}=l@a=U$dV7+wH%eW?+C*fwB@tzu0ZJPcU(6hhEJfDiO*EsHicV#Kz#*@0g_+^nvHwr%@63uw)SQsud&s8tb1 zRpFjrTCvYrP-MfH*honPZjlIH5f7L)i8R^PQB|mIt^ES76u-1?EUaVKIp13pX8uS(@n}m|Gqdt^?V}>Cgux*s_1l`)BFS*D4dq{hW^=P%ux89RjVpEw`RXQK}vUx65uc?F7%qP5mCQ-f9mTv~7 zN0KXE%JuF82A4zR<4$nz;RF>hCX#}IC>gtYs(dhN$b$+WJX5;KBlbm2loF*6(y%6qieq>&p<`XuQ{D#gNb{(k<(b+kCZqo`-fYg2{9#F9ueYAHg z5Y?|y36|u;1Hx=A^hwoXs+|r9g17P|W`-0uV?t7`#XyKkC~jCO%bY(ZoWOW4<3(w^ z90l}lcl7LioHH#r!LGgP^ap!g8*F|>9Qg9pj*c@z+?mt zKlPx_DfOfULT^xMi4;xC-KE-In5-quNCK-Qk`ShWelf9Oo9F%>aKfkZGHF@nmgWr_ zUpqwb3(U~wQt&3V>8^TDDzi?>3YaaxNip)B1o>usKrB&EhBbptPd{i#(a4(Y7-BvBGcN#@1<(GDpGGPX-L zq^?hI><%8!ji?%vqJs~u7M1Sktldwtwi|hMcRED+1*3P36O<%{v~I-Sv*T94F;yEX zNntprHkq6CTT-h;{7=wHTzgyZ#vEC|ZX>JrzF96~FA2q2sfzX1cFaftA5vj+!1%1s zb$XvI?n_2En?%QfG?ur#LYjG)XNuV1AW!v58*G0%RvPs@H~UUE7gZt+$xolSe(W?W z8fMHU1ohKwSn3f!p=LFjR@R&`*{3>Qje*gHTc5p?%dbMfK`{^ZoKH3;nwv`g!ycX) zMF)ZE*Wp(L4Mgj7h5@e8GW%Hle}RM5X-iqLmklc?&53nfY|rWr$uN}UIt&iuJoFQ< zd3>fWx@-c7(2f6(7Vo6E@aUWo&kLb<;^<@}Tmax7d6|)w#mEwebiguEqa|NLqsxSt zCKUBtOKpxoyNKaLnM_B*HiBKva8|*`oR6~hu0>b`MP~MNw|mE^j5K6;@D8=P8ikBc z4wEB{hE0vEW_gtra)xrk4?ARu1rd$Yx2IW#2A}R%GE0uSBUSnP72;FjQ%z(0n9b zHi4VHzvvF@iqeK~0T~GSzsHQc9??yDm9pg{e`SC${{|g4mG$~dn$Z1x16u)|j26Wa zhEK0HqVJQHD_Qk6`zX?;?S-WsbSwWfPvm=2By2;I)tVgtl(a?jgE1a70OrFaY7*JU zD%Ib-#$n4bU8auCe;c3m8%q&Z!xFnqWlz7)X_w+*H%fi^H^aZx^0x<$v08BoJq60ku?g84t{Xu>j*J7dgIot{xn>p z_x{g{pe&p2guz^hYqzFJqX9L0XsF#8SBksL1`Y@&rFHys-ku^06Cn8g3sD?Z8<C?d4Os~?8_AmS;BX5?E%PUcGvhX? zp%t+m_^j>?Ru(!Yu6@!mtg|(v-uDp+8z^fx%-Pa&q96vJ1&8?G8AwrdtY{mgCfjRD z=o=QN`XdbSwROX7ES1;MaZ8a+Sk9w)pf|^daZ*tyoN6OcTfo$EQ85Q)4rS|}*mf=K z9^K3#`@b%v%l>qwi zfGnjxPK4h)@J{bvnBxb-^XF9r!@ya>2wBDgO91~p8N5ke-hbXJ?yB+8Kla9W@$p{> z@;^_Yrn3Kc=oj&Bz)1z_hYCq>^CCA_h|GUt1OI+_Y5R{m{`-r6@A>b03~H)>NA>TA zAKwUW{I&mFZ^AKdKK;K-i0>bf|9#({2Mzi6UN=A8$G`DB{&W5BEr2`lKSKSFqy8rs z{}jUirve!xJpy^ZcT>trN=ga}1a0glpFU=08W4UhN%Olnb(NP7-}8(lVi-tf)~Y+W z^-=}o`_yy92-}YS{P}Zy%+YbC7oVJ*oR+q+w4_n20{p{Z0bnNk$ivsq@^kKBkbsF` ziyvHn{yo~l#>S3}jO_34cXoER0``w&P9^BP{iLlbQ>9qcdq-AYegW*vffSruF>Z2W;NeMh2CL-3s>)U; z3wc@Dxeu-~6M9v~tuyrw<(m@bT@jvJ6OoJeDY#4z*1mL1YG`PHWm==J!*cOw*UpGq zzyQOaJ+a*w$f~N{R{s;~mHVL`-fKhYG@@P+i)xty6&{5`ljYH^)HKVF?;5uLY<9<{v+PoJ+>8fB0*h z_32ZE@^P|_fYH&>gT#>->nEfR*tZ27_w2=Ir`OSHZUc)Ge$iuvq;)jFz-TAx*azLmUsr#_FiQqH`$ zJz5mKJjM)17k*KqBacD?DmHc@XUDhzZ5w!0#UoibOHLFZlr z=s&C)%@THx^3!}_si~z^u2ar<>H8t@-0SL%XMCe<3x&|jcOGlI9}mV6ZVhjx3AnJ5^paXK)1v=$0KwgQL zKcw{a^{<%T_kbk!Mmouy=pG;eSZ$@@=H@0ZFaKHf0fsRTu)ZOlNKO;571(9Gst{}* z1GhlkOS&f3=s2Cv;~znw3CIUXN%~Et(xgo-SEFij_ITD8RAqpqM-!9V_7wLlBXhJA zwsw%Ug#R%LWud2+c50i#qGS1%?8IaOw}Z3og0@vQC@3iGcnP2S8;}df7E1P)S>RS9 z;^L5>hIeB@quEWsKP?F)&vCT)4L0Q9}lM)mE z9H0(Xe*Qc--)$rBaJe5w-R^gGr8+dstKSwB*d0YGd3E~pb~Y5_qe`{FEsXDee-G^d zqb>NZ(>SE!&4H==9SH2p^ApaEMQucM?8riRt~H1JNjkcJcumy@$<_# z|Be|2xJA%?O~q~ya4M*WiME$`Q70`UL(XaJ*n5lSH~R=j8LZ;(=X;MM7XOG{PZ+oq zm6VXLQ70xPiF*FxvmQ#j_u$crO%{;f$#UJ@Bz1{|3clfzhl0*oLax&L(4_u4w^b$4 zobo4PK!U)wQ3wuBv)6BZjbW_qUGTZGMZF&hI8OcSeT%!EDudx8`~*OwGBMvjg@8F) zynds75kOq|To%L_8GGVt^IfS015Wp3-rR@Jj+k<(71k&n@fOZ6umo#eEfYPx$IjeY@b!7Fkvs??ngm}S6)Gle^JGZ5 z9yQy7Lj>FE_dT#yfDnT7>9>g>pjNWC|234(`;gz><8*H+KL;0sL=teX)IwrnqTk_$ z>-yL1fH-%sbAF-KzofW$#tIg-;J@1%e0A2lw&T7wL|FcIHo+WYYpTXV0MANT)^n*N ztVBImU$l7HrW%}A`DP|qQU#dhp-8Cd(XVmvN=XfDdetFjY55rsNb*4S#_`4oov`q9 zoQ24mLB5fXuW#Vh+4?9_E}Co_ISt0x*VX;_@xy)n>$LZj)gZDzC*g|<;~3B??9_Wd zKEDQsIlF3z#m>lBtez_|`c#s{0qi?G2Z9W=j)poWMij#;OAZExCQw+d0cYrC8KBA^ z@!M;+0`8iq*xKC<2HRXCA|lFlt2m6BwVS^*Z2TxWh_3%a#$ouuV^gyk%ry)I zI-Tx$9Lk`vGBb0w^UZ^k?P+2nBHCHOHv}CA7iruUzb3056A+m8Mq=H&Hx|pJo&(Cd z%U*N?om`Ng&qm#TaPcYdTt1e{YW#2m1F2S`mBst}Tb>MKlH$y0!Se^@U$0oAV`Eb| zUehAL(y`gK3i>>~7Qm8Ve-aTf@o%Bx&QA<8gQB}1Yi&pJXB%B`7tw6zYnd*_A719Y zOOgU-rEJ2Q(AIVx50zojtu%ZO3|9(E3a5z#FYf_3z?0p@Ht*eqBIQ)CojE&>e&>ac zzB*;vl!DHN5;mv1ZP#n*yBAwkZD2OBU@lW4P{At?T|VahF@61cZ*NIvX`rjO*FcCz zOza}tdm&-R6SsTvV0}2+4+kX7NX;(UF`kmCiq|wrx zVhtE2uUs2x>CiWC?gcileaU2<=(U0$msfq#oa??gnlx!V2L`JAdG5wQ3M&jhznJIi z-cn};mDa^J(|ED!!<6|&zb$sV-VA<+f%`sZI1@7oj!gXFW*wcK(Ln8E3OLVgY;M{u zeQL;yXnEZRNClp0ScCs8tVGP5l-xr<{koz(V6a6d0OAhLN&p_gxn|Uj98w z!dKq?)WM~qt)2X(8D7H0m!m=?Oen)EjJpL}PzES@1{S zG5%yS@jJ{|M#N|DM}7_oiNNd6?@rgASjb=ueqJQ{9cDG%?75{>@@spWnwVJYr464h zxg!7tuvlV3LX8@8x$Zn^Y3V<_ooQ(le@%?LSJxj09wvOTsd2$jHszu~av15OEfu>5 zrLWJ;$$|O@w!CK!^_OY(7W_O0c#0txQuu5b)hiz z)(jpKNVZ2m;pabE&kaWMH@CFx&eSV&-+OlWcdKeRS2EYR(VzRr#iZ--&=4LzehU9+ zuEx*hWmMTvz8;3M71l{a1O)D6gnF#)0&FuH3D69AzskGPxwhaoqZY42f88tLD}(%2 zU^b>1bJEk(+b;en-^z|#_wAl^=!=J%1f3P>$c(?&vKcE@jVh;UJKt%!(AG0)^{aQZ zYHVu@2G}N3z==il55O8=Qk6h%-_D`mCBP8Z7YFLy&#zB^J~)R(uoCH4z)~}t3_mU} zulmbl{OH@ex{ZN!oT-cC7#{)02JXL{dI=a0yYaFVRKm{>7ml_H1~ukbM$aq&uLBc3 zP`e9Q-72`939&ujqFWQ5`bETJL+V;_u1sX-`P)aT%F0O%$*j80-%B+PAD06)QV^u) zhuZ<9mEUE-P}O8Q_YiDc74_OKz4~5-HfVJIJyjz!GYT*lP#&b?0q^3Aii^Ld^Ok@e zgJ^Mr?e2YW{2+_Xy#&&b$zz2xpOcuVDRly(ASC2BkcI($ zIf4mW#k~o@VeuT#w?!J?{;{)jwe;q3*=G5Ot;FS_796bE1VF83cm)DQ0A*fpJ0d;d z18Cp-_HjA&tNY5HJ9F@ov77%VoPA5A-vgUG*Xp182v&3dzN%Ng*Y6on-}YYYh;`@9 z1v{-qucBO zTKvO@4^sj^fSsBwR3vV`1WKg=-)Ffi5}5ivsxXX+YO~Ibr?WS5Hyerby>T&U>(?)( z#`R!9OOU^wxCx6W)6&vfvI7YF?pnwtec5H**Ezn>*u#U*C=zT5UjT+kN4Nv1*?@om z%UG}L77qzs!cjA3vvy$f24?`SNs5nuXRRV~8C7a5nTA9%8U!f}W0HvbAFDJF+Vm$f zY_33j&M0DgdSV~8T^`S_q0`00#8C5c$uPqOqTdkcQ5F*G6Y?6Q2W5bzrKqPc>DFe2OFmO1a|qI^3=V*7u$k2zUBGe&&<88 z2Y^gMYw7$Y5MLR| zw)yksx^YDScx-T({5m}i|MJ4)4IimUo9MS#u* zheSt9Yi?lyAZ!M38aFrLm4?E=M+ylE0T9`9Fo{_bITO(b94SAh49&TA{B7 z=6Un4!GVFU`U(#XFAtAH;J{ct3|uoYH_s2eN00FMJ#z&1VJ7g;khLqRs$K#VZWa6N z*|X(_NB}tsQ!C#f5G01D8F84y0UOT=)TjEZ614T`dJzDh{C5-GxB# zkpIb!c;MfcMOc{I4<4?kVIcpOqG(8BWv$UH)AzICM$3=!wzbb*#{@x1@0xFDv@9*#`^%`}Z%) zBkNfX1T!<({@74tLYN{c%xV1b6zHA}b}Fljiwodyad_m>mEFjuFEc6;iIl%Kc0M3; zu^G;x;j@j;h-%u|*#Ta5i~mXG>MdQA-m{Z>r-Q2X;oLFT8>e|?np;5Nc;0)FzmYgS z`OTZ&)BT^hV!ru7F!WR7vp=h0#{fcQM59vJ4ZHwy0#O73Lrh9{hr9Lqzk$LZ8y)rG zWj#X8gnc7iAi}+VRLJ{QzroRNTni?H6lG51v(pUf83M)i=@?! zblNeng@aLr17f^S9ss-iHX=d@2qMstfDn(#$gF=u0KtlaMS=eo(rQgXLGkqA+~VTm z%rlZP+Mug58-G>Jz1-`I=UzAxU(*!qc4Z!XlaY1PX0MH*x201pJm+6!P<5V24`1B zfD#43vcxSs>J}>S{CG9})(L!lK?kVb z9(RMLZj%!cNnd-J8>rojwStQb7C1~+PQ)c8Bs{wou{~K#Ar;IT;C&DFr;av3@7<>+ zcrexKFDSkphD*-&K)H$!irAiO()vQ2hnsK#;Azxz{fF&J%F4L+?-w)4L+qxim&Que z+0`8ZloHs+g5^nL`N36hVO4K*aJaM{A?sgX02RYBslftN*9h?2zu;GXDE0&@U_uQI z^eOt;pt#{Dnr(qxL z>)V)Z++FH?v-u`Nz=?{A%D(Ao4{(@)P<>Wrp?-h3(oZZhqe%el580zf91e92UQ9Byi5mJmLAw2&_sjZ4n)R6@jgPN>=S_e?!3d->|}93WHwC!2oV2H^1m`B=@`+uE)9 zfy!(%{_z|TA7F8vALj9_+cUIsplZ_GywUHFYoet0)e9WC<_|U?l%naCl; zco%XL_P}xgL5V|71FG0!a5`R;Ca!`qe|KNmYgZb=C-OfmX$SGyehax$QCO$x`*!}o zYvbE9sv1y5U7#EHt<`da9r8LfRJ(E^5g$+ow;YDYJTNr0z1VjB`SrccH$ayG6AXp# z>!$->HR$|z&yESB$pQAfO-?d@OF4qlYZIh5`2G3pjlVFEFlpEbK-ve!I1~sT92M8VDV|n*}Xk zg~3g}SPV=|U>$6%^U2}iO*mpT0|w$1ApTpj%z?SEuz*j+S4~i`_$km|!s4?&_Fs)~ zv%-6TNZpN~JV^RQ7YzoECg?|MYm>bEN=!mxS)~Qq^IktPIo)%txOL}lUyrM&XZ@s@ z95~{n>~2uqZ^;ASkbVON5oCJNH9(Fenu4)SAhAQSl;q^kIS=mHCQ8x@AT$O-aO~>LKw%jAlmn{=SpNp#{j4%+ld$X~=>92(RfBj5 zB8cc(z52{&H;QK-qxIv*PuExHz!>#6%RYaup3c)fN2Z%C;;DHtoyqS&7Ptp&*0_4g zLgja9XhnY#Q>H&@PYmS&&;Zl>z+C7xIHouK-ec32U3<@f;Ct}kZ8-kJ2^3sw&aY#3 zcGi@uGfd$H6V`}VDFaL;XhX`i(rO7{ekhcJV3jTj`s0B}D(0!%+jWwXD(&#GHV za)Mcn0vhm!5XclfTwLChdnw=@rdBEU#Z0P<#i#c{P_gk3%kB1ZT##aYDh0w_Iv1)y zC8!>Yge@1_HT-@g6m;P;4Z3z$;5hU8z-4$Sz66428KM%5jNx&7^B~{gm9~5@5ky=w zAHw#lJ^;Gu9FTzUs1=QRwuse^DSz7xK;IzdpPBOjN-rd&rW!nlC?_4-h=kk{KX1AY_0`!)er9NTI}txQX6L7;}#l1ILtQ-FIhB zxcR)!Zj9u?74RiVnbx+pfN8nb7g7fOipw236)=aTa5O>tO+ZRPA%en6Sy}lek`F)t zF#2VGB4_0!?&#f|!IP6GMvpe?Cyi^p;>E=M4xbL=lga5@1=P;`+pLi2tQWN_(^k2o2Rw#00F%wD22(i! z95f*Ot7Lfb0??>D?PR1(hgCFZ6?mcV z)LlUi>S1_>h$oA9GJa;XL9yN!51>QW;!1SG(q>=8T&YfWES5{2{yyCOz28a#@szRXP&f=|{o;JT+3N;7?ORR_h9Hhz`9=WSskhQP(;U zaCjeJQ#$~{1{Lh#st_Z2CXcz4;@RZQC}ix-=WYLWJ-~F%8-!Z-456NJm2$u-~0Xn@A|=gccrz~d7j6y@7um@+rA%X zD3yKe7 zY`+<<>C>WUCmR2J=MIs({~l?XsY&L*Iv404veA90h~ld5^{(`!SUGRI*4?qm@$kn@ z{*3JBM$A3Ret-u}aQoR;lVGii>L7B5gs`yIJe!r(-@f(RMBcxB6Yi4(?+@kb(=AG~ zQ^Tp_E50Fe9lxSqaw06Kd(99>sZLwv_fMgF_zLU#h5a@vDk?HCC|g%BAAmv_w?Xd& z^W4}+&I!4@hzkrw;`WUv#=Zj?@oF3^D0^m|m6bJ_a-hgeQ%H{K;oUGIAarkIFd{2? zJiJfpPppMW4^nVrP{N1bgH2fP&!t?%ai%Z;dkKi=Ij7UF%-<~cnA@N*U8)rE>Xj5c z#|06yR`N7Dy=4dTSZeoEEa~{Ge54RLE9ngyhK{8?{A4$hNO;CGN}I0GWtO0~091#Z z&q9>9Ey9{(%gd~;d=XL6eia6L9RaPhb%L!^-}d)y-_j$o`=``-2nSRZ+Jh~$DIh5n zxnT+-($bI2E+)UqVF7!t(%97IIc_EL$bSQ8F*4+A+_e>}KoA>R-?68~D-w3?vt32B zys=(ws&93x!e%9=#cCW5qBo}W!XWFdiLQXrg$tRTsjmrJ?hIxgwHEaQZre}yaNx_j zoFA28PK*6XF?}EIY}uD0#zN_s9Me;%C ziwGZ7IUtS}QBgYZe~5{UoUKw^4B(J2P`bG`#%pR@(Un9GWN6v;qoayEy3bBLLK#;* z9CY%tsTl4D$=%5|KMq2>X+rcU{|F&zC8+sfP<#iDom4p>VmxgO2h)-fM)od+GEo1# z4tuKa7G$54S2cIM$`sImixe_(L;>{O=O_1tiH=Q8N#wnF=!Gb8v{47Rz1*0e^7idpyeqf8Lv`%6oUJ|!b2F10 z%EI{dtrXAtZA4-_bYo@NcGPk{T_4t$CmDe9Orrt%YV6(X_e-t>-@q{8?p=nWJ=d%e zNRwRF_o+FuR5#zH>HjF)2&ZRi2qVOZ5xE za(h0LdhFmqx^_^3rsBQybUf&VUgj$gX7>dYGD-{!iioBc#z_YIxD-(nDobK8dSPc< z-$BgsB}dloKGTyc$|stOgSLK8HW$0lnm8cZMuaFZ?vB!^>){* z1C}2gzGhzYwgo8$9V{Z>bix+6I%$XE-yzY|9xS~{L|LN-+Dg}dDBn`5qQJ9M2ljkE zYg`S%0x-0EyL+_$32p5YkD(d7xH*OnwtlN9fEV6xNkEoIj~)#X2LboMY_sj7q$EN* zTL+SyyQmOra4Yp8-(232TLr6d%yj?3&0d4e`jBFZX9rTT`4*5LN!Ty)(+dRSQZ&_K zk8hJDF|2=J{#?bw1MZiHY7$lzDOFmDyfDeHOkr!yy6 z1hVwpEF!ebz?0C>xMxCi2d^n1kPh{LA_C>6A7C~!Jq=jh(U$vXChpbH+g#yCowYk? ze7j~&6}Z~T)VdN6;0SDZ*bN_jkax02OELFuz_J z&+U@7pT`nvpmf>*+oFJm6<{jOFk4{g&7aTX6B84^f9tv=b~Zp|j{LmE@b9gE=zQN^ z3oxO}4E9-^zfv80h{7-eF=qptloo#Hx>QEzs6p=h6RoiuF^jF^X5;n9jJ1As$9LuX>-W9U$o%8jBzp2KD*VFz^;<=nV=TI)e#WS*Y zQLv_FA#`R?5TtUgO`(xJhzT8oiz9?^sk1IWJBz|4}O!g=O0|UVFQ?S6Ml4 z6s~oyV)fvSF~{axoFDa(4!SRqZkUapH^O$vWAVIdARYZ!i}KO20uAtY7&K?i>&+1QheBIN^jPM`Qe+ zDyP?j-f7CG#1w!krj)AeK|B%*8&OKk(Dy? zv}uqbIX5pgmH$cMUQ^}dSBD-)UOzc`0KXfecPh@s>Qp-Ci4!Ma4SAU}k=2N*NH5JG zZv6Y#uLd#}7Oihr`S|$k@OYjyy~(KCW(_SYUt*EnETLwJ5V74AendZ$f_ky7{UWwL zH5{44z(6)lq|{0@Y?%lxrI)6^3%U5a{Lv0QJ3Bl2tQZIHQyFISs6Jrli59cF*SQRs zljwNeAYwCyuJ^h#*cVMyRaI&7xMfWDVW}a_HC>mzn&rQmiSBhL*1T_=>D;wPR)y7K z_em6L6y-0rnQnGI1v-zCw)|N7_Uc_Q@l&mlA2JbxDX`wQ?o#1QbyCxVXqZQ!2|OQ8-Ay#4H2Rjrw~lSezK21?gR+2BY3UHb@aE zKarbwAZBnC5#Ki`&V_6o2WqT}6hA)IhjJoZ&{zU2M)?h%{R{AUQqL&N9JAFq?0hD| zg4rb!qmb|t7=IYErtZ0BIRCjo=uD6TYr_Kq0^rrVy+)7wz8xw@su>u`Og8J2o--QJ za(4OEk3HzO`(8HqPfY1_w0@UdL7(dhpog4veVdhu9J2b9;Mmo zX`aixuYTW%4+#l@)X3Dwi(XtwhpzyDTV^HKg3HIvC(LcJ`*OO{)HPscGQU8w_y!k> z$Kp;hpkM;3G*nN+PbX8r!==s5fGc{zPCOE>rUSTXy*3u%$h8_zWQgyh#SO3;)!(*t z{^09yD>;P+z7-V;_+A?8RQ|yLUE$*VcMulVF=rjk6h8@9;ERF-HvQ3xH0{v#N;@j9 z@7)GPpu=0;R4JJ!U&_mmvjpWkcloc+rbZ2g_{^*^-=qZfZ+?2r((dk%@o#X7`bm+0 zLj-JFUfO}qv)&eg<-xqd0J!t%T~9+Z#iJFcG=*UAJb2KzJILJdO!0q$5Ztjd!4wQ{ zFobNpo1ei}R8zAGIqijMpa0&O}PZ{ESd;r;9TA;YdL%a7@1 zMMklUi~u$I8Rz%wAlJ@}6pp4F<)j?k2fHwBHQEr&Z=yPU4S8r%Xv}Y;lhY_NT+Pig zhC{#^Rxyn*Ucr`<*0M90k#)_U-YXYbF7?;mWHb+CmnBwL>bN{I{Xm8zs!p?v2=8f6 zR7KF|JiWZ0Uh1Tu zrOV3KSb%vTKFgQg*x~}^Mmz(F$+1l-U*&z7IXKS0tJ~{$9GJEG#OLNHz66hR+W* zIV)ZnVbgBm$pnotpy=u0;em3^sF9U}y!IPEtAQ;7KrD6JNtV)cP$MeKW%_dDu3fuE zipF3$*FLRi*)#O?^kqgOA|idB>2l3uHcBv>oQ8q2Q|P08Y^mBcUnWROCN&i;=xgCCedSZE_6Gw=$d1ak++M z?Zdf8_G8SNxo|bZe43z?GAAdV`ULfTef_C^#yb)f`!r#7d~TS{-A=qNMrQM<;&&9( zv<#;Pamb&0x1B!~mY7)%ZO&4i0LDcyWfB!ukOExyu#bnJpeKgtPAycQ5xO^RSm8rG z;Ql3%q~!!h?EnPvK-L2maHjx>bl?%d=7TS+lyv{~?zJ<5HE|<{ZoE0De-cYfZ$Xut zIH+%(pBpb18WxdaAFmtyO}WGhzljS(O2Y)bRCWmm18?qMAWUil;bFkHD6hgHihR0! zd-on0iz94$t>QAe?_oEgpZy$$Bzo9?UEEfIjY?)$hjS3&dG^!uiQ%D7eoO&~=jXo5 zD+6yiXl3g_zNW_R`vPnD;U+|6np9G>U!me^o%-w71sVFo*2~f|GliSI2PC$ZihQKe ztN{sKzi6nbea0@c+qHQU8{3H{Ps75?f<-ma^zJ?G&GhrUMqYHs52*Zt>-zcPuB~$3 za}PCGd9~yHB4aKWJZnJ8fX@RFd8hp-z-Z+9jnLrKM%P2A%YwM@vss_g^$HA{Ik;rN zfo$w1TsUGi(bLm>hqdU+yfROpYGsqJ#xS4a!>Rn_} znfO0{=-q%Y;K?0Xgp!JKRW0%^f3qoQ=gNlaC0FEV$7!iL-?x80FJvvFbMPhi52Go_ zmZWehV@<=$z`b>A#M_v#ir7OptOQZ5e|>3p|MSRc&oTOTDcEV}G>+4IF#kZ(u-^6$ z`P2#x>P}(d>eg1{mWwmv)`sWrV*cM}-5Bcc8!#r?)+dMRPG~29Ac1k6vE6(6*BL`~ zkLM!RpQ|&xO-$Ml2X&(*#l&7-&{@~F^#EQH5_;+#U_okA=TQCRdHg&%g{9f2E=#+q3XsMiWu3&cp0LbtqTHNqx;1m!KLtFiO1V>o<(w zrS$+h-1nu_yQ=cOn7)@(^zd*}MQ_;*yjq8}?t`5BQ_KfNQlnS(iiIFB7$0T^ z^Sb8C6tV4Kpu)s3`)AbYU9Z@b-xv3ujs}PiH$5S5Rt=6#$`<{=1lYG5s-XQ?v?P9j(Gpwy^HM*ORTeHDFrN%Nt z{X2UoG$JCRbKg@m*+_nKd)KDg24T4Fjsx3AknL9Re^4veKb3I$)&`CR9CxqHmjT|h zJ8A~~D;`NX?=Jd2GBeSO?CcFEcyv3IBr#-@+3n$cx@z+qSf3bi85^suMng#EdG%t#mDhbPx}_xEpOWwp&1>$o~9Pvabg zQ5>WMUT~Tj&f5Z(*)^p<>5OcKq{+h_#GB5^21m>6<1g2djKv+khMY%7kR?2^3m^3@ zVV*=pIpqmswKCYUMb$==XdK?2_gz{$-e&0U{d&>I1VqTUc0ft;#mjCRZteb36(U z9(I}aFcBtUL+}PSyK?>Zqg^jx_nZSwh6>T4MNG7dS`Mpd4@CuHVx#_N8 z>eR1azd#&1f*oZvxD5$M8j&e6aqny#v8(Mjx6*(O4?z@h((VUq*x)Mqb?-c9`;%P9 z`Y{#|RC6G9BfyiHnHj|k*Nzl&1#10l9Mp)PhT#iO^-;_PUD!YsI4*SA9*#G5(VL(_ zp{$le1LakKiDEk|>sO-e6B(!u9aj2dnE>R3RYy?l8IS>F#8^S+8%4-Yg9hbAKU7xbQFzd-D@86*KFRnF%!pH zqjccdwq=Xxl@SvchCakai@dwZ*Sk%>-VBb-%?fGNg|9m7#;2)h`z@jZ6rM}wP*;yJLD)}xoH89`wGz<4$&qm2Vd#t_K ztJOaa2qWv$=pmX0gafpjvoGqiDmKjT#g*DkahB*BUb z%EzfDo(68`*~Ms#Hz8VK1+|Owk{v*?pPY9o`64Qs2HlTVtAV4f4bZ;`;l%Tj#NwLF2k-z#BlnEUjoiwkt zP-5~j4f=t5vMwKt?melaGk)SB%r96Zg#Hu!r~vg8u1kTa!LYUF2xu0e9XBX5Ce-9~ z(@cR>1M7-Lfp;rh}IIdkM8w3QXo7SlM^zQ?U_cZ%(HLWZ&<2~C$)9^_5z?zJYmdH zqgmoYWu3mgz8;mZ98wa(`s1thxyudQr*sYJ24R7u4y4fQ(;Z*(xbBm=`17`fwuI8^ zcfw$4UJjqMMpcP4B4B^2BvYdZwx+t~^#l5wHY?%xv+$9$b>eSeZdgRdg7b;6wJe_- z|5>>b{dTI(?2oKT6cNXn97Zo1bBkorX0tf|=X7~kF5HyFPy?g~1>m8q|Cxs!K8x*2 zADUC20ny!^<4ANObj;(sH-6qyNic-uHCws1{xOKMe1>9pnrZAih8B{zU7ofbR#FyOgIHJDyT3I}R(GLLvz96OkAM^u@X zBP$+T16;!1f3rO)ai!^^!FQMs<1)3QL0Kj}6nG~b@L5KWI=||87+(YFUhK8RT=|W( zCTA$J)cEn;FGyopOGfdmTK5R$Is&JkzrV-TtK}^WyM1+u1S4#tOLuo;ZMtb8s;s7T z)7Bol6H!uQxK9X$*)Iz7`SkGxQVp`=9W7`7{*6I4Rs5kHs6twRmRIf&3?e(&cJ$D! z-gX7gSGs$WdxwTzLsNl$3k$Mg{|b1WtU-RVP_HpfNP^^g&?~XCaiAq9H714=G2rhM z^wrisCM;s-+uV@HDI3@oJPooQ$}=&b2yksb{HXBCXiBpPGo9I?r8@+3OMLY8KpcW_ z6{$nqr*n(@)vJW2hJbrhYr9@(KAj$}V!v0>f*8yrAGPI_-q>?ni1QJw^&feGaw$ac^ord?bK^qwqf9oL>RJ}d^HhDuA&w4lC)2czY- zp%Vj918Zr1?!yA#GJ+-_nmln0ZutYt~=#V`V^-kQ#VCxqC5yKYQ%UzlS&~5 zwFf+7m69E8P|YC&5YEIiQzK~*20c_2qiy-3aBbOFalI2>H$Rh$$Ae{5+55@p#buPS zC?(L4cE;S?Ji5jhz!pLhxi6M-JNnvwE#O^7;X`FDPsrKr^Uvsp0gGI=jtPIdp%HQ zFC54nyxd=hP|(MBYAU7j1ix|a5E2c@eO0?IeA=ec>lP_MB_8wN@%1+qp_#?4?B5CZ zq!*uyi|bCuxttbwQk27k&NO4cp-q#=9>%(p0@s|j0=PcM^ErF=+1E~VC&8gBz>~|JYbUN>W{YQAXS6IW^M^0^J}!Ee&z9kQu}7bb=4r8MBCXBxQ{0nCbtK2qdI52 zFPeaxN67S-T;k%F02eWl%J=%omw$FX@fJr@?vV_+x-DAK7Trb*VODf(JP8Rg&qsR|4BU-NE|RrBR%D{v6B0+FAbc8&s65xszNWjZ@Av0B z*!P{XombrhUNPC`N4fqeBleDxsdY34aE>R5moO_W1bhh6eC}=64a~kX>@E$lc2PQ z;Gm1uPEbL2#tfTkLJe`pgVlOjo>u?ey%_I^x^R>6=LjJmc=NAZ`J?oB#lZ#U1$kKY zhfyK`5oKAA|184=ed)zS3cAuWaVs$yhv_Oh=plIE%a&K|#LrgfT4z*1wyt|e%C6cA zx+hLlpeK^Sg^_MXfBFwuxle0S0a1Klqnwe(3?VuxDKc2+yLB}Z6}}0q!yj^&>!3>% z6vIGUes=r5@Fe2&00gQHC(dJ}x0{MveCK#7uKq%YNp0;YJ`D*8T|}Ih!xf#bpg4N?Cjx-DBn! z`RN)}&SND{M6A^i!P271YGL9}CUbCw;!u{2d@K5kSOpA$#u@y$!YS|Ze!>$%H2+y3 zS{iggSam5LRKJZEVKPHCx_93`h7J#RcUYq=WtDh}*N$)yuI*oZ?B|3wzHJ;F=^|!i zkQHq!S?9mha3Jx<_=a&3}5x~13uWwVN&@ehz;>lotYfV{GK^XB(XSpK6uJ$il^rURF%J9 z<_c5>mJ7j-YwzA^yk=+hu+Q**0N%>-vP!EDu&x7ya)*}$4S}%iVw0k648|R8;3IbU=g;IuwxDcj3_rV`i)6g1`Nt|L_tlO9lO|Y zH#j)2X*weoN?BQYFN%J2cZb8J0+~+c(m z>gLAtCFIOQfFQzk;1*?;Z)5)%NjA;obJ#HLCVb(M(e{)kE%D`@jilp+ojm081M)bQ+)JtgE+S$Gu+V^r%M*VX9C%r7kR`K zT=wbHR}e~=`2r4YXZda3f52m5xJns{#zn}W4<0blEZw3@fR$EpdTJrpRw?{Nl(3nR zPUteZkJ`B=aO-{(oWzoM=4E|-J;EcO0{Ax9fqLE@ANKmqjruGm?5I@!Yz1j-=hZB* zHoLq{U!Ui~yoVZ0k?s>XDXs}Us9h^i4!v{+NVW=& zU){^cPMjb*!iwd~HKL@>yxYb;9EncC|KDs5v_$l9w39{>OS2O1CyZPFdo;%=x|?TT zV8Li9O?4&)24zf+~-_%UbxjUAw`%Z#*P0DBohiI zP8aCUS^0laC%#u}rN7oYgF!AWEIOMKladJIMl9bQv;!G;{(C^hj0d3U4}{gmpy#i= zGZD|u&2n>bJyGy#@ejhAn=d2Li0;=t1N<6liGC0`f8c0}f%6+PDsb!;NK6pFj`hi# zy!KX2pj9#MPjq$!@Hy$(q-?E282aHBwoRAu zsyfDe^nZZS)Tq#c7+%l-!ov97-5Xj%qq+vK@6)<|rrr~>7$T7N{^84|C;N5f(&#m} zZSWnT^ZV9$RO~aL(C`6ms5@bZdZC9|7K&%y`hnE){N11rx$&~6kx>i$0y-N-$wZUa z?h{O$#ARk+@D&mP+_JkXvhmIFMM&v{&`#Wn`|(GK?SbJ{eV>{VEohX<;_zd~j-jH< zKF22B@6h<{wX(AEk~{S)J{bLSJD!~aAV%^x5+{S~V*m4eZlHCk?&=H~e1HvrpcEV2 zWGe>J;oB?c1eHCDmuwLofLikYuIsIQ{Lz`M{Tmm2A`>!=QGu8GZn?T3xCizk^73jN9{@2IHl94Pj?V!2)qxC3b@Mv z8IgnC(@lF9FSTJ1`C&9v1i~*Dmh+xQ!|!R#XHw`hPp!;E!#L2)PDjE{(UtBe_8U51 z3n!>x&?c!Lz`O%B^Hvq3%!hv>J007x~fb#CmywLkwE>u$8ukjKKudaN< z$&)7m0j|23vMol!h;S&Wu59~@&!sXRleRdc<>gb8{EN^;`7kGG=o7wtGH3XgQnZJi zf>o+vGR)c!gP2jPYR^B%Qz>O5I05sujHy<4(rE4N^Y9Uzs?$%XA~%_633 zlhSJKw0z74c#j2=!iLqf23%T%`1zKXWo?~OA4|BAHUy1chKM8f{z2CYpK9zo9o&Y- ze%Hy)BfqUP38I6=*TbMd?BVX_JE*05dwQOY*W=Uwv$?ch15jeA8#jK%*r4*k@kIZ1 z+fZ2Vv4^Q9o1I&A^)6^I`zH5$V|_1l-W96ffYc9&s2-g5kot4F=}1VGuAi%c8Y|hq z)G1M$FMIdyP2MJ|NS_IlwpICt{zv#UU&o(zt@z)amLepq6ytY6^?;ZKq=6+6>UTK5 z{+Ev*(S$`9d3G6B9Nexrl97N05XR?&y{q{F#0wYxQ*>@XJukKlHr^biL~xwX`hU!$U|lHd%ui~2I?OZcNl zhOj-sa*bB@bsTc9a5b3gzbadRpW!u%EL5#?ikomBjep^X@_S5D|F3MVKlgx{lhdhT zC#*`N#edTyd2ZbLucm2>2|r5<3ykC$85~Sq;B@x!SwuVlv)y{30Ol`x1{Q<;w-Re? zk!WEU*yS46Wer4}b73t_*?8T%uNN-~AcZq|#e-Tj5MN#NJ!s=acuNW^h(Iv;UG!{4 z=H)0HyHjA^XrED}!r4z&1<2fyk^QpDuwpk%nihNJr&*#@qp9{^@r4^ad0Q@?8Z`*T zw$6+zk?rhMvDazu5D|CF(m=RPuwmraQ(XTfztUoE>EbLrfoe9%bpi3O9+_m95MIqQSoc2z6qJ3}1@LMMc0M`)puLOa}^DFojk>gm>9-2@78UYpfS| z`V(RlxBb|kKS`GVgrhz3+WEvSo(@~ke<#`a{N%?L=cp%7`lDXKL{O(n7K)U#bdAlL z4I4Do)hn}w*ms3-o7EgMz+>-n|2F;*Bncd<_rz09l*A_`7F$MR=Kya#eP!|zNXosD z+ZbaIQ0645Kjv=T6*`55hF-CK$ioL35Z_`~FGcyCf56D#s}em@{n)Xr6ieuzKCl@g z;U|wyLmr0v0)xYX(e2k*^L1q^mI5^dLtJXZEu7VlxW2grqzjl- zUW9Q5s9UWAYkzyV{^H^0?m;XKzoi>MpPFWQ2`*>DU*%>96Lody&`mIiN`)B|RULSd z%xW);u7XKY{ltk=J|C*9tFbFF2+&AgpFG|hBnuzhk55HYUM09AM~*WH;MkT)`W@AP z-WaGh&bbL+2||@hbhEKsRn@}-U06F6q8o0Kp#supRX)JZ)BiPQeZw2_toW3s);98- zH&42#UnqBVOl}cGh28P2SKPZ>2VOynM|+N8OJ`3{W4fvASSv_+8CltKkD5Z3&(+HW zip)B)ELF>k{=oyi?~N{hlx``{60E_K0$=KSs>1tbXKS0>{dNxVk%=YM=;}8R>9|Q{ zE${=<(XUc&LteOOg^s|%reHH~uJN%kw2hy^vNsG53<_dgzrOO*r`QdJ7Rq1B^lEpum+$NlaF{{mFNRiTu}L;M!<5G6ckh+n+9%0(sl#o&!T}&cPg4f zT!L`{a1~0}R>LfcgNQ^YIW7nBqJ8oF%gZmKV!=I8GxrolR!C5EtB`n`(SMiv;fK_I z8JWoQK6BGqB_$=(j<`SZC@~S00clRPB)`(rpqMFsjXS)`?)~S=$`{zah^Y5|$6vYl zAU-<^kA)gk8tuc+w0?t3yO<} z?Y|><6u5jSyNZbu&#)i;PSDgv`^R4bIFR3_q=vImES^2Cd=m*UrDj|&^ztR~p}QvB zlzJ|W0{y<@#eE^lX%w3HrUUEhFtG?3{P+&^fYPXGH}{ImL{Q8!nu@Mofx3e{3o=!5 z>m(+uB%NjoyOb87k|1!5Z*g!Hpw8*5!{UY(5wRer@MxzdCtp^}D=2(x6Fd!4lr)5) zVnQKi(S?!@qbeuBKK8n_kj3>6fnXPQLd~2?*?!;Vg#{Vz2dR2%L3>lv6>t&2D~X)r zzka#(KDn|IMHo0@VlL%)BI#rXXaI*onp**pfCEvB%3@Rz+y@q0pJ@ESTsK%NE<#;V zoS(cuR5Lj_iS@o@*ztm!HNoJH9pEPTrNk?K2)@>s8H2Co)G?qRzD30$mNhMIYw`0# zy~nJrtbWO9HeI8JTin^bW4VE()3;L&5rV7&EKNsJ(DzNHBL@p2bz6*lyAv4rG}Z7J zgZY|*E29g9EHU=`Y)HD|*)Y2aDzknSMa2@h ztICgG!vu_M1SgcZd4phN+j*Xq}Nqmj>S9T1B^(#{b!Z z$*4(pJK@{PL<0|X@+F{RB!hVkeI^=eR;*Yd_(k4Et=6gh0dF1nadCDsAP7Ml)C-8 z02HyU-@@oKvEM>dz)r(kVjajb@T!hJv%>m(?aWEn)0>LSbFrqv%fCL_q35LAN_SY(#E(>rKQ|Mx67}Ze|+^WTqTQ^_v%l#GrMRYoK2s_vVTF6oas$`D$XXyZ z)HokSMV&|zOEFPo-LhrRp#6l7?fo(gEBJ-7t#-qDHmM7!JSH0{6rj^Xl6>5c_#!cs zse3uDf$rvprK0TZgq$gFGmX}bPTcHsQK-Y~80b(@_3r_BIe}<-5#4$~;utw=&H4;s zhVrzy5(dg=Ro23+eR~i&mGqyDBBcWb>PDyHZuh9!GfT^42W*TVKU^GOk@=x5H@GoU z_{?>S)ucV_aF zBx*uyURKoAky%I74+z?|g*C+Jh8c1*V5i@`eanH~r||Gx=sWgF!-IqT_S);rhnur+ znI%b}p*{7BweDquGdd>UkDb0C&eY^tb7*}l65#8JFS4$G@h#92ErSj?cz9?*XjehY z;}}#i!FBr?G?*jocN4qZtO@0q!Q}Q*K;TEMY_SN9uABIq8~v6S(CH!NTNegJ?qTpD zTNWk%IT)8 z9wb9OrzhG93$l<3C88wJl^uRDEIQg7@Cpq8Mt#Y%Sf)DetrJ+Q9%KZu!}G z2J`0?@$nI2Eg{}CXDq=kV6NkeWV$2#A`K~yoXjhHTpij)V1XyzN@saodHi((38gmf z+n0nK+hU!J`xM!FFZgnQEmwhdMpL)s7v@2kVNEg9`BqL{*Se zsa4lQhu^BK9>W+9ou?GtEr_zXX-^||vq;kfqz$!Q!kD@ga$meYi7ujiL^oOBZ|6H5 z*pNQ3*2t~0Lkko(k#!*T7)t^k^wZ;8o7q)YS%6H2d14PbFNHDVv=xMvpd+l;xZe&4 zFkjJ=$jxwZQ^Vk@ey%{u?=NJs@}vA)NGNA@;r3Trb*!kU$dShqJ*&(F>y$b#G42Qd zs{sz?;^M6GX-F&s8<0ba!O$QE#B*VoaGH0a%p+9TpN(*dmcyzRN=K3BPLI%qTL}GK zX^-pw13!^^v|MwpeqB@3AHbWmlSx5o?Uj}4vyNj0-0{F$6)}pZTZk0-^QV>Fi#&o1 zl=8lP`xfqUm*6>hd6Z?l9LW&Lm6@O}cNtssWB46tX!NaF`{frF8bAJK+l=rC*fP@F zn^ereo}DXU{v>7z`7VJIy20fqBw`sHYCxG|elQyg3kx%|bw_sHvNVL3R^gz}9tUrx z#oiFlb^K=Y1|7jjT}Vxi!yXlI56+X3OZ>|)0WGnErObeBDw%VgUr3nd3-8-VE?EYr>M9?B1v8=#p>BEZr( zudU4D>> zYV(iR>iSU%Z>I3V`tH*CevKVn=zh|SVvg~24$4W6e>WKALU&;1*Gra@l8^}hGMb(H zIl2^6!TkTnExm_>v}3#YSvK$X!$ikCG}s}s;4Ay)Sf;eytFRKOvB?t*|M75{0L>68 zT`B4~GeF3kGcTTQ2cJR`K50Kd$H)(1Ny$9P4$ldcm&Btt?!m-gh&i@qvyKOfxcx$~ zMm`xO?hr63_I#8+lK6k>R^tkkU@FxCNBdvhYPD=dme04>(jMcMDl;w}yy0*{Q%f`H z4!`!4)Q4u z^fsr0ip#Ay#tsG#Pmy#>5+e_y0yG=2Akg;VzDNb}3Y88D211Cs%wl?IIz-NM+yakv z{#9$@o+Y3ytzsJt@F-oZPOAOenr79?&c~-6|4%#5)m2)@^rY6IcDG%s-48Bx*^`3& zq9gn7zN$IMNH8NCMc447nHIDUs2SV@;wK}7A4|Ll>$-Da%)k}Fb=KV6pf0!daWQGOpJ^x#uwA6eh-s#owqb3i12i=iUA#z{PuA+DL4d|s2)Y5zXJYlj$ zF1RO8X0&7RU`+P6@tu^>vlM>K2`l3iZtR(5OBC$E{A71fF;F+w_62|vB2)i552MoW zgM^96GvJp_VHzfFNN|~H!EtA&Lae>=-FTq zTn8HkcX$9(Fm0?a1+T2dXl{y`&%PR4ckCzxYM|XxnE81hOf`BQJ(1$@>+Mxgfg z{z1!uvH0~es}|7aX=HjPd=<|&>_-Kw4X={b@t??T>sPKQs;+85Bl8%}n~)GX4zo$v zNQmt_&v7xxzDW7C!;lB#y6NL!Zjam1lxAqz(2P+I=iX6I0_9x)xA?Flos^uCN~B$a z_#zvm*gkswdb0`@XID5!QT_e`jsndwZp(ur21UP#wx-j(=_dF8IdrwEI6Z{NBqTL z%w4hWcoqN`DV%4pm|S;F;YRaumB3Z@vDIbqkh0VTB0C|EDUa_n*@q0o3t z;km=fSV2He&ZPT}RL~C5vnSNl*3O3ra2*kY z%v|6Mpa%iq+!taaksg{o^afmU{|6+a!q9jpOL_&`Z{OW3m+jQx7=GW8s&{Q4E;Jn%0DKL#XSh@G!uPcigxo&uO%? zGybfYA!deu3tx}CAX^Z?zUwC>v|^XupnNmb&G9<`>0Ses%2ly$+a`^ARPH#9Fn1zL z%-!l;iCAQm)>Pt{cKxx-2xHMeU-pCc{{%OJl_08$xD6*Cjhc%*A|fe&@gALkbDNZ4 z!BQ9EIezpg89+uR+Qp1v#Kqb*YqUirAE6#wq2|EKr-?`WEMovaRnUOqUekui!<29p zIg9G~0YcL3^BVh+BijT0gYqF;pM?!4T=U3kLkIxiOL^?UXAxpWaFTD%-a-fv*d8N) zx-A{}rNV54!km-gPd5BnK7xh_Vw^71LoNm3?4K`u5?itVh(u5q#556iVSdgcx)d|XrWW~+b`QaGIBoS4YMRm0E`yZ*3d|L7V@zgC!rlwUV_sR6Jts& zJ_2M_e_RBhp{#OhdsQ=j-vbLTLy1j;n8f4AIt4Jx;?L!0Qskjq zDTP_kp+&c`#s`vMg<@`YCuMMcIYKG(K4e)77gNZ3>Lnl765BEgv~cUE9~Iqx9Xzl} zHwCruKn!q$uh$YTQvOi0+(51>7*iwL_DMpw!q+t|@iv`(F0^ac8Ne@a#acs%z!!lI zW(9im7-XcSaoN9-`dvwPHHnJ=dephGTFgS|l5(j!52~0_1mcLy_&t+%gc#zXx7NZf zQl8|JOvh3+(ZeSO{SAZ_P71lLiiJ|~M7F8T;sC=YE*!6McjG-AcAb74W2do@n6CcD zFbmX`)EoLQjF?$jlii4=6DA_I;mEI{ogDP>puAe;s5jfvVR=tsOC%>_1Odfmo@12w zClh$IpDWpKBdiTrPA)|lwBqzb#KX-ED)Si_cu|?>WU}b4C6o=1(vqn$)VY*S4=wuu z^nyNqF8@y}gU?T#35-eg!dG@PJW@wm#c%9T^q#}QAbqZGzszY|w|dY#{ZQ7<#KZ*D zZ{?->b2->yy!z=;7I*e52eFh=?%csy6N&lFaK@9;7{m{dbJO7O9>$aRo8PxGm3F!- z$jG$3U5AQ`l+eflm>~=Afy*u3bdwoW)QoQGLw)3cg`NqlqE@+aXlNDd`I)>wV}Qjo z^xb%;2jld*=w1Mj7gEEBkq;S+UD#}fr=Ep_JvI1!0_bXJ_0lDaFtXwU7vP7W&@$8B z3ReJ_2u5*9OXmZN&qyny>6^@BC}GAdrY~n^Uy*^nV&2j9-(nj_6#= z{QJNPBHW*5n;72kXP-}EMWYuI-s5w+LWt6ozU@Dk<5a2Ci<_!$s;KIs08(l+bG63>*M6x#1-W9u0BmlWcqH`DX1F zF+sFqLe^kW;Q^_Enj7`l3lYy}O@p9MuC_|-7T64-MIMdtPvk7F<>mc>Jqj&w&+Gcv zp0|jHU=P#R+mvKg%)?mt+p&nFy=b}r$l!v-T$ZKbE48pJY>|Sog6OYKwTWxkGqm?I zn3K~CQX5+2I8&$p{`Hxtlytoc#T{p-oH_4u?1_dXj9@6(CULAv)e`FgZ|66pebkqj z)om5L+ZU{%^3vjSlLm;>Xzc9ofBw)t4kvY?jvy8xRKe@kt*e+=k&PY(EC!T>sG&|L zX|RXc5RVyhJ@MV+`N;Lwp>hMCOnSQkz?c<<>y`;9eL^`Z5Zp5|QVdQW=XjyRwV<%@ zvFwSYI^0;I1VL2SdcAy7`OE$FrVd(wBXHQI!>NM!7k*k61vvtosAy8BmHV;2+A|?(fvUoJXV8`yDhtMA7!+Q^U;DEE>)@jMrGwpjOigWbNyE7uC!LT+zg#Im3A!q($Rj13kc3=9>R}KcO%n z)lWu2knvE~ihCJ`dvyg$Cay8LjyQhR!=uI81MerX1Wn2N62pMuUCd9#;=use?jX6U z60~|EV8wH87d;!$-h;Uh=JHF>4laB?q_3wt_Uze%%Ad%xGKG|l_Z~e0rSlp40`x)5 zWCASL;864ah~b8$mHv`DUGGA!0Zj_qv1q_jGjWbjPGZBQf!P5FbC34H2r#lAO!CKv znnh_{=$5#IViaDn>rp~L(i}^EFIYvJajM<_-hYm_cK~2n`W&GhQ1&3w;mx~kLhuvk zXmHkG5nuRcNjt#v@n9juf!xR72jC)>9fiTm^78Xwrg6_< zbJkQ-y9gAvG>#CX9xnpL4SCB%_X2M_1C}G=ynp{5BshXE>ZS(>9RC`q8*SGLOLo|b z!J7ZLOUf<*ryGIca@_F?f+^yKYhhmA6@($j9iqE;cOnf?KalL1ZfdOl2ZN3hHS>5H+4*QJ}IaoMC%kR`wk64H63B2C+)ew>B&y zsfrL)f?R&g7^3McYA==sPc}p3JaXj;3AAt&U(C96<>tarW4y70z%{^VPWcEX#0J)K z4BMQXm?-b&Rs7B zq5@m7b{H1!fV+3=&gDo1%ycX+T!DX^3X}Lo@nr%*T^M1w(-9+Eo=smun8j%?iNQ#v z&WN)TCpKf(H27^NeFyj8*a6h|i{2MAO!meRFlh7nU@OM*J8>;sb4J>labF)o#uW3= z^+RYQQ#?U|KuM}Ffl`7g83gwK{reZ)_iak`yqZ8x$>>XjJs3SUf1p7TWC++5& zy)z(IaNwa6)?8!s2=pR&f!$%ez_z#1{fO<4uB|u_-EgfnM%P~l^$Tja44p7ta9}vF z3W|w|iHg>>B>=@_ogv+8<-4`~LP!q9P&V~HSSxBJzY#9iuBD#Yjy)6mFOsn{MJE6p z4j2a^G;rsj_J2+)^29*vu>Mn(~4X6~08vt?t4vl?KU{#?egFJWO zxc2PfXIHF_9sc)}@1}Xw|2wG_bw;+M8Ui^sqrV+K)ps|EQ{S!6iaa7MDEv(H8A0HK z;LyP7g89k&lwdf+>hzxrKz+u^6Yd$0KC<6^HC@O$GtyuX06TCg8nDatO6{i6HR3sA z;P1uT1L*2O0hM$41noCDZcx8Yl9#t1dsxDiGzf()MgEVvUji_T2}M-0Ky6f16uh3J zAR(A09p2PnV?PC`1{_e9-vk@u8{Aet1tun@NisqNgA0+Y@Q&z!Lm8_r(DsEo1PTSq z=5cR7wwDL;4DA*UAezU#%=0*s0eA%jBpfSkaMuxEJseoHE|e6g1>Vb5CF@+cAl&YT z>ePPF5zQI0e0-nZE|aSoZOyAHDC4Ea=f$)yTr46H1Tej4MI} z+PKBr)9d<4_bcj_vVAd=IJ*eZ0b`*6+6G_&0psFgWoTL!bOK~Ei4!D}AztU4BN5+xiR04>04PM*O~D(2 zs$AsUHC4{}+4j{f~A3#t&-`q7af%LN?i3$;!;$ zME2f$RFV*~h3s|OyNswLD^6Q>_KJ+i$?0?-@47yZ`@Vm;|APDLaeW?FU7zB7zuvFc z@p>N5<9R%fPCXzy;E?18=(L{HVL7D(Bc(tH^t$$MQTTtK%K`>jz~RjsH)lwgVTesm z7KZl;Yb89050j+~eU1#_)k9Lg{S(BBe=T+Ny`CW$ZXgmK9l_04V;P>m21x`mO|=p_ zz_zP0Gc{nBF4J=sahHS9Rx*^W?SVF!06B+z0vof43t;=zkX)W}h*wCS!RK#&%>=dz z()%801Mm3ZDP(hdjdBs}AUW_l+>OB!*O*STbpep8gxvsWs%9?1+XL_{WBnGiYCbIH zm$v<0o(WZf;y%eEm)6b&t%YoB7`8Kc4d&OLgpk8pMUm$k>W|>L-^DyGN;RpM(egPIAJv+hUYStTuhs?QX~B@^;#{!T2HsZFTlgL@oXcNfBty~JiW})g z=U2+(xE?`lH(!Sp&n${!?o>HZTwTpOx_#dVXf3?gf!m}G5FZntK*xUzSEbr;rMc`X z;D2Pm2rn-(aubL%_yV~eT&cgIU14hrk}+lYoM7c@St?qq`ATLEVh!LA(yPc9qNIg> z6Zl$M8Ud;YGI>Zkz;p*T8F;o-%7D>PAlRWUlF`y~hMRi%`X)kFI|dAu3%D59b5aLa zkZ1RKfn}L%)Nq07W8f~~)qsDg_6enrl~5r8HWfkMu&pH(;Iy-97Ul$;uBY<_dzRT~ z;5;kk6`x9KuvH6O;Xua5CMUj&Vb!QarljfrE7_*v+gFB8f4O0-1aI)~Stwsdvv4?vxU9~ROI;Q0ih4`MKI z-3?(DJT~DHwqDl&24b086L_dv4=Pt=e1JD71vHeV;pw}C z0p=O|#YI-Z!IkMQhY%d&UJN53I`ePoJ3p8vMaB`eDV6^!_y5Y^++X zc`)4)3B>T@VB&@i(8dQO7a%!??{~gWZFye;IHyy%?>< zfEXAz2ZPtPL3IEXCnVj28a4!PeztVzcMR(=i{S&kbKjWrH|R`V?ad4-z5`Ver6X=( zNfxEXtk`mZ5N+zrcHIA8>Uy1-CPZEDP*e|Z07K3JuK zj{XNAaxK?Q5Hc+zBN$*D$Ro%P-001r*KRmcz4zb1F1VMx;}6?}-cJV}zje?kR%O`U z-Y$fL51FBC1m!Ngf`QB|(YF$TX%5wofrOSMHvq{pQudtaGUKKe^?EqWWLPG9E(!YUY3 z9V)mAlZgnC**6fa=@}UMF37_%ftRg1;19t80jvkVQQaixiHHy@Aee%-EgG|g0b5i* zsF-^*hV~+bAifo1n5WkZ_UFjJN&OT?L{X<3URK6Q{enpnTBCHUt@?mjhKI{_iIO`w254>S-?iF~fD;2vL_Zm1U!dFyorbd%%^@xOOONUP zxpGk0fZmn;4{>{~KM>lW_R$>ZtAyo;z(FJKmlRL{6bW3Rh`^=SALP+Mua(ajE+c&?MZ>7R-gwM+M&L6>R^E@Z3tT-9+wuxKSZ`JP+Q05)nvf9J|E|N7lfw zW)R9GL7$u;a|6j-7a`2ptW^T$DdXc+`wJWpcc+x4Cm@Ky$y5b8%clTf_*8SC1o{fp zIlBG1e{XLez~!F~^E1|nsj0=lQpMFd7TDuAij1!LP|ah45n-lnfMY?vCd$L3?t_KP zZ`**7k#&{>w&^*4GeqZLsGYXt?SlrnKWw0tTlmc{8z>_melcXo?t2e2;$6E8p*DfI zJ3CoIGp6=LCN~pP`^FNGI7vU*pe{nTL7uj>QWG0a#vVhx1N|T!k>K|QDc9mxNMcC@ zevlxAUz@aNpB`=g{vGF0y;+)D`4TQX8Mub88Xv(91Q&DtG&QKAz*1ao0FF_Djg1Xl z8GNvi;H`9DGy6-$QJv=gi{ycoRfFlvP{V|77kKB-#TF4s4%h?0w3!1rc;5h%3LfZT zz-ZwrzADTq34m(}QuS=wLcN+*;Kd>Ezz=DL_tHUg3DQeAJP>2Ast5qi0EAob|DV#n z2q|W91CoFaSZ&=S`9Va*w9whXPc8!LV1PDkiG5f4*3Ll=q~thZ5xMX@T6+S(HoSv) zD8o}z17nAbGD>F6Kv)taw|BlQasWl)W!lG*?a(a!=#MLy|00#j{shRX02;I!Y;u4Q zt<-{n{RzV|VxsJ-RFKLC1?g530Jxp%3hNqVrcj95ha8X%-Nte@$OIHaVYW0-@<%Lu zeoZm)KtcL!jooM z5W;8BFt|Jd&k4{$v;iuK82~2T{s43IcRCYr9)_SPnifHRZd_A{d$a6zMH=Ez8q@qzm4@eg@BIgJ+p3 zhY18Ia9atxIst9Jb{k&x+==Y966 zd(Piq1&P-E1fkqz_!MD|rcfuaPxD74*xM#2%^<^g62x@S4-bxaCI{dqJSfsKJ48iA zO#In7wYU!~O5iQHag%nBj0nJZ83*9GF`(vH*#q#OtjMVQ7(TEBh>=9md@#2K@Ya%d zl19KDUCuxm?A&kcA})xw{?5BR@Lh#GvU?{9`ZFZx=&~RWIwKGP_b&8L_YO@{ywELw zbnjj&GQHaE+lVB!r;mGK-4SjX%iJ1Yg2TmqRMY@^@zVKX6= z68x}js(GM9v!}m+W`{H!)d9m!oIxziVtE+2HzleVQ`z|^@D>l93wkVZ>bg&6^jTfA zXia_rGU)Z0Phq#057WPX4N9`1GiJmwwC>eq$XT zN*_Y)@x7vrrik5d6_uanyHU4zJwZO#_-Ivo>@)Ib3NG4_mnbrLFT`sH91Nr*da@;J z0tm(;YsFQo!{~smaAVPxoY=*c_qe+A*Dn;?)c61uWP^YG0^9L6=pRLQzVYDr23C;S zAvMA5!$i;sWo-zT^9u7c!$v5%rTBI86F+U8{-Tih^;! z9->mi!@qbQZgRXbecVCWu@AK27$5W}_OH0@@cjb8TXggl`x$Ts6dw@i55yz}ZV5b} zsx%KDUb6ur8@Gaw7G5h3A`~uYJ;e@H;a0P2JPns&uHuxQr+nKrYD(VB_|sbA>CLN! zMN`;C0Z@Yf@}$cDa0+5|8;nM23Oo)t)&|kQo_5oA{2q<6%i#RlvVzVXOhO<7_&qazff|ShSHn=8tnkO21!2UmMuK(Sy zP}Z;k?uvS&Xmu5_gw7jTA9Qcu*Rvw#J8J z*7 ziY%qNR)3vwoq>E_Y`uEGiy#I>yV&i-=2Ukj1J+ddxVWQ{OC}gwJQcy2=Q4LbHZ?V6 zM~Um{d!fbt?2ilvB*~)$8fPv66J^b9u^1_`@j8&k`O6iEq7LTwAJpi5m{W7G$W*3T;Q;MIN~dbUcQT*gz#W#DND=zW>=8oH{kZ$ zB>2b7+}sA!^)WxrNeGsy&7mW%JG`F(F?`GNGE;n=c@;diKd5WVb`$-Gk@2apAJWiE zO99J}1El$^qTJUtLDBKnb82*aT;xwSZ)QWoxMT9F`0EmZk2b&8X^;11N8D?I16(If z!#a)o1;h6>YxIsbLnQpV`9}7e59Z;V4y5DUWF)HVXMZI=ym&>4)^))6CIeDz~#21d~&Aaa??Oby7YI()~#`@}v`-tIE;F9do zBVVD7_jAgi6i7>>If!*wV@Ncp1V-U_ClIGHIXtN%y7gt^_6BzHSAZvMR+v|L*u1*F z{$Z`O0ck32yI(EIYF`c-OK_!9wKs7!nddz9ZNVi+kcL$=$kKSvD;nPjtv{(Sa2n_H^*)i9 z8(Bz-wbpELRSzP&tlb1s&2dnxu#u%$KdTfp`O@F%Ig+!jY&G};Rv)b~qGDnY7I$$^5T&W^bVEkw(o^+t! zw2FrD@_7Sj#~b^s!Qwt{{|=))1-@emI;t;?KdeH5WihkMa|Tu*^39c${i-jOP!tfkI&`1`)e(qc1pi{# z&0jtv4W*6S^2gh5!bjbX0qXiX0wMhc62GfYpL`0y!xq0L6pKA+>rpj=HZ7_@Tj+2# zQzGE%#bA!Q`It8}SH49f0SzwXra%mg_7oW~1a}ix2sRDVM-G#YQG&BCLGBAYuEp2; zsi&glzN8z*Xg*I{vaXe@8FuPy?t!dVK9~4-#qr6I>Cq#Wc%S)bSqtH`H!f||o>(}K z*3JtvGbYD&1nz4p`H1O!)psbAfJ@ZB%l2R%8YvO8x6`=)E`x*Opll*t?+)UIc(rg}r$Dazm)@el2bhPexNDh8u zk7Y!l=7WZ#JFCKT#nHPY7Lom0K ze%u&{f$_fu>=#a-tTRy77i^Ftor!XLkZYc7Axbl%waIB6T(9|PVAgTLh$X(X8Rt_s z59#pEyC3(Ce%Q9&J4ZdAewiyBeb}vhD-CV{5@o>|2#lqN>&W#6%lJ*$T~M}1bVt#? z<8hRjR*BY1)%5!hTM>@Huk=+n7}nUt2hyA^r9*l~`Br$ixHi8EG*!f(u)U8+DPZ07 zN6W7mfU@HcClw9N@T~HT z)A!?5!Nk)E!_V|E+`70C$79A4t_JPyaE|)+bisjbE!@E;P&U;hshrrkHz{ZmezO>; zlAZZjm8k|#$4M9|nT}f_Z{C;o)feo3iCkrCClb3YfQ|P)@EbAov|f8>RJIgo3cy4B zVDm>1k&W?N|GiOm<(!Oo-kyqp%{AlW1Bs&n2^eg$2j40kJ3R&QRpOv8DsS?EwsvA* zCRvePbR9Mw3ZrX2U6f7wDk$$iE zYW1)lJ8@JSXZV0}Z3|TziD_ zOV=&P<=h78n{<1@I2*r z|AVB#MX!0WbYD5kK~EyuaPq@any!5xnFc%4BfDhpufBW z9Zkbbo4>W- zGJ32DCe4rlAAKT%za3;Pg5%erFQ@VSd1rluG`tn7G=1Iq>orTA1cpR#w%h=xS~XO= z_|_LBpmmDZ9NZhPJ=!ag=4kj?iS}FM!RA{hYa4mz9;ZR&FDl@7HjZYUGK9+IW$pYM z%d|JG$5(s-QCQX^UTd4Hcz>@bcZF>=0i&&b`SZ;pY7Fj>BXybQLJFGFYpyz-FtCcHAje>c>-3BR3gTrd(@-xVG*N{IA1f!yYR z+-9$Bx<-$AcYGS>A#=_LszsLCUIlU71akoJdda3BM*r6OMXvMGxI405IcI~UKh;mX z83yyQO!Gx~udy;?mR2|hCI-$M_tPp<$!8|#h zF*IagzQMH6A&K)LJpI&gUjV}`;laT^LGl0YumFH zIx%)`MTv5++ql<(uu?uZ#(;b6tWL!FkQU@|FlPO53^8#uRKg+ld*z@F~l zC(U7-ovdYp7mo;mWv*YzVWjf^-3L(0r32bJOEf#A>7vPsm}~yV>>>9!*ZJxJ<-;$x z#b=ChArjab$ZGComw@CA8_V-5GBN;CMw_koh?5&K0)1n>m4W+!U2)eI13FtuGgi1 zSIR-A2FnqovqEsYi65<~jI85!YTtcOvaM*g zv{Y0uvy=iF$ckuOY1buh#LHt;N*sEl>LA0zE<7q-GxAxEbOao1`LOIvV?|SIM#*)n+O|WZN-J$_1MV?DCl`XmShNJ zNOx)d%!iPti{Bae`Yqz66df$|gPl?V+Wn8`6kX3A*K7iWIha0L^76v2`+?YE+e8|>l4AxZD|$59=-h9e(96ov-; zB_o?tEJcD89EQ@Uv<|HGq zfZVgIG|R9F?E(arJ_DO+=~HJB7I^Y>2PAC5YhnT&9_&Vq?_1wmHUEZna*%nvsd5d2 zQt>auFoIf7OiT=Sr_HniXm8%JRb#kyk`2Cki3R{a;|~W+7?k>;_!u-(%7dIu#uB-C zzLDSyJRpQ$R7V5#^&2_EDP<&tAz+7aV8*?2T&P!qTb7j&-uwO-{54zu_>mFl&7X2KOWyn*x?$nf_&7N^L0be6ECKKa8=z{m zD3Zzy*Z`XuLNm5J{y0*|0w~vYvDx&ShK7bC2Cfmq?deWbORUBic_1_3CqamZSG)|Y z3u2w+N-HI#_R;yf1zEq7RgU_2{YG?XnL#g!6^2XX83Lp*xG^r z82d(*A$Ycoe8{geD1C5q1_>JcEBXMV5m_k&;dAdMT)N;D>tB1(j5wj<{g28#Sc2^8 zxRo=YPyP_{0PSfoh;mmaLM~(^DFT}#cWD2IHyfcP0x<)TI_R(sW1Zk#AZ1G6J5~eq zQ5py}1MP_jjN7<~P)$w8TAS}&EPI%v1T#gb{j7-ugaHjzKg$X70p@@$-= z2B7S2nEAsyO>1uNwyY>k;7-c)#PWFE`RqFU;t(1irj+hZhMf^S1(#9t#38X>z^%sb zM&GD)a=l_LYphg_I$op#ehXK>STEfRPxgPacYq<=5loJRw-S{mk51-%(e3tI$bT*- zI)H6u1CIv92`5%oq_6_TlQsacic#C4Dt@y(>6mZdWb<8-AG$tmHogbV1h~3iw3o?& z_d=ZY!A-EC`%=sPA>{Y4Of}I;kXg#IR$XFq!iu$r!aNsHdE`O#QVx~L#x1-sss7$3 zUlg&vx+)BYYL;SY*S6qAbJ0W{0)ZNCJeb_c1C^s>+ftB19tOS>Y@plPd)Isfm*e{S z`cT6Czck#9|87=d!Vo0-O$8nwA=n0_-Inzjcp1RML?8b;K0ID+`ps_wyAl$pNyKa8 z+K27k-Q7vpD?pL8r3|V(VCy=7B(N_b^nAP;lvLbr(I6>9EInn?8TiEp;wRG=>IWMa zVX=XTE#vKQ0$Z^jdpG=NGAGx--zrVvralv?FtC)^t|;MErsgtKIAb}aq2Gqz?o;VP zPt9ajpP%?~bd+CC-|zEz)(Bca1|EXSNn%};04Wm=l?Av1nDg}XBoCKf*Z<2pp8XcP|t&<^cHaIq{*8=`n0WZq5))~`^?+9n|AD?Bf=4F+<2tmFIh&N=rxKA%x zdNLs4^nkp!BEV_*k0a`IjSnD&FH|sm35dM42R0s9{+ z3&=l6VE_mz=mP}-4vfxT{EW|;+Hiks2g&=8czz=h0u1;Cdyf4$n}iR60lL1!#g)OQeh3J% zOXkuXJo6K65^SIr@(T%D8lUBx-A1T9b&`{KWQ;&slDB>RIy@{0DFIB7?4yDA&v2}P zcaGZa;o(@!h1X;}ITS)gpp+zkE4;e2w5NasqI$ z^3rR*`|ybY&40Vo_RZf8zQ@OjdnAaz#}9NO#6Q69GWz=+DgoPk*9h<)aad6gKn(&^ zY2ObPNA33VC5}+FT$j%yklUVu3jP|GXWxp`_)@FsgwKsngL%c?u5LCC2Q)R7v z2*lcPgrnb_CIu1RBk}i8syeEWr;Ct)A!Z6BI&GQHx^ATYw z6xMfy5J!_oXa7b@coKlCQTvwH2X&zJ9#Wi$gL`;5H>A8a1t2O<4JEVzAqKmu-Ha5) z#<>wvC4)WV9CAr+9#{e$*{yy4^hs?)_p3jz;sy4D2^e82ygGFC@i*WCIe9R1*qVLJ4@IfQI_v&=1zGkN7;n zd*VHV40)LJ_!|h|_(9zp3>=JsqAOeS_V@P>x25u&a0YyH7}GItD~2%W8Q1c20Y-hVIY-*2Csxr9*G z|NHts|0k@(|5=3pvk3nV#Q%SGLQ>i8-$(8xPFuS6;?7z(YrH%c#qVFS9{MF(Vrcx+ z;7suCfT{Z3-5VJZwR$D>rMAgnfH=S4CN<(NhOV+7-vQrin{kgxG4k+MkR{vkcLfog zJ_$XL51D|o0&Yn~QSpmug?ug)cQ3V^50-T6%vD0b-E*Hah8Z4u= zlLG^;%b6i(gFeaUnhtJ?mZ_mMiiVs7C&tG`xVT;`GQuIaJ0kUx4NX%^F)aDJ~f5!8|IRS-3ETh--zAyVHm5}&bn9#o~)GC^{ zdiLpt{|$fj5-ryFi;mLuPtUcG-4!u_^iiuQ!Mu-IFmkTmfu8v0IgJvnt_2sm=pQ@X z7F8I(DK3Hm-mZmh=xGyvtDLKrQ=mBTZD|J@VBRRgWtxCi_xt>G!YLh{6h21y@SvchS zW4L?t#19x_qvhx?pYOe@F5f4%D~hgUYf`V!VWW(Qsn`}p^D6o9@1qEVCE-6^J}($~ zpY?mKQu^Zx9lGcn6$Np?&Y00;_btPuYfwQ^5uCk!`!-4FX|ZvbQ3y9$wA^!pBy-)& zhfFk4o*o`AT1+$#Rlk_t*-mOT?Q^C&VDAm>ef{iHhPkd=-u&Qv3mP4>=S!a}EpZp8 z*b>0!h>Wt>v^@X!%HoRZJ!B81Fp|7NobXUh$T>`^>AJd0ShiZ@1@;+(tC*8GV-G#$ zOp2*fZJL9FALG{QtCN?!Bj*Go)lnK&^zriGW}BnI!ay7*@Jz$-i0jIk0Wn>llcm>C*7~$ytv!T;9}@0PWxO!vt6%HuQIe)sm?%4 zUezKj;%Yd1z?2SNG)-1p+8%K01|zwL3g`<$oS)qdg{62YbC<$q-OVV#1R9(k?8iL} z-@)5>aV1oWI8=)J4M9lDZ&9XPpeW(XZah+o4oo2vu0kK$mKPTV8|g(jf<;BPPEM~y z?QUGY!7LMUgE`MeJ~5D6p84SELyxFolV#qO#4h|RUC5RmJM-V-I!VVAnhV6eblDWf z4lB_zvA6#ER(+E_hg5U&{W;WW)CVRS>Hbb`^0^P0ND0pFVEi&4 zX1H^|`L?`l#S-sA6_WZHiVG?7xlq%Um6fg0n*`N5j42Om%~C7WVS@^kWac9Z8D7c~ zSo)&OQ_7ahyJ+4{j;x=_!7Vyz8`tITX9GCZet-HlpDp#y)RnR{EUC^@*V z_6()n0k-S<(MUF1!@%DCym;2_Wz-K#qak9&`Oodis=X?qE*b}SD;0Ax4cBj!bfYBP#goi z=5Eoq68t#yN;s$x)YMD%FO%?=%1fnSzeHc94TB>7d_2q~f80r;s*)v{c~@VW?uy=1 zFl1;$X%)eyfpI}@ZgJvKf4#yX(%!k_3@Rr#VMCM#RU0&@!HlPbw%IFcZo!|`2Qvya zSX7-}JST1baL91w2tx6L=X_y;s(}o|RBV**XRaIyYF&-^5=&6iai=|%a{N-Iult|g zpB}in&qHO{d=38JC5=ArW%Lr`zpE8|b8Sv4EH>)#zS1}=r~0X$)#}t7!|%s4Xi~16 zer-MFm?G$Z1=U#_mFqWXLDGU|A4nWaOF1a@c_|s(xu6Ml9qIa(5&Q(JpC+g0fX!%@_%0Lugjqe053_5O7I?R}e zYoK!yS~TS7W0dn1a*02vs#_b;MLSX5PDiWbq$#Uq@_&qwoDMxz%A2~UmXyc*HaJ0k zhgKCMc{e%qbtwNzogUWlx>Dzpy59N9t{(NuFPfOR1l1J9yHn;Rd?JonxgWmQyKF?Q z$zZe@X<0N~vy*?DHR`o+cKWHh+jGBxN#x3E3m#4=Zuk`}wN>u(pvbS>?)nnE9gi=UrpV%NeBMuUY9ENVbh+qD2m zKVW~9p$30SZZ}H1-Z~kM1qFfHILf8YfF+))ZN`iwUc@?+o|5K>nflXDT+7|2tgeYz z4T89*+e>L)tTZN*UW3J`A|gs_d@k8l#vfyqmh90Zet55%b1K}i*ZW&QeGRu39CSkA zZQ{yuBR%ZOafATtOWuN;{TzfCU6E6lByklmVDTAxU(p zn}7>NJRQBX16M7tzma(Q(reO@>uL?O2gUK*9TxX%?XTBhe$Yj~RD*-dcg=>i|6X3Y z*Mn>V(z4><{J4U$c{YmtA+vY}a~rd#-(TU@qXS?`X~X)52Uq1R-TxS-cZSH|pE z+U%gQ(RMuAeE->>4xf=C_l#`Ic=78m;GTh^7Ie!50t?W%!0xCEF5fi~BWXr|v$_oS zf0>GXkTk)Zw^5zJV&qSV!?7KW+nuaXr3e6F1!%DPprWMS~X}#*?pfj1&aIk&g!tIHCuNHCP7sx(aFt=6X}jbsNPeujsjQ+_xbg zyVNh-a7B%N%NsKieVEC!Yg2WtU)MK_Go{ugb|!jh*Ka7iJKbnOT~A30W>8Utw`!Fc z9i{zgTzZDjvAnjXKu>J5x`PyJp46Q}sawI26?3prkX+Z2Sga`dJY zGANCHLeh)D1tqxe-*q64FYSa%(ZzNEd;@GYUb|KgZ!We&DqFS9*>1eYj2q%86o8?V z+!s=O@SmxNZV2c^k<7e&F_@|?v~4a}@+K8PKqB9?L`6o_r#IDMy!kZU_{?RB^u(EC zYA8ljiyj+Umqk_NTyI<)1P?V7FmNO8DEyREbCm`@obOFq-<|=~7|%x)?Hy$-PQreC zaXL{uB{Rlzd|5VU(r3?f%!*Hpr7YhDYhcYSKpYAt6x%@cVWHCC19e~k88IUod=q{M zfrMvu=HCtzYybJeZ|3%=JKWqZQ0)9$Wts^lhZ{H)+kSEAl7G9yM)z@B{ch!Z>ybe! zGTqz!SL6%M$q%$EssD_#gDE_HxgbrXJ5+o`p` z#K3g{Zv}WOzs*meW`6fhARP_dl4*t2xCcrD3Y%>CRu`14WfR|?w1u~sjvk2d5;bBY zQyKt`5I_~cf_f-Q|Ha=4T8grBOFOx1kCPW60>1+>g0QgsQTu}ccTdkmd4?uNw2>`WEnp%7m}T9x&d^~&d%SnYnzLJ{;0^r-@yr1Fuw#7iVm~>%3?*v7VRfFXD_9kPLPZJTW3Q&c_CDO+;Nm^ndSeTK<0 z$Vgb?_tW~*R?=c3vM3UhSwg+O18oV+5VU%^$+(dX*$h>(RXT#Wm6Dp;-7wLD{zpuQ z21MjssbQ2lgHj&qFB$#JMZ0tIv?(u>b{$5z6WAcm}yO zW(wdNkiD6RU*if$uCxWs#q4 zGnQ+>(e+w`iy}vlU)j((Mxk~&;ZRk+FF+@(!h7DA-H|r^W#jgMsIa<8g{J5IVaq}b zo9eQ8;;EbYv0h3-dV8;^9%h|SD-`o}>(ubYV|Wm&MqP%B6>5c>eeM;fCA{H`Fm#DIes(5<-z)~t@mqCBH*+h;e{fso~!Mau_Et|yaJZnM%0)%o+$NkQS+ucl< z7dbSGg#TWI?`EC{wD57hRhEFVD)eVtc?nFFM5br%mkp3^ zn!Np_sTwSKuc=zyjG2lsHsE4Ni^fbVGkxJ=m3@l1(@!htA`O*#wg;#}yI2Qe`ttZg zrZ@n@hlg`pg3<*9Eg2X2SQN8oqQ~hJK9`2k3FW-5PNhsavru(bJ}#<5e8Y@Z^v=l5 zlKbzTm*pc+p zObrrxPfefrU0iSxq9U~9zQ*#A{+=!y*`J@Iu2A@9SMPFGfa1A@Yn``!Z;g0(I5$ zzuWi>{a-Z5|0C2vkUm8XH3((-fbH1y39q?`oacg;^wUdx`|)WJn%T-ro#c4Y!cU}5 zNn0@WOFGlXP{V?fUX+H8ZP7GE#ttLI?1O;7&BLRg1}JO*KJ7Tz;E_<>>rp<4jZ{v! znbOTj9153agbYeRsE(r2&|p`FC4$F*dsGUVhol&@#cT>)Gri*2^anVeC9@dlOgkBb z|6!bylPO6gyVOx|HKQW2k41Qa*^2w6L{-u)Y8mlp&NH0zhR)JAr9b4j%{@t)6PyTB zAPhaHEjS>(tcU z3oaUhx*UmBqio({P2zqG80IYBYA{m+Mt;^2x9AAy5{We*Q~woI#?ChTLLLdtt^SAO z(@h|n+{TD%T69RVYnI&;`4BQ7BB5OoO>DE>Jd$%&ao{INz1P0c)?`gtXV! z$LHYi5F~Ai1E2^6OcE}WonRi#1Sn+2Nrzc_hMa{Ur$;HLpkPHXS1%6DxgS1>bqTrp zikB0ME3?T>G|Ouzbo#@fr0RS+)Pw2mqgadk+{dHR#e%L-54#ySUKj@3&t)85)KU|beV@`LcLcU@jn#X`wsPBWGo27YhLSH zOM|cUZnKpQPqGn*rn+=8gDgUTNNE1DEe5A~?X0odVGmS)HE{l@GiHH3?_M zpeYw-jAS1LdS^L4X#y^s%&`h!#fFBi5{BH*d1p@%Hip8C;yGWpKJ-zj zU6|c+y)S@z-KfW;*6>i22BSfd6`vGWQpi~MH`fvdB@7t#&_ZP%6a;_Z?wqAXX|FY) zA3v0b2Z91GqR&G*6u^c&d<0Rg;6;2q7C|bMRzy!J7hEt<7xRVUuepM?B)@L{CSZh> zwKZ6#r*|JYIhE(<--gWYoLe$CCt0|=o7?Nx@{F;76QFPoz?e>zBN13HrJ^>&*yZ3x z0}k6?-|Ws&wVB+@wkca1+>?{h(5c6yeA*FqPZYTFz>YPptT(E8790KZR4%24LG3eA zlI4-^w>CDSVSHMX*(p!xr+RRc&$tzT=nA%o;=` zL`D~FrDMw&Yx8!Q`(IFGX_8%y^v=qyFKqSp3MIoO^SKcD8QIx$A# z01DgkGGKNG_hu057rviozNPySsAXVp>a`Jr7CfGlCy@|jbxMYP!41ePs0klH@f@f} z?oapD6GYLseBFVUZ$eDE#>b~>A^Jfhgen#>}LowCm(mMuk3e!;k5PfAl3)SbWO z9oe5IXF1ZT{7SFS*nQRRRTT}odWj+18^>W-LNK+t`zB_Ehi`Yb;Ow7d`y0l0d|p?F zJQV*Lp{#TmVf80bq^&3!yAYDlurjb4B}E5*WL{nRQ; zzcpx5R#5seba1+Zfm@o+xb=upj?Y8C|ID|~m#oiicQH=cPkPVhyxmH9yBK7Rv(HX5 zpqwZ+B(vD=L9KYP9-5d1XAnOtRzu0{e4Z(0{Lr!-WapZfC$dKN#^bghIo6gRQ^+A& zm1)qtTeXQ_CPQ&a&37AJpMQ&1Sv<9oQ_ayk4Vn0b5&$V6vIOlwk38@fHZ)QmJAKbI zDD`aZr=+^<`i(UD4D6r;=)OAg{% z(_Ct-RYKBpui5iuI}aNgy*sVKVMiazYbL^C&5{z%v!2nIx^3GiaG>rm{$-1=F4SPQ z6Ma+RzJtH?ALZ+5*2(|MB@LdxI7lzLgkZBBc%#629%KemBF7Sc6)5REkjTb%K(hy+ z1{R8W@X*uG1q`j#U7y=D#V>p=eQkb%kAAjRs<_mwj1?vH zK9@B9qK(IkQ?~R<^Uj!{z=ARR*|XRP4n2}&v<6f3WZk!=O z$DpirRWzddC7T*W1H7~O3|m$3MHq3zByUH&k7QoN(fHP-a=f=rPB7p4dC?6i?FmMj zP}JIMv%~|31Qr*456v%dQTs%CBKitEf`7Tt^$hYksPD0n9U1qry75v%yVVffH!&S% zbq2%paj)J~UtyPRA$-XYNtGWszg<-;nVs4BJd&6(Tr-%TrrT;zEWv;&A~cW$l^XXl z2y>28-=O2ph!S4MeB$uIhd$hzQR<>`%^78{4slbZ7&oQfSDD*G(v<4ift}jtR-3KV zZlh415A|JTM(R3F4bZVqarf(JaJ2`N=#{8p!)RG-@??x^`gjpQftPgUuV~}0FYw#Y zk?10Hpl)j=U6llraU0*g8*!#8iB!bTthSY#8XTRDyUeRc^)+RzB3w2%j&6i;j^Cv^ zz)NDnE5`va3IhP#S8eI8jbr{Z+vp-Vvmbfye%j@vlCC-U(|p1qGQI zH@35TI)k}xl3f%GZ*7bBih$qwZo)x#83THT5xZw284+=Nx{>#c7-+a|w+jwQ zI_>8EK3O>uL#m(58(l~5LAA{!KPXCB!!2MmeVO68Xh?Q4OZk2dB|{qJ$}9fbgGGm} zLZcKGX#dshm%G8QCmXP5dkBsDcP zXkr0yf%2L6X;AV(mrV{Ea^|^i{X;=kZw%5@Wix21mxn#pwFq$OTPi_rY}&H5^pdm*LmeY^q(}RjE&0QSa;1&O*=1wyYlb87?Bk;XThCuX z6w$ZTWo&v7*F`GL_eB&S2}^Ei&DDU1ycLrw_FTlRwc+WygeFr z6%Mi5PnxpsoDRAN%%o^)@qG9HtIAaU6hb!}8N4G9AzUYWmd_4)3)0?PEZ+GI798Pc{yIDw?7}%V!l{wi_#D9p5oI{ z8!VBZ3rAUSe2v$bhB zH_jfBv}9Y7OFfyAtQJSCRArHtbnY$=#38pV^9?Wa=Zqa}Zxv}30i_SM;frUOi!qse zlq2hZ)e|!R?a(Jvs?=>ar$1Fbd3G~bjhQCuc5DZfg>}iw_`@Y{f8A+)KX2*d`;IMK z^O@?J1%vUg2t9I}Tn$001d%&m{G19GOWM_YW7JSmoO|1(uk^HU>8Ur>yV`n;xUU$4 zZ9N)_cD%$k314ObIrV^ySe_XvI)h z+8JoJz2SuIK~TC@Nk(uMME`MJ<}UW|V?dp8Kl3%?6DS<3*~oPL6|=l3I6c36v|hU0 zR|yhY8cZ@UptrjKUUO~x3Hi&gZdzVzxOL^LL-gaIO7(`q-49tuy}O{%;HA+V2;^p# z;jS>?0BV4>TxUK$=u?Juay6^)Wt5CCwXkr+^F2lPaMGAraW@;`9Ce4vWbLj%=okaq zXuQ_CP9lJBU=Nvui&udEFDTP&W3b?gBcA?8`$M$s^6Dz2rZOe|G2cwO>8j=g1S$Jv zoP!gI-!QHa3O;NxA(?v37DZrGaeC&$4-I<!pC$I6qGx@uu*MLav%16-QzhB))L3?RZy8%9Pv@&G$X|^e#u@t=QHr z-X0@obRHy&C=F=(gN)o-NF_)v|1M!cN2}w=lFZ>B&is^FLCBDxf6@I(%^Cwh{{?><}`qaWzu$!XB0z`4PDk=cf1m?PC z7tG^A4b(D*w++5dSe;2$uXNB0Bde?^4AbRX+1pZQC()M~=s00<@z}*4(Mo`(b}ap` ze0%YKkXIB9OyL{F7cLLzrIt0{Oj(Dw(tVHvrF@TY-*|%`%3<4P9V5)j7fAHSZ#`h& zKMlVouHeP3pgG4)sg7F?cX|Tug;Q_2kZCGb=oD)e^;yN4J!Fi%nJb-elQ{G>YlXcC zoP(fGrWHCY@$i{pRc{%LDCMd_1+C5iFe`NWTk)=#O5l*rE@3CLPi@*)G~+`qEyTagR<QQoXGOvsl{{XL|@A`6N!B?}iM-1MH>n0Dn zlrGt3zPqpg_K}+#bT{FTqH`7nRVnaKYc;I@s)TK$uS@&G;K?Y{R|&aQY+kyLv!i0x z$cHaW>{XyU(c-i{)~}FsLCsP5`P1%DqSuu|mEMZX~CHa?0_biRq`h>Hiv<;!rv-U6dd1^TJll4Tp&bS`Yl{Y@=4$%V5W-_T$7NCPDqoWiiXMuzrZ_N#G! z%{^K)Gutbw`$9Hc8Adm@%3&lO^CD?bY}mSk`w^ABT|Tx^EY$$|9F=+ zO25)tLro3;-SVW*z_Mv^%>^|&jiw7)TTDT(+OYEt`Gc@AZG`RS@tPg(CaunS@3di} zr8+e8q<;}W(shdLFnsLm)4=Y2owE=3Jq>y#7M*-;n6zCeQV<4{G{A>OB;1=aX2^@x z+SxXgKqB`l>D9M2VQ3P?DFrm?x>@t_@wfO{Ru~vawEZZ*7>#qp9oj&>d*WiE$J#!) z!!~Ya)ca`GiDdOetB#0Q;Uv;rA#xb7DN5gTxFuWeM+v}Wj?zdAQ)G54Zt72qcV@0~ zF!iB}7Z>R(8Cp@U(W-V+vOvimT!tno7>g2tsOY>dP+kJ0V6q3QKw!B;*B&r&u-DPo zFYrf66@Q&$*!nY7)9lcwGLW@)!#ySQt&9hMca zc45cRHsMI1AS1iU9@k|F;{7%`3+_bt+nI?xRi$mcy3?72&wC4i5{!UP=i@^PHdXI+ zgNM`f+!x$#3t@kfjhfM_F8}h|O}qGcbkgb{)=OlLMA<&#c_o70#ChJvwSo4s6fEqf z)&?YMR~2#gg*3KDA~#!Nqr_0p+IxJ|yq@5d_6;yJz&J5u{>5*!!>IA+g<$b@cv^`n zx`jhPv@8O{6`<;%!h&X&X}P%~2>j^@v^zR7w{5%LnrEleb8Xt(DI6*=^8aPJ=#|>1 zio9~Yw0~c@HBrvA9vHj0{KI{ebpai#NrWFI$v*V_bAP|IJ8KiEfyAt!YMDMS$`yol z#vJpTFo%VssJB-geug+DcvS$<+%xL}M|?sj49sAoQ(@$R1=9)#@V-xK{ki<}sq`gq zfns9ODfHO9o}*|^@=EO^7jEj6NR=Qn-Ze)H3(8QgXmxt|wjAe=55_~=wU{5@esffr z-;~Ffszy(6+8KP#?Qh7!fjp+a!nxjyl&yeD`C?h&UMvYOZ_9n?GjwcO-wdTz`-1gt zOwoo0E!_;I5aI;@BV#S}n7{#N50WA~@#wZOIdE;^XqR)a^RCG8&{2{Vir_ZN$GnppP;pNQJ$V@>$2~AR5->HSFxhU`WY!*TvSIFZ4`Y~p zpi82Oau8p-(qI7L0s$vNxS znjrYe2}ojt2Pr#>bx;Kydfk+-G(2Q@j4?e{$_IUiLsO1>0P-|mQ~g~t%n6-?%fUaw zY=j!|jp9LF1J6v)l8>9nJxYV9Yg)aAQiu&(8aR<+K>q{7W*5jXK%fPZx!huVbk(XN zA?-4rXH9%V|EKefLjsEY?J+~~ZMsUnk~b=Bv_H!RQ;4&Cr4-dZE+WR~SF~S07~3)R z9TGL=RqNzi@WJ#;I2`(xwdkoS&}reQC3`7b!pkVy zxL=|mA0PjOgt;j9`-j?a9aKZE63ehVED4)awFWR&tbpPU)y(kZSZ6!`A^Gg0>$0Du-4FSwoL$nJhP|>qdzj_PZ zjdCk8B^G^-)bLJ7eu>Z27_S1+fEomv6cm4YgT&pw-3!uCK#e9}&}GeMm8h&qHo8k9 zf>b>pD*roP9xG=L*l^%#Hz|VR#hO*6%%}A{A#k)O{l?Xcx9-CHYn4x$<^wr6{ z-|;-OmlqcDRH}J5h$y}L9y7JigjQ-B4z@J1)(HJJuE2FUL=*Jyyg}LI=9n6lKhu^` z>}uJ6zRBpO<1iY33FABx zxvP8L-HRgu2BSnD3$<@0s>os0wXQReSx2+*6X{ zb>HiqFY1h;PHy8jUN=TZ`IP7-Q9kv(%-emJtL@3xJuGvc(S`4f=^!Wp=&JhwN??0; zclUJUz4n04{Z`6#6aDyHcbao@bH@s0Q6HoZk)hjbroZ!&JFeO76L(&)5y$>RJ8S1L zE^PQZPcuIf^$nD$h_Mt*evENSHnb`Qyaw#d!+oE^+|*D??8G+ z=Sz@F{WEAr?LIL03b~OGGzz6GV+7cB*!L0^U}Tt$#IZLnJ&6FaE_Ge#&T;rj7PE;Gl5Bvcli7sVUnFsiLG zZ0^NIlF1N0tsl=fFq_;1`iwZG6-Yx!>H?QRu*|nUPufm7+E-seCS9@wEq3^SNtW3& z3PdgW&}h=r(}VQ_uN4hV?u2Ha^Al5 zqI)tryH7NyUHb#Vr#&&TiM)=Y?Psnp>^p_{>{K#^xR{#vf;DDFx5cjzDQ4|ovI)hN zxO(A6GCG>nISaexkUd;2fZ7Z!MC^c!K4vVLTlh24cev@GsGyFRcM&pN5FkI*NR_C8 z;UwN7p!wb{hs@Cqrp|=NrU?{*k{6r}re|wLWVGJBppaKV;q10S7aTxgfL+`}w-s)IHh&o=e7msvI$x|MLB4c3z}!|keFT7)i`7d+MsOx4u)y43SuB!3MluUvUbyTOmV$zXOw(vT`M;`P3f}(JCS$0@Hsm(SX>!URXpVpS;_B{M5q(u43-QtjqxmZKZ(b zNjTR?6j@}O0v>hpbVcRTHBQ%Z1XGxHqXSECVq7!M>uz?=p1^6I)6l(ne%!j;rpm$f zLN=pxSbo?JR=-&JN^F%CA4aWajH#vQ?6VJGm}mB0@G=F>mh5ZQT(KTk%3Np;MTf82 z3#a6WJI7mq?Ls05E~od)6jE7F??Wn#F+KCHHIx>mr>24hun3Ed!p0P*gi=)n`vBbI zy-Yb0rcLi|6onZ!vNv-suVkPj!avB5+_%lO$!rHYRI4;0goa*1I?QhTI zA{45yUzF(&#>cRxS7QfLZ&10EOZ8uMi6NsJ;q3ySF(M>@8kXq8O}lBc3dOcU!{WJ3 zFP)^eh*#%YG^f@*Ps<_Rfcu~(l*`;IQ8j5`>*U6zBM$>_aqILtoO!qxL7f6YCZMFq ze_R5Kps`URroFc#){`4IQ~MSfrs~JWQCbcvi(0K{#&ga16-z0FhYXkiD0%6;B%e_w zn$VU>c?6Be>m|vSth&d46ju9iwv#h>&fN=h5numeXmyx(ns*tN21pxx`C^|?z{H=5 zD!XkI9`cb8X!yCg%R#IPAwO_Y1RqhGRgzldBWmmbz|tW4l+`hyf_CZ!_ZaR>^sDA_ z@bVjWIVZz+mm7FX3ig=)*99MdumeO=W_l^*YMeNY!a1D5p8+%K)jS$8rlR#{TT}8p zyWGcNJ_l%mA8rFEIF@!Ia};ohUq-R1WAYSWx(WxDw<0|ObcdF8;I_L`RZ-yzW?{hL zxsL<;0i4hPpTxZgdnZVMV%q7i_d4glDZq5?*t!n&5&!(6%0&uGV3sFiVE!APH>(ce z?LoTWQl_-)3@w9$iVLDWnY4nAm%1-aJ^DGa4eB9HO%)^YoR-o(wOT5lYuYG>H9U&^ zNFk1d4cVdly0IRGb>d+`rB!2*vZNy7ju+JevI%_SXIhx98+d$kOA-3oN)e5(gSkrc zJ7h<0H5xej*Q{0*#5WqDkK+yEbztXI1Kuk={bqq&EIzddHsk{UmJUfj3m4nbzqQR^ zBg@*0D)Pp5zp3>lSeD~8pUgeBE547!s^G!?UySh&UJ|oLS&Pv1Y$D9P{#$<*j9858 z7nKqfJo|(PoxCBL2l-3CeS6JR(4erZzVXtw8dNXx@w+ObZkCDwxk+HZ^{z)S*c;UQ5PcRRQF6xrTw}ada|911nnXvU7{cG zE6@jTHMDq4*%MVDGvWZ`0VfFI4%i_+;G7008{tdSVlR>_)u5VosnN`bzD?!c#4C;) zX=nFYpoWcaW17N>Y(Lei{@1-T-wNhoE7& za{LD8u&?g%AJwoS*!qwH^745EECmrn7WeNze>XMNYm50Ms4AWYefn6fq&^nwwhpDy zD#YX=A_6O}bHKR3P^l!iA2A2qS^DXx4khMO{=0*q4oY#Sb5YwP>ukaf)>Ewo|kz2S(eY4h1KIaRA1>!Ft;Y2?QbbvH#8 z5~AIQZCs4@d6Vo{YgYlN100_nAe79x)PUUQVJ1h7SB-J^tP2S95>+-zopR>F)#Q&O z!79j|IKyu$%GFt3okxhg$gcnV6_7x+sn2Fh^)ObQDOvVC(IeRsbb?oTQ@L~zK z+idT3`N<8L7u)w+pFwe`j#r0OHP~@gYha?~lSJHc_^lG?(TfKo%R#n*9zixl z2X@yC)5ZuFM__C)Fz^6+Uct=U+4o4HU`yyE#=c;qVc^j{^(#tTOUo~vOBZ?MK7UK6 zXFlS;k@5nR6NjqGwH@U}o}%JhTzBG7MUgW&u5>grLEO5Pgv0L2+0lA->Zs9;r22U; z_}Kxpu?N71e4Gdy^q{CRmdA}4v*n7zC|aQ^MkQ+!>^JRmso1*%Sp~2Ed;D)5M!9gy^=xgilIFdt9KiH(=f<7VYQtSh zhH}G#GSd4P8K+}-{MxrbSPnK`!ElGsF${WMppp%kcB~Ljhr@5f_Ul;sHb<2nHx5s6 zW}==&W=+Lc{1IkFZ4WPR*-^Vr%HQ3uI9xWRdmLkIJo;$z%#ZxT@%;620@E0P6d(9BXd0yVq8eN@<7oZkDZ6 zXIJjpCQbMb)NC*yf__VaD<39FjhTp?lyqTrb#6nzH{bG!Tm@P8{@F8YBXEa$uEEFqX};4Nxw>_;BQHZ~@uvVRxRyFKcTLp|~@&?rVH@=LVR>ZZMGI zy7bEo(O(BVP|(sp9}0u`k7$lQeVgxSeGj^3RaFw~3x-Xog~1~1qgRFx_G~dQ(>pjg zsKgSsA!!1fQFsN?kv|^$=vRT9Kn@?ADQ)FtyK-mrC_A9-L-}-yMD!3{oMVak)npkm z(NEP10A&1No)dGcty-v`K-k<=mt;60) z=!IaNOQTZuR4vERqgNx#*jo=~Zh{z17@}N&mviyoeG}hUEvo@H=H~s6pU7Ar2h91+ zD!bE}zXPWhGy^yiGUs$fx6{YG1SzR0DYNw4e7oiXzmD7(btOLI=^lme3SCOM%yx5b zN<7!kk(B_?D;QX>P|BL3gydwB1SU%BY7EC@WDGUv|! zC7b;kB3fQ0&$tL->)R}{YuY@!^CmO1xtz^Qrt~7`q~4P=$3%UUBs$9-x^7z^Vrrpj z4hOuZM*Tw)v9}5)?PAc4YIQbe=W4feb49E|BWI88kVFk@rVSIccy$RyL@StdD- zR1VLoaMl(JviaVFH9mMw*&AzqgF(qe!=IglI+m*XkQ?Wzgb>0yj?cXgj8PwPFc)QM z7bGd#&%PmAoJu1_1>aRk85`h5eY*$$0+45dMc~)oi`7SA1d_KN`^_ClKF08O0maSC zcRXdWlSd7s%S;6RPUbBQ55Cc=e6p(yl3?cdh{`>W&B`O>ar2CyRNII?cMUK54IP|v ziHx8$UzV}hklcUxa=Ix;4$>FT9p#)l;lA6)>%E~7{8z+e^k2&i@>Bz)U=?6RFXBhb zmn^w7?!cNKi0LcjOXU2n-ykHqn}~Qk_4)JSlag|v;-J{2yd!C5Mqi?P*QJV`ieMgO30X(9$k%9jko!CB%0;-hu&u`Y-$y1d%s=vNc;;^1VB+mTCdGtwntJ9XT{rf8Amq&@pwOpc05-OqT4#_RojEyWYx$G}(F|sk6Z^XDa_0b_c?&E#b8dms0*#GCjNkH2KeWjs>jrp`ZBF zM?wXDx8|V?tVsixY7wB`L<9Kjz@N*P-&sfCOk8~T>dmOCW_;;!Ts%F;4LxHkCBED- zGStx01&#+E#-SY)9YZt43DZ%3=KDIMi}TB$Z<(qIFs_`;PD`l2vng z5^)_UE}!RZ7NPqlBcItPL;Fk^Aw%3f{&3Q9x<5P}d$y5ygF}fM#Y2kQuWcb}MYeP< zwFW2(Z2jHF+cPaWs^W^*Y;v+96`gPcg=`Q84Us{o}>+fNF=|IGp zyDd~dZI&0zW%!Jmde}Wq6HJp|pF$K6cG{`K_W&1oXG^*J^wbF6f|LTq>wqZDM8NKriJHmthM zS?(pw+|+j}bGIepxd~mte%W$-V|Ll;tfRH%7jIS`s)t)#WzYT7CXgWU5KrMNW}Rm` zxLenlGS^mvtt!o3HmgW)wmx;9)nHb-O}evmhLi-)$62sn!GHI}XW_^FGC^)`@PGr{ zV9#`q)h{=|SJ#-l=;{OHXPYDY*QM#OXXd|1{0@d}a10!t_5P>$0{-vxD2YW@26dY4INfok0e}peZnNdts(RuiwijJ#jmOe8ZYJC_}}Cj>xk)esG1fAI;Gw|2Pcer_rkBNv_;%%O|$> zF>&hNqK&6g%n`g}tsY#l_Qri0l*w?-fgkb1;?lMoi8|zpNS_)}n zT7&IY1)Ftt^OF)nxzl<}=?H=$8xDr-(SrlJT)6(Z=TjcI(;F!q2lTVQ{u2z3?93Yu zg;Nfd!-q|blNCt+8n_A#WkT!y=e=fK5|@dG2|9*t_P<|6{kYQnkkSgqPH@Wrbq2Ne z*G!Eg1iZn<{*#WC6sUSe8IvX zd>VXvn)&7ix}f0*kebQW*Xl=?e;1;W8mbH(yglN|Jgr>X5tl^9Ey~QPI*#?vA}>q) zH#wUnFH>kw5n;bHLzeUArN7b@`%z1epK3ptuVqJ(_`5|f)dpIJ(f?@XbG~Evsk{gz zO|j53E!S3hAEU+J>P$Hz)XrVvozdLar3hK zTM82z)icgPjGBpqSHd#xu$ie0%tXeDvh-}`eG7X(8;DZUzTAI40gR@O%&lAc1<@Ze zNPZW@H^yX#KD+ZYRj$>!lI+%gtPo_<)iWiD?=r17oT2ru zsfULK1<7(ES-pfbBZXc1tszRvpW7SSe@Wz5R=;>_SUggN`bfjAH8>KieO)Ij`kN-E zUjwDQ?ypq1uHHGzO+hB@<~7XmAZ97k#OlN%Z92@_&AODI>@35G`B`Q0TO~_51B=ES ztr>}&gKR$wui;)q3a~nL<}Z`l$jjDy_1^`0MZG#lV~C*PmMgBzP)_pnJF}BRXTzH} z6Y+fU1#tZ*;wc)qPVN2(Qv)yP+_R@kwc2K%f7n{wFFnisO=@^jhvR{L!fl)N446)J z={x80=+vE!rO?D&rDPgp7SjWb(Jc2Ou^~@FC(O#gbQY_W4ZVB-&I5^#pC5K(a50^> zEy1h)e-R4-R&*eA)ZI-U<5ru;alV`u+39RZd;X;2!Y{F!fL}4@0DJhrQ2q!--BRsVm0IBQh*6Hl z0c(ko7Mtm7Ni^?PDw##hCG)=AE)$0Cznh2t1CZW<5ip{);`=hFd?2(Ovii#5XaIr+ zWIHz^TDkxbypaI@2jm&hA8j`W(UmB5gdBJnnFv5RgVph)FBjdh{qfdF}Sq%W(XtGk?0YA@iFnTN~!} zaZ1{rtT^~qkJZWcV8B6y4HO3WyFnJ>)`T2xbLalP2yb1YjRz143udAaxlAaxhEii{qr;!5k8e7-rFgNjmk-KKww3Xfem#TSNHC?i zit7iIeH*(~X?@O%Qhi<7JNHV_3P`W!cB9S{F+TRk)PL@fB zft^@Ua&@BN573`$fwpbtHA{@9;!Nt&+|Sjs+vAw|;k9sE+c z0JUoWsPTuZgl5K%4@Zp4ww1e zUmjd1Ks-S##Nu)%R@lb8G*%PBK7m7khu5DTW=Q9iDjqTFSs|aac=(iOrBT&?o+jfDQ&iyxANT#U0v*gX9L{?6eC;ZyAEwMi zc{8ZTG^oU~h1h?D8AQpwX(yC!F;R;yv1b#xYi^46RILETYT)c^5bA|DUin%nP`JwA zFkK%LhS$-^=-b`CqNJwOP{zz8%MicCtCTGgD*s&ktx?u!7&U?e_yfm4*d)1h=n zFYDXbYRnIcN-FzRpY7b(#&%k$T?IxNkRGsZba2?r7czA3<P{=>L% z%cQn)eA1!KJ$4ipLBFt<@zM87ql}_23o_NgsN;)pClJQEk z8^Qi%1IN#j)O?uxQ9Kqtw98jn{J@|H%vp%+T>o$m-+rvx8K}eB5(?K}9Fm*eX26Z* z6?d~PCQ%FFFD^q9B(jY(lHlA=Q1Y<)7po3Eh>~cu@VPUYvrV2eZVa>5UR2bgdJ+9P z4hc)QWhSZXM2FpHzxXS?$XXzaOqsTfYM8oWFx`I)guNJJdSn&+UrsAH`-w2k<{vVL zC%!RyR}M@&i>)n4uFl{9eh41p=6?O;QrD-7zV+xGOVb&aLbT+KG%21s4Re*$loRYP z0zOBxUn1b9QvFDz7^3ZrAIg)kfGd~XG+mvP zni`43Yurrvy$t+hPtR(7w#V62p8;(`(HQv84I7o(%G#lm4?WL;#5@7mm1Rd8>|LCx$Y6P+jm%~ z)rizs)@e}(cXqUGJ8jC-)s@Tk+E)oRNy^zf{sGsPf=UxtnCIjy^^vv?ncnjoEhMSfi+}I z1%M@d5@1)~Fm~5FQ8na+DyeAoAp!^9GuYd0S@>zCP##$UWXTEQzSLCmO-MiiEX|)J zHu-`OfKz+aC~ptksM|9}oN7w@jMWgJ9hUvbKCC7iI9LD5w$+&j$6th{<^)@9scg(? zyDio_rmO!HK@NbYRe#sTGmt$q6X|=kmF{Jy9M4$l6qWrFz7Ss6Rx8@w*Q=|&{8_X8 zYD*w}JvbtG$!9mjhR{jYFDy;-^kPLXR1uV4iPtC`Od6N8x`Gd7l~yQg_8>4YDq)HS z1IpuJzoTJ5)t?}QB_u7h){SK`;?50q1acCo$9iU_Um^Tjd$?*UbGR0URjt*9veh|x z)Uj>_NxpzP8caBA0#)sbI2s6AVwo>|?y6uevoIi;ZRua+WoS__ER(&z4s`n@=q11FSX;#^_n zqea}}OYtfp0a6gpvC5lE%`X z65Dm*e2AjKy68Wq3e#?Ih^~IGn1|S~77*(p=&@ejSof7Uy+YjCTIE$L%h5+5i8UgN zXa#vQub|+!zCO^G!X$Qjy_!jBzS;)j3!r?39>=2FW8mO{-Vp>~nM%#jeewt?qP>z? zSNA6`Gu#j$_CUe(|Ln|lQhd*$b+}&pme~3yLgY6G+G#rVorC^Y9b_fLfwFO5Gq>u( ze$td59inBmsl+mnIuPq-;A+A5*M!#pDN*L%hx&i%bR_3a^7nKG(2tOZY05w3O&;QZ>Jj!cs0bl~ha`W_@_Y2HPR zLTU#!LZgOgzp3?V3xj@M3{H4Unb%;54qv@t1%H*VYa(Gx3V>UoVg$YCN>>7M`F;9# zCw!`M)b{-xd*?5J)mPaYa3{uMUBi>xH%qk;dW|OcnBvvV*QWiEZcC!r!C7EQdp&c- zFC0%9`ra1d;Bi25bAbs0Yt5ejv~#e$x|;g>HRx|Zg&RJ7*a>j@n?aNrFLbT{c>88j z>%*KVMb!yN-&LcIFodX#bkYSs1=s~3O>7&Y!zcpR)A64u4B7q=?U@d=(2RO0!JRtR zo5$x4jcMepkvMFYScZnZr{`;8Qoge2Ts4cQyk|C|*FAmi-n|PdP((rv6v6dY8VL|A zjgNyF&0#c$Ksd&sH`ZpTDB$;%By>PnP{9w9tm$SYV}To;XS(FdxTIgx}neK)Lx4|PIo5g7Yi+~iOL-9)V%cek|jd=9?;mHTfAo8XDFpd-(boeyz zXdRj?{CyJnw3H0u83@g@D&g8kybf;LL!ec#lZ1kn6YyH203mJkI|(6Xg{!K3t#!|_ z4~?0*__fFM3mUMtL6Dv*XCSK(@vMMMAH~^CrCYgGI4SNtb7__{bO7PM`uHRd&sI75DTH%jX1X8=l^Un$4>BQt8b~8GOpyqq!{98xH73C&jcQ1HDp|Y2oeMn;7VyJ?rq=FXndp@IaaS&wUh8J zkQi4C-`L02fF!sW#H7J83q)|YtOA)Q+#@#eJG8Z3pGfDb#RV#{MBB|2>^-+O4UV-7 zb+jhwy@sKf3Fg1IoGX~tf;!mG=(6_Q@Q}A!L3{%Cv4==$@L!a|+_iH4WtqW2gA2Li z#>A$>}&7*B)x`HtL!w`|HRvO$?Wwgs`V>%ul; zZ9XhFYqx18n2j#l=zxPlHJ4~j$dZl8oRYWF54fsry>)`Y>n`Bu0Lz_ z9#Bxsm4moHRq%^1R8Or7{<;Kvfkn;koMI3^Z0P_`W9ZmW69x2oWpryVK@+iHY zsDILrm$D?PtrBl4oh=;t_36_m&=w)dUXa70aV zf!dcjyD~&$1-sDDFf5llSr>fqQ3MGizm2mZr`j}G^^yc8B`kg^B{^wO3|0O~ySDL4 zn?0>0?9Q>Wu6O5POR(Sr<#O(y!dFF8M(1 zO9e1GcvR=^4dmm9f#CKo8>y07#IOL_`V$ zVUlh7Y;u3n>+;(f84kjo2USU0+vkWkJU25UCYXu;5jq%QpYw>{t zN~7Oz8dXHqmb1aOmkIbEXaK8mc-_0w_rkPp_&9Xn{7TbBe@WYya#SBje9_3q{kH)$ z7X{h~t+xF9X9*-fW-$7MLM#Vg?os+pgoJd%4Ru1%cH%{pSvBulvMFs&!zCL!XTzTzMcR z4Kk(H;aP=`UD-#&Kid+=Edh`x!r)I>Ov!7{AX6B^F@eluKu>TlvFRUH@!Chul_Jcg z^mP;uY!@?tjiZ%XN7B;oR$zH1=_me}Gg&^{*moYHp3-KZ#tKywVI4c4&t-K#c?e^T6fny0QpUp!Q1!OkmTp=!|bb{vf2isRBh0 z%@l>c2L$JcAcAe{ep51xi$YbJVQHbiD!A<>4 zwDJVJ@<_O!y=LBTVh7f9#z0bmdG4nG_s}a|FTxyOXeS>_cx~D^DUAz@bcMFhQg%kG zDSJCL_?#8OnyoEasujJSyF9`%eOGkOU>CRo=fUc8iICw1eAfRuK40iW_t7V;jUsRG z50$<+jm+fkT`{oJ>BijkA-bg>+B!Y>qjha46NA;vb?p61p!xE7|9DM?bS}|#&XhC( zI{6!Mmza#17wDDy&70cth7OmoBMmb*yF+B)coWDo6iV0H3}l@* z*)qR=Qd%<0vE6=EkZ-wRm01~pZYZepT6%cCowo~`FMMz3@niXtwl&bra%!rd+V$dA z6Ovc&i0h5Tt5*2BucQX*EhWn0XD!tZZZwAFo|2CK^|NyQZX>uQ70b z`B+=SJDi{I63Gc1*4-$Ga|eV_`NVx51)Ude)|t8migLj+lWlEnNJ2Znxz^Ncp1c=@ zP#(`_iitG=zfA$y=cgd`P-E#Mr`6JcqnXLG?0`UAjhdVniBs|~`Di#}C+WPrtTeWD z-w{fTHqvvxBWm2==agFWh#X*K>aCp0M-67B@e?YEE#(_fepv22nPj#KyG5 zL1kwDb5YIRHcvEdfNq@()LNiLtlpnX0=&VDr};uV*DDAXOMw~}0j&o}*&lrKZ>uIu zASqAs+?xzSNMx}7#jkaEMNMRAfX^L%cf&k@^dLrwy)z?c!(1n}_s)iG+s2)muH(HrS@-wdh?|ot1xRqCk()`Xl_zqVMwF70Vx6#5Rhr>j#(-MC)oBg zYifRxKW^c|^<8p8e>m`4>b%E$o!LjyoPjF4q)l>k^dGy_Hh&A2r?Y+8xBeClq zRECf>k3?9h`?0FU3b^Ej$#o8Yt#ZI71m2&iYZo8f$w7fVbyo?s4p-2jsuhTdH-juO zh`zh&E}%EH+Q$0%q(hN@cF`N7Bv7nIGTh~bnUXKnwJJDjub}LpNFO;;PkzYOTx#u% zx*rE0pmLbm4CMEB&46}4Mg=;8K0=4Y~*@c|Eb#-xubQXlErhsIj}6yxRw z0cOM)=(Wev6mGpj+P)x11AtaF9K>L+kqU5f&on(hG?i~i#G2M)<}vP`#P2{(K{1UI z?aNSx5vQe@*$*HdgArBi7K24;WlZ#@f^Ef5GEBdypKb7iC#my&;$en``KP9N z7<7RSgkFWnbWnfgW}mx&MB)3lyW$?mOc zbYZrS$?ox7PfJXDe6)-G z9W&nNIR7o3GJQ7_fjA|2IV>x_!~IMU&p|4m7ESDY_wJ1-1(^Q9RUev8;IVQ=tB_C^ zpgqxG%VA8gd!EnU+P~AY8_r23LGMySFb~EE-~soz?(LCN_m%K6r0e7ju~XVzPi>WZC0=Qs$&1$a zXUt@{%`|@g`a_3rZzti^j?|0unDt6U(BKHs8geu>Kw-YIEde48myXhfP3SSfwO4tP zs)m>qNY$z>{*Wt}1UCK}V_?6;#@rum5s8g>0Wg)+2fDH3t|lHZ$^w+AwYBvLV5dPG+Rb7Z6DqY?FZLfFlXx z{V_BsiQ#8K*`jjt}2K48`^@OZ$^0)*l&oYivMn0F(PEAE!;O8 z-9H)C8F$!!eDN$aJoljQ10i1yF!c;vxR7JJ^P;35W)Dc0!5>ffWhs-%9aA&8+Sr%k zH6?X0#YC>oqPM;elUGLg)Q&gac1vFr_Q%bI}h-}1P?wAc;OAmv5NofjX_&4Su|SD zbV%wsPs29Pb8q|gp-tQ3T|PA{l`HfeTVGZ1ZC_&jqi`1xw$MiVym{Kl{jaoxhAN0H z6~f|OLqY&V=+sA<8|@O($RJPW!OX+r;Gv&&L7}3u+%;3TpE*ILE|}l5T$L>@>*+(2 zU8I4C@56`MU0knHQ&Z`}1*gCO;3rDGYwL;^y}NEkyBJ-7aC(s-dK!osG)(h$ z_r^Tha9am5@(hw7icADpU450~mK)0<j!g4!YhJiK^G$5vXRh>`77m@HT9>v5f8m(VU>MwU>02CNfTjd= z#cEcnM)OitgRzzHD9HlLfLIP$q$?1X%Eb_^AQ0Ko`-o$OKxYE9sp61kIwSAtxy6J? zjG*1RRTlB2sIJavgz!BIUB`>-A1HqguBP-_FeT5{{9f%m{Q!WnppE+LJTOe{3w}7G zRQDDg06r=Z9PSqw2XXc-JBH8{tJQ1kxgE`#pDh+$DQ>Qtl75|&2))(d7k=IH4Bcoa zw>R4)j@x)$!mk|j_=OmeXYkkj&K0p%cUuVOyLk#@TZ|;}l`c*Ny;=N0>wAUp0)78( zgJ!HFpq8uSjUNkRLf`2k?APjzi#2J6F6SCVAKSw^=WV~C7a66WJ|KYFgi630Vii@A zB0tdjeH4(Yz-N1+GB5^FpkSwCh>wE!iVq?gF}Ajge3I9G+S0wxx9zu${M1vsJ; zClyxG4Az@&vE4C1)3(j+b_} z`jO6UsvKE`_Tkf_&<7A0d)SP8)3D`$N(N{qI~{&M!tz&=wH^4yytZMs1zE~F zxRtN>l2}IkZ-rhmDvC^@8cE6U0~`*b9T}+UeEQnY6;G;rp}L+p?QV=BDe?t#{RNxu z2RH<;b*O}mYLbJL{;ZgjBuX^&)-?uRmr4;HMPr&7nm(FZM&9{R;Q6;jfJ)K zOWUQqD>3|C5T1ebkMYE|dcjqA^xLA;xmJc~r2o}Ln;b|%g#cAkQ`f{m;6*_X8F&>! z+k;wQKXB+S2@zNq?Qu6TRq)UK)dD;rW+EiG5`ocE@Y@4iLYs$~I0;nuo?^UDaY{?fjj{00qH5g z2{&u*Q;)Y@TkhZuUlUBA02!=>k>Zi&?eAX=uRn%fOH!9OXbs@9m+>NjV0^#^bC>HI z(A$7C3}$I{2{t~AMRfsjkp|`sTG$WZKyYXbn|iOXzZ=_t)!Y9xpRSsXI+j*$XHie9 zfoazONMYKFw}N>60s|~R%+y@ozeBHbr7yUs;oRB@^8$7($X#oShF17H*t@5!Xf1fz z)03L?kZ<(N%7uS#>GB19hX?IRBbb7H)=J$VhD}NCZ%y)9Lcg;ldoyVLT&x$FusHzn z2Q8xsIK|*3-gJ@*gn$ERLLd$tlZMBT^<gjn6B2(~Qh9Cd&e{E1DX1C%m_Z^x$+# zO49ej#Gg=_X=b#Nt%Mb!PH`c?(jvmvs0RiW%rMY?NDs2zToY@SiSC($4=H4$O$*vD zRn~o7$almU>E?SkYA(%R?|itD<)y;m_nxyF1Q>(->)Y zkCmZ5n3qLqt3+2yrMJknpxEYm@I4i>MjLc?zwsaJeZ2H{D$&o-n)#JbPaxYcoMv0}qJYkYHl@Ih4C03Tp{Ys|GL>geXmY+83jt6T;kuAr3re43R4 z1p#!Lo;?F<0y*wQoPe{$<={jXsGqz78^f}kjW$}{t}`Wr--!E6i&j^BW-U8{ zL534t<8_M-iGyXV?X^i2zDBbJ7cjWx`HPHm|0>xYNIQ0eY;<6wbm$E-Zr%^P2imLw zUPwcLvD1?o=oYy3N`hwzy1l2=aflVroM$Vb$%=x58b*M*pD(50Cn@IU*k&kANMeVQ zWnew=Zhq_%F6(7W^t^Csa3;{Tk=(SHBrf)Q+5$boH2%F<5jh-VlNA-Q|q9`7qkOCvg#a5d~$+*5Ub$Ybu#+y`@4;1!BI@$koYoiBNe zC}Io&dj9|lRj5)QCXYoBq~Ef&&bD=IaUX|7WG(^MN4Sm zqLzMg@Hpq#lur)L=&_P&;rK4{{F~wXSB=aSp&xHC%Aa(>PcjCL&dV6SYZ!*}K5H_A z&&yOur*t;bIKv`*qy%3y!tIOSZ%+;^HV1pd$e`i$At=F18g@n?gd5hdmxbpn4509W z5Em{~D|`^iC+3XW^vYl*k&TBEH(&c;n&w17_xVs9fn<%3xF3w@p<=H!6D1gl$3yLe zh{F&E)W#eMpljMiieyNTTZz^sQ<4Ym9SHS=A-O_LWTlc&O>`X&iAR({Ry^hwIW6dK zFW1vF3-^tN--Unq)IQ6*l!h*dF{L7>QWZhj=vhqOixK;B`8clY$?1u(_FvBjl|?-K zrq8bGRV1^9cS};60v^tF)B_urXLyqLvsVnCJ+dSX5mm$#h&&gfU1F%Qi$iQ`5bp_} zj|aLmY8(kM79Jav(&@c$%|T|}MaDJUMA+*WqW%!g-+%if{YG4Y&>IjP!jv-}FDqZ} z0Ky0`5FKRA3sm_$5AmSB>RmFL=UMt(q{**eS3^&j8j3g2wAxh948e)lZoUDNJgAmj zf9zDfgCSP(t*bUKDBU*HDqH0TH$3_u?Q=F!PR>Nt|y0}T9YJm*~e zT)6ke-U9P|?|RpI))OBNWZ!^gDfW&3FWutL!&Ra*ekB#l!Pz5ap6=ssFPfic&Gh<#HNe}vN*F%K#GTqZHKhP+HPq2Dq&6mw-jl{cM=kz$&V!E#_ zUCRDy=UkrtCGLq_iH>v@OSh`U?z7?sWruH8PE^-P`mjLWGqV3(2J%|1Br+_8XB7#}C`QCpww%zop2pB@ez@9-FpND1*)K|Rq2)(x=ifDQF35I(ZQ zVG#{6ohT>zyMD~TmBnV5t*@KZ&iP3l4DW9Bl%*naRmaMKvfSPM`AoY`CDItXqyYx@ zJr?xRGuTv*yVvlw0>>Rzm_>Fo;xT+mjianzB=caM8c6y!ezuTIsK-OW*2FTp%t$W00w-zjnZN@Z-14T2%peHnw{^H!3Dz z`W}1hzY_-{(-Jx@<9?u)fOB-r)O=qY-!%T+t`86{0(=5YnNg1J#kXhmJMVa+_$GKS zHc|B>!kS!2x^@!Ww_9Uvs?0&2U6s==ElS7<3TkWy_h5m}*uVg-<=m@V!PLaDlW!|G>b6QqF1J6!CA|{O=C6mo_@YFd+qiE%FNQH>e&%|f zn;E|*iT!NA{J=c!?3_dWtrJn72JA0BfBnBOPV$fzE6ps?TlAwsmRaFBH?Ca5wjpRr zq|+Olq?K=cYx?`FyGHZk-Pdh9ISH8;-kaa*k-P_?TSTGj$v;Y7gVGu(9xYIl&2j;1 z0|7`@3p=Fu217fb<2+&v)?|e=Ya(P`XRL~`jH)YDU{nKJbjl#{f&O(P8VM-dw^m{v zK8yvy?lJF>6WQNH^ZApsv64~X$?`9*hihT_8;BSSNNv0 z*Jndji`&{#cXLVE1DbvRpWl}37?L;Ap(0eOCSKznAs*t@697A5Xg_R+jKsa_7$c^;sTh z|E{1Y(hf1XZ}s7R+eKr?tUI&c=*`4k&Ft;Bo5^g)i;N_SGEC;~Juz0;@ZCao44wOW zFv!eseEIo(QvNSMXv40*Hyf}~X><0Pu?=5hGSqViuLQkDWFNgfvjJPofj9$0{14BYo7}m#; z_zBkxI_&=4t7ez}vttNR45Mf-zVQAWPnR0*7?V zpu}Kt-sID=ptUwh?DU=OqyBo?f`(wfLiT}{R*JTWG7(ZA5u6>g;8moC{$($bVtr`# zp}h$;5E=*;Sd?QajNQA%McekhpxuS(shx#Co9WxQnI6-}omG08k)V|lGO{+ml!2MX zzD(WDpZ`-D?;tbpd$z|f1r*%8!L*8i>?EiEE+u}IuPM^gT;wf%NqVpHY3;@19<_b4$EPpVzyFc=D|Txf z`BK=ksc)R?ZGwcVIec%J5&#dS@gAC0bCd%p8(!N|vmVG_83(}alelC!#vJjQt~T@} zDyf@LVLR(12cTS>I!Ko~-%9O-8Rs*z&A+^rZ(%2+9ESbu%>@2; zknJd+FaZ9*7i!;@)bt6{I;w^H?Umed&`d%Q1YYam1d+uKaXD|C5>u z%xQ3;;ypd2-bw&Ds>3>nMZCnEyTCLjDcyc35nui%K^!D2J z+agteN0%(61D=BSXgMAJx9Qd!=J#6ccyXGmLqnT#RhP4)d9%?a>e383$X&dyoySO{ z%@=m8!op5nqZ`VmZ|q9DNigg`r#6|Lu^OIt=Kt-TD9mNkn3Nj7W@S4>4|u1)Ga$~h z@9!V7EmyDUa=CXkVL=rwn!b$+szRqV)t_y6WsDs<&U*5FGa4(O;pLfd?1P!`bL*?+ zg1m6h75S3e|2B@&$q1ir7WXj#8~dAAMvQ;Y45~6J=i1qPvia=1fnX6Vvqe3nEvV$? zmZwpQr}oPMcJ;`JluTB9WWPr6%x_E|ajE-fRGYb8?U5ploMoi#r(sgM{&@u>bMa6b zqlxC_(P0P-%d0B>jy5Yp*+MEJ8TR6MSMGJ@hyCT|@37_@-unTIja~U|8A4o^-{9+& zUR7#KGRks58ADh2!;a<&nCj0FFt!RNrX{`Cj zFbak2SCYurDEjc``Me~Kg8A>m!1B)<2p~XC&T1_^$X8*Ff{H(PeOvw1va{mpza*%( zZmAj3L@+Vd zaW`Z*;>irdc6rY({`ZW30Vy1<(G$t^jB=#fUN2{yY7ggCbLu|M%CbnRXxeCD%Ondl zbumka^%rI7@~egnsrk>cNsfkgY5;Z2Ev!3=HcbGdy_y&U;(qOTlk1?TTN%th{(Dte z632zEn8Vd!*5f{j2tWAi^giX<6Q|S0ZU(@9EJk}5**(evYeox4+A))&^N`vK(ebez zuy-ndp7Y+q#kxoQdBxAd%f@;;F1;E~Zx#nkQg#cacmU+t!VJU>l?ogbK3gETd4)(fn<|LTSJaEaHfS=+h+gCNPm@Wagu zO!rgIj}E`R*>4`;S_-FTIlbww|HcPps1e}ES8TsZtGYJd>$7d&)2W)@`Q?eR^7`ip zGME}DDfb0K)Mna2U$&^3a;I}SqwIb3Q+4Lhv>Z1ApMH9`^zdS4CNLA<-31wis@tPl zzCU8WeN){y1LEP)ozvI)-x4-Ox!+I9Bs(kXbJNFqOM;E}XW*KSNP2Mr>-*933u!OB zV_H0{?UEv;5@rOJR6*&y1x@OrCK{3*yul@48EaWs>kO*{$XFff$$8}U<1a9*75L`x zi-8<9laEfVnkfu0Am&7jm4oFSASjq<($qmNh!_U5igk%c?U+{)^eZg>$q*b%Yr|?S zZ*O5}I1O*a6zj(Jc&$tBmH5k^*Xd1lI4#8Tlo{$`wjT2ra7%jjg5?{mIE^)PBJae` z3@=vvtz!NEWP)qzapn-HJnwQOA!j*v~TT-$EvlcO!cU&hK(XhK?$Ygro$R=UI zPT00<2iE#Xr0@tmxS~oIDbj~`m|(?k{N!sNXOwjF_XPZ8>O3H_9DJX5S@1&pwW)7k z^Zf}!3%uY!e{|4^(yDQI@hL43)m{_B$zQ5g*pgfH9f9k*+12-X`DrxgJLmyLVLxTD z?8Vb!pb_c)|C9C;3HX>#VH&$UW50fbx^M*_gYJKJNdNODb@|BHBWdva39Y7cODnTnwppa_84dD&H8u416LV|cWcptc zKF4P+KaYBz;hXkSUqOkXWKva;*PT5PHu z%RkT{K?f@~cz(tfvrV%;yYQd@Uk5U0r;r3s)RjL~A8}2nZ}T1kssmZZ77f4LG6u39 ztAX=9@EJiBoNC;5_dqQFJnSx(hb1R|Xmz9d?6QT#?Ap-k zbcq8lD+Mf#siy9KkU)za_*2b!9qxVAwbOiUW++2=&VG-i<5SBICdT#@xwPd6!q3?j zP9Ah<89d#6uaxTr`JMyb0=PwBJ|J3Nk$DGF@3FcY04+db`pO|ttKuz4*$Q3M)rYhv zwRKRu1bY(499*Jy?oJE1kyMp40TCMK#Y|)%?~h z6nnx{ibH7X-aWt49!^3+xLndnsK5ZV+@W%u4T)|CU++MxYX^pz=m|*z*rHEPPJ+ZH zJe=@AeL7(9mjEXp1y`9An03Q^1hQ<$jp5MO2BcdcPk^i?EJh0jazd`=DSatKB#=Agiq^%q8^UHXNssC6+1JAM(D423(e0{$R zN};ucp1KmN8U|5L5;rE%3cqQ_LA=`7k@1%Z)6C`k8)&3r}B-aJnD~#nCwqVM3zqWU-+phqfmKW z2(NIh@Fx7`Zz=u$gfOE?Ve0pB;0(y@-4!M z1D>x`M)y|`H(;5kATG>QX6V$FvNIwUhZr(&Q-t38PtYIZ+O)Gza?KApq}}6Cjs9NqC(%MOhnMR7LcWg3B`Mx$Ml%(!qW$*;agX{pbAVfr$%sl}K zM`vxXysNV9srg(Y6NB^F(9Gb0+g&@=qy?9L9#8=h-tb-(EPS>4aelK;f&p+`7SbemhTNOOFvlTp+M=c9I zK;(;EFFW$fS@@L2-+!c#CetR@hmQH&{e`d0oX#R{Dcw!((chWh$+ETP_Z~{NypoM~ zP?TZLiR2;_Hqi>Tynl8DPWn4x^FK@K*dyOS{&}NxH+o@1rR-gx?0u4y*3#_=hMw4R zD?72bWzieFhckG(9eO0{0oW5_uWQXH^aOl`0htGsU&n2&3|MW-Wsy=jkq5~faCrmv z>C~?Tk_@06_R|E^2KFRzAnwf$eCA_ru>)%dr=c9RTwBkbSlc@EJa|1#k>*#b^2d9E ztsz#c`QwL(#dqC&HI{bxyT%0rY-u&|s)isQOC5r1K?loiJqpu5kXkx}uY%ODZEm|W zUf`b}BA_AIP*-4%59Vo#dIx2gH^VL=lxF)MDX7fa4G!MyVGN=-JGvzp;yh;hZ_#M~ zX1d=$dPr`+EGM^DxhwjY@bHQC(2-PjMm=ez=u=BRDq8HT^1mXnVP-(WDv;7}OFg|+ z?)$XtpwO0mBo|`4*^Z3%#`;^2rN;RU^2`Z71rgZIUayXl&%{ca#%${+Zd3f2Eth6! zFNQP$*2>vXKx#(HS-QSdWm*nNhmn##Nof*8D%XAXgcuJjJq-MwaRWa5%vrKr3I(sAw3jA6Vtn%@e3>} zOUC|8#88a}+#d~dG4%JEZTXKzTw3Y3h&;DYq-(-LRl$k>fv6ODIs!}2k|2|H3u8-IAh|-8vlP z&sv!JNKwFf75Fa#aL4}?h%%L+0>e3N)X^YN{(!PnMGBHALrpLYBimN@Ez=m9uTR(o zw=MWMS+q*cV7J`=+W(<&oTCiQT{xBf*#8q~`<)+@-UVFE{%F7))t(mga>!#r099$! z5)5u3Fw}KFor~!oOArUx7o_76%5cd}!e$p1wJ(OS84e(bVx0khdh8GnZY$VTaK;i2 zOS`g)*j=i0oi1?I7_f+#{}etdxzfNzbwf3*B+nZ@U*+xBW@5Biqxf>4XWEXH8xR+)fV}P?1bH$;b-HY3R%0qdEv=kW$4Rn=(v8V2vj{!KK zV98hTf$j)`K~GV%;r%B-+=e&F4iFc_uo>|cRW1m`4Rr%0{4Ps7wxxR#E>UM2tFAqeJ3 z{elxFuSVEgzVf}sv~aM+UmnFN7n7`Pl6n&Rno+Uc!p>F3q3yI}Cf?!FO`(4_j4l`c zBQyKM2CxaNERIdv31@ak*l+f6x?HIcPgfWX;IyVEJ9h_Qz{D;EU_{BwR~5AD6wS}n z#*9m*Ppjstw(RP=l$<;FNki&|2*M8I6|UIM*m?T4j9UZk?g=vjcBPlBn8amF-@H=; zYXN3LIDlB?FmU#sYw`VL|E&V{>MZTtYk$+L9t;2wM?zI6A-El;@U*g|BrHYtB!W2x zRHz3NZ}eEBjD*zl)c{g0*PP{&?Q_(LiX)A$R%WCODby^P{|QeFxWGL_Lqyjuz3PzrfURBEpF>qZTF8F?1>T#Xrb`qzjHGd;_qwoXT`Dp~MiR5Q(J6!5B z{+edH-&Jm(OUQFZ{VLLF{&~!LQh#eWLruoFNZL;xV33d!lUvC5#&n-LTSr+dG(|Ed z{MAS(Lwk9nBqxbLu=_7N!>inXFUfztcz#^>Z_sDlG`n8*QgJlo#QJe(ELo^ z5_ymBvvsr~O#r@_R88c#+j>GmT~5dmW=jc)k#$ml%2%(<&`T0y?%o6s5OxW-wcC7?>wmVl7+T^M9 zE-x>SP41T?j}*?90Lt}T?q^sLu!-fhILvxbi0x_f)nsDT&L?$rm}VZR*#!2Nl`}SO zIZbAabq$MXZjY_(A@=5PQP!HFXWp_*PN9WmjSU9)3esBmcE;K*5TTkOKo*>Atk)cr?R21 zjErXL&koK!p(@K~8YOC7O7dcfkcRVxf-@KWwxe=_p1wz*LSx@>rRa)kc|~aZ+~n~j z5RW!$VTHBLbzD_fTv2fl-R1u8#KG0T8pT8yuxt|Xmf}~K5)sFk|Ah?CdSPMVvvnx+ z3!du>p4)WD?V=V+Z4C`re+~X>E4&-ynP6;dyRkQSE zdVkKvE*Hop_kveANMMIaggL1wSkeYR8)$4zO=8-;sK`P1wB2eGaF=e>nD3d0#o~S_ zjJQ1EIOn;ZT39-^hDG!5B_4jnrIg+8BFs!$X!OQG?FgZEfStu~6YhHc0su@Pu!COu zvPOAwY%uMvn~u4G&NZYEckWDETN@sx8;_zN-<>zceN)|YPMuY+ZrqHsYNB9Y#Au|n z0(`Nq5(HjRvIrRMV!s&`8F|`_IwTW5+YvtNhXxp$FIb@ZM!eKqbm^P1@7!~(?da$z zE8|)q5MoGB$z=CPY+PT!X^ZAhsST|fD9C^xsd%^*YSdXH#0e@@RvAjOF1 zYsDUjkWEUUf~L~L$@xS6@BH)}UNUtp8C$b>8`X#tkky=+sDc^@bIw;&`MKdY6JZsQ z{Z~IjV&1A<)eO_QRpAl!U0zo3=$R%y z?vu_%G^ymPfz1r<9W|qLBv(SawA+btxMtB64TyeYKh#R^4UcQgiQaVu5fK)=_DkQ4Cm?pwC*PgJcKrm{0(Jc^smqQ`XZXV-kckLl6 z$6xd24Oj^88wu}UMQ&bYJe1a<_ORn6hb2E1R?+5shB-J+j%~hv6vez1GqN&V)-&~* zSgZ#ME>_%HQ8UM~0WIm>Wo>F|I)4>Hs;@ye@jVD%`%T50?=p5Sc2Dwc$0oS zvATcDemLtArSS&mhg9!0TQGzwKFg4+#(1Tf&`O0)v2Q)dj>Qu%`TeYRO!#C9kB1aj znC;v9x1$STbPA_`@lO9j&Y2c#)PRnpues6ncn7FKgNcmE{5O#>*pAs;sOGLY#pxS5c99FNF;}>IF7x zR0NRNnh8}g(%)h;sk8pM>O`FP^Qpmm=`>O|ygy8Qo;m-S^=R!oUc9nP)y-RJ(cVgw30OALV}zs_K)NUAa9qn==}-96G@4MQ&?c z4nw7DtMU=*YxZ*)C&eWOWGC)^Sq{C$7KL-gi~3sKK8@|p0R`e?dZ75s2H4km?tsV- zdD?ZxSLF9S82T)&ba(aJw1-NA`cEBNvPDI0eV zr~WC?<9B29mDo-M+y(t>_pH+oNeU7_TGXT^avX(STqIhc^Sg@sJDzp3sy#bA^k2>Y z`0r22FYo!cUntGim|wO27$Y7H-9Y4+Fl{20aCU*T!r#FRp}pM#7A@{%YO8Y5iVqDY z_Z`a<`z|sQ9Phf;VoAi1s}P(bIUtq&NiLTkeze462jqH?t-BGv80le#Q7Iup&vdjl zA|m1dAO~#IaE7Trd*kL-4NN3bT;zG&!GM{=5z|DBx89*Qp68|)EFRGAx=|0WU6{B+ zdeO{CP}MelSnPb5s{GPtr+xs>ot*Z5`Q0O8eVH|2(aH2=d*d@i9P>6eXXQL?zjBlD zMRk*FR=@XCdL^gSM|u_6Cv8EUF3WNqaY<_HYE-6|{S1g73drXp$>!Kdgo}<3}+i&Hx~kt@dYJDVdvh4-7$ zvmg4mTZ&LWbmYp8FrJWsS*8{9z1x2SA(e(Ca05FQ+weg0Z0*5rOBA8arlh^Qm=i#{bQHm44I)%y;3tnr7;nvr@ zRuyBg;ejXd-YEO)D&d^H4f|`Ul&{ppc=O7f!})zng2$^R^=HTR^>C>^EM62*eclPN zBG`)#(C2OVd@5fSz}-3aYPS3HH)c!05Hl&yo!6b^!&F|&nl^stCS%~oTV}@Kg)`-NOmpS)PWxn?Q_~EVj6PM zx8xXhcs2U?&YkdAMYw6)4~&4*rp9s)Q!~}qFq)o^ zW;UD$dQW0DSqYrb!8~N~SMFLAX0mBA6S~z-0+n5OzbFI{OFk}i60ZHt4@p}2PhoL^ zwZ0kOI2bsRK6X}o@xf(&B0bzi&ea&E`fVog zW7A;P{r+0yyc)h(6@5-AFuFmEuUiP&$pnL%8_4Rq!7}OdBl_&!iZ68Js>@cjJzu2H za`MC+D_=DDBSF~sY)bl z)EX-$A-@Ze2_NqRk8@l+l2()U6Rxqe_|BqcZJ@Ay_vn>$${Lo6-WT@wsJ^jKl=S~W z*5KWGy(`*xH2(Ul+2Zi-obS&mzykt+zzw*fy{T!-2ZGwggJaUouU!j7goJeqZgmU0 zOMO6iJgOVxt+oxfsmLwK*}>izXKV26QCq=p$Q_qgx4}Xb&tp;aY#oKE20|;hR4BcF z_+U0e1R>=uUk3*Va6EmI!G04XW0h_E#3DRnXMR75S5r27U|GC4ly$=7Mm~si_d}ut z_c6CuHyR_4e%m~ETaaW*WOXtc!;_%v-gs>*6RhBMdo?k&8--?YvyA!~` zC(PPjL1qq<7t#44wB)x2j@od2FD_geOtGwyWV~h{#j4{9PD%B<>1-Z=q14;YNiPRh zDisi25-HQdl-nMcgX+UWE4i3*VW8ig;?T5N_YHr%MOlt){@7ZibUJo+TJ1VrjjG#C zhi_+6k}YFJ^f-8iMhZY*2$tZE1+FJuMS1z@i14xL0SZ~KF@vGb5-%Kz5st-^zmGGi?gkmQXL$P!LB0U0Gaj5yVzTq(bo{vGvNU2D% z=lSr)C&DY&O-4H=^i&zMioXq`90WK$ENW*@9NvDt)}>cckn|`cFlCV}wiJRVG6@L4 z&+^YZ+)!n2NDHll=Af>wfcGa~6pi1bG!=DQkD*@L0J0Nq4XqMVr`#w=OoZ)2rhI%a zkv0BTp%hExF159okThZ5QyC`5RR8>?t6v%Ar9x?<9MJBc+bf^nPi(&|wOwXUNf8_= zcQei(JOtp|6!WA((K=e}#L zXMG{x-buItxB7ZFLT@Gx)-^D%2hUViR$}RiXPZ=~KY8lW9sY4A+&fi-F{

    KCBEC zB9A~lP>np;@Z1hdbcZzwSA)tO)!UcgETT3nNvriaDOo^wcCDQ+v&dY{+&JowD|?gO z_?mNs#)wWDyUbd&Yi+_Q;(*gy(l&=wrsCsdkw%A0bku~r8rqnyWt%}K12LVkvQoj9 zh@RU)J{jFn%QfD5$xiCCgc6o66t7qr%AszN5TJY^rfWc)Q&_JX-foQR3ZxSbiOVp` za3p14iJ%^i{bA-FN07gW9!XfB8%#d**4o!$QY_9P5n|7@h+kF6-BiB*HPHbbMw!u8 z9Q=z>ku#^$Bxxtsg;uI}<6vd)Xa|s9bQe-rDE}n-*ea3h?ItuRhq=hT!nzrX4Pa?4 zbI*yZ>WqFA?%v*)5_57@${oPRfOOiTY;?&H%vvg6p0*~QU|Hz<05A*{>e*I|`4eGA z$pvcN+}xmxM{ahVp@q*Zk!yumEeqCY71|y{3Z9%z`%VU}ZPQzS*&-NXBkCvGbTuDjTvRWcu(|~zja7+vm(Mla ze4&IdrbON{V;4b?pb_CKw9EKYdLQqA4EcF*dk~kAL{8FFPa*xfR!K9?2dLy4;5$g7zT) zTDs(1trHM;!PdFv73VtyI-a7=>7}xGHWP76k*dErPo8R}s&96AJJtDxtE%NY`*jm! zr{2z~e|v)weqVi_F^a&ut~P8;_oM#0slCqXiN+r=zJusa(jcGWnytd&jUKHg^q29e zH-CDinqnA*s?8riJa>+l5_>b6P^(5x3#TirHc_r_Hpp;poO==?-<#gT6gC8y2Rz8^|^^?4pZ>e@WURgCPSr*E31gZCPO{n zb4+Dtu02-VP{4?N^3_297A{TOaYQ866ANa4^*e7)f#{0f11CvXzd#esev_rRbecho z4CrLQUBh0RP!HK^Vd-^-9dtlmbqpQHjjyF?#RQihNSF1)u-a=$>&2KXEgnAs6Kmo# zO_wO+B(yuE+A+4?5XUXq&77tTdRM}#<>|{@@66`3=S8ikKWp30)?}}Xj)=I|Icu1n zLt3^IBn~=wwg@STesLD!mA?t37hJlXSwx&uuWh_-3WS{>J9ggt`W_MOr{tOZyMYSf z)JOejt4b3cf{OeU#B=vX4a0(K?Ihp^R>Uz0r3Bv(jWVp_*Z;QcA>MywSrXnno)gRt zIUyXKVX7caX=-Z1&aco}f1Gnv!Z$xpMl>Hq4Wh%bA{x zQlWUr!=ILxmbJQtKqDTrt`~1*{Wy8j2;f3xmj@QV`E`IiI}ir-XN2?|*j0f@ru-DD z;ci=-`(4|QCir3&_cAy#!oq0$EXMPABE@pyNsUcRP7X4EZf|c72nZmJH7|SbscRCS zf8r*35TX~Ct^kg`b;|Vk;jc6oBN-=1souX0P>!F88_H^@cx|N3mo|20Bq-|`Fmc!C-$AYuIjtTA-uz}=6q~Kb*xdVi}!*0rf5B0RSJ1~8a|@- zWV@Z}1lVbi=>`CeEofs}sN6S2nq11XI{Y&oaYiJ0gnLR}Dt9CxX5g< zTfs|?Ri9!79s2BVQ2+_Tzz2MHwcH3A;J>xb+2^YX7YDbszsk)<*_hY$*diKkoNGvQz4Y%^Jqx#d z9H#nX_-l55*yh_x-#NYgM&xKkva$g&D>L>hYvr@Y#0SWUCldRj#ieOxoLiPcS$|=L z{p5$;+=}*4ji2<2qTwz({&4@7;hDCr|b8J0DuDakp=nr z9(%cZ806W;S-ddv6o5jkIT+R3zwg1{6&pBE-03q~DzGrR<{U}`ki~MK&rbuejQOcZ z@g0Vr!l4!CY8W?QWEimmtRWZc?FsvzLY?Y;EIq;6+S<;}&K$CkY+VAHpKINoiISE} z6KJvBPh;CZ#_$F^RUetQcD~!0{!L<{aVkU-n6bC3zJ9grs8l(dnUxiKXGHgEu*Unj znj1f8q(;}u^{}}}CIQ%)d1RBy74w9aiD8@R>9_{Z%GPr_;k`|sJC{U~6~87X>S<~M z5s^?It*V7~pWF^^SmB=)UO1jpQVC|_OVat$A)9HU(DvqJG}q5b7UF#(nIoiOn0>oi z)FPiCm@Txr=L)~De3WXp#j7m!0wTOlgxn$$KI#dn zgM9Rv)N4+?yTP=Y@$#8ND_Ch3nDK3&oubZ;0g~kd4^(WK1k+0vR@Tmr4j60T-?LZY za|YkA*s!9pwPw4#>zACJop(0|2i0nI>mgYR78Ou}bUpS4fCdDE3b;0CJ7lrBPvK~5 zYXhPPORZ}k>@UE`hYrhxp?w7J| zxY`UQay3UVW1 zG$Rue0QD@7j%sE0Y3k`=KX@#q5*UMEkbLzt^_>Y5C?ft ze6JqGKK7e1Xiga457xm6DB?6*&(2JMBSNchKs@?ceB$5I!S5d3u2^kqQBXVPW=VX-opMYy2=P2S{)y1PJlXGS6K;TxpE(a7^&RY7Ba?k0?1z5075BmZ zKECs(fxnCIM=UawMR$~)WcL;GH-IGrA6DUzih%yqbJnP_kr7P|jc*Gs^-P~p`YXd% zb0Yw@kUN^MY2G|Fa%ZgCCV~ibC487(Hu_#mg5{CuRy6}!V5zJ4U~e{RY_S1z$hLVD zzSM=>4LR+Zo}Okqoo36qDJ`LsujZ7pYW2Nn%8C2Ut9q0zCn*e$(_reGf@A$As`1fT z#uFuc24kF`-};sgiJrHQ`PIV5NOd|zg|+G!uuz>!di20C6=62*^6ewSTnSo*I=Bcx zGGkH0%S6KE(N`K+{_F`Uu^ZDtf>HwUTL-n}6Ir$d*jTiUt}0VHnTBFYysLV~zuaR3 z*OBi||EaQ62H!FHj*+Sn9mFz5XJ?bA-1x-@x`LN;(nUwgDgb+%PeyJiii zjL`h@@evCIaWMT8lP^qsP&q1p2QR;?Em)q$K@+74GxVqkLsh4(TVXkJBX+bQq z{H|Mmx%5o+m*of>OK9b4brq0D?caL{it4tt4x#EU1C&x)QzOX3lesIcYEtP%cVpLq zo`#7 zB9gzuRzwnTJ7M(SYJa`^CGpMSd$Ami*2HHW$i@RQPwgdX@)j7Jq(UJqk;jgRWgG^8 zwQ_&G@zc|hnWceUrH}W_Eox|_fJdW%=~uwEXcePzTLn8Jw;ii>WTwNPWPM!7xAm}0 zS5}%*oi39iEi7$&{*Lyvl7F$k43PAwqhq*6uvhWffF5Q5yC;R4A@a?44ADf&ZHiP} zwCv>v&TQyAU!O4RyzzKr=sG7}TeZs{JQJnsx}=hL)Q`Qf0M+)8-0MuVU)^tPZa%6# zQ3*hcO2<3Qi0Xx~II+Yz)au$=TeA!VGZH)*{d3V1)BnZu0-^CyG{wKw5FYkVj-(?T zq3&P>bW|W|(aL)lUUJ4Y7^=C;ZPb`lpT~SsB(v9THn9BO z^qjct*^LkSE-vW!4fjlYrdlI1t~Q(#RvA}F2+Rry8$%(?-05J`TA^<*gy3mhuM@nY4-o{OSXN3(RomB8t&t+mGeI({n6DtxTSk&Pe?)v~H_Wg;f? zFmKN~Y4f4F<@*z0M${Pwb=E_LQLi`?c(*;!(QWq_<6P}A z(~OH-MUKj9R6$y_8=;iSb%cdv9AGp{S({5 zJslk0akG~i#6IvUL*+XyIXEn-vbL<5HLX#ee=Ct+q{WyeC2n2cf|g5Ny{=cOIz5nw zUixzwJmI?N%+zc-xZ8M(Z_}rTZvki=4y^tU7UGTyg@KZbLdT=fUqakx!Oiakj#p=A zFj)i}?Q!nr_~P@-&SsGTp=`!wZSuQ9UN2$co-eGsrGDZIWtfjW7wHg zfIiovNK~yM*&dbw%%Ob}jK6z7Jy*RFMD)7S*3p%V)oD2t<0VcIZ1yd4zDXuD4NSJd zdJ-#v^_=1HoWZu|SPLhcieq5np-sE^z^6Bl=)0?L`U9mgX~ys(9+mr1#{72V5=yW7 zHfg2ow`W`7D#g;Vr+lf@$cou-;`z6_d;VFz_1*iC=W9tAW4IUaA($0@8pFXftn4@kHn5B_AvD4rd?+qxIj7X#h~xU9+j?9;3O#mFHE6{h4Q~e>V)ZJWMMy7jy_Ui`e1^1tl<7;)eU&@LI)I{W5dF_AM`l=P$zOtsO%5}Lv z8>)hS&vfQP>!D)CTpO9@d0OzW;CS&52f)8^dF5P$zc1(Gm$?JIG{&87{S{iov283Q zW#$#V1npjN4mXJMOhByJZ&8LQvFHgqft48iP`$mORjy-Ru7yK5AD)E~kGg-7;MYB_ zy7eRG2JRIvKsp(}BI3SS%&dv`cnw(a6?R2QHwTx>RJ0l>bEM1XJW&Z$rN^(Du)!DO z{@&Z!{F)aCzyk3OuqCa75eMtE#OARiQ&_XzCIJm1xE8_T6;tPqm>eH}nc3Il106Pb z3uCASCuwJHy9|MDc2ZZTOOXaZ(9jokbmSKlJjHU}fky9*LjW-;Yxdi=VDzP4T>xq4wCr>E)@F1mS6mO7f>g`+S!u?~9pcEiRz+U3! zPn!yX+*DA+`~2&lB_n=*O0d<=S0iunOb-;6X5BgrIXeABBc|o)A(5}9t)&%{fCFMD z`%0@FOr_Mo<3VK%b*txo-38{guc%{&o1(~PgNI4wTY(!%{HeA#2$33snJZ>2%X^J& zsaAQAHwg_Lp5SH!;32(coRpx0Z;xU_!oX1rQUGA_0sIWDE%cJ?F@(>SH0n_sd#>Ef zJ$#w^j_kx5fx|0%oCyV5`Ouf9fT%+{9SSTA%h0J#zCn3lSMqExzu#`L1CsQfDPG^KiS{^@C~i(P4lk9wWrPLhDW+#4VN=DI`{`6tWDlXr#q~!Cg!RQ%?%JrVkt-q60*P&xFaha2nB|hG zPY&?=Jd!E~oD;j>g)=c>a{vYr*hUJvfnD$}R-!0|Po#Q6S6dr=i(riRTrIAy&W*L; zCHFDN8hsFdBAs4bT)f@PQ?~{48hA+#!TW(QA6RmPx^b6vA#S-6!I^eW@=l;~zAa%k zJ#cJ0y1L+urr#ircK}AU@9Mt#8O26q$&0tV);;D~~4S|pIn(04?h+$Edn##Sg z^(>3#t|thNP_nJuijx*|GM7x^_MEK#r5d$dif|!7AZ;pmczB@YM&;2B_)2b&XY9Wc zTu`P^WTe>4)wxi}fq6R+QCmJ`n@zo%Q5{a9#&0URk59McI?}Bq#bPdz&-}zcWoMx) zQOIo{I%Z&s9Am)C1TJ^Vl~>uND@olEni1fLTO%IWt*Qn zq0gQ*v;xBu2QLjQ53XZdhLYrFg*Kb!t9Pqiy6 zHq+kO*(rCz#VcK+F6*j#J?b*yN$78!c+y=|(g3Bi#C~{4TrysTZo%l%4 zaAvdyJ@7+(A`IlWs1&^Y?oZ!$BN1UATeA4*;JBuqr{Q9*}Ws_dX##{5Kp_y#dCjSJ9%18o}N4RDlUf)ZZQ}jMSRbC z0A2=qaGtZ6e<@7%{Dj%T;y>}=*Cr(%8B!7BRI@U4(uN%;f^muIMvv9hfBK)b_4P-o z85_&DXNfY$kMxVSc>kb~!cpKx{hki5n z==PVWkYJisJ+jw!YwZ>M422cc*Wjmlnm9x)5|lWgWHxRLU^6G_(Zo`w78W$P@!{FT z7N*ovn$-Au62_|DkJR`4xy_DGH?W|0gTLX4l8$Q(sEL<3U-`Wgc3$0l{9ed6w@nmp zOgdn9as8llJJ)LW=0=T(w;D$Z{aUP98y|I3Bg4cbP*<$2*T6&x)*kyz-Jz~Z*$5z+ zpA3wv?-W`8S}^8@?eqj+4Baas%u#By4XF`&D*TERT-*u5 zNEj(uZ;CEB@fNpznR-3E=3G`YDZ9tr=IMd^n)rtq`MN&48F#GLk7r`4r?%bmy1U5B z+}2qZ*~*tgR6ME6Yb?kv7IsanJp~}~)G7tL|0ntO=Xc@n+x4XF$X{}MzWgVBh1+aG ze2Khv&oQBS6d|aTYSc!BRz8hXo-y?3!A4EisD7Q^^F?EmM;cICZ7Rk#4pf|iZ8#rQ z0C3-K%tI<+F8uSMu|oEv_0cTjS0zuSK~Id`PL(9_2O|Wmk2!;9Y$_}-Uf*lTGc^}_ zOSR;uPS%UCbX8Ok-yz7zs9HHV26i86<2b0-8jr5-N?m1EcAS$p&QC?Txj3F5=@FVs z63G{u{}Co`+#f(-*sdO_Kza}7IC+Il1(m> zCsxXy$3j}p)%#yi7gyMqBF0cMGARF)Mc7XOqWtK=Zmfm30q6o?)nEB?aNMH&zFWhi zibfuRbc79OshUAiF%3=tm&xF^Apy&kRK91JKRjjI4EOG6DQC!Q0Ap>!X6z$uuk`2t zbIH>C_j9^VXa1b(7QdrapRlDQqmmG*DnEBsLFD!eB}DE(-sG!k^_Y$f#`@K2jHg}+ z;b;lQ4v+M(xdakC74}@gk;miBn;|N#-1&9sAm4{M;a!kJL#rQ_{(yLa+Qath7e}W7d$OzJ% zgIpS5%&t+|Ep=&;oD;` zQh72T1IS>w<;&=&{4$+N3}5Wux^+c;DXuSR)K6-CS1;YuF=ws!1`jv44W zoCc9}S?*WaeM^f{+6p~t)yWc;Z^BOn_Va*~OGHEj);9?$`Lizqvbmfft&Chd{?ir8 z(MfToSJgsxSA+Wru6<1wEjKB7Uv%TcPxk&UxusBl+=>5d@2$V0-n+1W0}RRnMM6ws zNR>uFL_ivbkVZ;iDCrOel>;6?K!E{iiJ@Vrp+f~lK{|#;LAs=K;JXK(=YIZ!?@wpe zy6@$2ou!AF`MlqIU;A}ko1I)S+}y2Av+=B`^h_(Hhmrau(bWiOxjyU7)oAep2 zP&(r+(Z)rhHCW$Vg0I4fz49i{Ghe-mfF4OuVGA{5oSv#)gCW0g&C5{96b0peO8*D6 zG8^*?LS6(nK%MBG^vn5u`iR2wr>NDRxAaB67;Iy)&QzI&Y6c1-?O#@s)cQ)2vO=ha zd=;IIyPE#v%3YlL6^OccXGbPpF0P@)ae!yqxDce#*U^y49Fhdj%zDy%vQ;82Db=k9D$O)P;Xs0q&1F1=?jDz zd@y>-8Q~mp<4U(-S3yo3%@wA$0!WB#YEsD3?A%3jW4;#OpL&k&_02lEM z72I9jVk0jn|Nh?ZVpko=`xII6gkA*!?aE(}Iyuvo@mO1%-~ZJ?&b`^ZD{r2fJ!`ez z0FGGx7R*P>{%S;L156-vyS_b%vxP<7N;-t!=(}oU`n~v!zNQ5eF{*mt3xG9s-I-JG zCoC@7R}Ghr@y?;Kt&4!xM&P%_Y_aU!M!y)p&5|ke1)^yIm9y&xg?3DMqYiudG~T?B zLG3LV%ML%`W%&~L<|_KR`D+IxEiM3@>}m7(u!l#!0k`?$E`O77v=oto*_&%PZY^!`-+dH;etz*8*y zgS2oee4AQDSQIrropSvSdO2uzfIZH*Rm~<#FwxZWab1Mm0K{vjRQtsXgrzWQcyxB6 zob!=c_W%Zf^rN0F4$8Fd&n5L3kG~Z>D>6EaM)kTx(H^#lud1_A^U9Y$pu8lovoZ}TN zRB75@SohlB8iIxx=Eo+^&Rq)mC2yQnmdK=FqhVB36!bhz*T6Osj{xm+yl8rZuL^a6 z;~x`xnRiLY=E|4?lF>de?7gV|k^~KqW^R`-;%n(+XQ+)kFBIWpopw|6Il7Yi)i|aE zvhd^(4IZu|2;!aL9JYU~x&%{63yz?i6!uP!oKH_a$Sp!B=!+*~ z*9Lbl$SIFVpb2&dEgZgAp4u5($_?cE3diKV5u2`jQ|EazN@n(TD%8hinIFHgGy;Na zh$EczdwH?Iyf-`@0AU^;9=)t?_2*@~w%66aSfYC;W$h}!B7;SWjO>8q6LzTWLFXV0 zU<@c*Q>zS&?-8HROJ=T&BN&N778f?M62D_q0g(3hht-T@Y~;O*V48FlC3RCZHR3jW zxQ!n8D&qA(h8O>-|$s;i3_*nJ^+g(zA`E#L0B)zVTL(lbs_7G9Hk5`087x!_6#Sc(Cc*rukU}Cqy zgbrTkfIKY6u?7H5693rYgG4l+78M`9ii%P?=_WLQxYgm(Q+1y*KuxXdndP!FgvlW7 zs`omK_V2v5=HuW0()|*Agr;g9)$6K5H5`Q<%lX6V(&BaVi;v>Uty_ibJKhP^@W>fz zq40ve4&KE2UwonCq>y2N&h?Cq33(ts*ixkiw7{GW>|x|eh@VAQo@uMNrcq`a$G^&k z_jJN^*q$K4O-n&_jqJ!1*1y*}6j>-dvL$eS#*2@hKduEJ{hFGZi3y9T^%J7M&wh@4 zk_I6*C_H>dWwk41i8tk8$_Im|3TKkC>gA9ntSBEPYQk|zO%_h5x>1781Dh}bdvC76 zE#X?td8f3Gi|Ng2r54)>tFg|i+m#!3_g*;fa@q_Xeb>t^I(zoPl-3CIzW(dLnx{rF z0%$|l#3?_ThvQ@#HpNn}1RrQmJVspk9K6NeXcH4D$@^3B zEia!{*OydT2s62fCcwd+kig9NATuPJM)6h*=~+6QOC4_t=X%M|MhVqAX!889iT1vt z-p?^M4vkK-gO@`WDeM3I{vH8hGdwoLY}Yty>}QcXpUyao{jZzx!wX-hsx3$(X0aBb1<$5XujW zVwDWn2*KzzgH%T__9Z%lH435-L=!>>M?W-)z~nlGy%O}IwnXtby^4jfq?aR+bq=w; zT~9YkY&ogwQFu{FN#Ad-K-Y5o{p3JwEH8(3D6~W++ zA}-n35JCIYSKU;}(0~XNEHY2KO9k|`;LbHe0lK1@a~Vwkim&P$+tr=AwT_d_Y#Hrs zz^L|@7zh8Z>)j_as()_r>|}yCxAkuNvhn^(mejku{1X5C`EZ@%R-*mE=|UQ{apV^t zG+k%Igr$ee1za$Ax7v!uJX)0{`;;xJO2gsIhe$XSAHA);{XY0ld?kSWa<4KRu7P*N zMgBFYfB^2$vfWCRaMb?c(T(J?`{H>zfyfw;jMZcK_19m_t98lQ@?nW;=Ax=`hcb3hYZT6ZQKp(jx2l$>t9XLZ?l(D! z71&}vkl=8M|FUwgXCt%w|GBc1H-t=AyK3q$4fR*xeKg3@?G5%#Pcm}=J9YjqI~58B zP0sVkYvD<6V6X6SxnpV%YUZ7U{CRA`4&T4f%GBM$~twhSbG~ zii{7gOD2?~#mII`)Y#u-JaxOl{FInwx9vA`%;BPxP$xJzx->ZA;xN zI_xR(6!jhj<=jGXiY)WWq4N$Uk^w^KI;09{)NR<*k(N*P&bd~_5T(29ak;ti5M0=o%@*Qj`rH95D$pz72*i<2 zuOn_ocbwjPH(dF)K!hIz1|e`q0a!KTVtX%g?6~;7Mn_CiE8`*G7v@TzXGNNOiOz)T+!U~w8rF$+VI1~s z?@-R&XRKpeA3#*|pLxNYD;bRSwaz`!6k^!aeH+!65JkB9NjMZ*k@JJ-y3rXILC`)0 z1>K+pBM^)s`+$^L1R!7ykiw{oOj{mon-oyd9v%;Yp#kyool24 zuE(#>{s5tmNfI*-%oPWmt9)t(7a)9d2GaMTc-vmfkTgVK`128mW$XnumCV-wJ`B6= ztj&P&4}ob-6t4ma8SXGR1IHRphcs&l=zUR~fVo&QXhM9=HN6FMAnf5LqD=z&ek zi7hNXH@_t7;D1j(Tt~r5>OD;t%kk;zHym^|y6@C+gf5z!sh8>VG`1SpGGK(>P8!uEJQm~TO$3SAEnba96- z_%*z;Yfxo_+9Ev=qMWCl(It;f*}vT7@EfcNUcmLV#*3I0KihF1*b=DZs2ZZMgV9)L z&d;B2X8-RiEOizJ4N&~E2f=v!iVbl#4w;pv_A#B(B{gF-P~@AkkR@*lyQuH}9_Y83 z{8A<_$NZM3w&C<^bWH7N*C;bR6(ZgJ9tSFANlDtZCx1~q(3AjlMWc;k9>dC0Xv1On z^ePNc^sWrm$2nSgP-b%T@F{>3>31Rxa~8}QqquR#)rJmw7kCTnLH4061t7`Ds7V zV4VEL1;qtqoz!mO;4VoQ7^3+M59qF^t> z^dQiXqZ9tTvOSW~&S8Jj0nRTW)ZE?WPexzl?D<_F6D%|Q7QHKfo#S`_5*Dhm1OQv_ zN^*{Hzc0iV#%3ha6t28JHlIDTHUf8Sn!K&P_^~L-o5AO`6b;gZ00OiNoQ8C zJ$raphpuSvf*YI_E*7r(86wPiod%uzBx%f#^OGZFL0(m5@v#w>wFwy(OQL zXZ3M@O-tE4Yx#C97?WxKwjPf*R5PcdfAk$MMk#UG6@Fx2);p!lQMV$wqCs!LM4C~O zsAwW-r!4SMnLLsdSCO6}bn`mD0!NllzOweLffIAh5>5&Vf&0kuig;&uXkj!Oq$~)7 zbN(}_A*n9AHt=NtU@iNpNcZ#?(w+lA){t3NkX8+r{Oq7=P0MckvUW0==thT+Yn_wDTYC>@>vZ;jy1s_^17{;w9^rXWKBhht` z*?^Je5G3`Om`cd`fo27U%~v4g5I|=;TU$6JZ-v8;1cV;E?a;Y_(ZmSn;NU>=fvN*h z;^?Tpkdr(1gQ79~CTwnpTTE{`82B`-;Jocy!&#-pG#~Xn{(di`xx75nyfNUcN>-xSy@Vg|8Gt`6h%HYLL!rCI*I<)q8j{{WytM-Cj(|k2Ly6ohBycHh zxUcsWw|qGGak_60Fwa$=i?nwkU?1EU%Zb|7HMM0 z#Tx?U4o$18TUUj5H4*}|duGK(w_AOeNdUwi*j&O6w!$!}6~yg#&MFv*p!fi@yKCFZ zO%cT6E#0%}OL_$pCok@QS-irX|q4u;Kqe4q$l{KpzH$>vY%N>Sc zP=#-dWG5kAQXZ+}&0v5C_hY3fg#Uo08|rr0cYnx=V*72u_X|A5tJH4)f+CKd+cN5! zdD@`$eZ7~>u@yKluFlV5hv$Y_3CLH~bq76gR4VkgGVod(e*J&*&CGfi`hXyjy{2>sQs_XniqPd{E`?#FvRv3Nx6He>YpiV*m-(1W z_rS4IhMp_ikMLblMQ=y@Zj=5A>Nk=LTUYBYg%}uA7TzOITcEr?Z?b$|V4qj@_026; z@*OxO#wo5Sb3Th{;X_ZQI$by-EnNKqyJAbXLoMX|G*18=I>F0eHzliePcLkYdm&lH zKl`Q22_B>BObZ&(ww0f$ph71KL>=5Z;SK#unjQzVIOsZ_jiv3*n!)gbTaRWYG7CDLu}5a@#~cDA z6fbCI-T@Q!bZQuQKB26<2OK?#aE2oGz60n0qhP*(f>6xD`lDftLwhW+GE1gN>Qq%g$RAlD;>o zW{>h^_ig!pl)9Ch5$R$6JvGU#|9yM6C{eojgT_n3(9qD{-X3_)Hdwabv3NrAljm4N zpi{-YHP#E7+-Wo#gl^uSMR~#wR~Oc()R`v)-i<}BQh`!>?yzM(O9lgX9$wxYvKxJ) zCQTxL-8iu=lPfDl)Xgi+3F!{kMV^FyHt&`nkbMA*cP+`6@bl$K60$!9i0HvGSUd8K zaGPG@%I5+3UuBTdl}LHkRgK zAI+O)My8{Y9ulWRE9m1XCVCL0YA(&Su%X8B*4W%!y*ZLtHlm+Jkz3Cc>R?J9!BVi|a@e?m3{28aR9Zkov_8?iJ!JM9R}WrGS!56nz`nx+Fa)#-?S~+U zH5tWk9vPZjr+or@aqC|ApIiLdXS#E|w8xy3{RBPJCMhFi`*(!#PG_{lZhsqk3}CvI z=sNF(0Re7E4FkP}t^|P6h2&W0s*YkWQr1$iU|jNNE=B}4K&@4T8L%AUu@JT+c@?TNjwLu&Wd9Wix1c_1ymwtV$x{vH{WwtTBGj-R>YN^oI%*!4AOrWTXv zot;Q=rM#&RWbN8_u2eCV9B7|`8FNkYkb-Uoi%0(pU7uk|^QxFU-l{fxrvuHcaZA6B z_u6(UW=9mU;gi0aT|C3sZSQ>``aL0lloTuE4oUk^1HH9>G+}%(03{t;sXn?=HnD`v zZur3)!6dm|xe5}}dNCVJn|=x&UfO~y+unsbCA8mTSIX5HuTB{h_iMgz4IW%!*qYG?A5Itv@sZUAWBMiP5!JFKAcb+EMs^=A>5W!HFVwPZjG3IbeCPbCz#mD|Eo zpZVrDchzaRxwxi(c?0;`h8zHH0b`>h5QDrKtVkQNjg?1hny{I8e@isl@*Ce%UAN4> zg7UWdt*m^Stnr{^fAnOYW%VA)>t%SI(*ebZi*M+sGmb-j6%4rSE)1Bvu_mO+I2b|@ zAuDi*yOkYO>xP84>||8QY->V#dW})|O(;5VM=X{cw#%}U0VZ3}2mb;iF#wH0)>{R0C< zF7xz`2$;ch97;9P#4iH(+xqIO`?{TWx|$OB+h-m{e5fEg$`{mel)t(nu5P3D3uNT$ z$LYE=S6yH_cDAwzUoMaAVtM;PaVJ`QVGiu+-(0aqq8mLamzs*^AkgIExEcbKPV zFNHlgYR4lV4g}$hOYZcKCUea%4A8*Ip{7O`0EQfR z4+k#XQbSa9K2dT_bste}^NPTRc1U_3v@Jj3!PM_~I@XPr6)BMBe&x!4pV-6b9=M$2 zA8VwBy;46&fY5+#f?(H{+*(G30t@!A3p=Fy}|MUd9G4QK{f{wxg1@oE15C^?AaBO)= zAkbM@U=Q)Zo}M1~-NUSd%UbGM2s%Rpj8&GN!msE7m45p{K5093pMDLjo!bkyD??V1 zV^SG&A0+L>vz;|>M~9r+P^A2yC*!zRQ%DMXP|ETH1fvR8%G-<9-Do%j$tG^gQcGiV z4=+!y-}`A`NR@M_AJcl?=E9VXnQ-jqw6m1Lr-#nVlOr z?g2qk5Zeu3b-zznsp@4@9iie4384<51q}qm4N}iNH;0b0%)^(IDe!29V9Atkw8pkP zO;+pc>pNB7Zpt;~Pg&e@j^^&e<-U6QGuwGjatl_Zu$Uq+F__7;DMGt_xSN+H~|-A zp{-}m`B#CllU|FCUzb;e&aFb7kS839e=%sRCU|9Xr|wj9w~GTOT0u6|hgj<>QTMya z)Bo|t7q_Y!`1qDFX|NJxNaFA09~4M{H}9%KZqji}ys+HQxo-DMqHOx?maR&ybBF7$;;uRPMGA>sCvcvxeORU@_RKJSIgq{|^c67#FUE z-VSU;dG+eq9pxA=4tshQT|x9u5OF}E8Mfc`nHG>Y4!;Qu$%1MstXOnje6++SpOPGX z@m=N?d>_HJ4saVhs>Q`-&nJX5RLM;!()Pp@K4Dd4vNS8f^9W*tmSu)E2rbJn9T1#?e^{W|Z@Fn;?bxje&cCixC=pK)~SE5se#ln2Haj+4l9Aem=< zl*5_?8Pbwxw?v&N%8HW1*b5$MkyV@Z5F;TLeS?ElaAB=m7bTn~C2j~ZP`gq;o=W$s z*$157&ffmS$g?kInm?FVK35bfCf$T9olP~-z{m*Z+3mvcePa7Fy9Ja06m;Js*xpj#)wxw+~1$PM-(h|{&!kI#{*R+iqOFkxopOoP}pEI`cy~@afPAoxklZ; z92nCqkB$>_+mwB73GVtT_nw#WtXH*vFJw$N!r}7rdgfeRDOSab$VtOy+V9YE>;Hw$ z*_lq)KLgVcTnUi&hqDr&1->?GBH|9Y`0B2FgyfZ`qVt^NqMbb0sImuq`V~n=+i{9L ztx7n`;+4WD-6A7xytd9wGk|cOKg%f&kM}GO?%cl!hrpCa*MjY2?5c^``G?taI6Gb0 zN!jlS>2jLaA>-CI@!{YUpy@vpgLSVYN2zKXr~1GKvji1Os0`q`tbXZ{#p&^8b9mZl zMfF2a27KF`E8>HacZju!nXknd5R}=2Xg|(e>0$ucZI(d0+K&edr<%*HAiIQI=^%Pxubu)aHnl_T(khgQ^8I^KZmrHKWrhOgckX@pjpbO@pUi5L3!$MqxJ zsa#)oE?b`rzgZ}ufSym$<91Ca5P*}BNCK^+_tVR#Nk|F1eeN-0OmtNPP&?35&P`xag}6tefkYceXew{yhZEUhF7N)i9&;qvyN+~)yvi7@`!Uq*Lm^h zRmoNLMw&k57P_A$V-U=I1Hrb|osc6qU$rlyL~VEXWC-WI&fV`;-YL|_m1Lb4bYF~R z{Ik>5`sR!LM(tSLM;oQ5gl5&T`EbbcceB@ePUj(D(^@qx7oywPpZ&GC!kpiYS8F0# zuRd?7UJ7ZW5)O+urr@4}YH8mf2K^022~Ln6G*}{eHw7=HtJKEG0e<@kz-toK9Z%*tD z3|nci%+Jq5H9jYVH7VF{wHf&Vb=qL%b9e_XOC8!|Gv7bDt(MVMxUAjEIS5=0R7o9H zR(l^R*~>u*`{ zQX70MYx63L1@{{u|6+sNYr`pyg{wC&n0MPw_nL7@&OEwBDa5^`K+Wxvy7kdZkbHNp z8u{rT9|DcSOyEej!rnPww+F2G4I-Bs3$co=jK{3ymHA>jJ3KKDFJQf*=1A~OOf2(o z8Q15~uF&aH@VA^opcG~8V722os5wv|4%U!9L)}Aw z-u9+E+{ci9NQ(A{kat>`ZPdCp zmyxl4X-%F(Iwi?tu|rmq!a~}-j5W5UF) zzMzy{=xO8(M+R3AQ<)+8Cr>-ByiY3K()_iMBj-yYGG4q6B85UWb%Q480BM)~_4tRt z@2M8J()(qD_}#9rR45Na)Y|lxsDoE^sf?lnbgW&0K64ojk!9~ux(pMKxpr3RKx%!E zOxmRkJI2vAHj0*J_tHS0-S>|D-$6w!?!>tdTyl`d-U;M}`3MRR<`bJ`zV!k1#d>kZL)N^T3YHikfS=fb9*4fhq=jDDLV?` z8q*y%|6wV8k@J8!qpxJw`sz{heTSL{&%Ay2g81qf?7hn}$V@bPB^^B}TV3+G?)2_% zsPLhPr7+E?sIbOIm8w^r1vJIcu}~AiJOgUXi@?8<>n&Em&%~W4->~LsSYba?YgxkQ zg(C=9>Y^lseH)?}d+zsV6f4UkrP|iWLkm~Nm-@L2Oyl+YR~@=rRo^Mt(J&;7EVoIc zUB2Z78=n?7T5z5FihD47u|}Ejt<(k+mi0(8_rNEkYkORBe;nwuWI%ZNRDJiJ@I*rb zY&p;+b`*;Lv&~S4=rU5BfKX#SD20iSWNuWS@cTr{!uBP)hSaR+OAOw$`8uq}9=C{eA+T_a_+$bHL=2HT`S|R;6~ANADFN3%E#4K ziM{)BzBno+p z&2~faaQELs%&q-ywKF(%Nn-@q$7ldEUcBB*p@jG-=+H^29l&+GbE@zLIshi8>-8HN zFK$>Iy%>RIqV=FYaXe?E$Znf++0XAu_t&{Ub4kC@SFDNq5@NWnJ*l~6wr1xM^LL|} zuW~_?l&oF5AX;U&C%`1pQh^y#E~`w)AJ0QI5r3X(aNe!j-5sp7_HtE|E0{UX&Gyw& zI|N$oy3slSEFl4XxedKhoE0Oh6&Q6BP(h%bK;Lj5@nj=qlD|Lw7jQfNFKu+Zi1Xx7 zg)`(dRVxVEdP#|^oOxXjQJkvYV;4;5(U3S){_NN1y}jzEyd{6Q4R~D@nVpa zl~KwTw(yD-%n6Fq%^Srjikiz{d|Wt_dvcHA{EFzs{^5w8^dRhHKA#|XZ~G#Q<9-o; zs=k5@4Yhb-#>q8hCJwW8n=|<1=rdf()zk4df+S?G%opZLM1n677@4j|CO#cb;w>?x z?4xSf7AXpo>0g@=^`P|k5}Ur(+r$G7rNbz)^}DoML`a*2Sj@c@-h-995UoIZGGN)^ z)}fFCQ%At)sHBA$+BMl}`89q;Dn#h6Us)lH%N;K>BO1S+a6RTKlkPposO8}5!O%Pz zjoD5L&Cok3veEvi?m^4G(lB?UaEL~}10RFr93i1!?zO?e?G40ozz!n3^xX?M1xPr; zVZJel_|cNE4Fh%*iieH|azbp234J0&JAg~|%=pQpN8Z!@y`KWVL%J#P+l{cjMMzKG z+3|ujr=+iWC26FvjXhG311ZHFcd&yaZH^!i_6L7E4!sh4I7GSC{IJeZie7)|R>uK`y4GxJaX$ zXePj$H6m?K8_TZtXS1EAfAnM>>!WuM0bp^ff`w_Pj>XBeUVMag9T$)*eZIfl(SJ(z zI3LE5%xITy(9?IIHZJj~nA^b-4NF!1&8mGd+>3lj!krdD4=gkdV3mfiXnzCwqr}?v zHX(2N>(eW1n?N!0QMqygm8Qk5YaO09%JX)ig1KtKrB~E2!ejO=u{qmyws(EAiPx-T zOit`f=^v@h47U+x~tS zo6NxqgC+GF@4_#M9dA|C8QSlzZ`0k&+l@&`I7(T}<+l7dTp@vro1&VPc<9%*23@F~hRmUrp_5Ue>QwEQB1uG;e1QiS+(6ActB;E6LvOj#mAkXCR z<>^V1U$wY?an0F(<#<@c<{u<``s^dPN z;*JaVUiVk8DYjJEVSC%m0S|$Q2_I49ZdWTZ`wz-gTod*3FgsMM5t{21_7$6dZ8_0J zlPp;lMwRzP%@4j7dvS8&ip3guqFDa)2jX)sywR)JJ{n_aT;=WdYbf&{1Rg?E_H_cV zKUD+68E<8Oy(3i>9BC^$mEDtFJB`y`0+|L9IS+xI&!G4YsDTlIlvCeTluZi#g^-$PZEO9)FA&uMEG3icppzpCg(8Sp9g4ucbDsMac%M>Kf+kh8g0u@4IEa<2 z<`Lz@i6{FsThGHQPvaG{?wU1DCoxTF$@H5H^lvEsv7M-_&Hi1~oUI_V&bui$tNRkO z;Kz^z$l%pexlh}TrvF@Upvp@44O+%APP-b=!}Al9lETJy2%01W1E_Tn0l^GxUj~^f zSnwc$2?R)FubNu$xxlx&rY4UiAr!`yKH|&iplVV;j#}4DntfpRUcmlk9*hFXcMgLl zIx;DMPPoOFFM;DL^w3}0Uogu!1q3ws+r3~TIS7JzXO(v9M0Zr4^txW%p^4=na$w3I)at2wy|sjs{XxFV<|1V6nHR3?SPLc2IyJA^hf{ zG_(lz%bjmv=PrdE^HpZei>4$4@Km~aL(d1{AAYuvd`NwW=C-?yo)$QmQC!fD@%_Pw@Onf#GaYUWH? ziPrXTd3YfjX`g%UeO{NF(z_JycKb3AZxR16gdMPs+}wX6FNPALxUbb@u4OGcnB|Nm z55KA2m*yhxX=UHd-x4~Yl4bnnDM9aCTFB!5Lk}T#2v_wg)cK~CnJ!A>m737v0**RVZ8FV$Z&ji<_hnohk}KZ zk!6XwFS&L>UHKiV`rW0vgACuD3`oNgYHMlX7#Fj`Ll5$Z^^FxonKVApVhkjl*yV(x zk+h_Ol#~Z!@~+|%ME2VK#f?qoO-du%o0>nV8;eUd(46i`h*H{-TlgE64**@J+yfoLOe3Z=3mZEp(+m6ex!014US4FMeR z0woqlfb_F3oC^NAr#SyGAZ8$b#ja%%lUJ^OE(&=*$3Rhb{F^35gPpcy*u2|Fq5t(( zJsVvt$m^1~I4}x9)};`x7#+zw}R3KJ=bT<2ZqOFl~WG|6zm;T(Gu$my_3bpHAzz;(ZWfKc611cyxCFVJr~P4AhpvH>;TSwcc{m*OBYm7z*2fM-`!Fy&7#$uJnT?cJmAIF*6?+Jx_)Zbh9s8NwU z$ntQY#gBwgZ+0akKz&&>0OptS|s| z7(CXZ|3I|S+&ZZ9>BilBq6;Q4uQ&#Yj0Zp~e*XOG7zfsAfBQ`Jm4%B`y06lS-E|;u z^uJv{=AN3#>6%EqJ0GpAtB|6REUl3a3Hz*}CB5oyBd-djJmtf?Q3AeflEWHm z9XQh0y-@G+d*EV$&jKV_m5fxVA3OR0*ee@^9{sQ~g69o|pN+RE8x*BOJ;bis)|~>o zPg}7-xO?iKZqv~~wl2?_dSviKH4QPV>a)Edw(RiZA?+y1K+k4`cjSH;XzLCE)QuAs-%ao6EQi~^%t&CUG zU4Br=A~`oNX^Vj8Dh9Bv-W(fd#U!e=@F@Lmb5Bk)Q>*ZIQC14z3( zZGoQDJEvd}2yQQDlvznhNw*b0Nc#{nNFdc2{lEy$f|V#sBO^EQ+lj@?zQQJV7#1_C z+d=}oXZNf;Z9dqO3u}wJw`0IN2GiVKgDg!jhG^Y`u`tHi)dHiYodJUqIQY*6fY1VG z8FUX&i*{H|bAbv3OSrf$0@Uq#hTXCo(=z}IcOWS-^wIHqbXVaP0t9WQ+Zrz)4&PE> zuB~lsnw#ceHwx=~@Ob%Q_OnVxF=Wzfy#_qaQhG_p(~uAKYBJg;s|YwJ-~osG&@(ZH z%#7cygsO?Ky>nUCCH?c5AEFfb>u19k_}W((z)HN)y|Vq@(Vaq;-P?9Db?0)L7 zSM)Ik3iT`dy=-i9jBs=MvuD#zE+rFWnirN77Nak1 z+kT7V77@RscuRMj-1x#l{YT$X7A5z47s}=~Sa4sSorJdliVE$VEE%6)AnL(vT@;FTMP)!5IvxsgCAS~*dD?ql`&R9h5Rp|C4?>r z9wqG@*R%r#%>@i2{-A98LPqY*srB_T!uVz#_r0Of_r81U4>wkqg)HOR`^BcCdM~>f znLW?xbZUiB(bN#BP23s}J0NX5fiH=BLic9mpp>)^#e%`RT_WO*f0=4nVL5BCv0vKZnL(ilN~U*nHSaoYCj;F?rrt0N!w8;289 z?4m=}?_qIiPKCM_I^!pu-XCzuFTAlJyU^_HG(wBcQdW916;HT0eC8rC+0sj{Kjzle z(&N42hSu+j*bai&ZMyy-#oVaByQC&Aw^FK|clh(+i;&wF4K_CU^TXWZY%R*DB0=<5 z`{BqJu46|1p3Wopn*(FUZ;v?c@|Fxr2BzU1%EIO~s1;f~SJ{BMfYcxqzBNhmfO&M8 zc?rE)#R7bf*kZY~^Cc^Nbo=~9m@^cTWrs>tzoM2||B&Y=E4OO+@`2M2hhEQt7_=!~ zqiPR8GU0ciUd7|FLG*bbrrVUnGSYq7$_io>c&j3F1^qmifEoqJgd+ zPiAv%=EcW|8EB?2>e9$Dk8%$chRt{OO}sx(-=CBfY*Uf;plA8)pT0dVB*A@$*-95< zA>I}3zB_(RDC&_OEtWI9Z7P+$GplvNiGgVrr*TQ~vBA2F=wR%>cY{*4w>_zqYe4CQ zq@@CgK7s}mcBsMbO*d#1{gj5MPZX5c?EM3x>|g1TYdhw_tm@pJoo9q>8Mpx~bbyIn zaC`3KLxhwgl-9_C8}U2k;%p*7R%j4Nh_aue(LRkw8Q0) zB=_=;Q^NXBn!e%VV#8Ust8N$WOw#WO*QaTV8HG=}n-=-nwGAI7H?Zf@Dx|j%M&;lb zIBUkkIJ=wd79Z7lR#+JAkAzOW7(cmKeeLbOr|@3Ov+7mJL>*>VtqaFnI5_&02@ba$ zE{d_rr@X9;<%b^^KoTe)CnrDiX-eY%4)Vb#Q(gUkeLMy{qpk!)5_Y5bJmgvr>t4x# zsjw3#B##{K?}{mW@inPlMYS|aflTT{hdkHoK#dvzn-s8f$8hj4!N%BtJ}3|R3O%J_#9kL8*jY)bRZ z%GuX53g{>Kn-)_Pq>~ACxi39x9u4AhFN z>&r;D4HGu|INjS^p?dW7g6WpW9u2 zK8g}$bsI?B(wqbl_$F5k&9VHo2>%DEAaleT>o7CnRV19(-(3jlyZ9vl1M33E`I z2#4Z~YIZ>2vGIq8%FL`DRW&9IRS_(Nq8A9P!%%QxK2Cp#)X0=oN~p`7B2tMpusHn+ zj7hDj#eB3M6Rurmn*H;ASeY^*y}_s}Y(l$JI;2`7i9=c81C>j4JVHiV0}lX8=DPye z?}J9y>g5HP&S0V{St>0jSxs6Ph4TK=jxS`3!RpBLK1RYIMx~oTGp>r5@-B zQAs`3crpg1x|dW;r&Ce*c3`CY_KDPALD1p3k*?C8rK?rHb=a~D_$rK2N9U^IodXpE zUv{XjxK+~kf+;G7!(>;k95&EKxQCL%REcQ(&tH2Ey(ia8QZ&I{Mf z1k|Sy=48~twNVzEfUKZ(uVRd21cnbv=+U_{(LA@};l4r00#d(?Dvfny0xc)&%R1!l z2*e5X_RdzhPEh7)+c-NH8{u+p!CMYnCqWE?0}Hx*gcTg9sU44qujLALl)~Zffz@J5 zo7`6^>-mi7*Sw4st-~A0Us3{wHumg&gJWBTa2FWjbD!;Y8 zg_t&6Cs($wCh=0e_A_#zmq|7vd&x=bB=we&MnFIc&9@ctMCI`{s(NTUWmA*I*pk|y zh&Bbj-g$$1hsYij6|EXC;ao{rxb?jNNN{0K$^%pcWP)FP>IB*W6gmiI;utNLNUkv7v4``i;Z@xsq^X&Vxx6R~IJVH!V zufOv}Q?5v%-`;$wc>WUAi5i2qZI@R3_OG5YkT8DM+A&FSj3J zBmCs|lb=r8>X#p1TsJeL>IHsS0UT`qO!Ss?uB+Yd%WgdUx+7fyc0dYQGxL~;|~ z^v+!PQTWG+h?}QY{G=r1;}s3YoUl${ho$h}>z|&7C}-qu?tKMZkNrI=X}io0E0@Xy z_8{0Fd1&?n(Fdl$MVPE82(s7zCr+y9;%7=bn~?F_p@}eTL>z+#4D`znL1pu@19b*w61%J+dNzs_*Baw zj485ypNwK$9|!@Nq{92`@AJ_&>mSZ&y(OzRft3E>FCRss$)s8PuXK$(e49=F{UpJ9zC0|rE1s}>ES6LEvU>D6$i4`0?i67V=*nLT9aQ3&~gZ!W8 zr)W{+JW0Q`Vz4V=1`^SXziUgM@tks!lK6He!sMsZr-Gz5(0M=JvVY%2VR*Lu>ZQqJ zQ|G6`)6NDAWZu#!T{qvtw@wTU;zD*Qho13iifG}rwX&N33Mh2fVeE>)l&CP?$y(RB z_!RQaD$sQYJvcPUCIY^vh_x9~tlyOJ)&txiJmU-om&tgZnVc<$H3!b1>oiY6*ougS zNo+T6Z~?&Phw5PSf-T2j=4wNfKPzAlf;{#LxQD?{c{BryPe#Qa%#zlU-+!sb#;OPqqONI`*@+5zQmQN96*AIml{-mgQQ2Tc2 z%uWT)zY?Bc#f=v1^bjE^!FFOF(-T)I?-C|5#jgtgj&uE!_f*b2-zJ;_o#pRP9gA)z zCw^+bCI7aKde^Uk{ELCarQheL0*Egu!@YUt*8}AF*iXnz4Slq}-fHj@-seN!oAFhp z7irZqB&{(NWB>l@Y8UB#B)#5Rlgeq*>l;65U`2YFGmz{Cq}QDgXxtB9F{F=|^m?Im z1CCJA>wY?E06=>E_s9MB-u?GQ`R}PXJPiIjQT{tV|GO*xyBH4-ga3+(|0<~e%EiM+ v;lEP*zrNzXChEVA@$X^q|L?`Pad5mshCd%qMz2Qt>*Zxs9_BxI^6LKs*6Drw literal 1090531 zcmeFZbySvV*EWu0A&7yXpb|qEbeDwEAxetU-QA6&q9RBL2!e%#G=d-v28yC6+?1ez z5=sb2Bl#T{&hxy__pSGf_51fX_gXXK$jue!x#QT!KK2==aY~7bVm}2L85xy|vb+`< z*;aBgGNu^vKkzqivJ$58pKY$n=RC;BDEAQmY#>XzO-DwydEQRvtmj$vlM)s#PCRCo zF6LG|zD}UxowF3nL}e`tvz?_Bi=MDLpSr7@m93q!zq^&T z|0x{{e+LV3OBNYvW=UTOT)@f7(~Q~I$o>Qw;I(qJaX0MmUh;D|Ls@BCHVj6ufl39%{3Lf*x~i?9LW_ka6?rHciw@n26TE-EH2DlQ<(ZN_J50Y4D3 zT!_z#kFfjS&!ueVflc=N+mp1d-2VQPqaE|Q^+=dm5MCk0VnLXLl_ksHe{J{QtjGV; zo&WxQA6qM2^#5QazwhqhV(sZ;=5BSu25a}P-T6P5A@Be0@jcAE|IZKq|F)UGpX$GT z`2RH9|8Ecf_tIF{nmOB8AxhWNAO9VT@jw5L z=2p(Qv^!#TxC~br*)B3N75Ni7zPEpL`y4+r*uS>+f@TxV<`ZrOG&X~;tKIIG%{Ro0 za5c8(zANHtakpGN(?Vl&?b=44@omnU9_J}u@3Pw2`MFkR;pLTypz$SFkJDcynL>uW z@;!_?q$2xY3csVF2wl%7_?Nr6^T>w3|L1(+?g%0~;S$Fn29|B|fpPrA*&|Hyo7Q|jM;X?ewz=Jy}Z|Je1+A$963l*4EaS z8Bg2YxOMB-P%~?MLPI>KUd|cr{vGw_`}+Exzj&c*oNZWM6doQPQ?GsdD9tt8+oaNa z>{$qYoaR#a~NFYpnaE-!&pys07a;5w=O3qC%AxAD#g1d z2gt~_H=gX{4Im@Cme-zVU{V`w^rE37-^igYJN`s{D(Oe(;{Vj617HtskmX8QRnoyPRH#*G^{>KZRj)-!$oaL;96l145oD{F0eI_loN z-WXP;2dSxEb`4!!6>?X01TD@CcUStv9#WqXmSqoFneB)>s=d9nEYi`@kwhZRwCTIL z{`@ulo!6u$@YmGf;nR1O^_~@IMeSd%Fn9um<6uGUeY^|g}{`jM-*p5~6*}HdK zM~-AVcUQckj|!|2!EWve0Ps~!(Wd6|2W-2|mO|x>V1$_lB%B9{hv*2+g$@ zS9S*Y`nDFBgfzq*O%`?G5u&Bt^d~3h=tx^m?edfwwu(b9fBDz_T>Z+>!!uG{xFD}o_c*=S1rlAq? zpBdWAt$$n6kF;wn;fz74vs2UkzY-EUva}x-JF^K3dkr?kdyTZ-5_9XD{{CTBOp>bF zZ(1?-o}*Jwl{hQw3-bQ|x}&VDY`#&Y^}s2gu`a6t#tq`WlYI)kH9?i0!|n?|%~(%< zuL@f7E-mKmM>sgLE$Sm%9-cmZ>XgVEG8&4P^SvQ54((jAGsf@kVA)z)1O)_0 zu12|M3!k^Nw1{=u!mvUq_X*_^b`>x`PVXs6M)uT|sH}>1?cZXXhG|MfYV% z$KogykRjkYTe9T61tSX*6D93qdtctF(I*WbS;c%>p!G$}b*)Tyhr zu`y3;!_AvF`T6;q*FUg|s*tr{d3pJmq?OTvT7;rfmtJQpE8W&V!ICtwKrodf|AD&Qac=HA> zq!#1cS!hvDN>>{j8>13p!_tZoOI!Z2(q{sjYkev5)NQepuOU+#lq-EFA3S_$qpEuC zTdCNwWAi^cv5b%5RPW!vC&klJyd3*fy0T1s;Cty`?M~sgh;yqj8DXaQZw&}N}Yj$HRT<@3fHgC z=X(MQPT!MO*#Gbwo=3AaR}%J7AIZ>?p)S}IEu>jQ_&E*J`lFLmQBjeT`%YBPZ|~my zy?LYmWZ%p1Kjkjl-o57U=ZD=XP)`>5_AP0Aua&j++<4_g&C+;fZ_vDvukXSKnYAi- z-H#tXWL*qle05=adV`mosE&~g;SLcY>K3%sGTj4jCq;;|C=U9jB&sbX2g_tMj#M zo40J4L#}9Q0Ex>KvRrss@T6M0s7nvRl~Tp2+TayL#Wd~a3)y-Fvx=;ztDWnbCBP~kbOwKO+2ODd?WtVDpH?5}^Dz{_hijVMU{m{P48 z&s^g>Df{60P;=@|28lHHv8v*7kMFC9izKg_wbiBK;^GHS3^QRrIRSA72bIbLUb*XGfo4c%j1C2v1{s%)}vOcI`+pP!$aA}x{m&yFAl zW?iG@RMkT~Ha0Z8-4npO+xy4IKiy{U`1Ev^xuxE^b<6wu=_H}yoPwGgnLqK6A*;WX zDqpcHvvo5Z^DZtdj7e1g(cjPdiFYFz8T&rm`hGFuQe+)HO~Bj_e!~tG6&0l@Mq$IH z^9R$?(;M#`D{Zo`_Mauz0o$@&C<2y#SKK2*D_xb^%iP@jCf7Oh`x|I%PT!R*4_bOs zkpmBhZ#;SOq{4HuKT1Z#zE%0bg?snz@r;EV!9!P9mPYcuM_N^OU4kuULEYBJVTmrD^E|iN)~b2-g;D{VR>=1faFlT`2?M~ z`@q*1R~QZ++%9ngw#6jjsqEj?kIZRR){;5Xx`6nO{XSjK!^OpQlgEfd^Xt#AFBXHo zvuA|gMD#iL*!lwV%y5g6x$p`+(rUqqjO@NVD*}6*EURLKhR;zhu6Mn?y~kIwDJhXI z{*;>7e*EswpFd^4n~FGfdBQ=rNW>Yc;K2^5C$VY%DJfai6x*rB6n3${@!h*Ly=M;j zF1P>%gbE~tA&CblcJJ$NPz1{oE)4xWtH*em2M>ssb9jfTELmAtX4;x-f|jWF>}fM%5U^BU zEx>+rH@`>vnH44+V-o_+d9By)-kmf*EVeN(V}5p4*Y9@W_3PK`wzHD`GPkgxq@ovf z{=Cp`;6iUB=?BPI?D|zUi~=!E*C);|i{{`#u1Wt&uhES98rThs8}aUoBSQtXt6Dx; zj-5q-MQ_&fu3WiNM{yo*ub`+n;-G`{)D%&;31-lLfZx0hX0Bt5=oVUA8}jLi)9k0z z3adm!PHw&Y+rdjD`BSIf!=>b8WnqJOBy^0Zsi_g#3@L0|Gc{AbJ0EBb-^U9iFt_|` zx~!~hVPPR6V*9>*3GfNP(>!?7_5H#{g@ycIe^Ov?HGO@3fs1qW3IO1U{u39Mq0#!s z&=7yjn}CHw8NW!_+6nH zR%^@FWzQesqzgj$0rF`x8Uq?cW||Ihu(J~nT=*&M(4LtK&yAf`AS&`WN zJNl*0MtIQZ=w0!8L4koY2O<;|6cA)j4YIQqq}KXO^n~p>OrS)hfV4EW;RfL2JcH74 zzytsf{bJicgI-6}0Lft;oI8sKKNebOYHCsoBYw%)w`Ss(ku>7Dc zTx;lok)YsXK;(JEURW=Ig4}veHUhXKDJTcB!fPCLG~dMrxeerpVsjOnHI1@Os$Z2E|ch;N?lzYfD6_vUo%w^m^OUI`Qjq&-o0~UrM=@l)yG&_w`F&7CQo>P60cYKKcf5G z(LucS-Me=cR2Aao6%~W$I&G--3w?azl-v-lr-Y{t_t5u(~vHU0_!m z!UwVH%f0QHnii-SkWIqE!Y1eE*M?G~PKt@JE)74thoGaarFB=*&m9hdd_+X@d&p3T z%18~_y{1Bvl7@ZRGqM3xK($&A60lF%pD71nN(r{Htche~M~)@}PaG-fK?H;gZ{E5! zr)s3XKea%`I3*=zb#;}4m)@Tt$lZMkalO>JJG)>DVg!tA?UPIGSm$GqXZvj^3rt$~*E!a{!(fXfWF=f<`Djqo;vENKfN5s|qs z&n}MSpUKon30cFs>LM5+Rg5_69HBvI=x}pH$R;N$iu7A`8`{5q{i>I5*sR7o@;()b zI5RyxWv|V`;v(>gX1LYx{%cWD6L>ZhM_zXFDH`u?i%$ddw|8W2I-#trJk*wx5NzUm z=1e;bjjB{@>Dk4ts8WHXBLC{*-5kkq?2yrkst>HH)j(&GA*+Vnx(*Jb5?&)iA79Rm zeG(KDL^cz)*SRHN)oOG{%#k&p(hslUHLp|3R0!zdFRxHRV! zpRm0&aut9wRVfNcUqoZcuc)XlOqWx8)tiUlv1)#)lJ)dTR;Iq@Ai1YpGCR)U;3H#aBY{bzNgu|I3` zUmLedNJwN??%%T~HKEp=h;xPYz+iDi%6lG4scYPY+61}JQ!+UiM#%9tM>nUv&_c;b z|IBwR-NvmuT3vax%H0PS@z$A|sYt$J;^ORw4=X7sz+iu1qj&G#omBi2A*^Ql{V^g4 zFnmYZ*?LDMJxw;00$1?#@hQ+RvBy$9c<=zYGm=Th`9Ax!>bG~dQort2v3h%R46z4M zqWkk_Tt6;0b`M^ip56}z1-5`DNgIJ8ijKbz$%mFhr>Xv_TGWppj$SfGuUm5Tcwea3 zC{E6R3NkS<38ScBS_+00K7D%JOYeZNJzMo1Ac@A;F{~YV1`qR}BW%DUa$0t6AUprp zxLxBYdRG_vr(%y{w$=1KtO-IC&4qCKz7Yq1sR|>TV!sAW{ z2Zu@BP}#2&6SZb9wtzeuu0Dg34GGT$0SsJJV?8|<{7u6QV))V(reMO_e52J8c&cI9 z@W1waqnzC&b!3K07Q`?#IAz}4~n?-1R}qt$X!wWAu=>DF!O9H zlO(pGJ@*_y1vM3;nCq7)nbjuuy7boCwN*}|6Mb<9;#5(&$@tG?%7>yRF0ZHiDQ=6;}OG}!1AV- z!$uXJSfGPKw$YcJfJ-EpnN6n#-jLdG=@Q#!7OGEGaHY#s2iQ2`xDDp8wIJeJEQ36e zzg<3;H9tJfL>18SIg#H2R3$q{YmVNB-rkVsm$rTTwtpq|O;1lSU>BlSNl8h3rijh^ zgJG;zmdX-zB~PB@gPd&MvN1M1GLk54JQ?!lrQd^ykPc(&nE?-g2p;Qw=wu?Zn-|>v z=+UDJ2ltba@iE>cZ6s5z#g=`zCu1_0e)Z~A;1h?S{O}4YMJj$HAyH8uBAs|uRaFHB z27>Xs)>;%A`VwBuz`y{m@sOqyHUuT9m#gcM;%D@N*2=km0XY1?B|%m__(lFU?&xC} zD1wG6Q?oXk&HLNsp2IifLlv*@$8xEJuN;TR4}bsOf%J{KI5RgoCZ^DRP*v`r8hZ+g zttdvR8=3dbwp)^uo@Ii6ZC2DecpIc9ibek5T8H*ryN>)jlS{gwZpC3eA3vTAlR(`Q z-Ls;-r=lSBgP`;0GJtjoM3=#~fq?-cg)Dr%qQGdf`^~b$MzZtm>(So?n@Ln8;O(;3 zld%z>KPp(84|lVwEU!)v0R&AT7^~{o_SRH`P;0koC5Qx6n$&_)d#I`5eW+OshrJQy zy;qn0!YGhwMi3b^uOuW~e`4P@f}&BOS}z@Cgqooja{Kgj%VJ#Gcy}d?_S4(9YDS^J zc-)3%8hy$R)toS_i(9B7+Kpo5m6X&B<3D*e1L@%wbhW(z%KbhZb6>A88P^1!dvKwo zWEQ+et_3ePQ6^w6w<0GpGBU}fIMKZ-qFKku~jC8wP=9dbMo^ zAqh)v=-(kehKfdk0CC+YjXfpH172REMM#Oyd<2*$>$5*z`dlX1GmyX}Yu5{=78cV$ z4kLrgIWR|+3DYu%j(j4Ikrcpauo>Hdf|_yOSj2KCZ>TJuO*NXJXkhCkuZ+|8^7|hj zCBHC};sL16MXCxIZkqu|T<$-c{Vfliqy@`5C;7VpxXedj7+HiNO^mn<$p$kez;G}~tX8A$$2O-m4^)9(ke9zy_8FmV z*MW%f-dYnDc_Q@{+qKM)Gyx8`>^OKt^J`Oz9JL-cJ!i`4O$#z50)oBN6G^bv)scHF zz=5*$83Ap-4Bt0O3YJD!fZyU(X61fH#`ls%l5gI;q1Kxfv(QP=sC%{kS^kcfEx-=X z-Wyu0BB;{037TtR%csFf;Qqnpok$ ztu3vMry2!;-Ke6}J1)({y+g!Stjy;J z(^oDKC?zb16mYcR%1lJFYCOkqPAa~3Z2hCR7zKyNXEcOk?IC`so2}!vbh>R#2fl^m z-?paRFN5kcZZ+%=wjZC%J^JdxNFn6O$;lI+%e8q!Dn>>>re8R8>h=*gVZ6S7BnLts zEz~;a4YxB$=ybD;zkdCiMM0;tvy&+M{od?qQD`BN*xH*7^!4ql9UiKp(#6WwROD>i zw(YOK{u;?w-ITgx$Bvby`3^7F3(Vxt%iQ`s%Z(NvGa}~mT<5gwEK0B2c4||qpKATh zKX{F+_-1#hrXl2j2(D>jQipp#LP)9bK?BI=%hL^Bdf-w^mip5b!uP5t3B_bS3SRLa z6M4J^y$1yp(9z*2$`HnlyLE?;-cmhvPa0v$!L1x27{OeQvNg1A6*|SZ`n?FUrn3jmKOYd`Z2`|;ko4`F^iOgszZ;~_ImX|uwRg&}PsixqWp_sZh)D1(`^>9U1L*0E5 zJym|%EMIJaA@W}=o<=@H1(4lcO%d9MmfJ}Fx4h(bZ^P^o$4;&8bTA%Qb~25WR^G@o zEO)2YL)jG}LQU5q+8Ze7@$H>#hzOtQ)APtSL+-W)CrG11;r>6gPN0sC?^#V;FSIUu zN>l=$-mpTa0w`F6{ygXhq#dw@r$R+;AkzT<06)7iRx^`hk8YNAJy4*mo<9;Z2&{bY zU~ZA5goJ({kJOe_zdR%(_3#5sGQnJK6sn*TJ?Y{^oO;ldLE-H`QEchv>Ka|fQA(eR zFB%n^hfXf#fs|}s1d;y>^`nU6M-5wbR9Y~qQQsc@8hAl>xrb6W0JoCSp@_2#U(^07O~O@z3JxY>Ln}MLhG}#Ka>!rB9wP zf{Bh~)lre4i{HUtqFreI5}*(;Q)f`u>scQvY__h}0KV+*>nL)l^>|^4AQ#5;&nR_& zN<56XTH75jPZCsQWo5lCa-;8Qb8{i;?+nJ!4QNwYzf0t&J`nV6^iwGUSAdtyW$Ak} zp3UG%K7RZ-L|O%|W53W0<_c~dJm2k8;hAzOYpn}`gP8~%e)Rn2mnuwKJ34#_WXd>^ z@5~Sce&-+qgV%vO_SDa8Ln&yt3$0~>>-68Q$j!wybF5H#)Kmz}LdA1{woIe9U13pC zqSihywGrUh^QHZ!>R_rVpxx#sde^|4hPEG+^!*9043yzao0q@;B9J{hhpi7|&zE7A1x5bdF3u|*POpc%FN6pVps3oq@-+T+33H(`rJ5Y zj7&(?npJmhgr1(>rKf6lf*M!4573T~8xM6}|CheK@_S1s6E7j(J$v@-pr)?GXP5+X zXHwb&nBwf@WU~ba2l;cP|8%BOWRP2<2-}MOJHXW~0Ibd|Jb;Bp5{y7}0%9C~a}0EX zrk@vT0}x|3%U0m(96pl8j~`EiL;tW#K_?^HFYRI1ux!O3mLFsg2d(Nmy7(S>ElPdS zvqKS@tenpM{9$-kHA8hZHOiek2`Xuv0mM4G5OzTUii%qfpRgN4X>9Q-qS>FB)~iA71pt6xysh}t$W%guwz6_O`n(H(4eCM8kVAFfU^?v_}@D}`T_4dPef zc>;?C|L3B{Eq#IWT{D^VTIl@lcz#ZavU=Nh zjb<%#;UIJKKC~iqj0HYR_@9`v-5>T&M~Niv0%oU7gT>LO zvaXo=hi*w73BK`HA1^1T15zLEc~pqDq`3HVkyZGgS}03UMHrqGvD8?n2SjHfws^W0 zMP&P9fB-W;e`@%&)z>R^r=tY5w6whXmQyFQ3H9R2_EYh7b@E;bY~Fvg#dyYL35Wod zpV8~xC1_A`Oh$r}Q*DB^IW)M`m^%elpMLlfb;L~#2nJB^E`vg#$U6rJj{-jOfav>O zFL3*wo}SCL=Z@h&9BUlFMX%~>Uv40C7c#FS_ewzB{LtAtw!&)$rW^Bmlh@(G>~7a- zs&s=h^bu$B4bK?`$^Cejc=vApOCyrOCc1mUQ3*%O{pWrhb(=-^$IQ%3@xb<(KG0?0 zC&YnUQ&3!Iy8W863cIH_JOn}qMAR00LrU~HiIxhn4(FL4p~^pg7imNT@F3p98zeKr zNK?AnzVxZY#6-l@EXT(CqeGidWS%YTgDdG6-$*=}%{qKjcS|aAcXPflcUne9w&8n| zOris1h<2?X5_$2#*fXG~uXh?1ww1b=4Eu!w=iU}|x!e3|Bg5uRn`Xv7iHe9kX-Yz< zpP8PHT`0UZE+p>#<~0Gjy?>n5j)IM@=btRV9}q{ZX7lMb+XuEpl%@lYF>hMu?4ZLUx<`N~=n8?l07zQbS z&ySDHl74VWBH_R(_m2-qoY;jbZGNKHrEIRm1AWn_PoDx1-STH9BYVw2w8JtKBj{3i z=w@eUjjH`iNZ+D>_0F90Tlo3)a?c?x^Bet$$)I7V3ZvJCTON+^#N+icpV>l+;^>$Q zJxlPGhjJ`jQWnK$^Gf4s0|J(Kj4B{6&@u{bYHEVAVJ98m)5O#ZMB7*b@GD+MQETeu zJ`*mZiq@u(U_feZ^H0|i9Z-F?;gu#+#%Ooh z+1d4}^|j4_W8cSPsL>gj(t#Kldl1yrM0aHea^uQeVoc2BmuDNj^hR5=Qi}}Dk0Ny< zlacxvFCZJWk1GzF3bC=tS6Zi3q6k#mlzM@gph!2RzWj`c1f;1y^lJhQwzZ|+H3I&z zZddVVSOM#MWjnq3)nMQO4u*(v6vybN0&86!Vjv^4z4{`7j7-4F#ibVp;-v>xDQCtY z{;)t>zR^z=?&kwv_hxAy z4x<42hQaY^Odxm25t;4R4YA}NP}Qc?+0G0rV1#C6xMC3GRSc`$`Y-nc#6?n%wCCj% z8A?2DlW5RU8BHvKNQL^qeq+?WvDbH-kz>{2IPv*{@H228soS?IJO&Dnl3vVg(kX^T zfpr<~sjhTWWS253Mm6St`xTD}_IsFu=usOIkFsa|QKn{QkR!DHj&g8}08IJSMqa)8 zdaZ<-H8*wNrW6#H)F{58O={wMkO{hs$E^gwh2t%{Lh${R@q9=;Y<(iDRP{f^mJ}7; zNE}FxiE%?I>$EjpUsm=xsthLSK;;4b%+u1p>KYnUA3TQvTfe_;m;3d&_R{=B2OF&u z@NaExE!xa(it#Zqe@d}?ppmsj>b=8IQwn?}Hq&)}+{i1W9GZ*%bxfm&w1eL*7#~3~ zG8J6tGhrOR_7!Z18yb^T!exJe*rLG@pZX!|I%aV5)~t z-EOin{l#NkMMqDcH9Lk1Jg%(5<^yA%!5KUF0csxS*31}mD8j>u#{Lx$;8+S&4hN+J z#W*-r0ew*LIfuS~-UELDTVQ{C^7x*8yv7IN_$e}TKWAnn5s_w$_bz&&&skO`7DjQ| zK{r79b)On;D>{n&xxnoWc* z4@EifW2;fT^s52fjbvxJ7Gun4aAerj6YLDih9;Co##O$BpfQ(wL4PfRk4K5J0zwoO z^!VUl32%E#NP7HuG12wQm27M3&zkhM-&g|qA z7iLn3h7fw51a&e)M`5I1i&_MPiQG=Gd6|SrF1iHhF2`VG0fGz|y^_2<1QfbfoBJL4 zl9U#AMIq~`Cng5>t-)~!xpp*AB(nHC3P zPZu-YW+uPz$hP@GYpaft{-e@TNTG`5Lji83{b!UDc&0#^gI3afAWM|ED2D=+(%;$K z3p!NjBYzjIF`yEjvyYBX9QbjKot^zUN(N*P(rA&DEqnmK61(p002GP0ZqeH)|EhwF zhVlNxIshR6?N{_FDY1&Ef?X~Z@Pl*=BLcJ!wN1-JZ>>zoiE3(#d^q&8uCB$F(=zdy zuIT#?Z$GsMzhF{i873bJ*bl{;LB(z`D_eIQ{8-|UAaZffrW3mm^`AI)3go$bm`9#a zCa~cF0n4kAlR3=f1Vf{!cv*fkYe={%1sD|IP&N;RW?oa8 zN-Tcmlp~f1RGEXvx^)Sj>fiV_+KGZ4Ny|5jm|+-D30z6xSB8t=x5wg z1Zz~D!14y}e;X*N;8MrjmAG7YoK?oV?dkFLKL2InyWIy`HF*AFwfZvZMAGFHH zQ)9D8Y2N^Wl7;N1i1q>`cu^ab)zt|o0=^IFDZ5_EM(sMP2t-E}$31_N%fgvT9XrjJ z%O6}|z74>JE;u#q_8`=nD9CPz4f1{f&v#uA6RG#>G6PnyW!ujg80_3Hl&Spvm*+_9 z8@!yWoK_Y(7a-6UAt-6pRX%lUysKmsp)7spKCPodLd9UxNP-h19R&q%E(B3hhNH9g z7=_D7dm-ut@A1#S(DXqAv?=fsdXfM+tB}tL*D7>@3?-turWu+Y<>lo7jF7$^weKhL zYt71>!LWo$@UL{}0W=NT_4W0;ASKuX-GpwUh?72+BSPe^Y|u=z60|Spp#Dk`1_1>+ zeg+%A9eu(d9}7|Alh`9Dsi=8Q}1X(_+6qo+Cx@JLMy%~&ORj!2>hoRl}K+?%#` zaNv|GG@2k9v(A$z7=Kr?BJIG@3xs#>0w~fpT|;(jk$^n4_I#siU5V1W)KQyrZ+C@rBJ z6VA#_L1ggr^<759rS?K9o<%IfI)dA`@0mgXMgZk8s&8x@d;CGVrAob<*m=~H)U=>B zuIcijR6`DcwL*fGt1<}E6>bk_F9czYYKi`sw_~c}b)g?eL`6lJnV)|6K=dVnM_SA? zQQNk#y=as7_Vxw=YMew$ijR-4`>?U-@nhr?u5Q_$Km)m2Na_wu-lPPhR8vz!?K3;k zYtnryU<(P!6p>N&U`)c_QVPfbM|rNTq5eN_uDXHj_%@x#*6Lm%C2gRjGV`pgtk9@+ zSkQYIAFm5yUbFJ&)YJ`ILCA7mc<*48%zVQfFf%lXhm$o34-5PC<>F4ETgLOKHTDkA z9y)Yruf)=u=g-a29f9(fdJLWWd}s)ir{5Da(O2fw)KvD!;)d^EzWju}szwQZ=zMH* z%xfg=4RdvMweUepM6x#FDg4a-<5k&|=*aV%PY{vjTOPeSUjE_3hlgCUKBCH#GJAdr z@{2iCbCPgmP-n0{S_*~0z~$Pt)c}Z#L65BgAQGAc5Z1+`EFXS%K!igyD_piZ+TsT_ zbqj^yv%SV~U+S=2R->aXmqtcc}Ax(c)Sj6eq^Pc^9i{aYg8=a5=( zkEr$3hSVOqURhoa9hoQ}pT_XqqeqV*6)tINdGk_ery`nk=1aQ`Y>gwZ2$^34d#HLp$=*sH^|%rQmKQgqnWc>% zy2Oe9QBF3cYsE6uu>xYG*Krep<~VpR?tgPv$)p#?Z zgzLIUtQz&Tm`fmxcv>bruG=axx1ac&R6}%ZcP(411iX5I|OUiO6gI1v*r@Zry zom^H&2OU0wm9=tkfXY=@PfyRl;1d=KY>SPRm0b_f>Jqn2SH?P>DKIudn*bp`>r>eo zkBZW0LZSmFi&M^5O9y8n6}Q!5^N_ac zW@*D4(H%B0FyJ1KFGuG~$f;}Q#ZH;+6chrpXTe-t0TF-tmcYx_jr<#iS>K+_Z|Z(< z-H);QhDz)qm941+=e}b{zFxuILd8vFWSfF`4*fxPf1qexIB1*FhL)R<B<*;el4>r8n8S2RhdAcTf09kp4XPl8I}QI&4dDsoL}p`x|@|EPdlxphbkKeiqhrRNKV1_=CbtkL6{As z7{p9Nx4{y6RIAI=r>RP(xZ=XY-x7QmO&eBas7IHCLbUMCM0qR zIKE0%1l|&I%l-%mQ^|?SXaG3%&diAs>_^Aqc}F=uXdfW&!cz{6kLTB0qep}MT8^fo zZDB#C1XJM8XJ}V?Mlld_dte;Im0=5w2IL3i0e;UR4XGMew450jz>)bZ&e(y!l@j43 z)JYIfEWj@SL4sJ{G3IHez5-^MM8?HikYG1W-Ly8O!qhh^1*xK_shx;yGw>!hofEyB z@y^Hf>r)4R5c9&n5PaaWNb9h2By|2RU!j4)K`+o5NOK*z=d|lHe)rEaP_SapjCn0M zGtmXYUG4==g?V$fLvS9lIQ$S&I<+eu5)c^oK;z@wQ2p_?Kl;i9dkpDU@QX9# z7n-X4JX~BRqNAf-YJR=ib&kl1sK|?up}&0j0)pbPU@kNH(?e|#!Y1;WJ&!$ny1l?;VtDu*ASg?>af)o{ z2k9kDcmyCyVJ5;{)1~7!7*6y%AgTU|?a|BDQJMZ4gkCM7(?o)3Y`i{sI>D#M?>p*j z6bP$7U+gUTMBUom9fTqhiV^f@F@@8-L_S?sQL#UBkU9-fD||1vKitRE^vh|PmDUXP z14cD$pjg1Q+?EMhMTmp+5^$N|kuYi_wd3rOZA`Z-cJKY}DTaeOL`C%;T-X+6#9>QH zQz6k}^=>64aq#e#6T>*y1O-E7%|?LH$$}bQzb=Ce9>}r)a!tGi;P_!Swt=2G1 ze`X~ias+E`)TO2Vz=X!$X+R7_l^%I#K+Sj4l*%K3=N${RyHro zJqCN?;o-sH14Ks96HIu_%y0?|&*D)KAPY-NeLQh=iR+QeE=Q-Jvy6+2OI!cM#nE74 z(eT1&%p0OVvg27NaFg}Vac_cwU;q3w{SE?Q{qxWCyXNnO_~$@{|MC-}cv}DbGXabA zxc>R)IE{Z!6Cn)YpTkrDa@RkW|C}ZBdm;YsVB+`Sr^ZQclbU5fu+3_pySvd8uzT?J zsYV@>Cn{f*omSbCWQ$WE-q_V{(s1#Mimv^5`~hE7Cx(nPauY#zYDXb1(ZW2Q67UXpK@v~AoOsQH1QbvX=C@q)fq7huFMe&$;TJx2^d$DvGTVPQc>06Izn zG=Bf~4eDw_ux|eH8bLilJ9_cr#jGnBDk4)SnhYAb>X<%2J*`mvmP9Ig9h^m!J;TV@r%wjEE`i!4st7<&9!xFu)NhNE24SRjlj|4g)3oWP zKu8JzGC@d=VM87FVCcQ6~uX) zo&#>t#7a;H_XmbQ7N&-VhRTPckBtd-OKWS@)@?g>%%SlE5&(=>%~tX_9hudI{u}IS ztwvBW%+JhVYRw0`h7$(_1Oza}%XskMGUy&qE#JpRI0<0U=urkkzx&)_67B>*+IOWO1j!p<+mE zzjWXN))&JTqo{d{xxiREaC?BnsXlQ!6V}FdXrIji___`}?oUu-#vH z-O!-_*!p@|6*vI#5Z-g%=?ZGy}|Zsg76ByO6;R3aR}GI^Y-?3SZ$!awzu~j zhQm$@u-#9D?)$i>XK~pwq5kgkEP`JXgI0z$0rSrB$D&~~Puau*;a>Cv$BcP|CoaAD zI>DGE02gN8VGX`WLqh|E7^Kmtfw0J5P{Coa7!~}T`lYq2;o)F&{ZM3{J)0<-;_9{j z@$m5Q@#zRK*{mQh4>CweQ4!KJ`kBqB)dY?lIU**ufL=P~b6=EQY^e zSD0}mX80^DFc_Mxlhya_8<<)_kWJcAr*@*oJIr$sbB~Bp#SX3muVWx?!%}gaUBJGc zKYt#oVuy~5Nu~`Ja|;M7AQHYw+4=?Pf)FI)i9<)bi&Djr_dAbb<<{wjDN?pBryJk? z-Mckgy)h>Mi^uqQs{1E-=nf!IMHAB#E!aNsY=tRE0%3rJ|ANEj;MBoI!8@Qe2>z5y z>#QKy3J@-|T=WngR{2d&1vBi~Lv%90sL?NOhIP53vyVQf+No1}P0(pZuO=4kJ=#j> z^?D8~A44PKQ-xQ~y?Z7nPev>dlV$iZ$WTOQy`)$H)&+*(IY-LCDili z0TvgxuHGvF4}h*FZ35I&2BRW`JO`l(YDUg@6R0pUpJje!{Hw3Y0+AQ12o0nc211BQ zyij-@S~j+rs{)z@F~p=vF9hKFqQ2kW z(Ysv)r9jj11JXyW68QaqQCF4UV^rIR)=0K!mmn&X92kM{5P?43?*|EC4hk9jo|=Wt zr|wFMPms`>i1_)(%F4=Cf`F&Y1(SzI!l5R`qiPo_b}m8>{NgfIi=`vReZg0NjD3)R zRSlacdh+CyvT{>kCiqusQPLA91BTuW@fJDg_C+=lZOYG%NIpU?&zhpnzX_1^_;wP> zMrio;`}fY+2pkguVOw7geh!==1Fz`-L(XroRN{?@9)2VaWi;$ z7|yNaeSW3$NEi<@GWM1fJgC_zY~T8Gejc;TfibUeY|0v11(~DlQc~4unDtdc-je-G z1B$vs&SuydiJFZ>KdY=08F2WcqoLvFKVrai+qxIHF>Yv?TfkfzO-U+39n`5|Z>eY^ z_TIY!hJlWp2r@5|dM-ADk`6zR3u$Iqh8VAhxA&P_Cuti^|f<*X-+Md4o6T3Ez&7Fk!qB8JT zQAK11c<7p!ko3QBd-d{VSjSs~vu7d9CheMdiq5d7;~59VfK4Yqrndj-2yx-dQ2(8Z z;h*Hdh-|;44QYOK0wUd2O2|`$%0(f}98_JFwX(4xPF_iBJ$d>x)U~5<@RA|+Ui1iC zpi@dWA{TZ8K?JJLp*i&%FCWG>&~e7Hv_43XByEF%Z7pyLp_!_v^3B61@QjVIc5P#d@r zta(Vt8g#+RqGiyahJ=K~ClF*826_Qw&SYsRq-Y@M5*`=5vn%g_kI36Iqc1W2Tc1^aaoYL5#S#0`?b8FPXrF zM@@PuO6-$=qG;0>7`vp4!bN>TZ5WY|(^+HC`x-~bzVD+@`ZOrCfaniiTbbAGfpGp$ zDG_3Y4p)8Z>?D-g98p4V-oIZROfbR9>dXy|j&e5NnKb!=&4-49v!?mkvlHECk`W9z zkS!N(;;0d@%c?#P{|uYQ(K`UJ(&**V_QoeAN#OJquVZ}3_-Cz5I7;JNEro;h^^*|% zN!N)cGO1IYBkOi=7i4w}$!(D_OdDcnKGx!4M1fDuKsCbW`wTEo&<652-e<76Uu&`N z7ZD>j{sxsTE_}pbtH7C$)d8htMe@cXaGv;I3N>h#T%BzZ<4icJozX-^A9YZirN#}~9sQbbf51RkopCmb_WaH8hJ~o}lL6bw z$#?a#kjnyq;OHH;3N;lKdMNrE0yeK~PJKB?Y}uCQjHt3+D*y*z_zsHe$B#Kl;y*C% zZ33+~h*kMJ7@@x!#e7;>Ir<}$E9M3JHa~{W4V{koyIhCJWwBm3eWh+&H&6?@F&se! ziGLa2FDRG*0UJ+&IVpf1ZOqGu)qpFW1B$--7IF(_w}f$YC(aE?hrv`=XFE(@4g%DM zKwDpiO2p{)?DxEkgmLA;u4O{7(3`$3{@86C3}O85mm~D0b)lHxgib2Dr|AXaK9-4* zk&%>2(hLhAqI@I)O`}5*cec|D$XhuQ%HK&AD=%~ya^7Seg;M1<`UGXmc+wH)PGHqC zSLnJz$GdJl1d`(@O*X_D$fh)2hA-;kUoV%Y9S8!FKKenw?!;`T8ZQFB*VEi9Sr3 z;X$i!^y2Pm3l@Y(6Efrq9-NVa!L2MEG1I4HKy*}FkNznrsBM_(o}hA3U_H!!xGl~q z{XHA)3k>U%9v#CO00{05(p4-+&#i+t%2Vk2-XDN;_qM!iY;y7edU`@1LY$g_W*n67 z=u?hxe89;kI4NuYoI$!Ot@zgS#66wX0jYPl=Z56M27_^@T zh6{_c4)O6AYke7tp1halu{-GMAp6JlF>Y-9$U&m~{MaU{>=CRq$;ZaYX>5F)k&f={ zBcidKRB9@QRt9lMivF>CI6n^3#Q5-{dWckMA}B6kP=^r`Qs0Z3=*OdTW-ntd<%gCj z@`i4jfj$O51&;nsin_r@!k-JDk*m%VNnFSLD2|j8XnSn)0S)A{fLED8@sFRjj(O2x zphTx{Xy_x#;0NAaL?NV85821JfdQJ5ELohmaV@G0QzX8qxx!mh7bI^JNY-wv?h8B2 z%amyh{xxxdc{_HkDsK$MjZS_BqChjSZ9K)59Srtm1^LY6h{#Dg+6fmOo~;MADzDL- zT4C|=Z2=S2daaC9X{|DZcSO(=u`Cip%xH=UAtqCawg?rYX*!vufdtl+UxKn9>OUGT z6?OHXl||z0vXX=Mq_6HX#L%ZVPV`Z*X9G0J!Vo+gJNvBxaxZpZvpxH=lhy5PY!E)~ zBlXg9y?g!o=k)XeLF))DE4hNyeJ(K={qyBK`L~(VQiO^rIpdhLbSt-CYsy(6L@YY% z_Uj5c2DScxfB>?E56PmZ2YIe!JaA7?%o9w4`0HxIBw*DoJ~{|ZRMpjWIU+Fh%5QOb z{5r;1_Fj3XV8xe|n3$Qris7ud3()jqauuU8NQhk+LeIOLbph?KG7a;A%cjdpPZy*z z($cPe|5{Ork}0+4%~vAWo39&OFf^gSJA_UPm*UXLG#&YRq{T%s)qV8zDTJ{>p=D3mQr_O8ca}*R{Ax}N0lbkKyLAi9msZOeqOJ_2d3?R`$w+(0DfoD z-ek|KkWCT2sSTyAZ{Da>GR~gbLHPDA;_ROL1HaG$P5V{w zsYFz>8lwkOP)hVY*E$$sZD~oD@79>(sslzXq~wJiPm6*h0vI^j11 z1w23E%!tCEkJgWe_kwSHlor5L?28wT5o_dhwHTXJ!_ag3btROX#iN=N13!sO&QBE9 zs&^57_T4*v!iOU@JvWzYOdm&I?b~NluevM#n1bp(KVj$3V(F$hl#fue zY*&2wy&1Wx7BW`-NG)1O>k-k8I$c?W9tFlW%p^m8;b)tkiHaeVmn1$q;q~B$F|WGb ztx|W5(^w`){M#nO%q1Rc_ufrp68nC;H0#_8LkU`;Qd$OY@oRe zZHZB~w@@B+m$_M_Ki_ls)Bsap+>IOV=+viE0O+=wC1!_-DmT7=UxSkwdX8z;ue%CY znVhWjWPWM}%M}9CUgak^y2QkWpe^@gLU6_+hhP#05N+|knGse%|4V?UqaWRYB*WkE zT<18=$uaZv7VtfXdIdnb3}ga5X@qlzcQB9oFa+I2cb1SeX8lBYg{h0?022;+K*!)H zj@s>nO?$P%q>b%lXtDxgV>cqcc;UztXqP4!FM37mT(XO6Pzk#gTKW_^%!O01k^4!q% zLx28$$HF*}bBT!%hb@x4`UQ{Wl@NJL1lFf`T#AyT!G&Gj?8RLmcfY{ERpg*|n zqqb;OFcH~{di};yZi=kr&k^}?GL4W6g6B6Vzo`?5BOylr8dk$8o-ad@rPNha_*YFS z;u90kriHnqbi=x)Ynj1vgvA$$MTT@hH5BIe2~%cTDVS0F4nTDkLPISxMa5T8NLrSi zqWp~_(Az)CLsU^X_EBhpA2UeP4GLQSky4+|plH;_Y*zYnu&9KrQ%+f!CTM^{JOarBT)pY z7wG%HJSb`%>D2`bw_lJnz0}^Vi`c6VKBo-lPkpV}af%7@mV9?Mgauy!<8Na)u5c7K zfJ^mW*i2bBnlMY8)`0hDOUsCg`Tz-8-5^Rd(xU=QNM=edX50raR$f+S`|-Ya@XD-S z{4tAQjHjWNZGQ0V%NNr|&I9Y43si^KKGT_cxkU%w)smTcMBUy#rS88l=l!$9VKgrT z)DN+-VZ@Ipy?PJq+t&e+#bh}@q{s`Xz-Gi%83Je9^gvvxhJt~Cy2B4g^Q4sGtl0Np zx{z)!Frxs6dZ-!4V)F33-zC>LYX0>62I7oXPhp}U+{2B^{E)Pr5(6h^j%?{Mz99_m z;TJ#Q2)zcid%=stcys8vgk8qqJ?nHC+3!Ff-+L1$kZjnv1xHY-c_t($qjT{CyPz7S zs>D7@>!#bas|h+vqSoilgA*a7FCI+ak%T#3 z_XH7-e-xK35z*pH- zi->3YvUn%$7cXGD(Wfv>+fvd39JNz=;ke=5eeTsObDtoayRncsg~V!wbc#(yWTY{{ z2%nBm>Ux}8czyf0k1nPMrvl*@Pco|a%zoVjO z_2ibmmIfG{)XQ^M^$_`UoTtO?4CVG%bLy3bkV2dvNt_mgF{NJxQb&&tgCjsH5far~ zx!3~}qAA^%7#G(HNEe?1907rZQF1G-6J&EVa(HEBm_lQ-#HL?XAKM>(bSyY zkdr#~?$!m4Gr0?>=W$}d8k#sza6uDw4$KC6JZ)_gc!0exG9k{b*n$Ercj;|w^o$ML zda;V>o8i&X(TNErL=|dkcj%A-;GsbB#?O;11k z?b{)S3m-obAGHqn?KVnE&da<%(a;#tN(n@f0AtrkkQ$txn`;j&rlz1$46nn}fZf;M z-Vf*0?)ZjnpP5n>rrEdeArEJ3Xm#}pJdqh7c||G$uI8Q3Fk>ztHxahF99xdBr>*a_zK;@#ZXQaSo)jhDa?z4T&y)O8f}y% zQnj;COGz9GrdqaP-hn!&yy9bBozTwF!`E-Ka6@qhATLp;R@x8mxLW|W4EHX+6{+wJ z4hk7;MppEleu!d`Mi(#z)1WEnDT?*6%5qaSoxO13g6oELPXH(3E*9~xiStM1GQ5v+ zuZ@?dU=wEar-*#RJmr{qrfIep^(JAOYNJQn-Pzme;>C;QmtXN52nC?xKn0O=G-UqZWJEk# z@22nHFU}9&>wT3=`GbgF{$%!3-GBa+|H}p7EK!o$YhP1g406)3XFU217?8>^4w=a? zZ@FXX#R^IrYBJI3>gG8Vteg~zj-PG;M40O51MtjRMAJ=wAat&=0Mo$sA`Be8`W?Lv ztGahMBlJIce54D%({rBD?;{NrvxDz{djG6+d#@DT??1ybP%p2OC!Z4ou}c!K2ylI_ zQ@lldAs>mU9a1869Q_y)lj&7KV&pY`I!4bh!bQxH`| zbAgDk{;zsy9V>_uMpiw))mwt%;-|$qdhzFrLr?~xb0KAHMpsEmK};jiCfwo)$&fz( z1P_Pun>*c~tO=B^7Y7k6^v-d(#!bw?(3xxldh6D+=aXr^+7x3WN8T+jPXmynTjq<~ zcMkds#ivi2G^yj7DZX#Xb*CpIJrI%mZ6pj`=MyB7Pa0Iws-rmxRNVyr`Qq>y- zJ8YySCc-6dH&L$zm>2Lkw!O>0WAR4kpC&jkXrX9bCN#`xUe5lvpyxy-cO<}w`4gR2 zmev)dFe*^}jP)?MRW(jI$h1sSn8K7aq)f_rE8?%j*@m#_QjUPgEq zFXJz}c7r;nMHUYwzk#Abk~m=w<5+6rdBNftb}!pr?kpYsW{(b@+yr!nm(@p&S_S$@ z*<4Vq%u$C zhIm9VH~OO+F5tXge!Hlf1DFGbcafnKTeAHH28W;3W2;?_e83U~vpM84YE)~>fw zfAW6`>9ukq^b*(%w^tBvt#^5@Scw3wPF$Qknl8~Jc;CKzq~1Th$RCR&3ER;m3Ffa; zu3Xv06z$rzYYDAc>yVoc)o?m>>`~`YP)fpu0{kwmJ28M0DoCA0i=Od=z{`tER8>^I ze)~3*$fnboz*&8#u$Xs5`^Wqhvd#nSuW&Moz{tt%0hhlQC^+U!362eST+E zx65T_W+6&=3Up~j>XCy-j;R0lox)rr`Ux$qxw$#~?kdhkYb6b2C!I@It~^Z&V;qKZ zjoHp|nwl+~+N2~gdF#T@*t|KO;6rmJ0EeTWLu01RoCRIVkRA7*`AK)MQ;J#}z@G)Z zInfg1%o^ZdvB z>^q!4UQPV*b^t-o8G1tFLaT<3;c)({`SV51&%Bif$>#U>K|_cBW`vaCz{vbi1VEJ6 zOdM4SgLACgCQeMOdKoqh5jYI`gbm(8M*jZ&H2a)E3l4X8gZfC@8;>;zV~o^OQ}Hg1 z_wM-aBT3!*Lk$HE0hzb4yxZPajg5^B4N6^gNlK#GqH+wLU}f6)rX$PPZpSxC%r_T_ zi#H0iMO~J|Gg-CY0+X;>PLS)iZS4%DDBIjjcsYy*{uQWVo^(TV>|HLz^@;h z-jf65$~#9XdQ4KJ2l0z>F!8cQ-)PP9I2omBin4cfT>yr+Yv+ z(O{ctPA@-;-6rac6!iZLGtNqFr|Y37xc}(U`fb0cZU_&ac&S&Fg;mB&&P13X+pnMb zpY0-Dyd$=}^v2WKOLs()#}DY0zyA8GlQGQUuco@l_Rl(6+MQMznVO!4VyAsV?o(A? zzpnl@A@jKKZ7^c}MAHrVuQWxIbC3V@AdU!pV2$N_GsYVDP4ZWM4Cokc5;7Trq+kEN zxU9C~cs=*Tr0{DlvD>gSASYYyFbto+-QAtarTO8|zC9j1c%Z+OrhV4dt?^Pbs2XgT zbh^_IOENG!F(Yxbcm3z_gI@9n5tug7a?%2ZxG9op?^A2;u2SBpa+wxHe#{t|Tg}V> zaB_s*L7EtcWVC^AVDLb^;wWYD2UR_g+1v)Ub zFY^}Mj-79TFF@+0OMY>E`uG3J)D04agPOd194V=6g)vRD1Y?$UVt(a8IbmINz2_=1 z_XB5jp|^06VxahSU0vPl*98ocG}!BAaOh#81_pD1J%|#}LOBzYl9SJY8WW#p{Q8i> zG)*lZX+fGiu|-hWH@0v7T$kG?N~2%TZrwQj&Nv+Ust+4vN?ipp_nV_D{7a~Id1rDv zo6LBPbG4Lbw*N7<&I{qNQIQZIg{?dZDBcSsR&h6?`y80~*UY4#Z5>56VkryAvvfNA+Z@G$*3y7XP1zy{K3OAzd z!$*%~J?DsP0UN%%UnH0Xf8TY&gm~P_OBW?B*ShyjjTrsz-P-88L<)$=G+5jgF#7ND zOp=CpU&U@oL`)+uL|nOY2itJ%r{lTw=t-pUi$XI(* z_hn8_0-s(?kaw4c9^tXYznE0~xS}p>%11F5&jF!w6sGNaYdHEn{&R)hW5Aps2U8B1 zg9HIH2Qm-h$uqf3QbM-(G|G$ihOtoaC$1mUQ#iVu)!9d?T$i!eHJ*mU|JD-ph)!hd(kq+Hqc zLxAoF^F5UHfmzVBDqE`OJbC`lm(rQdz0GosUZ_Y)jLQ{SbdeY_6k0(7c8;mw`%ibe zj@o5z(5Zo$h`|DlG+jTeUBCYP4oP%!^Nkcb>0I+{znK+P$YU-AxTLmEu$V&9#6BK` zY$qaIDvwSRSr@c}Y-H`MO0UZ)lU8JWu8PQVy7@hdGD1iN9&*#SS@!A3cOuRp+OHs- zgZor<=fLxEUeNJ!H@|K)8#iFbEio4S-?bE33fyAdg?}$8tvJrPN2j{x62tA>MrKJl|H18d zq|haoV8KIaff7{8?Z|aaECVSNhyd(%U^hWXmL|O^wSz2=Qz$h0mc9SIppWPIuUGt~ zJC0CQbq16nXD_fGyPN_3{QUVYqjJ{l*LXUb0#Ck|!PgG69o$-F#{Ki+K-@vjwC`Y* zTJlMi@lVg)9-ki!q}-Z!#~4925}aFVA0mi-01LV87t+&z5qQ*Yl-|2H%fZlyW6z&F zc4zRe840AVT*{>H{_!96A94&^|;i7_?8tDbFu3x{&B+k!+EXYev4Ae6`SQNgZ$A&d)n&HaO zmkrdk{=EMsJtHzbF5#hVgXXUR4kS#-+?-K043D5=+XN!%b-F50>`D^7XKEsM=TIX! z*3LWIEbo<$`;O`IiSH%x)s2laP&f2ka~kdM4)PO4qIHuHnLc@Wp3naaYnJs-x}MP` z39$(Z%#ilZ@```^KOx@_m&~WjyB{`2Uf!YN6^ZSBPYNIN7Ukc&dIr3!nZ>QOIESgI z`Px!01PU|rGB4aj+FnXlt&&BctJXRIg-@h&B2*W~5M!Fp_3%VGJ$z?yb+T;iZJMkp>b5;+jrkMAy`gsxqYhL!8!xoIL zPoGdti>JoJAG>^ZJKKqB8=Ex+?RlPm@*P)S<5J2n0`Q+59x85M*h|6hxI&P9{HuZJ zB(f&4f$2?$XK$zyn3s=!&>BzcDhd>q6mjZhDwBaD!F>*Hv(9HsAT&1iEhZ;Wcxv&U zBw(gsXHWliZTsZ%^S>w<$nV=ez0!H$nc^0m!I1#0qpsiiwf3<0G72!0P}O+;0ucZ?JBna^HJNux)VEd}M=P}l)x_jcpAeV1*zo_MZo>e>_ zQ8I{^#mB^Qus?GC+eSHBEt}}>ZF zdS3)zDE?$w-S<}Sy~BNF)QtW-@x2H4Etc4w+ca%elm9$zvvubvRMT>5%x2eQ)*)q4 zUN^1k?_=Z!`!64xj2#T^Pa{OCw!$ya8P(=F0LFNIo2tQ)h^)#R9yp*JrCuiz1wJxZ zFSwGzNU3?*lr-uZrL}KwqP6B)D>nV^+x!j;4B4cT8+(mB;EVKZ9;|p6_j>s<9gZn= zQgO>==MT^DzDvqqj!%Nxnb`^EoHGR3fuU-5V=)J6Qi*eV7`M6dSw!J4U$em1R+yw% zEL6`goq2G%_Wg+5K_o4yc0a{=kW8eX?hALZw%}ShL8ZHAy3`@@`aBZ7J>UG>{$Qnp zL%h@J7@Zjjh=UKkci*wY;fn$bJMdH7o^b=GSB{LD<6qP`Vrt}5d!M|MUq5{sckSg; zW}3x#IRzUw1FNY9xo0Q&^N|+Q^(>9rJzQR1f9WEeKqGox1HLnor{x;cXnG5i!vu?! z3=VIyK15Caqe($psJz{aQGsIRIHUho z9Tetn3;p-tL9^?}ug>Qf2uloU4e6*iPN%&l-#rh1I+VE-iW-Efd5D)EoJ>+cO(G@< zYQO$#iT8o@#w8;LwJqq=QO9RZ{*;Z5oB0TTZw}AeaHMC8+PDB$Prr3e!0-g^{$h>Z zTWWTr{-eP^$7r8zgtPGa-cLrxjSUEYI7Q1gt@G7T7)J6`OjbMA9uMcXzic2wuKTgA zg*p?{jlk~If$OU0zWz%hZPk*sjHzd4W%WBVc=Gm7w)pu~Rnd>&(e4yjWby@KxtFZ^ z2ZAF&!1&aOf$jT}uU?&4<>$roRR|QammAZxjL<>I{aXOL7u~*7jO&nrIvE3Y5wgA@ zZK&HeT^OgK)kidgDTq+RvO1)(Qp@FY4JF3|FMNLmn?z2+>0t%A&UOG{tA6jmqYF3h)pX8#lYWC+?A5U>b~ucAkB>y0f^#Ijg7PZx@|FJfm> zJi0cX=f;8vuauOnn6FU|ft<&FF|K+0787W7m!g`EI*Tw`O4}cek)1G4Sh6w0l8%&O z4oDGq0;((F65U z&51aYWN{yaK=5XDUEN?I+N$Pw{9E?!FjhK`iWe;8^%uS|cMB|<$%>qGAdAmVOX~wB z+U%k?ML|`#^EciCRqkrjGs1^|ZjZ;Da&BeVu=t!hp4y0uz@duk{N6gmgleVo<0IQ#u3C7}o$$!HyCh7(kp2u87_46{Bwmr5vR>5yYVIrsA zbuUucvmdt#^oam)|EfjY{1NOXs!z=c&X;J8XX?=_HfCON`9@$Q^53Cizg>+{?73DH*{ijJ1bT! zTygh!K;?B_wpv{5t8uN_(ZdgBsBv6J?M&SMZQt;&3bWUq>iz!Y#+#UK{--Mb(dGRA zXo`6Wdj)tg9b09(``~Nw!dbROZvKcElaP@+<33|%H~!`XZS9+JtEA`sos^OyN}b{i z_ifR`z&XtqEO?+cP|14quEQLtapv3V_ZA3M#|E=lfn2YyJeG(^km%h{iQLC1+FXw} zl*bo8O1sp}VuT`E<5~{Lz*U1qZbgd@-dF`UR5+tIth@IQWvo10zWG>AI@fH46CDa~ z%kP37f+0I73ymT6BYr+iK(<=k4s9Z3C6+F2-+rx0HW@$7z(#{PbN+2Q+__}{T->SS z$IaJD8n~~z9Qo3=7}MAqcQ&awMTb6Ym3h}TLP52cf#vDL%3b%Obj34K?-wj_mD~=~ zP*uY!=|I`_wdd!D>*8m0zoF{PSCoO$gNAB@g1@ST32{fy$cuz+XjE+i6l zvOUF57V_QeE;0QgGm^#(MElCX+M#SFCho_t-26jkZQF=-kC_9j$s0{2v=!ooH6HV- zmSbxNe= z@*MrWx0HXc>m7B_QXI%q%KI{I!v_1c1|LmrpaCD;IiJ>$hrmm|t@mqwgX+{iv&vzc zEDVy2kWf!UO&u64Ox1v;2A1Ci^nNhyZ!E0!_Wjd#hJY;9a%PQAA4Mf4u~DPfFA8EJ zhEMS-GM|76)?VgkojWz>2bp1{%NjdxcNc}L2Y;~91+MafZo2G@T{or_&@Zi+Idivp zxNdl#jbV5;xde_~KLN$xNkD~bOK;4J2*(S^u;yq_i^(*yTWA^vp&ZJp-igDE(S$Ic zd!=XR$VH4nF2D%afX^@c@?yaRuWrA*=fo84UOjt4TE(Ze)T<9FiMk6b^I*nS^XonL z{zIDeJag`(_o=ZO8l|+J@%i8i+1cmw$+Cw=^s?z7(RxNVukU0H4Qv#fNOc@YfjJSp zcK`VzG6^r`_sEq+6XoB2c$Uc@L~?=@(1GR3W3}K`!ZPv_N%z5{M{Dq6vF;to|F6Ev zG>J!betM(+y;0-A3OE--WMr%_iG{=*YcPY*)cK@VGRJ!J1%K3JK=FqL>JP)&lXE1a zz7mRP^BaTD7Apf~G@KNbJ&*}9N1^s1_i>NrdaA#pL#M@92skt_efhuqOr^!iQFOgV zHMB0~q4Fqpz6<1%`3~Fg+Sp<79%i`X$W&e&$m6RIGWHqVa9AxI$N`Wt_xbZ_C@wup z%FC@=TSHsd&yVVD)}O9gC}e*OMbjq4JKmma>589&kBqn0;)-R3JOFbfk4{`<&O8Z) zaV=lLBL7!p512Rba#E7n^;Plz%t)X@*hQ;qwDAp4IXof7SL~M{o-r7%f>ba3f}cKJ zc&~2C!HA=3|u|Q4_F?!CR>qrFJ}H zyl?3XTFQIqWQqXa%YcA-5*M=9BMQLp3#wnmPgi*3T{V4G@utL&L?gUDu7~3nHt;RJUxX&GCijg3axesN zVuwp7Np$rWwtN?S$btn6B!f&&syA?uJ9)|s{NA3l?d9jGVMp5^%^N*Oug~bDm5I;X z8?6ss`2N)Voc_<$g-bSEwobilZ5eIfP@djVf5WA?01fh*cBKB&|!@mYPFriwI5lt4F_yJSJaO zr_=LrWa$LbKlrl#JqbaG(3zISyu9eBDvY(isZkIuw_e-kDB&&KRv|*@^zww_{yp{S zx!xU1{2$)jJDmMAOIr2H?#7)LlEhSjb=1$}z-f~;3KRz?FX$gS3KqCi_W_TSH8Orb z9*Q@Z~RNkQWk%%lEI&ClPh zw|LzcmCFg#*M^c*Wlo2;V!CK7c_D3Au+m@`mx#^DC{V9oS7UQtoQhHUEB0u;4gKXH zqxACGf7&W7loVwZeI~e3*a7rYt4E#0^?Dy;-h-BetA=6i_7iYk&#UmDnqYY2&7&EO z^!XmpF#jjrP~GU-?p%lSj~R0_NAW!ATE*;+Mh2-Aky5)8I9r}UE8qT%-Ey?d8Xy8c^(VHWWYMW1$bF!cM&cTn7GlsDpCXMZSm+OPCz}Wuv zjsQ!b8{AHnfvAdn+;)O+X)7owY(1#mkD=(Lgzw4Q#xVitMs*d}cq=u1Elt+yUneG{ zJlt1PUti9>hIp}4HZe7=g#YCy>rYcTGE8ENoQQIsh6Cqk`H#&5dMqxT1mj3qanSx+ z`i`$LcQrfv$v3>Id-pERzFQ=9UN0HdIZZvMjvQIV58;4bwd=pthj!0MvcWFL(Md{H zcEVg`Vj@w=aaRp5#XPr>fiWBnS&~spMSRjzGyQmmhWZkAmmos4r6PW4I_p&bGo5KH ze^B|`X$VKN!aI%YSbGc0f$665)^O^-cU{cNHaE4j*FC?QxHiTMDD~gdTMBK9<32__ z-E|3H1?BDrSZrcd7;2je+rePM6@&8<5?AibcazxN&&KAZ;v=Uu3u%}@Y!7y4i7Vdx z!xaL4cOPr5q|>wRooU&FA&wrJD$L!_3D(>JacvZ&7+<@o>_~L7N|5fP{8bh^Mod0o zm^S}pCorVK{21ifpl^IQvDiFUXY&cSGM7~w5-sA*xvI;P?F`vqL3BK9q`$SM$QJZ= z%&ql?vx^`xT0oaWjP>@M#TAT-`&;`w!YfnkyA`~3YE92=?Moq{WB&M_Fx%$trSk1x#IN14I`rpL+| zfze!PpPRY>55Ra&% z_MRkL-(!NKpA1uE$09u}Z)noiaA(!uU}RA@R3&#dGv%|)+-P6ah8 z+v03L?9o3oz=7U>?dBbxp6$N27AuBiEN6O9rAs6rCkI}R%`Rtdlf|i@R8NpJ$p!20?kU{UKtYlH z!?R#Y%Sio0;Irym4f$O92i9oc-_HSUw-q7;9%{s0F&pji?$M)1zlct*ez`+CN<7~D z?oV!^S16d11DCLB!e`ufr4QLp=-=Rc^qRE#&Ms~OQmi=(9y|mmz)KS1G z%*Z@5`u28yaz(`IGm|a_`2KSxg!m4n*Av3r#GpK{_M9tji@5oYLOu#`n%$ za`|DevL6p?6|dJhh^iKVK%J z=NnZ;w^ZlY&zF8^>2A>v*%VGJ0dpbrtDKAUbKE%FA!qc-GcwZx7vaWD3#sn~!Rq(X z;Z0G<2Wn9esAOBOkv!2cgQSi%1lS!ozwzyucoE!{>Qib2WZbk_}#PdRd%IFjH_jFLYm zhw9%e)PM8t8vvsJj&W`*Fn~1`2n*0#!RR+c6RYKOCZ!Kcz~Pi>0b}Q+!I5>*?+Z#n z&Un{GhyRjzW@6eh3iZ~8WX~$uX`$LvrYy1^cX(;^s;3>__-AqWjoK5F`L*Mcf6fkiC3mca|;t&F}KR z^zT_Bb_BNc@3wangMAJw$feO<>e^wMc8?0^38!ScDA+MpUq`SDF=kE`KruJxyx}YU z)Izc9^!ZKs^4G90=+g^yOAwT|gr^5-mC|rUdx5+?S-km#(UluXQ;k1vmk~S5fBmAX zUD%#SdZmiI3^Y@?_y)!UF9=%P$GF57d3hTlG((J`pCLGeDe3h~NI#Q}djVA6&^y=< zZ}QA>Ww$&%p~kxP_qBhsPmP+zY#%KS5zQ(>?;y54IW=qxF+sa={cjX-uWp5EY*c37 z+NRg2sbkwD4~{!nMAI3XDz^AVLvGX*xxQ32!Z$S?TQ~_DVO`@dj82MCeQUUd~S1za%s~d!!{_1%Hq@~9w?V7BgWs2 zJ~Q5py1%X>y_r#=P_uqgQZ64~Of}10gw~1tb4DK4CClD$zI)D_!0rk42GB-tyNxtme}Dn z96NA|lKaSlR&TfZfu(pv_+K2lCeP7z)z+Y;t*Y-TGkzf|QB=A`qp`nR|KidGmuz*+ ze#8~k@o@sKkLEoS?NlxHkrH_t`V%yHS8CZW7pHu_qrj`AfY$ROmI!D{&+AV#+V>|K z@#YIHojU3KfR3|x%3`y<2(ipo@V@N^`Zbg$o=Fvp3x8Ed zV^tOs8vqgXySB;EBwrc3#C;;7xQ?07|a`5Nk=prGvBv%!(^ z9><@X(?UX9>U+`fCm;Q{Lzt-sS`NrHnR1=)Qi7NW{KiLGT)Z>K?#hk<;xS17+99*( zo{%_UALAhKE<4YSDx+2i?#D>Y!)mi>RcYQ3#*!|c$OX$jS|0eFpx}YK^ z%R*Sko4VBX@(ahQVM+Kh=dsDeYz48^IAGig)5|38U}*}{++O~Zef~XqROI%o^Gmow zT!N??5>E1_6vxNN!>r@96|W2?=yHPRWD6`dY`*Rt#L2gQRQbS$lNXkxsfP~lnw)r6 zNR;9|IA_U4ZT4kyO0sgDPF4{8mYnXa{-(M*6}zvp=&NjL-2VQlQs6ggVui-Dt;dj5 zE%$1R+B+P5BLjZ&+4gpg`)V+|a38DkK0kaPBYRoh|B`S$A`ZX|qhMubgEksxzufV5 zXifAXYIK%M|3ZRdwgVZYRP7c2W$CuaUyyBDIteBz`uA+wAL3c;rT~h`0cDL_YJDS1 z*RxpId2gwoUms?yRMuZv0@M@6ri7rfcU*OC1}YtPaD+&;j$tunx@Zcby^>Yh?bE50 zjnciNqoVi#S)HGbByxqY(H!YgC!PE{XTgrq&^k-W6rA#PW7|dpSb~(oym|A4rCg5; ziRd+bGb?A`QP)sklNl7dM`?$wCoMHG0NYTv1%OImT-uVX^qC}fY!~L1mIl6wD7qbZs~{T#a42>(Uiz5 zIJ>wAD(`2Ym|(PCTl^zy$XlT;qXs5$*j=r6PQwL^`Hm?J<)*n%Pb_o_bICMyJHIQd z>ymSr6MaY=15W|?_afE7Usu?XElFLQM8%%tg&6vn_VZ|!&fWL=1qFTQ&C;WrmJc+K zEgGurag94dQc^44tvD;_!_EPYTZu1@J7k`nICJJDK`5$*K-k8@gJP?dYZovEMN<^v zv7OQYBB$quCtKofF26EkQPvDY&1usnyuC#sGrPT%fB*&}_l?~J8}7$q+o$SNZHV_CBRWh(x~A5Fjm(_pEWrmlg(Dn29j zgA_`Jum`6_#!l`m#bf42#q?YgZ=8`(i=Y&iO75!GV?35U*i zU5ljq_U+FaB5ku}*M}18jOO)~m0cg-(le>1==R9o5vq|w%b^Xb8_m&9zEF~P_PBhV z%)Y@?LeVjuy)rcjhcPjom$}}s*SB-OQ2&i=|8r53GB@m8F(EBB1KTOIRr0BQTXL4dxIVum=UgENabEP}^wJ5!0$Y zNzH{?TNg|UUCjK_>e!t*V)+9^$@LxI<$TAC8KaPJk#4bw z8VQcfx_&_NJ=@i5)Sg@*Q{!JH<+{n$m3?U&`TQH6j-Id?VTFq9?%#^BtT%W<5jH;2 zjxGTA@W>anggBu=broVtwx~EQoX~ECG$lM!qv^wIvrBiVbsXDOA4_xED=)3sm-==i znRWMHe+Rtm+)0PugCW#D$IIMD^CF2EGiH?8NT)0<8=vCnc?nIJ!jg}*wJ}?C(JYz@ z-$y^8sRiW7y6AK&nv!PNG*^=yF6B8!0pm8~dO=SRvPoH|51J?~>`A`;dj7+C@$s;a zTOl*Je?giLxDQGV6U8VV>=Yl|^=@|dglrd;sHQwuN#*Fk40QX*%fl)zOw#4E!Y|ma zEkC3vrM&b9(eei|N9ubBe*?0c!xyF!&P6?Rc+LQWA@9rXMcVF@J(=>X&B0G8&9y<{ zWVVH&FYzm*Snpc09*~lpV*wahm zlA?&tIxVSd$tm(i0rNdA2=|CL*hgs`nQKXT#bq@)J-sY$VsFsFX*jEa#IG*C?&zu6 z2}p^_nxm;=23mT$F_!vvR{e8#8c(XpJL5@f#K8|%9&SGe{FmKmaoUfrdbXS#K5fRn z3I$A0p`u08LH9ez#g^I?iTsK46K7ikcxxd+85V8(_=!ND^06-O$v+lxE40O zyZW`HsXm9#bS_)X2n%}1V?j(473R-x?vZ?FZP5FIHDi{Y9Ov2Aiv3Sei%e5;^PS_r z2P|BEbos<_?QV(0wq=Fy|`*r2ZH zKC-NFJNoV?UuLQ;khk{>J6#ed6UBJ!sA;QDkDzd*GI2+E!kl5mi;35$qwqFmMZFOG zSS)m^y*$V=_P~JysXhw{3?;>)J)_y1FflCQrhM&un^?vwQS~4kfPoYUU4STiW*(DLdsr>r)NH`W28X8(t_o4cK zF48B}OON-hHI?TubAE%u=B%JC&U!?VcZF{aF$Sng*rf|?D7JdG6eK|-D!feBb8HQL zk^mDKah%G7HCW@b|0Y8yD5>u7V=F`X5NFM0u2=DTT7^HSFiXQA356ePK(_tS_Y;qC z#xoUuYNt*qx{M4n-Npst4Cfo;KE)*gpi$;u7+TjEle z9%4pWLgH0Bs+lw6q*$88$F&UVg7Dug;86Fyli1*Dtlmq)*6hz@nS?~ECy%>dAn@n> zCyRbS$p34Eu@|4mDT&S6iiat1#g|T>{aomF>>MI=)!r8{inB;H-Dh}L(oVod!>$sS zOcWP{4f>#dB{ z`%2h$GA*kR-y)U`<@&RtEox2)97+F#+6h;ctm&f7~7UmF9QRpE@^r*XS(}TJzADBK4WdaZQGhZtm`2$ybE){<_G)9qvtwqR@Kn3 zi~^I@m{HV7WzQx_>{gok&N=OalNfLWrWc2psZ^al6r;Gg230%(VESLLK|uDKVN63{?99CMf3l0{;vHq9w`1n{t(j3e_#LK z{LnW66~d_bk}rlTuvieYT8JhIKh(eD2!E~`3SHjpD!*P_T#TUJul*~eF(F1E6vPdb ziGWY*;nvZ7rKE?HH8N*HgVyuUmk{CZ+c%4V$z>MXkvX7f^6a<${RF5&oEvUEB7WE( zZO^tFGxv00kcTf3UqEs}-c!;K$AEqQfS#YFs|%|H3HBB4mlw!ifDQnDR4|)_*s=-( z>W&!JhM6JNA5x9iZzH(n(&&e_0_@jDj_m--5pl55y~IU z;?ma+uSkW2B%UmDSJt1b?G}IPfXBo?G;`b=g&CO)R?`x@lM;MvBqe5!5(VYsz2Qw_ z5`fa?%EQ4t`k_)%tKUUt%dF8;{sh<|wC;d_T+Pg}XY8!pP3Che%HFn;g%n*5A!^`S z8_i>&v3J4g>#ugz3TtpgE9=RUpal?%ey2_)-0-9f9TS5QRinNYuD#_8^S+hdK zle}oqJ5U1a?|NgXXXX*z#lRIax?a7H;7bFu&{SWNotHOJRkirs+;RX(N?FBk*RePU z2fPHKL-)n{q&3~$aSR9pEJyW2cP!R^#XrdljaHrnc7yNbge6x#z>KrXIQGU?oMXZI zm@6uxog-GCEbx%nZ6FwQldC8K*N+Y)U!Q#NUhm?znk*@Y*ItqXx6D656#vYTG0f(e ztczbDI1a{tthE^fF*8)YcILVX`X>?-YVYj~a<4jim;;E@A%1a#hYWGNGloA;h#?EN zO!#ddQ^|o8uwlP`5p8~erzHuCx59HTTxZUlDBbkh_;QND4{zS2Q20k4K{Lz8d>b%+ zfnteoj-tyRH297s=Snz1!Z2I&6F&|#aygFKKR4h2-hHe1G|jkeF^Ry9DckG9HoJE8 zN74y>?D=Uo@p7#_P6-HTVQ=N$gYrK}x_)+_2|c1NYruQFz_v4P5~@Ic1II+;)~>SL zSkX|MMS90g+V&!E=^J_tR6QJpNwLQXn^?cu62gPre#>;9Iq%dIW)IAnxbivmU>s)y zUSjc8r?7615Q8-}zVzg?5+#zh-_!nC?f>}k93Km*L4$BKmF?euRrzcBBKA4`q!L#u zJkdk?`fc9QRfi&>YK`b-4(vdm;CIaJ$)kOB73;9MF^H(JE&U*c{ zA(zfGG|c?ydT@uEn~@}k{q)#*rY-9q<>e(3g9^9!_{Q|^)k{Q?)TQOiEFLR0t85b| z5d=8LME{#O|NIfz+C6=x1`ce7Q_pfLtaD~~R;_)&m=i22cZiRxq)MX{!F_hBq`G0B zj?iTSHyCNjH=m=b&06(VG@`BVA7Bo!rmV~3kpq7a4LO2qLJrygyqCjOW8QV6{VFW^ z@0__JA(4W=d^15P=v)KO-gjS$22U{JIPG}Z>t|)}q3jfwUb__ciHaaE=-~-G;yh>t zgMwsbI&2(JHsYsu?ulsxAK`rnzsM7R?1YjTez{SsTBL`ftYcKq6%~zGS}2r+z0WKM zf&gZbBKMv$`K5cKmT}2M3*lIoiaJ?!9{lR}>T9h3`J}1K2welPFceH^CkNm_$v(MfxUGkn4~4LnUsT z4z@1GMWKFjNL5iIcgGs5Q(%ntI+0M0m9 z$F)9TIdS=M$zKv%1kN{8I=P1dmgjz_PdgpkDj4>kOFKqh3EsE2VCgK)Hw-S&(W}Mg z?%pj?R$2@kqEzCz=+pr5Jo^N1|&5}ABnHjn{-qHm)?8r;KpPmQoI(W&F=GX>S!^NPS?H6hpPaNx zt7Ed{m}x-x@zAOBU=tX)H!iBz*z;lcKBQ|;LR4n2SZK6n&0Ep6D=s#-I2{mRm%B9D zjWa^9A{DEo4ATlTy}I?Ssl!iByxrI_xgQw5!Wk?iZqkSmuMvvWs%DxG+)k3Ho2UU{ zBO)C8)q)OSrJ+}T>^t0ocjwx_CHw|c!rkrw^sDi8!iqBanH!Nz6sjHJOmQ2{{ND%k zG+^W2NZF7P&$%0!u1_x_f~RgEa~E5Iu>@ ztDr>5lsap z4B+Q*s0z3Em&VXaC4X2s&D&tzsOP}6KLmJ5+Z)W#g6xv#IPt6=tB<*EO1BNz>G?JF z^hA^gH`Pz-;_{60{Twc)O+duVUc&*?-=Q-?crif1Vvfc3_O{>9`zKyRkpd7ESqbml z-HHP(HSECN3h(mrbh>Z}S_zdR#CpucetlNq;&!PMR>s%d>_~W<8TP4vb+}- zir~q`24+~#OZ3lsud_HlU|6B{MhZrI5|9p+0NtwMB;SRO{DaL1tXF7Dib5*~+ z!@G(xgH(wBJpyUzcA4QNu^EQ$DB=qcxgbO+JXOxAJG=mxX3Obw3>?IUl8|f)*DXM` zWtO)TG4)+lco%H%-1Hk@Rsh%v=+ALnJZkCOoX$GFCuK zK1KlFJmADHn;6OG7zjh;5J?IV#&3IESeke{dEmH{wlJhicJ@r}_JdJS-woX)X6_R` zje#ugW5~x~a3>EGj|8~5@bfJN4CQn!s$RXCgfM}5?Gw+kOxRk=FHPI=)qYn0%D{1E zV)9auvR}WdD0~V<+r0M36@HQ^h821rJ$lp=k6!(qiHs6Vc57N&_WP0V;H~tbIr7Lm zLlF75wIe(HPHY9Ir~!T{#B4}$5z$mIso1o5Kh1)#0qT{K$~qDt)M@VwsQ5Q>Sd&W* znQkW8@o))6D#T0IGr%mgiaVH;q)D}!k^hUo1<6x?DORndqqIo=wd9w5Xgpa9Cl?ee zA(C+1@a)eRpNl-l_)u`zE;ICaNzFxmjOL=1w}p_4SYMFM9isrj5#ck=GUIypZqM^< z8zr-G32qGEh7Nm)^gCxp1}FG&W&g#DpY{8#yMWS}YB_HDi;lc63QPZ>>?7U_4b{!i z=Vjn7!>24R?LTyA28tvz5xN+szzkyszKmvz#KIau9lu=uW_{Fy)cx?X zz%~vjRifD$7xi_;?>N5o?;#&<#Ca3W<7X^&ZGA<0@7XZ1VMr77Z@mV8hG|XdV<=^+ z*4bCuD3}5@jEtUy*3p20awfHCp0|ikCZY#weC3}M%Fv1)Tc%Ou(RkzQktSd2A(bnq z(FrZFK8oqCp5FeuW)Cap#dGGHQ3BMQPehUc_hUqIuvkLnqIZDRv{W?b95RKJ^O5G1 zDGbw{o2m|fP+rc2NPLFmm}7JG-k$c9;^-%n`?eAIVr z-wr!;vh0hZ;k4+d@e3Y3Gm4Uo5Ll#G_L37z{tPq_d*E?nfpTkv?8gx&{!>*H~nVIT3F=c>P-#5Js6rRuv_>qmjk zQdgVujgQYkCqTW1F)f4Z@-m#42ehb)Wp?>R`Md5B?SiH zA7jyP*f1yE#Cw1ZK3I?_E88oZjcZU==&DQh@I7~*!IAPVHs714u9m(v6Cb$X_SGNu zkKhOgONZw7mzFrIBT$z}QZyo)rRB5MkUGaG-Wi?#!5px{{ad}f%!Q2>lDNRNG5{Fj z`hzA{46!=41}HH?N;(?9?8xH9=H`XmEb7kn(F+ga6~jpMMa)Zf>V}mO>IFU; zCig3y>;>a&5jR``n>XQS-eSZI)auyQl*(jdl=qD2gs3_k?>5wreo$CaF#}sShAkTo z;U992n={h zNL_#msrxPm+Zq`f9&0=Px}jl%qZU>xfzmS5^1e}DlS&j7M97bplpCzCX|>zdw)I*E z=BMh^&b9U(w=YmR-z51?oLSxmiQV?%%KOITO%P^*3iIa9ReLS@iOwf_*_KLH#-QFW za`UAhV8USe?~Z$uj||f)=dYU;R{G%p(pbK_bzzH4mU7VQ&x2JkWWl=e$>JA_`|KAY ztOM_?Pd(Te69QUd_cmeDx(zK9B!)ING=CJASEp`J8Lg#7#B1ZYs$cgOtmRvEOgc#r zg>tKkr!NPsCVM2NzIgf4=E+gHLR&NmK~I;HxU7u9b_99 z0HVrO!8Jwfgc2LsP~f1`vUyX4ZvS0n$G;Df>iC+9zkdC88bX?NJumXd8BLdSNr(F$ z%Qyx0B(vlwoI>1vQ|0_2m`%|)50ql-o4P~c=q2TU!}cv=AC;}@&PfdQU!uBWFwd@% zVT5y}X_?C%{hiCAd7%vGs=v{D7>bJCnI;wF6PKuKTssi6;yPzkDb&U^6z{2AqNZ^# zg^6QfZP|4yfh+tl>JTgwI5Vs)FHhf==y*nmH7G}KA}1Xz432Bc1)^i;V~6E- z{kW4^=h=41&onQ#nLRs$jP!v|RG5hrCLall{-FS2qZtn!1!+pEG5QZctQPvy!^?g? zGO2xG;=^i`YpHL(LM5?Y_zjLsF`df>xFByBqqrgQA+rkbqT|!!NwC!KeD)P&Zr0Ru zAcdnT_0H_Hw=}aLOT&i-G`xMg4X7nYo;*Vjmi0bkQ2pT0Q>Wm=R@AJqz=~D~#^-Cs zy-cQs$5MHmLIS`=()veBma>S!`SN+rpwGv4x($Bv+Z=hiHE!C1TLw3hs9WE%E1-XW z|Lghr813e{$=R85CHh@OVMmU)b3~q^)VTRGEk-`qdEV#!va?f>%?=N9 zS}jU@!`l!o$Fvrl>>#nFS6!7c5BKTD!bia)4V3PTo+fdfdbQ;Ov24JGtSz6TNiW&o zcOa`+mTY(ML!mNdDMhzU*+x#1RCa(U@%;|3)W?>{zq^C>w_vmec4hOjQ#NL9% zK2JKa)#q{LGXNPm#$vzwv4NTKaI=<%Wslc=9{hEnP4b;5syZaDsJDglvQI{nC*acz zd(XgkC+Jb=r5}Yf4|Z}>ST@0V%^sEv!9!*>?!9^2HlWk%YlTMNxS1Y0@{89v-=KadN9;gkIIKBq49r2A~Ct9qnRNyZiztZQ+KKsnag7p(80!jO@DY zp|)AL#)u_^OY&< zRhgX=Pcy9!;YYIZ{w1fDRhX0wSy;2S1>DXseV;HABy32pEo%oGqIW!&t1Yl(Cg@7@ z@9OZH`7JA<3-oFjP34&Nmr_T-Q$BCu4%MBYeH1)BHfS-2zHZ&QyRQp3H_o7igQ3$|<+OH__vvoGZ?dIOPhR2ekW1e?h2CZkoFqxt=R&eq?>`JB-uY zBsKc^@2BQb>$^wC#%61`OPx@W`T`(KOQ-JzLE)D%W6Y)E4(|&;S;acdoxa}Y>(jDuYYYRpO+6+z6=M&+vKi)bu&at;mfBUKhhOtFL zPi*lHjtO~y;!&4Pn|^?zN7oc~lT*s>wb33bLew1!CdS78%hqeBz+& z6K881_{p)ifl#;XlvOS6dkw0zP)=P;THW0{M*&MTOY0weVxum71|beoI2jYa_~=K# z#h@d*1~GF)8(?`_%Q(5)*(c9lb?Et%eqo8daA+jG2%BRfRWdjGrH$)o2rq9zTloe} zO&r4JCFec0q!ixDn#D((p8NRw7lFB){5&tx&DY!8+h~nGo94yDc8ihruMaA9rLW-p z6t+#sHb9xRjOAciB^T`uNKDvoWWQz8rbWqinUC7v!)J(?vmPs7#qx*kE3Rr3r4}@C z3IlUH2xH$eDf=9psIie9VJ1}30FM`IMQ;n z-H1n4BL)S!4s=00b0VqO-0tP{=nU@-ytWIhGqYGk;`KV{79HZ?;nB+5R;*OlLjF>B z?F%Y)nw4`?r)z2b-q%~(&$Q!+u6sWWm=FSm1I4j0KnDHPOC`>$^7bgtbp8NyMZ zs+a(WD#}Xi?(wG(UERw7KfP$1-C#ptm=Q}e0lcHXHe)2A^3`Iq!M8yb?5Jpx#k?jX z%4f^CIDCbuU!rSVWqo1R%zt;vI?D}*V;_17IUB%TO6R6Oo|B18c zcnck*JL=HaOtgFJ_yh^=YHBXH6~Btm)ixC@bX7o7VsQDeiD_gm4aLFoX5k>BD2ICWT8exU}ccn~T^Kt4gvvA!`4lCHL z(y%1L0Od`BmV4M##~mt2e39vmQJ|#ip7B~Bz+p$ll02IGpp9pSKR)t)BYv+fGNNR7 z^JbJnKv?8L%}`-&np}~^u%eOz5^k}XEak=Ac{096^DgvFF4`v}Gds}=X)T@4q3-`P ze7QJzb;x7yHsL#1o?6Gz=rQyg_yWbtcoUQG7ptJb&KDl>-?eL3@{CJ0dQ;zZnC&~r z3~#bP$s$UPJ^y{yN!I)?bt6l&j3;F(r(0lIP_TbBr+^apW*oCkBMWm^F9zea2E@|y z;$bY9VHH+!eA(S+r(@?`UZZ|9B)R`S1w9E`5EDbgzEY?Jukt3OokB3a8NRFuWt@=5 z8(5B9HbMyu#LYOmu9}#PR&R^~t505nY}6h{0*E%kFzry35wg6T%3%(RQiU!|(1 z<^tOjQIY{TK{(nn>bXOA&d57gw;TtIK#%?ua z<0qksI`2&OQ^pH=)pZy}K$dbTv3R*kmHH`d_%-LSm4U3O7;e2w1AtvqGmS<+#N1UV|dp>8=dY0#$9qOn;fZd zO!+~~pD9ZHltCKniXRsheWf-Dk!0y7e013Vd+f1UKjY8X;~atGH7YhJTQk;Q=5$wj z>@@A)kV5KHE+_CGt6jV7s zX+3uchziLX&0rWGjwKcLi(_?<7Et2rX!gEGc9`4tE=lA2rak-%=#P01XE0O;t|#36 z1`NRaarm#Q|E99H9)HS#AH=S)jHiA8i8YN zt$q6T9T6r~N^`yfY*C82g zp0M5%WTI}d&dY3l^qsgTX+B25Dg8U@%-z36zEJx#>_5n0=9k;hz|4ONL?UbHpuT-K zQ^M2AEJ;4t9!ro1zHCFdvij;xLL6l=Sdzv$)3O7z`s^o#uwB3^;w}^Mo``9zcQQBw67AmBTg0!2<2r4}FOz@iMrWvA!3h8A#9js5qM zz$YjMt~vsry58b^GlYkOm@yOx@=gW)zpL>Z5tbnB?Kwm9o1(^_b2fB4Id@Y1$B)WN zITvkJhYz2b){#~tLw;FLlOV@O=4FG8l~yA@V|4bP*SBf)jNWDg$fkZUd88TU1Yi`A zcZX-ki_S7ioLr{nrMK@ziC^yA5$UH-G)&CzSXo&KzK+Vr4fru?iBQ2s+Q0crVr@`{ z$0aa8>AL15;m^_XWUgzs7|2BCit~y{jT?2>-`6wcdgrc*8SYWR=?l(dtK*noX2sT$kX|VavE0G zxJ;A?At45Dt~|7c%0vY}%b&ZFVxAb%a#U`%*Q|El`TpcNQLpb#&~ zVIjNA?|J-*IcP`00F7a4U_NEhHvy1snc*cFJ#=UU)OX4KkNpx`{^=+*)yhfM46!?bc)263?TF z-6@{ddM{AkAyVX>nSHjG2+2u+y2-teZt8O&o(p7I6=))%uScUl^p|%lb&rknr+L(Wazouw_Q zV}=bIrm9-#eZeZE@sby4o;`reqj)W0?nTwyM%6`Q+DsPbO))TPQIxN*DYOQ@azF^v9IEbgNexxfI+(Tt&cdz-`|!p^hm z@YtN!FJG=|8}>|iCv<~Z=xF5zxRI~bcu2yBMVS#(&CKNFzcSQ!eVl{n1i+dsGAdia z3?LU*oSE0>r*6!vx10-I>~7v?&TpC|CaiV`To#z3-Iau94eLVT!ifLwQV&oa&H+FJ zyb(}2`=<}E<1_XvhSRYG538@%H^HFcoi~(R78VfSY@f!+iW5Xn!02a9jaXMj)Wrk( zn5kgATy1ajFC18nI-r=eR|uxA71f z!r$iK-}W6lmyikT&&@9#DnENi zL;CyQ3zy(}iE6g&9V`d}oYVDmY{`Y?z_wdVo^f4&)-Pr_TncEhhpt{Tx3M|h5cZH8 zZnyh@+-%JgsjlO#phA~9mnAWwDB1qN8`7Kw)SaJ6&kv^uqN@3|g%Wwx*74rp1-$pY zSxs+CZu|&6_PfL=oNE3^cw)H;?(`o%eE3PZ8F++C4X{ob?#5YvkX@U_z~DwndG3u3ClpqeFW82Wffy(qV%~kZhjNqdJYRt*#zDu$$E( zMDT2{o?Vc{W|Z1LvaCN{=5|Gy#}VWiFwRyRyb)O9(&fNmU5MM*Bh0FKY|9j#ae+kp zdi-(@RE((oeZGH=jQ5KWe23E6F&#UUIZAiFEp)&Y8MEWb@}gO~CpK7e8{RN5To7OQ z(zmVI;hpt2NET_)s`bJ#0qpDk{rmU)OXnE}15qrqQurBp>-K+i48||u>YR!G6g{S;=g$@7}7E}iBkTsIDTf!wGsp-&gJs5~>-k~pj&6Ot$px(pjD6Y2QV~kw;DeKCB$s49HTg3Ka-jxOd{|WFIyy2TGBxHKS*V> zw3MF1_1&u<*a6S&COma!+MF4qeKb$dSHr>xT~=0;k#Lt8sdm{;&F(q2lAOPL=gwnG z<7Qv>{dtMMQhK*y(Z&+KNA10l3x@pBU3S>Umee7h&grxya#o{ed6}p+rYp-m)Xa%$eRj*uHm_;wrLC=5`KIV`v=kNd zF4{ZoQvb;ES(Y0l#EZ94YL}TDN#-b>=X>LZU@*Bv*Ot8Vq;URogVvHm)x*9qV$Zuh zmPKWmeHLU6-+$aym%GTdjB$75X7UV*AJ1DH1FJS)-Z3qE^Z%txCeLa%T^>NaAnfFf zBmcKP`NX(s(|l>@!~`pzZ&F*jFx8b|rLNNpj#+%o6N_Fu>9p}w50EDAhwtBN(?|m{ z>O*<+_b;nUdiAnnPE;B*7<}09l=ttjD8;=*sPtsx!@#G5v6kz!u(qyl>dM@XPR)Q3 z=3}q*!f=m*%%FgmV)M3_#KvrjlIbJZj;dAK51)cP&h7T_acS?-^XGOGivVlRKw~%( z{_@bYGv1W0=3k??yItBRz5O}6Jz6JPVjb!^D{DK6S9q7v_zPDkPyKF+3^1z)+m=Tc zANqf!z!rK?xtT2~snSsXV18q6ztWqNj+z0XG9lU-L?+`0N(Nz<(oZ0?P5qLe@(;%N z6ZzC?tyJD}-Ds18YHmT1!00{aI!j;(3ocGrF3n&Yb^7$ z(p;*VgcaMJUfv8S9pgp^az?iTnTP<-&tC@6F7PeROM;NJYq6fDMCfXt*%R_0G>nnh z4VdVIDGVVs=DqvHoSc1~-`L9!obDk%x+>pv_bN!Zjj|i4DSMJ`c@96hB5_pT`YmTsGWv-dC0Qgg|~FbheXQz zCffEf2xAgPO`cp)UOoxf?UEC)bJ~?oc78|4I}jppjXU$|1WbE;914>p7R)Dnn7i=u zm0IteoV;!oG8fm!qk_*|L8&jx!KzcJzlW2O%7^4nY}CMV%pkLHP+E#u`h?5J9p@fm zK?I|}Gu1T>>pDw0{vr5tN@+{Y^U|KoZX_78|6SQ>^YrP{G3ojqisd}hn+LxY+o zmY7NgbftR#20~wXS||4S_?6o|&pzUMUcfezlajU@vWZ_q$sFb~p%^Wr%Bd-IXu7yP*Z#hgQHh}MmfzoV;J^^FGQo=>i8-Hz?hwHWy@J49OJ_fvO=T-A+UaVfVNbXY z+PaHUjazG3x%mSSH*MK6rgxOa9L?n@s~HMVYSX-Mu9B8!*9!_=g*tyhv^VuV24Xbj}nLPO-4JKFuxc6N2TAUDbD2e<~v{tYu z$15l}5-A|rrac6v7mKFT!hm5$ZdHL+5Z!BNA|#^owAY4a?ch}W@&sQ?&EQkhwoYOC z2t$h<8sd+>zP;Ai9Lis!zbf&<&U)1hsD#aINIBDOJ($V`m-01~z4WNgv;xx%5ANB+ z_ql`mLrFV*Jul^{U;9>Tbt``oJr;Uqm!1X<>p~>tNq-cT2Urn#Ihiwn^D%B*+2t+SHe z3LT)sW;51&kk*5A+W>l@#LcMQ%6$hM4yt~K7+DCVmj)Zxz~_2Pt#OU}pIBp5J8z71 zuZ}O!yXV*c{?K!(D|Rytf-GcF6Z>N*gJ4`VBwqPVU6!+1l<{pr3nD<7CkjY!@IYFx zG^xqA7I!q;MwD6kbKgCy1ngY z7}DWGp)tcPsIdw?BlkmoJa}+PMI_}UunIdii|Rcgc-$U)B|LpHwuL!2=jVB4yRkqM z5}j(rF{Ds>BlR`rdT9*2!hKg9Gjg%XzpC$f<;RK`wlId$-|QA6xS@4lC;}cs%5mCE z+c8kX`AlqQq2cxkuFf~oR0DHi#+WxEakr1Rw-~K5UP!a1`IW;9M@fbDgJEEyZsw^v zM{kMc0=HP2dAdE$+3vw(FOFi(k0<*JsuMO4>_%%FPu~R*k!MvPu2zLX|4Pi;V@G%7PAb1WB$#XuYlnrXW|!V^)nhY9ed7r3jWl27 zs(WCX-oF}gY`0{}dSKl488*O5vvb3>pI_mwDIFDDioDK#`Qw}=Hs#(1HhuuX+Fo_z z)7OiQXKQeQ%y2T*)4pr;O^f=i+w$^XO0KdTVh$fcb%V561vd$YY-S}}>hs2EIX2f* zLLuNc`#C1)EtMP!-En9y7yf%lH&u=s?n4u>#B9y*rAFez#N+|lM_i?>pgjA3F6d0f;zuVejBYCe zM$%>Z35xObrGLAQKWmS7Qfb6mezJ%cii1Yv6#0Z4-E=IPvIdO-adVMcki{8}4fRTw3Nq(Wy0=MYuO>OPlxXib?y;HsnYqXEzFHthjO zIVlkWBoVcD#~E^gN``Np_Rqd;{)jjr#N!2Czb%diq=636CdTI>Do&0-E%gw*oSDne zPdma#x3O8)`rv_?)KndX70gp}=l<)9kEDJx#ZlW1>NId7O@=Vp ztN+DL73>yX-GQOHW5X>c8vxPv+b_eRJ@47WvJ*&N-z&9Zq1KjE%DmwICmshZ9E~cG z7dICEme8Gvi1jr?q#d!f^xzQSH2aX^y_ALX@2qHrb3FF1H9aI}#IAx69fQsYC`ezK zZdG11)^v$LHAonXk#2l}of`JpHhn1X&x!|2UWEi0ck-_Glqswq{K)mh+4EA}pp>Rq zI47L(%akz)0QUYh?%d_|I5G;I7bplnF5f7iht#%-e}vmUnFrJsL#hPB)c&<_wwCb* zg}freB7PGmaRm!zyNx~Fci_NQG7;zE6^XpX`~h&|#}_Y*F*qYBTYJUGS9PNl>+^j~^o**Mq*cmW(Y z5RL-ceFr1#_1YIvF7(4Am;NhW?|Wn$ek~ULrwb(-yQgOT(nK?EQVpzRi|*Y8 z!W>abDt-ezJYyxLF1c7}%$tpn*<+9}s+E#Di!hqk$^czw{Yst{yi>FU>51n2Z{uZj zercY~DeFefpN*#%HQK*_d&Dm_^K{{)(e$ot%=$di7=hr#vJd?1ZCXOmDkUYm5`2$V zgiiP&n{7G5M}*W`YFog+TIyE}qQCQauU@_SOY+U;AE{$|NF=}hY^xc6N8#UpEA>A} zXZ`<=BK*If^xxC-KVG{3-xu}Y7sV6!?>YUS?XdCRYx>`7`rm8%-zfF}ca&O}|B=Q( zD(C2_Q^JFXUWs`Wdok5DHM2m1PPNBD%-LN3xk_nU`zKmN&|l~={Gs!qor9CPh*<-T zF#isRfn!f(SaW>{hp6en0_dDIOSTgJ+DAlc>992)NtI!O^LKH^NSCv&bp@>l;L;OwHf`gDV4h&ly zfSD5LLJq)#mFPsp20D7Z==!S_m+*nrJbT} z7Q!o4YcGc0JRUWze*HSmh$}5_u-1Fk~VMUy8y z+Vo?hSiXAJykP!_DoPx@B`8O4bqoxq%4eZ~J* zMt1yj1~B%IqO0T1g`^B_dc~lICVOJ@S|8atetZvLvxLXZ+>mViB+RS$$aTMok317W zD;uMjsmWr&Dn2qW`2Ha}Em)KkhNO=fJsR%+$YI0&d3{5p^})mX%o|Vdg-t3xdE>)y z*=5k4j9bf`=)zUk{)!c@F9-w9i%(8J*8uYk_ury;y+MNqD}$pjoT}J0ka3k7$$HCY0i}c|<2vj8Zxw$NcB(b@0Z|E28mFn) ze!;{?@ZDhf?4Kg!TbzFWFWuxQsD+LVfWK6>gipgq3;LE9Hc6~LMZ*HP2bJhMIEwNa z?g%#7f}@MR2UNFfw{F1Nr+||}RI{1;EY$sJyHxyc06ZmEvAWNz?wC#-e=P~?jr*~{ zb#j$K%hcEyFBKLE0#cC!XN8Mt>}ASq#qF`|YZWFtg8o@QjSwb2IcL*Q+dnk4oR0&M zrUm~6d@xpQe#6k!FnmfThHSCn-KJ-W6|ogu&%0n^lB5apOye+|O{tRyhJvB+ol70^ zL@*+_w+N~qpGe*j`(@IQe{bCRjd*ygP9(S*lT}G*UvZP&pbZ1qe7&V zO+?U+5{3&^Nuy(pWySe(0SIOKHL!9e2q>W2d7~U!tR}&YAGUD{;yxBnM<&B3CV&)% zj*GBccnJrt>Zj(gQi?o0b)|BmdIfS4%{I?}>ADfF5l%gN)f;^zYPl@xnwFo@Wa19 zu&;NZu>9i`Jkrke7%wL$=j<5XM@nnoG>Z&tCM6gc2S+B8@w{%g_e2mEd5Q>Non}ew zT2s*&F_HgoE3KoStkaUooI?6~qETE9PH^S}rKGkG`@!kkrHK;vAGisxBKUSDZ-27w zysAk_@AsK7Gm<=Sx$QSPoj` zZ73$Q_m%Mn41Kg_8^d4>4ZFLcm0HXtPkz$*>#dtNF?qSdc=4C2K)1YoAyZ=Nq;73P z8BGcxIc52ivNE-tDwla)ttS>NTzHMU0`~wNFpir1;aedxStJyuxAwkke_vhAL{_yr zd(HX~ViJ0*NqD#s4+TXMDFO&GNk~U6fe#4YoSqZo1+7EeM9mC->^ZTk?Ry-A1mar= zD=BlZ`_Cmt;H9E@yj@qGjqKreYl3O zq_O831l*2}Z{gH;>#Oj*&CmHkyfIUK5@S``Jgc_&PBuL~il6P1vPoht|FP=ALaUF} z)f!vAuXWlC6QJ#9Ydexdh*L;5^doDq>=IlB;sca~N$ukrg{Nsns-BlAIK6Fo=~kW$ z;$F2-%sZ4$t|IP%n+H8QqMJBzPBfBU8@9CteWLAVay=(TpO;HQd_H!l>6 zrm8KUkpEKPE+@jU)Fa5peW?FIW)##G45}v*$#8p`A0Y zpzctWc=&9py?yiMNyrQ2UNI5D{Ey8i`5hpZR8mGT>1=Lk0og9C_*!`*v+AphCjJ0C zQmT_{p6`z2j(9f!l`!0jR%UIiPEDnd$vWtv@{*z#$004U7vU0`C||(S)0LG6aPU%6 z+$j$iTzt(OlzTe!(t}d|ahbs=J6rIYldZI3bWk0jk>m`YMtYyT-HMSz?*)RQKY;TgoY+4GbX@r4r+Rt%wn{I=vZN7_bP7ALj=O@3hmq z`n@{NvU58`c4S|!!AtIC(8eOhKuiOOpO~0@61QlC%%S{q2d$(IMRt(tN1#3P*=Qo? z#agoly0*FFJraW1qcZ#~C30k)VU=v`uE!8b?ZqGM4CpTNV`xfhmVP3+%RGE0I9+wBB60=OVg; zq>WuIO_qDMk=z#Rw896O7%>)78)K2Plv-5Ht&Q(5z)+M#r+rBXJ8~qA+K+>DOxGcb z8_J-X*2cxGL)texmkTKps4WyXOyVA$JQIz8AMez8^XI2+`kM5H&rFt8Yd*q`mrVXA zO513oODk`5K3c3$AXXlI8)Lw*iP$ya!Fk5gsCDLh2YGbQa48>KpjmqV*>ET_{XT4_ z;DyOEuvNP8%NKm5ED@}Gs1fa{5}oU;8Q?b}dUTTvjB?O*pMzQC5uMrGg^5i8kP|Gj zmDQL_Q$)%0=c}UO_kqO)|5we|5&p+2)AIBG4 zmtLKsx$H;|E^7H*>ZfAy8DHMbKU*@L%9X3!W)_~Dq2c*j2{p#6PoMlSbo*&y zpmZ=lB<>?MKfz!r-_{`9Y8*2=Bx87jMe3}`DZ08Mom-r4GgNG$qP;{5b$h#N#x9(g zjx~1t5Z=*4>6FY$BJ3A=gO7A4{_hgst>eLA3pqg#Wy^n4&I9! z|H6H0uyC_C3ticXHzp%3Juz;=l$_@HPEv|g3}+qHWLef|IxWt^)P#^ZB=YJ#tq?PKWNGhW{_Dw+9DzSpq6X<1ChQE_o!?zQRJ7x z`mK7C`M$1IBgZzcw@cEdk1Q7;zx#eoVh_2{ocF)>TI_nNGYbyeZd^U#F0c5gPAwD+ z>EbDnsf547`NNi-qp|UTqBr5&%3eG9`2kauSR;arN652QZ03NG=)(821)eWGSNL5yaBG52+F21g(Opb_nyPL?W89ila*sCife} zQki)#Ja&h;E3>B0nhc3y-YnAR|#*JUHO|J$vbQW7);Ek@%H7`hGUz z3j9(CNI%&TXqC{$e~Hy@9f`9>7&J|5c^i%1!ZO|%f4YAgF@v>h&v$yCahhzX)N}3@ zSX6Y^!s{VSBk$Z6S_ud};s$3fWNF`I+q=DT=D)1_q0xHluN9&}j8bhGN?3(q)U|u} zjHil$qEX;LSbr)6>WSs0kbKfiem2!mmM@y?A2jB@*>Y8pq)KlkB)y{q zUf#V;mj3?!qN1BJrP3rAnRVW4htTkAg9ji0_{?s5IUh4P2i^Va`~Nv)$W!_v0y5u{ z(#V%QKjntYiM%0E5+0CNCz{^7-?3qU<>b8o1e(m%`+Llgyrn&Y|Cjz<%J47*1t^Xu zb^V@Z++c4oUD74)M?u#7UOO=agga<)*=irhTe#xXPiyf_VFSW<7!j^zO4@>3cH+_3 zTk04Ca_9dpG>W@dM5HN>h+vD8#)%+HCi@UeleYE`7OkM|-9tbSiKk#~*^%)zFJ5S} z;d)402j|o^etcrRGWiyj4+}+}yxx@%gzX*%isIU3RYDuswR<;p)g}Ice1qaJ8^9&` zz<|`R7e?yg(M&IFxaTgi7RSQ_%Io0zBnT4lisR!If*bvsBo2H}1*nJ;RSgAVX_UVl#)`QY)=*_1 zeN*2Gd(>>#U5ZdxiF!l|@)dkg_zQvoiZGXt2fXDlKpOT7PS~G0dw_qpH3dbIws&!Q zTuzP;S&)i+j!cLSOg*O)b4xA$1ty@r%S7QoC>iS5Cv7KuswWF>_Z3ORyI|! zYU&1>dTOsE`-S*#3x*NTnlA<~O|(oD-mb27bkl5q6)G8WA`2%q%m-t80S{fePpPEN z&ZRg-0;&d^b811}Sipn|u7J?Rb6_b^Xaj|o73ov@JdV>PWrVjTE;y`(#EV z>*2ELVwC!XKra)>9k`wFL#LC1NW$iUwQE09=b|=v_~0`{34YzP`wv1&$3&j;wOlXJ z!xQV|$?m?9iz;k&D2A>gmW@n?3%h8!>K%z>Gr9q?Vq)ar5cV~r$4EbMESN4q=@THU z1)?4bmKvG`)(u~)Hw<}5%Er~Om6}bc4RY7enFzuS+E*woJPA50cFLqDO&vRS4QCG) zl5vQSy?wF!9BHg#94r5RG;mHz*}K~Z1}E0L8&8@v2_O|XE)-Koo(KK1SpUKM002EF ze;`7`WwA)CC)FNI({=uBx_*AK5zdkC=j(smu303>`F=zc^MTIkAgDxHu{DLLXScCx!<6?^H&E-Js@_T$ zkjGKt&;%!945&@7&+mCSbrN*LqaVuGyh)MJ04kS@tjRYVXthfF2F8aR-B7zK=SN8i zzPG$wHnA>*rvKs85ip#mt$n^Na#B2(hc^P7+Nx0cfjH*po=>&EC##o9U0?G1q}(XM z&h;0%Jl_xvTS?|;5=wukvt9jm)9f^(c!=_U&ZmO>b$V*o=^>o^CLSDaf_vl!3>|t6 zS08{xJ4-$4%|P!NlIE(zMW0_9#3oo}o^9wGVzp&nb=?JcPm?!&J{`HSH%_?F+^KU^ z-opnk;wc4%1({BB{*6Tu+mt#+b2Of@O^E8vBOHX$xqliVHlgKxW|fUPe+o|hg$omO zZsXBvB|iMEPizv=Q8qK_tWL*hDsCuO=Fe*GAu{aT zUG_7d-*)v}=Pz->2Q;X>79{1FxX)Ws_hCs8OADO;t?bsV(FG}f$1Q(UerVUIg1hJM z4U!a8z2wV1jGm6$)xo~*(b&)GF=cUZ*qAP2m77qjq~-FP)wv4=QwFL#p6;bKullr& zI=JGC(D6`+KYw1U(TM4$!sCAgt!zZHM(w9Vbbr*0rrEh9ixcBbau{ZC#Y?|+(;S6S z?*jMxbR%akd$sy$mkt;ZSd(|u0cSJ%>?@c7a2V*6&huCJDGooDe!*C6?!uLauYG~n zCYHQBz6?4c)Yye{tkDC(hCN&z)g+!_{HQ;+KKNaVJY=puB=9Q7l1E-^{he-2p*{A) z^XCY464FF<3jsf7%QMuPt}{=2vF-A&zy9)frfM5HXi!obG`w?)y8Vf_aJhE2)Q~}F zFO^no>g>~ntyND*Xku}3TH&ru-rk(?jRYu)VY5CXtoPoExRh@UBHN4^j;odFtCug+ z>dZ268s*9I{tC^;ikVvc> zpN4E?PIcvjI|sblyw1c;lWlBll*H#XPChVO)$TsWTWLoL zQ>lSfUnlHn_IqWgH4?J84A|2G$0`u8V3%nKoa_G9dLP|i3aBqWN@C+lVu{t5$l~VB zml9zNCnn`j+hJUNTzOwVz4+!aXiVPL|A z2phAwGD<$=G8zS%0~5I@LX`ss1u~aZ;>r`_)|_5s4P;RmvCd?3@>d|4vnly$OmObiwcU(zFAuWL5=&RQI_oSzP zb zNd@xs6;1u(ewE&R33;*&K)%YwW-*4@2TN&p7M#9OhEi)I&JEl%YzftDGeBU ze|^_i}F9W58iw->l-XT z^x27QrF46rjg`BA*ugHvARAjJ5GzxqMXCJg$(3!GFKf-l_h(g;y>-~JGB3d zUWgd`UNXh-sPc!Yta99C`+hUyg=&BOdv^YPL9Qn<90lSNSoFMAv55uHkp7RQ+cEt2 z^5w24_$-P$CsJt*1+JKF^nfk9)!kh|>4pS!g{w989TH-N{xMa{OpsA6=_H zpZp~T>}3ZECmQjrHqikZCW5-&rhD?ceOJ+aj`QTnlNAi5Rt?M__d?~3+~U<>8q(G= zIv+J!jk^td141RWnXXT${*MPM82-R{#>T!{QjID=Xos@AXk`FlL#Bk*588}{%)#8n z)rY+aUTUcej+0isPzL_+c1_`yiBSkf0^I1JoLR@k-V46ehX)BqXIiZ^pyHl4ckV?x z0p@e;-EH8pAY!JfG{5G&8Nxa{+x)NkN+x<}i3ixZn9eS2z;qSMG+W{S$LMJCS{u$K z9+`y+g@!a&rWL}y&1%%-`-Df|mIf#PkM>&o>K};pFY1v+1aDaVl z6&b7P$YL(<(7MtTwA&unf0LCiMw_)wqNyaMB`0NQ%Mt%Qxc>-zS21OFtQZS7L>w8w z3&wV=l8eBatXWgKCfHNfzh0`96wytpBJj9r18k%Pt z8U}V%HSVI%76dMZ)0$Tu*@Q+u!hZDb2y@AD5GwRnx>0Bf20pW=vu5BU#_ zy<$7{38`jdIp3SCZ95i^vV(i~n!J7HmV{(vU}aGCFjJSiiYb=WmYqm{tboX%BCWo4 z;KK^Qw_LGzdCbu_(?VE{>u!!T0PU;Sd)gwr#EpUcyPcX~%~_ne((NM{@iEQQ7wM15 zq|#lwjL*2ior*OIcaCX}EqqsSvby7+H9rnV|B%C3&A8%(>C*$WVvTn@|2mx-3`r07 z-)v8}=}91D;L1Boq@U)8F$H1+-Ex1ujAn7*qL|U%bwTgZ9L$1*yZ2*h69!c-oYS1M zb9U^3{6kz>Dz$-?B8=#L4PwNk5O@Tq|L7QbNgdlkHEP~x#4tzs_O@g-$&M!c%eQY4 z6Yb_RIa6uX(FL`m;bl;scENH^BePUf0&=(IY4Ph9*n7zaR_3`Z?$wbs2i5uINtUKG zfb_-Hj}zv0oY6&E+GLYl25z7QSAF%@tzElFc9BY#+-H96Zr97~LIIqV8vew(_Gq43 zo>H-)T;IN)$VAJWi%hsb3#L7~aYOIL{&?;|jpqr?H+KR~)_a}Nr|G_@^>_=-x@kov z=)6I=u!W%g7Wxaq8lvrUC-=%7dH?G`Az&YN01xOmG(u!tMkJHJTCp~yRt0X>eEnqa)uGGsh4FFz`gzvwUFFwLTS^b# zH+J5H^?Tip?kE}5z~jjJCTqS)ZJmclzJ}k)xsn%iRJRQhYXWUIZQ68fYU&dE{OgWJ zKW4O2^-4!4r+3#dJiRo|Q_D=pKcKzSzRuD8QwojvN7*>|narEx*WQNj815P4F?Qmh z9kcvEErZ>$?cx5F2SLqHf2<=L;~>E?bA|W7pfWwjxINf(dHVKY1o}DEWg|5-8u@pC z@AGJJ0e^^N6{6FX8}H)&@#&Ss^AAT{%L`EGx$Po8gtv+vSBrdvdLuF!HR^=8p;0*U zFoeqOA>OjZ+hSXO$)xr75k6(gkIOmZP(L|7hPK=_K^sYEiN6`JOX2lA{Q~6pqHR4Z+`|&tZq%{46SO7L`?kR z;qWZoZ0>THK~)Oi4p$Zd5XYQVA|e`*?_94p?o%<)lFhuUGIj(Pg)NvzBJbQf`~Gaz zE{}~R6t4Kcg_*XC8T)M&=BL6lZ{N79@ ztme6Vdta)@R<<0YY~0mz=(!cQUt>KW#*+*+Ii!KLZ9mXjiapCKkHv*=VtPi8y}f-2 z5LM9$nPDWAMn;Rc{y$^Ubf0O9A*B?7J&;Ms{b|&R1d#g1Mrde0M1^~fDb)09rq!;P3lQ|mFpwuv#du3~^26k$fGI^OTfU)2}31C8>Ct-NM$NIWpvxGlQK z+v9Q7;q9*NZVNZt2I{mA4paVhwzHF!`$#Dp582gJQ#ddzb5^gN-@kA2PqsgBtStSF zu0nd~71hpe@jB8gWO+d~H)6eY z*rN3ZKB}LcdSLlNhb)zaU!c-hy>xC<&Pg*!%nxv%v&+`!V9B7r0&6}B)Ld-5G_O;V zHE*+WIhdjLdC2tLD4aZR1{zE@U-N2!&BTHb8?()CGp^h+ zuf;B@rM1;zqcU+GRLxmpm*gSI*YehC_%L^|2&~I(OV4dLR^0-oUGl4)9TZskec_;i z4YK~jo0@)Vu^&Ba>B@zJ2THpWKxGJx(74?zJO%&&=3pV4>xs zvX1#W`d#&t^Pkq_PExmy&z;oYr6KR7Uw00?VE$a6Vs2tF?w0qC^}!>{ z2Ti#i|I3xe&FjL;YxIXMuN2GIpB(hl%ho-}ulM<**2&@G2w3%K8!u&JkpJ86`l)mJ z$4wn*mDO`i{*yEpMQgq88%8S|N9~N%3-TEhCJ$Wua)VVqd7exrM4cXkW>fo9zgGb6hv=@x zbf}qu3w%O~O71NTKF9Q?w_qgVJIW6|1rkQ?7Gny^T(;Udp&@RVy>iTIpGJ>-7fl1y zj&xJ}^Y8fPbk*4qDyW#>)3etYdW0W2Qp%O)Y_Npl=Ii-^<{6G9oRNYxY2R~>=AT&a zh=yA-dZ0D&kRzRz)2~Un{PJK)hw31$svXA30FnP*7Zbh{sFI%FcIcLKX3c^LQgwPX z>2vYZzil3z4f0XI>#y8MUsJI`Hgi*i%KHuV6AKBS%+E&VD6#|tUkni3EGI143MeT0 zU6r%+O75+}B~r(OsIgUh@?`A%5&#XU*GO4L!nua(xcaf*qkR_)5AmAy#R3V41P+BK zg4w_YP>XW}yZ)jD4%U83W+MZ-Bc_N)kdxD8nG!871 zC%v?Tm7g6*+o$tQ_TlsYR9V}UK#EO2y7Xt@+w*!nnFXLk=0v1r{u7-#2easz<6Een zh+KauFTQ8;ChdZ5VZU?BdhO)xSE%5#7fC@cZSAHT;Fh#6gpM>Twf5b)BcndO zblX3BS>NR@g1;4T{Vf#gzBS_&7oGkG)PPM-D!xy-M(#k#D|gc(b6_67d{a2s<6G6? z{fd7?Yo2;Nf7T8G3aA4LI16jB7sW|H{4|)Arw0Iz8&^1otzBFYbnPLxtK#f%%SE!n zya>=A`h;!5dS-*=Cgzqq>nns2k60OKzdwOxg1L{F{QXK<05t$0&+=Q@8`pwIFJ$}E zT4VO&e3zl9qx0nCi3Q^Q)hJu0z2=lPbU03pC}@0yOb4yI)7^0%Bgv+FbZFQ0pZp3K zhw7ASInu897#2wP!ykoQ3$i#=Ke>ha1H7>6(PVedLGX?e3Nn)RKZS*bat_7sGQN7* zcF4ajX0>jQdjIL>D^4#vSGHMEQc7Esb5@1fFTLVzzS4!R#I3A*p~=Vn->LK}l1AqT zRW*YpTYX-dUp%kM^wgipr)9b)$j9BW+;z=B7;p1!TVaWt;{slqL{H zO7Xe#9}EM6MCcfk{>HO%i+0)(AU>rnyEw5o(&Acy#8^Y0PUC|m2o@>|msdJ}{ZD~7 zUA21UF0mpJls&Vm7fw2O)cFstEl+X(py{}j$JDR$vQt{?YuMkA<$7>nJeFO_EdfKt2bUgc`+@W0+{)R#ahE{4*N`4=?+%2$c%)jeR)zZ=`_+on7n+wg4f*ZK{!8c*O z3&12->CL9(Zs$h2r++L}(r~LZ)9TPt6Xx#v=otKM|77ZNO_w~v4}f()FAIo4ku&}8 z>6TFQLtT_{%lvsElYHNA-ok}qwJg=O0Px$?g_V{7%sj4@KtDXOxqmPjzJ^5Zn8=!= zTdh;TpDb3oaH~~(rnndYzL+Z zEbT!6Mr5N#kLD771Ejn5qu!uqMXc*2+m}WBMc*etPH*63F{xBY39qY22m%jG{)%qljs4 z4SdUE( z^MC8lp0I_WFyMH@6YW1WT&9jKVcE(j8*i7qhYD=N5F)?zzSDzV4Bql*oS5W(?)(Ny z%aAE0?pO+enA$NVsGlImDQ}=uIkNlA= zC?*VPQ)7x6zqhAuEdR~euKn3RpSq7$REXK5Fl_tZPolQ_|NX>YHZeY@>D;A6m!!ci z`;sf3tlF_^)rh?_6gxjDl=}MPy8GrDAD52}-M{+&9R22`Pm#l}>>Xc^_jz_z0JSgg zu((IiJXp;u07CnFEE3ON`{MVq%(^k|b-abKf2O6pH4EmJr%vLI>F(XPuis#OTia2s zf2cJ{#@6>6I<(lN;MByUU1(IgF4PWgd6rINM9U$|yCr9kYx`iQ?)`kS&+>!XP07P8 z7u)3z_Hh;?YmY(i85*k$46LlG($>~4ST}jJjbAzSR%CC@hkxdrXk&UneY3ZRUY`VJ zAf27c&ka6!XZ2Z~jUP{5uE|R~xj@*RQHL%55nt%X*na(Rn)2SVQ#=)Xc5v^o`cYWr z`1kbjB=aUsh#-q@-Vg53>bjz2&`t~JY7fiGR-f(Hr6X54blAkjw9t0V&r~Cd(H7{M zV%z+|vMBZ%cuk#}4kX&w)2_@O%S*d+^+X$(Al%DE4MBThNSs%3NL-eq85$UPdHJQf zp;?kiG1X(IOgXW2sBOTssr^+n72~@smRRp|_e6W`--;s{_EvF*wgomOA{jx(_DddSe{YWv7+ zkbZD*NtGvAip1kFDC5Y=2wepyFL#2rN@k}{ov4UIbXH&FAB>6`5z-m(+V<1mTQz<{ z|FV<(t*oNr3P0Lp#W_cWR%2SrWjoFo#JVV2uf4~rufPOgM@h&TDGqY`XU$shd4zWbDqq{IV(kN4Kbyly*Ab zH1&(P&iNSa-X~huWjP@+e;+-1l*Lzp(F#WwDNOZz+sj}FgrU1G^G{g7dt2FFJ3^dF zkHkmf;mAy+&4wu!TS@s(%*`uphdN+UG$oO}Wyl5{1LWHhI!R4m)mLg%y3O_9Q{Avm zffd1^*>r8M&n6&Vn~Kl}9?J$naKlz* zH*sMHMJ$&GJ7F=x0MleP62S0N`Dx(H$3V=bB15nD6|1y_)`fGHEG!L`@%l$kS2x^l#Xzp`Cs-|*hA40+hD0y?3(@DEG&*)xbO|&{-#%H>gqZB zwU;c(1NgL~p*Gerew_%rP5eF^(LNn2r+b^jC@+C*_E_V2_ zIy5BY5t2$^p?Q6mFJ8PDD2bWh=u7jP$%?l|mmfWL?CqO3<%ow;O~+RR2L}(<@y_6y zt@7K*vp#u~WIpD!KizV+Bi?TtkR1^ZsTxx(b`z?1xMS>|7Tvfy3T zDfj-h;UsjN!Jh+X^kVizgtd`uFml~x@KHrYrD9T1QC=SQ__oKZ^IsBUhYT4~m++Oz zWuD9RtEK0Mo^Wt%92ps>AlpaHcHUB1}z8Kuxh5Up+5J zRatqUwwFr5poN16hm-w}O8*<*hO>g@&@6)+416G}{Yg5y(#~6;CS9w0uJWIMhE1Ki zbnhRf^dhm-$npxacbmaounV|+{`?_>F)BypDEW(Yj)A78c2r{p!Mve^omMMa;WjiE zH~aW1YJ!09n`XpoyeTMVE_NgFEkmF~EmAGv<3Z`bX^ zU~+aDt=lB+>|1W@b>n`(kM8?TEdQweG3X@ z<>dH>XGX075mfTh%0?Q*ZNB(Ti#3n2=g1!NFJ6V1uuvO>!eYn+(r$2{dHzR^^iB;k zYokk2(NSn56CPQMLiQ(Wp{~I{_^Fiseg9<Nme<^jKXGkva9Pkz$Hj|72>%s-Oj~tx z4@()(Z!}-J^s?6ntETBu))3Fl$ksV3@XNLIEoKbvEgm|+_OTW`Lqs;G?m z`E>hDbXliQPcQvW^s!s9+xj|t70HJxUkH4w;Zf9e>ufoQZl(F)mF*{9Q`5p%~##6EjNEo8nF?G@m2jM`U@8G_#maihSH=btZdF) zQ)6TG_sj)^$WcFY5_$v}H??oDu(V8lJ+$8#*0Q_Gw@|wnhPtd@WftG$K4)g(yg+IH zTvBa%MCZjtH*ea)>Y>~kRd~Gc-n}h+POy48P1n2CPM1C3^)?;#tIEh2BE@}41QOI>7;SZK}}7pUkmQ@6k_M7y$fc*Gqzo^^SVF$5|VJto<-FG#;GY5?}mgf z?bx|<+MV04zJL-qrp#VtR`~3Iy7C08#f#;=OgBjOvrnT=Y195z({55$J>p6`Y-^y_ z`1<*UUaIwT#auuKZ!Ue)df9DfXhKYWq}@DqrRdcctRgS7C>*teJ*&i^yGV&SdY=?fQrf=USLn0EgBqPDl>9zWzk72(T|-~AF(#bU02ng?_9 zA3bVfn8apDo37u99njeaX`9`2OC%sMH^fK!WO#VLzUKZ69|hyHBzo;i7Z;!Qwym=x z;$hM}BV;R%>7cwqbS2Lw!XP{Qc^!LLj&1GJA#xE5HP^)4inb&@%uWBi=`yboM0feR zd3jV55YuPXeVH%!jWYY+3(&{KTT969)CG`|v^3dMH0q@7Sgv`eeW)UNUIoh9EQ25b*Yu%a^-scdX1%G)*TN zaK6{onXbE#Jmpz>Q&STxp^Y0h1pAov0|)H^=`Um843&{1qd91I?X+!_mMwe2^#e`I zre4_lc0~#0bx=si?NS>y#m(=wE1x@4w^)@KC-sk+(bN-j!#Np6WE3FY(ccm}OdaA* zxe0&d#j)H+NxGR*r$3nK*!7cAf-Ko3_0FRFxxC!a6~4_Fmt0=;C@ZF+8v3T9lhvVj z&yCMgs1MiMb$3#^&6+hs*o)Tqr*#I*`4O#uoEIM?MaJRyk<-%*-pvERzPYvA_;+t> zYe^oE-iS&H8@Ryo_tN6x-X`EeM}t{xRDC zF)$lU2dp+d33!{6ot^jP%cHaA@9BFd>c>>ZG^ixnb>05_%O(WJ#-82lsJL#njX=zt z@YgEED+(H0v`dp>8lsk8-SY0mi{UA8CAV+OLuJ`JUj02ysiW#B{okganyIHJDl)Ht z{byK3JjUpx>|cM4dFGg@HbJScG?wxXZf=D?oBirv2h92j6LoKOcD2!p6@G+TGLOkr z{Zzz3C?dx`snp@cz=vL3ml}fuK;$9|6O%NU2DEQ^TkA7pVybaxL_=FWBz?<@OGLn6 z9qqchx-CGWR6x${kPU3JKQs4H+EO>_f3bHSemVF3-|uvq;gmFN8SOzSJCsV3wuTu| zQAlNktWZd$O=x#SMha!mR91^RtkVcZq7n(+&u@O${rKJY-*6p|>v3M^K*#YtKA-n^ zyIbz2si8YdeJC-(i*1xu3%Y$(8)YJ@sH-wtF*|!e@t{uS^2AzBBN@1xV8B1VGL`BIM-z;jJ)&Txj?B3m2*`#pqfRXbSQlFsB zKvli7>czIOu=`Y!sr_Gp*Aw@neWs0uzAW%x-hb1o0|;l(a5g9BRsXo);9J}mYMhbc zkex~<>Tlk@MFIBw!Gqb!7Y8{o-e9J@x#78fu+rf-ZDkbQ*lRDPrW}=+vc$_vd?lzI zNOJ4+s}-#vtIiuRDY)!4Y;rW$hx;!y=&4VJKfZfcV3oiQExCKw-g;fAwY_~VOep}} zK?4SuHLoM-Z$=iuk)PN#<@!xQd00IRzFwg0K#7?kVWR^NF$bs^&@A~YXgBY&L{#*o zuZ5c*Q`VesqwVjue=&-Vio*0hl}JGkC#}DaW(Vo{xw(f;?)?zL?rvonNyQC;oh1I% z;`r<8HZzR?OXLNRS98Q7UVJbip&&nB@8@jZr=I&alim(4E(2*=DOCsq%a$y`ww)EN zuCA_+&Z^sPW@S9w!bob5} z>vZqko4rW2lqZdijcQrzrX0@8^M|)W$FlREAsBktg^WMPlkVBGXCQ6t{`Tkt2WEH` zz5a6i`0*9q-Y~Cd9eM`_wsD*h+d6tq9#{M;t&Nb&1f8flg+HAHMH8LeU_WK(1MZ?& zEPnJz*eNDtX?%#2_e(BH-tolIyTLihntg+P(OJVZsj8|1>SEObF)Y&U4E;0<;(2oc z0SMerW@KdSeNiTIw6Q4#@nCUsU)ECbrXwRq{D`$*u;9h>=g(n25!tvBNG%v=Oo*3K z>z%i0a@ho9V`JKEBtoNul+9+%x?fx@?Y+>$!^6{4@TNwVOTg0gEHnC~epUCq5E5jC zkRU29F3ve~hD^+BPiQF5ig#2S^!ds#%?LO<^bALiti*(XAIE56>dd23ohhipLCB+{ z-B+xjQ?W`LqLF@N|?S+PTYQ(Y$rkjZ~uxw918O$2+}Kd&v4z)t^pJ)A_N^q+s&^2p$S z|F(aq8~^h<>MsO||Gcud-~5kjtb~Ne5FXoq{>$_a0@CoGmrJ+*{;2IgxN%7AF&L{;K?G=(u zB7Lr=@FTpvy%#SoXS7N-_GiNklFI0>0&-IAhq9bpr0I z6A*dm5T5Nt3|4mR+=;!1`G$Npj8W3kq`Zkst}&c(W9exi6}0izB?1S?+WKl*H#&9n zYZG^-q95i>(}C61VO;o}%!Z}Mozp>9kCEx~Axj;rpFAnNbxZVeR1Ns0k2p8PegXgv z_0*iQ6JR^^if{VK4H>$hf?V*OfEK_4F`)MkbztW+lN+cpEn0p2|3 z34KM;k6~I%IO7?%(XFm-i!ipaiKtL5Aq6v7-L-S))D6wMRok8JKYVzKnj10dC#nVj z__RT@B(n-m>irtuQ$iy85IZ=wT;or5`1-DvDm=$%=%7K9y~Vn~fz=~RD=R^=n`xNe zG^aXVKXuFH)WW~K!@;y)R?PsSa1WYQm7kvvwmC&j%{*y#u*tfnx4qle_|qmj6q*LS zyFWx+yAYT&GWi^ZiOMUz+sRb;fEccn8BdQ4$f8!oigBV+2&V)gS$IUm@Wl&3Rbu9t z+Nx`5#f)e~_pNG|-k$z8FzIAzEYX?R3LnBH1OwW z_QTHftrkkz$pPFlZ7BV18O{KSi!8Jzz)Nar@R7zsx z6Ee@AUk8sCx1^_tzcz2aETjMQ@}>*4!?0nQ-}?5M9d-Me;KyIQRVX*?heC9Opf?%$ z-BY`*)z#Is!~*_v{AJbUrtK z%bnj765`3shWipVCb0<+nlokh{-12GSKL;Jg1!3miJh~Hu9SbA#y-W1lVs9Xf79d0 zmUWb514px}x1{6)a{%-Hf}8`Wk8xD|$9bL}RpQrN1RgtJtF^y^xj$f!);%=rng5LS zLgXrJ*W!@{5rini<+^vyS^Je9g~8_??I2}G_J$Cr7)hn)_Kj}fkEZ0md*@F0%5x|+ zu^7F$w&C!`3yQk+mvKe4R+{I4!K8%30gzt$-8FO9*S&p9V^3sr!QkZubl#^=FCIOr zz;Oa$88>d6l9E8u;iG*_OvMDH{>e8QKQ8y9v#0W`c)Y;WL-GFn^yx&MQ`Acy4bais zG993EJ}g{LM?X^yMCvT!h)qn)&h1MoVJT$l`BRyhre)O$gbWS>82kaZ^OAf8gJ`P1 zWn?lc<54oyJX;wA0S{*UVI~Fi!h;3{G6oR9l3!4DfM`C`&I;=$6*t$s&QZCH_rsGX zZJ@Lo-sA+ZG{_+jp?9Ij#wv2-k7iXJ;nhg@w0`}1OL+z_C`|R)u?pWKq1*JCXFe_O zQu?%O%2#AK+viH`@%F6P` zuB3?uZd_J7Mo-V50V(soxt;fsIc{qXFfeQ$wKX@%hGzN)XDdi8S+-2bQ+!PV zsJ80mwyI4ww6N3gtHM97)?_2vIj-uhp>NYuQp)Mm$zB@*15wi)xb%g%AefM1D#6JY z(Cu8A?wt|iG=BbkDmOQ3LUX$V{p_^%pLVxrO?cI~)*GJ4$H@np(Pjfzph1w<{K$oA zoklYZw6z9{iS!bnHB6dn&JWote*UoK<=o_UOfk1bg^6jHOrlN&UzX<=F9 zH#&PLm)w9!ZDUQOjL0}J_tS=2jAV{cI`si8hU^7brq-8B_wAdM<$-$OL`H^ki~M*d zeX5fLAXR9&v3g8ae1=gzj{uhOXGYft*8i&VtbLun!Uv2+=$#2G?DeG-Np6kM; zdh>h{@!fN>Cyl;eU$yI;`Mvx0#ScB1m-m(FO@8y5wifSY%a-Bh#EinXhtrTx%lCa3 zvcRM3Luu@eia7HP2tQBhs!Ut$0n-q?L;CBAg$u{f%rm}qxceo^pDk6Y>N*F2c| z3{1a<;HJ?VrkB*ff!NqhHVahJ9y11cY%O@``YA)b!LTQgtr+7C=w{om)7F2XLFYOE z&w>&IkH3EI3Iqpdzc}}F5!7UGCQYlTc8mY_lcAe5H#d*-f?*;pBQxrmwrVm!CUG2@ z#`5&8+~{fkbu!=n(bHYw{g7C}^}^C(XWBh%8P%*pca0i5wuvEAg)a~@LOgadg$C@| z2{K7SP@h`RzM5|uS5Cz~S=KznrOpnUm@Qr;y5%5xv$}Cy$O43g1hcnyKp9+PE+K!I5 z-=ATG+bzj-enKIoZSiUy83QROBF+VVs&@56%BtDRv@((wEg#gg=N^6mi7r}n4c4XZ zhUFGYmLI&k^&V*ddq1U0**IasOe~X?mAi#;8`D&?;3-4*t4^^J&UVbDsbEMGTPQ`a z$(f%n#&Za#ZHy5oxLnzMNhDJBu4ER<9ynRu6FS=Uu|J@{#Kp&(JywS5GwGu`L&bur z>K?_LdJ_N)1?XqX&K{DIbS7?D^KzE-D39^ZL3*uL(pmzO*Da8OIM15uh2`4U><7uq z7v^|5&A@-0;l?(X`|q061BS17esQAR+gYA7^GFVGh@)N512u#Gt0;H9#ZuBPcCz&^ zC+42@c~+eJWINa|T=Y@;W&19mS<#q(G48C|`0=s7Zcf~1?c{VPD#-`torXTNutR63 za3smlbv}AE9fgB{*h@^m0Z%Ggl*Nn(K9SAMqeLx0=tWujn0Zt=?-)4nY`{RMP9&Rn zFZCBA$_bt2F}(j$vAE#X%=9_6^lk{nWu@bH6XfnCPL6f?R99D=W0BHzk=b6~L)r<6 ziJOpUri%rN%SNja@|1*&#Ut{ikEgdIq;qy2;4NFSVu4nibV_Ff2&iVyvQ7S+hFu+} zA(AQq{8hVB;51maH5d6ne7D@ANPUwK9)8s~d*{yVdrs2DK%fzF-whVN{9bVgAR__+)(4)lP-~U79F=dMf8do-mX775u zyQ6X)(orEMyrCm7ObS1nMP!AAFz4w*Vmx)MO8YrtH?4_)m~%MWf3}WQQrcN_Kr`v| zqUC2e&f3}ca1eDDnR!6@NS=m^E~B(H zaN7i4OIyfn^G6J}7&6@FRPmUJ(Y^rzS}$Y^X#9BPG~aDB-UBM&x5?{f$D#kn&q07f zw{*s`H;z;Eb&he+XQsL7iHY+BJzL)LLchD+HGB7V6{dh=?={iKe8P1ydhq^jW3tbE z{rox8;h3Cg6_a=Bn~ZUEFin(+jJ1^7zjq&@tLsP1sAvR5(7>Ic@5rp1MBMl+Bl)Rg zF@y|iYti(MW&%+5Pexr?+Mbk@l#mcJM#{)FfFhE1KRe)XogH_meN(UVrB+{gbJXfb zzs^axm9iIY-jTYX1wx13qvI+pmXVQpxOtuWyPBG`_YxR*Ud_3l5VCV;Z(4)$$B##A zX{9?t2b$UXMddngHa_wSK|Mo`vb`Doo2H7&QAhTFs*KngnV6{W^K?R;+6t~5u~@~Y zkE9|kB{x~u4y+)%YAC(jHG87poHTdk^-~W2SkW)3^V_#?bJqISi}l2fT;_*bzVa5o z8icg_HL2Rdg^uVL%g5q8eFVu0>!zaz_nA3x;5e=aI=zREoAAK%T@r+oj^%}>l+&lb zz~UCw0R5!;pO>WrzM0d1t`~9ldt*({yp4S2IzAsW9f|WTG;m@yC|G=5q4itcT_%;7 zxgGVTmWB(FnjQJ$RN&VuCqa@bx(NvOQEjF=h4utSdBv_H1^^&+-}e6brO9@ce6>*n zLPkIYqN^!$6ei2H>sHfaiyP_DsN0G(Ct&OMiZsN9ONzl!aXC};#vvBL^uFvsD6)UT zTIth)dvh8BQ9=%@-TrqM76Hy?isS7-Ih^+1`p*N&`;+JPf)407h}P`1nQ^1*HU;{e zxGawhZLb(;-DB?sf+M*X6qlDDsJ(ka=<8!*ij^m9`~Lgag)3L4ze?7X6+SF$zMu?Qslqb}z<6n>HRbWfX(M<np*5+_GmSJ^RAN zi$@wCsoU6beuw`#zhe@`cVB-26NnnzYb{5EZMN^<-|@THC-!D$e0==Hk&y?fL>L^F zIdaFte%+DB94Wmkw1dbQt2&>?noE375-P`d6a)Fal3Zx%nL^QBOf8XKw@qQ`gTr(O z4yP}j9%aJ5_tcO+GNVV08l|AHMdVn}uc_kCLzyuldZ>g%>dX52d+$nGpX5Q&udB=X zwa9$->5YsVk{He>h*Y=At* z(zWDWQ`+V26)l&S+7@j-!z~Rt6~)(}JHy9E%Z`8@tur!WH=#_HrpB{GZ^QmlvJ3B_ z)G;K{(NS37Z290W;8OhMUjMq$ywF*s#5{-}JF{k2G-y_;nToRV%+TYR4Bi<_pP&73 zagmn8wgD;8maA8PfqKX*e&F3h6U(1Hn-_YxvbE!WxOUu+r3)vmiMMVL#d0F;7n=72 zb1;keY}?PWycom~3jFP~ZvFZl5DHDlwDfeHdS4a3=yOy!=9()jG6jqLv=4T#L6KWP zn5Esf#y?-yF>%e?cpWLE!j5*;w%KS3cohY8ZU?;|T;Jkj68GPU=$wWTq!QBh;+Yck$;?sSb~UWIphWI1>-6>&mLkSQ*Y4bcEJ45Sam>kgggq^U zptJU_&pv>5UtUN%+$KY0j)d z=_@4_9v*&*#+YiDTA3t6T z10nZ-BsBwGYcAHMO~}QV^+Wc%!z|4*2LK+GYKq%|*ki9kgJ2%@(1mHGNGf zSNx*!!J|ix{l@O)W<(uZ5>iV18LN3A#^aKAK0pyB+lmt=#JNOwRM4k^qIcJ)BDA1Z z%5|0F{RDeDoHU0jx0hgkHj5$n&!{BGrc?w1>NDC9uI5?919NkdcbvcJfp+kXPH5JI z$&-&jE3ULLRmFe`m5!QPsOYc#g->$a_n;xuNXdM;>0Yo&`_jK8j+XuD_q&$AT~7W0 zebhOuojjo|~`=vIM^!pdoo#S#7rS}?XAVuEtI=BenXRE?)w7S|3Ma%o<>S$Z3+a2QPogQUPEN86_^mxN;F)%3+ zd&CSoVM~u-PsNR;?dLY+dQ)ecgbl{&%+vYpK1^4_MS>RJcCCffO?+ms>QpRvLy3`V zw-t7m1vogJi~g)?UB}+D)*8gtUDm7O(&ot7x{Z z@>(ZEXAikQRZZ@S>PS%?#7CaLqhT)qzstfxCOJ(cdG}ZEj3o|sUhZbEW!Bq$()z|x z<(p$e?VOwh6D&qww#Oie0YX~@I&9u7@Cp?NzNeltsYUA;P@ zWOrRa$2%YVKkpnv6QC?1@H*;K`;Q<0m=#~8+88@{@}4>yfF-P_c&83xY60{^g;*=i z>6Pr+6L`wX)ty<)YUNGpK?DR&KlymqBzYa&UTPy@0u?Q9MpyuF?zMjP>eD*?=%4Yq zY^S57{$1vEiVsH<$P+d%&A)tkGl)DB)Y-0qC{st7L@VHa%|o!9_=A=s54wjM}ob%{4bbn#)RkUH~wN-}i1c!=hA31q)8!;VVaXB}H*(X2iNO<`4K%r3r zXv|Si`safr1zB4Q|6oSfQunm1#PqyEiH6C5$_#Pvy@`p0`| zEwHSTbG4~@RQNH=1rYNrZmZ&y72UVtdGGn+@}^~fk9fVh8KU7_%6IVW@+Q|$ z&NiJoBF>>dle3-f&OeYxRmqPnensg^myzo*Y0@OO3@N@tvFhm2``w3J8sR%w@|N$v z9F@gy^g=IR{>|r(_u|&Ly11yFJgxf-?l6NEr-69erwKX(9}d!r6)P-V6{WfpA&a`sO`l4c@(b`&>?l?Zox<_2Zdz3re1@qy_@dH{jh- zb&oij)Fhmb+&rd(wCfWX&l+v&bb!m(i$ypzGa>_S5p~@0qu-qVRAYa-lcS69F%x!r z(d(8yqS07OnDKqE;Vy>NqzKErEA788R1Kv;)${{&j`^DO{P}b0nc}@OO^A7xb_GsK z+sp(}6V>-WJ$t5PKf_+yqtmUscZH=FjRSv>-E#XZBOlv-d@Slr!#0KW1e8*;|tliP0UtD^d**nPL8s*2a$1TYXQX$Y}J3MD{?q6r0?lScV za$a-y+ao8ZuQ}Gb@i!Ipo2gHEzwud2oQCx4H}YFwy~o58D=VvbFRU&xCL2{d$sJR^ zmeEu2)*C1-J;LUQ^!oPS`X%FJqGyoqz^9yBCVg&dLiw`oRZeo}j^Rh^pM1HWcAnDT zuAX#6AXGlN--|EyW546fe^!S5nf`LEX+et~JXq#6hRrqTrqr}YI8)4g7IKdR8QM~)~i;hlmwzOoh#=9+^!{LL{;GEHAl~pCbWmJ6thQpLgmU&2?_&o%t;pNqCw*4f7 zX{v>h2qkXKlQRXF?=4%Oau|>dY75g?8F`70cRbNh;2-LiF`Iyk5bs4IdP*?lqTHFl zGNRr4_xCBedz3qUX4n|3WB~Q;G!Bd=U!v@@?9Fd!Z+$n+ednmj>7MR8=I&qCmy0ou z4GZaF03My}#z(WLN`#>8d5T&UMNG&K=Ay-5O6#T!wcAc7&R|~f@`Is~eAu~jw{Ga4 z*Mm6HcsADA>7!Tw&b7A8qhJAGo?LQZwETIYy?E1IAUZxY<#gf$x6m^@GV)bT4I=>6 z+8?7K7T}jaBxq`Ej1yDr3M!&xA3fcV=EqN+5_Tn0Z%|ZBYFpOE6x^A3p*g0y239nM z###9M9*l4$2djpE;6LkY5`cC42XdE*NGN5f!Do_;#;!F|ZP!%c<1arXy`M26v#? z0tQTC+nZ*vXwgd|gUi_!1N!&B<7?ivk`K@KD7cu%^xM^A8xLd`eA#b4B@hXs&G_Xc zbkg3Z4ylL_Vg$VL+krIU8KwXH&W0%~OG_DDA2=RP z^A}Q#OAeefLvKaZXL8Cy&sDHvR4*4fQEOMtSV!q8Y#~~{d@{jV|0}M!0bf zd6b`CTxkb0IzQKK(V}aYg1+W1y0P==)45_bz)h%84w#3QYX94jsz)C(?;{~GP(wjM zVZ?}6bTb;>f?nXm2f<3jCr1;lU zFB`hR2M-!>T}jQ}M2n7}2|rO*e#>n^u?Zqf&!L>&l?Yagqa|cFqi0a08z^Ul>wFIY zkPOR>eaSeTMRvkACFCT$xTEskj`sGLw0;H;5cE{}zQOM0JzUu86ESHmRc-piImcBP z@Y0i)U4B6$nRBrZ;IiP0{OOC(xHX&D#D7|@*DB19V_x?NHgqTi=k@XeX|}YBr~HEe z7d5y~HpT9Sb?a8W*!ci_>&rC3$x};fmW4$dKbZchdTewuZ7Wh~_w*Yo=Sfs)XZ{y! z?0Qb$ER{c`vGs+w%y4#s*P-xi$vGfv0ZKj#thkm_8KtQ^4oJyw&6hWAf$$U zcC~(ay=(jSzsp1FxaGpJXxPoSly>jb-2}Z4U}n*|<6+8)Q=U*Eb90o9*SYDVvLI(_ zv};lhz2QA7)}PJH^bo3nKsRATtTuZ;wY3ua#+EEGE$v|-1?J7+$6qP8Du$4m&l(ZG zlslzFDMGWk<^o`WwnfgNQiBISWw;SKOt1N}W77)_iqnaA1qSs!N9HKJIjU&J+S@JK zU|zr}30pqRQy{hgZs@!X7V4aG#;s&5DsIsvsgTo_>Vwc47@kq?Y*57}i@-nuAUfMZ zhJ$!z_cURF6}>_RmyMMUv7&2SHo7zZjFlk;dSk{+*wCB_<*-U~rif7CtaRG9f=dZ! zg;lc_w>R6*Qjof%e{gh{jtJnpOJ5kYy{^o59j~Erobi)+|K*4&=+R>>HUM2e8cH>N z0aFU4rN(S-MRF7G6@4Zkx+W8D{@~iTV;p^WQ)lw>+&%woXn2r&P4NQH0_WN^=DTG( zm3pHlhNXf6c<%ni+Fv%G_ zTvN4o?+ayU5=u$sbTSX#Eq~JpHcK`EfLJkP7+@8-|L@&v;nr30;h~X-V~ps=+YW^h!jwS3FA*knh58`SwvX8X*R&TAjsJd+0)EAAw0Y9rp$7> zy@7|u2Z-ty(sjTjzf5wO#de;8#ib)V8Ge9^@;s=Y`ghr6<+g0uH^ILjbYEDRd%g8z z@y$)sJZ@e4U(Y9v+VGt~3n=h2(<%pGoZlMbMfBmq=d8VB1b=TZ|Be6*@u7*6O%iSX z@OXAg(;Z|xmhTRIZr!N0?B6>*OR`+IDLDP}{n1iRrLLZydlp>TgRIw_t`J_(4%#`C zn*jjQQ%*x+$XYGEsYit66PzBVi|kFdXf3>;y0v22?4q6>DZIQejHY$7=Z$V`<4 z<%vL?8Z@Y+Y+}DpeXNCUeLkpzt1!@U_xaAjyg?x`=H9A{7_AO2jBK#eY*TmiBJ>FM zq$nMWD}>-qeMxf6*=x(OA|jr|3Y}Vy$;oBPF+acD)I_8x&D=lG4#sf;@knv#SL^{Y z#S*!HfV)nItyS#(Sw$)liqD!<-@accMd)WCSuAsR$LR$Y)VsHDW57Z(ivAGV^w2;N zyg*tEhWyj3^x>($roX-kw}%mW;5RLviJF=khZN@-UMRVMa|oO~T96_Bdi!=dXPK#{ z7i&dK9%R#AN+@(t!n~DaB!dl;ZVx$?0s^w-wyL`N>o4m}w;<-2?%t8Y`K7|kV~FLr z|0~as_^)!~&r{*A|CPS{SJ3n4F#K1h^nWkK|0h#QIaVk9r|Ek^E&v@uhrzzzw|B37 z|NU>_X)J?#+j<4a+y&ZXCzl6whtf`DFoUCF$(ReG;LZt z1M7-L!aDWU9IY7_|Ln`OU4Z;vkdUCA5O$$D9D@>FLffLXb+!DUL2Z~I+a_VY$!o;U zV^Kj#YBk$CNj#iyNFW;w^?|lKdF5*$n5^Elq+b5F5~nh|mhwAyGN}sDQm7&aHfZfdUvE!O5jpIAFgah!o96Rx+Xs}? zWw)F|_}47rvT1g9Dex0zZSNFqbK{$B0DVN?eJyClZM>(jof6`K2R=ha3pAaaobWCj zf$ZAA21C6g0Z#?-cv?H33+ce8{joh6q%sf}D3|0?ey?xHfoJsNnTu3D{W@j)J2ZRyl0H(|)c2Y&l67^X&Ze zEShrE#p~<*;#*)~y?XUh+x(P58+^ii1ZlWuuU^N| zAv3iB@iR%texNmSBejNqdt*xsQ@YWL6#Y=>D5hj`gM^2cq4tOmq>{UA}mosT~ zv0KP=(o=P0EJ#-kF^LB|exk{%x;nTaGu5D0b8T&#f&Fu6CUa02enVlJ4F*%7W@W|6r>j8{$gRY3>q#w?W|X&7Z{-0 z-fs4$d>+LdcGH*6(?i-TH+uf@yAp7GD4)$Ix6hMgl0}$ffS53M!^rO20$igd`Hs-& zMn86v{7TTs58B>cEh;wl9FC|+n>Y`%D^C;ZdJBUU-K$(jP(?a0haue!q;As1@&wdN zUY)0>5=aYS!%LM+j2~OADLnjRBbpCi-<;Gjd)qhGrFSmsKzp1lMY9w;gknK|7M=VpayK+5CoiItj{P z+E!~7VVntOq$s)nM=#7F%5GcwgNFtXF@@+8+C6 zTZ@hCXkf$>Rf%VqDbu3!Lv62XG-3o35%yB9=HGwEfPR2*J^@|fB^Jxc%0e>Jn>zKk z5Du|`_N|dD*LVil`B-FE2(Lfpv(Pm%7k@6W(do7hxXZZE;jUQH&wmG8sd-=t zoy($xy`^|!)WG_0+}+ondu~xVoG)12;qcGS5)!WtP2D7}sEDfZo?E1>${9=;w-+V` z!*%N?IHH|!KC`oB#s$(KJdBH-=%$DJ3xlwbNiTEi|E0wlRd=9eO9Y+5s*4-(0!@~G zbZpLkF_6Nf)ZgmY;;%FsPAWNA_&Rvku49u_tpD;4933s@&o_%u|1{-`BohhC2lKgu zL{25C?p1-fCl8+JJF2{Ii$H?-a_AE{>wzBt`wG!GrLelw*(B-Nz%mE`1<#RGv0H5V zroZKTeg+RBr9^#{MW9X<1po@wAc6fYI|VUkMnp)45EzSFiQ^c zI{MYeYD%=}ERFtB-2OD}N zNe&>Twzjf)dOfk7Z@i+bq0fTHqI{fbueFPjp=E84bV%E1Eg|93Q;0qOGQ);7ynJ~Y z5W%5aV|$O_>tqhQ5`1_GUWJ$4E&<$FVf2`u*-Iog!U*YSG`K9WDOdqvHl%jx7e!9W4afR9MeRW&@I}P1`zy z>HRzs^gAL`olX+E&chSKS?--!v1??Pu3aO~4rb$wAXeaKn`**RQF)Qlz695Vci=8j z@`8!TPM;8015`cVg0!s$KT?QpH24eilZ)H=Dq}BRya+JEgWclyCaf4R>|YA6)axWF zd@~Q0Og$XLfMHCzyFR;QZvbGY@ldHUIgv>XA`f?n!Tge1a! zqSXFp;3-fFOoN5=#~?{&R~$=ZHiLs!G}4|^zgft?WPymOV$F-;f)S|w;mAnC1mhD* zOt+_D?C!N5TZWpzzZl173U&?>6~>HZ5E}_%M}SPs*&KGw5Ef5+4KM$lWKX6dbtuUK zc@}>#bqAQDU^^hmlBdR|ceBIvt;-V$m^e|TX_dXZ{P$I0AqdNc^^S-MN@`NKPMI== zIs1fvdSf*|BJG*kptFYVX>a*t<&~AtIb}65M4raCux%$+63KD_A0F*1Fp!*y5&d#- zh|C&jYX_3g@wpJWMA$nW?vHWNC_R5vkXouHHrp6%LV30=L0A(t4B%l)i$HLht_eqs zfeRJE#NorYp502JoVqKiBx1V4gf(w_iB54HD_SRLu#L@B6V_C;s!m^>6X_Z0lS?LZ zyOc#!kW}mICt4iISuqA$*ld@bv-fq5LjVSaJTwOFu|>0Qm)^qXXf)LCn)t(N%f*dY zS-9XS?dtp^^_i@|*s%38PSncE$e8mx*bx{Qis$q!A$|J|a55e{W{lu(ls7jlNRcvs zi}_uXS|;LyJ8j)klajzbKWI%zhuG$wd^c0=>BaR25+qYUT`4-jI|qh3P7RdSed4UG zl&DV_T$lw@ehmgRt6I)LnzhJgY8np~+LlK!0wsnFB->Q^xK}T1Cd{G!O;+@Mu~2u~ zv?Bppkrb>z zj_{pa2Z0jC4WU;lDgeoiEeLz`4maoH4%7&COQ~aQVxmMvq^ykH3qln!Qz=*13k3x& z1Q@0j98l?7=si?rB-J-pR8}&--`sj-td0&wxdj#Op$7g)sWMoBJpg! zg2B&>XLgDT3e)xX7qeQS8syS6xWc_#LJfaTr>)a-Z&p@Ddsg41Vl_IqC!1*z9h1=@ zBV%LY63y4`j=eKIJ8vTpvm4{d^XHejIw0nYsz01T=*G87%54+=@8kkxE;N=f4Z-|) z`T`06*KFyw?U>gjFHjDDp4?;GcdQ_5D}DH7?(Vl%`w8;?Tf;Vj%D&Rh{#H?18b5ih z4;o@TX9c330adp2^^~C(mSDN!;*zx^DPJA^J5thH)$GXAdi)8uQoltE7}UH(!(ujW z+LZ720SRTn!&|q4U*8bCKaEDC)0eX=f!7vp!oX7gNf4ohtmC=BUl<`?8OK*fuL$0n z8$0LJxpOZdezz)C*qxy>oiJ5465(LR=Icn=g8eS(2mKbDp634ZNM+jMAE2ophmfOU zH`D`9su{0fTv`#83?kg-K&B!FXXtl1h@adNN>%1WPiKrs+sP*{DZ%*iTGWZWoE(?S z8`twK$~=&W&U$VU9b{*{%$&t0CNaCN?$B*5c#14+N$nXpV6R-YH*NaGao6>#@Sp{b zY?-l1y8AXK8dT%$=#IU7UtqF;qAm0k+!WD`iIXQ=l*(pvKkeFv=`7iO@yFYd+i@$I@g^T1DeQvPvebRxld4mKw;s{~TLj zW~E!AW5-Hr{vP8W@s-^j>RzH{ZdGEj?X(RM4^O;F)Lz`Ru+Y#vYZinCQJPFhDQ|{k zVs~R?_hd%*Opur4x4@QS$d&uJtg*S7c<8XyEvjIbf`v=GG4nYd`?r}cf~yxeHMDul zXX$BaHp($BuC6^hcQPB9dQTFSUWjND#9@vrW6Dt*jDQXVQegj~-fqGM1GkJ1Lvd>@ z+cn!lu^~+@U)9#mPSpAX`!dn6F8##4%_!lQ{QMw)oPiM$4#bdqIbmkwifc3$*Z8>PhZ*=;Z~*GiR26^0YXH z$&*k*eK8Qs3XeLUVoTnZNxrLA(I$|<6boOM$nGo9%|lVD7P4c=*Q2S(8o01I3mj~1 zeHp3RCcQ84uY2{4qb3+}ueE>+_j+p5>eZ`LH~o5Z{+fq@!B!qm{qGF?8ljMAlzYL8 zo3Q!kx{#PhSe&lK7NF&)T$gI}03xH%dEIFzS+yuoN@|1YnV?J7R-JxL()1W4&`yb6 zsnS%`aC}?>tHgK3YtX)S=$9abJhd|q|0HIN~$=NyC~R**fs}`eY5iBEoncMhp`(w(70K9Zhn zS63~j)ns(Td%yQZOho1Vn9Q7M(N7(0U8$qQumGUPIq@eEoA1Zh`O>k@0)@_Jj2LfI zuM%pS1^K@2v@_r-PUly>w4+5khPyT1*lqr}WKB9?A&i>lO){LQ(11yt=^U(3y zFb(GBr9T_i0${=P;^?nSYy2p}c-J<{6GQa~;|%&*#_?qct59>3O6~3kio8}z)_qeX zH%6bHtp@fbPK>~sk9zL_Vt&=3m*)*e9R4*X)8og2FuKX$JC!GPTsgJD|IAu=(pE}QIprThYwdF z03Z(G+A*v=sdE-WYXeQ0X8}#LZxDqbMW^duj8oXn9El|@m>yJ1XOD|E|!gxdFv%`GiIK0f&Z)G9N+m`;j%1(M#3+|N)uz%QOEKO8b` z^Pzyuk z!hderz6}%=uM7pK`i;GLvLeX_4#BE5YYv=V7RluG;e8LtkWAgr{n<{0{s^FR)Qi>5 z{P{ztZj7_fJb6+O`P(LOm7%_&d0b%I$~3%US?vstD73lE8az>u{SNL!!(E@pAQcv-mVa-_waF`|R$NiSkEeNF zRN?FV3l}W((YV|(kN)tTLA7+2c(EUuIMsk>HGe*Ix)`l_S;tChmxJ(h(2-M9jgm^a z&5^n%(8#tOt$0?*eYNyDgCf~>5M>8ayY#8(07Qe5p;AYd%uvBnXo7A2;I>aI2d`a) zpFUeew7?@Qn}6MRRcLrlp-MF6B`cS~6xE)OhwMm($e*^Vx~S%o{SY5X_`mm3 z1*|7|)&wXTdV!y7`cS~PQgLCyY-`jj*`wbl==I6omWjr*q;@1FEdrM?+OFoYzZ9KO z`hfD#s{5|nTly;kMi+x!8h;DNBZ*+J;FiJskHnkRfK;VcxrB>{`eZIkpJQ$9mW%w;?MQDqs@C*NY zm6XL#Hp03*SW#70mc!t?WCk1N zw!RN0gD$&b{ZToW{({!3{I}M{OP9==#F;!^;|qQpsDs^xS%7lbrCajD#Z6%}P1n9O zQqq@CE#ntq|FC92VnU2!_v@HJVs|e-yy56sP-a8JPO;Vy+02HhuxCRY8L-_jFfdT7 zHf!6qPGY+&5P9$U^(a3nRFLND&b%^h`DXhyUp2GU8NzbdO1(%Z7TKVl-fuLDV|%bp zSmU(q{97Mky?GU~sW$ z;@cBXX;R*NSrOss<|dHEKDK+q6CPVKcKyriU1F9)ap9gDT@uiH-}Tl4J0){s2d=v_ zOF9LtP@#9-%a;bf_Fpyv4se=!t$26BA$rozc8lxE+5ioM&nkZPcug;;?f(R$+fUlz zWC#1^>+lcGoLknu1IUhuZPe!ao&**<?AAWr!>Fw?k)e+j}R%`loUX3ww zSS)mt;0^gK4JkR?W0d907pU&72bJIV5e5^t!bV7S&uoi9{}Cx}q#Vipf~C^I*CQzb zlC>T^Dlbpbx;nZrsxc6aOJU#W>3<%pN7E+InW)@hVerQkN-iHFbFfE&D)LRE)!%y{ zTv<<)I4Z%As){fIJ zzt&8DU(wIlBjZkK3~=)=qF_Y~&~8QAx7@->cDQ~;o^TJ{wTEw=1~hS6&|w$7C3nK1 zaD+bV8>z6H65Xz++04tQoT!jIOYCp07i5{?0cui^bye&8<)O=n87nfSXYdFr1$ao6 z0}r@cRTXEy4hG)o6dIa6e%Je7TlKMwqAfF+DcIB5DLH4);x?uwvR06K__l8xTUw$E zUb&`-9#|Q)HKt$c`{p{}4<<9#p({M(>Ak$%qINuZ_u%0822LsWkBYN~(t6q5IDXJp{slH?KwGgbSv+89U6y}+ zk*+wfM1WI<4V&%V`s!BCvZP$B1uVOjqRvk&=r`BeS}L!Gm?X-0=xezbnAPt4m6`i2 z68kgv;QoAs)RXBz3oVFP{591o37Vo0SU7H~q!{XvU^QsE*dGmu2q{Ym-Eu0q6;zONNaYGbY^LZQ;V{iESD( zk^uN-YJ!c?*HPL5AR}qBZY6)(QL=5)6PFZGrBx}eAUsc#@R2CPyY!T!rx6tRb-f*+ z^)iDR27U?y+I&Mjc?6BBSuo?Qet{>(d%taFZHtETLG=X?GU4)EAs~lk4D{NL=3q$Q7|>_OC2qq{G^U2zZb|N#-&@gT^xBDoWlW~uwuR=81&=}7RN28-<{kKl3FY~PP%O(Om+`KepgnJGhRP}?X zg|?24Z$EqpYL)pi!*pu7v8;q0jEWAx2ji zrvDw_q`Ul)V1Jxy2!=d4WPd=yI~o(GAKcLNS##jJUkMKGBKiy=lgUBqb$nl}V{e}s z%g7JE4$)`21c185eRA6ld1>Vps8U~us?F;5DXfLpieu1Eehwpf7-g2vo^0Ji{>B9B zVPT;%N{BXx+;U@PySL`Qudlb7Cz^*1HiYU=De7Su1~S%$@NXJ;B5GWUPod?Wmi;TJ zP4nj-V|V7SX_hEpW0!N9%Y}Yc!c7LDngjTm;Acc}zBKj6 zh>X22;TprA;dzRB+Qn1#!(G~Ny7$_!JHhSsgb(2bxeE$vlZhovhI3o<&?O3V|CXoy zU2=Q4dnN2mB&<~x&Gj|7*A4Qu@5L5QNQEK7K-KH-pIsQAH->4kOBKcyROq(DNz{O- z6yo^kOhsP8oHGO^#hdFt1;p%7EkPrfi>%o{df>`oU!HdZ${sOI0MR-h-o zEpBT7Tb!vFox|K83-n$zAHIG_;l9aOS9%P9F7w?iT|oBLbDoxrRkuyr%AMYdKoc z+V9DvyB zqo54}Ws&G~^ZpWM0=@j##v-s^^;2>Q6X=TV2Wj8~Kx#R}YihR^1J+I&J5NPM4(Xhn z98BL+E7Amyaj4!Da2Dfp$1N1^+Z7tn^w+1@IU?KO<(AMJ^E-q=ZexZ>m(jS1?Jj!q z)Rv=uNbM|TAVmuN1%KQDC>CkG20Xsf;8v3Bo9?g#k@kX+^E zrIxpfN5GL?8aj6bdl}{?IGmh6PwR%LkN*YL%<7=Dd;Qaxm(ws1%)~4lK1wr7QBL#{ zHhy`hU*-_X3nIxD>#1V@W?`SlyV3nR3#tJxuRwmEt+ENCq3W4IwA*}NkSbkaZDtif z_ZCDO4bQEfjqG2%y4`n=+&5N{G_(k;(S@q|5)!+wMfK-)=NSzf#c!PX%&vh-Cba7I zG2n*O>S25+EWk;*K<_Ms^@lYTJ&^qzgXMF=3gUMP5EhVm-*5v$tT3dh8vC)n7AmI+;KgL4$jYe zA(y)O`<)=<4G60TH*{TP5?E0NO5wJ6aoV~qb3tg|qWZyGJa_B`Oe3gt^S}?f>^o6= zJ}5tJcL_In(El7WMU#Vi%av@Vv9E+ckZMSOm$+GRGSyPuT#M4m=G<-pYpNd}5Wj_A zk$mB`jdJtqxijgnzkIA7YxX+gI@g6EZAqHDt*x|PZ{=qjW_0V;P4z@%cW<5DuQS~0 zl=|%GH8z?xNfh*E!5W_Cb^j#6yrQPAh~fAsM#Epd1~PuuH7vwJwA%8b?d;$(53hB0 z)(hUi*~uO4S&94r5Z4aU2_MX35WYy@M!VCxiEER6*(T>4pb*g$y-?%!ERW@wm!4w4 z72Ne`Qg}7Pb7Nr_ki^ZS`VmJtY?eLjdZLX?;exH{ z);A7rYZ;J!X-LJ^ef#b)UkB$go2-ANX3KXpwJajI)g=Ivys&Q5&8%k5RK{DR_F*gM z)vjR!X~W*1PT0EWPda<()7Lbyt;m>+CkmD{-^*u>wx_{u3QZg=`tbgsuIKd{1yyuj zbz7&%9;?MD&vbo1Caj=It9r!AfZ84SxNQCCc?HcveyUwTAI-}v|6+qsw#k^r-Y#Vc(0&%=I_Jwg5L&V^33 z*wK=CzC=xB>EGnMdHUi-yP!;o5iIR%BMHC1!J=A{ z;u#tq(hqc8{VVo$Q!CREM7D}~<|;C?4o!$?TPlJfp&&2*J`FdZ@a|tP&NCD*mc-H} zGdMR;wfF=~5bj#Pc~*xG9&Do<0-crayc+hrZQ!R5k4O;)E=~QxS2pjkXWlGY%^{vR zbxvy9ubh)93ka<|J0?SfT2^zJX3-xDRG{kp50d9~PK=LNH6D|5_wt+F0bXMZa|7|x z!^P9k+^a--tp8c1wy-p+0jgLjO^9&}jpp9k@sK_O$wl~yfgp_*Eio;Rzr88y*Rszq z|IF#r5f;-Dj60svME|b2GUT3eCP`&Q3&FW-R%+;=n%)eE>Dg^Ba1B&&kT|cvTiGcm zrKF_BPzoCFck}RAhlet8#%Anmeiw2&lykE67Y6W@R5}TCE`^;JE=uuN6M` zt*80c2k+oh(QVAi70NPNF%2y(z7=he{x_o~1XZ(;QgUl-`}TzXHRr>A(;=l6S?3&2 zfhh?s?BLW*8(Q~+UQZTu4dJqH9~`0hxR+C!gcUaZvufeDFRy2+8oI@IR~nr&%B06O z{5r&Beq#&MX})s+C!b|*9rxHyAXyUPfs|x5rvS_vyEO|e#wWYnhv;8hRTn`SdhD2b ziNn=dJfXThPq72ks$I!I&(<+Yp?jI*9b1aa`qGp_%23l982%Lp!NqC_ixsn2!8rWc z{N68Lz7(#qtRP|HQy?vlOr8-kVd6w>#YLb-2);Id|GdapkR3_XbWq^6@z+`I=4R-k z{sWjywE+K*WI6M5`orWIN2e&6FjdE?Y)x6qZu;4Z8wqji)~~1D4VmS4ueca;=W>`0 zMi17i&D39YNX~P}C7i>l(hJvR;95YD z=F{v5e|Tvm*CaY7Cg)?EnMIEeGio}PPsP59knY@Mu&R zB}{`k=L5XyG%3|;@8u0&S;)Z5%*tR>L`hE19hnR@YTv&PZ<)FoHTv91%H5MG)hZ0@ z(&aj~ct#bRJ<7%5+dbg(o@p^fY28E@()5UX&m6hn>x8~-G$B*AtWitlm&om9@ zd*PLu7Qy$AdHUQRqZCb;^(&Ovn%Aj`h0KnHp16^V_i>pvar&^mt&@{!;zqTY!3R_= z$)xGj_G)hq_fNZgr>Uul&MR&A8#=rS!H(Rp8J%cf#b!2Ofp& z+O>-s&`$oMMM08s-llcy&R3K)F&PKvR-t^a?^@?N*SXHs40q*G$@+LG zofNBtu1RBIsKwo%N%2dim^Z!=Y>~8!6u~Wsh<6anFxj2zoPyar*RY zz)rl_iovB+HlpVm&`-Hv|Nco+ zdOk6eN7i)tK(D33ZxdyP>tw4m%O0r1Co**CYGB-cPihNeZ+?l5!cBE?QFW$NIP}+(pNaTroX2)jmz4I zJhI;pwV|W|E+*M}i2t5g+S9FQ84GK9dO-(6lIKt#vSv0|ng)ctn*FV{Pu{#)6#wX2 zOp6ja4|39_`PH94n>l`Jq38y2>{~LAEvYW%`hLnd9bBp@dXi#0Mj|Pp=?-8OgkNEB z^NV;7x~0@)G2vJe#ImKWrd*C!{_*x^2g{SJAc9WI+F*G&vB-2rb5VECiGGFP4Bg9i zpXhrfjxqjBG<6Qlpl388DelCHZH>332ENp46l(&Zd}6|}eY5Z6;A_qLMwzG66vf7; z5ih$|?K@H(QPCf|PqvGAc5ilS?hwL6)0+_@xF-VY+!x*U8@HD>4* z7kM%7W1UeiDIz_Dxt=kq3!xkwofFhEw%^CYvsVz(As-5BahMo9di24DU_34@WFQak zIOWZ=wk|}M8Kybq6znaLvfX0)Ez^7%fGn)Vs$#8<>nK#xh-C^rT$KXCA@ns~Pv8Y4 z3C=X!;PKa1er5G%Y;W>}@KJbB-fjjeb?8upv>!R`G zASW-Mx$J(=c)h=+V^WN#eV*s?`^DcXM9oOS9LMiaUS zO}nS~4_DoK2@?j&5&_#&l9R}#f+!w8ZQ6o6ky)`(%0`Z<4{nu}MQ1lmWhW829>wpH zF}_45=D!p3Pr@1fc;3fLWrWMo_I}D>HC7Vciq9k_7JRq|w|Lhn@J;P|`A^4gQG0uI zI+11>eble9RuftY?d_Gu;T`|Qb~1iz4qbt6(5#rzb4gxpX2samJ$pKQ^682c@6=pjzU+fB#SCw(XX-Q-E|@P1jnc*NIh6ppO&Wkp2F0Q6vhID87kOKMNe39(6if& zL4{4bn1R+VF|EJV^XQNFkuvNZJ5>=_n3d@9@!h)#OK#y?V`zAf8o+rBouCuTJ2U*A z?h?XoC;ICygCFBo!>ajp2z~kumwm9Gp?I%pqbP2fE@e13shm7Yp;&YGAmr?AY#udz zvnhkB!b432vA7~CXpNo0LJY&2@f<3wgQwz=O`X4MPSf*{c zm|_hbUs8b6LW70d*Gru7Ll4e;B1|;SpC5Pe3My-4I5oae<%5t=2TdKJWoEi;@!}aO zzwm$kWU__Iri);p_d>>6l-6tel9Z4gAwwwvSP`C=AvoQ zI!<|^Xi)cO$aic9$~<{|*us-rlu~u!CT`YVVe7y`NmsixL)u}81zO+^sebi-(@CO9 zCpm6BtGh1c!*Ogb)q88SXJW_0=sz~WJWJJ5Qe;74CEc@EV?e6PoLMuc^$Op}Y_Wy+QUkeLV1^-5p8t ztwh8N92Uzd1Is^`$8%sIy*;*^i*YXdL1Q#2OT|x_l4nfWo;&rIa91&PO?q<6nerBo z441(;C?D|m4}LIW<`Dh9BSw$QMh$R2-vNJ}Nq0I)NqOvvuLm)22acnR-qvtaWkz>C z7=#UBc+-#1{k@jnlIA0oom;%)#*!gy4_It>bkysAVwapPzjVCUg$4T3 z`2N*A0x)}Qc-_V;d}gDFzH2vZpyi{Qbm(`L$G*;e#%|MU-T&Lw+fVseR1~tD*;8UO zUQvpP9XxP#;J6E`bm>dhp{6M*KVL(L|EHUhi9>vB>;yzvMpM)^HLt?W{oXESu$b`y zu$UMcE^@v3?i>94wei|EFB6+iowzEzg(8Djj>j4nwy~dibMQSl8=Mx+)N-+G|5UPN za%$|DyPoZ=kVtLmup}Wi_JUxdXK1&Zfhh$3MS6#?Z|i6A#WR^YZ>TPbE4>X%-Y-16 zP)A+8@b+!J><7MhMe|N2>PC7?OO_YnzD+8&+)xeRopK@Y?z^?GhKG78w7vasy9)wjcE=DT0H23MG7VbQ&yU)Up&FWJT zuh``JY)!iP^~Vp2gY(28&xi@129@v)fDvaGoWyjM9P6v@i>;WuXcAgSHt+E=Yxh~ z|0g^&y803uajYBqsm$@^cf)26*?g34D!X7+hcl+7+-AZv#D?6%1PQY$1;@2-+$t>e z6ohETs-Q2|mFJHgs?TV`==C3`^oHRhtepyHImCe@wI}r2SfaUy%@6V!;A@l0`D#VS zxqp8vGpbVqZu>o?Mt|+N#*{AkLrGHDN*Y| z9~ugL_>Z?QngLg&ru4bM3mWW}9#fU&sjPo|{kq6SSyq~5?1||csZwOyrrb;zVDJw- zHR|Y24_l@qhZ=|L>g$^w)ikZi8U!dVV-Anz0*j_c{eEI8jQT&N2Bn>KNN^mVzjjj# zmk5lmdV80LP-XE3tR6s}CM7u9u35kSDuBw;Qo{5j?Fca#2{nou2krv85@P|AD6Q`( zHBqXandf8@C3Dj=Bd`YCZJ4{79i-_AD*LH%S!~UKlQ&d94|Tcw>6DZyi>_@0@Iv!+ z0lP`g8{#meVa15+MO+>3OU_U(?eWkxqR{6(6=p%FfTl?FFh1rvU<=$Pl1 z_?S@Cz3bNVH-nvyOxOSbM?q_7YMO(EQRqmkTc!Qwm_g(nQI29IlD_Y;5f2 z&o@zdU-wJ;NYCnz9}PB78S8fc%q0H4iSbVg3-nNfehb-S+J>3N4XuuImWB+qr#z<$ z3F~ZX$?N^;Xo`ukEz_Did=-drU!#`{WFK~DV@N;|`l#XNN#BnZaQ zRDYLf)6AbgpCiLG93#4xmcciD8SlFL?fu&CXmgN&e1dPlE}89^pyB1qad!QJx|CsD z{?yd00?$;9RaLWF?GNRMgyWE93h&4A)h|Qg*Y|_#UMp{z#WN$sBdsGC@I!^zbDrUS zlWr~zPnJ?4tEAWJb%s^I<(a`OpRVy5PUpe4xF@v>esG}L@@T}!pGKN{1O*3M zqCB-MsQ_(5gU@-gS1LHT{L~9x6ds&BsnH~kb)R0|$ zp?IXO-MMjN5OvMJ25ZKS=v?=Bt?{+ zAH>M9Fi+F{_$;itXicJ2~( zRNCDiadeRWFQU=V*Kg@Uux)H{VB6cPg8?a#y9%zPs%E^8O}&$oXtq@#rNrEhUgF^I zGa0lbP=4JwRZrKrr=sFZM)}Y{`v*fRpv^V2mH%k&S8wfQHDvg33_d=-e{UUHh^@}} z@oBIpJ#~bihg6$qt<)`r@yqU!Pn=UsOilT|gmnw2U1rw}>c1`Q4Zth}o5u_?=4}Gy z%A(}>dmCHtQXxSo54G6e{iQ4_d`ynb|Xe3pS>z2ddUXj#iT@u zDYb190dXbho*9Az&0l{tap1c!95UKsExTtaf+%GcS}a+)Qn7!3780I*IQB%aMT=>V z{{3I0QN&8zVmxNxxZT{R)aTb}-W2R2^mR_oR_35tmpDq;sR%mdz8xuOb{Fg)7Ad*{>%Ei+CAboj|#U|`OTM(a}&6O;sA#7SB&TJaYu zgIysQ)eb-q$}L(mRr}ule^>h>)|Qu#V0y830P8vAm6RTj>n0;!Xw;toGkJuX8hkWa zuxR_a9v$0(L(5w~eA`HMm>keSW#Z&g*_bhoK=>i`A`-m+yX}UFU%=hf`tx4@{I~!A zY#%L{>-Fa&oyeg)W~Ga&Px{4+8so=XE}qK&a6)?{>X)K%{NuJh9A|d7ggEa@O zu-zxZ&^G5snROCjMpS|#`I8~qAG;*CjxFw1A2xo4E4p(Rx&?1!+KV{Se> zd%RizAG8>;1W^dOf>fQ@g(jPXGJxIO0CQ%4?v3xgpJ`rjYmoHIbeB4Y=`&W z5tG9Yh;Jm?hwy~}f*-WTa9zZ)^Ut9VD0Ip0)}geE7f}I~x3U~)@v>!c&YOLGTlwp= zdkhgLK(0X;t38q8C6c@THDr#9&qBswdp`0{&LhoJ?CkE`*P}d7F8uU}8QnoAq;O); zF{TiKweiRQT7xp0v}Fp=r}ap+q~OsElKnkO1i(yFugdAbnyG< zPchL>)CjA%LGa)U_hP1iP|?$I-kdp4C~Lu_A)03weFH^+rWlek>Y;ib?0^S};jX{8 zE2HA`FZJ88gL4+?%GS#NyOTq|6}^czv+51-P6P8A_Ylcuo9v%}A|?F6G5bA~kzt*N zTQZ}A@OX2pltwSS`U*gc?eoD;fDWDu)A^1@9kB7E3;7v6|B#$RGXJN~f@N>Z82e!W z{)FCWhh}9T;>l12#B~&?VfufA@3mI8TH)S;d@MtHDVuxi8yXJo-yd>58k`20VTy9C zOA|D)@WiM(k9yyJt?QwFSR!!JM(EkrB;`Z-F(PSPGW?TPBj?H^OB3@BkfY^%8tk-~ z|3vv~t@1s3&_)S7aG-P1?s4!*07Qum{7!4MZ%Y=^6TVTtTjBEd_QozbRU4s7%xETP z<6(UJAi-I`#A++o2HoU0WVqZ|_;<>=8bAqPqA+~s$tQ#h@6f{s_@s%uP@)8RmisU@ z3NvNQMmLtan%?(|H9o+m+dtL@j*{M~F^VGVN{vtu)r^$XS6_JJr?7iaKSjIQY2Uj~ zA49e0MMaM3&K4Ut{^ZS0UUW^0ZWNUWiGeRl_>l87A~oFI+lwm$)OkGIwo-_L`lpB0RGsug%>HQozs;gk#^#&gX+V&zYL3i zXI6O{61A{XLtu?8Vp~Hpr|2`oUmQJDrEx0kNaM%CdqCNTGhnQO18*gG7_KAf6E?Wu ze=}NMk8U2PLqrxGwbV!$ffUX(vVCe5avUNnE?A6>rJp~2K=DBEu*4xEsP?3AP2Uz-)KzN6^cHDPD@YLB?;hx-5b(Imo)0da_+5DtCs&UzWPqoHZQzU3D< zBux!3-3vWVWgS8Zp&W+G9<_4xgLzw~wIb9TBnO0s++CY>Z1DffWc;HFZd%)9e0cVE z6*b9ph;A}tzd!FpMsSW4I0vUIGZtP+v+wXQO>9IC^q*pL-y&@PfdfOrtXYbur5fTW z#^QGY6ANzuAhBbxT+DkHBee%L*sXx7!tyQme)59HK?hPQlPVwAcBMctQt2imV{C5z zQIar9@c?@Aknp!wgT-skQLhc|$N!fSMmxe@0!+>REjU2B8)R^XxG8~g+d~k+SX=I`E5mk3EA(l1I{`?f!P9y`0k@PE9!u&}vsh$MxVFb2he+3dtcgCZ_Jn`QaK zQXHlnsG%A7cDU%OfozT!Hhzsgf!HmbR9<-DUb&ufcfk3D1S*0bF}7vvLrYyVSCgx8e`2@XzFW9_e=THK?VMCb6(4WnhMbon{}Fi%+Y}99-5# zpX1fGy%X44I7(A(`}8#&WxmrpEeVNH8x# zO+Buj-*uwN%8$H*509gc;?}fmUT3BL{m)!VWOWg-o=9%A11XY)#D}n-bkrk*86Bog zmaO6n(!FUR|BkT=24RhEF1KJi($?kRu@fW z)=#pa1MfD*4NkAWq&qE&B~$VrJ^I9B`9ASRy@E0atC+SBBN}eq+w;YZ`rjy=I_ip{*?uFi8z+!dwMkkrN-@z3_t4w>ON68!037 zb0g?r&2QKfzr0j$xWDD_0AA8+glyW6!;z6K z?Jsf`lE;YV+DuthJ#-2tR5XKq*i4XaWyLL>KDbTzDP=fDRdpqPW3Y!I^*1PoAo}qA z{fU1lL3;jZ9DWUcoi@3Dvq=Xz4ZN!krb7`$ciYY2^SxyNM*ir)WcEl-+T5_}my$th zKN>oaWqsJ$8hy5R*^#5Ycqgb7K4ci;#rXnlNQ21~c|2WF*YIWy- z>_CwJ*BElLk&X3ept_0Ls#llBCA|mn^M>MPj$9ungfyS$j})@o|L6H*`0zuiF~^sf z&on*2R#n)8UCqfJl;E<>76t|h5DN20FSBi%K-MYQ5C@kBvc0fE4`Jt6_tL2&SO21* zZJRz8sK;wt8!x3CK#2g~V-+#b_FP8B`VAZ0`KoEOk<@q=@YNTKDaHwbc=GgbIQ@#j zVWyE?QfP;B6kH)!5f@L3Mn%&q%Ir3d{i(Py%~%a_f$of-k3fV=a@Z9&YL=~(@&Ngp zOf*&<{!o?wzvqObxjV@>gDx;22nW8?`rgMnMj8xM;htpJV<12 zhxEXuj@gyI@{XRx^8z}EcIv%cmn|zq&IWTIoJ!c}VVqfLcbKyBX7VGu6CDkAy%Iuz2{$k;c{+m%scx{<*ca^-p1KscX|%&99btuzqmNhyF)A~_Fh?SRgtRp z9g7nM&RQEjUjd&r1>lZ`q|eeYGk%>;eDyP!GZkrlTJd%KsN3QtELW|M7^L!})1!O$ zx|>$1Z|T34gic!2>t(SH85S(`Il5ZXnRjp9a{e78cDPaYgErZp9r3)6k`mLQ$4EkQb)woJixB?AGvYtW2P+G#(R%4>TPtW-uGxT;D-; zrfZu^!3XR^8E)OMHf^#k$&@PdQ$@vy&Fm;G+WaMFB5@4ygnxs%Y`cL7B%vDJbH0by z?s{X3D|R zEp?^^uTn`;2(Ov}s1gT6b3O%gsrwz&h`gQk*M}s5popNuFm4Arm@|7)pUFTHtT$#&^Z#!R{*N}|;J+tRaY8<*$ zI^qDrU2lKNLkrWF2+iYKUb7v>s%S5yx`;)!5VM-Bg&3fx+o-R12lzV6=*KG_(3(6M z`wG=(Ev>WjTAgnD%K@~LKIq$#x|yS#wC2sWdQ18VK5R|-+xH+P_7#-=F2B(nsY>tH z6Y z*~$on!I+v4tg;& zcS(D9c6tml9mmQtdhQmN^<(W|WNXyYg2H{SC$5qb0Y`hcr4XorUiT}=Jzf~RdTg@W zsVvW{3H7B@B>{suO4drHLltbA11!m{43!5rtH#g}6108Y%Uygb{5$t60F_gY`G4R` zc#2eOt_|#_|3E*8_7jSgd7d-66BdVWUY0QmfP#;`zXA;^F*x&SRFur}rAsHQdNDRE zpSfo~spL*v+>qkO_qWF2fl))}+;dudNLqOZGmXdrPtd;xS_ z8U4|^0b}DA5iht=M&Ht)&El_YCvA^-+>yFwTUV;!xZ%g}XJAfddcs;<`&1k|4q&S1 z(`23koIbmpvk?KnX)6REWS$1`VBI>3Ygu^#lgW5(hHHmuTc{{2p8#m9M8k@ma;vtC zG}G1H$>bj$+qei!_H!GnRNW@dUeQ6u@5J~yy@I;vGZFB;&ulx6h@Ki89V@>=8({2W zoHOTRDqi_1i@z2B@?_rXSDVBtlJxmu*AqQma(%8l+t@sV*F&i}Fo(N&h?)Sqo0Ps{ zagD?@{6ByH-PF`%ZSyZ{3|ZisQp3&lS8V&Xc6|N1rgG#^THO(&18i*=_a`y!R~R$@ z5^}16t_(`%uZZ5-z-gsz(F7O6WrA%hytrz^h7A_`SB>>X#a$URo&#T0X{YsQ`L4Hk zFqWe1D9-6YHy;3V`kbZ1`nnF4d**a0PB8qB?oEh2qv)YiT&%NuUnL=wbp6hf=kV1% zRkV_)MR@KgV07|QR@TVEV+Qpr<>(cl^iRwhmkW7=6qY+X*V~1WZy<9D!wq>Smqol? zIpySnqnxvFRa>(J2LR}}Hrx78Loz)?zk1%Bv^_=6V&jiXY+zuZQvUabhTf(@r@i2kaBG?z7{3NJ*eQ}znt}i2OP9du z*532B`0(GVGt1*^qA$@WQJOU}WzI>z%*-E5q0~(z+_>UT9CN&CVxLEsy;-POaE>Sv zQyd}bqCfX>W9aBl&zEL9QyMV`Ng^4NQ%|3axeiOMFLSrAIx(s_Dj;pVQyx-xqq-$j zVog0@p5_cHe(|E|M{cV|-W=ZI^Yyxy3&9X^0esw;Nc}Fw?H>@HEW7H<&rE}IR_VHr{|J^T~|MJhqx#iebKpKW`ebK_jZ*HGUx`pSM{0?H6@PZ>_LAHCR~Bb zJMaVNaYg7iirK;qW`>3xyLE%BX~@~aG94Aiu4g4^mUPwlfX_8td$ePB+Wtj_g=k+u zfy;^uFXO$;KBpCAW|@As_Fhk{aXclXk8&(JcPI*K7^T()*^EWSM7(?dK5nXf8gH7X z!Y0XwWqtbfJEqfzwR!2zDStUQyrlR}9O(clbN%{^=anz=2nz(!=VZI&T)oE2-5q^< zEV<`M0K6x@BB}lrvh%BEtT#!D7kf(`U|@dJYSulkS=7)KXMW+KrL5oRfJnAw8dB ztIj=I<@F-#a;-*MYvjO6`@mEL3&dW9uqa_7a^Zp3>)Vqe(CjO1AO;UI7|X=4C&T57 zB;TASy2`eD3ww?V6bDMnkdO^pcW zytK;aH<(uuvAhe1PU)&V>U{QQzDM^3r_oE}o(o)2ZW0P&&90y9qU&}f=qnV&a%d2}>* z>*vp(hJjlw;O;Kc8>I~YAO?IC)aTSWS2oQk?z^kKrSGd=g_pg*yF$mJFj3hofF||P zNQaEmW=ru0H!evWZ=?Ekw5_czh&YMo6ca8ZKU%DzXvtKcvYN7@JTFY9Uj{EC+0c^% z`g;I}S$-FNuvFUo7FOpH<7jMc^7c;7vN#H-D>}A~6D=842GFN0Z&z$?jP63|_Fm29 z^jLXv^fc%SW8k3Ns+SIB%bX+z?bOSp{UhYRS-9W6Y@AK@@qchla#%#Lo-7c2ynwa#| zI8r}d2|X*f;C)%ipphdhx#C#{W=6wpQWj>GBGDw4eQ=*lEkwX-KV#CS+PK7Zix!>8 zvpXLX-~3N%>_U{7u=(w0MDjY233|5RahtOXnu(pN-3I;6wA-@fiqiLri5H;?Whb}A zlm8Uo+{-3X;-7Xe?Qc|=J}gSEiRWLz=RD2NKTA7+rgBh}+Y#ezjpUm9-vugcAKU() zv^0~gx?x$EyWZp>!a0o0VH!-d^LZYX+8e=0(ElO1dM`hkUI&%wuDB@U_XOc(PKwGQ zq_d=asE68#3kZthZ&X&oWcB`TJ3yCTF<15g0*1*ybmFcj=6ThFVS2T{>wPx%xwATi zLlzhop@`7EP02`&q4a(2xz@Rb(p_ki4KztsXOctnKD=(^AJF@DPL&CWk$>AG&Y?7OKFWy|%;-UY9o;0;K9)v8*e z_MF)0JugHP5{*>!%Yk;ocW?UttXsv?w>=RjE;`Z^VZ$nZNTvee`&u( zPEKN2wldIn$&!Dke7Q3C_wT?a#=%rw(d`{ka#$Ss`O9=9CYFEhUD||M@lP)va1zLQ z-$rT&G7IEsYTozX%%Vy9SZj{EpW8Ui770;?shV8m=UtIUQ9U6Cnyq;|)hgjJ7_RW+ z))K=X(T{vz9hxm>YBWJA^S>k)9{ML1t8Ll$j84_np#!p*yo$YH$gy+-PPYAtIn$X| zQCzO^p`p_HSX(BPea`VyraQCO9ycBM9hFa;C=^AXCh!^ITa;?aN;Du^HCKixIS=l5 zgY;aaW88hG_|7w>1`NV;pbr&qO??hEyjZdepxvz#4?vaNx$)SG}717d^hgLw7nUbH4V$R%{5&-( z{TsE-)5=Pi$HJw*i5&m)A;fr0Y3YK(jl5Bst<~zRN^5`$=3!pJtc%*WtJ2gLckd=3 zkD**PZdr}kFtl_E7GqJzy(*pzbcyvGl&sv5j7FyEq0s`3m^Lz56TtF3Y3e=cZruh< zT63aifE8(tJHBj#*OMJc{ME0&Vq0{hPCe04gt)>)kAST0x*__sU?|5%IetxD*?r_| z2D#L&wf5VT{}ansY)(U~Eat~Qu_ZwJGti{oovjImwSL~dzP?z#TD(J`%~WoYPR_MW z@VX~n3=)lKEy%6UPfqSg--<`M)~DN9RMe2M{tCunDn;DnCN)Ow4wY5|AX)^|iD&Dc zbjS6*jKB=EHvJU<&R1NX4hsuJ7unP4@{?J}C{N7TvFv6NaF&+Z&Bu=)?+vWR#UpVj zf`x{qgR4`{UJcef*k|00Cu!D)QctlP?2PmE&9J#nE38z$f?be7nSDc;DFzkXn7hcvJ@nCdC409 zPyA6e?6n?$ePmw5n#*3MAz}kaVxST=^Qcj}6Bc}dnBrMBsR_AVU-SKb7GZTJ-wFGF zS885oP6}3rCiV06&nZ6R14QeF0J+`#3MmuGmh{wrI}!LD+M>loc;yJ~)tk|)!H|#o z+JFFXV%ZieEl2C_I|=&x>`@gD`*g~~$7cER50I3)M-@K=nHsmBff09t=VC8-ElwYr zy3pvKFkolxFU~e~8$_U);ZffwxsN}cZ=aQtiyt>Z1?Mt=^pW!>6bZC!FE)6_1H)UTeFw^XKnBe*CQAHM38a4XFTHVe>>2 zbdxqc7Dk9ti9;$ntC=mA9%GgMY*K`NtVPSAOPYW9>p z?8eSDnuQ;*;Yl;M%YJMca7QW#%;5LYd@pNlv3)tSmcLxt=-+wZ=8SpAU!~jXNUyVC zH%*MkA)Z=!?s+(Dts;maFNV4U6ce@>TU%R0e8p=_nKTJIC+Ev6QPoJFMV%l)ve|Fq z>iIBLpx)C@CIr&&HY*eSNzb;Gh>i2`sshEqL=DWTC;h)#be=6ZWM4k{zP)=f>^z)t z5=?+4S}E<;%AwTwL>i+NOPDRj55W^DE1ed!yEs=Gqdz=wKwNAn*`mT|=2w)I=;LfH zPNDRh=J9^7XXX=HI-E@(Y@uNDAY}0NqtzR9agIuU|iE$|0AFosXk(Mt~a)H#tzQ$XT6nq6^OUc0SObiE~rJ zYvM7#0$X#y8+BTL<)f|O(TzUpPfzh1rA|bKdvTiH%US$5h6F}#`H<(?5NNCj&9F`< z^OorE_QT+{Ag}ty`>HB$48%Be4;BQ_6DJqIj4`E=9)AeIbR+rK)Gqb_|2u*v=gY2! z-ILaw&0ADYSE7g8hn3lMmKC`MHKGeU@bcC(${iH~mJ{#N?yiwz+S@q$*KSN$m1gk) zXX=aGQvd$#+qI1E&I)Fw^L~zn%IQ4$b|>NINums(Kl{>y7~io=m*$Gtz_^hgIs3A! zksPsR(1f_|we??u467(kR6BNWH;~1D#2USM(}CYK!%nLy&V9!3By{x28KM!lqC>d{ zL)F?>O@`7|q4+m?si6>%w{@o8W?hP$tFV{e&tpS4?DtzHb5pH6`&cUh3t*wPGNo6d zX>>>!U^A~PIQA*mk)#a$Tm0vfXxy$S>v-ZPtNR)8NkGtCsZX(i(^Sr_L#{(1^zq}z zgr|dnJz^#Rdg=k9|3gRL;f<3+z#nnoO-&8oc~j};FG&ZScuKTC63edF^RcwFvJ;KF z;~?aVlDV?o^!899@F}lzeRFHTW>Ri~eUTxUI1C$$&B!#}lW8=E8m z>7vgx{q@v9VL?$Nhdq!;JYHQ|3-9a5j$Wi*+h-g=s0>?w7QMXFgWhfqTW0grYmk+c z;QmR`Eqxk`crn)tZ_i1}lUcG%zEvo|HmRcmi1ukj(7l<67_NO}Y6R^OMfWRfftr-q z_pkm{X*~LnQfA~42tBiqN)IkoV$DeHWv2~MSO37MM2tXEHHYftGcH2Dw$atSMXDw> zOP`q;gj|tvjoB}|EX*AJ+bY&$QwxqNfZpW00e8kzMk4E&{gTp?)z5aj6p=#%EfnSC z#McCvhAJz;<)4BjFE5#Ij|0&1W=A*Ck*AaVK`n;|+Ph24rxTOGy{DaFhyAk=j|F)W%$8N3e{Np`SVGfE|3~xHA1l6o1kyfC;^ap$o1$U3{MzmrQZs@KXq#( zlU4kQr!7LkL}fprnd#FN;wH+HY0wbV8N+FvWbQ(6%DP zBT6+l&xe3u^sU8*kg_*R#9R?cueIq*q&}o@JgH<@o~N;_JG(_m z3c<`^%t>o2DW%4)B>ho7_Gb+Xi!zil!AZ;}$8(bO$H4hV${JUS2RWUPGk&}WRXbS8 z*vM$)xeEyW0Urp73NEg+m62I~jI&<*=eJ&K72C&|9&68N=tYFkao&(|{PLRsVC00nU-Q{7)QM ziT6g+5K+ z?#iiHkGSETKF%eI9-v5)bcPX|nVKRkiZDe` zO8ntk&(EV%AOLMwobHi zV(xI|X`0#O{)MopwW-eBWiuEO=Lm|&?|m*1^+>fnH869iq5`wMIu1^p?9N?!xbiTL z4zvksuL@Ak+o&xY5AviXS7AZS8r!QzcuyA2Ha7>LHIl9xpE=AAgc- z95edltw_>JOZxd2}RY<=S}*`I2d?e6@m$wrq=g#7NC-%1Q&|wT;dt%Cn$b#xuneNfN2ku-^SumO`G{f{~-qP#TKRv`2ZVfez zZUFrxu;cTk>1?t|Pgi%d^=eG5BVk&}u9o&=>$a&z$a+x=H7yLsDwDY4UC6mUv}X|$ zFBMEIuLRJeq;$5B_Zzg1Tq26&^s`Rmmep&axoP@v)E%?I>b0UmLHa1yx3A0TCAIg= za+-Jw^?hc`>Q;HqJxa1LRK$@W#z6ZI`S-tGqz^4vv0g4FXVT(fLXb{|MWY@wI!;Re zY#qingfY!!7g~s1-zy4)bkrA{O>DSS&J~)j>43Ick9hp{L!9lQp6TseYvg6b5 z__j(pi2xF*VXHQk1NDrj;<*siSJZO-t7N>@t zY`U5MzW1}BJ6n824`de3ugKL)7hmo+C6TqpE~Ih2DHYH<2B`&R05DWI2J(rxn`3EG zxpi>G9pgHzOnK`WSp*Fs2HlQjmVoVw560<34oA-2HDBjPn$_Ht;T<(@+kcxzhd)%eZ*b|ZY zJv1$%==P8Tf-_jjRSO?a7E0SdDK2)u@ppP(#M6pRXxH|Zck+9ZwQhw=Y-&nn{K*x> z2|YEwiXxYMn^~HD^yqUbaw5;!I63o1waoVbY=D(wuog*gvfLronM zYR-XY#gLoKl^+BocPP@tZ=74+jE31-Kjn@yvCfO{amH+dK1l5_b!P7EqM|lkQC?WD z?^Cz@JlD85eu6$hy^P-A-|n)e3t4L=_9HfaB!N1&r9aP81qp>ONL??JrIIu=#cF*MMMlz<98QGf4v|RFI%MZ|zTdSgK5wH$lDh~* zoraL;QKUD5q+`cM+3y&m22PuPYTT+EBz<$>#VDL5jxgyW(P`JF>3j70;H( z@6-IK0g)!}`m``LWyqHj+5?5(5EUbD%Qe^G=;)^kS?%lz%0fA8K4pgpJQ zOS3uT9iN*uS}m+> zT(3Zv5cNB>YbVUoNT05EI7~CB?sNkXP;;~`rtL9!#-Oj5gvh;3i`4VOL)eSKrn}S? z0?hX8P~3%C4oE?0U6{ZBcdFHk3a>n$d!jh=cy8?SVMIqiv$aDm zkDcfyR$@wRHO!QeZFiEFR&ft(TbHr{CIWHI$zg??2?d-+tW_rPq);wJ&6aETmhK1^ zXjN#lTIRr-1xoEyD+ns;q-8q7c>#sM?S^Y8k|XHVFbo z2VwdC?A}99C0aGiN^M!QzW6wQI9S3J3N?+zQiO3w&e+CZcW&7iBQc7Fh7W2vsQaEK zGqAC@M)Kj&DrXGJ9aWgC%KdgnF)hiN#v~oa_%&Y;W2MYZX&})VTUi7Va0B{Jc~(}o zaQy-ms=JvYe@-7j+M@{uUHvGBvbUkOwgmPewVSEAIaBJwg?{0po8exv|H1$0%~c zAx-G=g^%KL;oayE>lHe?xY(h z?Xd*g|41#`-KO+<47875r-JTM|6o76H#uCp&qXN_1C0%6iV3WPSLvdBqBkT3qYgRO z`np+indVH$S&2+WVmh2Klv17kjBD<1kIlQ2`PeZkT-=3}0Gw#Lo2wUFY-#P{Ql-V3 zCKSx0T`8XXGOSoD!Um-jm%aN%DE)J&_wJ0c=-zH?{z5I7FXs7M!a=yGSwCzo#;Uw> zb*{v!MvpErdE&^U4s;EJTSakw?b@}!zgP~|&|vvNsc-Z5h7I$O#np=H$Ac}bnrQolVhu!xSjC?k5+koM%v0dbs@M#LkzY=*a38iit-yH_IlbZN0ulc z;Fbu__gr7OpAiQXc+l=wf1UDNeOkFAb|I73*F?^=&RKHXpTlbNaxOdFX`x*C{rNKf zt%p8e7}(KIy)R%$ZzTT_xt*|M(U`vtDMf|4AzK?Dc2KU5?4MU$JekqtUk$i*7Z1*A zKVuD3GxQM%oO+pJeK=YT9$(r9#BSxs{~C&tHiOqpnItKh ztxu53#%WXk%*}n?ukx>d{gg##v&2esyTn<&D%wdp&0!pYBhxu0c)U#%S_2;>lK7uwYzL;d&er z!jPgb=m|23-(%g8X@>k7sCL>AP0XsX6S;bL^p@b(TnQkb|U>5XawNzI@4Lqe6!c9d^B30b8r6sOmO==9~B^KSVPJ zlusnbPQq~ZZ2y5_B&d)PRm)Hk$o^B@H&%Z!S`-lB-!hlB{7S32@s$Dv@>+i5Z|*H) z4{A9%#1S!+-9j~&o)-M8y-@wjYor>oL3tq+<@)os}YPrVjDZqhe<;cZy&fVg7D^i3U!0p! zSbX#5tc(>fwYu76TYosZ-892vs<8O}eb#KJTx(<)H>fq0(PNdexo-{>K=$M3f3Ibq zXZ15v^T~7v)2@ zwkeW9d)W}vmG4bQvNDZ-YxGiZqk^`3iL#QV>LXp5Q@?zqxgTY^C~JGaP}7<9_*8_M z{KX3wo@O+`0B88`9C`5bjP1zTBGepM?|X(TSMB-krF$-`$G_8Lnk^rxXiE-{&o!Gf z$=4{GdE>!v;_I~KGWv$C9;?v3`-$bP^9v$XzDR~4JZ2&Wwl{1+6|HqDQfQk{1F`S9 ze$06wlmCbOy#Fewi)@L@(jD4Zfih4cvO=3hnIa0`+$$z!eEMF>&CRW;eF?E)sMw9Z zk?Z;NbZZ^A^$Z8*sk-Xn|BZL2vBf)34r@hEZdnR-$!q8a5dDUwyffZOcpc3KmBl*J zc3dAK<hA#08DPd)E_fX4CwYJI{okO|H6PRHmO9T<|A7=4ZE3LfR?Yzv2R zuFIA$?~1cXgZoMF;HOtvR*zg9(=K;Hq;Kogg<;R0ZinGp{QLd+ByjYYS7||pi@32G z?h>or_{8(Hb+d={r{@)6mc|OGUY~|G5(^2Q`?K4(YsaMCtnwWIz(SK9kIZw8Vv)G) z-M_zA8=y!qi2Zu|&Yi0;*R*pS&o9x#Pbl@r6vAL#;USlkkQq z$Pa=Jt#6o*%tR8cTO2S2l+M2y>T2EV0LvwYd~E$}lDuK;k+3j^Qoq877>>a{Wf@<; zYr`z=RV{Z(HvmU7=HOHwtnu(@gio2fo-V+y9fC&bGi3DW)rczin_@w1#x%*rbU$S= z4*PrsNOToO05Nw&71-J`#rFXbY~7GOIi34!StqQ(3c@6z1$H%j^zGNkGSY*a;;Jh^ z{Aj(syw#NVJga^x3A}^%QO$!lo&V|&xb~)~kv?Gfp zTb1#ITCs$S1m=1t$Z_lMk|+-~r<*8j&(nLS+bRC|!a zhjP4;ak#|#bTDBf+pH2{lHRm1PiaLV8jUEW_g}u8UGC*}9191d4a3+l{TAVN`s<$k z`>RDQLpCvXmZs&-q#S}7dL&8tTR&x1$(kIW`U_$KW)y-R75*v|y0rLtwHGI6bto>t zbo?9T*OAl`I$MUlOp5d48oTIUbkxQc7Ehc+i$>!f8od}MYW#k5^bz()P>X@RjmG2v zZuy$6S}zPcI*b50Kf#+(n|I~q@qa$%&lM8|IgcjP+=dYH3p`IE;VN;y>W{i#-Bf)h zGd(KI6H^6}BQ^__@hIvojG-?{XYmG)(jL4ObN;OlsEqe(A&t`aUUG3fagdN+;kh3o z1XfU`OYl5{g%2O$A-BHz1(Bc0k}`@hfje8exN;hJziY|0f`=g$ru`@H^H!Hpt{Hui z(y@&AN}|Q&{h_1x_!6V&<<@3mNC5~a$N6JSN~oQPV5an&?%dHYVPf+xAw4R+nM)QE zPP4XZ!;s8XV_9x;wAHvWrbX07-zGVJT+cOT1blAcC3I-@^`6Bol6$APuSCwLl_y7- zFtg2L56K|gPEc1*=j4>EE_7DsJI#gQgP4vN<5kAxYVw^2cF|{dg6`43JG5`VZ~fn1 z9v+s*yB4FYtF)L&Ap4a|CoO$MW9G$+MVgy5bqea|l1m*|Y>{^+wo0^T$r<{-j#+ri z2u|aF^iEbBd4vJzdS2({&G!Bd$=1vCI~=h&8WArx&p!K7$$EjH)HU+j777PcR((&L z{>W_aFS~j37_ggJ*hgMo*b=#X!Xgf%Ju}YlkJgl#08wXwX#ZZ>+ih&s z$B)B*AMG>izXEQRDfq|i_4z%hLUC=f&fmBz$^QMP;wOEccD!s;a{SPta~r??+oYDZ zV*Sb~h4IsIq7VxiH2k}+kN786lH}%Eu{L5=+Q`dC7HByZK6|#F{FFVd$1XOOJ8^U* z4I~dH8xs4)!JJ`l9h@P&_D=kpejzh6!YuP)?vZK3ha1T1N>?@1hc-;cb_0TM2#+?LUw#tL#EUBzSaoCqr1O2z%cvBwAOBw)MN3A&dEk&<2O0sXtUtd;qdTb zuQRP5ontZ}p<-@D=JiAc?isEHqs}>?)l4rCQt#o=PE|ruJGMvLLmnQWKf$d;-Q_nU zp>@74ix+=mn95>6^Qko-g3V?;8W3i0XJ-_6DM-8i)bz&ob0vc#@q>cR4azM?qb6zY zf*0^ZX2ESs67QBq5S8hU#@s=WuhA*WhsnoLuK1bEBw&B`HGW<&(M1wRfNbB@A;m_m zvImABm3$Lp@_GS?SuA4t=3I<7@uggJm>u&#!0QOPmHqNb2^-3`W?p;gwBpk6p+hSz z_SJmz1TrPI(VEQ{NgO48`r3Et3ETv@3B5oY3Ob-E4O1TOueLU zTFfsoX@IKGX2RjFdTe!^S&~@Y$x(X4{eRBtV~3+wvV7uyrQ5A^!G~0x^{LFRpT#D^ zZ?9S>A=$35M6!Kk!V}%<#x4sDa47bJN_w7TwL&NhQy97sE=x)$Nv;z80`)avoqwf3 z!Sw0h1{|U@cIfieMi5hq4d{&&ec1=)C2`7)>93@UR=G-9+rqv}!LxW3<}$NIZ{dzW z*+mR3onMi!WU&W5QF&Q+soPJ;tZ@PG4NsPiV0=<@qXxzSGLt1zpgQ@#5}Ra*?0fI>Iw~oM+{M+^F02$9DaxTZ`dbIq>XSSDhHOrr8@pS zKuIapz$m8EcOJBJTkEsA{LCG>9!^^%i-ZC-cUKh+xe;FvY<3yTJs5r2c+vKJ$@lR2 zlD0XCO?MAQBj?gudBCgwc67}u1C2ceDOZdeuWJsf)Qru#UO`0H&G%ZfW=^ioHb5Ze zQ!U{_$G+v~SQ-zlzs$s3m`uMp=?6=R(F&Ex69F+GgZEoq{^+XtDT_?FzYV3E47{&c z`VfcZE~2x(6ZY??vM|Y^>Q*AtXeI}hpmsn;`oc$AP+NoE1cxWKHQFD`x z_m{*jZ#UxwOqN- zedf;jRJI|S{taD6KSAj#r^Ne|9?E6VgcOCL<{I(TCeA_(gbJx|?I_uU zq+Mf0p*gK)!^&i!MnndF%vRB9*1b#>SoM1uIOTc$a;jaN=f@}fK@lML!nBIW1U>T0 zp)*%Qk)A48)o`Ldb*AOKIn<@@D_5$zzG4j&2)ofheq){xgDh*K3(aZWmcwzyePSZE z`$aLI7BP^wHphF?MMIp^05-Ca{DrCrTXGn#V2t_GLh2*1Z&vvcjHUQWfaZFsPv7&&e{ zaLUm*s|5@8MLJ+i9Q?BbXg4?U|?k?3?8ggv+x6xM|m?cBhOExqK{a? zsqrXTUV4!~oineLy}kGE@8EB{>1v7&<}4LfM@|JUHp4aj?P&7LlLGiUBAFf)w_e}RvxlGdbgsM8Tz#&?LM zmDBZ&GdT{l4UHGU*fN$b6eX_oFfU1X39NSac$E_BY10lfA}8R7s**qTS)k|1ll2fh zq@PG3OqZ=c85>)Q0C>|DT3ch-8 z-!D3F4krtTT}2;1c0)1n+DiQt0iX*N86sU+6$B}IqBSUaW$OMBojX))eE01;WF5>n z6i~FURdmdb9WAmqgsxu*e*EKU6n^KO>AXA-X%SE~2D+amxO;YKq+ zP+%pywaBwJk)((|;oF{+%OJM08C&9f@X4vHh-n_nRgz-YUnI=T%=h0Rx8#J$vn-AsSj5Z`jiLLtzk*9c)h?5E(plW*Qc9OH<>=xh4W!ZQ`ZW0Y`?bBJk`BUC$+6zM8Jr@eYFguAMGd1eOJpcq%%^yS;P)f6pb zCsWyY%TrchF6I{fXPUKaX{4^{J3RV?ha5QY1VT_aNjZuv@|c<}1(OJuD!9xZ;G5EQ z5~^yHWmg@jwsV;C6s7!N8)2+#(;D79E72t!>E`+g$Pin#>+;AjJ*^T+HFQUv*qZZ0 zEoSR-Jk$I0{o}{e^@(tQ$l~Im=;JM~#K)rv>DQ}Q#He1e$g9e#9cLf3NxOe}&aePl z=SYToS^Q!BS3^IrbwN@_vvn!iP}<5w;P5&?Ih>3bG@TQt;IFIl?t-G!*kY#D#bA2L z>nXyFu8ZNqM_Nhd=ESA1dc*7#%=o5+6c!c^d;ejE`&hJTMiZq4Asu?oZU7x2Wn_v6qh9Zs+xq8argiN5svSr`QDz<9gB12`VGLLoj0nA>BI< z9H@&MZFiAl-~*F46kTSWp!<(K%{co|DpNMj`f_a=^%Zzhf63}`3K~{k-c|dQkQotk zDxrwksVdZ66SlGS!pcvtU$|(|8tm3ER+L=1V%iiSlwIxGX-%56KSyX6{&yjd9D+N* zt$8Lk8m@z*;}IfK!Cpf%U%bBeF7}EucZ9fKQ?~=HN2JhHLqkMaNi^-zQ8g~@ZpE%a z6c+T|wHMI}(#!sNST#0bwzFr?MnvVhM20hc3QHeROYg^eGB`0X#%RVH*W8>O{$Jyq zyqJY!9b}d0k0Thzl=T^<$39TQNyuT#`t@Zjtrhdf^V-4E7H~VFoHSYf>HGHr;sLAU z(5;e&eN_>dNq3(}7q5IQDT)5zOFE0X@;p=%=a^N(Dm7GXU=4c|YG5xhW(A$w=?|AM zkvRpIBWg_ZLl(y_(kOfmQN?!_A!VWVFqKNhlmTBpe*8r{B;U1Gv|4ohMNehkrcb`? z%eh$5kN^ACPYuB`zS0{S7yh=c>swcpjBdemgPt7faI7}{;`7N2@8s>b@7S@grt2zd zCNkfbUS6I8@FMe+cKQ}64d@D?0`}!sKKxwNYGQWL4}{=kSjgC*TMKzj)U4!t^(y>5m3^Y}Vxz@S8u!_tpadZ^ z20#FG>2aZkNr-um->d104dNdP4vZ(_59uMMFFLM2`! zL;fyN-9ohvXsi75hw4{{;ia?x-ztw)H%K+0k>(uYteDShk0WHJ((D~QpoK2NnM!IC zHCBp-CzZBHA!zHTrrf3K88+9f0B;%ZS(&YrLhPTPl<(Qo^ou9=>R@Xd{<=N4-$!Wo zpp)-!(f|g$muA7oUJ_n)M^OuOz<>6zY^!N&*=gPf55A})Wna$&6URzzceI(a9Bhfe zoiC#C{kr#l5Fa{sn2L%cCtz5r(45TnZfUbm^f5QV=&c6am8_j_V1Sj+si<_ucje~h zwod{6CpUlYOyEDE0{6-C2^LXC%jm<^*s$Y;MJBy zn}nV+Y4O*cVjJ8MGfMM3zQsb9?ax7uGX+h>5akX#29p5lj)Euwr{R%jeoJlm@Gk%c zCamnOcm*5dYk~XB%l_wtyg^QQ%An(k<+K9Yh*l{652|9&NM;$&olqBzUwqwhvVS^aY{| zQtF6@rDz=Kei!bN=^c5b9)m=usA|A;RS-uYCtxQ^`l{br+GuhzH$hAz0cQC|tyf4) zPHv#QL*oylR}d5rGqq&znk|=l)XxCKICA(Ro4p1511=w@Fb@?uD|!+&d4LDrN3w1^ zTg(+*Fyt0D2@|LY7%79sYd6mjHPb{bEz6ov9xL*^JL&0{qYiLs%cZX*H6SoBB7N1! zkqd%a9Sf(p^grTkBUO>~NWbj&CZQFVem#|v0@AyrmJQ7-*RubIc zjvhj9OvZpC7K#smAyX+XulJ;?E5I9NXmCA%`8R-Fgf1H-K=(?)|aBO2~j@|Wh;(MFTLQl6w!m|V+g^Y9413(v; zmJB+N@d_#@hm&Uf%aNa6K=1ljCS$;|^&L2H>7#?p0CJ|{ga)o-O_KP1GE&H?bPEEg zgsuh*C}quCg6k^E%eT~&*%>3F6GFNe@9W|(o5^Xv(<#Ns48x7cA|Z+x`1%SXOYv@z z$FEyATVG!cD)II0+_58>)M9jLwJoU}4wRGIgewP1u;S|e;&&I7~O}d zsnOqs*FU6hB^fdqG?}*Xk9wF|L@iX8tN38Ywv@8Baj(dP&&Eqf1*HrWErruAi&;1% z(t+orK+5o#JWUBKsV7Q!Q{Ea7oQ2eTz<@?ND>a13SZWc&tOJcHBuFg++Dl*CCLTIn z7Keh9PO?^)qP=54D{vWdtzy$r*dSo#3f`4MISSjs%LDi*^k~wpQ!qqJOH@7E7(QN%K?z)H zY>dy=JuBc?5cb-vU3>9esgRH8>#O|;7xyZwEugm1Vj66Um=Kn>jUJD1YCtEVc0hd7 z{WUk~h0sAXHE!uCT>z(Fiu`fM^1<5L+tGrhZG)anX58?RqrabP{Y1k*E$Ib}8V!ka z7l}y$Elh`sbRY%_>9)2|EJ z&~Q|!d9RZiM_!nv(|qZBUazB!kHZT?1w>80dV)TwyQp5Yzj2^wBhEzheD7DFAsr4a z7o8PiB(4lXu4KX{Xb1i-^o*2YD-RzTiTa4u{XAIX0zXyj`;v{DZIh9kTSv&Pu?nGG zhqHs!mxlgt70_D;n1TE3l-65W{e_o3j_08H6k!~C0>~%b1v6yE1kh+^Z?a*SpA6{o@t-;qD6(Wr%+S3-*w_dE<~}oMCcdz zCX!mus_d1tG`$?t3!BawS`cU}73w^=`o71ebl7zW=Xa=DxE$1w6+AQ#pF^a#k-5AY zsu{xRtT-5Nu|ua$2}?he2VY=LF@Z@>nmNil|4D!wFPF|GTFCX@;zaomKUDGKech>z zc}R4}SxkvHNPB`XN_B|6*nLCBlVd~4skkO0YKOFti4B>IbPG?D^EA+1ZhI3=Blmzm zf_+R&UFrtVPYkkLed>qDC*KLe>BITO3ANyWfN?aAaGc6VJR(lwxflq8cgMy1%aedw zS{-N{yP&?!;vPhK)o0YEahTvTiH5Ff{674hzc8J)KNUtcy4e^EQ9!e_sUY z0oq&X6M9Qk>i*sy%F1J?_TKp_JtmB=qx5HP-1K(EdZEM8iCRL}>t*}HmokJM%mm{G z^yEi1w|VLve2O^iPio(_Uy~Qyn0fOl%bY^^i(ri>`zrAS;y5)wSXnJ&@Id-_rScl1 z0M7O3cW0>gdYSGo{{AkhoGPkv!o!HjNJgIDRhq#JWHlwFM@lpHpTtuY#kU_T`TR;v*cxnnS57=owx8vlSjl2+AWO$U(wO@|z z3zEkijFQG*H#nOskW7pDNJtC6zS`BMBNZnJ_et1M*sghV{ICLHesIi!Q*&CnvG#jH ztd8!I(>ly!9_5={hGpJDU=E|94DaK98_f<&Yf42w1~F$b4=}iTJ*<2 zE5d=;A%w%s$%}^n`-BvvxKf>t#k7uV0Ua{2a^ZCBFJ{NY8f7RdSjCqb&_r#!# z4<@Jm%cM)*SMbEL$7xI}>_Tye&7|B9{Y-ver@WgrF#et8Z&Qk-z0Tz8>B)U9hqLH~ zHDpENZ(<~LtL4{q^lNB*3fLD!3r;?DGbLAW(m>HV6gz4{-%N*j$??tG>tFDyjwm;+ zzd?l$?V^8F7BkM}Xqoy34e0pu>ok}>cjxzpq#HLx|6T3-Z{mu~WP}i{0SKY|ruwX?MFFiS^{Vr7|rD)6=uRNl=h^nX8 z$<@vuK}1gmnksL6SsWF*Jc6akUZC)^{XtVDY%axFI)W6w=|BK8t2*R+#9vD8+S5@(awZZTc`^rHY;)RXSt{&}c3umQN-_nT~goo=+0CoEAn zsLu$~?RdW(vuHEim1z^x(z3d}?7)jBJ}5_Nu9sXuVZX=eRq#@hBp;1{*}tX7p4T4f znwB5iNzYe_F>xX|xEA|Mx)3PZYEKVO7bcWCW7K6_<_Oi6V_GY2JI?YnN_4ES$=DZOeD2Xy@htV4QxPAK zB1Q9izqN{b`cT^=j@9K!mj>P?mJ+tP6S@jsx!E#sW1YUS0vU{lcqr0nq z*RLQ(%e85aKnlL8uV0VFmCtIgr;93cx~i#Ng%WG1B2Z2jgP8X89iuQpPUGqj&*L(4 zih0Sl?-pl0d-iN!xPGr1aZD?XlO||NnQ=?32Fq+jZfRlM*@S#KNK%dh`q`J~XDyD@4 z1P@PP(J~^7L+q8McjL~i*YNs|bUge$m*t9?@kr$VKz?2)eVSo8MwdwHEYx>q`+MrC8zqu=m<;K?7I3pr%`;T4>Mv2g;wsEKZ7-%poIswRWyEHhibp z79R(t)Cf!*Lc8$y)70 zhzx;dU}m0(uM50NBA&{xkILa+)})xKc^(&XGIwP(XSdbnO|aqr5b>rtC|pMUyK0<* zSB)KA&7=HnT$>sj()x>2!RrDEsnL0-~(6i%QNOTh>#PoqWgoSts4E@ZB& zvo4*HTp;jIM!HlslolJbK9hycV2&(@8sQ{iN!s)0<5zqx2(P|9*DC^r1!8Rmc9krB z(-h%6)-;d+E8S=(4Ji0}=aCZjiqo4l>ms}QrT62j0MNqfA`Dk85?LUN3V%~|#kQ>T z(~#EX$AT>Dmqy<60mP%FiSeA*10rwFJL~$T;$S<|ocCTNRcGnS^rzo7;P7GNRh17? zQ-$Gf+BVr;>EykPJe!ek4Npf>FQ(Dg1_mv~(u^nNw|O(5hNWVjAHCB!a^GOJ)tue` z^BR)L%XtWM&fFKuLXLn1h3#2~a|{hFz8X>D1q3?W5RN$K&Yo3z*NCD_sOy)0Xo9%H zc|kun({on68E_u9jhb*|X$hC$Ts^65Gw=88pX6pl_3!!`$rw!Yr2C8?a^c&jM|}qN z(<@{AV=RMay)FR3%@RvKeR|EN+op14BGQC==0o?m=tiBrIoC`60g0&=u8|>j4NG}l zTWc%M=UoeuLhfb}(6q}h2`I#~5n=>pU$y1`obQuyE;5p#AB!d>x@_1$^YX@CnwYMt zEbiRC{mUy8_Y*mk7t<&|;mvMuBXYI0Ezjeut{H{~|BWT(${B0MNWtpqbU4RYG6Q+=z8(G zQcPyK_R-uIiv{x1`lq+JF+$P3=40akuL&ES8A&f-0?_=}hMC6VwR-=r7vJOHQt|LO z_iomt>l%{>J=umpX=uPevttjf>w03M(&A)r?V7;Hf^!NSj`_=> zBS*@|%sy@K@`;)CJmH89Mk-nSuIVIxScnNcK7?Fooh%Kj(t^MDVX_s`@_$F@Y{aNZ zYVf{gFZn@nhtJOcA)GYe)hF}a0ubhP0iZrXwHK(`WM^)d&n6S)Z=O}s8FPjALoMCn zt12oBj=iXhqvpdv?X>z3ZM^G0pkK<9Sp&CaAc* z!8u6?#f8v1eU;32F~AIfx%AdahFf(R)`(w8Y1yAYmhv|8+pL}QN9c^f?WYWDpZH5J zYrB3&E<=-i9$nq%hA=lFlavE&@YOXarbmVJh-_wqt#R+=zDJlv8QHubkdk=Ol1&S3 zA+T3-$}rkWv7;c<#|hYmNERGT>!%P%+5cj=$-97%#+#hhLjFN?=vjo1h)H(J)M$p*h%x(uK9d~s2>f5`~CZ; zPvP%YBFABfmK7Oda7$W`ckSARy7>}(W}wDrVft&>aNtajKkBz@iu%%W;ME0e%27?P zw<9w2^`{V7GGV5Xhvyn?s+er_3j<1{`>J-y8ay9wV$m;Sxl~SaQa>XVrM${i1tJ>WF~th zYXsvg+$d0g!ufqOn-<5ZQ|w~tVj6E9i9smbFInw{m%~Sl_y*~pOB`Wn0BSkK$WeFbRZBA8OaVf_Bk(2d#+6|esq`hEgRHi(hqwG5OhoHRJ>|~dXr#IF>e+Ut$bLY-z+%U1FE|znh=5zEnFJ;@v-tw>n5g-dkg79+S^veN|CijZR4-J#>B@z?#XQlL4n z+dn`{TDryLc3gLoM$v?fP&23Yo5$i!E*3qO77^305fcSGT^d2Q`I5)N=oDa2--(7H zTow4+=YYtf0_6A&oUILl-SzGJ<@4ti@9yFNQuX8g77W!m_4;o7j1>MC@_4q4+PZ$I z5=E;Af_{FPYA)45 zUtcCi2O@mux@5-}j$F~aGQUdOGIQV=QrYU3{QTRJIs zjalUM88g_@kX7NaxX7-=-2suY5Y`g@XdUPoXx0NKX)xhP&nMWTP?H#XM0?!e!TC@; z;3s-eaLnY;K(Wpj9V7fn53=Gmj}Saw2(D8-8z(DDzbN8xmhvqE4{Y2h{P^<&4v!c$ zs+7+%Zo+_;fS!JDnMN+wK^~}ZY#bE9s}%1UY#Datb9p3cX++s0C{#}5v)Oi(BclH_J*N1Qz? z_h%tITNZc>@^Cvr7wzkkwPe;sq5}%F$Q{dHyVS!GNePhrsW4?c3I%e!U?G()5?JP& zeucTB@@7|ul9;re=`3MHdqsoUV!jKl7%)26`f4-s)9M-@)TOU5-(5yQX@ahN5`2u1 z^wW$Cb`0ea9W6D5Zsc$UvI`u*^U&K`%M->ZZrOvD<+K{}cE_jozXCNwG9Mo#RLh(R zp5Na6BFz!Lt^61LT9(xhRFq63=W=|5it^}-58wLFo-X~bZ!WjL|4?n_qD8@ZhwZ4o z^UFD>Y5+p3o($ZOO}V$a+LcK~{1Bg%`P0QiDSG}E{iY*rT1?ZYx)X`ox>I&j@nz1B z0#l&D1je(5|6|87$?DvOPhj^aBle5J=C(;R|EbmP#&I=8zApD^QnkdetMxTKZC<%=_!dcq)!lT7- zvc}sBC?)&UJt!D7a-SO@5-opr-6Q~M`XKY9FE zYEq|Q5-x{d8wqUmhuWn&-G&Sus^wNv0gV1EcWLNL!Uk#iM4T2+4KY4UwVDduDn8WX z;Gq%RA7x=-SCV&T1y2avPrt-F&J>lf1cxK*LwOSl1A6yq2dE*@T1}Eq z$eUNOk3G*G0O5ZDgDHBF>5kh=x{P-eUQ!7T`+zD$#F6-6d zXC-q|cUa)DW7P01hqfKEYY<&brPLoh-W~Jz?|}e}!k(>p8NrxD*cqR$+qrX$RBO5O z3&j$Kmn45t?9+}Xwgxv_m#J}SoK^%B#^l|dzGZnnt62vO%N$N0Ehm67Q`*Y8X!(r` z?mB6ga)xPN2pbLhyUHTL)`ZXqRY2q?GSHO#gowy+Rs?42abbnOI=F9NBF7yJH$tzD z@A|7NDvHUf!Zgz&HdyV}?t;~DSAvK<9~#d;?C&|8>Mk?{Ni7|dD%`ife;FCk>C>lq zly>&^jyDSFc)_vNiFvNI>O`05n|U|M72$n3DJUKvri+EG279ob{xRaULvEHD+Z(wK ztCki`zgmOVI-;$$mXPDA{ z*l;=gUX7Vd85{xz5M5PV=)5KV%Jn4tT;ROfvyHNEv!Icsk>zY?97xn-xv@59>FPrB z{p9;Gs&3VK>m26~~?ld=T}O?MnhX^4E$J!Y+-mYD{dL5hmiLRTDExE z6^`bPnU9=L?@g(2R4+JtD@IpxWN*H*GePu==Y8rkpG17*y6p=GwA!7{l{hb($ueQu znR#y~oGi3vQ&*z-u4BJt+)vIeA=MOCcZJu$r0UL}fEF_f2eHV_H|3*owYIQ0ns!EZ z`!psPtPR|a6l0|I%?0j8moPM$CM$Qs(yTRYZ-sbA4*ha7MBEBb^g?H1ZK23w}9_>Fyc-zuOE` z-UBv^UW8tJdH3yGOw__l#%hCV3`&7T9IGX9rNYpZ@ozhMh0`bF8fJG;hTy?Tle1kPIF8Pi(l5y)cd_N_eHon2KF$&JJy zt1bHB>GilzL$DZ4rD*;hGmS{+yp0U$;&7-uU)EIn)-#6&=S8GRI||nDyk#C6(kse! zpY)tHyMg)DqGy)voui4sZ5cdkTkVL61QC1k2ZCmt_L#BQj`&NIkM>lY`?A>P0$}S8 zt%y}7JNM2Kk(26Pe9)dw^6HfAD(zN{3ua|KdA{@6 zyL>$>*uXv6854ur^c5TW5lMI_C5sLgqi_QaSmjuw)d6x}bILYxU+DwJLb!V3mgdlX zetx3p)=Lxl`({p5YKiJ^dP2rsW4Ah6GW)v>9k|@Lg}UE(@i~TJ1F>cpptFJ3!UVI^ zr6us&uKkTZFKu#Y_wTT2@2l`|=2pjswVzHH#S|~<(z26=lya#6SVPMLuLZ59A=Uw;pwZarpKM84$SFu zG+DNLcjJ$x#K$-8#qi)_Ivc`VE-X6x^iKIF5n+}-eF5VgChCl*AIZYZ71x`K!2C+)bXRdt0HP*gm@ zb035qJSZaKdjvSBWP*K&XM=!AL&T71rCVUGTiA;`Tf#GM{&=V5C%y5Y;Lx!v{UjG) z63w(9CS@5QAq64f=)(cEa8*y;@>N=!w(;Q<;jjC>VF563a88x~z20afah`u70b9;J z7oJ;=^YKhc@*SITYHG&0?ap(QgC{&>nZrtre8q$Sgn|CSF;$?d_)uT}ct7o*rfN9! zWOo5cA?=GfpQi3lN(tMjmzzoD6_bXHnFkp;ct$dFI|~KN5k-$R%P@WRajN6UqdZaB z*EBp`XuPUk0Sqepj(u^v?sXT$`l2YNbc}A&X!F`3zPif5IXuxZ#Y&lONTI)N>{;6Dc6^d-f8>BejFt&*g z0;EMQmG@{DP8`kXJ)d&NlH1D>J~5^3sQ;>5OSRiQF5g|XU_lluDWVj5baUM(k1bm! zFgw1gil`ENX`-zVizPUJT?h|?oSGx}*w=LasgX|d6=P6cBB%N=^TnufI61L5k0fW{ z;V?rFF5;*&26AKtueW41zutl!Fp5T7mHP#nf^Oi(j~ASQE@uFqXTp;AxJ_Z~s2s9d zlhT!^=vEnsm9zLHzyM4~>NXG1*!MH$q*1T6T*@meQOE>HKH$J+bse3!7#qj^8m!IG zlFJ&QIT6hTes5|xZfp<7nj}2 zs0tDW#daIrloZJbMMp$w347?wFRi}ea!>-2hTx_)7mAtuMFnTn7JVy8l)nUt(myyx zC+}_8D2-@}0*IxUVL~FAH&{B)TH-X$UY5Q7N)i*#nipVZ-9MCjG%}|@3oDxbhA2-_ zYa8>lBIW8SRrovqWNJj7=Pvp+(vQAzuo@%$1EH}Qr9NCyk+~_NN)ABi(7rvV&*8jT zTNncRMAB!|$pA^rSu+2&hP&2~4}NbO1Nv6^Wt}}YX~C(R0U;rAqb3M*(Q?m8u3wF^ z{~QVqu0<}?x(HIJ%9*&h-l?fTI+G-6S3P(Xpw@;$t|2pDn&YN^*6v(MNaV8)L8sj`>UC#xy z#uGgH+V%d-S-K*Zx>?{_+}95~ztswR2Kkc2nPkv2ml7KB%wyB0RX1pwpH($Knwv-O zp`ER|C_H_i_&zW! zX+ody&}y?sZ~`8^j!IbcJ>zt2P*Ys(Gtvwl!{d705P zrWS4i1qlf=;3fQF_xxegDZ~*x%xt_@?t?gVzLLY-~d@IRVaZjT{|GtG#1S9+*k#RlBj;Rys;1|8~r)@k4X*fnwauZMCNN zq3(!Px>5$1<`UrVA9iU(7#4NsJCc0wyk{6bYzb#^pOFh*l1rFQ{o2@2m(%5n7&tR{ z=;~aj-yAli{T3FAO?{s8Z&&+&e#Jo0!Yx;y$%)31Gj<(zN%}N?yxYp_MuM|y4(h?| zD#UNRGt6k-O^WtX4f=)ZI;ZN59A;Mumx*jbO@Usq;uT_O?`38coTaO7h@$@VIm0y+ z=Bd5=ao-iJzOs4{eO3X^9Jle?uV^$?O7G*KfAWyFEq<+aV_>E8l}&7<<*)Spn%3my z<&mK^a^%Sj?$xXHV8%2{lG&ZWlL;$6^GRuvm3DSipdKAMoVkw@3pu3S7%@r`V4Zet z^?~lb>&pTq9iEdb87IzpcDMpi(g?U>oGw)*8;D?F071K%>oj9^0%k(DRb>Mu=Oy$k z1c$Gf#e|Hnh*1;Xr>7ey6ij@<(_>jUey;5lsXFV{o%yofFBvpTHZydK{?GeA{=KK> zcXQVHkDg99KEZ6CSAAczm<8#1dACS}iS##-OHiQdSel;GC0f0HT`3y_`}9ZFCLszA ziF^ZWr(@k4X3txHtk8EJJHvPVKM4|@iuQUN=35)gor^`pW&#$Q{ZD99{TI$KYFITl z?06s~Q=(S@ITkE0!U>+ns2i$F*TU0sr9sIRByX#=W{XiN@ujQ;1Y#PCTvCyVY@lxF zZ218@mU|=HYSw^96P~sF`TE?!0j(OFcg+YX7@VCucg9W|vyCX<80wP;aZJ?cSd*UP zw{*f}xn2qL6*7A-R2V&UsF*+jW|QgAA>G11IC;?3HsKr`6QZYoVQx+#ui&uA8?6cS4j5G80rt*$N3K^Z;CKb5&Ce_uGldpj;@ z)NH&kelyy%)0n3VAaKu=ng~wdN{_FfMNPk|&-5SP9j2t#HzRNh>3Nk-T()Df>OAp4 zljNp=0DHT2NZBQk4{y6hHF!?$dF3##JdZ@c5>HA*@fDB#`J0%8%AV)R6AZJzF$!Kdrhx(snBekj#-GKG{NDTAOLP6yu+@C3TkAw6LH`UR)7gm(KI& z%@dX?!70`8LbfW-d`I|o$(+cJdTn$Nwg3A4dlEyvSZkGim!Z;$f9TxNd&GeaP(Dxo zG}->t{uGv&*OcFNNwl|FOPy&m&CI?l4a!oj%3B?i{$P#lkpeR!Hg8 z&+{25P|{ZxICA=V_x7!wbo)s(9=Xkf?#L<{`(}jG)LBWr^&(EX>KmJxnDls|)k{_u zpPI{{^~)j0k*=CrTCN=FNktxI$o|X$A0CJnxqchQ+G*LEEnIlq`I&YxTV50nYRZP? z7Dd0yvgnO<)oVlo?1HH!w`qs%(-yoC+uOMo4LyNI`o~l3^c6sNnU02>%hMPhJi_M3Fi_~mfl0aJoYUlE=sN@VP=Pz&Rj_v>pgXO8?Q zFE1}At6B>aW8;PBuyENT8Q`VAMzxi;Kh)9DF)}iehd+g6cKPxGUQN=M@whgvjuZ;4@6+d>*flfuHL$0(8(22a`I&ZeVax@r7z2tDG3{Fn}{cTpF>0{r)U z8-6p#anY?=3y*JZ6#<0td$^iGey}av_4*eb%+1Z0T(Z%j`T4+sjt`yT_6n=BcK_Y2 zeb)Fb{SkCZB;#LfCtXi0qUxFC|k;JMpdaJIoCB%;~K?aXX6K%SYg@!`|uwdGDsjfpZfqS17R<}6Fgpi=*v z*T%NWUVb9~1X;kgFHV8lE>D8TCAd}Kr1);Qj-@_5;_2b-LhXuWb;*fHn0-ne;YTi9 z_$JzpOV1@F2t>&NvRtdRp6krii4WU`(~~RHxiixjHe7Wub9{AnKhz&NY}T4bX=y!H zhwtEyVZ_y~3!)kiQG#Rg(DO|~JBfc@{SE(~l6h@$L5}#Ilry~TFSauSGbj4#2SGn_ zC*#JCKN{2Yf4LJ&bMwI8Ce;2q4{!C#=EML}0NY}%l_wTHt@@mQo@k2Px*FGd-VLLb z%@;2o*{wZgDXLErjz*eWToO>oZgg>BFnjmVoz!P-?d?RKPUs`}LYm+nE3!v@hS^F^wL8k-GR{l%@_<~vfC2nTnVwwD<>~t((X_)o(1O&f zSFgjCNGPd~rk;CQUQ@o3HqX>KoCX$VvOixpuz=7Z`(1v3%DEWT;@;AvMPr##oi&<; zu3xn~O3T&Ft*-Lh@VA30!56;WOgAN}K9q#dTwZ|3!G0rucl%I$rD01GoOKH$B{0jh z_kf^(?tSgLqx8kvRR80NS(=CARTstLPKEpAMuHACjg>dgoISe&_SLEU_Dr|pS9at+ z#NRKsO8FDLV&U;Tb~A~=wC93;ke z(5KHsclvqm@r+0Zhd)yiw{t^OgIkzQUxs9^v^`wfUa(C zm8hSKOG*YzT({$QTMVke{hPc&$^`|wfr2%HRG{9U(`?*hTw5$x;xz3$BIZhmS zXf7w7-TKc{1`0JEF_d5Ncn;ADF~UTbg4Uti5&EsRw-?q74$mJOo0-*f^wGk0Bq-=% z);aNvtgq6wp*+&SwXmUx>s0A=4g32D^d z!-nZk>iwy0`+gd(vU;nZu{9#n-VA5dVhLe%2z&)paIx<=#< znY1C2N|&r|VNsEK-u>Uf{zq6DYQ6PFsHj9YY})Po*Qxq`lQ&)JJx7-$%>D+QkHZ~2 ztSJDH>_2cU!&WtQ;NphCvNFQB?nn0B;NW1`4+Sbs756i*NiXx%uI9_^S9q3tbOpOA z9%;G%@+pUq;9wOZ`KgT08M9H#kXzCey!WP=we^5ry;3|SZ*jOJ>NfH^!59afuj%-E zd#4fQQCci97j`HsZ<-dBKaWoNt@-Tf)6Ysi+j&*624(u*nIL}AAZ_)qpNp)Xm_y67 z^8H&x%fticc){E)mK!yCG@Z32eCMPe1iBj=z8G@tX9va&(9Wf}S0ek{Zz7!}QSv12 z%Wr&Uu;InhYyyPKY7$c@+DJe~z8tUvT>BK2l&ia?tE&loyb8{p{RTRmpJZ3zeO2?h4Lx!9FizB#)tB^_pkhwjhe>j+-YGj;&zx=M0e+iZ~o){+Ia^_ z0pYytc|M3Nu!&u`k?2K@*+^DMxEKkFLMS-Y^Usv!R)a=1_@wiEEzHagxwL8H6@0M; z`Oxvps%h@0Wd;I`#m^z$PwWf>FaJqk%;7`j?d;xou8c3eJk8jQzz-w3RXth{F%WOL zuAPFk#SQeRiM%_kEN)(LMy!H_n`y`}ykAp>%U`E_umi#_0R>uX_Q zLnPs;q}2&r_6-<+_;BB9zJ-W znmVb=BC$VVw-tSc ztX|<~9yvu}o0B`Oc{qhg9Jrw)rHO9!(q%Nic^L%+2QQ+y2PJ7>jfc9RrwAa0<6M_5 z8=Sks+&hekmdfW`JZFpWH_``5{v1;|RO>5!t~tEkqt?i;cNEA>=HVIumVR7ZUiO+j?yN;G5CYLBQNr^cF^xNFy6R?8|_ zwWuL{f`m!yh0<*V%$RfMEGzqUGqmvdI-Q^xF$_=c z%ZYlrgxQJEYeiAsB_$<<^30SJ-J%(9fB$=6d>Tq~@ei@?awAw3>(;g%?n_Y!t)U~R zXjxXqis+o0c;kka?N+Mh1R-H03?%zmT)deo8B84&w<>rn6Z`4L8GtLfPlz+@PS|dN zqmtwaOZ#mGfvhOt(o^?J+*Waxj#rp7lF0(EGBQ@&B=JZ+IPk^9-2?u1hZ#Vr;8LH6 z*)W_;p>eN>l7=f-GM)CDCPgE0Eb!>4C{^oPTH#I>C4DX`!t{B6sUwNeicJGtw%xHX z6+JuT)GM~70u9fdJK{oJ1(AKKBIw8GH_v|d(HVg-JfL}1>w>H|<&Yv`@*y*<5e7ok zSuz8~&CLxPXTQQPncn;M*(}}{d*)0&D?IBT=U#$#k9areD!FZ}YFbqQ!(1z?s_bvB zSi5#i?)`A`{=4qQloBb+_~$RE7qTz>3Y;uqtATVzM{4S`gj|pcli$WO!lk-xTTI9v z*}6`ao=@$iQRD}CONWP&HF&BDbN-ss^oZC`UUsub?sQ9=*HGxGwKm(gHzI5s_U%aQ zX)!lklJZ;#cYN@rA&xJOAE&~6RHC`M_3{g;CbDiwl~^48$ZLt|_*zq2Llw*0;NT6M zcm%Yino3-L=Dt{NR)cQvT*ATTaz)$U!C^{-+SJ6Lpgy^uHT;y<`g8Qn<4nzpql?8z za{o63Ru4&Wf~@W-D%*SGSi)gS(qprw&_q^)1BU(d_@}Mvf8L{^RkDXh?pbk+ z;7fHWc5~2Es=&;CzUzLK9F4-vk^FU)t#cJaM9)#{@Ir&22LD0G^o6L4Q>VnjTLsB7$$3G+%4s@Kt@NGHo4tp%ZTNA zc|!`Q2|Js}xVX```~8vv&!Nqk?X!39L`vagDcaZ=ueq?n_{*0s4~?gXDLJB)RF{vs z#r<}&efRL;Ugz$bdx1eeSuZP~fVTnLonkd<=Og{wR7}o}Qn(<}xR?k6=JgRpxzzDP zQnoAjA3WIg;mGk_pp90Z-0_AnBz~_W=o~*!Qn%^x+qagxLJcEej9Fdk*1@XF{`&NI z4!?op*VgG39tE5Got#2qOSewyoatu{eX7>j%t$WyzZEx#Zf`kpFH*xF)a{Y`;xk5= z`usrCr#o}zBgvQR_GoYV-PWM*C5U){V(symmd)?A`2>usqvd^Km)*=EUqTf#J6g5A zrml_?>X>bp!{OmWb32T`Bji#}UIR!Q{K`-3L$%xGwsa@$?f1=^ye+$T)X{(dGQEF1 zyO>iopJZ^^sqmu#XSjXL&8>A+zP8WRPmqC-CaPHnqbtrmx!OByoQB3MUxk!S=VM}= zc&+?nfns_7{dRuE4uT-?xiar`_zI71zDk^@l81)I8EpJH1_qzi)?CF_?UHBHc3``t zFIqNom4dHdnPWEmf(}MOz*YK{`E%q2?QfC9xcFzWkxGvA^MOo1RTn*J-Aq91aCA^};^&?@ED>O66_j9L2p$`PC; zC}pY*Xn8RvMwA_X6!ojiB;8!{Zj!04t}dWtWv<^FvYPOTvyIIdK$cbVov`5N>suJA zj~oODDnEu+@nhkxR{K9CgpwMQWc_~ePgoT7GJZ9ur>b@7+lvD~4fu;ZkpQ^DDeTM{ zI=R|kUjOmnCnHGu80x2w9o{+88Ge!MxGsc5g3iT!n(tuIdUS<}gyqYQwc^eu?Eh2W z;75$z(9b3lu@_G!?S_i?f8+;S+u@3RXG&8XL9rhm zle)Yb%(A;U_y|d3n!9Pn&lGC8bLY;L8zYDuc$3U3BWr7IQd-H3&!VonX3g{WGkC9J zH@drl(CQCft*NiMB1kQRa+so3t5cuz8G=CWn^q)eL)KbDo3^AQ8B9GnPXKHuKx z(t)7a%goHoKhy#@6?3{d4V=>nJ&p6_+ZE{eCRx8l z>#|-U=pcP_S8`@-0$?IYTDxM!ID8;EV)kj&XsWBPCpqIV#HUN?#gv|Cl%L*iy6(W5 z;opfjg=)^klpv^!EGSdg4~78y+7We<$gC;jNW z;DYccM*<$dE!)4gA|F)n&VYoYc&YAD53+v_{+%9Ly9( z(Z$C`WC;9$z^Al{qIgOA_8rfl6;E3zP2fB#$0aFqQYL#4l!Ae3z-)Y9F{LcF-Dc0J!VZ*0t3#)|- zQ53JL4TLdq+kVk?ljWL!jvP#qCR2O7XGpp5Y$>@Y|%g zp)jqNUmV8fo=6oafmoWE?USTEdX$ym&~sy@1Y#E%cm3^A9s7*_ynQiu&$|_ZObAeZ zA-$VOHHiK1o-q#(3P^r$QFX%oM~|XnVtksy58YuOPV&n>j>dZNtcw;dE|(u63QP}*VODU`gKY>_gl57uuM}B z6xxoPk8Y}}$jXqUW?QUyavwsE+h_Y*gs^AUF&_VviB>+P&J%oA->;8hW;~z!JFsO#862 zXFq@XG}J#b4V-rle*a^qGR6<*U_xG*V45q}ICn3nYowml-|K_948`dbP{ zS|?n+dV5=)MXO2ctghI14jt$_8Ln@_uwh;+L)?6USbfQE-+KS)x9s@q^mN3|p$Hw% zpLdw&H)1#ybaUL%_^VM=dZhD}bGGUe276CfdTQ3l;#ktLeF(Snyc z_Ma4B5Ancaqe%H_tgfX2WHd50;r9x>E!;M9i|_Bs%GgrbX54o`iu-;ZjE^rPDTGI{ zvwCp;^N$~m0BuZ@>Q#H~yl#&&m0VX)?~zAX{gl||7Z}1@Bgr9`%0{W~@G5HDx{r5= zv&^bZ4D$-j8F-FajWG!HaD&{-R0ySB~SfM zK+hVT`LwmBcNnFBiK$|oW2a6r$LA(GI69(Z8by=PtF!v+YoC%Ft>F0OU}3w*1$uoc z!&h`cu5$Cs>C^mjM&OnOgY_ZNWrku;XJ`NjTFO_S7;t%^c*`B}kXVm`d_7$o6NQ;n zO&LYE%Z3HZ$KjX9^dtwrovfb*G)5#kg0yi^r{P(&(358kJ2B@%LVeUC&MeFJ_eDAbB}tW~Sly(5iDb3Y+ZLe&zkkw~mEH@i5*jP|W0XtAwf$ zgRtOj{mv&YXFUsx#KS{p(WKF5)S?Fsrges3pNutsZIYHU<~4^IKES(I&{OCfS_mPn zY0moqUD3fqb;5+DWZdL=I852OJ^06IpzV^==g%wWc453IR)U8)41_c0oH+;P_Z&4U zmJAx%7-BYa#j#VAy&dV@gQDlR>Kz>L%(Hihx3>YY2c~d9j~?n6ksY5q+QP(S5h*ZE z3Fr-~``lb4aY`bQCPoX7+dWs>6LBdIu}7~^3n>37A&#O`6BDSXO`ArGV{~#8D83$F~IA{~k(f#Tgg z9?-|_Nb4TH4*84QYfzBoPkJ8_u5C@L!Q>wY44$B>!$UH=MB zvwi#azwmZ$tQW-}s24*+KO-g9F-vwoy3$*>1QX2vz7-VQyK-#AaiSC0fSmI)oC$dd zXoUdHirkFtE?fdH3&qq4vTeFg-`u$cG4F-F6*41)^bCu1j)ryhn)17X<_S zK!6d?o^{SGdvg@89DHmTIfQ>iYD&tshFT3O9XJ5-Lof`qV&G=S4~dbHFE8=9IXFN& z5BCh_(HXsvZlOx?EMwMXx)1p^MVX%+Ig%~^zu0^8Xs-9Z?b~j*o9B$B5-C$FJTJ&pPyuZ z)n6di|M~eiLI4K-^KItMqziFd{Rw7%j5DaNf5hhVMIf z8jgS068jV67>-X9Nl6UVJ z#-C@oQgr*w<(_r?$4m*faM6FIOhj6mkea%1Z`*vzWEjex)MNbMutPv0!GrTLXCk@P zOv{=fbBTEofz9<{RaGA7M)+DukXs1}qXM*Zbbj)mG$?H$0f-Cnmfzi`$$H|q#Gllw zIIGtXl9fC4=)@pFe*G8S10|E`p}K*BVKo1DRw;z|2accUZM~|zc=9|g6x5)0sXxnZ z-5N7(nuC$iDRJu*gt9D=7L091jf&^V;75ieCcqf2IuE2r*AGKTsVUyasBWnA7qu{p z%=2#?DJ3Z7_}WR0owU27NX$S&(E#D=4Qc$s4(y2K6mj3xmqU_K?%L-ymG}O_=bX2AUW>#PuJr> zdPMjZnDI*;q3b$HujgMa^N)*-8L)H&qS$F7)sF_F* z!CC0{>OX%bn@>1k1|DbFgZhDPVa)rqW5-@orG*^kY%*0J^FAUWnMy5GKf8|#6303J z{(I6DTKJWZos?zrrl*$(>KT5@57WB|Bi!48$Nb7;C(rwx?e#)v1HRQ##86MJ)ZG^x z%pT~obXF4n|Zaj@7%d3H$D5td)~Xj57|&NQk0w9>4UKk zYwGG?1_=u)(4C@7;7z%-ulV`vr|=Y7cJoK9TDda!-{N6X?;v`32*qq`DXm#O^VRJ0 z#}tBr740dLxsR3?+%p{*O@T#0H^n44*dv0%Vv?HL@qhm5rjI#M_bY%KJ~|4kR;}v& z6Gr)Q8!g4)Os*-2>Z6!!_4(*AVd!qv{FsJljB^ld2-=pAp1x#Z+l=}Y?Nuin-CpJi zdv;T=iuTzd)F+>-N9_ToX0{0iX><2t6Zk=v*9){^<&Nbxsba&2w+q82VUkZD75QdC zGmFjzc|Md-`kcpp6J$0ZYNsN@k*R}vmdLSE8}8%!zsRAN67cHX{8e>{iTs)W9BzzqzeV(-4 z#^ba1##;edyb!PqM{ zj#aivcX{K8Ojk^aiNPncsCww^WCL0@C@mg1Pf}mGYfFf1{wc7Ty5W`BYYn{-shAh{%8t($m%?Tla`y{nH zL(A6ztKHl_aQl?=H7Hf3{dex#MQ9TipJo;gc7IOew^Ex~|IZXHi%lR)Qi4YuY`i*ob}g2C`?*V3(i+kmywS{i>{TPl?>qK1$)XynKxmB#wxldV^sm^W?XPtEZG zZL#B)e89lK)|wyN2mT{=U;LFW(?1+qqGl{&3hmagk%XH|MPv z+1waCLuLUj7YGRBMBB<7OHl*f;1@o&b0DNCq$|+n6y^FNp%b>b3TF1{7>21$DfbJ+v)o`^+~W3`MOBm%wlDURiX7F$bTh}OrYV6Pt!f$?5#p@ore53Lebr>Idd?Dwe&F}elAU$*^g4G1b`!Xe{e)KRss=HG zgyRV?MH#>dz+F4GvzlpzbEs#hWjHh#rrmDWAqq>yojQ}4D2#0#z7TwoT}M+MI{d_!uMFS(-ap(Df^&lLlQ%F5F<*DPe)q~r{Ztx_YB6o188O|kt6Wu!GE{0<#lF-dZ7By zWtg&kV4?IdH#Bw&EbLm%%WEgkdoF7+bDUnk&^_Fju9AmjV6qY+a`*1915bg8=06^F>brt zSyEK=99RZu4Q!=*w=D#EM0_N}f4CI~%ZiGM$WA>Np}rPkP`9S7b1;WE2GPS! z-?#X>e;t{#+m;!cJiL3CJl;}`By70N)aKL2kHIeoNl4Vy){2c7@e4Q%WQJo3v?HYE z`}aL4dl=%>Jo|M1%$d)Ga;RPc1Vnv|3YPAP??4C_#H;>|4?4^3>g9&?>Yfm<@bG1l zVsJ3YZ2B80qUa(5aPkxhEb4r{fl5UxTRt8hIs;K)Q)*G*+tI6bA2@K>->W9WlnBNB zZyss4h;uDRKAu~D%zLcYMs{p)p#<^*n&lDJa=wwyja>a4`=83Qu#EG3vb&lWk&V$8^rG+fkR#0Kkdu1T{5`F ztOz$KlNJTZ(y>eJ1cvX459iV1eY93XOW@>G%>dCXW{TC;^ukr$46Fbh(=Wdv1~~gH zH8L8fr?<2!gNCRm0~WRXoaj=FC5nDCsFzRuohr=9rCsS7)kh@{X)^`OT^r(G=Jx=s zGVL;U3R#&NcPKi7Z&faIB(qWP5APz)@`5kymz* zJ4XtD4WxlcB$bhNo z;ddNq_rroVma0y8he+bDk~=e%Qyv^q+t#GjyH6r@IL2zuUZTQWbR%T7+&0+Pf+gCs zn6T8;mE8M%VunTiyFYioTZP9d<`DNgm)p)ma6xTD0(^Fv1=3^39b!i(E0#8lBfUIFb^MnxfcT?GTXa8+! z(v!Z49{DF+ca$P7?!Ds%pA&sTlir7w6wnE)Y$;VjHdLs)(}a<#l7eOnVEN<0!YY~9 z+W%sYS6ln-=eLz{cMjhZ%h3ecPrndue4%h#IPg7p{nEn7$jIsIzHAm3U3}4e!X^t- zQ<~lChC@Chrk8A-84(`ty0E>-eOoD5KB-82|V)p`#-(qsQHnl1?%tuSUh|rU}2DFe@t&5sWrSirsqM zV^^ncnOx=&XaIJ6f*L7Hrmf>}I4!Q!{d@O@Yx}8q-t3dX1_TzE&#W3Yy_kqnxT2ZS zAhRj)eQYG(;qmFi2gTxt>hL=4nx76bup&}SiZ^><)u#56%(_E%_!@7F!seGRKLCi% z?<6woRI*^L|1eGL5|@N8BAqn|i012DM3EWHUpYGFaXL{Y-IfH<>T2X%ccmaM)P9BE z2vs0s1A*CzijHvs%W`J!i@d31?Du;fhQLdf#JSFfw_H?o`r|#O@nPpX3avl872XiC zD>I2p3vHU4ng;)x2N(@H5ID?NdBTK|>du99nuVrt!WhR?zpVDaCqS5mb@p_ReEfJm z7P3AIjb)%b>gdFXi(XU}dU4*S3r$;$;ktF}V23gNkUVQ1uN&JBI=bPR(eTb*H#S=I z{S67&qy6T|6DJ@(Zfi0sc|^>kDJu%tUk;V$H{bPABd@}e!NQoi`}B+R!k+w8-rA8@ zLu4)USH4Tq^;uZ+XG->NT@%(_9;$XYrp zQhLOQmAX;WICYMk^O~!v<*?h{aeV3jCi~XRDQHyMb+>oQ+x;vYUprKA!fTCV7%C{B zNdOpjFV{JEESq^ixPIyM$>0d@Yirjw*BBSv+zY;O{`_#jKR}Dy4xUO;P-wZ~4^13u z4$2N|)>$thAyI0Q47^EZb`#sh3uSA9_Zrg&cgfK;Q)dMqnkP`yI~yqN`wiC$@tHS| zluN;XXXEdZEr0hEYPIZCrt<_!p^0FYg3Th-hx#5BR${(yd92Eh6qJ=U4&8gML#}}Q zL~07LA0J^v=km6m zvMa!^Fm3FsIiGGQCor5RJc{l+fv)h@EjDJD{Ctoq@Va~qSHrW065#CQq(MCA-NJS# z@_y(Jqc~nCAY7aR1sX@U@yQ7Z>Rd&N`_i`paaJyM6q-V?s2K(9=#lw3c=1Mo8D3v8 zNj;rB|L?ztA|h^HS~@q0*UQjT-Msb*`(3oOUvMUp|9I7dTSt5W0-Ej90%E@=IOf;yphm$t(pFW5ig-nt;MfX`}pTP>PPcRs7;KG5rpOQ|>f0dz-aV*y>a_Kpgxg7G}9xeS2~op0b0(-OdbC zCOTlJ?Lz@XolUv1t(Bho>0#%YQS=r*QcYdf10Bv*|c7j7+@ zl%5_J8(SPSduqMfFlp)gT8kabD+7WiZU`xZF|!PHO~UX(foU>*ebz^riC%=9yp8SI z@5ffKU&dopH1a5eu?Lcec&_RhoB%;k?w$W&5s@*1NaossleT>l8DF2==L+{$v=2<| zF-KOmpv*Q7s_20>WPeyS!8h|o{GmgJwyHuObW!d1Vl=iZvc070aw-( z+K#zVB}-j7@gBpc0ChD@jd5rC8d8k;(4Eo_ZeC5s2b&rzN%}p53$OYQV0!ClR?c#} z@#FU;E=Q}DlQY$+^6rZ!SIJX$*e4xui6g+uMni4b-t>+`p+5FscXzgvF5YiN+b%iT z8`Gt?>-15wz{13VBQ*s_?;TXcgcF|r;F6vbhN=h1rD>ntO)PlyQ%X1RQuklpC=((; zITpUtq&S69#~$7fs1vy0vMtU^xbnwH|D+-D_@NPZ?L3^T-*R{JgiTHw07%(RJ7_T& z7>sF%xrvk(q81-$gi|W&Y|81(NhcIcY;4vdO$&)1&P~+VkK+`U}oY)78He?>~3k30<);Jt~<3mz?l@p;crFGuoGRaH!rdGji*{U3B-DV}^G zP~Mj;c~Cc6aEr=X&Xt-n%(h*^f!c?eg;bC@uDV$Po*_cwIBebtbXcDKt);~&^fLoOOMzwrwAit`BJc>-b_yygH5$|G4<#wUXG*?w=}2C@&fJB@#)`D97AdqGV|oUM zggEC#`5c%@qS6&hi#c@qcdbAfitQtmJ{`LK8XSdjEiO--W)i^dEce* z`+XCg_eCcplR;ZN1bSs=4u|W`&fc0HbuVESg-_Nn_k0N{{z4)ptM98aFnG0>(D!Z~ z2|s&wVoA@)xH$6(Pi(EMMoYZ5b4>k-twl`T?&h(-hP%bCH&A`jPGT9aZ&x0SyUf4V z=J0Z0oe}7o+D>e#q#i2zE%5tF$0#eCBBJ$Rx!d1y+tkGkYqxt^h(xtE^hqqgx{uZ` z!$uhWFZA5WIBD=o%Ps^);zCfU8qkGEVf6`;m`U8*gtKRvhlnu9VLX9A%pW|7M$)Bn zT@&amGnP=(%c2Hqv2#oOR5zlo2}tf$EjqQJm9Nh}yFzVPO@&E6LdI!FP#3#;K5ss4 zYj6J?C%7&xiC~n;gfI2QfXp&*i6WW$LWu#Ob6Ml9Yk|1NIfwcv4LY5d7t=I+Ei1Vj zG)~VZ{Hy&w2vKcDk2@h!iKkB+_hp~;=cc#*-c)|tu6wmcOw$FK>C8`f>7Fn1qUsj*oU5;Yoq5kGvnX(f z4oK|cVq(TIMSyEYJ&Ic18z8xHrulR3KvXs4)aY@zi3tUwr;C*xu-4<}&!gH$GXJE@ zQcpi|Vs=A>xueRDabw1Oxz9Z8ql)m5XY?q%p|CF@;Vl3G7)AptyYVB2rSF5$Bwg83 ziU6K9UEhOeEXP_5sl>PNaDqaxjv0tbEzNpOEO9U))-;u7%TL^slv7mv8uy8$7@u(Rq@j7>Nd*%H(VwlY54Tc)%UBGl&W3U3t0kT@bV5(x>~B9()33-PnltTD z^mOYP1w}<_ZS~Qkuiv~m>urCVtDAlaqA5l^n2Idk`VQO%+E~^yLSoAFr_mX{>(S5b zzgfI;0Wp=wfD!h9xKqQP^kjHhy*hf&p59U*lrr%p1)vi}uYsJ}Li$pHN(u2+=5J(!%_uTxSv0!#>xcH&&NwotQqLkdZFL70Ya>2CEHGM0Fe-lR>@NVl=nLmJ1Gl&FTW*_ zQ(l?9lx8MZdr!jQ967kAY@HX#4~hN6KhSd&2lZO_{o19H5B@1UScr#(-Q?RGLdOps z8bM5L2e+k@WlyGf&c(k+F=P?Y9-VdG`ubZI^p`rdm+*6;VkfDh#<89(%1aH7+^oZp z8Xb@#bNMFA(?3J1_D2n_UiFM=X|o$)f9CJuCrJ<%3qc0%2`HzC6z_3)F79fG)n`zi z?|;WspU^#$1~1?PQ3*IteNNc1)KpVjRpFFs7u`_!(NDh_6jH=~q-?5(&bX1`rtR`a zCa`o`ZR5{11wShg5JCSdSm)Jmc)?b6`?1w0)6y2#J5Tr!c3Xz@9w(f9(;hUV@^h*| zA7r;-At%2L(h$NVLD~EjWTd8>bN1S=AteDthq59j@}d$T)aiPD`}VD9SKF_YZ6vA* zij6m1RCJ9EL%;i`6`;VKv`?cT>K{>s;BjGqB^D%nOg4ndZyZJ%r ziFn-3li=6S-;nN=L~MmGntJYBsCd3#{n40@E0}*E42yK#uHqsH&=x%? zS-cx==_|^M*>WH#)QY09gX|V8Xaz;c937ukl=N%J<98gZTYm8P%xh+@@~V-w=7IUF z93^T1N>=Fh>ZX#j+V0Np$7;HL2elw&8i)3%{yv!F5i;2VBWK)X2kk>>4PovKkbKCG z_-Si{#Toi8-{4106{as_Zqsc83l!hb<<_ni9ayiL(YSa-ph4*H5uv#c??&>Z5y5TS zc9SsIz1wxFN`}Rs8yiOr8g$J?i|f=#rvsbzmdn_7%<&5QFX=Hry0FDMl<{p?&&k;6 z3*-bQVu9f5-9xi7yKf?V+f&7(ZLFy}UP;NgzJomKL?igju3=n)y$ffj-)cQICFjJIGGc^)p#Z^^3LFQi zzKM9{$c&S-0P*nb<85mzE>-nsiK0}agq^whfcQ#?IkFLNKJK2@8Z4tHk{l(K7(($W ztX!nyXY$YCy2`2sS$-5VCJy(Z}z?*g`o3 zZm-Y4U-a38L1IY`JaoSgl;((wgt=1n$m=uqw7e0Q`@O@e=w&@P%6?(IC=&V?ya;gN z+dpSHqGGIxTTh(!tthw$`CjX<6BLH3s+O8F(-RvjFHZcSzM9k0yj!e7QL{$n95}bH zS)P~yhD)qwq(rfp6$f!dknneI+A?E??bk8N@4s~ZZKEC%DH9hoANRy?1Dibq54jPL zrsjw11fC9u04=ob*Fh50yj}(1pH^{wk!YQ9l}_KoL!45-mwnOc{FrMwdFkM_DXL0T z;N|E&us#?7nVyT8w@&Sjwy>T%_1D@#I1NlG_5-9H5#Xfb{(%?C80M|+3|;mfA|A+L zi&;U`3;w!j)#W!BY0Dir9wgGCR~2rwnoIn$iKua8PrB%wi!Rw2S2LYMB=JJ#K+K~%t4C}!H-A7Wf2-JN5qtsaur~p# z*RP*uzbC?@=s1N=_q0~0Gu@jyQjb*CYzcQf8BU&|OLEoUKTJMn78|RxFJ7D+P{;9c z3&TMb%H_Fl_s@GPs>SWFE7*4Ys`c6yF@4<<@ItBh@(Z}NxPyZ8?Qr7nTiqYRDnRJ# zhV4F=lg)bVn7M!MoD*1k*#=mORhM&|1To^K#Gri3=iDZ@E+Me`wRN)ke1d0vPD)EE zPYFrgxFUg|o3;DBy(SU9CU3N^m|5lmdyb{eLls5E(Lcu5+DmTy^7=1Nw|wVao%2_6 zS~%ygSC6aiJ|WI%`NP8Y#!7HR^}wU1h3mJ8 z8Bzkw-AiAa>8@eqJ7OcYR;@AeAPNR?Mb;ON>Q0$*#CDpRrY2mH5%JsI6op6{aOlS$ zSjp7f1&s%c^|A3IC0*v4*m{pHF%27EkRKl)KA9^~BgbHKWd zUk4!TU>~95XZ*(@N!qQjeahg1N9LP6c$?Q-bq*UFP!XfFnGS`RyhQQ(;=IcNvnSCd z)QsSU&K+E4=`_e3Ofbj%dhdahnk1o;|64J5-u(IOjxrO_PE?9t1Pye)wGuO$`Kd2| zS&NB?)NIjNbvXR%k#49(cqxYy%%)740v;TkKK20^)t)_WFD_3qu!3}!)!ue?VI%S{ z&*zEMiM5LJI0;EFs_@W^do`h=Y?I>CQW)H8;m(K}q~Y=bo|=`)Zxl+o@2x5Y1`j#n zLu%xTyPN4sp3-Vj$;H}LAk}3BXKVJ3u%49TuM*2w;Ds8wctb+#^xxZDh5b$ zo!RuRs;auoLpFcyR~sHDcR}IlXwCyS^wsfMJu}spI5 zvt{NDh3W~Rfn(iF46Uq6%gevPVoSIVDT0>ta#q$?DC|5T30W#o3*|1WuipdhC2Mo` z>nbS)Ye|{BUHg>@H^+-LE}Lo(0|w`^)7@sL4N5Jlu?JU5k5i5@f=s(FF?_hPzHQa& z>nFy|6?_mNSo0b88oDlR1^_T`D7$9+>9n9q!Gv`8?p~#@(R-!zNd!2MTdG_2>Am71 z>jQLJ&Wr(H40`ss*sgn<&eMkvL$7uq3pYy*o+oNh+0)*Unvy7}jlg$&TxjUER>z|I z_sKwGrIwysw#9kFr0u(Q=?Qa)e!Y6_Mg;fhDF*{2eAlE5)}2~gSq+Z; zBq(NC76+f9v?W$4%w@kuLRuo8Pz=~>qXrh!8m6Wsh#Dv=D+`4@BNJ|90wj&^^_=MM z-@esOSd9}l<=^3iFtkfVf&Fteq>47|Nv1t#pU@B;v)}~gJn~bjH904ksfo>3*<|dG7k{Dy~aB)H8nLQMXAJ#c^;UD zd0!Y${5-NXs;I0SE+y6UA%aAN2;f$#Vv&3n@C6xCz7gWj@(VrH04d63xkxn~kKBvS z#od_0*a2#;c+FBt`S=>jI{xAz&aCWMsa`nU>0m-K+}P4);%7bzBm*mI&6-6yl$5sG zKG7K>O4myU%r3t!9HzrX?J4L1?Q=VL0tBC=#u&%vW}7n{Oft?S0zPNnN?hpRpuQ=~ zn}>aL>P2DS?uvz~O=un2XZUmmh9x3;T3zLuR-x=NNUhy>%?~v-nrmh@W?^JW1W(cP zG*gguZf=S>uNPPKpI+3C?TGx6xTThsg9Z(fnX6mwfGY>;)xuWZ`m6k)lG1b3t3b96I{CGEgN|}PT8;m;+%S2F>hU*txS#Llt?2n#0Bb9FJq4{cTy@cHk z7oxC$3DYn7=tFwO0D|QwFG&m#JV%L&;)!AMAUk#7#|q_ytgM4oX=QBf9viC>cmASJ zwPDm6bK3}JW-2Nwh1!(CfFZ8>^72W7L^|RcG90rWKqHW#l;>X55!O+oV``d5v+enN z3QuE>h@e{t?O%}g@Yb(KP1KGx-2$Tych1Q&P6Sb9!d0`?-$!G#{{U?M#`(Xh&bgjU z5N6|^>+HAv4W9!AzlJR1EHw?1jS%INy$QBq3tQoy?bKNpJL^KrycJtjdNfT8QMb*d zMl@{5C=}eXY636goznc=YD<;I5;Q(%4-R!Q3Xv>D!K?nj_UyqNOuo#HYVK(&a){N>aG8(;JGz2DM`NC!-UH)fKQna zMu@Cfq(dl)Yd=)>q;&Z3;etHu409eIpQz~@w4{RYjH_2sv|=Tt)b#b5d&h&*vLq!w{!`s-IVci3(%8emr(1zs;w#p9d;ET?t2UvsnZGy=ztAlxX;lz z4@kjfCygm45BeSGKGcpX#cj0+a{#u=8OYIE1L?eeG#sCf)p4i0lj__Z9cLB*kNtqh znQbc+mQtvvC&t?gw!E~$sZr0>nBX{OxQa|Q_w;Sh<0J9$uNcM^PO&#~ z!g6l*ll5$GF>N0TXWs?aRUPY}VB&?#7{Tyd*L@F-kI#owt*$FLpoQCSv^>ShD)BCO zy0tq47RjX&JQ^?|?9{`%Zxol1fYTCVh9gB-Q_Fd>Ohj&&yPF#bkJ;8zH^Eaxvaa>a zoNT04G)u+nK#M;>Pfv-`oPoUe!ztOP_jR+OLkXr_s%)rgk`LWsY6UJg?!eUFL^*sX zQ-A&VMXd@%XIijw*=2>U!8GE#+N(yHV!z6>-`c-2n=|K_&HNQt_g}@>cR=;14)7-czTY^I_AEgO(4A(TqMF&kUI=pT(~bBY;ZJmKjI4fy=NZ`z1gf?+wr z1<#gq=gt9sL1=JGzyA~$IHrY4O)fk6GnoLRri-8%nKR1 zSn6ph44ClF)XlS~8<}JkwQ`41naFPJ3=Bchd~GvE8o2EiuRAh4aB1OzIYrY~bJ#|9 zAw&Oy7yjx6SXI-y;VQko03udXnlL-00@ql0lX)oXwdJs45}&N0u@Kj*TLbk~oO{nY zNN-%NyS_XnyP@d3^gGnVKjo)N*knUB(7|a#y`iy@!N8_$TPD)ZrJ)JQ@cK}~krE$$ ze@h^$W^zXkC|+%zVYXo5!ibjTZ4!p4PJ~m&LfD(JF)^18j3Bq+eo1iq3Zz?e=%9yy z8=imQx-LEO>M{) zH1WI(wzIC)DF^4uHZNFu6TS38f?Vc_Vvc#gGzD`V&pT#FD-HIFBiFZku?SyXh7Rl8 zt&=EGO`FGu_6m^PFF4ce+3@bjUfkfV<6<8^kj3a}?}DkJyT06yo_rwJmexZmT%8g$4$< z;q}u{&HGBT50w6Qvu2x8WQ+H0Uy79ds~jkVZ`WHYi2BYCgE5P=P-^H(&_1pql&J2oQV^YCH2c45s^=U7UL zWp?y8wi5hk)5I;4Kn-}E(t5T&D7$y_Vy56>I`tt>q4ftez*C8dH^cmh)zGK#cS8hAe8mjwUR>P_cMh}_t&Cn05HQs~9m^h~T;|3#9s`Rp)%mK0&ojCQ z3-#8pRzhwSjBAfM8lJL8gS_wZ`u+-?Bhf4-Y zP))4~VilllO~Gy(VF5X0?VQ@e8HkCU0y3S4huBsgs_T)+P$U4Q{u*@_rl;h)mJqHTl!qkb5mFF73ZMq;jws z(Jphu?rqqR3AnTMdWB$!EJrn5%=fM6rfzignK4!Tq|n|XGd6A$l2_ppZWJZ3yOWcg zeaov&?Zu2=wTv=*ob%LhU$%?^L(e_ASU5YzRGm6@?Aq#h%Zh-njK6V=OTE>$`?gS* z_RMfESE^WUDX`O_`?WByiZC+v_V)Kj3JuLa@pi41B<2Y6eXlx-87c-RATcS^Ei4w%^s!J=u9{)X>u354-wA7|m^T%e z!gq7j+1}@BU)~Tykh-gNoD!OxNf84@X8h_h1uf*i8X!P}Z7x|da(QA}8oBok#Z%#z z`GbBx>ys!j!TegZ2M~h=qGBGo%DH^o;55|=-s-US--u^mS4V|Nh>HuPM!z*?VsxSm zOVQ*|ysDae4Osz2;mwVIkZ;kp!z`|_2@vHG$zGIV7GJ&kOddR=R3^5<5WgzoEQ=zA zya@YtPRo0`zS|2n4Egj-K79XvK?)79CF8Z0s@sRwkrU54tZ2>N9ii?`VuJ?_nsKOp zil5)1J+zyG8?1ogr;3}=c{Fn)h5v;iiDT|KZEayyiSwe7NdYLW3KkD0NDIziEpMi< zH>lw5-QcD&s%Q$_mFiNV$9V?OSAD8vMEgMaSgA4!j(E2&wNyN5v3pRg@8_X+twG&? z181WqMSGQ0vDyIreH(}??X?@6lzID=Gr(IlyrdO>U0z!t-=cH4j&%)F*%`8RXC@1( z@^SSKZ(?E;ZnStW4ux0gq1La5Q*(zD&VDjGG-l)+o-Q7!uxI(hesF0SSlIO4SCpgb z;nF_GjdYR~e_@8qvP$d7S=53AE$LCC@^QKVUG{l}8IukYSk!JzHUvlYstm!3u~2_M%h5)yFrUX_ZUZ{K)b;kAg$lrGSn{+{h-7F{HG@u zcKEMHHP{aYj7V_8f2(!%bdOs~;@*M5hJea-{m_kS3QMb6-bMCQo2spCs-fJ{lR|ki zbm!7SPS^8n?_V$1ets6_xAi;CqktJ6$k5TzagA8cOdHPBi4PiM#}+(&I+<#jxr?0K z&9XA}>C<0y1o2rOwA3_BW4Y5kejR@UeqC94Z-U?r28y8!8=>omtw~g^PyLSSja6Ja z7}^4!OIaU3vfHu7fA)}FJQgZlJKeoXIEo{$ddmai-{1${J^4^DbzPd=tA*e6QZEWG|(Xr4uqm3fA4pPpk9c+Kxe(CB8cmxL<9;nIE7AA zM0(F@3ueyo5RHj}9GreG^YZAB9{gs@SM$#oL5va+83ofFK|yxgD84{*jlUP33pEqs zGpF6yaRPD#x+|!3dwLLVf^R4k&L#ndetM4wg{2so(ZWB*wFD4VyG~? z$a?Nx#fivfeC_b?)vNfX_exP1A3{S2;Lo?2ZEdYFX_A<7fd2Xmzi~|5?aG=|*IQ*} zf@#DB-z+Q~vButR5dwNNqX$ilLB0w&4Jdi%J9-R=zls0QyN!^Rb`F*93#B|BrKBdX zhBw%0+rD1kjMDOD3qK^FVw!Cu7$3|K6|hY{XHCXT8UU>3M#N`B9iUqo6uZRkG)+=- zTwV^lHTh#p3&EXhr^!AZdZ9fSuLVp2LtJm68xYv}6;w4Mk4Fi0jmYMH8220&hax!w zM1lhD((pbzZcxcCxx8ji-u%DUN}~uQo$fV+)Pf(x+JFOn_3|n<8sIk)q4kj61Giq( z2p{i12pQj%-Q-ddZEOpg$nHHNC2J-V7Aq+#PGuzrIEJH>Q_)V=jng9_(+)MtPQbH7 zP!CYeiMdg{Vbhcx+$;aLt-Sy4WhSjv1nTj4LNw~FY$D#23Y{I40zYxSqUV9f!l03vNg(p(@~{p zjTWBW4gF~?Z{KDqdM=&yUz0I|d#firu+5{S|Ga?V+%0ISw47m?qli5auR?}RG8t>% zgnjhl#fy12i^SB_)q@Wlc>4J9nGEUIcdV7q?rv>ehwg663`;TlbIYzX0!+Hk(crml z7m!7a0g!bF>wWw8Px^4{;lnS~6qD?+88gw>7pPZ5$8S5ClvMvLBXR8N&7&;R@?^R9 zvr`jL&In$Sn!SZb(s8Y;qZ5hBxOj13pFT%1$8sLN25KK^^jpJ=h41#*+$$^dWpbVn zCU};z2{dr*7rE1K>~4Xu&bIL6{7u13g;>^o*5CYrk9+<(B`OT1;lId^9=#k641qB4 zC{$szLJiaf04Lo2<_Dq0!Yx&{~1k-+ufT44h|?xQ(4!Qvp9E$ z!bhZ#m2CwCZL$=G!Sr0H)!TV#y?4yS@#kbG^0C9Hnn_uY{W3)jte8s)-pceEwTEFZ zAW4`KH`3W4{p@aPdIUO1neR>%c!VQIJ~%H5sYJw5uWM)|GU*f)r33}wy$bW~kuzk7 zV#ysrG(HR-D~fw=^2pq1uv>Qn^kK_KRInnicM6r+e|{co3sQjp`uRWHdZf0({LeSp zY>Kjh3!idTQ(e96;X|bO{KD%y$0#FKY6}k`bRX#%YO1Yf0(sfFa8T5mhEJc`G5T^4 zWY^e|sej17icxs4fdeJ>(ZE+$Rz9`WE$cO4z*SalmLG<&#M~wAcA!G=kUl$bsezur z44aam=-$0Y4-D(VgC@R#{2nbUHbCP=5+k|Ig2?G6%@X$$@|sUg9pFKY!kNqp%vOprC9k?TOd(O!@eCK*Ks4 zzI&7(mNVK<^C=bk6uzfrP}k`6OZCG?kM2EqAifX3h<9~$_fE7xatd3! z@AK!+4imR*JVlGfxMX-~A#sDbz0Jb5IcGq6xJWdnHephA)M=nt-N4_Td`9b1e(G{f;e+ zq}NmbP)ZLI6&+*0i&9UR)k>`*^uGs)5f~{QP!T7w4ZWvi3F3BLIz&E z!A0MMRl2xl7({~rG$Mu@QX@o*Z+*TC#GqCm#8prH`doWDu;pg+moJ0Tf}bStm{_7p zPup|lOY{LsGEGn-blKFNz7g&h9vo^HfOPr7$*J*9_aD)SyO2?=KRK5WqDsU#J< zAB<$y7Ir-}G?X^5_j+Xog?0FQRVP(dE!wj;4eVg_Hlbj6q%~&D>?|b{tAn|@x$h6_ z-A@%hpu1#Oz!i}hO-swb=82!Upq>W>0-^yMQn9^>p#nnu0mHRaCQr6Ivy*C>KTc|@ z?-NYLr&|mZZ%eH|}BI5cdu8J753v?iQh3pF}it&!D$C8e+Oupd_$%#N_ZfaT` z5JXOZJ~>i1P@!Q4bsYnq7s#|O^-sM$>+CmQfCIQ{ok4@{LjBEW5>>&mveJr zf|h#?V>rOjk;-G<_o1Uk3Crvef$2^b7%IY~WZfBv`oSZm#|#bGQM!4vNbk#UCv4og zeLJQCyDP_4PZMUeEpE}#(d}<<_w7AQNNDr>b`@bFgDm)$uy&v)bk`p24%Zu^K*(Xi zo(m9Du(yMq4n)ou1xc;st8kI4e}U@62~s{eK~mf_e-w>0OnV$0s7Vk+v8#hcecMQs za*Yt@pgGAOP>HpznV3b#Lq)#G!PRP^7+`P$IoQ}^JvjXA;xd3qBSJRzQoB<&3y$P~6 z^#t-+@s)`#P&%0Y7p>zo-@I{y1sIhyFO<)q)6_Z~Cmve|x`i6G2GS-2DDmp!w!-oQ zqRGjB=yDJt$=T`!+TPupdsKJy=r>%^tYthJG$&)`oCdz5AC^!SlDmjjSNaqYnb>X1 zG8EP9NN*Duy>&CKL?NLl`5K;xi+c%v0}XH$pS!>o_`3>Ux3g!@B9pEUw^U%4jM$ys zOreWQN>2SlA=C*J%ktc2%*YJrW69g$YoGBcxu8d#RD4MD(fxvR(I>BmI#eo)pj~36 zlfB|($)vfKx7P?|cj#zgG=s(XdJ?L)ukTOLf|c4~oppQ>BnZxd6sJtk%eC<2YzL_; zx|E-@XE@GvMXKI4^O#b(rVy~=kt_r=Mi+G&hk!^%1$F56rFy1h|Kj#w z7vC6-lk0Wf0F88%%RuLx^Azcv@fz8Uzbiw~gXINv#(h3iGZ`}ugN5W zuy_9?zt0Q){`+r-FAQ9DqFYASy06cyvVXpuD$A`2(3|%0%LnVD{SBcXx!wCxWG1|l z6Z%WNgvw9Gj!qs#?*EsrdWHI;z`(rx{7#B$Sme-e`Jqt;_rjtYf&rfg0pMe9kf5s# zdJF`>JP=v=0<;hOU{}iz?7yfed+sH#zYM?KJ=!HDB^Ku9W27$vuZ5`R9GWqxNML~A{LYjw;W`io;w0wD zO^v%|fx7|WS@iAEy*o}Bmn*WVKAh8XGPfEZlEV#@nWi421ozxXwEe)5k2YzlzgmW) zf~un8o{&$UK1JAgg!5g%LT1mN{k9YMO_Jbq4Y=a+-Ve+lhZ~Qu@@UA$q5rD3fpn3Hq7OTfB*D!;#5!q%QihRv^X}*_IMpz;GxK#@)YTkagUbM)p;ofsdip}N)IT_>} z$NokW3Qj3}1h;y7vY3Ory(4=KFoZ=VEX_y5vI&kKmD-x2pen_CAv1C9&p+1bN>>>6 zMELFD&x?L&h>ymS3%~v&{O;IuZhFtzlr#S&`z}t!uKxS(uCtU^}4`j z6bYqq0+;VWfyK3}d-u+ELlDaV*ks%)ngJ-B{-IqBZ<+tO3Ql3!I-Z=R#G*wwMmpFLwXgfx88 zv}r&2-ZUKy#=@2@4uXZ+)*XaYF`y3A({(TzA#>!N;@h`(^b2p%ls}o0VlqJJKwN?r zWHwKjW_2(|^CP1%(LOotTvHD(De>BZ*b&?avsdc%e*ORwbRfsvXql_4A@YE*PW$;k`s zbnTx4P?wgvm8V4Bnx02m=@-7El!3>QBa#lGF@5dF0}ISr}wv)1n>P&o+{y=Y61-8!pC1Jkp`G6?FoQf{me556 z(FOS1cp(oYhcC-Jar}5GmUfKcagQKwZ30*1qF}Fr|E6=E9vl;rydKQ4JKi)&V5iG+ z@sxQ7S^`c&iQvy&P3 z2cyVSS(vS&sd=!ei@8lfRpDj;6v5xm^l&Y7?fOj|CQ!cL7)5wEEzVn43al4GO+0bI zxn(@bn&TFnVWRv}l798eW0Z6>EHVc&PalkkXn~`nzT_h<9AHf4Y3p$y2Pv<)LYuJl zDM-p)dx(hFOJIyhH9kp;K7M@k_`)g6?cd&bPoZESCn!dbjnX13(9!7n zH^jKADkvm_P9$EQ`{37@r)j*jcw0%#IcOr47s{(?Ye#ojZm-il-fhcftwigwpWd^< zVdub6=Fxi{XrzTb8L$Od0nWmqCC!W@v7lbcM@K4bDF%}q?6V&5_JqZ7o>fgxq2}K_ z${uma8LfAz-;WF)h8Y2IILyb|`VrB5Ak>7s6G=&vP}VcPLg&k}@WXy1l)YIqE=cWW*8XXO)ofy>Hv-#}f^RQ#)oJN2}cZ zikiSmOjG?yC&H4??5F0;x&=2!h0E7nlSuU}5t^wvFGu48m7-KGouFb)O^nO(uk>6% zdesk%7SWF3e&D$1cjLQver!z1w$N8XnJ&mSLIgC6qR*M-UzPBz_^)2j0c&*o@!Twp z{y+rVa^W+ih2)a&)mc~~PME(kCL0!>Fv!sIko0u43kaaZuOz?B)e0bcg3L54oE#$Z3UIKTBEs5qka4z%z8C+}pSBgvT@K^{xutQT&IGy9Ik<^pGJ! zyb09mgHg>E#-%wDZ(yWI9linxyRF~)b?cbRwG<&V3?S?}$M~oOCkQSj03m$^ZcL(* z!wULP#x>OuV*6NaWxW-gsQcpb)#N22>3IBwZd22c&K^A5o{=JNzx-f^2)3Ux`gR@= z`X~zY`})S@&-PNit5qBm(`cNXHq%SG^pwS@xLy9Gmup{zT7ke&wn@H{XN9mYr`ug` z8B_NKC?v-NI2JAzOMA@wU{b1md+Xexq>t}+s^``Pu(lwm+`N=l zNAMPG>z;jVR|=VD=JJSDr-boB<674KsQ+fX#WbqGZXWDX11m0LgCd{*v20h<2M1;5=zu(9rh$U@nXR5c zKb5%A&JIogbZ~P{AzdJAS=A;@vaz&;?dA%br1e13sZ&P#Z5$j-UPi&Hj8hQSU=i(F zr0?CjwcYd6ywFtK@a*j94(B%u+v9O7xb`G8M#juaG=A%_JsE<96#QaoLEgC+E*XT^ zEqN_8cv&xe>EVmsMKZrPZP;=5(n^;ZGeoA2JM6Oj;G&9&KFhQ6@>m61L@OmbaqbaS z!7Pp1*aJxH(D*^O3hnS2-w=em-^Vx3?E5*oj?%e)$8IO-(bpfkiEl$a6*)nfDh?>u>vkEyCY?}Q^ zzIxzdrh{A41&P75DO2*WVA7NvG)NU2!HU?9$&zW8SxmOl;i8b8zJ*sUJ6Lzd!WSvY zBLmJaq@GP|v1=|vCnj`_wFHy2or)jR(Np&;Hi7Eku_t&aJ1f%ISGtg#Kc=oM>r z`SQ9Z*-FKFO&kfGEg?YLo_w>-=Rz}WN>1Ozatv*PsPQSj>D-9|qJsxt54tJ~?O(UE^UvE`b$sFfOT&kA$(djZ_OjqpqK#|6)|74X_xIQB@Alt1z77Ea4cjo0 zqiB3??m1j1yWoVi{r}93oItLez5jghL&n0Y;f_@g?%m^zZX`M+?1qC8aqmq4+Wun( z5Ow8kW0S(KT$$b{andp_6pTzql|aHcPD97ow2Hs_%^M0%%2UM*A=1kZV`mz6JwsoZ z(mNgg9?RB+>bSntTFGf?zd-CukHyEwyDsk%J#6ejSAhRa+lje23(|KstoiId9{nqj z9g{Mh#&LRm2mjbM$jw1Ga*O^i^LQ)6R1o5Lzgi*6(fvH91R zs#Sx>*kaPjFrRutZOJ6;R=<72JK~@C^qR$zk)Jnj@B+ez7&d4`I&d%ov^6soa`s=P z6t7y?or%mPsIBI1Fjf{)umREM71BJoySjccj?TW$yeakm52-@*I!I;Po=NrY-mSU6 zQRa|woh{F~6UPc(f05_^hpOrBFm>~mSb}vJyNsXG{*W<>@{~-}#0+8O%fC0uw7mvl z?Ikz~Ntqg(Ctt^?Z9$(zp*oXM%Z#Mk(b->X^QP7_yw63 zv8lPU=!OqvDb;Ce{S)Xc9Xs*&wE1np#Y;QF`ip1ji?wxoKbnWW2ByioN1-?Wqu08s zNHbI%GxdDMyATUj8V2@OKkj*7c*bl0>Y8RiKC8NV?!{n3l(!=wT}Q%d6&r|9cAsdMcoL8`-D zb-l$>S6U_PT{r$b=(n1?9ALgDX?*?RO(TBsF~~+NW~1w8*kq8)*j$j*!oc+Ydac## zP;|7izIyoF@xnYVr)xj8h;vAjY68igiN;;GTk@ud1Qf9;JR_rt1InH6m++M`Wc^pS0oB0^gp1+nNK4Pyx^fZ89AV1}p4nB`nW3Rn| z2rkgM&jf$`@PWuV<7f&j@W}Hj2DtZriCM8|#~B0l?<%uuv=Tu>&vZ=myts&@*nDoR z78C`NY(f}V3-0v*czfd-=XW`V{XFqMq)u+sCN{!=3=?J;CMH+^W?P>ia{9NU*9jA$ z{6^oT&^!A^=&KDfe5E=4{=@>cf~ey)i^khS9F}!?b2>E@r@~ECUph}4VfaR@uq^Q1 z^ZsMI2|>X_+rc;V)#MW+*?E7LEl-ktpKEDpO#tHu>)M5#n4;(0A zQdw6VeGy+hS|_~MlTMy2`xqHA9sM{!;s0XqJ)^SBwryQ&l@S95P_&Gth@zmSh@yb0 z41kg(DA9xp2ntBXu(XgeU;qIVppvrzM3NZF0A>-9BuX%VfFMB>;XG4o@4eQ!=eBm+ z`FC4e{HQV@-y7x}bBsQE@8d#ykG1hDe;ZtM_h&nXY$8_bynx9%uX}y(kN@1p10%zo z{_s@|l^VwLRB26N*exEp9y`d#?brHL#P%ItWBLi#0OxYlVSIy7*UW4hSI_MPxw-EE zdBQDKsqNzhIIT|>6_oXa$!$bp6^|WH}sf3cb2e`L^H_b z$lGa7){n>gGXL?9y?gz7zr3aJyWboiSn~cjh1gH6uCKS$*Z+0c(G7d_lsP?TIac;` zA7}vTeP_1^J|=`U6JZ-o3E1xQCghlihAF}=U7Up^mn^4gS65&E$Ay;iOo;5XIu)WB zfynHzCrcME?p|o5qjR`(9te|2u`3SFSxQR4$NV{1F!W&px%CSQ4b_RO-MyZMDXo(` zD?=fcR0BjaLvr-Z*G&9be&Da$x2LH)$=JO(|Ia>*+gVhU9J}yudC&C>A@4ExF7HV; zUWJL9-IvSh>9Zd#@3X1q9e%3>EIA`}Rl!gXQ9E@IP0*h%rwsxC6pqaO0wI7`9J1$2 zTU#*Rvhk`SVchVejdZaUecI9M*p%~v8a~h_7J+uX7xSKyRd$ieRNApvRK@&UAr|9_ zx$jfXOO;rLHh=}nB#JVQuxSq`l^j5RIsOB z;h60W6uC6J%{qlJYwa{n?Dvc%yPa!D7n0v6qNf2*KR18}9+F~hLL^jOk;Bl8fRc#} zZ{nw_(KNV_L;Gq$cQPnX#u3_xVL))jhqbl|T86Ia-$mvxQ&)GXSXB&tAq%!b$^!xU z^!;VA_K=7PHuMpbmvWtVi`^bR!iCB7%GNPv21MN-jILM&s1IbTR&6z7%Y)dujrSA`cXSGAv#(H zw2{UO=go`T>D&zk4$g?9tsZj2qvdi_g86@!_Fd%h9iJ->6A1Fk0T$rChfK4|1>2>q zDpUOC%^Sdb;e=Zm!QphoXV08jvyQmp%O6c(tNh1GJ(@>^PtV56Ud4Sk8*0;b%I&aj zpt9lHX&vu#DOnEB{u~kJfaeCS0Q$v8^M9qKd7(u);SxNvoL^5yM&kCFcyZdNY~!J# z%1>FJ<45qe_Cr6ueop`Qyh3Lem&p8wR94D3^Z}0@kvqFWN_yl-^|gQfDGIDiU@fS@ z$Hwb)P|FRXGI2444?wB4+deMAvoSsu-<>~qXgpjLkVaQQU{2rFd-To#upmOtQ*LN# z+6*d!%vRwl+*Mu?=`=ILjFN|U@^l1l23vTV&i4aSqbCn9km+9%7A)?8p7@pB3QY~49M;t587hYSi`x{;1&p{W-3fWiC+ zn#wv;tsP8obja2kxK7nHUehYZc-n9$J+?^hC4U~+0cFe+kM71l21(R!i@9Ez;cNRii2UiCh z`9^*C4_0gRK&%NSpl`i;^^xx*AmCi}^qDh*1|RnI9Wi~w!H^IO76khM*Y@Fq2am@oYfc-Dd8C+Q z;{J$Zumpx4Hv$hT)jS9DA2oDnj@v%6FfvD`+( zVu~IZq>G~oy)<4^p=SHRyJL7hXZC&{*4X99kRS4hY4*w{5i~t<8W=qqbS@Uz6`SEn zWWc`JTVL%82#~Ibpo%Na-r0#M-Uh+L z*KWCv&c?X?^DH_E!*{H+$a|Bn-qvAu3N< zEzTq~wXsUxOAlRE#rj2vN8U^-_%HEDJUISzd&{^pXSO!I)4M(WN~{$rkNwrNk&)x) zW0>4!^uixi&v42#0cD@m^dYO~b*dOuVd99=fGmLHGiUEs7ngpLlAS{9DF2oNan>+e z&^@|$M{cyLWB~mIup2K2)A>hVDEBxN|PJhatV!_Z;mgQDzqR z>vfP}gc#kh;5T8R$U$f`;s>-~2^$h%S)F%r#c3QDje{eCu4ax$Lr*8pb&E_lhPlf> z?+;y+2ZMh0C`Mejlv#fA)-d(Rba%$uxWPSd%r$><}`Bfp5nu!m9zU z@o%846o*5|=15%2U%wtObg0VuyGLwx9-|x`qGI2?LG7SN1m1` zGi=z?U+Hoj^uM)~9|?wX;P7DvHTdk=voOV5=3fN>hwKjM=yMI6)Y~v3qZx1W={*i^ zq+(PCQOi#m8UDG(tokkPkz1alrxFVj)DWy;Z~x^!Lpwk=a?z< zI(hdLM=R z;qa2bs8H!Hj|BN-IOefq>+S9FH??D?7EvF|w0(vhd+P6k2Sbz?fTtO{xWGUJdBLYn z*{)lccWzN{UIKd@0P(rYA!j`^vl99Vi^j5Gm1oRINbstRrEbB*;oMOgPPn_LU2YVx z#1GJfU${?KQVOs2%^-)py&{A^ICJ~ijebk`1z%+cNYl|86t^FyD!5|$E6S0ha(e;j z&0JJyn(rF-H-D_l>ZVF+tx@M^8k1hS#XNvgjE?v%_ zvm3zF#~sbph8+(+efo451%7YJ12E9LqgD8ZBmek87V6R^9vs8^DBCLAv-OZpG3P9c z{7>y!3C|GPLo7QHE~@u|KiKMAks%O(^-&6FFjt&ey)(}0P5>Z%Lq>g93n(~X)egRY z^u!-5tu9?~ft&V6ALcPq@plMf+GgGT=hz0c(`+_wbS?j@S7Yp{Q^hpc)&~nW|38<{ zpCI+zMJx@zoC|0cF?Rcgn+A<7#@w>U$&v?2c*A|sgen7Yc>n(T%xuVh;7IJm#`{C~ zcW%OuTYT*z`P2lhA!vnvSfZ!bfNGZ}nxBRde>qzAyX22wy;{3r!<+j0EttG4mxDk~ zA9INiE}W^G_xBGvGYqVaLXBHAguHqtjhDeW4&BQtM24TRw2#*N9}oZY7qV9pP2P(U zvVhtLFwQAQgQr<(k|s$@|27HY>KXh0y25#?$aZ0LX>g(1+B-xh)mqP7Y9_a1BX_Dp zhX}|>9k#-X;v7MJoc>>rHrx<<7QJJl(Jd$b!s|!C;a7Y$_q&|-<9hhbE|2f6)9-(Q zXvFouR@MJc{%T3uCKf>QM0gZ;Wr5oEbU9f98ndbc_WJLo^&jpVcT~Z|2!=*D(dZr50h7g((;2kp1hju5C%?8R2x_WXRc{; z)ei}jSzBji@8_`2NR$1l1VAx&>i73s9YiL6KXk5Tt~S=%=mK89dNma+5ZIog|3szH z#uV#3(MLFUl-!p_b=>8~mt5iz}9Z-Bmo2` zADp$5G?4i%M@DOKPoFRRNXhz};vP)vgAhGq?O#0!*4#kvuDgr0H4ky=wsXAe_hC4* z>G}nGKX*U!hq>RH{4x21<5DObdC-`FG6)I;4}52PgU@M;S@f#L?jZn!@(pY<($)P) zv3pyK6JX#FQ_Nu&bjN`CW|SS1!ZsP=ZiJ{bw)0MJ!NYO;0ZE4Yg@)F%CSJYzNL5hu zu$v9thB9h5+c^hp?yBZ+y~Is1*l0^5=>oM5U}GC6-L(7Rez>)hiwOT$T+U_R!E;Rt z5C5Y!cIDx80apAsFIyvnqWRx>*=IujmH>^Gm(PXY$Hs>n{4A212^9Lt<;(H5>qEq- zT%W$be1}qt&zv~}?}YB-e4`wLHK#q=J`_&xm441}%&qj?H&j>a&(i|%i>Q3_CXyD# ze8CF+d#-Jli!kn$QQ{R@oYvjRGyI#H?eeP`pTWIw0xCX8{6^8hBhQ1BZ55y|d;7*F zaH+254ngY7Oa!3(tJdFP#CAedTQV-E+Z)QgyY>}9=5L1i{&N!+4*v4x3#>m?Nn>OZ z&^R7*QdR~lJewhm8oo3mJc_CP{R)qj_A$E&dL%#}u~3>iu?b`L7|^5{}B?OfxzdjgeeZZi78b))8pZ@uxQXZm_aiv{$~*_jk#>EzHcQ{YAE=jXJKd; zD=u|x4!a!6*U<)+Z5B!b`mh*UBkh1tYg2f!iiBVbGC`zo=ol{MuvnpHuRm^z=AFW8 zd2iP0{y9;n9%;He80X>E>-D8+-{24IST;)6i7B+45KXQX?Vm2Xy}mNq$8$u%a`*%0e)&mk^-TQ^Ey(vaxGS%yjRilC@o_afMFq83n$`d2y4up`KB?~I>t)feYxqTN~4>I`8T%4QZekh2R zF2E~=yFHllgq9Ahpoljsb`Sfv5ooV}%^t_>Oq#x%=2LDl{}I8llTz}dZHAx0PuO`O9Cv$G=p-?|=XofK77oPWa#UvkMG{s;jN49A4Hv5H5*nduB^8*uB zPG3x(AiDR%KtTYB9EoR}Tmm+Iri=$9~b{}Hzx-}zCCXri$$RHqqZ~X-bZF$cRiVJW0+*X)A*Me zUkR+Sf~`hMGXlr0>tvC)^ zOj3qTUA+rxDooxcYl1fiBIvCw^hLg8WkDZdSwP=+W~x)}v5BN>6=gWl3{csr3#>sq ze|HIBo^>~*y=piL71>cG3uxM@akAqo1X2jkHyaaI@h}-SWQc3^vxzFQ*OvIo#^4Ox z9U#t4dCQCQV}>HNIw~)>;Qz#d=Fm-EZPm?x@)8m-(G6oG=G3Xtm(%`ldC(z0a;X?%7&a*14RHU=&tY-HQ1Ji^YTR4{xL_EPQeIoj za6n#Tg}1-<0ZCH!s*LP5;)K(&@ejtlVjfnj;n2VP&iU^P&LY?{x3 zNzLUDdh_Ncw5b%G{e6$0Jn8qg9evorcnJgve>$sQS%zCO?Eg(LkVrk9T`r!#@4w#5 zZ^`e!e=KSAi&xQ?k~LBZIZRZcLVMaW=#|R4W2Y61z_lQF>_100Zv#kNTn$Zv!#Zn@ zo&F7Thnt_OmTBd{E%7SVh{wpGv^3a3@;QJ5=)>tSJ0KX!AF#PaSGA!Oqo{&Kd!C{m zIX%oPCp7v}i&$BCemw9;ckdqg;vm+b%#Ti4_yYSOOZ9ky(vRLiZ3pvuUy}BTisG|@ za503&XTNUUCE}zQ34|?2HH|Ss7yYTR*hR}nWvk4Z#lt$KlgjG6n3@{ZZThrnu-~WH z@8v+ua;WI8aChh1+>@f64yMW>PCLH9MKQke=(r01)19wB9CQU0(FzzeA1Dznv}iTG zz0@qfN=7<(f~NMc=7xqbbH|?5_}>`N`SOz|3p?<2hR+^8tV6Ii-0puk&==)3nVvKa z;T~;{+wL*kukNS67mHb@+tEJoze03Oac&?F<($|zXA{X0Xp{ zLRu+aL8LxIOMC0|iM!7croL@a#*pE)04I}Q(OF}{M|YTMc!hCDoqX$Fp0Z$vMp0qm z(d!7oKb~l!>i%wRsjH!pgWz2`XWwW^O?G&135jxhj?Wgl?Iyb0_D)-M45~M>ihr8| zwa9Rl-Bc4a{%#*v-+rLOu~5mV6kz4rW9QUy&l2pP|{ig>VTovz<~qxYl9b@6|e=za+1s9Uj&-!73sSC^sJ*L z+ZsW0%e8Hr8yn9pTDE-oP@SnsixBGrgoxfjcevI4HpYH5A@rv*7@=1G8HG6jnn;H)!&}3E2SCmE}02$PQLHMR(-%CQG8nShJZLsUh_p^(WYUEqA&GzUe z7}dP4{Fz&HYBx$S0<(GSKPX^mpS?5)pjG8K8*}CgPUeUa=1wYT<9ci#O+mtChUQ59lAWTq7X1zu*rfU{n8qR(|`gl&pRX`NwQK0|=9 zc7E#gNDc3ZS>6FxlV|{tMC#||lXqzCy~%RFafcmLVBu*8&66Jb&bqX>UKb?-9~o|tEA#rayug=lcl&VR4h45f zh$Ch^a)7k!JtNy*TU%O44J`Ho#!d9G~%FkEHs?O4;MfA|F52y)#HU#3Zq1 zZQ6FvzTIz@x|Y?pxHN$tPMM-}b}qPstW{*{OOG0?B48?yI6N1b6WMI($SDU79crl* zYzFneVw<4&zsT}TEj~GM->tRq!xhO4Fv>kOm(;`r2bX=8J?t^ngiTX*0{b z@@jt%CEpRn8pnZ|D=w6uc}AfuMaB&&T3-E-EQU^UBW(w!Tz%K#SfBYxn^dHx1+)`G zxyQ~kLO7!AsUvwMBOfZtXMC;8;73u>51+~SfcI<%2`8!9jw66%*^v ze%6gCF*^9=4~rxk>+UflW-$)C_@A#`%eK3+;9{cC*NH|=a}!jPJ=b4(v}0MRG;HS1 zUJ&?OwX&WAvuk-=u%EQJ)+M8OYYQWl6q-$3GPXmdPkf7^Xm)r7?_YWdvjRfQ;>tf8 z-irQf{WP^t_opXLzwfai!D#2_*FMUp9;8lrysucp5!LBEzeARo<>g&RskhB@{pQW_ zc}HpexM@7-_!Qc?Z8i$HBBQu`|DcaWwn-`>GSbo!Ti3=&hmH5Q#$D0A{x162;Qeam zWT$s)7k=>9QJ>iCy_wu5{QZb%q}yj2OQk*;V!KtH2uFc5=ql@9Q_Ydr&2?C><5})x zHe5mZa%1|^EEK0w7~Lrlu`}#DU;B)jJorG~?Tq@X#r|!>#Tp|02=q7}))>FM-b8U& z|NdvDwi_iC6gcY*h-;m9!YJ+=EFTVs)J z(Mr6ebS$|e!!|4GhEiDKpo0*)uib2O3O?D~{=4zu16KEs|0ZyUnnYqXy4QNVN^=#U zY~O7j^BlHD)R$GMb(xtLdl58> zrF(B1_a*{|{quhY05UDI;xm{dVT zMA!Ln5Ve*r-CFeS^{g+X?kd5i`a3nPF05o?Sxw8trfWY-B1O6HpPydxaC|#===s8D z=1aGm)>jR<9m5~DquN^H1UqqOh3`xNW2t_{7p=5BJks-S6WRl3y!lKk-2A`?0MIu| zLGNh2aQPp$z2KA@Hq-vYYi~C0TaBUdW9#=XHcl`J2oA1Ib}0XApH;e&yd{+(m0cNI zn8zX|EgjHYl3KPSgHyzQ`u4Kwvh3`R>hgJ0>D@J*|8&h!h3I>5;wmQSp4uvHd zC%r^Dac`To!A1HeJHCBMSb5=w^Xin}rEZb^JLAx>X8)ed%uGzRzOZ>>&f81u9^F)1 zT;Tj6t@xZ?!39Cmo)qKASnPDrWo-l>CGR}K^BzTx?um{j#yBZtL8$OfaB9CyZ3yYM zx$^fV%BSp*g^-b7s!607yq$f(+3D|6a_IWbnuOHcXD5bOdi|!Vnz<~B^nCxksqk^S z`Ys+6efQ?wdHw%@Gf?7iX9NhVeJgWhZaas$#%Yz2StR}UZimMKaV?44qtK*UX zlaz}eKW;5Jp#eQDlZWo7opbl@R)ve6l}DFkhAbKoz?_wD59icx8!=L`=Wfji4<;vy z<0O={q9hHYwDp_^;oZ7vnkT5q~3IrmDPM`MoM5CxOUwnrz6mD0Ert7;vnn!M}W zZQNpX&vsinC_T4aZQF44*8{io84nj2D4f#7Dkn6ymbzMM*vew2ewFN%f;BM%Mn`S3 zERTx5u0>N}?N%{Id(I9|WG7KSV@id|am<>E|J zzhb+oC$TI3oKSP713byoA?@OG7re&Luz0i$EMDjS*ss-*>x`&avI-Qhqqk7ez{!c79 zP1A;7q$i!I)r$~U*ig*fs4VLA$hsO{zDiD8I-UtuRtjH?TFMVhNq;yr_FD5Jg_ny? zcLo0|>GM5Y1<^ajM@wu>8>L|dS>m=<1PA4;mseDDnLT;-?4pb~B1M7o9~pVl=6m$K zV@685%^GxWS%f|mI^w5`OA8^(T#}kRd4+rMytH@A>seOYeA95hg8rrnAbZQfe z;Yg`}Yg%zf!M@;wqP1R-evCmZB&u0<+e}`R&X93du>17Kkd0}}l}isrx+)AI%P0Go zSR<`xO}dA>pJ_p@<@RPn)`9BgaJJYZwbs*I!rYE4X2FwIL1wf~h^W})kx^QAY=K0` z@^|k&?vs)oTpZS(P}4PRGD#2`)a`g)~dVjJ9{=HBcOTz15vX=WPmUxt0t+VXppPCzDe?37MD2pPBS z<@@ia8Tf1QX65&`)IuN=hYuW>lv0QmHeK=T_`{K9sI69n$P5~k$G9S$*&m)o@K<7t zy8j@pMnb2kE>dn!hrWYf$du-7snT`O!YrEps%_lH<@*f~K53)g0XEm%PEJ<3Bk=%% zU4iO3Rp~J8n%g}UXM`u7I8-w+S7B zepc)CvoY!XV2?H6!IjWVZo)wH#*QqYIBlve+21bLyd!P^)>e(L(toPm_{f+wB%=lQ#A9>FrMoRSR<<3P1E0dR-*X=3XEE>$g z{oFWShRb!mwtNDUZ<(&9Y?rwy*KTUHvRiYn0L`j&UBBcOc0WCVpghG#dzO+&j8dPx z{q?Ye9x~rBKx?OrIb@nSa>a3oX=&B*6Nr7`I?CX z3!XH&WSCpHc(HX74c8qE%Wg|caA{iqn}_5h$8W2@9;s0Z)1R7-Xfvv&dygKT>T~Cz zxJWihs0b`6DdDs+O)$FC96U}u?eOJM4o$OzAI`{ceoUSdvg3<&o2l>OOJcnA;)-o6 z0qE8pR(q44=@&+^H``9|e1}M0Aae+42JwI8Bv$*i9-1empIEQ*Gu@Jv|9%%er24gY zXalC(Z;O>lAfw3pY48Ej?y$-VH2Z2K$|=WSPrbx}0fY2~^F`Jq)!(fgGn%}xj2yB& z?c2wUMEN%h6R*ER3*FVV_np?-V&kYh_ZOQtZHlh(is9k#r9EAb5gQMirwq1N=@!P} z;N$AlwfF8#vFzVfPYO%>SIGc4zWN50!w%{z znkc}VkKP+jj;_{ekV_+<3Jzfi@A>Duyb=bED8+kIg-sH?``K~v8q1h-)qqLXoJpA zQxyGknmDro-Df@65M59s+CU+;XC0I6ON*Q<{A9Iqiw>3Ai{MeyLK5Vbr*K$B+84lz zo^M7!w<)&$-_Lg1v|zyv+MHTy_Y;U#GQNxNC|KxBHSxp15;LSL+6PGy&P+XX6%5rQ z>!o#t) zw3jh7mNu7Mxv;Dj7qCap6TT&+zN}XI$@@{-p-9UsThHe0YUMVsBt#lO;qzf<&#_m* z|1fVC9NKx3Zxx(}Eg3arh`@iRHQyP;!Eu7IAvG<8(g(qF3Th`(WG5bo#ZoY{;r1^h zEw)i_3N!B$U${^Co+2zw2!aE+gH$lFc#+=lIWF;eivu*9?@xbpWn?>5y{G!33cB&Q zm{p{g&PeFr^)X}B&)k$p5os{IJcF5vQde=M>i68~jH_1mGn)1C(5_onQ=BaaA zUaU)uvkn-C*>r%hg+pmw%b*%l@;zsHe|#v<=KW@I(9}4_KwGw$Z8m3TM`lGJZ>~qz zu5M3Hu9#ZACOBpY=fa!WLobZ(nRNAw;J25AOk-+&fiEK9Dn<{OR9EpYXJQsx)eLEQ zUc?v?s$NbV=1U+M1qy|pt2FVh>ZZq|qhk8Vu83UbV7_n8%$cqvZM1`@G^e8xh8lFx zHopIW0k4&FhoY{9jB{EUo@1$JeHLb`xdmTH!gvhEHbI)s^;xaYV-4>)Xff12uM&yR z1uNfk^f+c-S<%t2tPedPbIX&(H!9^DN}L|0^}CLupfT*QdbLuQk_5QUlqbj|XW13h zGzT0xeCMyfn5b#gCR0DYX>#*q$xjb(uAC(st3GPU6rgG+)8Qtx{@;ZiPG2s_+jS<+ zwwDS82*d@MOb+x*Ou;urB*n=Fn43m>os6vm+=}*qV~{w#&+H2;CvUiv79Gt&X-gW$ z*?nSx!)c48&>6OY#pX0w9vl<_V5;f3Bw>WSFxC! z%jd?(apJq0dt1}d24DKjH@u7FWak6pW!^p#`xWAgY%15T;6$n#H_8? zW+)6?bRmAw<(H>L={)RQw;ny-g6uW>#`dHIJrYVAXHR+Zb^;r5@{SlNF;(Xs@q8qh z1kZyyhl{~3sUI4^42B||36XlV=4D9%4 z1F6V_rn4BWT`snF@;pZ^N5ut;s@^S=W0{l-5`)pxs_+|%-4eBKYT=rs{^gw*2A;bF z(iUi7W_Vpr2+wj_R;~7Qg>)vbtUNI+xwuw)ov-Y<34tji%1j{F*(L#ISw456xmMlc zJ58p~Obt0yI*4drU-qY;ucOxdi~unF@JyLLtXFs5nwi#eSrj36nLp7P_vw$CBCA7a zcWRyQNu)%Js`&hXs8KD@DvrfSCcbV2aXqF(p9g0m$6BYYTR-AHQ4-Qfay2Q_hYt{; zgN{6~0iKOghmI{;vLxue6*zoj+?VXspAk84034={jJyFf^pnW3sb|c4Tq@pt8Q2%G zW;OwhLxn|4FLO4dNa+Y`BnTG3v)S=FbH8n)u1~z=Jy=RA6U%E+krGkyDtDf3?&x^Y zamCB`tWh!s#zj=QY~hD*$!dPS|B9l#Hoa}8d#SU7FBN`Brfa(zFpU=q-BegE(xYFx z^e%i7>F%ovVhwG%2%4bMB{iKQCK<&!*QSN5Ry@a}AJNlqsTr!nmu#7KLV3%}56>bC zzBPzyksUzd;1*R&!}l;RkgaZB@xj=_y^5ZctinU+H|Ke#evR8xH8pXFop)=^Ark*r zS|t9Rbs6=~Y*HH6@VTZbHUY&06*O#YszHnZM%iJC-Ui8}Bf{_q0JX7-5Wu#{TafOf_Eg}r&dQp16#@^`ua~nW~B9>z@s5e zD|5W3Af2~-CMymQ!Q$!5#;!*t-g?L!1YyXtZpq(&YV|WgU@o!P#7`FP;x#UMQnXfQ z**u#tB{3f{XF;1hMm1IyE4 zu3NgA^wB(L6elnXN%ha8k%oPW>q9S=Wxz9bDbfbfnO8Md#Qv&*{ri8sJN7UlpJrZP z;?H^kGwh0(9Fs-M>16S^MF5t4cMwnj;*L$!{PWNuv783!sGiNYQB$#q%Lf4|mFu0? zdw2g|eyO=U(vFitBH+@MHi46I3L7F>2Pjtxg5twO7nYDYsn4~7O-eMX zF&b+X-8toPjdgaJ{7mziUtES~6||<7N9R{h%g@umy#9T+`q>kSbuX!Zn8$O$XVi{a zN=nJkDu55j)ZY`jDTuP4zL9nocyDTuV&@g-)P--*M@83TO!MpiYYIFc60!QmMNR_t+%a z9OJRoTy)1i-ZuqqGA{01(;-tTgJso8 z9*}dZDkMX#}xR??luR$Ac4dL0myY=bM9 z-?8?tTUUVPu96M@Np~cCxI<+?K{!mi?O?#|bqMLFm17NJv1IsshT*SgCW~sJi+td% zweB=&`*z<`aT|Im?R8_rpe}9?oO@m2Y5eZ_Qw)L9lE--WJ13Bx5k;>7lYTW0NA#6v5Sj5Z~yOQf0 zzx~{$%gA+x!o@C>qyGz^hPy*PbEyHX1yPw1Ei-21zdujSz$z9ViJG%}ol)%v;P3Ln zbKABiz~R=WJRMk_b84pz^F?^`4M^JqQER~<91dEcG#og$azGXVN#gtcdTn6f6KMA2 z=JP=o9>P>4;PI#~(y#y7W8_wapM&5ox)5kYY#OF?zPJ|ebPa87bBWn0mj&|0=^nfow;jIcC{p*S%7Q!K`78_|@W zIZuiEjRpu6YJ74>m*~-St%P4Y40okrzC)sD`qaby<>9ru-vMNQ`{S+`kCEZw)ge_R zYc)Ud?I&FahH56GW#hT3(x@95_)laz_%aFt{4dIz|Mc}ucsEj9?ET+(%de&brO}HJ zv&5OF<=9xMp(iEym%J-hBYVgwD$mfl$4>@-iWV(Obf_ajzR$fZTZXoFf2sZ9Lx&PQ z7ZUOi=rgs;C_k7-*tzKYA{rBK6vr$W>7TcC*||Q&q}zPmxO~IX0W7ayMH%@0YlqK3 zG2B3W?eGy#M11Wk`(9~?U%qnvey`$}pGW-5zxvO&{^tq&=L!7h3H;{?{O1Y$=L!7h z3H;{?{9iqRCkD0{r*t`EhU3ncM>{(%g=f)80nDzKPna$WX}S~UPhV1dX2B&3cz#0jBW<*uB-!?^ zec?=V2>~UTZocZa_bD|-mkCqi@=fy1qYc2Cld2U-8ymlKZ$z&6f15TgH+1D6N71W< z01#JQ4ThQ+t0g|Ii+y*hx?QoqF^Piu%YZu(Upw~yc<#9y;F?kbJ7m<*#EGta$lulX z7oF5D^9rGIG2iz$!%{}{=qgUWD#R3gUHkhR_~pkr-%CdEr|ta&V)Xqhd!fjq#n-=m z>)$~1W_nv{JK8@3&%qjJc03SSK3+p$W8OYKU#kZi#We#uQgguCgvG~yAzVX!a2^iz zdptvMjEyHBM!*kSgMrW3AWuTe1(DSwOC6{Pu!xEYJ0oi$g=j$|mj}NC+AEJ+2UW)1 zyQK4|>G=W+;8UzYAz2jCEmN82M}1BG&!_VBbO`-rerV-h#)eV*r`qJl0^FD$_rXp-P4GB&|oQtUB&brsYUgQ)$fE! zK}TCuO$%c3s1T1_>#&^lCOkxF1`sIWQA?j>1O$YePJTL~#%O)Rr@Kzk`$Gtt2>b_5 zL>a25zEbKI&`2Lac|0;EwbbR5&ddAys2<=v*dbP+t00o-I_!osdbYv&KPjEch zfhrk#PnRF&_0F_EUE>0)fagkqhOO!C_0uLM50{eKR$%Vh7sG6-U&B*#zMisi&;j~R zrm9cPz}yW0NHQ?WVO79f18*Bg!F%=_0fp-V9boUypG1eouyp=mVGA1`^zo%8%Fq}Y z+w$Xa^mAedpZPuQ$YVLxq)U@DVuB~j%U5Ia4!5^X!fCHX& zX&ZTQBSXsNXUu3W+!$(y+z-UUGGyjo{$D{5yy*INd@bvIn42qa`;|rD4qnRJ2G=r4 zn!R%W>C>lS5Tt+&v*d!GY-&n8%CpcpsT2d$O%eamu2nE`K9?V$eRl}dgMLd@=Q}!9 zSmV*m{Q|j#3cV?DfaK1louCT9~Xm_06d*D192P_ZUS)4oW*PA&g~l zud{7R&hlnm>DZiF!p-+^^lU5KKd?vHCewyeInf>AtYd6i(@tn#2qk zKWJ4=JDzu)KMU3aSb}Kkz}5^^nsBLbvuLXFXUwgsDGrn+lE5|k3>t!7C%5q7sV!Fv zvBb5^iuh=a(p}KzqgExw#(Cx$a|-KSQhU4oI$7!9=li z2y&iKbS!6Vy0B6Jr=f4tpi_^Swtnd?-|)S=PkQLYRV*}&PNOyTYOX+EqAz@K`3ea6 z{+2-ipWUx#&k5G`EI#PJwij0B7G&rjfAB^w#I0P&2sCVkR)@fgj5KD+UT^P-nJ&gW zbv`hKJ)6Q!7@Km^a6s`YF50O@oR>eJqi)XA{8NR$gqj-%5yX#6s9d~k3et?M>_ zsg91$(xqJeC^}^!g1_HLTSl}D!5VW8Scqh0>LHmtXyaOUs*Vhx<6RP`p;LU#deodsjUkv$!0Edz=Ud`jV9s+>9_DLbe4%hNAq--P`U%F+V{IDm^wmfgSDae36R zVd>DaV*3uC*sPN!=q)lu8WueP_F`=1 zYJ&)UHQdJ#o5NzPr%lCjS7Tre>mfH=TeOHQwi!N$-Yr1-&qXvtiosI#i$6R*yJx}V zchSqTueH9Jp(MdGPfhni+}j7D7ivYA;#DGbRbr#zzRn)_R5 zI8WKiqgH*%R1@#kXL8ryJ?PX;G4>}+?)na|N_($E+=Z_vJ(S` z4t2+2J+%jiK-jYu)HXP>XHLuVf_9mcbVszT4*_lV z+rCWuTao4i^h`YZ<85C}*q%dVWTGF(TO?&e){|R4afvcF0@!U;8!~S0+-%Og+$o(z z-B0IdJlgVQ-C;E&sFUtpoU%R|y@&+24}dh515Piz|g`#z2{PegYH zd#JMbr&l9Sk`$61%Xg;F+{2s3DLp*=pMfY`8H7wj+Nq>2rEqh^!x<`28km5ZvTV|j zUc1j2#nHr-89B1!eN?FY@RodIOCjcY+VxD;%+=R+@j@pAEu3x52}Tl2$TWXy7D4-i zGoFrZl-$BqGwq7PPwyk>Y~Y<(os=|iB>xh!0Vq^ctOvM`lYnB3}a3MNtEIZ}%CQiBfc`e$#JEL}*J^hJ~ zrfTwn_M2Ne$1TjHEN@r~=XV?D_vfV82Ub6InQ`3l)+R$iV$N-nw^?@U9ml5hhNqMB z!SMr%vnvkGxxe93L2Yqui~i2$Z zzdwEJ>)ozu$0lq%39W&6l&b*G-sG$|sk+CkYnInZb)^-5!!km$xS=xg@X+bEGqfQk zOfZ%Ra+c^;*7$b+6Z!0@s(6_MMM*=?8EMdJ+@hLt>goDBvob!@j1HRpHGDUT%!Chp z`}MOxO|*DL;?W7bw9N<UTxluR@rr%{8?I4axjrTS<|39H8Laby9F=>3y_(X`+C_kz~^F zsqiwYEVI=H3?DA`!^H4ZB7>OtanC(q-yk{09-UWJpy4=#XD3@r<251Q#?XEZb68w5 zvcj_PRleZt+!t85iOD5DUyt#-;<2f6ZTKZYSMQ%`Ak3z z>wgYr(7PPD(8)SqFJc`wLC#*nI#`aj6-mEw$l$K?>D|K~GSKj3Y&JCSgstgMHW@7a zmG7X>Zjjhf+8@8Qk2fWQl4r`wE;<{^)~70*WL-}Zu(HEZZ+?HJVaw^bX%?A29UfyP zjfFlw%#F!3mj-!HoPlLWZr-d+-Jk2Mecefi%Kzs|&9Hu#Dwoq~=N(IUjv`YJ{cF7+ zMV988divOQ%BKo^%Q$#){R`cfx;rkba$gE-$dZES=}R;PrLZ?FT<`B|?6U`Bi^ zp0K-UD|!^$rMeefNlGsw2O?(*RQgoPzLFZe%IMFr-9k4ULY#_S0oC@LImHJ;x_0j_ zk_BG%prP!U}wCFcNHCO9`SJLtFwZ2lzo&6Cm>mC%$vpCV(MCx$Ez85SML;S z^U!|!YBpE+*kf;-DC;NwZa_4lNoen0-=RJ8MbZBI*QYkMMrBxPMpuQ@IBJwvvV~#97NQ3>yVPM|^vYa4&6~V&Y90IK6mb zP(I5*s^v?i@mjgu<|QoM*2Gn1E`};H3f5KU_!o$X0=F4awd58jOuOvPa4E+fs=3G? z#RgxLa_2Iec78nAuzCH>QWtMAb=xuW1 z<~uuDv$sE1=^>lt>v!;ApE8SwM;~m^qLIzMBEVpIp!ls|^;ClrY4eFu3L(9F^=i2lX{8mmzVuAWRGZY>GJiAk!Z0RoDeuIr2vLH%b(!r|O*^kEzq?t*R{nH1 zz$wF)aQU00;n~F`PrE_|ap=tW0|yUI-q>4Wl||bxQ}!(gu~iyILBiX}E!qG{EVp3d zMi!)Ow=lpHr;MzD-46%tEBKc4=usKfE1Vk=`>pVyL{Ye`SG5x#Xm666_Xc*dX3f6Q zJxOyUJV}#u67~Om8GH|YtJ)?l=F>Ebs{CWBGB>GApPqN1?Dh7J-kA&bSQsBPx_GhW z&e{v{mf3=I*h#fWku)jVSlysv#VMo@-dW@QW1f2a+H(Ozq;6PLC3+-wFUcGBNmttD zFLBnY+(!GM>mQKa5v{p{fl`vjFKQNL%0RvPlrjflO5B!P(WT!7s6sh~|D!m>Ov2CY z9u3_mwr;_#^qAdxRr~d_Eb9H^p6&89nLaYs@5fnl==)i-%so6oPO5yaw`Ki3jWm~- zaM{CBpXHA=oPU71MQZVu%ln@&XhEkR<3hwBtWoZjN0~UYziwde?vsE5%=%T2 zQj4G2wA=BXMSH*cPYzAH*UGJ1x31LQc;o|FKZD)n`x5 z$Fd31W3jn(fm2mr*5?uGbLW=Xr$QJxq@8AcDcqbzmRtCEW9W8~q&v36E@QT;REw}; zh6Np4;9IjTU0{?yqAKK+ zFAw;d7J_8CT12Ox!-FNxO-;U3zQd>0-NC=qe#(RiJ^S`mSQ2%5;X(%}rLVMs!|yw{Qvd4aONG!p zIrS}jsi_FH?@wLBF8)$9?4F0T_ppWgHPp`Ly$5ra z-g{rjUpDkyOtGBx+3lIZj5lZD3--NMu0?j2W9+oYsBFKUe~uuChFYS337O?^j%4Pf zQiF)OGscXWKPK&yq736ECT~pg5|hz6t_;;9fj>kV=jhl-zTRDOr?*~Ck0#`>1iJ{5$gv5Ni_Oi%Cru>eXRN2GQT5(WQo-zsZrd($h+rto=)tNo`%8ya6)>sI zJ4?D@Q1x?)JgF9-;j516dJ4~u`^b|9bP+K|v&mz-Mh3R%xn&)^GEmO8;+R=Dg6Y2S ze0A-oP)j|PH53jpt`8XY{32seseZr3!1Yxwp1fq~z3~{L+>{#?>zMoC!8eLqseYRZ z5=(a?n+INQw4B6N3pY17=mEH@E#b-Qu8%8n=>~QPmoW9lPgG2vi(1bPi}|-l&^0XA zc9q*Ez{sjC;S1o{E?;9<1N{6Y^Wqj#90^a#?F#ctJn&D3#udTshF2{CwfW8e^Wr3I>)q|-La{_-iA6lkJHLC&;w>sF2uHf$rX_Ek_BGA;|y z9*RbD9X*SmV=37L9Gs@In1@h1v=p?tomaZ=k7 zrF#7xwbu5=G{13ja#L1a{Jle2O-;Dr@m5a3r3b&8P6WlWLWUgzL;W^u^)k z6tcQ9JwNONk3xocSyjQ{5Xb1G55fbDa-!V7_lafWtA0PjTCTF*N#q5Wsj{Bm{}0G* zl;Hu%smP6TEA&a)BJ*vuifolniRvn`L*+AdqEz{!08L@XSWugr6Q2|~WG?!W#`t4h z!$Le!*9AzrA%M*7%yGT9S$Qr*+1xvDV=w-yXr7S&ebeNR_`YdqL9BeL7?&?>K^m1h z!2E*VHfajK1^PdJEhm>ng0Fn7Tp*B62-{NqWTtOe=3c~z&-T{rPIFPFxV`osBJ~f4 zDp7F2*9MY|+jNdOJKkGE#nuVi_0}DRUa9&dm^}>%9!=wL9Nt1OrtXy`^kQ zUR4S#e39PkUCfEXhUC((ib5eOKjruFJ$Dzkmp=NpiTSQj-bE^p=lYe?#wU=c3ZPScJ1}9@&?QscDFvll z1`in`_>CkmR<)=6F;=;^NlAYAM|j>G#8KKKye}Q=vE1_==&PRM5b3Vh?Nj}IJ)%XK zli_Ntz5(PD*-b;O=@(L$ojm&7J5AUUvOd)_H$Bkx9~ldi)K);@6ZAR)ItYNGgK(~p z7(Xd$-ON)|Rr0fDt$e);|AN;fpBAY*2@Oj|y8pHI!i3?|Q3F+7oTc+(^JR)YrI|Ae z4mh!R8vh!kGhz5v`WW()XHP-DufKz7E<3fgE@O|zpDSYB_|=wE+bOBA(ty>8avwvfl7WdO)tVlY_2xc%LzfKlaHapE+DXfCn{HgTo3%{YQ+joK#t>grWohKH zxp@i55=xBMX(56@=dz1+J}sE}QjXtmV_A5f0CnE3u|+O(vGFG`)(Re0fR?(}Gyo&s zi&ool(Uu8sbE4%EzjZCtQMsXJ8eqaNlPu>-hUJrjB~7W^!ddx7V?s9cNs?&6tyaD8 zm9`KESUV_dK+#f6RaZ4+j+^mb9Fxt0DH%O%@PUXkvF?7ev5$qXz3}xec+v5L8VNAhXB~0%c^4!$+SqJS^V^7nCRtj%g|J zbhLgJv{5g2|3PxvlwnKK{7JV=2tR6@h4m*wPy_WhfKsAKv8v{4;N(?}DAXp5T0sMW zBQ!5LO?FMSeh z*f-&F<|C9hA8-7L7gzf%Ca?2bStlpZv2DwkI0ENcC;+%NBlpb}%j4J!T7i@G)FV+6 zo%I zN)^0F=)9ua*Y}j|xf>ZJ)gh_~md^W}hKtqA`K$VZMKk+JQt~QUtx(I7e&WL*dNWUt z-QhcrMoyvIOxK()g({+Hj-n=-XB^xK6qraeUU4L=X8t7?>h%WYnH+jSKk3H)~ccN2VYs?!t(OERyCvFqsf!5aT}alUZ#ZPi_hc#nYSA z;aTB>BejD~5;NYFM+8|khQBpQ5VUDw(Y0Yi*cUJxau7W|PwF z%d0P}#JEYIa>A(OWm%N_OHyIrMehH(wRNpj)G|d`S~1Re}Ft z%@nM@ymt)i(>>HIqMe>1{DDl*RIAy+iKi8M?w*QI)}x)9%?%HDnmnDHwR^Mx_CJM` zRQ@;kxTGSda}LGBMo0`~|28rH$`ZSeoI3Rt05~w^8$JzxczX+(UEE8<%c7OcV~jBJ zJ@McT2s=+#6E*ei+qZAsVu@6}eQTNJ!EmDdPchSJ0AWw7fA-#<;bh0?Gu@l>jd_u# zB+-;bFyZmmd2~-Y)UAATqTmf*$8^mg(J%%EgtgJ(J1uu1WF zsV0YqZPORC&hUa7F}s3e2|=Al>7UqJY@At_UXutU9$>g#)!@_jxcgnsaIDUIh{f@l zTSDHh(Dz6L|KO-=@anQTAa9crrwMY<<31XR`8HY5!dU^#w_xrF&#O z24XQeXi(O>!zcv7Z3U1@t30&_s;DOiHheSVPDzj4f!b-tCTh-}O7+MQq&9l=8O=nC z5&6$Vnx6j;(aQf{?7e9qm3#XJs-h&7N)(F9xQt0e64f#+nU=K-%Mi&JDxoMU&4kQl zo)#8K<|#DUijakbG$A1sQPFg+NB{r%a?Y1?KAca-hrQo-?>5%+{C@Xv-Pd*9rZws5 z1bgS?4ob)Iz`8$(W^m7A9Z4#5gVq#%2cbuiohD(fMtIrHHgUC}4;$>?pZtg*c~Z8lofA@$Fzm z+c=Yv12C@x*cJb)7olGx&k)n;KVoa;3q0nC{(LdfpWoYplD7Ab<=(cEE3jvbFZCmxj&*kdu52#z-a?BsxyO!A0N)Vw;2nSaL0VK@B zvq?20si%N}5^gb5YIOQOGsvk{5?u>ADp6HoQBh*z0|Tn+%{liDLsABG*U-+Vjz%TF z0)jpfV{fo{g~&)`c^csh`4?WB-`^pd<-*{$ThaK`5sGJCqPCfLQD=m*$qWJ!f2^jwHwzY|a;1UsoI5;n{q|Ci) zLa$v*#*K#l3j2aSf33%N`G_Y->_>bc^enY=)E9SG6IqDR_M~bLp?YjWmC*b*5H=ij+3wnz=QaRPVVv=efa{r4lMTPN3$!!1z?+UiItZk~@nBP4nW1f=?Y#hCm`8uwT`S>=#Joi&5b4|Pd zylwQWGhcc_r_ch3xfzch%oKgEj0myI{1{iBKF1|xYTaWr17l=5JsU}Ou2pKJ&)hNy`@jTOpK4VJ0 z3xz+x6zr#_KEJjd{_~h}6SONlMalg)FrBlDyovGho@Em9twUFn{>sqQ;T%;Bsssw3 zGv9h$QR(!I`VPCxi-|elT>{{*!H-2ZKo}y0>@h~%P-v*( zdkHDk;4ARn@NGe6o48&3DLZjfM(Zsd0VfB=aKzsm{N$}5^r0k0oI?{VqT*(X0*@4EClgDD zkPJ5uY%5}M7WC$+J5RJtUhbm9?FuRDNOcCPH4LrddL4ILmd}GMsszY#ngy*T?goli zuoB=jNgqf_3hDK115vH54I6~O?<#l}@TpnonuZLC1hNMZS^&;av8lOcTEZ_2ABINb zhnMTdjT^B|^P>3@0Bc~*eEjH{)d649RU0-09j|vcMKpqE93B(C;3Om+3KC<6+EJ4u zs&TXPpyuEKY$*9bh4}<-2LVSlLw-S{o! z{Oktcegwa<&lVr{3>WAUpUvB6UK{m)Azl7I;Aj4S_(!u?V<0GS{2&BbICd{Tc>tUl z{ss*e$2}t>XyNGt;P=jd<fBn_}?GyM%qDBf-kdne6fjfi`OX2wW zY25?o{=#nnwV`T~5tDlH(j^$@<$qcQ@!wTqP{)ye5H!#NTuOxcR8=pAqhp2`H~f9( zin=}GA}~$zPd|-TtJf235SLN|QPSw)(N2sccbxh23)B`EkX7QUgS~dUCJnA5-aPXs zPrH#~Xjs}m0n!g4?nAvle`l!Im{itB|61C8snCP;@BH0K1KxsU7z-~85p(^-)+@Mk z$8_!o%#)xe1?X(B9y88A*XG&Hc~%(y35DzOHv;~`7#*V$py~&z%+z>(gz}dxQwxn6 zz7BZc1gKBDk>f$>h0krTC;W}EnE2M%A5>nAT|}!z|4!_F$a?~~6n7a>ukqlMr%#ax z_XBo7>I2rqWSe=A->%7oBfqqBmPa{*N$vHl!0HDgA10}NMn}8&ybgaO!lKCyB}Y^T z2o&@IXY@g<2~>&0v>3rQ$D#mC*Vw42O`!+D|HKbN>j^RubDF}V>!m8ZRHk`vb1$q< zDa>dp;gt8!Vd@MDYrHQ~T>d{I7=FMWl(Nh~DhBBS|MTrJ*hcjaU&_-MPr$83hYvmp z6`sATH*6TFI_6YpQD9NPWHjV|lF3(d_gOqTcu4ssSX~y_2n*+5B&nqRl5v!7SoVQ5 zcM!xve6r_mAhR97XIS??KZHi2YinztK7D%MzDJ-00td&B#U>m4Z@e8~8>d3deq8vq z3icle!+=@|87{C5X19mDfFV*J_&Wp;`n>1>tc&78xuozqi82R|AG}VZg6<0VM}Xmt z;NIHSCP3aQB{c%_Ax62VgQrT=*^dKR(Y|!NaPk2$ z!Ab}WQm{v$gw})|4XWt|m2-=9G&wlt4Ffq$J7BpwcIn5Dli|8plZB>XyAB^lPw;lc zV%V2Ji3=@c3&j;uoJ)JN*XtLQeXcTi5|zg&jIX~gI8|aLN6^>6+rSNRRuS4RWQ6Dr ziF-}L;NAY@i8_R}_C-f} zZl~}w49HoT(v)1&-X)go+&yy_;Fy=xD#;vkDGfl^PbgI7@glZqBWz@F@Wyr|;_do#v-vE48CAJ7<=`so} z6oz9i>07$LJ{IF6vP|)egQsdgfI$$^0)`&1ig}W4Q2@uWITXi)s}G!I*={Oq>I}77 znm7#qKHWug7H#T626aa_01)gv$Io(galy~R*+un+eYBJX@tyjv%5pov#1jZ3Z`@Zz zWr1#ql7axk5hx6{d_WER1K1*_FD%q1>?@~6_euy#TF!(a7=_LYpE=eV@?>XEwo$d5 zm2U#p2ZP4c);1Z12bP>w_QMF=A5;P0v#6{_X9An#%JUB_@YY~^*ijdhbbD-H$BW}b zSm@wFz!NjCa}>?SPkc0jfPvPQ?P?He$`pbg*si+>nvMK*vSP zNX;pIFi)}vhiP3~#S8lqQ0m1IW9WMg`dn^ov7V;x48CC75HI*urnBiOYvXg)s*ZD=mCe~J?>e#Wi=WU zQ-58zQxT8|+6Ne#!H?Ue6g`3`;oSjW_^_}T``YP%As4e&_CIwFpML)l=ic^Q5i~!W_v1lRj1xTFu+oDCV&Bs6av9^ZC z;DmX7oJ*}`CzgBWc=v_+3?sR15qWI z`oJAJBT8vL7Hn*VrxwtK5^;jiz_BiRXC>guM_G=>y` zs{Vmh2mE4n3oUHq;&I%7dih|`gr!UDG~Mi8;q08`%}xl)BE%Kheu1WOsMrd5uGdpR zPVO!+L10IKs-wZT2Yv*O7Oo^9-v|og$oyGZwtPvQ6-A_ZIbrqpdv-cMP|hD-444gWF7z*5X!I%RsJ`8E%4qjdfLma^ercF}bE)J2DGn@W0xf|%EP@jrdDHoe!s~B3sSfGaBuT~? zXqYjnC{E~oEjldN`{3Z38`s(Y1yc{V96$XpTI$8;H>s-!pqmX5BV3VDw_6m@6aDbV zQJzpX8Yx;9YH01vPJP_Yqux7x*Qlx4Jm3{wrkBQ|Q4g~X1#GpxP;Zl((j&^R`<#__ zZSIy>@B1|1qOhV~pjvjIV?j5`OHNMiB_JBKNH7_6Ra)2O;kSSPQ@}AG^#1^gGF$qV zM%W~X%s-{y`tAw$9njdoljI#h0@ziY#=>xTfdcq<&o`}{)v_!sA%spA&^AY#t@0q;`f| z`zL?k*nSN)>(oxxC-hbn$Jf9$SX7ovdukBaZDEZ*@Z=ySE4Y{#C&0nGJU^SmbmJ?9 zILGEFCKCRb6;t`Yl0U1+e=f9asYg&_?lGI?Xqq#1&x*a!ygmE2UEGvuSYu|-`0(z< zG@l6D;3<)XQ+4t7A&f#qF91{oDGBTmTxbdtYpf1#v3XeZ$h~!#yFI&Lz z#zhzD`(7)iOv2&+p{m3S#76;)<_=T?M;hI1e(fdY81@9*q)-jO&g?e;bS*H?U_(Ry zzKnj)&p<>*n9iaB!ojgesigsl)_^yx2xXF$=$FwWMreLBv)sYWO!X*5*D#{iEIXvIJc0{9b8RoRtA|Fz=pSfYzKN33T-XM&rI;#~aB z7gy@X;i_BL%krz{TMb;A(*TA9MBS7=bldo8eO;6P}O&Ie{+gFXAg0 zjKGBM@W(Z0xLTjtkIDc+8Y8D?D1q?bjt0g5jTRrdGgTS!bypx_OG&ub9DTohiLNl$BgM*T;0X zY}w-4nizNeI{w^IR7ej$NXa}*tTD$%_zc(d8_2z!0{oGCr z{@u;CjB>F0eMqF&8(6{-8~8*hrd$c!-4h&V+Fu8#2gkj)x_(=B7VnL~p1~miU$33N=3phmqE#6Z1YhMv~?jTmWp-M0&tJ_NEi%nhA?J?!6{N z!$(VDvWa|(NzYG^;-M=LZ`~te1Xn5FQdn7I-hV+nUPE}JcB|+DF;|6SGAxF9I zppWHGz}XOYkZ+h&bD1c9PMt({mwSeKfS=l$6v>Js0a24-SMZf#2k(#uBT) ze!^3#uf#d5ld75R-fakk1N(dd#}I2JLD_%9A9xIGq2lYc(ZA>mI~bapcqqDE7$474QHz4Ywc*Wolmkx=v62DTR zMGr)|#8e&PUX`M}qgza*R%1$aYhD&e5eUOzaRh)25neG-fj{f;LTTDg$ru?mweO%t z&0!z|ZhpIv^_LLM!t6567%^`AN8;i`m@0tMO+*(I>L{CG?~4F96Zjjc2V(3EQt#x> zG-lqt6+=6W9o9*(w8QU@u^h6KhS4XP(1W1HmkF4|Z{EJB2*K!OL>Cjwi>hNXrBOtV z`)Z)J7ZI_g(ZszH5(#n)&VvSEGfa?S+J=%Xz_a%5(U>li(UF$Pb24<_=4vmX>6q4_ z*aiHL&Nq9v**f0E?$UL>W}^cLp6s%04CgbYVU1|&0lWr<`m<-xU}uLC3G@7NAR;(K znAZ@n7vyPpk32j+PfITP6#0q|Kc+Sz5_EeIN_$iZ*hLC=EQ0CG^GT8KPkUX zog&Qfuz6(*W+#*H8Zqs!==B6`i`e)>Cv^ik5njJuX2(+##zuC?6q{-Yu@}}x`@+;2 zOtiJFJ&vac$8hxt|4xN!htXF1)zkq29VT9lrA@K9vhoxAtQMW)X?)^--4=~Sa}0U z1*BgX!rdicjS@3ljVDF@)mppcMq=&LrzyxQ&|!XSRePPR;YX>d2EC5hD1tO(36hoi zLIv}mcGAtV{TIIQNa>Awo4qHg-ei|F8@ zdP5rye$Re={p%Dh=$QcJV%2;Qc0h(TZr)Xr{b@N48z2JQV{e=I10iDEghT9t1=OIt zGICK5aKvz3r*Z}y>Q5v94Fv(kaxs(i(RJ7QCPJin{A(Rbd+DV69_5F(d(?_y z$rnWV<9-WVO36i?OEbl~^K{8%uq|ww?FYU+_b7i4j2E59@G$b`Zy2`=DoVN>vc=X0 zS?R~^_kY z{pjLpv@(qCt1Ynp;89~E*7QwA>1~9lEc)l?sugjz+G9`FLXSv*YuXZ}j6%rEh+5%} z1F@_gkG`Nr?@KDs;^yW#j1%z@0LO6U=xEOxINu1_OO@dc(anm|4Z+6BUr=CU@bv@77VyxpN1yQv8Bi5P!2e;v!Lt2uXq;O zo#4+}S)ByXL9_|LkWe^RzVr#BO_I23+2hf#U8`66tiLr~K3xcx3cMy5l3?nVy><*d zTR)6g!`E+2{g3FgKQF0%@&7%3r z^sH@O-W=ZIo;ZCGLGj;xOG{0Cg_{ie;USEEF(QtO7bbcu5k-xh0`}Y}B35dHg3QA> zpS|us?&4VoCvsj6wS46i>iv?SB_JPpLDB>7Op(pC_Qt_>RJ%K|p{UGea6~cLy;W8K zf&<}t4D5xuYMN>tXg~(&d2fDo0&Q_pYdqFOA<(o#kA&i%T~t2g)*Vax_7gAFBuN$3 z(P92j_?kPlGyC?2>!K`9!N6Y)Vs>;6FnPc+M;(SP_1ZkdV~dUDv?Li71*1lYXPG zJPVK(P{!_gK<87GZ)UG2VX=v1fc$}`2(>J8=Q~=RY%bGBRlbnZ4=pHMBP>XJ1jz)G zf$-tp_5CHNK3jqoC%>m*hG{>q9eQA0_#9~ZA7IEhs&KUSp`TbXd{Aj!+rM^+sL}~I zX<)+-uIfC~d=_Ti8XAGfo0v%x;{qH}G#G(_a}W}MF$}@%J~IGG5l%zH3#s=v`Nuxo z-jqqm9zd4LqvZoIhtGzbxcDOnB@|Zf|Lt$`F|N$2Zc%As?rom^8}qEBE1BZj+vRcJ zQyF+)?SLeArtTK02k*lB+Lfo9y(_O~QusVGrDsfe4sq%5L9i(H!b=s@-Q?Y8-hOUS zO9l_?kg~y%oWaADy`F#)5%zIt{D2J*VKeupalwn0y-Tt^deJ-wf$9UAftpY_szf9= zfDR&C5AO5zE&I|i_zBa9*?D-X_^HcR9HKwJKc9hBMU+Tk4ORm61Kt90mylk#x9O#? z*4McKkft8JMTi)v{3GDipmK+ONe8MHcsw9nLTbHg-8vXq=V1#%oxS1`|2<2|S;|e< zl)?V>DA(1~Gc@-?H>!U1cv5k5M&VJXr?r=h3~Q1H^C=I)r>vTuJ@>kNWDB}v`4yuUE>gZm9w2y^K$Z0)bFHZuP$@=dU+iBybti^>7B7ZflMdP<>C8d?dxek74SnR4TSJAgROP7*#8Nt69i}0K3DX9#lK0gaCCz$I5<`d-!I$ zS=jD~lZX94D0~(#rkp}obN9;iLF+y150i)23?JWcIVNFRvdXiRC&aE$z{|gYAy45- z^}p{Tm~A$e|JQz~;c!o_`*XX?6PeNpMSX?-1#W^9nRa)UhDhhrGNtqOnJFcPnp2~d zOO=!Vd$99cr%Nd;6A&DbEZ~dNSkAW4vgdDvIvCeV-u~`M#1VAgjKT^mNFaFAm@|op zihizQ#3o-SeCX$|*&eXG(GCLkXa%^B5_KWV%@4yqj8Uh7Tf?+SWB2Yf1G3o@RB!lR zj6${snP?>HZTTA!sCL840)8<7sn9~M;oJnE93(DuenFrR;am@Eq~tl3qU+?bValUM zLi$4Y3k4xcO0>G@H39OXz{cJXHx=ya)ljGxk9uz^;LSVzP4jZxlDM6%3S(Uc_a#j3 z9=qGBV8w~Lrk|ea0BIMlTo}o$Y*|RF_nL`JF&@m0L)}7vyQ&l?m&d9dEValTl1X^)WuSC!4isYxr@>|fRaC< z=LBRL`SxobiF!q*$Vf3Xliw7J#ejMvE5f6f2yOt+Q4-?`pxk$-(Ym%oYOY3+(G)?A zCxyR>r&ho}gc!_!y-caa5S2?uDXA4>L!Ol@QI+8a&4W7_mE)xwm`60br-O_MtQu71 zbfVWjAKR;L%pghsvDTm4cD`#p%hEZ}lGCi%pL%zd7f+_?9;LCay_hdu5%?}xx=gj! zi2uTy^z>UFKkhp99pvjBMlxbA^^2JaAmgAIpB7?LY*;VMNk8H?yStY&G4cl=YT%GE zt9uO7No?KPe?ut){X+z+z$b(kCK^O#cQ(?%P`(v$3f&35Xo41pF-ssgsA!=4um#Xt z!g~+efkF#B6D{EWI2Aw+M=*?_ljwjNk^ORe#?gzzrX4{59aZDORb(^Fa2^&TJP^#R zTh_2<#-=b@_el&_0U1+S!0MCHq$MN>V!(yjVFQnTu{&NSZmY_>evk50tso5v2__m| z%A9SOuHlW1G+)gZ#mZ%JthABcam>hP4O{zJNs}}FwV01_nw2qbd4%K82@0+^k}P!^ z&QW<|*POyUi+&k!1$o~-&LvA)N{c9`FphRp!5(5z!NGTJL^+Ah9x&#~lPB@Ep$QPd z7K*;Tu$-G;9rh!-@gVHJKEOc&WP$rCvE6onObEXtTtNF;|8N?=+NOXgQ5`k6OlHt@haS2ElqKEcGq{?$o#>llo`@5*F+vvsz2a`lE`JTg9FP}f z4vz_Zt*1|sF~R3BRsxuF)agqV%{AYm0OsNM9j@1k2fg)kbXvdUsv$We;_u9*!Ayf@ zOYlaNC|q|ljdRPb{@5%anQReTc~X#5r>F;%V-$G|IRW=e7EKcQw=Bki4#V!}E~+_9 zf^_&03A&NZ0W;vA7zLi-<1>B~~OLz7a?QSaA3kP_ct%r-<h zX##Z+`V=Hm*nnKQcFp(JAzzU|MLWZdL5eFEfj0=^P5z$p*H(qEJXH&5q)`VMh1ev& z{xj8+%JQq3_q;2Y{XG-%jJnW#R7bwm?C6%YYi--(G$cbwpbyAT9xCl6n>}t)1rX+YSK>46~A;=E1jm^i!u%8s3M<*~d#Vj5hM%I$Il1Lu-(1go6>bvaj z+ZU9Z9wBFW5;^P3^7HraV7fsV764oGIcnOS5|V)HkFs3r$SX~%*~_w_;t|Xqn>VA# z`G=3A;X?r)_UO^Rq*i}St-&Q9oteXnpsb0eY-Qq*0gQv?ql3d6fPxzXhE_HCwGT6B zGL11?jL~_Z9%}`|mzVXx#snId4GyA>8=?en0cK z60tDpIA`76lV#?dZ>r+Mei_!LCDdZI5Rt#&6%@U=^3{bQ_O`cYVm8crQ!3k!nQrrQ z-5%+*D`(nCcHjfd2%*4(OaPGk(9j{w^^=nc=Z>WzO4#E8X3Ck>K!IS{hl&#ubS!T{ zyuh&1V=Z&NJ~PpjB}XgjS+?SQ>+s|N7$szImHOON08;j>OwxSydZOUyuZn9cMa}qL zDzJw9!;)6)(Bfqp0!i=L?S3`H;kZ?CvrD;qnMYD+z1{We`f{-ht;4kAC`A+W8HFwuISL8A#4s9fFOss6@D;74l-Ps+1X zpq@byj?IFVP|u6)__gO$%=MDh?w3IAEx^Eb9%@C0COnj{;I0#g38DLjweA`Zly9%G zt3$v)4PgpMCip5EtFPMBXu__G@y4j``KT|v904>UPbTi8QXDZc!M96lMfL>jA`wjg z&GW{P>RdB@z@2RZl8o|AJVOZclH%hl9PWoCCyT^UFekYKYAc>E090ia6&epG)^vld z0ACPTTB$$|gPA@2p%61hx1kEbY(2Ibm7am9YF3A|U892%K0#8e03Y9VSaS7@13bY| z18@v{|K@(5w|6N_kZ8PRKcLjG{X~+;W($~L)pe#=-k+rNf7G;nMYezbQZCIMa(qd) zYgX4*;3&mb`^-!W%2f-F3(26)5))e9SaX&`hfmHWO!`WQTaR1!Me-~PLVR#V#dhyX z#5saOg&G}$&`-cWkWsQL8E7g86pRAzKmv%^jPc>FojbvEx_sfnG%5k?CV`?U#yB^| zbyJmDB4e&B7twECp%)w0;r0@RIQE)?TdY+bobPewYFu!Cf&e3m9s1$J2SANrT0Lr- z|9bT3!sW|EKW&ysdkf7Gs5kRuhIzCe29kspMMj2&-!6D{9*o3-v0Moxv6vp&=i6$K?qOAx|RaBT(M#W4^Omrjpj~*3FW&NfGA!JSZ+hZwx&+{ z-B;KL6o=lSAQy%S%veDYPCh|3g!!dQsXD-_UAqQcN_YL9?qqKsCG@}WyCe_*Vk~4+ zX}oa-5m~g&L;E)L@JBb328@@IURiy#ubLE#uIQieFX%@4VZOrh;_VXj>}GnVaa3Oa za8mOfGr%R+_Zl?KQituIyv_2xp&5UG8U05{JVll}#4eH6HR?NR3nC2IWN)evA2D(E zAwp_{jlLe`Vjb1~E`SjGI6$Bx%-XO+X!^Oje|huY%L_TQTZuvO z+3%623F< zW7E=hgX9kk@ii~nAZ~Uc`c5#gaZ+lq9T!zIv1kT>37~5e2KR~;w?7!abJ-G_sj>tE z<&``SL?I=Qt(U zdC~0768rV{y4jD{z3M{+r>L(!oIKmF^WA4>gjal5V*eI9wZK&Qn!5P@PG+?!^Mn{s z1^gUjRrI1584&yXDi*L__@iCIVo#lg=Zv)T|qHiwQpAr{h$_FfD8WvnH_}{AVM_Hm?x;K&mw13 zSjl1fgQJ@Y^cti+q6XaTp_&9a-7gFPTwPrw*KK{r%1v!y)0{iAu$W2L^w*2kMfxoV@siHI4}xIHS~?oaYF@zy(PC1&6EAu(KIrn%S` zK5$Q#YpkeLyeb_^e1x4Ryz$VWAOsjY;ZGOTM?Os>X+8 zl_(2^6Dbx*9_DGJ-AQ~$xWTnuvBJ9}voQrKB*>u#Am#aEdvDoi{m3oq=@>3yJQ2C; z+YM}21Gy^OZwy?U2Ke&T+3$w(0;dpu&+dJu1gY&SOfo9~*P_oW+3Qa051c)!XA4gjKHNsftsSQ?ZH-@ZfppyzDu*u zy4nx|M(_L*OzCaF%WmA*0l@>7bhR`*v27B&mMkjHP(I~4k@E+ueUc&~ z1JzHJ_fIT7ziFO9u3ySwcpu?{pgfJ8Ky1PN8^BgG@WZ7;(JrIYZpVQqd;$$yY@U4H z7KOP*+_l%~7;y^M4&a>3V9nDpEE|hkf0fdpWY{8#oB`Xx5sdD~aih?GfX<~`((4Jp z1^bsQP~te}WKIq6E?*uF*6Y@Tj|iFtRHpesZ)K^^fv%UCQawFC;)TH}f+$A+{0b=O zPK=IL#_IqSOu&+Gwe(aqlsy471~-scLYbbfZGYar`6ET%#g}KVUG30Z`M6_5W7320 z?2`S$7yoV$`&`xW@I?FM$=Zjs4C5yKsA3pSpk}8WW^z3nszZ+maqir={v*RQ6*)Oi z6hDLt6U7he0jEJWkMYKDe2_nI{vF3u(i0*PsMf&q@C04My+Gce@c`Dl!odWbqaM62 zf^(9dp59y?xI7-U9=dWEebht?wxLu2VuPCp!rVvVlLOQtHNKH$FZ>W9cB9qBeUl_^ zLg>NM1m$ZGl^L=93n~>eeuA!sBer(!T5xI&ih2x1AE0Uhb~a!5WS=x+=-3-i47^W@ zc=;z>N8xhp<-DB&`ZdcpZxHsyj%{z>Q-KC}5QTo_uWuxEAL9!$*v5RZ!9_v0|1z*K0=VpoE73V03BHe{4h8=aAL5a{7e46XVh1RuB# zP?(^rqo%-=!nkl&y+`fQJctFeEW$zv+uN*Q_@}aW9HjvAsSUQ|QdubPu~u>yd`WkH zs@h8-Gw(4x?jOrHN5H!|-}_w|@HU}P7F$3XVgu~6Ax`NLLAf*1wgJlR5E4MApj8?y$+Lf+z9`h|mQIDc+mC}|i4-Y8= zF2wHw)=VA#D9~l_^BINTPy?V%CS&Sn%LhCJ^1jhc zWhS2KkXt=Aul)crk(-l)GZwg`;#MhJ8SQ3AG^G=NnKXwjf*SSAH-T{pmzk8saEvMJp&RNv(va4`krB zwzig*HQt9(=BZSHh$~13=xo@&|4seMzWs3IChSDdHa|LI4KtxOWODc)0fWH2daa#< zbm&3UFR1sRN<^!ehs?=Smn@1LKL-mFpwK|3NOO!#=}Q+blpTQ~P>;Rvj-z4=)bc~` zK8OU_(ZUt~RR^vNAS>cin49A%9z6IC$=p}N4zz20A>V-FAjXZSA>HDex&1~bEt`79 zo!}AKpt}6WqY40SFg@-2R`-$2Z+UqoCDWpwmfWh8192zT;kR#UXj{M`eG$w=v|5BG zN~)&yQkEP3Yv56Tq1SvFFp`4zzDIH7GU^XvL%F;S99OM6dY~!+)ewp@LUD~1W!h`k z_$v*@uNlO(0OJ9trO@UChNLLh0Lqa)Jn|__ioQOA7fQ(;JD>+y76My>bw-L@ zSw879zbzAuyFkL(wh~O?CO4HtV(5-36-EeYILi3xfc<3l_$8+G6;DKFo^?9Fg~DA)UljAzW6*r(Sn7}X^HGiSpJ_z ze}c5v{3U>$BMR<-Sh`QS0C%H-!tkmNQV(0?~9+S_j4kofHRRGMM}VCJB1) z441NKzoeT^8{c&Ii~KfZNviYE;X~JvY^PzolC%LOIoS-oKU+VboPlaS09y^|cw9s2;WQ%(ZVP`OWxY#PIv_?q6?FwCIug zf=RNn2To0t!`9iq@F{zI1~BF+n9KebDH=)Ruh~Hvm##qX*#pruEV4sD1f1)bnLQ2l zE@6ixEG(=Zkrf?4HalefTr~*o{=}R{Z&X=9XY_#@g}IY*WyTiq!vOrTOVScGh_6#Y zw+8YF%#xtHPt2s&IQgX7#boG zq2>h>I`PBk9*AYEvF2q>d+*2>-38_|>#52Hc#F@F9^Sln(EIK-x;K`)@ z{^*Klww4p070%3m;U$HOb$IXI^A?Vj?x?3X_jI(~z2wiA7<$Rx<-;!~iV84LP_7BlOq|p7#$(3OH`m^ ztFt%xzM71kC8Rs#0aS$AJr^n+iF1&5`}QBG`7xmBHXeuNA!LO_JE>3Jc@Nw_%wS(b z^@4vhGbeky>K)oe;z=&^y1X*w_D0^tWHT@i0P5f!*cT-@u8SBXoN~DLD6J#>NPK-& z!t-6*VyP7({;#hJu3aV9;xUuT`|yjVNh=-a`FR1rCdj7*!;@Us>GE9w_-e+F&DPSU z7X0LB@yh-Uyo(jjNnuOQ8|uXq2l4B^U3l&ulnYvjIR1>Zky#)zyP?QOThzE>?%VsB zKul8@Ha7jih2+aCMgKs3hBGCM=c(9dBFB}|$M?-a=|*hqK6hxHRxCbWB8Nq{Vcwd~ z&9TrXHvidk;>zXi8z%%Fyw}_6n!2Xu+p`VR)7?2aIjD>4F-$nj}=~DXHQQQ?`Z#u=`%c#exXvk?yFsyh55#Cn#$oTjyLdI zhBZDY`3Q!zb^HL#)!RpiVa~3Nkq_Tm-Eq)4cra70C9p2_eZ{ujE7sR8lVA2++0^U9 z-HMD<^=;Zu1}BLP(r5>Pm~4!^Jc!k@Dufw7^_{OqB#t(=1sB>BRK$vLLs?s}d-;I* z>kVmJAkIS$vNK3S(1XzXd4iQ4U z04Lb?k)6;92_L!p_B$ACgDa9+-+!GgTeX+b$!@E^@|BMvOZlzMrSoQo0>pK{Z{_Eo z(|$ul)ljN}h_LXfZn`DmRE<(qv;F&6_hC##5e70$x_B2aIxcx6PTYXM5y$+nbM=1x zHN@xmU^{=N{)k$~1CE8vgKsh}AXShPN`|Fq$iH9Tv=?upOx%EtLT(< z-{Dz_22I0VRsyhQUSSHSD7-ZI6*p z$*qtl79b7O#Qo=?C(u#?asV;!aV_oLT)#tGDl_m2!2i--c(DegCOG$w&mbBPAZb9k z2!5v~Mq5hjpzR{8*0JOp@?rE@A@{{3f*jY}tl3d$5&M8bI?>&BfKE4vMsEU^?4L%# z168&PDaHx0u_~xGYd_T-hH>3;fFa@G-jzvOa|hSy7WEXknubxmPSp#X_n16Z*%E~h zqp)k>{a*&&PG3@fKF|uZj_K^&#|jW}y$3XK;*%}^I)7d=v7yA=(z0h`7{rVRK#0SL zc0zXnpSJKZk*2R;vf)9?wWxw()7_0p9R!GYoL}JrBBbQN(Rdo_z#pH_{H;ZoH#ZlU zI)c|uF7E$LHC2&mQJx6NWtd%ZbXyW+Z~qDi`!96+s;a6}nxewOJMm%ATN3L+5FMxv zNC#XMnbPbbi9fu}y5);+J&iQ)XsdO@2l(;Vuk`ORd?dHs;A|k#VYS%FN0&QFgbCPOmG`wsy&D`*wO_Rr$j1 zXJv%IU1M1Vu_5l)Uld;;p&z!6-%=~rQi6pEIMbr=kUV60>G%r(YG~vi$)3Tl_4Mhl zM#bQBM$<=GnGP8135V-OHf?E94tK(vr*~uWf^|T8d>7D*i0lgN`uzPb2piGj)dK(| zT%{x>5jXp2ZOJnKWk-GTH8ot?9<{VWDBB}QeKcWip-b)InAi{PzSlCAaQ7tOIICx3mLfyt#Hqa(K@;%m}jjCn7$U$h9Q4zCZBm zogmnaY+V+IZQ#OlP`#i5iv7^t)#bKkWc{V9;o-!#p>7Z2{UAthZkd7t@UVx6=Eim- zwSj%5H}hE@+G0JC@vd z(2U+a;crQ&7t0x*6I)A@l#sAP>7AdiU|li<-0r@E61psSorY!-o$uoF=PKCCLbS<= zjB~D52VaaG`etF?SlWHLVpj<7t_7rn&TX;jR85NBx=S+h@&rW{`W;ykY2Br(5fQNK z=mWyO9kRg0!fa+54&?3I5sVU#-&s+i*!t(Y<==;*(;+p2U7<~2yXgHm=o`R75R_-| z-{1cBC5;Y?u)RS+broLU-kEu?#w-mkLzwUB9Wpw5`)Wn9dHK#dRjStG|`Z{2QD5EtmJ>{{c&j_{KdPwaYrC^-34g+{%M z@5xoib>2D^)cz=!%>*sM>|gy-4U}wb%!5vcS)J7W8%L2t0LomXn$_&wMK&@r!d=BQ zPfIH`^|rU#DF|Wz_w1dldxascP%VFN99Xj6HKUSGZO8NxEm0?ZJ*gS>+j~lLH+lwC zj(ZB0EvgbX8_Jaq?e+){4fXK$zMYqsPBTj?Hcs0_*3$zRbtfn1Jy@D}vQs~QBZdN3 zh!Qs#SEC4bm%lV$CSg;!R)R6?V(4got!=#KL0`1TiCopJ(9Fjr$w^7I_z;BW8Uh8q z8$b;F4_{);1ed~eWvfsvR#@J12NfVQ^D4)~i#~LaiH4$f-oxQuS9kZs%j#|K);tBA zM9iq_=f)l@EF19$9t5)0@k6qLX9sr_bO%Bd?(lxK?bMElHRLGA8}KOwi2-cGu3;bd zxVSDmH9l@7-iIZ(I^6EgFI6G77zO?MaV)awIGm>qqWQ_yZ!Zad_CVKefa+K zA29Uc>nuvJ&)gg8|8lG#-%9v{0)7V&G>+i<@!Eg=S*kpUeJ>;n|R^ zp1sXWVA#{XT4|qQ^@c(zYTz$eBpCB3L$0eY&+XNL9%W-=0}?-)ZKTjBJAw3N?Em=S zKVMa~Lul)ee=V}bL!}HamGY=hQ1TI0rpCFafUltJegFL@S~S8?6|V{XGbYb;y8BP{ z0kfoICiFc1tE5n9w)duae9=_o4tYL((>}R8!7b3#I-X8vMwuo)d!o%c9E|bgF`;ipP54X$o;GsFa{{{#DO)@t+QFK5ye&wWLGq_Cfw}4!NeAMWN0dO{18JP^yoiIH|o`*^(uh#Dh zEHlmxdtAa{x86B6Q`$!aS=QP5dChUl9qsa?ES=9o4D$U)rTpfwt@d{UhFRmXKH#(MXq zA1d*m@R()!Qyc}EWF|I0W>~sd$IH+V>}~#S5JelusRM#BphIH08o+M((9J3GDQ7E$ zb|vHJ%%0}I*5|2e#?N{eHxh8o0ip7P0wH=P4L_L)4v7CpPsC^{SM2oc4 z7Yg`OGD^GLoPJ)k6I|;@{a7GPaddnOC;pN{SjHvqhd>2)8WQ9u<4Zj=1UWCU%1Kf*5n&*e73AhjOiBW; zT63cbn2^BA>GYJXPP(U0Ycj+8en^tavfr7S@w=CqeYlf#C*|j~_H?&}@ZQT78SJQM zKiOI*(%KW!(i(6V|K*5yXKRc{0WJ~!0)Q_>^Z)jDT>2f4(sKyxk>(Ol6(NKSud!TS zK^v@);iy?gAi2-7wyUXOHYi7xm$};E2KT&Ypw@4$k}PWk4+D+NW}Dm2#a1x%aaX>H zf2?hp!xg64F3h`_P6vjEFPW*%F@y4;afYn@CC5Bp6{K=d0B2@qh~6wXSgSj{9$nWt zZ3mFh0mkk>JUCb`KbFz(pzzg4Da8zDl2Fa~>+u;4kqBbi0ZanJvM#Zik`@KR3=$23 z8#q$3%TM{rbLX7bN^2jVVP7HTD={~lPxRu%oxQzsKA5^8wxEvB_^G03k8v&{6H86h zHyiE9?CJW)x7EF0R-x&VkV*q)N!uk${HRpZ#lPtg-`5YMAlr)NZK>dTs-Z z9|*>eW_uB=9PZqCHsOyE$qxwp-US5XeS_n|sAWIiFZ;`5}kkWf2)rqRiploChdy`QUlKRRZA-v1IkslYx?$>#e!*pj+XoOlah~! zCao^VIeR!iyer$Z2l{O&=t2I$w*{{$T0D{8q&tD}E0@fime6?o^)#|EkiuZ>)J1&( z@Gd|zb+9RtAelys%Uj)n$o7&(_>`tef4BRZy5~z{XD7Xb7!}Toh2oPheac!HZd6`4 zjj({1+d+uet*sH$@VwzkLD=gOd`w@BzDARTtO2uH`-v-=(&!~@6&hY2QNAf{+#PtQ zV(>eG+HPJx|JH1A-}3ULOP1>{U%VH*O$hUdvv={~TWM+OD>O^a=0HGDFcI-oTDQ4G zQoAzUIV@8eBun^!f-a)Eef#Wbt;ELcwX{p0ta?5P3+chMSOF|p#~a#WN73mzD8c4u z8nFxdOEfgl6?)aIB4_&7?%J~DJmd5w=P1T!vx#(p10HsiQL(ir+1HuS##}7C?|`WZ z7JA^3uQARw=i>zYjN-iCyVeT>mRNT-Ic4xk#^tPn6`TvtX=~?pt`FDc%|dejkTW0i z+lMDlq8L^1yf@kVV&WU_Ql^A+ldOWm?ZU!v+Ih3SwL3w6gq-$c*5!@lWxDDSm^mVk zqZsh>^9ycx?NaJ)^QJxM1Vx@~w%^dOb~GpHu68t!}rKzX+9;@^%X9A{HoMt!kEMenFi#2_|@!vJK>{p}gy za6Fy>D0Hk_@an?ngpvDtwP|hIF@xb`RCsbNl<0ldQp1-<+7|5n84P$3W<{XwEDgB> zr5$FYxRN+@gtLcc`vEk-#07xI!VU;sG0JDet+x=JizzeDbc^#JUb65Ux@MTzp>52+ z0O<^{arKFGwROCVs8RKeWLXR5Zv3l+772rBOxpcve(Tt4lI6FG$%~rjlGc&*v&z1- zf!@WUTU~|X*qRdY&S>%ov%i9Fg1G^A)RUU2ph*516#aX&+7?)m!T$Z(`er{x-iZ{F z&#azE!Eae2*J&|_Lk!ytFVI(3T;3Z$jB*~Cc>t}NiiAmvB5m zMyC@af|+r>UP^X+xR?$fhOVw@T(%))RHM`pR#RT4G)@gfl-Ak8Di(B42?G!>UK}o}`|sYm81{*u8=^in?)=+>;^Y^{Z? z4h_~c3K10*748slv!Nk5i3thDZU*r1=pX54+r{qMYsMeh)cNe$o9{nSAdb(_Jo1go zh%)%o!uc3rdQLmNq5=U+CgigdD1m1eEb6NoUbFe};3PoLpQr1&Ej&TI0Sh4X+pND1 zKr;*|_5PZ>t?Y9-3Va5}F8Lm)oB&BflK0`o_dB6xdzNCn5qQZ_I_Fwg7^Jr6?2Cxy zl$f(&n&a>P4SrbCSh{I>z^mBmfk4N`JvO<+0Tr4Hcof!OTDtf=T2KtZvGp8~13$UL zQx$6RKZIGpPJg)VjRe@oJL~Y3wPi3$dVQqM1ujmBlWVarvWyn@P|Y8B{~*nm2;;mz z(%kX448#XIJ+5cmYo>7KB4oj1*hjE0KIAJK91p_-1CVj?Vu6_K z!mgyIL3O-73|>D^5)$heRO{TFoam}Hm8r~#)OMANSjfsj1W_U<8ycOEPzjr1)J5tk z#-+Wtdd7*Ag(@2JleoZ0DmmZc4ArY!P_uE3#k(i2uQrpHW%KR zbnceDXI7`I{Ef@0s-n{M{Q20-98BwL2W|(&>CDfPDnkf6$@$M?Y1x$QyzM;~o*ury z$9$I%@|BMF#?868%AsFa$Uj~oIPh7J`@`OOBxBPih~w}qb30kfujKAd{=727!hAgd zOH3h)diuM%K!(S(0OcoW$s0sP&!CzIL4+-}rp(YT$@KMDNNlC@Cih$Y6R0}AfUI`6u20EQeLW%SRra}jMV%2L#JQv zO#OZ7xI`ZjDTCGXh^S;lfx9xqzo7|SEgv%@-| z?iGryLaX9~U=Sfv<>yQO54s8X1%0`n#)cGCqk{i~t2d9!ao^&?04 zgo@HgQG_(8h@_&}Aw(f5NpndhZK+U*-6lkH+LcV9LZ${pJn!pve$Uh&XP@)hj_&)q zzQbCdY0b+Ru_t$Wlyre=R^48ozsq+Vh!*Mrj}fAC`XE3F^baX8GHp+2JjxJV;Y zmC9dWp)qZ)$3*4xEox5-HQH4Z&VdBZfi<_h;6ZXee5!eR7R2-b}OM1jv8`GYO z_6cB&nJ%JW2l>F-Gd4NDg^!!nZ_85wHVTnTiHjTW-(O}x0905Xl|HWYdI#4@$@*uN zFAZ*Rw7m}7VW~Ev^8Wa&SW^jct1zGg9B=|RF=E6OZbRtWp8IZt$q=Gm_wlO`I>4?8 z^@?^am6TMI04`-l%5%&cT|f<~X=zqr!eDV>fG-Mt)XHWi3O1G33LalB>*q8wz&)>? zS7el|PNmICgiff}GZCWRN^gi7v*<(4N7ksU6tAWwppqT3Mxyp2|F|tbe^;!vSAZSp z>9daxR$+eC#WP0@j55mza>GBwXS6};!I)I3*JPs5(ZICx75eqsCurc2*L%TNLX(%_pENq?LH@YCMsv;n(LXIpPgF$ zZkV14E7wl`4_we&=ul#(#P7@j81>&A7>~7f;#JwKD9z!$#8jd!6;oM?&cggi3;bXY zGU1>!o8DjdYnG3y{BX~GboQIXOFQ6DyJ|}O9w!@*^C>MaFK0S}(%PHX6BGBB8yo0m zcbv;ojPZ%%2IuSDpw*xq1jKv%t{v>W8rV^&keIWfe6@0{&5>z!(Sd5?Z-YmN$Wd}W zu*fzmU%&SHaG^UC0iv-}Or`F8{JKO(ni52Ku7}pUWp(s8B-?r5rIt}fb;U!0NlmWM zpQD{U|L+#-8*}c&>XaZ}U5mnjdC0e5xxAuRN+n_ACGLPRHrxpb;%1vo_^z^jq)vBs z{i4(m_yysEy12a3D&BONp?W*u*RWRl%TjCi(M|lvAlzspgKn!=4X$7@_=gKtXAAkAyNhx|ADYnw2ma9!t&(fI;+93k#X9A-89U zDg@#28HLEvpALz0m3EL0a8~E^C{X=t{@$U>-aNdQaKu<_-|bjSM|uy0s}Nyh{l2{* z!IZ#Rc>@cJDuloSu4id^_pFnV!Gevl5?UOl|BJGLo(XP1(!&k${c=o~OL?L`(T$O^ z#~5APqa!Y=~T0apxiPqo(PTB-I?F-&ErEwBe|@y>2Thn{e~ta?RWx><5Gj zH`%69Mvb5)`Sd-!$N)P~NRVVVHZaOF@?Og1<*e7Hjk@toGojXNlCz0&5!t=`s)6rf zht_r{JU(S`;e)}2M?53Shtt4 zIcLr=A6z%e=qsfzSMU;((6eXHqMhLb94l;PN;)GQKIx2;lvF1+1e24Hjkh?#WVKn* z>TJc_duFe-f+s8W+_xaS==IkhL_+E6`jdgDpr3vB!ievy_(-L8qNZ{1oz~qOciuD% zdDZ%T0>|Bu?8%E%2TDw}zP04@dKVY;Fbb1GtT(?oGS0!{!;(fV70MBKzhi-c>#aOd zK2k_uxZuKd$37d>iLZ);fu{^Jf_}%j|1iQMGb&!+Adsy?wDtGhyrzw6hvU!Ji~VR4 zR`{4dE8KlFkSZ3F>UTl+{59T;z3rI%+#BcU#A9NIVoMd4QgV+Qmr>Dt)+qVe$La}X z9g0DTg-9pHkAH!bYPk6A*W04B+$Tu%Ss};Cd}na{XkswFE<^LAowT4~vy?jESvq@k@H*9d`{i;%-O}{<6|Ri(7i+lwN9YaR(z7D;@iP|L)uC4tc58K6x_wcF(w= zRbfeU(xZGQh=q4ot~Rqcb$1}Is-juABe-WOK6kuJ9%=0}RUgH8GM?(sAele9{KD*0 z`h%cTe?c?A_YvXLi)>mQ zS1m~d(KvJFj8M#g#|kG~pyoe^6c$eHhE$K>#u+p2XO2$k?VSBS^q=LO5RD9Rln& zTHSneW;2s@43jQU4@-tP*)Fq9*)a^w(AZ;zEuO79B&TJ&_O|Z2(6M#IPtk@w@n^%* z9}<8%;c9G2<94mlE#?{GjbX=+GcZWjH0!%z+h)D06G}x~CE?-Wy&=*qOV%vvety`> z0F`06M}AXEjYE4U4D7|BBoN)FnXCgPjZ#DDSYbitd*c3?$@-z)hqS+C%F$b{f4++a z=05d~LZQ2q{bJ|ILkr!l2Uk$%sYM_gA&@1kV7(&q4d(CM|EGnyVH-o5;SKMb-+K1= zYrdY|fx?DMtCU9M%baDTop8mr6gp?a-W)4L#<8U8#E`?k<+Br$&P$xyq|(A*R2)|| zct$`aT2yx-rix;G$frI3Y0L$NY?&=PD;&pwi+)#0Ucd)+6{5o2TH>bo^3jbjxRT*j+5xa6dgcw;gHUktzEKyDGoca+!3K!eB8lF)$d3~&u$4DVH}cJTWfu= zV91H8=hxwk$?$NTGP)2=f8oFX{;fm;UbE~eW81`11$t#bA2~taOWsZgR)Wo&H;)V$ zqW2l}nC`F;EvoT`$6BP0ABlt=1RBRAGC#^_O3^mh089h9lq{r)g!N1x@x3`*^I)Kz zbVjwJ{?HvM=k_dU%0JP06v?BQ_D}@@|38Sx6{uv$=nJC<^g;<@U|@hAaYCkSmJJC( zRnD-Khu5jzb|2ktakSE3tX`_noidy<+uq(@W2d}F<2Swdpzm#Kt-?^!3zIX}!~;sE!6O5%!NWFfpH^!y?!@3* zj#C9TE5tscmnoO;SC_hqW)Vu9O%1YrgGKCWc zIFBD{kcp;u?y3$b$_%}CDE_~mX}4B|-FTl_v_h``n0@v&1cIEgY;5;&GBA~uICRfA zR?~nFHg49oS1b*yd_P~*rSgHpkJux97V22I8Z5_6$x>2_@N6nEcsQe4Ffo9sXr%i= z1dlFc7w#b4NvC9U)Z%H|z74gx0DtClL#lyv1rW$l9n-d5mE=o!4F7XeAC5nL{P;T3 z;D#N|RH}ROWH-sn57)l+qS2l)qn!k*6a5yW^Eh&37sFYZMtH1qniyn~T7>w5<8t>u zer2@7o1bYDS1&&Jb|gI!!DAQ~>aKflU$_v(jb+*nyicTx72#WOx@+QCup&24J`n%; zT7V<;h>V4$^1W{Rk#-AB6)I6Mz+w;sWv?6e9QKZ_Z)`1_H3uk0)o45@LZ&56oEZNWx8N#K**bM z?Tz3b&pngV=f(da%hy1+b0{yHY^EyxkU7k(qj}$7oeT`@=c;8|WTw6PP|e$Hrjn#O zgKx6aOB&T>f`%VC&}*U7%7f-0A+dFTFv##b>zlDIB|d!sJW#ZaMhSL8KvBz?6bf>C zd))--0m2;U##TM&1$*7bU)V4iNeMCSfNJPz=l*!1WfZx@!_8V_q;9s-KU^QN9YyZiKzq8{7qO6 zL(K^F*A?HrRDtpy&(C))j%M;rBN_c=+&WrN` z)Ce6rn+v_HJDanGDCmZxd8=^#N^(qWX6pwxaOk<+{J!breIY%Gsc8@2wF~e3UAsYu2VZp4#*L~Dcje0> z&hBd6^`Bl@5BlZgiu3V-@V^ZKmtbJ< zmOUX}ZElerAHSY5T*T33RFiM9irAQqGn|jg7JXT{)>kiKlbBEN-*di59YxqlXDq6- zBaVlj4AkDECS6s#Pa#myEsvh1J7@lwLA?vzNu8pV5MuV=GwJ3fO%)%g9(`PRxynBK z3#-d3+8Ad65FPPy>Ik+#QvcM0Kr*B}qhNk3^CZl8MN{DU(o?4978WRMs^2A@X#3BA z=fAbDNGvqR8r?Cq$i%C$si}hwZh%|*Yrd?1k?!iFI4vfeT54jk1Do6H*RM}FFX~^~ zejxZ*@}iLLj~FS9z8%in$N>$2R!B$U!TK(jBJ?|fRzwd79vWfJg4$y)I6(r4wf!_h z?rK~f_tGf)IHu6uVf9J3`KueUzlGS>APhzL_JUmQaVS4*Gmujt3fYBtWvx$h(#x0Y z6&5AQw!0+DcrKc~{a7Ig>axj_L5W*_Tn5|{vyl`jh035=2-g$4tt!57vr53hJ zn)Fcv$IX4R{?Z~(ta1-HJJ*Rzwk?yIVfu!Gn)*#EI4vdRGu3lG(pfJZBo+lR9p3M*XYn=0Q_3d&^S zKK>#7U@ROd)R+!ng2a9*YGDp5I+RnVPTf}5{c&DxyhVIm&s2@Q(L&MjuJyYVN;sya zlv#F`TA8+V-r$Sv?GO#0^wEHRWQ|5X>Nr{dxz@;{iVKM(ffv5pdXs70MD&1o(bcBp zm)OM+HU zBlrso3lw2IazQiQqt^gZxcp@udqfo*HZAsZHS(qBAI32UMmlh$+9D}Et1$En=zlM> zX}C*r`$r{)-7WWBtzz_IT2NxR+c#yTV%yPwGpj}F~ zD=szVNF#6CznC&I=q|+&aO%=YQlZU4m^FB8Q;^u4{T=Tlt$XSZOWDM-*(?*0*a8WL|zg+$ml}oAcDfX1f4N97Ng_@jn>_Dmis4%#GQ(iY6e%P zSZM&f7^UO&w|t;^Mkj&kzT`Vlsd-H6w|JrA;(~tbBGhZnKl`}F%?)D(8QmV*KD~55 z9`gEs-G??nItX`5rax)eZ89zwI=$t;OA{x63L$Kng*eYYXvjt@H#fIm)DY)KPPjE` zn#WG>Ci70HpS=3w%nKFGH1*{}%fsZKRoa>$HMRc^*nw~TF_wOm#s#X26F!6Z?;_)b zNWR5pM;)_|JUMCfmy+@w_p`Enfag})?5JWsrlwDuqlr|P-*5Uc`55J?Q%$4}JTM;_ z5Vw8MkAw4Pj|^_OZaXb#{p=-mLV4I^`={v~F@{M1ZB6~_^1TOfW#EurvgN@bO^jB+ z*@s5BGUj{yym|Sr&yL({Xx#K^lIzSHsi_b<_wV0lE>E+E>9yB2w(3rcb-HeD9bNt3 ze^-%3QN`M$K&gDDj+sJOT-bv!N9d0#k5E4us*>3h@*!=xUA#KF+$f6jEq<+$2*{Az zvmBYE#7;w#!@gY`_PTVL=KJ_8$5kd$F(r-L5Jbe@UKcxSi*ykfd}+O)w%;3#hjs8s zH91&=Os6wNuLZ{tTBC_qC;v=DWF~?jJMXEiMpwk)lHe%i6I$wWqS1SSgrimnU7L1P z<*qiDuT`eS06H{o#XPxu`M{D^u27*a6do_9Yjk6YNn*|2lLP8MJ>53rfhVml zd1hmY-X-9I8q>mpp(fd2`mDs*#Kc7*;C{Vow~c8Tf8BNqRdV&a>{SHJ=^6S(9A7c) zRHCRv{3CJH3T9%?$eC_y{(V+TG&Wf>gY*){9Ja6F$q-C*DB~w;L)cJ0zlwL<>gMeA z`kf)NeFhXP4SDt1%R0(z(aynw)bNrL1kB+wr`}Bd zyd35(%pPuZQ_#{#BL(-Q3h=$uR5Xm5k;rYlAb5hMr~AtU440DH&AfG3#iW13#$K^E zF#N4?KGm8U(ZYhh>;6WPI;?vP|D)9$A$$=rVrPUQT1Yhht^h~n3KnJ}5aLUXrOB)@ z(=}_>h}Rue8<3FdOb14TE)>I8mFAB~Y)MG2Ug$b@NTEBi1_KJ9ltaV90#WB__?;%N{{JwB%Ei^03vzkjL5HkXilrY*T0Fx9CGsdaO$<-MJmT98Fqcn|SP! zIM;SINxZy(BU@VXZRPtt+FspD!$egfFutU*jx{RKz3{xVqhNo@Cx25M^#k$fMtggN zByh_^^iOn2Pn5cICiHl@62r0Pg5kls?IEQXclx__g8e#a09N4&^!C1%np(N#%*)F8 zvhzR7+uVHiac3SWMKx|$=#{M{55x-#O-A&70vfaoDozjoAwMmoqWLH4b-_e%-TQ;8 zQW2VXAqMsO-n7ijFW5~kq@^8skNk4n>wO?GbLYZ&pHa%NIPAQ-x_Oh^l^;UW%{j$= z3qX^l_2myeuH@^uAhK!pHwF36_$Uz@Y1=1+zKGWG-o^xMA^qGhA#}fKWu00Uj5fpi zkO|~{6w2Hmq5>WDKWc-WDDoJNaVTSrwRI;Sa;B!{;@$RIkwDGuAD_h-;hYy=rkV0fK>QQ3XctN?`Aky{z2DinKITKWDKml?_fr`>_ z#cWeL*+b8yczWK{msznVIV}V;hEQ#Brt6u6%1xa%?IW#{kmBOxlwv7n*m_Pn;DxuX ziB#vEnURlJr(8xV*9%nm0%Em2{ybqj>B}`bunh!7F6szUInWa(?Dva<>1kiext-#L$1 z4m2>8)z#_)$nz3LAQr9twT%YQdSCz4e_eKXn&puWAKi$146)w#BWr)IXRR>UY~O7F z4k2j~%>#9&!zExslQM zFrHly`0%C;2U~@aVkRh;c)jFIFWvqW#7D?5!eY-6PDSzN;op;M_p20bJNQVceC&a- zQNfHfAiN8~*|jwnk@Q=IfxDoq;y^Vp=r_Z>D%1Q*T^IZazAAnd=P%=7T3mLuuD{_45^A?ZsT|M$EJ_!e`6^c3QX4?5ea6+7fd|L>IFjT+7*)e(VWM`zvANdl zW-F_a1*#rF9vS#uV@jr+joTsJ^tbS8_8t=XV?O>)1y}1!8A$u5Q!-`Jq?+cB;T(80ZH~tpfLXM>A6eA|!9u5?cZ4UNloEC! z_Hv9JUDAq~L%6j-e&89**RIVF3>iY3J!a>VGGGY~)A4$>Th9-ol}AclIS8L-V*G79)_uVF6%9vAyLPvBSykzj_7 zg_2gl4>Gb+}s z)O=@v-Ivx@jNYWzpo8~9uKT^~7hDqaZv0q|gAVSqw~BnENq4dK*Ozcq=tIQEUog5X zneEfv`b9Fm=CWm+su?t{si|MS@2>P>pRqlNr0MMJWa7A`g+&l%DKcI>^P-v)_s{gt zZNE>ux=38~;Kvbq9~dv3gjpsUndp*)a@V5`SMG$TzlK_qaZrs4VYRL8*qXnr;gD|D z;+b3~%24S0z5ANltiJDg%`tm^ap90EBHTgb2n(kv$?@1A)CQa+#R@t0nFaU?JilK2 z)W7`gEXPO2BLn!&phdLx{L1X?>=2<|I~5j|npz8ngC7~?MfJz8$gFUleir;b$2<=h z=B=yme8t&1K_nErb&PQ^)$g!|!Ll_UnpT|Yf~bh96=aP=YT>>fj?_Rn-~Z_9`2+52 zz&Amd=vqja8#4XYq@y_ne>6|-4U6?d*tG26-$IQ_ea+LiV+yP$OOKF)!5jgJgZ&)c z@;tv5-`H zN@>X2(XocyYVq+e$=W%eo_@-{=Hu549E9=l{`NKGbfCHIBJyN3^PX%ol4V?Lmps$! zh`i!6Xmp{IuCH_L82 zeXSaHa~fMUs=uJko3CXeg}4~63l;9f=yPSxFt*&HfVXr2V|313ONLnVmt|;6(d%t` zI?_qwjHY(M)acGN>zB9Lk#9%2sd^{1ewoh(} z9ieyP!%*$Yn~LIF8?_Gp-HL9DNnZ$NxxSF(w|G`pSBHm%@wAak8AYfu>FUVauDl;< zJ6C?Y$tU(u5x`=xbk&GuJ~#Yezc}1q9;pbf1XfM1s9~9*mi+MRL+%j*Ri5A`GBJUh zX}L7FD3d!$Jz^P>AU#b&73yRMbf`kl(Sm64+;Sl+2b*#I z!n&RwUHu1F1sTCd$3_WAy_n+x**;A7%E{@Vuxh#V`^#715D)chW}}e%6^5$iEbrWl&@`rmVyYsXNZu478C|S7*}17oCi*cd_;f%dQxV z$}3CZ49pVEk`qfOunyRq=f*na5mp7!JW=d2u5Tu9EbmI%y9ebJ6~yv*^I1F?X%^{SqCkPOt%kE zIQm+vc%7gG%be27 z7E%X(rRgPw1|e6+ehvD@VK2PUP9Hweh!Gf?dM@a*-2Bq1KVm%rpx$c9ZskEvnUc(8 z*eK0P=v#RM#JwB|L=c#o4&BkT?+}pVw!C^W(+D1F2@NXWDa26Wun;u|Bd_)Fm~H-$ z#XEKAYj4|-M1n`I<4GV=V^VlkD+YB1cXK7g=3CCU2$My`Ng66W7}1I=3(f zkqB-27$#~Y%Hh^w*Hu?mQih3=6?AXQ?_4}H_otgjDtoO(Wb3+RbxCRSrB&pm(6=Kw zt!pE4Byxno{I1f{^euH~&y>0EgAmJZl zJ(EQ=3e9|6nwy{S0WvZ&<`(Ep;7;?a-<`6brKq@>ddB+dVt3~&#kIPTX#t*t($Am& z4^ova$4m9_@Q{^2KF)p8?7`S;Kvjjo)d~)?e`wdHj*3#?7@jRcn?Fe^4L78L_Vn~* zIpkUPxTLgN`4=x<-1GYv$n^~0p|Mp# zo`n~d_dm37!*U;m^GVbWuVJp=Y`ZpGWsMhwBf>}Y5A$VLkXBMzDJ3a+GBi{!FkZ8I zZdT0vm43RpU#@YLdkher()0d$xtFU;1gT!^*d^;c3)#bNJaQab^kH-)E@{VzyNG!CjiB0r;2FQ-i0tK>vnNgfck<@TE)Gr{SY6AXr=r@` z{&v`?QRHdYwJ+#aYcwjc`0Pl*3NIfBF#m_WOc>cVpn&J3WS!L{;FubY$6+d|WT11Y zDK6gVu;!4F>FN1plHO9s-AekV3l`kQIWaZxC7)wj-uq0_)e_1OpszMFL#sv)&r&1? z{PC91=w&TV&6(4lhd=zvLHgWZlxpE9dE^c=r_Y9muY~qDQh&6N)kp9Mc?xW3_BmT) zfkf#J4O8%O<)Sax^Pafv+%<3bjxTrQeW zhOYOHk7sW8^yw!Wzmr0Mh#uN@R(AG57D?JFV_u1mdI>Od=hyd~CTjK|+1R zsiT6&&EuSh8+FwjHD^?9fX_L@bH{Byg$mzHTJ+6wUV6_}Q7K-3iPWWnckP}JQT^9} z(*o*Iz5u#PN^Ve<_KGeXReL0{qIvOA=}R=1>^I~&(+59rU!$jYhj0K&HL^yiY~%yw z#RG~b=npMW4HfI>kEesP_t!)9lHHWAmBta8$MT6>q`VwmNV6Mvquoan4KoNjW?_L*j;6RMlft`l zi}|iixo;Fb|3AA;M|wa2!;T3;qM#knYxX%ea}z0jVdP(mLD4$Z6|n(t%Z_ZkQb(RJ z?`z2^_c0yyq4wVadBD4Apot9>Q5~^9QneOo^PWommy!xj$1TsW==|SZ9}%^d_ns$U z?Y7>p$Nm0Rh)1SkzyzO1ag*=S{bbu_i~~jIu)-{jU@uTMV&dOkg`)0kK+2!<{!(+dtc})0a?*O_#sZveU(nkvJMa zk62SvBf!~2Q_v+^r|Xm?e3j3VRPNrt=%1{SZCv!bA$;W+05O+`tv9m{8d^T+X4avK&Wp~sn<(iS1%CY0sTmlc z$aB&&k?;P-JNlO%*{1|{Uc5+55G4&iwJjZJj*#FrZ%;Gcl{{}{l%D_#L=6&pja%Lc z1_iwH@KdLDY?YXwt{{Nv*w$z?5v+--mq2f*DS46l)FY) z%|Z(eX~={g1%<$yr~2f*@V}I9r`xNWQ)C|PJjwKOPQ-#{U=L?WQ#M4XXUFINYR?et z=YjE$6;FOp(KmH+YDPZHIB-%G)+U-O}VC zf|rX&6=lLR&>@hh=&m(7N^OgrL?5mhH#ltgcslOD_@;KBezT7sj~)?b&xeJ~IK}Al zuRmsg$xAu#H{}xaFl+f)j%#GW3yh0c;51upWu{AdBwFt2a(a3F@tl*tZna*2_K~5O zZ47wLB-QV&qVwgNbH*_OHzff61`D#or4(dN*m8FG_nXH8*46D^pbEdq@)M~rG&D8KfBNtT(osyM zRE9=BEcQ*mn@?XXCi?Cw;w7z=S>PE$Fe_Ewg@K7g#A|5ac~}RBgiz0wX9Jw%b}Fkm z`}J@mN5Z2Bi5(^-#VALtfkrwfIp3)xgbtpI;(SKNN-4eM3X_?ugBw)-y4P2`|3Lj@ zIU~bYPA9)%iOQ$($3vBxYMYV&I&Af?#y!6r818F5ReSs7Zi&CY=#UP#Y{NSNk$)JG zP|=)q^kc~Psa3iqTypgHSvPO`K`Q|5oGXs2bUUR2;<7-3xi>yOxp&rMJW0EF5w;M7 zgTP6hl8UoFxk(*Pz2|HYeO+x4NwT-UT;O_9F<<^ykKX6YQ};!ht2y+$YHrc~ql>jlIQFeME&}3qX*{)m4kE3kkiFK+|UiQe#da1 z<5u5^9NCwWj-Bn|=y+W2@SCTl9k#he-~DFJzM(r%yZ`d8cm)&J73JXl3baA;t{(`t%mAN3CdKRI{<+AU#C^AKovrcn>non%kz`(fUv(K~ z02qKZD%B+2FFrQbRYNBGZg=ae`o>B-tS;5KaFPSifc7v5!@{Cx_rDmyNnr$Iek`V> zxV(7^E1|Tx^f_}Gp9|CQ*zas@hiLC}bp2)>l?USnB?7gKV=U?YjRyMq%~Vt{DinVd zIS3wGJoCyNUwKFO3)g*icJuVjs?v#zs$Oq1F1?aPW}ZPaXHm5TgjAp{kqT)ju6TQj`dp24@o#PHDC)V5LC&yn45f z{~mcOjXOq|bLQ8cw$_*OnUp;{>GX(og(vN2wPjGbzS#QyS$@nf#9QR|Qo_;BtXXsR z(I!fUOzU(`A~%Tvy*O-%^s8u2^gKA|;6x@EQQ0&%DgG5)_4eK1Nj{v%!DAL?1 z(rvwjD@0(vQs1JZ00w<}*hFU5Y9*u@yXVGmum(FWU)p>&yI;!Rb%v;8(ECPRFV_c~fdAWn8l>Lmd~Dm%WGzVssM6~wl=Q4k#(V_a)M!}1yWDj z-pD7=Qq36^8l>j%a>E1t>}PXLq*%xw$nP_eVu+uWx%sQFKTw%=0?}iHBhe7%LvPgW z%8?_4R`~bex#wX=4(nq{-qKV-%v?Ef{PVjMKTaN5mt zjY!tKS$XV~8>My1`p~;7WoC)(}KK)XHDy{-#Er3~CANd(~t?Et{5APcm~ z;|>n|pj$F!j*9Pu1L14gDT4xj&q6kEXaG4GMaoxxwrA{VsYpHs>NLS1!Q4D;dg7HP zFNb2)WnjrvOm{Y4yat=y;bPM>Pc}V4zWax@cb)iajS}gfG&gNP_H4X2?(vuBZxy}&q?}Q5{ zquq#wjnJH9t4Fs561uB9b9RT88b^klJSil(Gw4nz7lptL;BJ8jTpp=uVQFcaF+h2x zeR1XchH%8Du@gmI+M&~Q)f^ZQC^r%(qI^||%U!+j zbByMSXkBfqFqCS-95z3?c-WNCzd%=Chv)x%O?gR=T{SCuga7DZdZwGmmUp_FThUAc zO0v0m(eT;tzmym{22I(%sp$G}_wtkHUMF(rO_|_!CGYz6Cj@nTnv{C&ar7(8aZ7jg ziEgA%VI;;?!hpF2)~OP{B>ZAQd4n~Zi|=7XY{cRhcEc%-<`*tJCQwC7$&< zZv|BM9!Wa znNzYBnX^z37BBNISJ*xKeP4kl7Qr7wn4U=GC5+{IpqR0nIe_NF#p^@s-G1{eH8G|F1hP%N-{M!nVj-ILM()EfB+h_>Wu3n?s)Lq zEPs>KDM?RG{$rU?c3$3K!-k0iN5rqoQmobqFj_VtHPuHa8ft^-O+sKBR}FA#rP?XA zM@-(Ki-!Rd1!pJl2OgEFwA$L5?Vh)7Se5Y^P)Tyh z2J~9!5VN%Lxwqe|dnc&$FJk6+dDX46p1>2{FquD1?iVbu zG?%)ZM-87>C}7O`hvWAv;C+&lp}9(GOWv03_0u($C2Ewu*eWDtx?R}?E=siy7wNGx zaCu$VgOat54N5ZaS*U5ge&fV@a9PDvr|4>z+YM-Npfy~;q$O!FKrQxLQO@6pN1M(SoHP(E??2yj$c+X-&^;)`@%GC~ zGzD*2G~{Rqr3^9-up=ug{cDRIV#>ZRQ1xjpo7}NNY{_r(xEj5!!gjXQwhQmLKDX-Q zSM>qJ>#FbScrSX*1apm;(30<(Vp{35xx5GT+gNRn^OTf|itqSF3~SRU)tAuDw+Q!~ z^pP%+ zO~xaim&GtibS63_;NMr*Tm%roydNH(EN{U3ARSmr?}UBC7c1>LPuE$sV}8$}l|7^+ z`u;73Qg_q#AU8;~7;uU8-r07og(Yl|?4v3E^`6iqC7A zSX9lIjTP)=x7aPwz8y6HC)euTEG!7J6Eqz}Au#XriK9mJmU$~$!fHQFlGzT22lR{C z$~^MXxnVJ$W8zXKo!W{J8@z`sr7iGa2qN3$O8cvov|@9mGxA47nKdN(qIKA7_g)nnUGMc;PH=fSKgv&HFy;nItM%81ATR z{_b?lo--|X$e(W=+;ElAc6@d+If+50^wba0{*hSR!@q2WPKkrPJ;T@+ha{$^D!|9t ztasy!ODk{gKk(Q2oX?y^8P~r&pqF^!M%^>{q!V#b`QPqL1Cg@Jww~&f5Pz>V@NU-L zV~yVWA@J(LlyazV#E*i|-9t@d_W2tZzwdS=@5M-S*)AhDlo z6~J_X1e_dij$|g*H00i$_4-CejOB}qT3m9;Zr%iAliBHvge|oZae7U%U`7)cA8n$} zC~ROn3kU)-W-LU?tKjv_@a6DpO-M110Q z<^IOEfHD;I{}n_v)HW|`a%bstvaJe(6Q#pkXO#m@kegeJ(P+{nlkdupQVJ~vBeLfK z5&zu)bwrVTY^3^K=WKF-F(J4OIX_<7^%STXU=z0-ku30~MX%q!Y|WN9YP(*ycLHWP z6Dc;r{gYD!DI+jL=Cx}PLYoC!{e9l=)_Jh>Kr8D-;LvlbK zS$MF1^Bf5>XTvy*` zdf?}qndAWv6<_c!M1Pvvh*F!-4~j)E7JX0`XFZGmM4AeciYi1Tr9l; zZAm?l3S|z`B6(*iaXUof^M2HnNa=aA5XfOUh$gGwoD}Pdk6%|>T0Y3sLGc7$AP^9Z ztxhA|8Q_CF4pm9^!Pq79Rv$BI39i%(HQjXP+C~i-`eEnIn~DD*GZ8f*Lgtk=fh+2o z55H~u2p~2;StJxGb%ICbOEU}w!>gh1yYrtN9b#5$i6^+)k*~xkE^O3T;I~~v0=M$r z$-V2ce#Ecf`#67}T$G8yxqCPMt!Ey^FP+$HHjbL0@!CQ>DN)`lwz9^3i>C@1`H}zfrFOij$jr zCd5q7gcSmCT0zZ|qmvf5KshSJQW%zkW?)uu+WGUmXHj(#dg>I0QNlw|S1TXJV?B4? z5%Z$%qU%Q2A%>kb|JdD37uW+vXQ{D$gdqc*b|{2AkTlGcc_bbu+Y-hBtsmgC7L=ai&F-3K-2RRv#mm|T0XYF_!%-7RSkBbrti4$YqaHE!g2Pu2Hf z>9(@}k_7;^O}DH$m;*?z8Y? z`^l2@oXKU*UYy#PV*=*Oej)<>&Fj~QA$fxMoEBPC!K*-j1=wW;E7~NVfP}m?NlbLw zG)juwHI>Gp`Oe4QjNtMr(c{9fug8x)AC0Nm>ZVgdP**cn**caz!?%d=u!3F|1=y(c zvbV$hQSfN0SsjNd$mwsyOXc&&Gt`57g4{0;b_e5fr3Ya0uV}7q2z|I|JLd=|Hbvsp z9$^eK z^qPAQiEL1%7KE@;yde5`MW6g1&7 z&51^<*RdCeI5KChult$HYR+5EF_@ILXtuQW^7B>qbsKl=%ZXj}7@Mi2-oS3)k+vBQ zR+_}}5}6aVEbB>F^v2p-#qMVbE!kX!6E!+QR}N zG5$bOlw6QTuRo zhmITph^q`a{Z?DZWIsIXq?npR$G+a(yXl#b31KtB{$}Np8Evu$_Es)GWp}!Cs%fTD zfB*Sk%O}fVf_U5*TKw-uHT#Vlxe_T&$sKxn89a2xj2*Z3c4N+IqVCGciMQn~_5#;Z zxsyHxft>#=!#)#6k}-( z4Ci6hgf8H);DSXfBbHD`1u1{4N^Ob3QffxN;zRc}etv$k5~b1l+=JQH%?q;4+or@c zmVOFVTdVvwX&*%~S`AWdy82JMK7RyOTw5wp{c;|xF;@-TQA8l7jM(f)2Y)(Q94F@(+`UC1E>XB@$X76k!dKhmM`+cO5c1F77rU z)tac{xl5Y1Wj#6T`ESLbPQkuJV?b^8K$p_vXUU#lm-qbsB^7qb;qFbd5r*e{-yCbz zna6QT81`;VA4o_`Aa+Yil5>rOu)cxf-8mPDKRKK>e2nvy`}>btuh)IBfl#ptrKJvg z2dRy(pH(m@;Hlz;JfQKiiBLrH;Fk<4rU7EXk9svOh> z$k>+jRpq`c5h+w+N5yt*hb<-VcxU zcv z!uSoi<4wHSMyu%Q8+x^*FktI}+PsT51gp5F$QD$pd^rBUKXcrfPFDA>9S)E~oO4HE z=FBT7B`GT(EY;^+vTKU+eO$_zy=p;v)%9bVb=G-6oa@(rLXiuP6x9q0)wDFSyy^OH zo?>>9|IG524za6aU5*&YW>0;kQ-ZqU1~4b}svVh>1*!mU^ppa;Pe_~Y$MO@&2E&2} z6fhkT1r<1!t9HQ(AIEHKG{39;rnY6oU5g%mD#yq0O`+tA)fXjvb}Go?d|@D4$-{?A z^765p2o-E>Y@D__=fbsX-#MMU$SOhh(=!$*V{{?)IL_fEB#@@2r&p=SX>0qG#x6i} zUDTdhc8 zG5-nx{tq@Yi6U&UqRb~OW9V60MSj@&-1nzPoJf+>*LWx=JwPFFXm0PAP4ioI zN?NabEr!_BJT$VFRYO{Fma?`)AFa{BSgP6e@Z;s>rUwg5Y;5Yu^=bE+I=<>=oW`9= z8dKswPPUKQCDX)@tBle+_)mkE&BDd7OHny7G6E*dVKJl^0%4kV+Y*ub<|6)af#-Bi`P5C z{4%Q8W!Y&w<5#cfAcVX`CPus`UVPiO%+yp`fZ4PPK=~ zmS2n4Zq!`9x%{iS#C}}vICYjcbn|L+FtGQxwopKQ1i1Cj`c&SW~?O zH=MVcf{^u3f_cnAu7Ru_dci2jRuuSPO(SR;seAg%flP40`az-4O*PQZTrBcqM~98)3_-) z#;d3RXGAv^bo`3h@XK^m+2uv*DNTiYH%%96UeCOGVI)fS{6}PD;o9Q#o3(w@?%g_) zA!chICcvGvX^0jR0BgT~U*v}&%sGF)34VGvXC?QuuMk^<>KI2*vT}#NY-!8X74M$A zR)+R4ogrVP5Um_B&^7A**{LI{Ec^7=&bDi-_04`b{etG@s(rPud|YSvtnq0A)*Pw6 zX;nIdOvC@kv5$7fJNr)23TE6*<>7xmel>fp82A!&R>038cB%8NHeZx+k26bb8s8Kd z34pbz=o@AOo-0X#k*1uxU`#Rhn^gG`)ra#W{{%l`1D?mMb~UIjF&EzCITX_tI>;M6MOL3l0u<_e+e4h-X8t z7_*s^Pqt63rH||Cu4~4cKm&ja(p@X7=55!=;o~N=pM}5M;9vFUiU(G zq8X`tVMw=%_!i;&?HAp^9Bodz?*)n{8J8RZ8N@Bz(LF5Mo1`gFbaq-ZsqF3iT66VO4v~r~%88MACIs|gm5a_;X zotT(HT0)@WMdt2E#W~k_EYgmlFk6#ax)0)?MOUBwGvCc1&r$w(&esUL(_o#yyPo~- zBE??{Kr!@3J+1~)(!nwd$qbXLpkQyZ|*?qa=L zb?Tbt+Sy-!IzC&`X{y=7K!|R{l|k0>$@?yv6_?YO2PXSG98^5AK>K3(Qjt7@ z5n|~gl^8?hNN*Hy#ohyD5~I{l4O4f>4b53I+({T7Ch{C2nD1UYqa+gn6P$Lc66)^X z2p1S27qBT|`{nLRPrSNkw@tnftqTqG_yBAAg1f;3q3= zAk&H0D^iC^UKDtn z9UWtzP%t~e?ieuLq3Nzv;)BeG(IdY+ZO*#7VwA+5oK3N{19R_%%^uPpsqKJ>29oUh}`0_FQgr9K|F zw{K0~vDS9A!&Jt%jc&SdeyT!iLydu5Li|7H%6Ez>NNg(pH`Ce?VLtFIAS*r`y6Nh7 z_|%lAO*1wUe$JVgh(1JdH{sS29!lvZ$*F<#5SKRI51|G@ZDsO&2J{8>q}KTHe|74a z+HGpG{BU_j@cZY6v0Ifjv@1OyNNVfOn)+iyl+T9&l4_Mp>$Y4>RoF3R;GBPcdgbg| zWmMZO%V71}+}It1hKZ9}FkswV^m6>1l}RMv@j>Pjie-vB6RCom3+#$KAAaXL@v!1r<}Yn*8`K|qDVe&Jb7Wq2|0~r zMVFnuL*lM9Ur6iI@)C`7YO486gSFY#>4IOE&Qt{5hR9LDA|&Ho@ssUxEjFoYjPFPu zhRt9>l+K+VoX}GC#vAZ3EIgbt_&szKlA#qAOwKB1eCegau|hJ7rfzatOVq*O5i<7W zS@H@yagj-oV~;Rq&RAo($)eYcbpRmDRAR~|6G6zG&>z|*DcXmDpDzjs*26g>mo4AUGkIW%opiv2RMNi$ za)N!ZU2Ak@?H9T!@1LIwh3zh+SDvu9GLe$GTyfuFu#MO-8Fhy<3XVZbnhixmTymkB z_%A@hDJl9wBw{UvHeEh`s?IpTLlY@iKl5Z;36@x+h&tei{;<*NoZ6fP5;!kt*f?mq zXb!m-OmhTnws8N_6ajhbrwrdU{?^+US(7hYpV3b$+~1((Ty#tIXuTVvAv&Z7j~<~# z%~T>0i1f@-rODh)%7=X0_>v+_i|;rn7C&{bec%nKyVepXCrP&T>@yT`c_bTBTUKOE zvI=83nZ~iPHIBx2b8hYT7?Tt;(slFo8W*e`WQW7MqakT*<)7%8K>7Kh5^i(g*OZC~ zRBVwuLswJ5T3LP1|NSGMA*9462=kU1K>7qg5;(7q|NIT_rskIC=U*`~`<*_4fNOI1CXpsY#YJ$I*_)}Qkb{|MDu5>PT zekf5p3Le+26uwb}NY0Oka+<;SNn3ji~zvFrSfBt%o=Q_T}{l)F>x~|XX{dtY^JYVOFL+vQs7wBcd z6@y2^$+O6Kp>!Z~Ckl|i*foB7QCw<2gpNOed4tkdr(bvSIXGje65AjygrAa$(3!&1 zJL&yTy}IMV8lw{RtCT$n{ectk7O%69;Fde7fcU~+ZD z(C3rRfjFdLC**@AAPB3lp*Vze37oDvecy)6r(u{?vtyizf}5ZabAv|%n$>Ru5LSZJ zg7q<&uhO4mZW0(uLy$mO1N28OD(!JCEAq4A|M@au9)t13?xLyboN_;c!+d_{G8y#D zeD-1mQmhcmHJP&2CQo{f^DxDvLa!Xw2PrQWpCBj$6#;F{p@36`&;We&tg`Y*v=cgs z{_S71|0@Kp6U7-s+M3%uFn%L3-Jk*3GFGr&%8J-&ewDlbPv#w#TV(rp-2Q*;;&9Gu zUfff{^g3}w08{$pt|CE$RuCg#nXZV92!Bpd)P zr@r8sDjB$#!>={Cv89iugIe}Y&5PTiD@n_I^~VLtCPf8hWzzS9_6F2qwP{BOK5WFn z|MP7BdopKfq8gg*uZcQ>A?BBwGZGSR?Gv)>=2wdGon&B%vf0nQ?0iYS-!jm=1(g%o zjs}zk93?{CXy7CcOTWJENVw|X&uB#p+0T=k`pMe#w@)2}nZeLBxH?&N3_DSO`v8JqK$p~7Fw3yC5#dv8sO|!-Ge|$=ECkI zzj*xE2^G~l9}MO1!~l!Is8^fa`|B`eZ8e7Qbq@Yx-@-xsfSZ@GSCZbvFIRk3)U+zUlbr5Y5h?f5$mOAnrK0Mjo zERFE(;4r?fGt^uUo(1ThsC_+LvH$Jw6!U=@tVZUI@copwZ~SZ7=TJGS(cfBNM6WBh9IV(3gG zl&-$~i{KB9zbl+Cp_hFDYpMQ>Dd=LL|2_E@3s4YqH!izZR9ENEndet1nx4jtEZ0;G zaph5w*a^e_cBi`g*ymIrRq6NOK@pfyT)hUbgEN?(eZTMpYl8CTC`JNUr)sk}oqY!e z_5c?5u8jE-ok!2O;gUi&B{8+Abwa8255wHo#be`asc}H``X;kFVO>9^O9EnR^)CB@ zps+Bn^Y$)ad=a(ZaGjM8>x0OsO?RY1NJ(3}32S`X29)4=S3f}~t6uQ#>UDu3G4G0PP7`zGhax1ufT`Qt;nDc^OoK-8R2Ak!^pCfKXxfYngG4`7}z_zf@-KKKw8d1a3yc& ztHK9?4ifVgaV~|gU?~MnvdHF;YljWcDt=p+L~J8a@xJrH%^bk6j=|`jY^`tBSz#j` z$1@Xha^`RtjQWGTF;I)@A)|J^STo2T!a#2j_}+MaJ3AXrwodWF(;1YoKp4HSdMT(6 z8wVuNi(*SqB1ZmAn_8gO0iwS$_euJ$i(&2=L<%tDmWjr}=JV)@{JSn@`Jyxet#%ck z2Xx1uVW*oF;viN7cOJ$b4?|2p39mYBp!)KSBrU&psL(MmM^wj51tn9%N?#+yLkZFB+p?yOy1@F;~V-`g!vq4f? zdUX{Hme_DThD$ALo|EkW@@82OkN~Y)4wBz_252lfWGOURSCFala zXo?o0RE$yH;vb>yQxDyk@rQGL52T12u7-wFkxll(4=-ph?Q-oeUhD~zye81~-~^Vk zk`0Al*ukmqu1*hi!8e0n@)3L<&^#MbT11R-OL=$(LB=}u2N6v`3D0=lvrjz)%to`p zo<9tXw=|{yR%Lnt93-9EBQi6cK`_#}C(U3+PXwXqi|WG&gI6euG2FweaLzJ(1HxCz z^n(f5Zd~x1uQuKz>KNT9xCJUZ2o9JJnN?t-7icc(dDN6p+ylx^MWd2ku#CL02ODRc ziZA4w5Xli%-dnv%&$jMivr;hK7WV!ishc_3@E+`5xi)2|H{aBj@>wn`qt6`Ayy z3QIx{>MSl)Dg*+T%wdWTc}DC2`sj>9gSw8+Fr&JNL#_%>CUz_eLNQct?DMe;ia)Z4 zct$|q8_I73DV>*4DFf8aMP&^{4KGyVzE4wq*?Mn~nIB3_oJnN&&fGCgx} z?2{UE8L?g9g=N@J_o7}S*xGCx|F-Lp*_rC~#G=ui|7%FC&wDJHa!-yo-xLYCTtj(2 z=-}nZs~A%A{=P+^@Z=6U`lEWU%v<13S1ZNc|1UNe1~pnse)==LZnN=Vx8S{?30MyL zhT1LO|GXc_vE`x#@zlajreKcHYj+??f&EXo-R&k3DUMc5BSEB!qZogGvBv-R&^-(7;Ka;T0^Nr0^o zOZJxCy>IN^gPeY+Tm?Z{4{kX*Od4l`ryxG=bp8gu>To*m)$wO#XY}ABk7q*WAux?q zbbyzO<;nE8!Lr3NCdkN&B}C2E3FAT`Fo`7JqA><}rSFvmOG&t%=RZG;ZEKfvmAwYO z#$1qxorn9o3^j&HRAR>0Mnv*EeoRnXw@I-KFW_N_-b;J}p&u8hin%HaYeH($B?PHs znJIMfA)kn3H=E-);-kF_OF7b`Km@~Y(VULaXXib*ha*~SS8($6lV5zrh)Nf-j%9TZ z-QI48@yTac9*tyCx>X8;ju+&2Z~f%%Qe>0$(Q21ZJ?`$i7qIULSirTBS#^lu8HgCC$*ZeT(}vR5%o(SMU}uP+OfMiV#y{f_BX zGW=$GfSupCNFu3J0Uj1uAVij^x>iFgb!^)P!?Ay4A+90zb1jZP$)BaOx{0r=n=E-4 zn(UgBpEH%RfvW54jb>9MTv+`nS5K6JvS~+-wln7ZJlU=V*a}LswK)$@*dFht@sLk&f)HOOUSEbDq?tS|_g(Ii zVT+ z$6{bjB=B+u{qj%<(YO5@*?VBwNi~I*5aLj|IkspoZqBBkIRVe>JC$bEJu(Zh^??*72ps%v+B^K?#rhb=B4m=7Vnkv~U zSMcCB+tqLH1H~_W1nuw3+L?dV9^H^ZQ^9lUC?FNKyS%Co-_(XKQ~;-R%CF%#~}AY2EV;$2?jCPI)jFZ5@uY% zz1%D4y-_>|bP>w#@q>RbY1VouI`-cT^WE`WRrm=mWaRT#I@323vY?A*F-$J|V;p8O zvW|1X8PDA88yqpEaJlgT>0d+b11SeuDFC$yfX9eAXks`J%M0e(5_PmJNBX-3qhrYD z8k)YlCwC;fO(3Tm^VS$T0sDCwa4%p`AikK69&yF0EzH&7h0!v!4GZ9>j<>~SzKhZK zvZ@D?^Xjwfnu8&*bC{ez^)Nan1|&yTZ_(c!6BkjyfN%wrj&=`e{ja%=@c#W5K=R?x zgdQ^YS9vR*s!>&0xiR#>!3`y39;^<35whbq$At znEZxDqzqN5c@BuCV9m=k$z{~XnO5qxemw*_?i0Vh{N_O07mnFNXewI0vhC{O(B85R z`)39d5?3J7xXoJd&ZGe=YQSGzSPy9p1TX`2$VJzx83i!AGH~mgquhNKjGv^u^WlGg z+*us56O2YqRp8UqW-IofEr=X3#f64u@|69fSFiF>xFG;TNdjjSxHFz3Rzjg6AxAN% zflX#%Q5_IGlCX~{A($PY-vDigze~M^1u_p2jPR4u>ifmlrQKzNIqrD9**5bKeiW$c zH!t1<8Emz!_Rxsy*WJjZ^k(}URQ1yGznyiWLHd1h}B&Y9eIR#bBd*Ry)_pOL15znWO*4L^YV z%c`gMwhM9G(n&l9hyD%M{Gd&oJIHi3*AUP8<$2aiJ*p32!Hk0TF&eYMO)ud+fc)z- z`t?x!!-o&;do&!*W4Nb!_8P1)ir+P2)c7h?0@>zY*KN5jz{4XpdkaE!i|R!pQD?ex z85}DAWZC>=-|8<`h|Wl7^j_?RSRlpJ9eo3s^ENN-3jqJG$ysJT~B6 za&8>lU(+&EJ1MbRwnNoTV$U?6c+=#>MC%Hd(NE5_9`E%A+Gp`_uM`O6@|Rc_Rzhv> zC~ULfDV4nO9$ZOPR3PB($2f}X8pSNn?aX%xhZ@-tQB+jaYq=5eR^Zu?=iWpBJiQko zoBp#_C0{Gq)k` z*@jA=0Q3HDZu4UzpQzWs7lii|Nz{>LHt1NoQ~TGl>?4ESl68G>RxBYS(SFY%=EJGN zEyVWEB@_aEM1gzt4q^r9;2&6;E;qPY{^1_hY&T@*d4aFiJDU{+3+dw@b6}`J`MV6J zUqh}&^Uvx@kC*Le)iJ1zKXdl1_567*rNme6s2=N&o>$b3^MGx7wnqld2Dy&Qvn0oc z?J5<5DNPE*BC{RnzZqFsI|e%pM9_euJ>NB<`93XB==O`|+p%E~H5VqN zGWcQa)|~$C$o~B&gQF)UOSKQb#0Qt|%Te67ZH^c}kERXq>+yvU;>u2<6pa?@trIjbF#^rS3sU~zwV5A(m_q|DL{W;vf!7YHwR$NPe^6x$2W}BLpqE*ghL< z?hfAn!g?7jp>1C}4`(EFDo%oJgHj7eXEtIkZSznTQ#^GP?1t{eTD zfU^n~SakGdbzmAI86$YsF0p5?>E=0K`W{4Mb@Ck~XuxF<8&^F4FmL#G1r0T(1#``x zZ3d&`1m(?LR!j(Aask)iaqPq_R^%XWiO$1f>)9UCs;1Du0pTWnbtZ;LrxoBo)<1qaSUC0nzXT=LIA z8)xJG4kAJHe_MwhI-JLLtMH&8hoZe3Z;RrdRohKKW4Q+%P=Ap4pMs3u>p+?ug=twG zNIY0=gvGP4a9WRQtYReX)^KP!MWQ(?a>87Of#{* zLJR@E)UcZSd)G@^#chh z>jHkYg{2#C17@1jiC8~5QHuDT;2<#+PxCATWPxwe;WuvMsL9V4dB(54#KnPBrv7_8 zcbs-|YcQwc<<25WOmT`l-PXYS<9%6o;d;tLOWcH)byDUCQ}l^K#szL^7^ud<5bDll zdV*tm?<0<6H5+!^WzWg6Y~St({N&Wj=XChV`xlJ`iBiky|rCP4vbm3>WgCtEO} zE^|PUfFW7#qIVv@_|!z4Pg9*pW5+sZP711nGUILlffOyQJd@}+-~K)3Zhn3~-y1h7 z2d{=yW8)eTKO0Z8vPrUBCN*>;L|K_RKId#X*;A^pV)SVhr($|7&=iX=wR*A;++&_! z(~z?P#R3jw)z;8QdPSb|XlLFIslycsop>O0?HES_bKbo!J%fFdf(qxR5kEW`C*OAO z26BNIfF{BJp}wwerd^vW1krdnSq_=`g)IjI0mseMsY!7iY^bDAWEt@kOK;JCn0x8l z0b!Zw=Z;S~xcT{$@g#VtymD}K+_Yf>vGm3&`!6wyOh#=#WKNxeB-`YR-Y@(pYsMcC zNh@6s_rS_5Sf5{q3Ej`1Kk;_woOXvq`j7LcegAV(Sa@M>{G!9Mt(5YML$bnq7#Rsb zjK6vfj}9Fj-8ykAs8G_&>h@s=C2kfM4Or?eK)HrbCQYatV#b4P>Ap99F6QhdZ#Ju2 z2p_9+J+#83U0rH#RalqXxN)4C@$o1z?T|Pj)HP4G)B%K>oZsnlhjCmTb{QiyeEj?j zoorN8ce!h?FTpw;0L}Q=*tX6XgDh(;H5syvc3Ao#_rLFU;Y!jH>9- zr_&AS8^PeSdGT^8SVPxoYWik{8$#BBv#**^t#Wa}c|&$_;ngvFfE=ph3x;>pFOp&N zboI?*cleGT)ovabLy@lc&V(5FnJcrgvmaD`89h{S5i4CN;f3g3{g~{(zdO0Ci9o?_ zlk!$=06R2Xt}~&ko9X)aPs=pGKx}P~N$IJder@)K&N|S4cx2?dr>Av8T+lVM*HKXy z;kLEV7p6L&B&=^}e~WqplKEE6YcdyNW!tWvM8E4_izc&2F z8R6npw4U7O`BDt(=6|F7N!*+E$T~1g{Hlu1-OF$Rn;$l;x6!<)8LJt84)DcI*DWou zu0X%>E37xh7*S+)v?I|dTbzsQO!ImdtTN<%WEov=WtPRtp}=z3BJgG^8`VC04!JcE zr{_>(F?g2}g81Z?NH@Q1hqsmBjpUjhzIdS*CeOUn8j+&=HqNE95f%rtTL{^ANnak z47Aj?SE@MQJBIj z%T+}Ik4!V2HjYVR5IOS3`9P^J{`f3K-Gz^gd z`qjIsdf*fO7VlP&?w5_4c?Av{W4rtU9gT#r2a+RV-+-7##eYJS{@Q6bG<@tw0f66kD1rq2(CO=xB4&DjW@^#A2E93H_phf zk72U>2sw4Wt#N&Vc9LbZQT?}f7*<9#{|6+4zW&RTPDg7|AeQx*!+8H~`aFz_ z7%~Qp@|;^RowpJ`kGAHug!|XdPUF{Pl7tK|C^9txH~^@e&PI!12NJWs_!hUX+i-C7 zwY|%L4fv@czCR@+Gu><%r<>Ldbk$>Kn0xVN4U#v;_{hL+pG1~c{JCB{bGWFvba3m% z(C<*y>{DIJM2N2A=tl@StNq{qyKWtJYB1UEZ^jhJXxsZ#ysLGUh=sYi5t*^RLxX|_ zC0-)d8-Sp~#F`!UMBPe=8T(baW1PRCvT^|PqD_rvh~wQGC5SmPW>XsWUKN1bcS_aS zkC>PegxVB<2LcnGcA5<{^hnC;lo^8Pr3gc!k}-u9!lSR z8REq$!z6Eh1v$BLRM`iMhJ!g={``;>5z+eWiSByeQ61xypO}3+_xi-mRAw!SJHs%Q z=6MxRJ&R@1PEOx6gigxo1m$2v#*c~jz=dL*C<%GkyKY-GwEr4?uNx8jqrZlj=iIxh zgRuYQ9SzG)Pv3s5tMAKGf7IuhRdh6f>;oCA4NNO@*8>ofPYVam#?tzb1&o0$dgSh! z#&;PRLoFG7h^0`;O^QB7d*i=Mw#a(C#6SYZI|7m$1O>DWh4s%kH~!1DEw#tLUShT9 zjFJ+cMr@#I8!;9VRiNDI%cC}@a8W%`+FkT76@{CRk8j_;E&$)%GJwjgaA(#$h{>s~ z$mv!0=iOmk=wW_ZXW^bmfitTT97(QY^_-rXgvn{0C7^=ovU^35{3yw@{_^|*7$GvV zbNPHw74s}Wx!d9PHm8QN{_61eNJr79rs}d37e9a4opAHM&_7eAl@~n75Jd_D!3I1g zE?TS%^NWkTUXTqM3sB?a@d|9#%-Bpu=DT007v(8Y7L)AA(wkXkEfY)` z_aQ3zrA!TdiS*&y&dPdyb>;ea6`ZBY;14X1N`UfP6xA))<(m>$x^B4j;&Gr{{H%3A zj*`4w&MB9Xo(|nX`t?QE@kkI)RaIw|rT6dOj~U-|lM^RyV8dnAi{oNqgJKqW zCX$|WYK-ycV*FDkt4V%Rbja45u_eY#zB`!{<$$=$77Y1>owbXyNK>(m!>hQwWa z2gRMKTEX-t|2uamAVb*M*l?5e;?HsRh`A#Q5X=)(I!l0r<&My9-CE?(bC-|6q!M-0 z+BL67e-s+5hRnRtM3OOr@*I@@EXR>E!41Voh0k(xa{NAC{oyYE`K<$PC!-GtEv>@> zR1vrLq1vVNAf$na)LG(fC@sARKjw7?{mQ`{6rS7goRD*lIetv|=5ud!1Kqm*0dgeL z>qW~3Fy?7*&`!`)Xy2Ebb4}k+S_@ShMf%O@bfpjgG%GTD=n)_xF0@52+ARY#d=3%M zIrNP{YvHx`%u6^rTVB?o7pi{BYpJ$_-S36+c)zO=U=#uB`&`~F_-YVoRo%kwZ3l(W z?n8Chp)xoCv4^^$#P=w9TFT-SSPJ;SJYEL@2jAuU&2=9?M#B3vy^9nE#k85$ja3nJ zis^5>75UU>BaoGzN6_0B-s5l|11C{ zFkjtW48t;BwYIdd;0X!fHw_C51Fl%;G8EDsdG0_83HbsVOVUPsYAMLaXP1s}BHAe% zP@UL#(v+Uc|0D4p$g+9+oWaG>5eU#Dlx8<+6LOZnd z;QO4pvG|ml=M*Bbsmke^^ms!zuFE6GOmnT!xS+wJpR|FDSTEl-`DCXQ<#zh>1K;qK z_t!OQ%^$R|Z0Mvzj%D=0Cq8P*;@_9{`nbcX&Dl21wQX$%j1A$;Fz@hnQygrSPn|n# z-yY&Reiw$Jxy}Q@FSDQWXl)PwJ(Sqrxm~eUlIu4ojkxg3($>~I#b*L&o;)x}gQE?% zy)U5uW$H%TaIsLKB(88Jz>R-=2TVN^QI_K>Pn@C3AB{lMd}2&6$gswd8QPD@BiYHc;^U$04ZBlvCyBb8bMGEFDuwJG=eQ1?Sv zlY$K{7XlOK^79>rSm<|bTIXW@PU*yn4~X5F?52)C0otRFd%SM?ARDT-BUeWaM=GFC zstuP;E!+n;`FYg0rZOVm7~jwA3VMar!Z9hn*tKWcf3u=HMHRbgWFFH6b7UEgso-(J6+=K+k8$p@9KMu8h(6o{i=xN?AM$H~p(Sr^b(pP!S{zc7&J zIiJp)nVufp!D7wz<1KE5w$srE!$N7zM&tp{yr!0vxR0@rUlW8qa6i28oB{bH#R6Jw zpIf&8qr_W?^y5+iVt$7(B|_7OAG0#itEe{yji>s2WHs1Fiq9+9wd3=&;UN%_tboCa zAI(n@7G)0)56t6YxMljuxsm#)PlUe0KyF!1tjzcp!ywb;HPfFNcrQ^=oo6Q{_!%I6 zwvc1_+bHqqqdyy7*R9VzI_gvtISic{nLv88z@k!K{`oVd%o-+zTaExN;}yKjqZhN)%{6w`=0 z_<{g|z~N7!-Cx1aLvg9Iq`9vdt$&(T{Tl-B*R3$j)-TS@#Tg3lE1biFP}VR5$%3t+ zX~XBw%Bx>ck{UsYjJ#iFnuDT(Y>vPPWxQ@MvuK0&>)12bO&fAnVW7#m-e6!&grAwY z`7+t24B$HIIm7hW*c=GKO@h2U3|@>Ma=yKuMBU8W;ur{e9fB?^`LgR%XlNRWIhznb zB*sp=Zn~dyAQ6!T6KC3o?euP{le&>#1pZZXSko6*EQQgpn*N>7&a1EXy>Xz|ILxzJ zhQTMM#|d)bQ|Hk23cu&vQ}m>?u`vs*b$S#?HKDiu)@)r}83|W+QvUTKo z=XFv8*t`_^ZqAzAI~!=7k(~`s?GZG+;KjD@*|SnFzjwgB$Ed)~A*?fNZ0rg}BpWjM zOGz)g)fEBk`v(RdncA38kIDe(s=S;Wj{t`^AUm)ugx4!!Ug$iz{OQu2`rTAxEc=mY zWcLGXLote5qv6@`=~Ex_oQQP;SA!^*#Tpd57f$P#V)IktDY3_&nwqo?ZQ=`Goge>j zS!A6g#Rfn`vQe6f;kUPrdzVoYBl6qydv10?xFIY;!EyA~HDx>BulZ71TI#1g$Q^5; zxpF^2H?pMPMFtPu=;&yAMA+^a-Tg=VBu%azyih!2Q@m;|Xs1 z^+Sn%h=W~{TtBo?h5H{<7Y5y~kE>v2_6sE|gP`C2`_L2_PhWkLW0-lu>IjRZi0VY$ z=g<6o5j+%m&^RlAUzmRMr-~eUMMd?L)HRXUfWHAQplIC}{ecZ*U}--2O;&B`?dsY` zjns6%|Ew+Aj+l}*WyWpW_61ml%Q~T#bJ+jz<>uJuNm#a0scaP+6LZf+5d{sbr`Qab zY}nQ2czttPHC07Q(HHo~ z%LuRcK!XB=qUu)O1EZ=SI9q-?Jt?m$B4c+)Qy?mbe%!!xW5Ifc;z<8vCTUKtt}Ebg zAwf#XVK}imFot3iNu4V*UIDnChBx&SI#j=a+9HR(%tPJfXMgC?COak?s;*AoGA=6m z6!bQkR`uO*%<_Lo%wwRCm`}PL6Wl$2nCF|dd$yyi>ro4pK@1k3WEAyY@w_Z7FWl1( zc7sPN;a5vCj9=zn{u+(NM8j*opr6CT_*egk>N~S(CHb&+Uf7$8$?I+UAb1V=|P;kQH8y3C{6QsVn!yTofw6s#}oaJ>yH}-jlBh zvszRegD>PR>>Z7Co2e*1Plu@e;hNfbHqRsHbC`Gp?u>H=&)_^j;KZuw#LTOQyN-=Q zFP6$&?9}%lOdGDZ(0E)}k#FvWWCL#NTm>tf3Wtsz>%@8wz-MK?M_4|?X(YAi9Jbax z5~g(etcj?=G;e3|L#kJvQvDFj0`xj#P#0f0w`Qk6Z^=d^cu zX?_wS$cqZWfPXMwwYenxh9syf7fdU)xFyh4ikX& zqzAfs9pDpaY%or9M!$*~)5oq@Q0IcIn@e*FI2`&bJ{w#e!Q~bMihU=_o++lUTB&N% z-?`HK=lIk9{o&*P{%OwdRyDLGa0W>m-iQ4vQ?F;!JQsjL=>VtY%^AnGTX2!bMMb%f zau-~m%Eg%y25EVUwFHh#h#B`;M7DcJ!L5f_nIJsUcS@|Gy5U8V*}Ek4*+8he-P40P zTE2hBw5P&FT z12_YEXU1EGN$lsZn3r)vC~OG}v-OH%Dw4>}hJeDRkKOi?oe$An`{yK1BtVdrj1eeS z)05(`getvS&gsgP{)YH(fK1KD{romit`X4?d?V<3pld#oa^$p?RX;M9*+)S4=TSkb zt?qrofhR~&hx#a7G~iGKDoL)}-LSqmU(+gn`L>dCs*~Q?yk+h|8#8=iO zXIVFj;U~NPLPd=bb1g9FJ`*jpov`V$(o*_~Z_HjIF)Z4msYpr*k zXo60v05ye$MHFk1t_s_Y3=IMJJ%{}Wfq_#qGmLfh3uwm76Dc&M$R;o!jL_92l1khh zV#9v{liWAFcUmL(e{2IikJ61H;|-p0iEA^qX=bvV3JDr-AMm}o-u~z;_!851XkFy$ z&TbiBia|?z=Ir`Ui}UmGs@BJkAI}7E$ha9_bIX>eb~;nzM=`W?s@71FN+ErMn z-u?|1Ifww7<5gf6e!CxXM3rV1ghhr9%a_7734M%=J9TFhf>?UQLRnmn6)%cn92L2m zU!*ivTlH7}YeL8O3d;kU&}hQ94Fz-=#RgxeI^(pD>DmUrKdfftQ6@!}oz^~C26+9J zwfEwFqe2T`t>t8W`Y(M(Oz?y2Q;_!ydpN7As!~)Bk&RMsMBfiW{@$Q-YKm_`uh*)xsF1lv^70wZ@dfL~gx<+3krM9L zu2pCI``*2aDT9DrKeq7qbD!VK!eTu&vxG`DRKop`^kn5XgixD?xc%iM+AZhbAOHmQ z7RlNr{NkT0 zYih{$HTT+RDC$hVkYU6Jex?IElF@ZQyKW_piZe3MCc-xOV$?12fO-*D2D?h{8!ZIa>8- ze=!=)Pm|DoF-$dGHVW($;#l|Ht1>%+Onbk;5yheMdDYq|oI3ogR=Oyfz`=8f^9bMp zHk+~9gM1vxodQ77(_(+%oKSq4rz@O{tZ!~ZZ?q%IKld#_goM@ob>sc@><%{#FfZJ= zlo=o*12?8607NLfE4mR|t+xu;AlSQU&jE_T1Mz5c%Q$6(R|g~W^AuC5~(6qMvxOTd_JN!r8FbMN5!Q{a>WOTh#*Qc9#?IL z(V!iU8B(0AG%t}#SFn+hfTHX9Rli~R_>>vB*~;r}%&nYPUPzkh465XP6S=3yrl(z; zof{s2hmp-@tV6MCKK)ON)B^J55vwmBBIe`jQBD9U4H!obuB;9IsttNzJRf!(m`PW9 z+CxoE&G14d?6J681&WK~4R5#B4y_lY8iLn07v;cTJR8;|Vmc{gU@!kE2mM(E# zoGgGBjoF@+h5TxDHg;itzA{7s9lf0EeY(Xa5Ul3a`H=6Gl$K_(BhP8PXb9ny(@Hrk zQi2O(WN276hfU@zSSFX)h}xS%5>F#v&n6lg81uT-^XaHdd5LVuG3;bc5Cm@s~yA zBuu=%x{WH&7m#507X;Nj$r@#8Z=dS63-$N(aEr$EA9@DpvN(5y zC@M7}@S$(rs_anX0AjSie4gvi`?_#xX})ccc^o{aE#${UpXN~dVI7f$S3?^x3TXE zg%e`S?9_mUUI8##DApe&yj9<}cJ11!C4M_|^BCRl0;=x6CADHp;W`qx9FxPCWkR$w z7$xsMUk~~Pk}U;?+z<{0%uL6jPCa|ppRWka4xmIt$|U^IR`(_J4n&BJJjwUHa;R@) zWCSqf*iV@elCh(rdSEJocJ-Q`#E~PQ|FZ#Y(CxU83tyO2%r9e*&5w2&h^pz$Ge*|U zDIExfh?)Jla=lUuyWwt3P%AepB?xyx=ikNBNL;W(=2cwTSbGWaei`LPBNG zIF+=&C6btC^c1`*`eg2EC8 zdFfuu@Ekvk=Ngr?Ksh@*JJO>-`DF1!sb≪t=uC5cfFzth_Lnn~SKRaH$pt8+r94 zAbdgzkKHrPldn#k%=KO^s_I=@;12OU>VPNtnJm)gVNB~1vuoYo|4^;!vrwHVLbVk? z_9G6{cyDbCDbhb37@Xe;~3&&d> z&+RI&&tODpnZP3+6e{~8N$;@F?|pkp4qt9RzN~C|kr=sf)q)BYU}HO_lZd3RT~}>o z|JQj1PY3udBW*5?XJ?=C?3_|+WX6_BTY5#sY8;+;TP$)V@D`;7>K`%^iFnr9Y-wh; zTh#HigtC-Qt(c)tl780Nx&UBm{4(MVR!2O(itX962bFlS`=kZRwb5yGx346xWp|$x z4(32NHdyoGa9;WLj1RzJgiUMj5a6@>@g`c@V{a14!!?73bv23THQ(tduX{QagzEwg z#WR@aDPe~_CVPOD8{!PG9I@ILcIaS+=e#4ufo$mUX9A9C)yXmI zL-LIYT5Sk)_#fu^1_aa5Lw*KaDHC1-8ga_DHT0N$SR||Uk(UUi5=?IJ7R-uW@2nC;*!??jn&<#Cb_x1+R-#I4Xp($@& z0Tzr@ZxRuP^L|UT!VbzM2yX7)xx-MwC3+^1ho_*dABServjY={tWPKZrRqO*U!AH# z@V*>-n~c$fsJQr_j(nYvifVW?GBGpfpuqw#h9kyx{xE7ZTu)Gw0eV2yDKgT&3|mYwgz;^6QGD z<5!L2hg1aGnMX zgsIV`7hrPWEW-5J6L_6J@VZ|*m>YLc{dflFI`_)YTQ4~`=A!+FY;pn=B*Vv`t^UrO za;SEmTZ)KD;^VZww-+qmC1TC-dmlXz6L82}A1*3QO^%H{$MeDr*B>%BnDRIaCO~9< z63h_fCVlfA&Mq$C$%k++cr@c4y?n`YEmLTFR4~Uqb2+FHw=8cfsjePEFNYrJ*c6xb z)vL3}me43mNY{;mztdEr-swCX9H;c+5Y9arr;cpF2B=BM4*}JTpwq0W`*$Uo9IBjA z0(TfIcKLll>x~VBU=dP=x zW0fT>0WTbXRiNw9&$Nn^P9ya>P%^pGrV; z8|6Au{O+zZ2mJ z;X*&lAJH*<{btBE+!M;pSHssrLG~xcChP&eh=6w9&20{RV@F5Fw6X1_OQ@*oApFLR z1@v}xU((FrN?BH*0Ng6?>YuQ>Fz83o4>Il9Q)E@o1`BHmX$GNV$M#}`0#Orl2uq-- ze>qKUuP!NJlXgEAfBeVxfR#P;POfO}Ki8F5KZOL3sGc#x2f`Iu@j%@x;b-^nE2Hfq zT{6BC$+4@xyO{*f!yfV3I#d!gmlTEx{pqdZtVJcrfvKmwnLj|8mM~1g`$+wDXedqe zUiB647j%6g;VlTutssJR?}o&q@Ww^Jtkjoub44eo-r{y3?KIZMsf3g*SnkK>V6=vd z4x$(mI02`Y13)e-bGvr!AO}YS5Ja>}fNPR;Qo~mMu~yPUoI&EuWXE6Dl34CBj=-~@ z&Ylck0z$NuFxz1BLptRhE(B(EExZ=ci2Vkc2Ww|22NodvQB|!&r}uF6QcHSFmD2~s zC%6j0Pq3hiz{R3A->aW+U$nCu!5IU#h8OZKM55hczind6ia3Aw?NL%vN`fGPFAL92 zQ;9g6!b9K);Ae#Ue2;#@bAtM595~Z|sBMg6ZxzA=&4vwX;W2AhlCcibDO(x2>xrQ8 z58QCPK7USTmJVBg!+Sk?5ULMUkbI>t4+Al5aQUJkB?(atRsy7R)S`Vy>tV!Px+e9` zQo9e*J(fKsxkjU6M%&Sx#f+tSU7g8pJY~SV-W)?$kH_fcYR|yHrGCaP?2AmRvOF0Y z&jyg;DP7RG=;2&D)tSqKlsVy8bj{NXOOLw z?Wt6Z8UVV6GmM)zZ8|5BmvBPDYbgi)0WgeQI&txQR2>;vjHywO45u3Aeg#V~;s@m> z!m|Hx^l=P_1>ddnT|*_rkRI#@01+|bT&Dy#_a$_l=@FPfLrJ?vNyQfzuK*H<)*uvd zSS6A>Cim|q)$t!b-H!FROOF{amlYd`KuHyQN0T}yu!q|HK4;0L`LL0 zCVMZa{!y~D27y>+81y@_pS%3p7$6oDU=0s)a&wW{lsXR8fkni(11^5;e|l< zn+~@eUfv?Y@);rscpV5xY5seUftL2+ewn*g@&e}z2&c$6lXK!GZ~3(=fL7DhrBG_g z@V+CXWT_I4nHeogB*N?x69=dmzJKZLTt!)q4&jcl zfn88g5TY}g<-8A;atPQ$NXTyXd(8?C9X^l%j?c_^%}bg?RL!N8@Z=-0tL!qq zO|Hj*Xs{RnAT&KIfQmIYH~&3iMp5;E-GxxdAz^_m)+)e}o&c!r;NrqxGrtl}T!hiI zw+11dV-PpiN^bq8vuW)sogMN~QzZ8f%T#&Ko53Fd$vi#Q>+Uit!{4(b<%-v55y z6`b5wJ$3kyq3jlrCdQ;oHmGT-K4jt{_;>w!NMLGm)`qUEtbqI&1@LlHm5<;^G>m*- z9*~|7PnWFpj(yVp6MKLSC(Q&Y<9?tk;)SG~u7}*x#lJuAmu8~&2$Jx9KfmY49o|6X z`SJjQA^LH^&8rACcrFdUA8s&*+_-f<0#7<=m2wXJ!<<|(`VnOJ>BVYz!DrdEHFXV; zAFHTNPRipMB!K^dJ`uqnXW%|whdfm-DjvvK(g?<)9bM29goHf9A7*MSvylL#N5QlPk)7*Q4FNZF&51;eHH4$vM7oO9niF?R{8 zovP(@#7!X^rLcV%qh0JbnQGc&(en1kaNS%iQN3B@tJAPN}! zFA*OB=Mm?UlIlkUoPb>I(K^%wdv@=(HS|SjmT>&#$1I2k3{JNWo$X*PAXC<0G=#z# z8EwKAcpA#JUX=E~<*>R^3Nx9ny_=H_W>GJ-HiIa>3{YQAX*34hV$YJhc-LZv!m1&z9$eGv(xj?U_ycj+$MNbv<87O0X<1PrD^`}UnsZUdlKS)_+7TDv?uyatldJ{9qqznu*L5A-yMJr7%xr` zvWOW0oCL~e8M1~zt3|XJH*VZO(a+pq4X_KpP&#u)$h54hs|y8xN3nOOU-kmGK%oTY zVd;!2(;rbwCRC#zrI?_P4ty0{TwDy-C%SKVYoWD&gOJ8lIHnQN8z0G=$4_@st>E5_ zdJ}+PdCZ_A;&K6I{K3$jb6>{Kkq=}J3V-^JtU&-_0krjkGp#@UjwoPdN8a!*r}hEA z36pR)wF>uN?8nAdei1w9b7~=fIW2?lxt2%`sXqLIi_@9$e|Mn}!iA?^zy2URVJ$3h zPG?apT>cVq(=A3WYUfeg=Wez-C((PUqQTYfu7kv>L9`v?Npj#+jP?8hDP_O9glS|9XlrFr* z=FdOx`ufVBKHZ;tBC3A3gxi;QmE4?iXapJh_+Us9mz0$3dJ_-BjS{)PUm_D0S)Lf) zGA%%@hir-Cc?lB_th;wZVj>|SQT~AS8muu$$1Ra60TL793;PQ-W8@T0H~6_$}<3Th-q>U_J!pFiN#bF8nSL^<1buL z$BjX~K8!1exAreh#`i*0beC3WOhA++^tTXprXV^|Pe)nICr2teL#vA}f{TU>Vxt|E zQ;J9HfDm@fisY90|87twW<@n6+6uurVfuX%1ac~@;X!Eq#wD!z+*>RLubUz8vFoHt z@rP!XmI33aQ|{cpoq4%KKTQji^{G>*%A&3zx=rKI5A9Tms)zdRR3H{kO#v6g|l{(|I z*nhEk^OJSpjuiDc1O!GgIx(29#V3?-NZ12}eoM6qIU4lBe>437GkiX{?5B63xC1*h zVGGu~foME#ku-twgT~e?7#B=T*b3;3ZOb8t$^^oFcONATF~9D+6FNIu=A}i6w+ROB zeu=i@h?g-WVb)>;SpSS<469U2W#noGpEn-5C zL16~d*PUfKcKLM*|HvEEx0oJNWo!ran4;W`LfrHnA{39WMth$ZWbRKtH*(?010ZSk z5#^bb$J7~fTGPA?(3|M_yMHx4+X)}=BB)%xC+j}Y4zi6PsuTeu{a(^xth@C$BF6g# z25zRMeMU-*1aI%WY*cZuPpG_wRLymx5|x7j;j&fpQqefWy&A$`;M zobD{ht9X2E5KEW?@7+^xF^usXjb-{4D#}_k-DHqHM@$GLuf@jJEzvV8tEhz7l`>i4 z2~hh!rKODj7dnHG0mA9;sDAl<^!f;Kc;eg9E+9!&R>mXl6GtFWK`3r%%yN+4z@NYZ z5UbF^`rw7OUqW2G4UH-^_vmf#0AGSZF`m>(?*G6nF$cWsuCKz^MxkAOR(N`yfyoiv10J5UfjZFA*9`MkRaAUO(0Q!7~`+Wg7E6H*L<#RRCN_l~p2Z4@vV_!^Fgi6`xxnK@fzr%%VEJK9utJ# zU=aW==SQQu#XrD(uEE&=mOgr=zzPyP#fa+8RR*_{QjMXj1G`L7fV#VeJ$cd)tGsLc z6`R62ME*%z60T8($hwQ7#Uy*Q(7<9{&Y8OXJ#T;k5tT2bDw>8pv7exo8vXqn zO3X}<^Mkp3mO-JZseh1EHxCy3p%61-BtxlAsteeta(=Tv&G!2{n3xVyld@N45k)#( z^BCl>>f@$@f`Y2sh@M&+2v4RIs%aV?@qm~V`!tH{ z(2AncueinYEWlsmT&IvKib}#znzr0VQ2eDwdld>EC|?mf?mc+Wh6D zXR&Kh%Ka@^ObURuIb$#{K(Gkj4Ts_`V9gbD*!9rDOmBg3|2rNYq6b5%IQHUfFoz_N z7Zj`Mc3mEPSbvB7g7~TCejThhlvh)zt5}W|mV{u^Y4W$So|@s*vxD~bf7)5gayRh^ zv+Ug~NNv-YfRQLu%3X9GSgJc-g^%m^5!l}hDt`9|j(CItV^$N1j9kGx_wBT2t7>XC zZ{6C|Njy0LS)@nI6uAgNeRgBJ}#wjaaF6sqtIT+j5eR-nwU}_Y9Z%PM`>nCc?o{-uKUA`6z z4UcewTSRV^M(w0+OuZF-ot`z+GEn@Pe*`)J1aV+58@5s)zW|U(cZ0YGV7N(_=cGmZ zydvOo1tq112TuS}pc%+DhJn^Az`W_&-P|*WOiddAUIPhl=;ZkXVNzCc=DT-bw4z?# zUBFgQNSKVqS>y2*cg zvt|vRw4a#KM^OY}5I3b74+f^DAE6)g&Os7DQEWUOiN+SOAqU7H`lvlfB0$iMP!r?N zhX#4D0IN1&)iyWV3kO%*9{DJ>di0dal%_P<8gv1IdJFFnrME)muJl9C-CKc3A0i4xnz zC~0CW28}6>BbS$WYqlM>OT>Af1;mi|H5MNZTjqj8+gy>1QCV=G4-Y7PMn&buuRFN9 z7xv{(lpx{YiA(Tw4-;k+gQp2Z3S~Koi9?9x^oQw@n{bRq!B^u`VvjrDHD@@20gS>h zd}Q|(pxaD7K)nGRp2bIbPc870fd)mifCRSPSx1T0ryW_@zMW89JOKP6 zLv}BdAc$Gb37K3$M@|`yt*=b~?@H%$#kSY!fh3BWXHK8y)`hC51Te31qB@5a$X|;& zz%9G*^c@G7Qn%k*n)kTCmON5FmRE=3;_3y%)?>az6u#B@uI5>ty+-8dl=P}iwLN%A zW56P$rGfp!rZGRc`|u$;=;fNuz~i7GN<;oQpF>=|EXRh5f`ZIv&s=CE$WK6J7mDwf zk%`Kt9AbV{jLtcLnAIA4!=+J>02$$x&-ap)<{&;lc)+BovC)84W=8fxwf)#nPNu7u zpbIoNm!J9Cwn*=54$A`w&jyQT&n2|d|8bNqH|jHdhRS?o+NY3zk)JONX`$| z8O-%s0SF?Rwyg!6vG9H?xDUCK_s-bHP@-Pmf&pjHPs0Ru+HH8%LVpFZid>?*UgclJ z!&hDEZL2LDN1xzaaQ_SsE9&{IShv(i!93+0>|ixdMrYq3j40nC1(>uNFOv0nGE80h z!_yV+HShGYcO0!XcnTZUk~Zw z!S=~M!;lR+MzvQiJf#D_|9*Q9X_KDcc*=1MaihsSi_Lyf(eufE_lK8-1vNg(BwQuS-iqw~Rn$>C&f~_x!sszme*;8C190*N22uG4-5jzs{Wx@Q*orU}p8R z)BIAF_cnudAIui|NJ~o(9!vyD#r%DCXk~f1vZvAr9hkmDtDX#jj4*Ru|7!tpN~2__ z>Z@KnIWns*_=M{C!^e(2q6W=sB(NaJn{NGJsCn1%z=AI*__2O#Dq?@ z&kn=VvDAEDzJM?$1@`Gof6{lv!bYso>lO}e!&5f%$!f>Eu*81pLX+I1o*|>p3I$Q- z7W-NJmPcX9oVD!a)-i>*l)*^2A%>6iO_9{{<4{Wv)7G%aJcvQVJy@bv#**is3G`d{ zz8?>;Kql><52WwgOUV5Hw7Zj?ZA&B5@nON~DO>YbLpIe@e@ZAGeiI{HztO!HwF_#O zk!tF%jjNj%%ou?DL^Eh0YkaqO)Z@h)A6@jGIUG*&^QTXJ|EygheI$2cbZSU(EZVz? z!76hx4|q!F4vvv^fZ!$gHFW?Ilw3?x;E9xT+3`eyK$F09dD^j9$)P+TXHgeYiuIC5 zYt#m3uuyAu1?n&$-$S3mZM(LY?rsnp ztv=4L@2Im?KFzs0IO;iYL1Fm<96hoP&lW%4HT<|IO)R&;g8H?1Hl1V>h){Rs+K3bS zveRSp5F=lQnpw?|Rmyj>7}7Y8#!EHswj z+ruQ8-?^FJX3yTeOmKsDDTaJBa6o-BXb^F2{ez#7_zO=QhdXLcl1P_&d7bl~7KaNG z&6^~r&zzxZFaPxEa$-vxwJ^Eue(W(ezMj=`HIg+r{SIVW8uf*3{t5s*%6=KQ78n`D93`dS zKs{g%#U+XbU&}BVkknh&|BJl%jj=_|3#$GGwh4o#Xz{n=T^PS$Z)D$dG!Dz6GWYha^Dybyf{}LrDt}4&qBug}1s*q~;3#oR0=BkAH)v=LSoT@3ws&U7Ps zUOBScWrwoc(DBlRFAgqH0dr=}FYn?ac>;TEWy<-e6>AJ2{c@yoln2V~7?QS&Olg+p z5|{0{Zr!@9+@;+vS)4{8i$s=y|MZXccOvXf@>^v*jS*2XP=hb9tvvq&6UqHw!fOte zGYxRu_O@of;&}Cl$&qDc*29zgmx^Bi|RLT-V|@vkxsuB7q_u6ri6eUx0fHE{( z^pqQmO14wXD8&&Y*osbpFni}0eJU(y9|hDvUam!jHHL)OQBRWTM^Ug((k06P5LsLO4d5VHpy6s@Q{f0*n`@tiLPQaz-ir)F`7hw~sk4$f0y^xABwe7UV3ql&LHz zsrkI&i%*U#0rr*j6hdq6C<-OCTwyF`Ew+6$$il`TYkUB5OVtHl1Ckd`&|NFP)an|+ z?DpZZy!vP55UXYvCcX1fAVR85@2j$zN{d_O-!UuBTe2jBE>6cQ?8IU&zQAC5rR;|oY5((+=tcR1Mj1#LnhzS`s)ZC!>SO1b%5$ghdOPS@#ABO z;EPX;{k1d)7?px(^p5>WVjC-ms6wp;x|7Mph5ZW;$V+78YPOZ$A3S^|aD;_!d#@su zm08AL?_!e(ybi@kNxSYn!I^7~q}QMU`qgb(zubWj^P@aQZts zxCTD|;^~=KR6~!U?EmO}pJNUZt$vpU{(kFL&K?U31IM_KfE#6o@ed8hC(Jl#rL%R* zb@2?m?KW%(P1oN2eH7~Sj$2I_!4dPJ_N!3`vaenKf6;noK5wI6riV)}E|q`AjZ*Y9 zOL4k)aGBh`h9N%#Y|Ds=${MLGzjMV~F71h-)N~Z&mr7cA_Tt+4eQf~c&e908xH-qQ z!Tm7!I6RoJz)x+LKd(CK*5}DATlq^N%k=e+%Gm=l=fyr8uBFw&1JQ|kP8XFRCta~c zd5BgUqvzQNj%~BNp<)<;`;{`@VgJ-&mJFJAVgKH}v%w9luA`uXmSN)kv%I`~b?i@b zV=}F&D7+(IQtor1Rg3>ciy3W}w9I3ZNIY|)T6iaVkPo_V1h1d}<9Es(?^kB;O~sCA zMCwEnKb@f49tL%5uP09Rr20160rWTqAn5Vvc#te`gv zU&}D(^}fYEPp6F<@gS>r*P~EQ>?56V_+;pt_~ylfJ%Ppbzydm(ay_Viz-Vj7pPk08 z`4kFMi*LB=JzlLE3_N2YFw;rabzEP$r9OO4-=9PwxcdhtU8)ZKwdsGs|GJfrBz)in zCbrqor?00qcuRvYMQIlbDD^nXQ%B9PCvj% zQgUFv&~K#Hcu#uSYcGVHNtWr1zy^4~r{J?F;<`SF?l#O+BjEUP**<-SIXF+!=sn7) z2O?Y+)~Sub>PuzK>JVPo)iT1k>!A@?hwUfX^bw37n|4m1&)K!D`Sb#u3x z({n0aZ3me<(1ZcvEcRML^%k^}RQT^yd)B(rkJi$Ym3PKrLretaj8&s-)~$OKXJ>5k znUf2QVlc%FlLyrV(}!^Hb!C%;CDDTOWndSBEV4q9!c263+|Tk3bC1kc-jiGJyHpftLj>enebPHF*evK;tQOG`_} zczO979&$B)a4cRYO1)AJPlcD5t!G*jyHy8@{> z=Cl*By44~plw7}k`!-XturK{K;(L$x2H>IZw>*~Hp9Ec>^Z*jV^I$9;Vjv=vPM zI*u%Pm4%qFF*UK(`S$MElKCHzIMJTV>;xj$ z+aKoZGSj!S1g%i{H3TfW_R4v*r_^c}E>1GBFesV2eE41F?W%oM^&b9jn#Bahv84ys zu3bx&m|J^rB;}(;d+oI!nA)?r_dA3e{km#O*oZ0|3CHyFQ?Pk>UN2@IonK~-L3A$T z54HvPL?x~rlVu;Spa%jjGwIZH+7q#IktxCSVldDv7Fk^;Y&~}9$dTz$nFph5@)00a z8)8`X7+j`)Q`ixSWZB(1kv!WDG6m^(HXu=cx*2wTLBc>3iT}YobtqOxDQ;0_kXE43pnvn z+j-O}=Mzh&`*V__B8|IJ6C zJ0|tq;;VPaOENiDJdEkNZ!%{;RMg`zV%hYdK&+JMd+NlgQ-T9#e2kQXBt%L3GVQuq zTet0JN(vGk-(tg{)t!T%mYOR49M|^Ho$2E`T2Saq`rck^W#xC`g!P;R6m$<7(DvO;tD9Hi8A2{Io>FN~XCS$LXs3_IS z3OY2Ie)sJnfjyc-F>sJ{6$x`y2gT8dpscaH3sxEa`puiGG*%GWY&Z1fflcJxPz@_j z9Ay}h&xAj7>9)#%g!p)PMm1mrStDr1+c2ce_E)<+edF4V8_8>zDhdT>`Kn)9S_^&a zkm#-ka{N!D0Ft>#;1Mf$%@F1KZ z22D{GLyUYBcI?=pCErt8H7ho23(@p`SzvwCTrzD$_F^&ldvS#_vD3Zl2Q#f%yu3m( z(?>y5Q&Y>P>OT|lT^+Hvy)(buaeVg)js)uJ`Tk?h`1k}1j^d-Z{zdw%Gq?%e$&#_1 zbG80}jm$D^VY)iM_KK%kdJ<`z`|R1&VZ(}PPLsz7H5kT?s=xWzG1(K-n&R19C873Q zm6q)3xxm6g_{lPRWUyAZQ13bENV=z@zrrY%Z4iNzBlf|2XF$jj#oK(}sZ&?pTLJzp zo8VkJ)%kN!V#ZUhOv~Ep{rGbtq;r}zYfo{=cb8{0aMh0tw|cru4ZMA&#mZvcIc zjI`ra0xfLXw8?|QQ%f_7tL$2yKPqcW-+hGeaF{m9>$Qm_)9eP9)v(Y}%`8#B`W$Ke zvT4GY+#%50g$TA~@r9ZVBaEpe7+QkE4x_1V!_BuOgiriHTjRVp1 zFS4s>Z}bQubLdnQ@Pg#f^zVBXtR-~L&fX&ZED=k%$`7ZY=EA(T@?cTjN zNLY|3y#@yJTB*1M=ix*Nn0rXzey|eWq|LKy;pc`ktaKrV?T=S>;aF-zq;yQmqY1gh z0sAvl;SonbM58B8+goVce(cbJ%o&}2haM60sA63EGB;1bFuFI?y7#xcoN{*3@4>o= zthYG^!qr;LP80b6AMd)DTlN=YO^U1krGT6M9Gvp#;7)#wX#^H13XAB!dP@*@4w92& zqOasx!J0LS+#c;kt~2q!5ZV&oCToIE^T|`E=!4tfd+rQe3u%LH4mM*&Y3YUsz36_a zrI{t407XB)?VuC-eBx7GojyGql771J8CEOtO0&Jbr{m4R3sXVZ z577ZooK#Y`22OuN4Mk4{zjX%MDMFpq5g$Q)j%%N{FE9Q0QPmS;7o}+F<(6yLs#Bmc z^#Cy8LcTwFQ2k#eRZ)?dp~ygVh=I=;`p_NMo?gPWBV)MosJL3CBP=pAA^Kug{ooZm z2c5d=6{?$$B0-;^af8tSvS^g^*slSwUD*7nkGjJXRR z0`GRReN243(eydH9e+8OzeAM!ri8E`%`6-gwr5h&f=#iE3p7wXyqc1#ox_9;9wKMxq z-{nSsn%T%a9q_ka1AiT!;|@Hx2<0pSe3ZI#YtNoNDXAAMSOA%eG63u2FR(O3pZUV& z?CI006?2}<+$!qJH{yorALTb=jO+$)4}_eYs^?=s-)v`R2gwF=8omeuA;-uhFv~F_ z*Bmx%7?2_VJ8s;=8#mta>k)PM0(PrzXi(#K{Y^`LG?P@;d~IW-#TRrF2(E5!sf0!l zda;iuw{ErGX96kX##gC3$AcEJkNo*_&0l{#2fPUa4dAdo&85EX>@CBm%;!NyHnlB5 zx=ID8Vi2a!_ztcN+{Ao=GZ-$P%Qd9OCLqEcz&z)Or)O8QOM5Ogn2Fj9ReVBt%`ae=E4ks(UZ)5$-0E1CDq{FH+fugRkw?``tUe>7dK z$QJ{TBC%wG0&k+z#})NjV(iy$ZPavjAZgWJ%u!$~&$**qid8ni(*pNe2+`#4>^rkl;^&;O(FiCGrwU7@Z@yo)GacpT<@QiNl3{k0zDpRK>1K&}G=WdwJXD433xZUyFT}E)yKZuow zV43DL?101+*G(TFqBaq~g-p<sT~rTJsQqjT=LYv>sq+&Q=ePHpXf@paJ|jk~+GJ zjG(ze^nr0l70Fn7MT*nL`Sa%o_Iv*98Kb;){7I4DlcuOF1}$v){%v=+iBTfgni_#$ z>A%wi0qfsvpBzd_HRFG&=R-_eTGW>x-0>f$j9=l{>`{aGKk@Z{O`!Ar)A1YpSGu2^ zVmeg59{C(SDp=)3YC=;54a(v)cjlk6QK@`da~7$_^zIH5lnRwE!Tdo*v0%ZY=FJ*J z5e*FkO{^0t-@aXLRy*pAnAtJWEmFfnV;M3Ri_=FG^dL#`?}VbB_ec>(nN7n2Co?6* zl~SwAx=h+K(EAAtE@6RAm=MP}fIP=}fF37o;n#YdP#Hda9c?^3%4ahvE11;|eDVgA zlENo55zAq^RIiF!{xvYIPe*cwDSi_Z?qOsF`f{;I?H>x((;l8XB11zrKyC0oMT5F~ z$i;fy-cnMRQz&3vsWqBD!q!Lz@Ig8bL&^av1v?A7S~@72(8dTS`N1dY9{_+>^MUV( zMys1#um1f{4(yM5z)?{LNJY%N2!lwFP${Xbs%2t@_nReMKL`E4)8@>|K1!x^#DXwp z4fz)+&AVbV4VCWULA~D+=P4OtY3_q_)zTX+`0Zj|gDvGN=+I~~2aOsWPAI6#;5_ew zSYD}nizkBr#qbd{O+oS#ga~sA>^{-@P=^YWAXbPoX0@`klx{fR#TdqeKHgx zMp>&UhJ`^IyP`W%S7JCCsn)$P{lr=P-Xg!X}4W~)n~ zb^7b3DkeDkmLis|dB~bK?7}}(RJf8Yivzn#R>Pg3G4XVjUB)6-A{ei`j)g6Lix8@l zJ~;*{n_g)T*AccA41xIr`IC0iQ)2)6h@l}pGPH*wL`Ek^$3HrbA2*HzykX8J`T+t> z@{kE-qe_#7)l@7l522x<*mMTG_h@TL_~K8eLuoP2VgMJZNtg*r&7)YcdzIb-6e)2X zrnH!MgA0FX)HSQC&HxP@3i~-X;Ii^_2LwES!Gk5sB69JPQ=dFJk$g$LI4Stj5Xl0y zC1<8W9F0*uKl4cWmT!%Y>QBR$k9>Ra-KS5R*sGhV!OyH|4?0H`^uSC$k_)4Hja;ZZ zZ{9q9Dx*zL*I^IQ7+{Ivb9RV!bJ_4Lp8yF7MjIBux6``K2n*=$zXDS3^{XI8Kn~#qU64gH9~EQJ=y`2!Eg>L9HW!0=Ely6-nnYe4u*PvrujA z?BO2}Fx4XS=d2$uLNEFsh;UqBPgs1W=G#AFGt)jKDs^T-dDg(p)=%I0_6gy;NVduj z)^gDh#-DS!ojM{?>HD69-FuX+*0otKi97VqrD zPj+?{qQkMxwUhi1*mrB!F$A8)M?3&&*qn9-1 zh>d`*nXFs%b#?tJvcymL=aVNMb9G{U2;6{3WgJUT-{ z0l=#7wjm5@!oiudcRcdcTjJY{m|U>i+)JWWwiR9h}9J9h32btz{L(iC81-faG( z2md0=>DYK~*8fD6WA|N^Grau)M#I^7%sLpaoWnZTGwu?<)^l7KC-$lLMw3zn!fSb* zmxl?&=-haEsCG(W^Vy){5YR;%3g?4=9y027s!P$+D zwenzWY%MGSkcyEhBBYh4$QXNx-RPt-+h^HESKwTyLWLtS(2zS}2^6}1 zvfeGD1|D;yePAf(2&cG(vZ;JBx@?0lLoaG-ZYx`3V>9Z$nfu8+=Ht}{k-X5bX>S%y z)E7XQ|Cmc#tc6xjS46{Ok5L4x&$FmoJ!<&ykhM4Vi&fBE8yU4L2?_G-s_UJrEP%2W zZ99<3>TAPV4lT`ka*pJstZPv8nsrDaF-ZfOiWaF|)Z9AN4Q8ojH3{`lfw@dc=%3bT zmh1+T^%`E(4T8|Y3@Xio9IcLrU>?pnnPSh{=>1bI^ z!$hQv-^gS(-K7r~?)%pK} z^hW#NOKLFT^sCh2F0xQxjD7hXA38Wt<5F3D zn@)-JZ&?_kYt}YA*bBNgan`=_&@n|J4pldZ+G_4kW$R#d-OOGjN7*Ti)2Gh zgp10WTi-J!v@p6&ybh|p-t~9Zh)~0eHBhWDvM^H>n?p*!4M(~N@Iq1BJ9o(wI2mub zO|YBJs%M?86?4-lmr)l7V_K~=_-rUq7UP6Fk|AMc>dIsK-CLx=TPBs89?yrLoKc{l zlO+=Z#n)h`TF%9H{1Pv>=}=4>5|?D`t}uJ7p>uCOB?L9A(wg}j{c_*VpEoa&nu@DN zk4V?^g$M!)7V`}_8eXG6k5;NY~^Spn5vbcZ~0T0&@SqR zmR{egwnOJ0pu^u7mF_=$Dlo7Wtdm-PMDD`h^R z>A~@iLURW0y}@+v!On^RCn$|8Hu)j4XMu!?zU#i26TWBzlSs;~4s2G4jOvSdr{aPL zS%cs5u!VpqGD>!OeRVbF%n?}G1imMo4bXOL?Z|v54F1(fnbg$pe5qS{;{_ zqR|otKWp6FzEP;u_4H@aGHhKqktV4S6=jqS^e0)xd1-olpvZ!g`s@#W71Hp;h8#-h z<*M~6ffj1RN9fQW8W;_k3~K+ypP&i2Xz)lsgHn&O4x6ThZeiagIt)@DK5`RS*TqHS zi_J@@keEI0kEga&yqEFDcr9J)?*!`IyQLh@PAxUBZx&?wPr%1y^Z7Z|uWT#5yuK0j` z5`fG|!h7+qmwkLZU@x5k#Got(rD9E?!BE{bem^k`Ws15avyl{B8?~&taKqU{*Fmer z2o=vB$s#@(&IgmKz=_#tEOs3vuB8rq5aOU+8nPrVhk9>?E_B&&_$njwc5aRiWJzNC)QY zp-V%&#~eE=8hf8@FyE)Svc$n~nvbc^dGfiC=Ri1)8G-OtV4qj6=-Zc+milk)<{M1q z%aW0$SJwh`(|q_b@^^RNy!pzClS|i=Zi;76Ecd>Q&)?)ih9ZJU*nxG zSoEO-S=h2--^{B6);T*nSKpt%l*~sbzTM9qw>b=9vty5a{Ah3Pw~$B!i(1IxisX@!@f`EQ3DogC^WfANFWPQBiy;eDIpi|Ulzh+>@hyrgSXTf)J zKy`i)nTPcI_<&_l?~xEakk((n5;`yy|B4u4BA4@i8(-6#t9Wye#Qex$r)>14h@?{ z<0)3h)#qjn6&zrfijm=~L}xD~CfoDnfde076ZaaPN9#7$~R)^HBEx|0HoPw_Cr zqm2$6&ZnFf7`A?l^p5qi2=it*W?BDs1VFWeDoD6b>fI=jZ8ZjDz557?Uo&VyNS@${+NV(BWO*_Pl|h&7wua!`y?hEgn1!qIJ`z9D?{>>jBX3()o2>9 z)oLkE(I`}BQ%U4R51L@>8|^TizPd0Apo(hAHt;WkTHHWE!&q`-nz0w=?G0slv#X!y zu}!LQ{*t+jW0tw~#n1dxjr~A5xvN&?GE9=xSc7bCab+8%)0alcu7sfQ|bhWZ12hRYP!*r}w#DPG6o1EOjI()p) zjemHy%WmDe<%asNbsN5&5>v!nJMC|uZ_pD7hvA?=!ZwO%7xE<0Y+(Ks?g=0DtopkB ziMLXvh*gWesm}a|%BD2KvqG!hw?7gjfzzl4s{D(_1~aA6+WGXX$O>X%VC{5@ftX#r zD2neP$+ERVL3NK49eH{*J^5aLldS_^`|*ThjREd zXQ*1Rd~{cd7~|Iz8AM(pvr?+~bp%`@YMjehyK?0-GNsjZZe@&SdXUnX)4m`n_rNy< z2d$E%?}psVW&SdyF5S8nC2x<6UKh~isPn|M=uEM2j2_f-rum_z>a8&2s?9)oSW*a+ z+G?iX*D~yME&pXpp@Cah=4lPEvkZoey0~IdBQrRoDc%%Q+4I|F#?k`w9?Br)4svW} zOytYv%lNoKBM(-=JCcwD+9C3QbHy-dN)t?r=zlI?1bWh&(=k6bh9g29# zhsNiTLw7hjejw}2oIU#ps`K~XZqTW42%4XCVzprj3&Z{x+&El3U?v!3@J#Q5Df9-Z zX=&7P(V^Kh;UFOKW%p`IYT$3xLPwKU%6h-7w9mNgJ&3bU;+lZ;#s~+UEETIs7ZvoN z>LB*a8((S$Jec45kkK}Cb=v{9Ie6_*LQ>La9?je*Ka zsJeR@qwMbUook`REYCD8KeQWM1&viU8iJWs>s0aRMJFx>Asu@Mz{1eW!dmbdp5j~u3K>@G3=>b+u2z?m~zAc=xs*wY(U5b?d! z3v0xSFy;K>&&uwYuFS$RXGhkg$E0FnO$;Uz5e)YO{k;vt8hLIUM84kO@wrn8Xv(j(v7$bvfNu>=s#ZkTATFDEGd>>8$IT3S@84WnG_qr+jPh5s(8=9EMr-w1AszyL8&`k4tOfVq?c|%SzZqWgydafBDE=MHXg~V`667_G3FjwUn$Y+A?|v zW_Y8tlX-ZBQz3&umchlq@;Vg5{*!*AX_06aS?!e^TB>znNWH#EH+6`6VjyTGIM|<_ zCoD;AB;d!$IQ7Yy>nWB7i9$wwNWXpw$oSP^<(R48Gsmxtk6ONR;iY@*`h=Elaafy4 zRdr_VHzvt`_J;Pveh$aA;lm97D6o*VzSRhoS&%x%wfhRmVE+bdZp4M+; zZ(0+~#TL!x3f`9G+4OlgFHSCy{{fr3`Ks;k;5Dc!!cNr-OR6y#Xvi9VAHM1Kh2xq2uk27W6+c(lP3oJQv zjabXj2Uu}TKW5Tt=RSPo0!cbY0eUWtKbsbGFy%wsrib(b2Mfj*SdPuIv|?84Fl#)f z08ysG5s5ClaKYN5nH&GP`0XUt$(_v2&AsKW3G=CIqG9YJ^6kPiIA;P2WH#d7X4xB_ z5k<_MJvT?cx%=ywnFWjegnU%DNNI@6v5{~47#8#i+ZnEL+g<;$0&ZaQFd!gt-;ireMd!g_Qlp3|=~ zZJ*LMnTr17IgWqCG^s`LansL!E#r<&r}KppeIJ2}n`k$9Pj_RFkvBYN7LMEOS5x~~ z9QvQdp`TGYY8cIA%t2>Cb2;KQP=gM=s7WRA^9s~Zg&m6zJ+!?&-#@~VT>|VnHTeu{ zIcY1MOC!#ER{gpW>r#eFNmfv=WW9zn9G3yy9PPXa`G%L=Vs-T5&iAH+>Q)DxKfO1D zNFk&puJhc7ElVAzprBAH4}NU*QgEzd{9ly0*AdO&41GoUzBT>y#EmQ4X~jZRLNWE> zQ#N%^(T^VO>&g_P!}%1K2e*HU>=)iD!$&k`W}*ZLa~xPeW&KBK{{{;Sv3ply_+#y$ zoChPOWWK0lWqiX^%Ge{GkvE^}Zu*^49Haw2v_r4z0@^ zuYcE)^zpdTRkC8e#z=LS)^9rtgP2T|dv-wbZ)##ayy z8NtHH_yUHw3sK56P)XzfMBYvhg~^S92M}PtTqB=wn53#(DxXal{xTD#r=>NZxc3o3dxlD6q}A2gzSvRk!)xd1)290JpUPLO56?x|I)p?*giTbb>PYe%Tq}u`DK+& zbj4G5)>!U(e=L;7>q*$s*(Be6)^?@44 z|AX)&|JdjOi?F7{{ELqka8O!>tz-KIb2>Lix?{(VKvOolUSq~aEC8@J!dcE}F3w30 zGtRwa;~m67S$GQTn8Y;a6%49_@-$!j`-g-cfTF|HtAS#_TeBE69c72Z$RYQmU!gk5 z3f@IVKDMzn?&{SKc!GWuc0#C@mX^#Q?Fl~8%&o^9al&tC@b4&GKpm5;8AfDIh}XaI z;)S`H)k!};j-qn?8DhXU461s+rCRZsi|x^`yFw|hh1R3~2DTLF1RPb|`Hz_cq&vlS#bp)vy0DuE&atho5PLiy?eMQ+59zJ1n)3fe>>;+!B(D?**))UEW5zhp z+$rDcPD6=fO*5XayZd;GT4zKhZ9pKJPdQwB22S1_Bqz)daWR&o6^d!@;|;H%eJW@X zKWkaGZArI&0|!Q~kHWM#ljxO{Is62go`iL`dYBw_uWN$;udhCtJ$hLyuSrm=az=)$ zkGa?gI1N{4*eX%JdWPD3*uq^9zQ><_Rz6URH8-+{i~Y&V=9rO*~T zT8N&;Xiv!6cPD9o_kklEJn!GWEr;_BC3(%DYE&Id&EmyCghAG!YEdf*cA`*n#Av;i zd{=V(fx^ZUR|09LT}6e3NuXrSm(`<#HUwTWcs~jDfMx%JA7AO7jikhoc+RG?5#zG5UgQIydKzY!?a2wSi?M_B(#2&oDW3Fkuo)n3!?_l9D=ApAA&AU8M;3l7x*v0yPt)*)sqLbWh8#t~E0&64Vgk#%}505M41ci76CgK`v~h zYC1zqG9pW<7A-mR0M9~(wJaPt*mF_fG!v%>%hxiY)Sp&2>Hto$E56P2o>m*ETzjd# ziC$*rx$+7#tj9or2n22yQ-FvKtHoV*==liDj0fxMD{bNi8-l?a%0LrX7;&Cmr^5h% z1nu%t?gy+X^q>o_k{2d+y}!AP1N%IM!DGKup?Afgp4% zKmRAkeEDfZF3!1@LDP4cRU3+>OOMJ4_7)wV49+LL>+GUnyno+J7_pY5H#!y-} zpcMMy?0WSaG7>sf7x4HRdUF%#~+sj6x%&gwdQwaV~=o&9Ziv}f|PDoi}l zTO0bFxm{HUfvmqqXZ6@=|Klx9Y4lJo(RZ2WD((#&MXq!bt(Wr|>6sSW@Gu3|-g#d^ zRW*v!?b0014`R;5m3+po?iSrXqJ0*!zRkc2G;5Cw_U_v^mkJ7On?a+2_M+K+Lk4*3 zR4dgEqVJ!0ZBm~QiEyye+`Zr?Ksj3$I1Vwzor0OA;Okl;kMeRI?qV)eF~Jv>Ah7*} zF8A`!V@%^ek_5ZCpYsBbSfKStgv>mxC2%;56Q=B&P>bSlJw9eHK2s)6vhJaypo5e* zy7m=ZiOUtYSQVVIreX*ybXi9wRL~(p5Z^c*=K2e^3i4YAijk$*8sz9_beJil@QtPf z#8pe|NZ)4u9tIg6rzmAwZV=SjOwt!hzT^mGU7Tnczv}4fs;tuIO|-N`{yOBkuje}d zF7s#1_!D>|E@7;2tWY3z;4jlQN)Lp%3G86o=*qiHQxZrqTK#i5^r!h#1V2>I)+Z*VQ+>WcrszpW`y2KH%eL;N;={%SpO-EQSy)~a@D(>Vg zg5!Xx*_?gW`mSmG_)f^CPRzuWWeA$-)~~vU1=;synrWNzIxX&i_ScWGK)Mlkmvv{> ziXCBc{O3qsvNy(U>WhrRGGq5{;Vpa^RdXtoA&78d^}>lfJgTpt`z zA?>-mN~^<$fYtvHP1KoK$6mc^Lt`tqDL?Fw6P*nJ4V>8P-LheH)4Mls)Hl7HrXG0u zG+yfS%x?vltXv7MRtw-uHp;F2rU8!6=fSi)2pv&)czBGi9^}T)&xBy~&x$#@Q^pJJ z2!ky?{{;|J5T*XC+oW(}>0&Lvl7Nu;Fgi=Z$(1lfp;(IY0+6BA6W3{SYZ8-39P~+V z{nf?w1y%Vjm5AEVA)V#Jnx9f}l0HdjANBr_m#ZQK1I12VH_NBxy?XW6I*_La7RiH} zOm?5VaqnIwKT#B6j4x{LZehzCUKkdDyF%39@HU=-95st5g>g8-LuuM&RuK!x6>hLm zv{`t@Q-@!LmZv!JzgznAz++cHLISl+3Kkwbq9%zOC4-4*Vjw)RWd>pXCA06ZKP*9nO>ZqUzqLy#5NbJBxuP1Rs3lsz!@ zzj3#Tl>PhnXDYLB{(Ou=mNDIiFZ<}+?9L$xFFoPO&`rxT?&lAIhxY4N`r*S)?iUCp z(E~17&Z}1$z&=eTCz>|N$jUyZN3Oih9R%m_wA0=f!OWb;{_t>Jd4U}tI%|SF!ZnKuG#M`D!-kN3;wB~C4`c#fiM1{U;9(U((3|zgT}>uj%Z;@?)**z-EdT^j*SGuJRWuAM%KpXoc1kHEFzs`?!X2RyP>CM(!`J}lpNeR{Q6q$0+=%BF0V%HE z>G!Z18THKmZ6Vxs>Hh8Cp&3?F8t(JZ%6+q@H@@y5$U!Ij?EWT9D^$hIlJvt7_^=79 zYTkI9`&Xyxb97iTPrvc7mcB87k+ZukmdXR99C*Ri#f7X^$IFM*NEhj2j>m2|+8=I~ zY>vVY?_k~@ERJs=0drk#;8p+!AJZa_v4$ptNkbWRlf`Uw3zQ`gyJT+KlepfrYs5c$ zu#ys?TR^E5qzKb1Yi9Po+j+*?GNfCH-KHJjvjO99x%tuw*$IY&yDhwT@cIa6QD8F| zg&MW;L@k$KU%LnPpKbkdDRyp7_2NE}%Ae}?Oid3C31M^EXFh`4mvs&f>7*h~TEE*- zeBj>g8T8LK{CgjG{0832+rBON@$v*jNI^kE1>Uu-_~S>nvIoD$1WQS!rnmRt-{k52 zwT`SbHH9h~&ctT!M0u%wI9QLIJlPo;3PXDx4VpN(t6RX%y0|eW3Tj`DL9%w~6GG7` z3Un$z$rf#?E=%a?#C9y6Dgvnpvrcqm&nXv?kjk^Y3YW5dTC+J_VPV3)?Xw3+##Lqo zFp6oZpxNFaW8r)K=+Rbc9Y`P7;^W6u{qm!dH1{9qZ8aoyZgv$Pni#`JUd2fDA3u-=dr^jEGZRUP7F{MC-taSPexw6>$r z`iQUpvujw|@g4DF|0|V8`%Msk;QtRxWB&eaSzht?L-_k4hzt4mN%+6<5Zb1HsTx04 zV*BZB=`!r$+!^}P()PwPd&>;8cx!P%32v!$uU@@7 z&g>;^v*+P2znnj+;}ZXAn%aGb3c2QALTbp9bw=Sk?aZ!vP^f5nq4*(Z8R--%sH0C-C9S^!?I=bpAG2WzYzVaa)nox1xhPRJyRIKLh@HBsh_2>25kj8od1lCfx_F=$YjG1*3$^-{P|0O zwL9OR+z=5p-taZ@pSC9%t=kJ136(I8F)|IE1DQ!SU+*k$=JZIbp(s|2bSm$+*`bd? ztEguRU4zy22H}G@r@Y`7t}hw6S2c&JDH!zY3#Xj_`RnXIS0}Yws$@%2L`qjfWi73= zngI!g_Ds2wZoCOgot?kYuesb{PQBCJN+(dYz3JzJS6=$UY$d~9S=q3`B&fVv!hlY` zH+c5$E=^b;qWsc;rwzN3EP?4 z=Z$P-D0tC3e?od_aHqX*uzMV!VXZGy2kaxYy_*d1XVBe2J#OK@U4STi+0w={pTfiL zSgwp+-#wg3kW}^o3AMKVM5c&XHEhxI)b1ejW=ql#1gHT2{>h<*_Ny>R2Z@agGUm^R z9TR2x?#od|6~YMlY}>ccWX(OvcNz>dG&Jh4J+5F_`i~zkbDf{?*>LgV9^p#LhdzZ{ z&zY0SSS1?T!aqLC*!Du-VEn7)c~G;3=XZczboicCGy*{m!^P*Ev3*ODnJ|`T)5d}q zvEYtOG#~jHuQKVF2Cr?#8Qrm6q-M-uw!H@3*qD?L_(wz)-SgtNI+H)GY$8&4IZ{8*;i*Eb z5qkEfWuhkuQZNwffrBEF%%VFFaen=(t#wDZaF5=_H-L6)_yBo=)KAjNqLc}ReuF+LrV&W+> z45O_7$g@M}jTl+E7p;%o$XNg!27kZyymHmbiKp%{#ZQ9< z&%kSSb?PUG1Q?p#vzi1`#2))Tf9=4NC!4bRt#;P-2?!`J>BU;O0+>LYzN@!}sI0zk zxMGD^F^VM$3YPQ*ix+=Mk5$cK4kdWj=Dc_o%o*R4e<=y(9jv?Kqxj0BEv=!V?+^wt zji2E<5S8M(Of?GOob-?zy9V=KY!r{^s@*!3apKvQQ?8*(*_dxI??~nmKv-6D&5l8` z(tw@{^OScFr>v^2sX?|{=9Hr5UVO0kaCY6PJiW7W+w8&o1a=*Zof424F%M7u6jdOG z+t0o)TM*s~tEUIeciB48=Ak9?0)Oo>yRN7qhZBR}05&4=>px*Ni$hA~#8)W+M~_|s z`KSMf*!MEWK|FZY<`5d5vJ+O`w3Ad&3_-xaj|oF=&gJt22V<)ZH;>4Fx-g!@RDJc# z4;?z0#qYDboEHBykO?0)!CpA!SE$)}>x?HHq7apw{sgshfo%qiMt}Eg93paKoZ=K1 z6j@bnMzheN=QRDQ-SCOmi|CtE5^;NO?fsH1qgSOSVisXlX$qjuNTIaQ*Wb7_(6uT& zb-9w?^);Wj3=3|(YOpwTE3ZG@>?H3hmju+JnqB=~?P7eP`eJ7STOgwd|SZmaWd+;7|EnLNdMijMHE$4_J zUm@>2_^{38(@h3zRf%tVcwe;d8)weZfzNQMaW3JZ=mhK6cX#3ErhjDb@J(A9v`=(+G4ojXX%XFckVR7>?-7yk_?~O$Jb2oIdNh# zEE=Aw@PMe>)bKkY$b9R)3Cx{5j~r2}*ox=hmWCHQn9gaV0~ptA6q0Bb&Aggl$M{0k zlr8UW;}BIwmj&g$)A0$y67ik4!GI)AF^N2!ICBd-m)(FvP|BJ5NK#zI0!|Rb@PJ zNH`hIMjb|@&*LX@yheRE@_AenNtYR{=9)jH+E!iTq`q=`zL6slv1T|F3uT*{-;%F4 z7;J;gg)2jWZJgnQ$ZY*}n`${bhTqZxjvX7%RQ3y2u9zkanI z_3~z103d_hSG$x3Ymq@~!`0s(q+sLE6s?5|BeN-@Q;n94`^T%d#CZSl%)|-0-f8#P z7k!C`cU$d~p`MR$17~!M;56gf#fZ_9^7*SyoB-$)`JYCM?W9oGgiP&~Da1Eo6-!|2 zImi0d7cqI=N$ugfK12{X3yfE%Q7%a)rE}1TFNwvKd?cf|difwJseCss8FAC2rQYA; zR0~wxPstV0I??b4a-B>j0-o+0S}ce z-Q=U+n2qt58?d@OaEVrZJ|jB2Pkjm|)J`;(E+JR$s!A&T_B@i2me`UrsBcFzqtVId zpkuy(bDf>C1mh<@;un%wb3!4suWoW<|NJ_@$Z8AMRFEv(&iMLn<6dmAv}}y5_GtV1 zYF7q{+gAb%xjTCtmICtwUN2J}ZQg&hao3a=yPlZuaIenl=jTG4@;${GYF?Mht4C)R zmojk`)6}*v^V?Uq6X9Qcx@R=p@ltE;**4$gQV1R|arsd$TUHYOTLNKg076#C25%eC zAYEf*pOI=ASGNBd<3-}PvTL7(2X3fiqWEN$>%Al0ML5DvrN(&gUl`dy*z=S~s&L@? zv>@02267e?<6E;Ce5Hv!r1h3VzC7ELduIO(m&?~#|-)B9&h&b ztIBBG6o zeDJu{UXMNqp{QDT8CDk@$yKg)b1wwAoWcWW6A3c?BXUoni6!mb%F2Rygr^_n1pK;< z!d&9yxQG4XO7=g4>%c(M-Rz2zs_Mt+lq#_TW8uPuIF2Blx3#rJyH9z;^K!R&Ljq5I zA7EFNT6~dpxE2x1@F7QM#NB*FK#>YM$6_<1wgN7mDOvj1kwp! zuNwIE!H53!*I(g7_$y}B)Yii2WGj6BvIdqzZBq7l<0>W9TETd|wnoKDR`i&Uuw9eESsRxCZj_1FN+awi3wF z8+7BKLa$yN4~Yv#Q_RXsigCv%NKjeBD^1M5*r~^$6^|DqL~E=GHY1>8#S~j;@4xXK zQQ?TzmlY*^R zrk+`>Haf*@%<71l@Rr`bP3j<}??^h>9ntso^)gy%JUrb$y`czC>o@yOjGN7!ReHAT z$GSXPG-+psH4TceQptJtk;vRjTKe4ulaM?)dHGN4?4Z`wwaz+m?>&`KVMCS4rNh>uxSV(_W=SC`lfDs8j4EB8Qv(gN8|^RE2Keez&1lw93}OC22=taaoS? z_Ak$4c5Ut`HDm6TMy!Vn*P`wr@~S>E`%Oe}>YECy&U2UIuDtq9wBafEUM@$5AjQ2x zbilX7H?Bmq6st2{<`l#i+KaUyM=ohqXZBqs+j-KddvtQFJoNwcf{20`C+Y2BO*fDE z-ABqk6ze0^G&Khuh8bk&bM({0ROzGUaCjr>WztZWOrnj9A{y0F;f zHw?ibDTh$)W}gbbLl}N>Io*od?u-{%3ek53hCs;g2b!>!7962A{I)U|LeCpn>L%L0>> zk-?|Ob^jsyYPPSW3xu~yGJ^8u1qH#+Hq}xzY=Pvz%Bc}nzAIe+`1|c!-L<|vMe~|d zow=ZZ7Yk46rP_Nuo)YQ8w{)A*4`ILN+P{8M(?s#%MtU!?`?d@=jvK&AcAd1m@r*90 zKcQaZBbSq(*pPbx-O!P7ah-U{qQlisV!21Eb9Hfz)}+ak8ws>^F*hi6a-M97Bg;L7 z8k+X;Gc`k;bzbnW17*;${j)QP1s%J}`aZi&_)WD>!?r8O{G0W-lY&~gGHpbPf*xfA zR*zQm=kDWuJ^mW;IBvnB#CvHTea6zxQ!V;m+Aw65%ZCe~Ajw5bjKxPIcdUxXl19xW zW=`lM!*{)q(5|9a=jS5{cy1pr88qu>Wap4+a+;&?w`p2tHjRVCKl#N~i*H0Ns<=^X z>@gYm6D7KUKf=uL1gX(}bzw)s3#U{5m+*)zaY%9zG^$lMztOS%`Ss9OYbxDUV_N?o z>i+zl>a~9Z#_ip1*rh=cNs}loQ_38gkYyg0d1}klN-7ybXjV&-WhzB7j|oZUTUjM5 z$*>4X$q3W!?tR~F)_T9M>ouI``8r>C8F%&5CfAlF7b(Ym z#q2&fzK3{w2ae}=MeShZ>9#hkrg1xw|zP{Aa zp$$Io8qgyxoiJcRFl1U)Qb4DDrO_}$SB+dZ_+pk86MOOw1m=nppSs%7=FFI(sxFJhB z)C9Wa4KN|Acs@587IdZ!%1i72zpvAPmfI9haH)JF9z0VX@64FNhI}?(c%bSk$AJI%O6SzF}M8(%JLk2muZ3%uZ5# zc4DWP9|~0SbQk_mOf*OjH_HMn^~15&-mp#;WdxZt(Tkx_3%mNHVulb-#E%}sm$yP6 zG8^v;shp3-m7A@M^|cOpXVx9cZ5pUmT{h@6@wKyqofQ!gaT*l|<53sJ8a(#4vi*(I zYxe9F5vgXI1wS+T8jT~eX8wpYc(vM^k7{BYn09-Qcd59A0Zp>(ML1u^fs#ngq|yAE z2^;|J*gtOGjM*ox}d|KO&yxkcNt&RsX$N*U|z(z(6-%mnWDuiw$=D!be_W0l^ z8(@?pF@KVb?#KJybSi#V+XJWx<^7GAYISC^75{Y#BOmQI^YQcN&wnZS z+$`%eLzq_tuI!|MC|j?i=D{&FpSte?vj%3Ho79W^*K(F9UdRed;8!r2flG9>vdmK? z*eN6jQ)=r>?zVS*0Lw=6Inu?)S=L!-s{rYgxecRgEVh=q7GueqymWCAUomgK#39T+ zJSx1f=ILsLP5P4gN2>!7CtJ1n&i0XO)Ew*bN#uVhK}C-r$24|V*yr*(bT>9XMp3p) z*N+{!@oBOp(;PPy-i0y5Hui+xwk8bt45WP3{Ryit^ggyz<=-oD;pQP4v&x>wnI4Oi zP_m7w z2u|IbT6Xq2EfY9qH3KDk`o)h1kNxq0q=BfBys2*hE`?z`YKlx(HJ1|Xk(>ftItaeX!uz+X)=?s1`_z0 z8=S$@vh?Qm<@{Sz9CNsNy1lD+Gus0&E3q4B*^WY}R%a*Z56eM6_1-4D+1e$V$mSMb z`=e_s&+p;l;-u*RzQ2$w{bSk6w8Azw)0Q<<=F(-$%H23a6MTCwRj!UuPEFpNUlQ58 zNqTD#iqzkC%*>73jiVlvjn$&ij^cd=Q*o?ekBm+J0s%frpF#Z;6O!uwNeW!oHxeU% zjJ>?KH)6f?8h5jsF{anurS_?(-e8p%l&6@~_(#=}M6PQIjfT7_Ps^7r@%8n!dtmD1=-YeepT~&UcG~BD zzc+|#bNi9c>Gg=pZEKgamBy>QfT&^URhAZNH|zF*`@Oj4znbC(d=mbq+eG!;KRfZ# zoi6DWj!L%TJ78`+W`K@$JSa7ioBtJsdDaX}flaf0&Oe=2VMc}b5(BYMmN?$Eb#;M)06Zk$k?Toa7)TS)X z;H12G2kxKc4UR2VLrr}tsE;n`2$8OM0=2Hkg!n^&(C3h1GapCOR@w6O9xEWqPQ3H?>FX z6O?y5)AmBg>agvYm5G_!<;$0QH%eNEYS%{UOn{mpJBESPeajC+9}kEb#n>?`rriQE z+eQ1^{`7^0c8`Pj2Mm&Z&A&7A-e8mUHUh|xk#aFpUsw0K1Y1-uxZk@JC>dx4Sk;$v|>yC>Ndf{FaBfXwN?OiA(XNJH*>T6>kYjnEUcTZdRJA+g9&IEYH zj}h4IxXtGe!O(i|V>4?Nw8cc*?^To*?>C4-EBnH1vmJs3 z&QZs(n&;=6_`Bd>iaKm>{0UL4^iKEO>-NUrV$m~69X*B=F%zf`l$mf~vjCo?CtM;N75#zWZ1Qp8HUHVu*U#D4{@^k0~E42 z$|$&*eQz#_P!-;tyck0U7so&4)&922kyMDBT=|^xDW)0U5C|yMdj5;k=D)ZXxC7rd zxP&_c(QOL=W%Hw=eL}9)#-uG^i6g4Nv0b~cz%p)j!<4oA`|mt+nzv{5F4M!o2TNK! zOla;zDJ72@hw|A#vR74LV)oO6Y`l=7G1WX$c1ia^vCi)FpqAb9M~(mc|Mzuwj8wVm z>%T@jWZV`2!-bT|`w74@y__bu+(bo0nqFp zrCKBB^Y4AI)!wPFQI6O=k#uJ4Lsn;lptZwM2!$&d7GFJMKE`-tyZyvtjD;iD?dUp< z1Hl1glw)Sy*n&hC`6%#kG4VNMx1huQIe8MC;~G>c3EH;6= zn;DNtK>cg6*l>EFu=~o=<;%+lGqXVdZ`xFe4DX>3m;ve#zv@ieeGnmmD%j{CMoKNi z6fB|mQ;mNl{mDifvp1MDK(V({dXMMG`_AdXed&rLRi82KjHR~yxkqrt-O;TL7J=9y zkTTF5RaA7CImKGr|LH8e8zXdxnG95ZDkT_pD?fDh6q;*k)u0^rRF0eM1o%dFUKF%t zrkWSBfxeczO|<&E!O)D)*AEHHy<}jUwDn%}l1m?t93^exHi6@f$=9UstphRaLC9uW zA>1QSIRO0tV3d3P;2-e7x61{%Wz?z9B~|`~xg7dLUL0mAaB7&3m4$8q@GW&y6>kH> z?o`yF(~g$~3_2cN1=Ur!jqV&#E6Z z;f;_G@uNeym54_}OE-37MOyX;&lF^f5_H1lZeS0O0|j5Wa?9Ic?-7|H$)b1NF&J+= z$D9wL?XbaiwEU5O5XOztJXEDJ{FD@_H(x}zU5t@6VTy#Xx{qMv%$BX1*T3aIgSQ#B z<(OTGkJ>CM%JL7j#+*)BH8o$N%YUR?^thLz5WxvA|JqIkkL6tM^&i*{K=TMcFirwO z^8g2>^s{FP{D#l8eFTGp0T7DMG=M}H(eIdSx{PSwiS%Ljw@qoM8rr_48xNf6jWWkH z;;>UNnB}S7eTYON^B7kPbR?iW{JUI$XpqKw*Z&?0!J}dtJeO}*8Xy|{#vh;d4+)H1 zjAKV0QkiHrv3qPK5siawuJYjw@b~htGEk>a&}FZjB{VCpwrPAkK{`-~V`kf@_V>85 zW?B>Oo`i@64D=xN!!9E0=SN-* z6v}zb_$;}Q&)eR+tjA0?X@@2? z-7BX007dw={Rh*lUTYq)y?cWImIm5fD_!Br$>ad{vmbOv%OarUArkZ87RLV;Z#w&@ zLnf>mTbX)n|Nbhpj}w3%Ow&*E0~8qyKeQ3cWPurgDJX^~hDQ;6ucpBM`POG_3K%yU zNkVX8r@!_r_fpbtMdK8grD?( zRajbxmN4MN@NJj)(TZo4bH7JWSVx}7iwnbg1yasdAcIZSV;|zkv}<8Iggd%PJ4Wy6 zqRj!dpb|K9=5`78G$QbJ0daSwuvc^hH*yJ^!JI8qjRz_9~ zL`L=;xrh{8G5oj#p}0HjJ=J))_&(-2%MG;R?%fMwOBUhjB?*PXcnU5|&!)Gd!z%jG zdM*IA1f&B`@QYN=v;}oJh+mEd5*VayYE=P}C`l3E*`QDQMJm0L$_7^i*_8n&_8!K1 zxada%h*uM8`zmfB5EO!`em^;dM}z%Owk=OTqL|mkWYx49#{A%E@I*QXaRAYWYUiz` zr#B479N56wFLq!kfSv|T4=Ze%Tq%1m;K%KlbsJ5|??msIm9V!^3;RPdM2iTl{ihf? zKEgM?Hl#Nt#%>TscgXZ#>!n)a*AJ3MKU+n$vwII7*{&sT4j8vTZaEH9uhXV-yGr1d!3u zQKFB4eb^cUl?FUUSgay`qGMsdI7nWNxviI}lEJo{XL1ku0}T)6UI(Acb`V3js%Mbo zVU}c5an?65aMo!Odux0%c;4chQkbI9Sl?u3p+RFte+Mm>My+BIK=nym*tM&G1 z1VO{PEAUj#Y~nMw*|JF6+JppcH}vCSAP=sDiowsz(ipp{JX;qv5(N#(t89#HM^{{kOuYBrcn@{-SqB* zM=^d5I_znf%oBhD3P(V5y#>D*Z^6!gxX?7{^A3~Ln~Z2v zI26^6I{4;JM>tJ^^e1~|Jxgjgup5B~B7GB9;H*LGfG5g4DX+X~k8wI~)$H*C_b1?M z?Z9Xn`780V&Zpee=H&C@>$ocPdBUlX{7y+leD< z>;qTqS4jCJhC^mziy7u$_{ipGU4H;(MoG@IX3Zz>((*56H}0jQ(B5^Y4wQf&M(Tfe zWG6HYz=5CuMJMROT2~CVpV?2)5FYMD&+y8BjC2Kok2M=SKkoM%zXQu4RIoc;Th(xb zH^9pP>{4)Ax(lxiP>FVD4ssL1RXNDZnLR8!NHPgG0KE*daiuI-(}L#|LS+B(YIpt4T+)os!yXrH5NXkYzQd2g+CoZ#X zoI7$p4)#x+Z)l5WI?g2AhTahA^KHWZ1zq>LbsDhZ667b$S)gs5E|Vzyvgcyew+|Or zViWN@X^qqIu!{_WisZ#c|Ln8R=Dd_UiOdWhs3Qv^wor`$|q zCCEB#0*oF0jiW###HT-@(EU?dJTD$dy#qKl03V6CHxceJyQ2H@OUFUT0-=+}R!~%O z7Ev5u#E$IzBc|$8zkCteQ3|@^08}KuvdU?hT$m3xdE5gcF2tvvKry$YD>4CXY7h!t zyk-;!-*+v1Qi1699{L#Yg(FCCoLu{^7cMAO)W&MI;sC(Xp`@#6u7nO4j&Rpr3L&g9 zRNPS+y^OBp!d`jYKc9D}UVxK>i7T9AqXFH!qa{YlDMmyG60n`^0W~-35d1hark@dr zvB(0yy*^B3Oe;_L4H7wX#r@VHapOo^Yj?36vuV5>M*UkzF7zQZNln8RC4&EB!koAa zKncYDHNGoD@&q;yW`=(WpdvVC+M<3%+m8Yu7sViCYdx^%RZ>#23k1j9Xh74(zjkfr9Y;&|HwpW3n4z0i!V(Cm z7g-rp@qe* z@Ngp<4HEm+(2EEPS|vGuF0hcm0jjC1TfSli+)H!vO%OyOqpUf0Hrbw|A8NyIZx){BM*3%ATmWi zLe}@fMnk(n)pF#>Pe3PZrOc^&Aantr`S5J$0u%vT2{g-<&@x2W@EjDg_jdkwfkT%( zMi!lj$mL~{9nz>=av0jUgWAnC0vX`#Pnet$|S&6 zH`eX$!v~nud4Zon|NGCIlG+1c1J5c((%Kts`z}?Z=w1j~q3Y;EY=&efEBPx91C9UB zU;k>tE2^eOoTc$W_dx4TjC|++1O`?lifJav{8)`RW`e#etMn6oPt@i4C$z-Iy{Lm; z7+cpj_!Z}SpXvNu1pa@FOj|@jQ9}OwzdH*w|Aok}{r|vt_8$f0zK`Cewo)#W6F+z|sHlj0p_% z49>Vcd@K8SHQ;F#0KMSyMHef7nYGzSwE|kkide(ZNBUVD%w=RDr1xIE0^K0ckjVIW zyV02cxyhqwE(QA4d&5;ctkb;xQTySBodx~2KJ@u~iN}>LNMaK$oFF3K zU+qT5{v3U^}ac zB0ArRwC+%vYUSNPjeM=%M21gNYWY9g1ceMjpokmWfu&OT(N4ukF{JNNCLako2)awMCl4JG##ltO%V+K+9W87}`mFr+bQuVp zHQyP`Ceynw9X%9<7>T4Qg<5^((xs5yMB3#_dmpFXGg_#=3f}Kah_9bnmML$_!-pqv zj)>p@a1VC%B#1HWa?>uY<1&o-X1yH0)oit;CQubrZt-Wjub~`l>h;L@E4UK8Amo1m zh_@(X%+0NZbFwyDM#JB36+gerP624KajwYr5j2LdxX&_8Y-S|Z*5qSA1b3%Tc(kAw zAeSvFTZoc?McYW38ydc;Q|NjJ^k?uZ_|m|Ggkjs41NaX`OBaw=UV7a7l8eC1{)46u_YDb8xa8Jnv!6$Z; zzta_#$f0AA=omOtwQv7h0Eeo;6Puu)5!~&3Jy8rvg`3dI*1#H0%J z6q|Dwb2W?37deGj@a)*^X*AmeR0G6ZTf^4f)&yL}{>;bA02o6u7QNh0xhNn3`?blM ztzkWVeGjl0^Wnoc!`_%DtG~Vb#jrPdsm=wKOp&~V=>F5Jq1QtfJWRR{2(RQD(Uggu zg~S+7u>-S~n8vWnRk*DS&qrT;ffJ>}k85hQysCZ;s-fJOzq4EkYYll>!`_&W@I!fl z*z|2AIZ^n_8&_GBBIwWVz}gIL{!2AVRL5|%$jie!AGtPk1KR}8j|Zya|07$1jdXek zQj|n7(o{9LBBDD)ogC9y{oQVe4%#0 zb8y1XDAk9>XAWB|(QVuMK*bZgco8bh@5oEuwQCpnlQlv@5_YGITGCo3so9oc`D;Wm z5o&g}CDBHNJ%)0GTs$BpeZ9TKonO)DgUVcqHV_pI#BsuWqA_@rGV^azE;dmNkq0aw zg4&I+F!N)jGY9@T4ulbZS-O0@5onr7>f^{7HOg&BCKZM7dy*PHPyE6_BoI(whh#_x z8zG~bw)HQ>qEY^T!gsSIz?(vu&b zl0hIenM@J5|Dv<>!k`J5G*pKsFJ6Zj#-sE!d_kfXSF?n$-$SGejJE>8M1&vmROaZ- zDl_!chA;_(vJwg!sfd?7xy~QA%7`F;rE4Sz4`C1^4zAf4=>-yx3f<9C4Fd=`+wQw= zFT%EUUS3C8LC#T4#0<#gEMG}c7Bzs^#BK(_kB&$|Sl=cUBMz%u3~yng0Az#r>hZqJSX|gKzh{n5%r`YUJ(xxWN^d_KS{mxnofWu7~uM113_8F`miN`N|9H zCWs^p!ZB<{Mt3N{4T=6I^bBy_Oo_f3;)8}pcs(><)IS&DvVbt!%%3RD$x^n2gna?; zq=!Qkw_=kO_%v{l*afupL%P)9O~-nt3Jq62UfyP0VjwvHaNMw)eajXAv@LZQy zw?3X!tbVHJKoyc}f7~&w9QR<*-lYDh0p~=Bq`lpjvjLt1f}i7)ibIwUNi~U`sBg34 ztlUT+P#o2nK0C1N#10UTx?tk4MPc1}dZKuCAX6+}~aO zZ&3%X(EyqcP|z`Ue$-25n5Q_rQ!!3oM!m$(U#eTf>(*R~)9bLP1qa*LGy(3j{qfRHGV(nlFb+GN)(l^*ZiK|5PuUPskb6Xc}93+}}hy(A- zOMkxnuuceL3BiOEqykkDp@|K1bvvKfbi zkdn>?aeIT*wr_ti;Q9Q;iy+jxB=KT8M8HovUU-*8xt+b_U-$amRpgM7e2R)7zkEI@WZq5`15SjaZ;SJZi6tlX z)sU|uM}SSy#GAZDd-QyD+r4KWSMj8oWnohIBbMsQ38LsZ8xb2zFK9!_!Y^rs5PnPM z2#|;Rmz!9trZaOV)|{~Nnkf{cNyu+X5ty)Vxj!CnnkYOuE^&!B>}rm~r6)E2psEqP z!??I~Orw!?m{#s-oFf?_VYX)Q_Ke^2rtWZjC`lwwkZ-Vzb}zC{Yr?7oviTZtoq_;& zaw6BceSgkU+@BbYH#d84ZsvtUp4RL}PF8~}d}UL0Z;!n_5{4QfSH4f}{Ih~SqqE0$ z-3C&Or*xvIqY@}09OQ$aokCVaNmD)S9ky<_W{KkN467LnN$I@Ux{S7TcCT?IU%2bS zHNN!@^$wP4zY=O?yQKZD97ANq43 zhe(Q;8AU4%{tu#MKR_YQ1ylJGk8zTY&);OubN3{~IKRok$RnK_>z%@@7v{CO#SiKE{@DMkOYTB)$j9vdlm7K_D6*Rd zB1NcK9PCImdXUw`>8=cGR(xAZ~nZx!t~kh8Pk|7NGH;oGWz2qBgaA5p9MsOA%{f2BGg4l64;USE#=r7 ze>)2pQpnF<x^?#UmItvdW>XadzVciyD#5mo7g*hiU?_J03y z7OQUmo!uPsp>d6QDFvgGuykZN%64a!5)4Cj_0Ku z2hHJeY>(=6Cxew}B|F_G!RET}6liv!8qqTs`36dGNyx{f2=YS5O^1?$&>CiD(Snbl zs2fD~Bw`-Kvg$WpUS3$+huaCGw4oPVGpvhQRns3Xiqkwg`MQ zo7Z+9x$E$LLA|?;;1`S%{Yf~qg**yxhksz0^go0M@C83Uy|I4#V zGEk2iH}{88x%!UupUT^|Ib*B@iau1ys47t5Y}xW39*uYDZ-9H)HNE=OtuuSCGIR?6 zX_SsLy0}}0C-bVqu(v-pK!GTQhpqbl^d$p;$ibhS&@fVejEDd^BTA#ICdcLPXpLUi zB<|l3L|i?@nHb{J02sV_ORiZK-?Xc2EOa=)`Ce34L##EbCM_X>Lbkh@dFUVC0YCNb zN;Hk&128%M&?;wbh=!*{ZYw+AO;%9DB+;EBP!>qqxRUEl~Xk6mlU~i$Pg}bE$z=2YZ=WCMr5Ue{n65oe!<1SdA; zP?kG7_F!`f#a6HLa7jo6H# zBCqNaw4ASBBb=jOS`oYzD-$kdI%F4#l|(uz!Tkptuuy$9kD;b%qGQ8N-egx$5ZcF- z5b+h35^M9Gr4-(dDZhpHM<7$Mq{tB15xg1>+)`Gcp3orz6Na`PrJ`Uc-UcEl^wFNm zJU;jjl*%5(NP*3Asm;1(W9cjT!qTPh#>5m}$PH<~@nlq^oQ}tc`U~ScAu!Q6B?F*r z>VFGX0*a~xN@tZ5U26yv7}7jYNW1Z8?v;o=@w?X*EZ0<5*S)KF3gS?7HIXw`VOQvB z9J+>6qS)8n0^Hofrdi|HI}4{ zF)W&On*9YspF4y|Tw5UmDGC~A=K>{cx<^w448%>|s3mhnH;Pka6$hI#t&JM08G@Pk zvUvqf1G0jl%5hSA_jWlKT>IAoPeylJM1Q+U{KS3w^&ur!+nfxthwkjzGTeRgHa$?S;lQ+7N1Fo zx9X>((hbKg2}E}Qm8XVL^{WNY07AFahF%E`kofaidocePNkS~|05+1A`iRsmT*S2p zV}gL3z>lCCoIo`avSZnA0nMv5sfYuJqwl~4kl_fr`-Q(HNIV1dIS-MkbLjo3%BTEP#scB z06`tYk1Ztd)w)l~4e~8#IOy{H1yGUkI>e#z=FL?yOjY>T0AW>C{f+PmDTX&{S`q5% z;|yVwmq%=hH{a;?U3%f!M+}JHl3?TK;OrsQ;-xqj6eDLzOB?83qLgg^+cHi+t!W_J zEbG=QV5PwDAvd_1D@t98JhgHq2H`_OLt%U5i_3_Nci`Ybbho#%Xt}K+j%J}3H4J9P zO0M2C&*4%h-0xgN&(*XLcba(GH_V;&ENT`8c1@`=z^9& z`k#DtY(^ukiOi5;2R4yrX>isLZmefrZC*U#_uJImmduSKquB>e0bP9a@gz=lHv!_;=Z|HJ8uNTCKL#joZQ4gbIn}K-JYnp|uHi;l5}?KnGzYI4`ZHv-&ke@Mx`# zB7rsF31Zv_$t>a}FF4B8s{!KT)_>~m#=%4`zMME8K=)%!d#zzXn}qFM0Z(A5kY10X z9|OCm()8ZrpR*2c1A(*?UE-8Sxno{uf&4BLsV20_Dc#1 zlX%^D6L{l;_gVXz$DS!*qqsYULu%#9;vwHgX38!hB)K;A` zVd3?d(Sc$HNECJu|Hh{Pz>l)OA(4evpEw0z-hVVwCnoW4uFX5=TOry~(6rE2;Avok z!Cpzpx=J}q;WLOw&|=?4ZG-OaHto@hHOJOo^I{~2=uoIk#3dx=abV-<#8Kg1n^J`w z_Xp%PKz~%h&kttm@#X6B=4FeiBmd(kSYty7fPIhCry-U$r_n^r?(!db&-z=vI{`Dm zMD7g3deZCf6sRt{dqH3hb+P*4e#y1 z$f?@7-<1~QT4(Qb28C9Xa_G<}|HA0rmEhozt(i%kNY3C<)o-V<9C!|XLiGhY!%$yUsqiWil<(!uO)ww)m8kW;`ePg z+Aok$WuP^XtG^3Pf01?wd}(gy+Y1*Cu>3#+s8H)ztR7{?S5w;GcqQpF6;#u%EzbdcB6pmQXi+It*fhuXt^oqi@u&7=EY}#>4Kry9>d0p zFMMMtsRHZdS^<`Az?J7~iehAWwwc?MZ|<&i(5m=(0);2x>5&ZIy|Xd;+zu=c0{4}I zvKX^2vEaqdkALQQ*GitI&9m@(^2Nydn$@c*M~saCy#Vzuhbjj-+cYLxlgs!;0Q3NF z-n?1w{-nxHo^<(8GM1ZVVIUDA8X}j4M-51F)C?tRVJ?d@ANSpkiK6ZO?5T`ZNKX(R zK{&t-0F})b)P$~>l(0C5d}yo7?bjB~Iyo|y;z2*3Y?1MD*gK^A4g0nDVDVU~7LS*5 zj^@^Dj)qxHLylB=ZTZrJOkU(bPAz}^Yp`mM+IP(ah#cdcs?-sqDwpeLnQ$}J6cxpU zcj-p+76}*9I~$#g`g(e7Yii$44c$QNFM%2akzG#C)QC5nhI})I(Hm%pg|O!bD2&jW zHK&gru>Im-XVveI`W^_D50pFD%^E{GSh?fvo)GHbIYO^q zIWLPtCSd^cBG=(lqhgr*~HL7UERXd)A2y}I-^za=IC@c_y2rS5ydeQ zDcTrxX4n9~j*l&t0o%Z}pa=ZXm_LQ`6v*o>0?)!X!nGxPU4~e7yBhjC$pwHriy=_MN%rbE zUIecmEv6$n`cIz-6^dBOSQsv~N3&zML8SHr5k1)R=HP&#s)keViw3J>2hYaRgINR1=1crppQ|%0Xc9G<@0iJ2OzUXAqK+L@yq1&(En!cu z(l|!9F>jHCxKrqIK9(rvK#JuAaT-2PC|}&4)_TlSIaEKbfi9Y3X2x5@u^ON33MQjC zU{l)NUc!V?a4Ol(GjjJpo zT@>E0z%EBEkjZwr{02KFS%{DBNkn*(kmx4g0qNpT@{F<0YS%VC(3xlvh{}dYvl*|s zhXV~bFw#2nXrGhIpoI74 z(I@(8?D~4hE@6j=iHMy7+-M>S&Y1jj5zIo+}Ir+aWGSCqA7P z&F6JRkIJmpESjziXc}lvq*0CT=G$DU>O-Jo4mqUphX0QdQSnxl%8W!)7m=p_1v|yF zuZ>q4#5C`)2lRCEkD-$S6wboJ-Hrc^(C< zw^~M{mcd*a%M4|9>JL_AKsCjLw_qwMtUDDzF4#v5w@ss+{!lKHNoXWiM29ifOGl1zQ@)K1 z9?ZhI$GCQ4BzxSwJA=v)9ZxoX{>U&pUufMrCFpb^9RWskbLuan>q~@Knc5DD#VD!^ zbcrz^igGZ7Ad!GBWN|iPz6g~T>SFNLz(vh<^iYpvwS!LI=TYehR&872AoaL)FN!D=|KyF+;eMT?=ITV$1Od7HmFBoTN2g3YOcYS|_E5<{LPm{vktc*>NcGTu!w2HcJJ z3}D|9gGhi*pKM0lB^E>|X4k`UrHyJ1Qw8cg7F3&^knjPRLr(H@#3&fdfjMlzUeL8V z`z^0!8W^1y5E6O^1u+>A&uzuvV8h3gZ`~fF^#*o(D6I)SiUIFVMyyF%(+-M4q17-% z!|-Z-a;#OV-0s9q0iXq1;GRJ@LGJ}>Y8sJ>$PJ~ei-{6P8l@e)d+XAEO}zZ%r=`~=p;9|s=v;9Ah-zvULm1u z{1Z=!ewqn?&gwk`#GHF zVbqg;oT`wpyA@*g7F|Q(w{+SVhHo@C)1<`;8uuv@$nTXcERjGe9RcahO|$p z=7?`MauV#Je$8#vV!pk9*L*S8xpQRpg3E9##$N$Pl>s}Pe0Mr5_7qp|C#5^E%l--* zFp%{yF&G;On%kqG&jC;VoSG6t6p}v_?eTESY{q?c135;<|v!G zL77eI$qhB=S{T+wktkzGVFH!BgQUc%ufnUNoRnl`A0hOkK7m;prlzl2Jl9tB(J+D< zsRUDPIIM6Heqtjv`l%bm{u8w1fTuH4I|d`OvpI{n&Po3vOYc=3h80ph^et~wbogZ+ ztP@j^`CyydniZacAqLDJ;sV=BwL<-fWpEo-yns#uaIG+V45Pphn5pm&pHdWBbP<$0 z%A3dFsuJrQMqW8Ixo55<)bt*IOJ+s(OryS1t$xVDr1!yd;_ezy>P1&)-HeJlx>JDY zmM&fT2fe(l1V7*RVDJZHK=TIxEuiKq8DlD%At4+%@D%7HaY+5~#WGw?0jA9`zXof? zxAilp-84Lrco6ji z+&V-^mAq#l;4qZO2C9qn3p5aCwRH$1Q!Kx6u(aSVD^7mAV39%19soI~A&}NOv|&YX zr#mElOeeTqp=8Y~DG{MM^k2B}ce&lB)vK8}pRGgl)CvEZJB)VYayw~uK73HF3$j8t zH(GeTDbY+aG8Z3HYH8MDpdg&HjjRx1WbaVZxgszjow-NjgIKMSmvZ?tyRwy}Z0UK} zCMTFv<@l)MICHEk@7tmz2w5Lv2R!_1!3-1d3DgAuM>6UH0kkLPdO#X>KV>Wveqf9Q z1>GPXEEDU$rHt^`h_yZ@C_oZ2mWleMOX-W|5g)&bKjJodhv7(ggF0hY2el`sb3^mO z!86{YmpxB?DV|40$+RA3D>OBqW9Ij6T%0XLYk z&5w$6Wd_^jR)T+lv42CZ{oaU|w9d}`af#0z2jLT^uO5xSa|^njrU9f9b7UkAo!G2m zwgx6~kk0`4)Y8%d6N};IHTbi7b@NYS$0Xs=aiLPZ+XW-d=QxLV%EC4VgP8yYCa(L5 zQjJ^FpzM7M;aAYlkHK(B(qbYbG^3h=OPD`g=+HW>$_)`r8>8T6toTFB|IbwxTH79o zComHeCpNTz5@mHLqrnxhP6^ou&V2>>Y>&_iv@Pg_vA*(R)lN8cVAUiLV2~YBN=lZO zJRNAWz{g;oii->t&|C**^Ho(Stxyc4r~M|^lnKTnA2gBwleCapR?Qa|=z7WgTBWy=3Y*T<7u{H;Oe zrIOx;rRHC{LynqaVw}uN!xbD~4A5=X3)6d$(_)~E%&#K6_x1Iabh=-xg3?z37W2sM zxX+-CylzVbl^+Ce@MpDv=^>1(VjBY52SUZ+gn9WaK7SzDgFcH{o;v66a7mrQ3@S9t zsE<(m;tm7+C%O@Oq5iF%Rj#sv+>2zm?3p5IO>Kaeu>HEIL$bvLe8*bR+cA>94|EQG z`RyTZT&ekm)kBEH6}X z#l^)df=RUo!W631KN=c`n#UG`6?hs*8;z{%24Ew#Xw9_DP=9@2%P*r2M;gnkeG?N+ zHu%_Iw_*+`U9qJcKUprl$6k5W`_u1!r-a$JNA}3rp4*=15XJ7Tt*?jT9(WbtRg|st zyiCwc9m5C=M63+PdohjI_8C8ebAV z824Kl%`5j3{4oUrrVG>!h1@h3^xFcP7)pM$6BEm%8Y9tfxEFKwCxCNMmeSyuZT+C=|! z^k^`!+yM$m12hBpPmi+1AD{X|QA2h+s(-Jxr(C4V;x z8uLVDhMm#ZvXb~BzSiDO(8NxDe0=t&)21@FnsjgDyMW{;;bv@y4WX_AK}qED>-)FxW5SZEyob=It9qLAzbeGN{r;Zq@2m9@_`xC#lION^k<0FMVJxL8{ zJFw{&e-P|3Mfw>eK4hXA`uaD>fD18@M%*ImYzzTHK$IxP+9o0yZMXo2I0^Hxl?U90 z;XHzBAB5~_#Du*XN$E=J-B6K8u#qlqq0=QpwSezYc4AF1O!UB0Q5a)DWngXyp#vK0 zqK@Nv7O*u{Kd`;!YVOzX>DN@2DQO&_IP(-*NH|iPB>!k;X;R^?sMyso9|PNuKv0q(7i;7U*POX=b>;Hq z2#LdJ)PCbp!!8`}F0JV{lQ{-ogdL2r`k+~pdAb{85qIz2MHk|Oxo^i^fG1MLFJ~qX zn4t&jbT^<<^Q>~f?4q`lCleSDCo`07G>pJWxVe47W7+LceHGfDt8FV)UJQg>H+>|r zoAl6p&njyGpJrZ=VB_CLy+fpF$bbllR9VAel{6NOR}|P7UINirqUbR+yeR?@a~eat zARymj%p9`Aru{gM>$w*NKik62SDq9tTNNU$B(wsp)5oU^gP-vT2?=f3aD1l#9xob4 zu};3$0x0fC^hWIl-1^pHv$}&Jb-OqJ9=V$XATs->57b)wObx$>ATMBnz*hj7Utv&e z;kPhd%Arqts{6noCHNO&o>tpT{f7;bQ{82qLuw zpqj*T2zQ!7P2*P{zix}R@M@QEH|>pV8Ot2AJ9RLw;@!AWifW8ugtzw4yW!8JORkuF zVq;W7eR&47Ui3nTLeYVsen~#5fPc{J-XJro=P05Vu0s&JZnra;4u^*`)WXFj4vL0R z)ul!fryex8R{t8qnA0C{Q@ZTi0UQR*q^Ji@g2e$Q1oiXZY8pn6Rn<&qPOH$@h96-V z+q^u|Q`+fX|LPU*X`UGjZJ=O0geN;MKLY?h{bKJdRDvgaYIu?w#1_2{Da^rWa-Qi3 z^st+E#%{!NknY`xIp-)T(O2Ps1V0^D1bxW0|P3kuHYVhq+2=Ul2zPK(-M&d6KC)G!P0|rb$;ea znXJ>nizKQw(8OMo3(vDpw`&_I({~EsPJ;u6LVpkB{(xVMUW#?^jnn7HXvBrRMh5{6 zHVx2PmyBKiK1h)>lrmeF8DA=3C_O7qWdhW)$`RheXXJsIBa|UZI1i}1FrJKi4be}V zmfXE9P^xd3$FJn}pvpmNQbR65ZXB#MT$BDW6-<8XgHDKVh@2dF)HGC~q9P)0?T>bB z-+n0cTXp78qRn`|&Pq=Cn5JCSxbAsY**}2VL-kmefQ+yw3B0rv#2p(1?SX-i2@ND# zVd1AlilSdQ^VrW|Im9i00D|A734gjwS_L94z-T_oap;czQRW%GcHQ9Bxhag{0A&Pm zz}V2()I{WnxHCCWUpVf{*g6X4+cqY{-R10{uufvMnPY4`Ta?QGy$L{GB~mB*YVHC1%^VNHA&x`X99R7ZRfv&xHX9Ra+IgFaK_bFYq zFu5MWKQw3aM-;+a7@DXyj_L@%peyf4aC*%6-Fvj0B<@Qz+L(aJh^MkfPP)s-G)P_` z-$#G~Nq8$h9@hX=5tJ)LT#eS){uGO^+pok%D(_a5U2bmQngv{&56>5Bk-BL5w;)Yz{tDe-FWWV zJCYxm*qaB}`y2CH8uttE6(%~woAKb;k}|aDz27m&{V>oVEE$Ta4L~XYV({ta1wU(h z6S3n#R*;Mfr|+77JWg;vC94b=jY@mv#XX_{k?4Vc#&|J$c`rrU0ljUBssr8rjjpm# z14GFU)EU`MURd}*kB?vZETrJX!XB9&92+z(Rfi3&R}HPWc4DX}bG(t2e`>;!MW+q6 zqVNRthnW5ou@=rn*kB?;g}aWt{9{~QQYxNGe^P_-GF=D5xU_$`_HCZ8o5Xg<>0`~r zBLcg^_b$pvIW{I{k{FBKQzN=0gvGGo1r@6<-*gZv7rW%CD1;x8)&#;WeE^vY>*&C_ z+(v}Q^F(eCp@Ir23te#Efu^1atj_j~cC-^P$O`zBP4`3?5FIsMzYc%Xe-P~O^Ya6o zxP99f4tf~O0Z@oPC?l@c+Iabyp+9W%p>jFfd=CFp$caR{yR0f3N9za zjT)_LbJC%enC0vG@t1V7tVz!-BN3!Sp0gi{a+XjmD(`%W{{DVgWg-J$r3aatK{){u z0H1MQ&F6K>JMTcazPb3^uT`RVyN$1|X|NHY5UG@ML8hXfWi+-Jk#Y(HR0<$`gl!X4W7#k!;&~R0RL~is+kbN8q1Op6%!YiL>o88umEtXlC%I;;LCcRTfs4M&h zAnF?DdjLo6#ihrEgy#U{Pk6@h!e5sFIMp#R!g3d@9GCx|TvbmA*^-ecmY8iV@kHc@ z(jRGWYqsT)LMv92HRjxK*w8+WWpw?{VFNr+x8g``qSN($*!NhMK4;-D1D-eetV5ba$uQWDvc3Tbh& zM@iW!A?bU&^8S5({yFD;-sm~5=XE_E_w_K~I)RwiQJSD(@pxQ4B9cHhBvXjr!2A(C z!T2r$Ap*lFB(+ve4WaH_PSYZHIn4!FBdtICjhF8mcere0@5)%qE(#v{ar+GSmBt0% z+K&5&t(G4mX1uUlwVbs)lx(hpW@PQ#y8~flh!{w<8!Rus0;{a{amuUr^}KiH&-Crf z_j`x^(XZICA%>&xvGBuhQF)!K^O6mShdw`bcI)H!f`fu8PkSW{n!R?E>pog-+CWth z22t4vbM+)ucW3A4IBSUxrwqT#DkJB*`FxKbH&$f6um6RhOWHFuH1sjQS&U+!yXQF2 z&?tPhN*vJqiM)b>!MIfR{A{s$^+|F~wfv=j(+ZBoE9+L6Wa`5d!xw1MCy|f<6oM#Z zPb%OLB7#s&mm7@a0MSNy_5Hz=9?!fA)M;!i6UJ$2+0J-HR3zm=K_y{7utcwoz#Y35 zhj=_+VvOLa_4s$6!I^7RzD`Iz>T_SC8}nSK1XDJvKiYs4pY*j&d%NV=ZX92At1KLE zA5H8$c3;s23tRBO*_VkP6{A`h&mrsv$QqlqyRTE~*S+`W8rGGml*j#S#meH?JT@`# zlTAn-aMK>Y2Y(nv{dkqawE0J_A$;jbbA~Xw9?fD)*PU?svq`e*{0iOddHTbxr4GRa z_M*u-E>=5L#n@s?AZl=?(XjRMon)mJ!}8B<_M<)r(9rf+_U~0`}SwJbYyOT zj%6`Zr0<_Pb*UNv}-u+-%F&2#^+(lMOc^dhoIoYXKdtoId%YfY+jG!Jm$UZldFT^J9&c`K zKd;nSdUj2=T0zYT`O$!8UO4|nstw!v{zHfQXQE6IP8(DV#8Hh{Jct24@Y2vP%e85U zivm9lmv+&pnPE^B`~BpA)cA93JNJ|ScgG-Z!esP%bGg4^5Y5bHj7o#T_w79u&Q}M% zsH&n;JAD~`kK|+56BF*-xkG7vH*BIXl>AZYW0#laWM!pE|4l^Lhi8{E*WA3YMVqm9qZJiyLCUb4kEi?T`@5BwEnfDrqkhgs#SR52 zLC0(CGJ4Yu^F3EXS^NMk$*ITVnMavJxA`R6vb}CS-`RM)PS4 zLkik9GY(b|3#O<%fb*FBt;mG-wDq zj8e{l9TIgJho|6^>FkEiwJY2x9REs|zj4Im4AL-i>vKKv=>2F|eUFUCAJza?0|d@RWiSsk(Q3wN1OUo4(n()Wc;FNFdb!|Dd+R?V_sVTPFI-BZJEFz|;}D4y5c$T_3;c zipepHJpCmVb!l_WODC;6bq<=nY=P~^sA;AIx(b?xstHRq!yxyLe^8$RNg3@bZ_iId9IWHsesk zFweG7%SZRy`aN`lT?$y-kpZ{o&ILdEjRGYc)i0HR>WD(PJ#2xup;rr!D9z$ayqeh~ z@s`(=G&P|%-?^P#hG>VWF}+L!sm-8imOT+YU-p#eMdMf|oz0W8aKl#Wn- zc+h5{S+60^ezyXQt$%u1jMdJcuJnqAe<_JjP9tI4`7U_G~>hq&SN)g5jQlW4R= zPAn*6==q*U{>GNjc6685e|LJXRbSJ+`}Z%08XzWj`u5qQ)YO*KkqR0gXu!0p>G&>Y ztneNTet)@1d7oylHohio%S98##xylx4ToUjL8u**`k7kv4;co`$JwzC1DVJk#jZJ~ zVgm)?%IvSVLAE)uB$s8sMtABK*F5j%vu_=~{vasn_i$06hlV$?XziA8`Tr(DdilW48ncjScut*)Qq?v zL-^|bU)wgg(t#gc_UG=o#5j{%)szrw$1u~@;~Iui*lhy`C?Y4 zbye@T?~by{CfOGg-+1dW7Z{^FHI|^l*vfH5nt0zlWbhMUqgTIvZ%;o=-aqK;?>9r6 z?U@@35)P57^2P{J3A68N$%>>qx^-rLve_#$S7&LM1_R3Pk=I|R39>S__5u|*zStil?N0H5jt?ET#F9TG!npC~ZoW4zGCwcx7*H!M zfhc4kHXdHAaV%XF-IeD+O+zjsww!+b`uXpy&T;qr+SW{V4pPQ2%e7dtDSXQppA*lB zljhYbG<=^Sx5AlE0bP=KYO-R7MRfF<2iBF%lYuXic% zv3Q$cF64mGM2!wf!5u|~*u0~2A24zliBbm}mSagZ8ANH!NLrH-h*fD{un0M;!Y-cN zq1lc}z%A+a%!2s`%LZK1%7T{C=p)!2TLn*;=Rfk)--w+T-dXdiESGO0~)Vpob6loq_u zgZ};u+`t6jj$h35ha}l7r@yN_Jo{$SF=?frE!Sq|$w!2o{?T$1*DMF`7W+Htp4O+G z4QSrJ%jU%l3P@J%zcj;f_e~eg0kWp(7=|aw8p@PL=(?)RDvVg?nt0`oWZy;;#o$Bz z>r-pCN7v3vt&^RblirF(<>MO4Cr&eN5ITH3jA*c%wC{T28hJMk`y(?!!If3Mn)sYm z7HrvZlu^U=XUm#ySTWgQ0wI|KSlgn4477}eLjd*57Ioq(zh$+!R0%9 z*7!?&l@MKQr0CK(Zx8?AK+~6+L`3iAFH0RhVD<>x%GWaWH41ABkKZ^qgi#0>Y}nIL z=3HOE2xAAr;Y9Epq*87uYm})Wtmuir|FcPpcE|{4gOnqNm1r|7NtbRGpT`#uDy9&!CON&LiUw zR6N{j=Cc*TtOBZSzsLOIQKjV6z5OVr$~;)MxhyGKCmlK0C?#n@Qolq!5Y?N*yk`C;anOX8I4VIeGaLCkT6J;? z{GW|ZeK2SA=ng>yEro^>>aqU&ZZDAQGO-9#<;4qGL_QHm}KS*Xof@*3FJU6l-A(? zewVM1t0lrIh#K!DFMlfdQor|yE`;?pWmGm+Wmij=F%O*8W}vnqvZ<9(ee$x+^Jv3V zyAGX{P2J))Z=ddhjHM-u>1?5A%bp#!;42o5BjivzI|^fxKKq1G+r4Q1Bj#5}Di2 zQp!EYXa5U1Ib4_=l8Fl9TNs1@*xr7?=Dr~oDP^b|MB0td`cYTNvaKfxYcP|nv9!9S zUj=v*fDb|EpkImmzxV1?x&yx*k^&0QBYA-&+_ivD&*T-&t>;+xKAVJ=sXmIokI<@W zWXi&3VW0hn!e3;4@qG(1jN=zdUu0s^825X?>8W;ORylvPKD$mj$&F z)n!fh?%88C0nw!AOt>u{fu2St?=`$(wtqm;<@IZKX@`g;NL(PNzD-Y2^)DvptjDAu z3)t!5FcbG%r-5yv3%*Jk9#6n+)7-%AdcLGyU|b4NL{-57l~jMU#>+gUdt(2+f9V?b zVL=Tc+EcSOK7Q{zoG#`3W;E9na<519lol!b?g)DQF6VZ^`tLI@yKP9i)o|ik>9;4% z3qMb~86$a;xwY`_{pB;Y4Tc?fu-?pXmXXQiUKHKe{rj4Jl^RJW_pxomx@UgBUcJ5+PuCD>9%ci44sBQpH~?TAF=3@Mtd9Fu zQ$tsW^A|3xqstS33{g`UIxuZRng& zt8_{|eCSX_p-KrZtxUSNcp{uH4GciiqOr%^-K>9Rdj&~yJ?&D0ny#i+Y^?q7`Ws`# z%-d$Q-MyBo%sVLY2kmoWNDf5D(gUR^k7y#75WYk49~0L$&|>7gu{l>{c5ZXE(v6F| zN_mIf)ZCiRm|O+I^Db=-u7k<{8)q3ApZB?jT@}Y^5i+K02NU{5&yBT`aC#mI2ryP% z`S4Y{@}?SDnH-!j7iqK*Gc{&f+F5QE8N~oGUi?)2sLv<&Hd-pts?f2FvnB|ZN{)Hj z^Df$2TMzdies5%ms=;2Tx5}qK=Y7jAsqQKxQ^OHJfx{G=enW=b`<9*KDhNWMeJ8th zmrI5746V3%7mJ?lY11@zac;=N)%tv#HS$@DTde`8M{@CbXg3kr(oNpKelo_P%;qt4Jxu1BKHbx z-$%#0gJJZYS)Az%7ms#GyY*_7)maZZbAcMcRxwCCFVlFEbZJFgE1iP~ z4NL2kb#w+qpoeNzD&Hb`Z9^2`A5;@WjnP342;R78h4-4p1L6@xP)shv6=&u$r>Tg9 zBSzOU*l;;eIoJLt`F&uIfWwEsvLlK_BFfl*N)vneKZ?|^=)DlavwweV;mkT%v0`++ zMZlxB>Tfz}y+7eHz@z9n6$Xd4fAkM{Wad^t#0)juw1Kn0Bf}3JYiY(_H-}%*kcFJz zRw_Z-$7hcIFEGYFV)~kk8n!hDt9(5MIW_sx`N zBQpEG*15lEEOBT@?=9YG{K{KT`Mq~U=BKlx&or*_i;7X_(g6k8td=-@2RI~3f$=N+ zeD)Y5|9xiK`b30XW2hSWHg-RDezaOH7nA%(0d)P%CmJw6V`b2Y-F8@d z2t9j>tOd^dx7VV?n-xFbs1=A+ud0~evvSh(+8N)AyANNoEpS||{tJ|0yz%evA02vF zh9Cyq_kX0x}^U-)mP^I8GTbz zW~XsNNs-(J_L@~Xq+N=bJxcas+a^kOn&QnI0D=D2;i~=ppL@$2JZmkL{p;qgRztY! z-L7HkY+id$$&XxIAdz-B{;4cggM_>lPnh;gR%dq4 z9W)n628Ej~-6;uT88aE*5z`FtK)7#qtUF>iHt79(1HT93oDaMmIRBq_OFtO~ZLZai zAZ3Ve14ZCxc%bwOcLoCqYd&i8Tz=RV)sUp;b-I$ZF40~^kiXDpj-7%W^YSjosx;Yf zkFBnX*_c#^5?OyNWPX&qbS_)vr?;|NzzhBglgNR$)ndftQRdb}A5z;rN6Qdu@!`dr zb81j!iil5U0a;B)JLg(D1m|xe+5cQ-))r{cX>ko z^gu5;5)PX&3tUF@0#@Vw1puAZFGN{FwA*g0okFE=xW~N8@`gzoR`Q1$%Zl^{c=@Og z7g`p_Hp^N<+xqDj9vVD>LQI5l&~hJXocO4t%+BGAiV>r$k%65pj+@{wO?UiAXOCxG z2&X`BcKj;*adyO!dy5-!>X4loZyEL&q&u{SyK;lBmymdpM;z#mA6ge znil7Od{en0BEW*RbMq#n$A@(yFylYO%!?Pt^R_qr78@KP#K5b#QY*dncvAJQUK)eq z0<1rm z`hz-C7nfn}W4wG9mz#ZgK5cfQ?f!CTcYypjDoT!Fx!k?c>j;0O?tBRWfh;{P#LHrO zm3qu3>^gdrD$mP0$ZU(WP9l;ODvLi9hFIR(+I8$PtR!R6%dkgiyFb|SP$}sB3{~%a z6*)5;f^jQ$*p90OAOO8#mu*Jl&sFLxaI3aMTNDl%_lX2zHxL8^`ec=j%AK-Ar$JHUMw6+XSz zKSI_i`0Tp`r#E>|-Fu7-5yc2K&JXq|#_#~Fs1?v|2V*dh7D<5I2>&4kFURhm^!KbyQIvD(~mZ{W?-7vUN4mcIgw~j7mi7Y+b(`&l3urIL1V- ztstquH-XQ0`e{vxi;Im_n}6l^6%zRY;Satc+o>5D;ZI6+?k)Mvk5yefKR2JUlC+z= zXWu^bSe6OrVql>9RJ3J3-&#C&;|pS$560E_E=hBU=V5&6tSVtyKDm2 zD!r70@>xG68;`6nS@;zJ_?Bxo=Jpc1HZr~pM*}|mNgIEGBvo-%{bJ`qYQ(EixAibN z?2ZJJG=!n+UT%dR_1C?o!Q>JV&`Lj!SwRc$+2@kyM5F!|xCS_@NZl|tZZoR+;oRCm zG3j4+7P)ur-ko%6ifXNtus1r6x6bt*y6!>UhF_sozEW8VZs*fObyh84&?aZ?+7JJ^ zj6FsU*7r}(mI)pDASToB3hy1(c=IUWjZVH^Ul}IM+{V-{qRHy&yaC>=BxGMfDSt&` z#71g!XkE=w#R+L^huZ5(pQ)DZ0A1rZW;hN3{ps7+bnUJyrsb;PR=o4pJ6Z&Vc1K?P zyDZ~zU|=AP)=;1d+AG4q2-`?6atCn^vcG@YvFK>h0RJjq1SQlEfLq8BP7-qF6aRTb zT!_NS?zAFceKV&`J4!hYpQbvdIdeJTgfLrqkaT0+EO5NJuQ@aHP>;-ZSuz2|v$!JE zqeF(Mn+I^PJ^483K)lz`{~nZjHMF1du55~I4rLFu`XuJv@Zln6TAk%Yx*QHiF}Kh8 zG{WIt?Y90>_C0B%R+tu|xVJ_N6+X3M6?TaVUR3(6B}h7u*fxpFx} zMb0+K7DUXON5KkWw9X{CfB zZYOyYNwz_ALu@8>d1Kc)KW(|a{ePT2-g+X^FVp9}oku*(QxvR!A}MoiJIZW>fv!AO ztu@U(QY*lm*E+cJ~$Ah+-CTPjIaQU4;J zxw=39DlQo@8;o4^C3IJ_ug+K*EkX2Y6=%&Dq!-1i&yC~qz9t$+EpT|a_#B@(8mfYl z!ph}m!47toR09me6g^$@hiIat22(kj#fq1ek+I_)NR>fAZ% zTHvIpB!iJvJf8Y~0vFse_qauzaFFrK(lXv(9rab_lci&Q?qz?CSCP_i6uCcDz3OqC z&{kdPpN@xKs=cFbWot@ic zqA|91hhLC|>DP#Ri)|#brEjM>pNX!ys%Tq3V`L%)vP9y3ZA)v)#Xsy}BGZQ~$P7o8 z(=qgz{3kJPnbXI%-u&A`hhTMOWj4QAh@u9o^j+ehJ$9^c9EecVg$oxhwYzkpw$bhG z*qz2MnNP%r`}MWyE*Ik|Q)|;uTzvG`i)L3zj>uZ{K<};?3V8nz5+eN!d_bx<2`9UBS_%*JSq- z-A>AZa*##nxmiz?x8@{t;i~>`>dOkt?zI&Qv{Y17S~Sp3m)59HoOs;Y&~ZwM#*)BG z!=%O*>eUi*}B2i zb@)w9q)G;zQ~l;@56?a6eQ8~I|8|pOiePDMR_otR&7fm%)vjMW6BPMn)E*&rXz+c{ z6OfVR%Q>aVpIkx0szN8(=AX+BNE;m2=_%jT#QcIl6~LeEn!T{EDF<;Fp?6fpM-;0; z?g6Vr{YJDik!tVGf^@>>znId)Kz8U*jZWLL-|d!roB#fpo#$QKF&0G$5`UJvTrN-u zRW>+u!_K{xl~yV1rgBY*e{(onwOX~>D{MqxFA+bWhff9WZ>je2q>-4v61p${gul$_LCj*M}*j+L0 zg;rQLT4_2CNs7ph9os}QFn;h`w{Kses^#UeIiOi&f;bzg>i~R|Audqr#MJmbnzt4z zffc{kWdKa+>DuasUcGCoO?D>IrEXJTt4G73J2U>=ocAJJB2xd%MO@eX3ha{Wnf_2I z?udRN1v7fXV2&J`ZW zIw{sns=K6~X7Bj=mgEm|QJhBiFZ^a}WRW-aqF9Kfy%Sr;g|*spJZAQ!tih5;`}XYV zX?m8FsKmrQj<=^zur1M4G>_g8JbYTPn{W7`y?ZG!dz&84>Lt|klY1hCDmm#eZgNi; z!>6)WE|M9D_pbYH<0!~MEn`9>y!DPXKM9cU8^gog`gc+k@6>d38QBk4>{Nnmx1%ko z$WC+2RcJVz@I@LB3$Fr_w+Uf^ZF1i81)2kpZ|$Z`Elvyf3U*BGteg|662v$Q0LySa znj3Av&8IKRKzJrrGnwZ^(sy8_MqEvX-*caeTIY}hcy&>ZsjPb**UwYJe? z$go^bl!^;9?bZ72H0~uUtJtYcnSXvld|khC7)_&AEfo)!A@lF_A$%eTDKZwa^)O7P zJ4al0nx3V_?jXgz@pr%JN02=TFpm>0bjB#DEDzYX|cE_!!GPZl^wfxN#OY-AQ3aT+6_Vfl*p%4^tC5aDKn%YpA~KGSc>~6SDIJ7QRz@mYy~RsIS$AFP>!w#amf_VawT}~x z1W`*tOEwN0`fq6V+|-An zh2P#|(w%~Wg$~*%?FqvWs(FUp!dr^$Ti_i8ck_C-%Qu3ksJq(Sv=UrO>$vl$A+xTl zjt{Dx-dV}V*-J0XA}%2QyJ}EA@T;_|h3bj?i7`LP1Tb3g|Ggs%Yl$o`c$)&@+|kj) z^9QO*$2dN|er)i^{r15~MZmhEtdMw%@Fv8H(K1%a3uancZeo)qg2Y5M0uhZ57y=1d z(Nq2cC#Z>*lcgdWCX4VY<)lR`W_UFe98Gc$6kE^I%qQ(9Bku#M?N)Ko7P>^E<*~GD zDR+2%iHhMO(QSCAHie>I59~a4lmG9E=O$W(^JGoU0}uj>NH<`E2;J4USpst1Q|*L_ zh~jRlscGkJMm@+h0s9rk9j1EI8<=F(h#5VF5m$*(+?QiK_nq1w3$KB@4wn#!9nQ&i z(?%tzv~F+y(zDmZ0#@JpznxcQZ`DsMyw?W95{xDW=6VM1$ZvXA>C+*0@NX~STTPVn77O}9hICla?-eKdok@A} zIkWxbe^ZJ*dNk}kYdhBNreS-Fxrtx9EUq>_@XB}6=+S(iJeZiGJDU3yI-zBlpIfDK z&~6X{GK3%WA>jy@*r#(nF}G0moCTU7G>QH%u}$e^Mch`Mw>@BxvEW`IG(acPME-Rp zco?EOkcbe5g!djeP}y)+%9Xo`avRwTkL2M3TB^N~HgjiA-MogTl)vTO@V`~QHayBI zoevXe)sUYbn=wjdyG-4?WK)U@ih1|1*B=`NC`x53Beu2VSu-0GcOtiOC~mdeOC8vf z7W0AS$E>BDO{oC)jeB@)K;)#DdcDd=a+}BdCagNLIG%JGF=UyxZeUz=*PB!x=rVs% z9l)l>g(;T@R^`|vCR-;leHfDHKN1Ki&w+KO1$aYWv7}UG{UI{uo_^H0?AqM}ha@Ia zt>gCs6qCg1C{l=izO`EKw>gZ6$5zR0gnZ*#>h6p3@Z{&pPlShW5~EBKEazo;jYLeV zp>g`ch5tM<@=f<`l|LDwEbC7(2MeO|@;Zbyqz}#yQnHBIg@Xs*!rW7E_pVyYK1s@6 zY4=MVI!t-CG|f?uC1F}_VyQ$=*UDc%7C(fTyOL_F3 zG-<-aS&n5M5XkAVqip<4V;iR*ar$oAIx*YS`PY&7Yt3Lh6v+r|K*6z)A}7?<{YlN> zf8an+%+#OzYa?u)=7VQ+2i1^CVGAeFVTvEe&n0y;uK@nv1-U|BTacBNNd zpXZe$)_=RAcTpzTjpPd+?CJSeIc_Mx0f-WQ#zYS0X#d`V=&w@s)C*&33AsA(sDyvL zKtzOm22BxzGb4A~O{v(V+}fnN5anR^me8{(`onowH(_sla;Rjts=9{8A(x|s!Dx29 z`E3JZyfC*>h~WHvjz$d>hr|S6fp;!9)c2<8`yS{d(;9M#0Zb}E{r2U!Yr!kii_EeP z*Z91?n~YIXcia2js#mw4+|z&GzW!?VUznuu;Pix>nm~_YXbyt(7euZ#^p-Yw_LiAy zD&?`^fnx6G4I$@;^;Jm`3ku+dWJJwHcY6NvzJ9qh(5p;lWA?4*3g!WLZCm{C@CH?J z7aPn`E?-OS{&xjkul6QynpzR(sxRJBLh~6jR)3~eawcWpxw zAycrBlvY*QTvqu=QS#ik0MQ_uG}(O1FNA=f6$&S0ThQ;?pVB(hfnAna_g3+bM)2Sa;Nl%O-r}Tqw`bcqvy`)7lAVzRNR*A7i8>dZ} zx6by|i6D)CJ4~6v+eeccXU&;WWPLT`+fI=1$Vq>P!lXE)KBVM>o%97ArlIKaL#@{D zPPI1=?GsW1^eWF8!;4r+J!}QeA~8dbc3jM&2AvlAJ2&##;AajIHgd!S(V{PdD%H zo?@4R^)`bEve3l9b75`{#8$ve((5?|#43fa+t#mh+;yATNoK0PpKb2Uv6!rq5sg2J z-DK?8G!FM|3bwyLahFCJH#cvi`teX^AfL5$8eyYgJA%&9J~`i^$6w9PM!+^2%Ohq% z@6_+PYjJ^VI5GLYHxSGZ0>{~5r6=RIdj7&dD`z$)Tid{rYVwXDVecO3YwR$=&2X(` zmaRm#&bZ1ei$8vzA0skp>2jm<@R~hkWjCWh@~ zCit@;L_=fl`47-1$`Z-7i8X_!wl;&SVD@(g>^jG(pW1w@2^3R^1?S*$@MBmD!lzzC zh8#FwZ`D~Ymx-Cl)e+giW(MQ=k-}y{iy*yIBT#V>lU1*TG zD6e;Dh|KuA)!xpy7HG0XA5Qw(`!6yb)Cy?2UZXtr#oAeTLU+pL*j5|7cwMgz!>e=; z_GveaK3zxWzgMe3hczc$ygTPzpCOJ5sR)nciNG@=z$b=41VBO;YE6iVvdnQRjd~V=}{NdP!VoCp0^U@{NxFE$Iz|My} z{@IFS#vzNfkBb_Q&y(pdK9t-kWgYySte!|W5A)rnlj}+8j6k0jx@8V6#-Lf63A^vi zztd%{^^iEHWh~V-YreyXA`Uun{P^^F`)Tp@;Lp*p5xPnSvTC-dS#e9Qpdsmc6WiVhR5~j%yKH;8N!_bk zQm%PlnfCJz-&;KH*bLc#8gHRGp4{_k|KVSL3SNdxS<&exns)7Qljtik#E>H=@`gl# zIeB~m9P}3!-y6h)m`oe#z_MGMH=-hVob5ZVZ&T}at7g^d9DL*J+_T-}p6kMU^yq=# zi|UNdTnyiv>sUkJds1nj-i>h+(u{-MU~Gsy)uasP<&Nq4#w!cp48hcQ_>DQIAE9Zo zl1Tcd>N(!El{MXITtq!1NOPnq-mA7>KZAOKYK(p7nd@1r6U^ZRQLfBlTRZ>WbB3RM zQRa+MHlChm70r46?E2{@TTZ;POO)YMZI#@k1vY&g&Gc0sln8UYd-r4y7pGL?2~UZv z;VcIfeSCGZ;moX5CBsfXErfHOvkM_^hjK~a)=hIO)=bepejq;D#?hk7{@|}g2cKRH z%No<*6lKNkdz!uJ>+2j~_R?AArytRs84_xOQpYaI)@w?v|0eeed6WEw!Iw18stqQz zi_MOg4Iu+o>nXQH3myJb+WDbWrB}83M7TO7FZY>WRvJ^)`=(~#R#e{S%4al~#90@e zG1w+uBtV1ziQViZ%E}A^%)5G&Wg-t?nNZBczAdWaki}!rp$>rxzW*r92y;J z@6q3)?Z918M`vLuLFtnC=sja|NO~|g->c9mE@N@)sxOryt3CWrvtT} zkZh|`d1KaR`;yBi>|}FVYDPMhIfD}oho*BcPmTXJd*Nv2AS=Mfkh22YmD=FYqk^-) zwIwz#4j1fPtwTBw7H)O)Pad@w(Os7=;4%vajH0eKFu45TM?l)Nj(m%1&&)KV$Za`aRPit+RGHE%N{69jo_2SGYVn{NWDC1T;_^H(g7E~fDEk&B^ zgEHlpld8%>hwqSYumt5SFZG;G*M7e^RcEqd2E&Gu3=C#!hCJyLH1*U4HOBQoc<@`f z{OJXUNID^^%K(spDTpyuBX&mBYJFF6ZXfn|qwB=5ZReSRQ9~V4!HQFqzMM$afgxl5}sM|ov zoKsG|_)oFhnY?Om^;`5n?88GxroTM!+Hl}(lNR;m^0CKOTeB%`@>NOAu7DXZsqC^aY!>fgDq>EZCkz%L@{7^DnC zFqaQPsiagTGPY?$aFl`YC*>M6ZZ6WPJX1zK_tj086BDQP+=17)A+FWa-0hEGi?(ce z)7F5uvBghaUHu%*y_XBP z^z4*%5=i9QUYS>GMpquSmQS!w!a)H?!tNwQNMFBlKukyP%t?=j{NJ!J1FWlXS1|k1 z5u-xiYAB`FMv*y;6BRrY`cOv3xPv%_mPLu=CI#R{7&Vb2bpD^g!?TQNjX?ey0om~b zM&?=%#y|}C2iNv|xpqfCHLHCW%#LWO&x^8pCq^^`g@w&b*=99(?c1roN&21n&lI3f zpFU+rx*s~89Q@T?Z}MMA-C$ESfQiS!u3uQPEnG{rIlj-gly&O0+gg^`cWa>kvx86cbhQifMk?RAeXM@n7+qL?zij)np;N#6X?;-{89;|ZTzY~6qkTq z3b!hi_WHKDzoJisU!kWHrzW4QC{BUfY|ds|CQJu(0-|8v_N_Fv_A#xKViF?%;uJ7| z+!}{-*cG?2$EcBzJv>Fq5*!$4wKq|JXvEK}t1Fg%VdH~5m(70oJA>=JHnRl*>$IOo zMVjn_rA4i1$*JHBH~i52)g|a7PzNdrH|Xfdj%_jy3)k9_Hx~fOiT*uTPMpnU5x4f}S?e5CzZz>Sf$c77+RE_e4vIW$Qz)$|ZZnJ+SGygO6?o zK^!b1p0vvV+-Q7PKv;ZN)Z<4lsxZ=*HY~)v{)}9%^!#A#2>tp^HAwRKBSfDs zTS}@$_Cdpk^6k?`Z=qHG&2wMad!sKki$=%pa*;o8Y?bd)Iy$h!SfL_z*S?I1^2*0r zwRQexzTxEbK&b$VR-;&YS4OBFWWwDOy5~4S0_F1ux*FXuNp4u=5d5nYeicr?Fm!wh zGE>+>H-~fO*$AFlfU;M%P5@P~Rf&m?Mh}yulg{%}P#RDS2z$<5`n? zu3)kY!r!_N<@oT5+7qM2X{U>#4bODx%kZhw!$Mfk)K0mcERyuwlD-TMYGw4#-|6u2 zY@Mh@$bEaA>ecEa`60CFb}8c@w9RU7HQ*vD23Bc|bileJM7K;$N|l>AZpnaMHB)`V ziQ+H-uE8&98K!4?Zy#X^pcC5saAZnZc7cmujGM6d-J{4X#cO~^so7|12gqbVM_z4Y?4N-svYwLpX=)v=ZqYc6eMuqT|# zLTsG`q}IxV`3{I(x^iPkVs(VS&P3eBSW z)X^5x{}efudgz%h$a=JT_I=(I#R;W+^68J`D<|8k+09H?WwzDQXO_Vq+8-fnWuH#} z?^MKwsq4|!o_<6pLwL4z5}454#pk%URY$6RQUu~Zy>~+Q8)tstIPrBNasaJ6fYCxC zyXI1u-uS#({rnC-+OT(|!9UfdY6UXejOHWMn<7Mvu#djsFU~EQ)iN1b+#vrYVa72M z9hMM?AvBS@TgK1R|Ej6ot@M%_Io*6DR)6Kz=2HGynh3ZGC^pBYJdDMiQby&TvVg7eeld#vxu6qL3{-e*t2fS{!If8h+g%;{>)3_eEe# z+&D9wk;T)!uCB7oaBRY4xE3K>zdoABX0VsBMJhM77Yu5f7L?EE-eJY1e8O~!e`dC} zRhbQ0JCvmh)1Gtd)}0dRGT(<*OJ~m*2oN!U$n=5a#PF^;PfigHKort*=W&MZA=^l) zr1(NIrcc5)n|Bkw1vWlRFmGP87Q^6}&Pt|@k55#G#CAW|&fo|M2;~2bh(N0?-XNz8 z>Z1Uc0l{ulnDWj@3Cd1RHTc6uwyo2ZMZ?D1MHj^8%mQN4XG`-H3WfoG^FG(|omxS%Z8EnaBKqkY>W&_E zEI7Bzhyr;tKJ1}yj1NMvzjj7+z!`+6#P8|%&}QYo%A+-y#<^K&CuCB?eHy+Oj3mVv zxQ+bB1EV^%72t0+^UoFcKJEvGhTN2$SA zI9=pk(JE(t?&)+6EkcZj{WY!docCYtXA9j1tPZG8sj^8|p|o}Fp#C7xRGDCRd<=$v zUk9!Y<0!;J1IY=cyi1A=+ccQWXqBMAe>?n=S+OnO6!H=ByF*<|<%h0{NdIOy!q2F= zNHn{?z#h1j&mG4fp@lqNdQ$ewcSkyNcZoYa8k>#zmzn^2XE4*Bs?l(SuytboFRinC ze8T+hb2EAWj9PnqsN5TE95|D5U$+7A=V!_=!lVMd_%kqD!-F-bNB*d1?VP*QR;Fe$ zlO^CU(K+ZG#0B;g43LbFzaTpXSbQoV-A|ufFM3pW+#w}=d|Xtk5EUaD*e-<1eWUHw zT5zouBQX74H*NaE%&t>TSvQ27G^6SWlxC|hf6I(}x;{05nARU1uRuyXD@+eNX?(`j z=gHqeNiS?_x;S6vf_w4@#M2WQhGSv6Y_LTnEzDL-3A=aiZhU_RLp#6HjTB2&Kb@X; za_~;$$(0e5fpkMHN{w^ncRlf(K7ft>%4jph7k-9T_q#3gy>IE3>UBh-I{-c4HU;mR z(xv%<$~0=^kODyqMi3nH3)PIL0F@RS|X$jZ>rRZP%6aP|sv9+YX0PseB zSwZ(0`MBuP3-tBduUpmsf?&cRNHy!wI3nvY#vjBKn}ggb%(Ka!S` zsrJNu)U3U>B6Fe2#%FK8g_t-yA4wj<`13WNp9_^LBr4kfT`oL*3?4bIV(_k-THrFp zf=M6LuU{H*WW&~(05G8{ofQ9Yp``AGfIVf!lp?@FCd@I}O^#W0!Slz?H*g zZfR=WRbTNhp+gho&CJZmnAtoe^-tt3r9U!LDe6|FE(omh-Mq89)c3Z=?rn4TwFv0s zav>l%$b|1maDQ&VzrHgv9T~yV z7CaXwg&MNO^S#T3WE4HO{6J<-5CFN$g$F}6V>Xo*_Y2<33%Pu>%?5KGXTALYUh(fW z7i+G|<(szsWVigp>ldwGc!l(s6!d*{>@Ty>E*hUl_(zv{Km~K}D8i9;PfAtI_jE!S zE8OFtXcXr}*3yh4F$Z)h^QfHkffsq=*Pu&!&9$R9#x?R+w1}!eomXU{b)+X_Xe^!I z`}0p$s46R$Gcp-_7+pSu5qV)45&8HS*&$-ps$-weyn7(u=I&{P6p7}U*2id@jD~D+ zIO4P2NvDHVgVpYl2j2knJlz$3o|^`Prn=&Ub^+x~-@lj(B~3~I0yWp<<>l{d?l1F* zvkH21;o`hO<|VI`OOUst@C1Ab%BP;;O&|lzf{w=b5TH1)t7!T*04ve>p&+)s^>LNX z2}`BRu@9QEGc1bOepW2~VMb03A9i@a2A4l8eH5tzUd`ifFa<%|T;^L3DQNMF5Hq9dcw%xmI@rxeZysfnqIrHn0s72OW9C0w zCQ)p#h?XnI@7yBWEea}5Mb0dj%lSx+cK_HorO~7B3u;H9(+#?teron-+zObiVzTzo zL)Cu^d{{7%7o$`KAlk~vV78;@aG!rks!g(Giqk(V3{EB#weg=}fk-QYD4dA-@ZXSb zkYQQ_ol@;CIi2FDtE;QS>;CiT=#YKELsLKPOLkE!;4lE?SFZ+Ss80=;Gc58M{w++K zSmVV+Zem0BM)QnW*{Nk7AT%K0IPOjGre{y)lSoXN1_Gc&T+M$L8I75>ClKrWn!#B z&s9H+L~YnA^3ylnBVole-rhdB%HM3M%H^ps?A5;k5QHs+0-<;*(mc6TU_vb1Mb!vF;sY*-|kp0@ugWy9Yx^{ zQ*N3!q|$Gjf@aq#HD!4~5~-=?7akSrN;SbJ{!6XucN9E$n|ECy&%2*?jMD_5!yt)m<32=$w6l z8y0s9eVedqoQ}>9-0OanJb=EFr+ZjWgCwk0@ZNxwi(m5cxH~pcIKhG1rBomFIsH<) z;>s<}uDPCksEfu@PWbP7c3dOxx+E?UXb*B~`GZJOH&p4)=mN+uqg;px4;KkPl0Udg-`o9Ot0YJ=Ji}d%m#N67&*LTYlk6w_q$s)L z*c)uxNOpV6cFAA;McI+!ohpvujN!)e*Or}}}e& zO-OSFpUu^Zx18&IMhIFoS{1RS!$|8x^EgToYaUI!Z2=C}${!c{B*5 zCDi1XKC2(|?9y}|8s@fd+0Lh_fIt0nGJE=@q%-MkzqtPB%%(9sPNCDNBTFfW;bFjN z={O1G-!yugLg}lAvss6&Z6_FJ3v{kktF-|d6bBxrzTr6hIaR5^oPh5EVqm&&YO*6^ z6afGN|I;0^`||aPA7ZYeyrQaXIg%Vxy|%|+oHM~9DXwu4!>xj43iXxSn^8MRwwJ@tZdgzx9`D=7* zW4pdtr9<%1@rmv0j8k@IZ<0J~#~;%ggj5;rqFao2nXUHpyiw0oC-;1Jf3+Ogm@n%2 z%b+Kv#XuhXOzJFkYGrhLD5A1Fl@1@Ek^3>^f7XW5A#S&pl(yNEb@p!DQwQfH+xUb8 zQlplUwgPJ`TSyI5UtLl~rW@`1xYY~qUntBOU468+J7hYuU;<*PT>}Dot7!OSIq~<8 zz3y?f{cNMPv##h3%98kZz4=AI@Iu_pT1CH$Mp9YzeqGvM*9r<>F*c|&KO?SIxuWm1 zfx9|)>n5J*_(As=|3YT!bPEf~;J#4zf_H#6N+>ZmRP(p1ypZ*&>=oBus@NjZq@HWj zKGZgG+To$$=!z)#RQ z81rMcyivD#9&UL@UR3S~?7hgh4o1(Gz5#u5-AxcKkoQ8rA8=l{?Mqc)z zqt}>|a&oKX%rc^P$Y`5N168LgKUD)TMUgprG%9@-HAlk681uTgXGV`L&n})Z<1Q2t zA}RRt!#Vl zAV3Qg39RiS*lFMcQK)@>-t_;A&R&~%jI^D4St)MQr?8Td=76HCo@fb}+FbWIsqYEd zfc)~2>bFU+py10}1ce2Xy*Qs42*AzgI}j`=jT&X0lSqt^cFi{@wSwZAiw7Y2^};7r znpuO?CR&2}kj0>A$TwB?enrBP?1=iP!tk&B%=aoz9BNN6O ziCI=`O)6-tZj7JYlS&{RnUmN*2dFeeYE0}Kbd`K&twA$gU85Dvb#--_2^uXSpZ{&Y zpWR|FRctbqos8aL`}Kc029UD=4-zQc!0SriZV~6f%Vd+HCpGFJ+itRR+LoVJ-J+gX z+znjeMXCuG?xXjNBM<=GM2ZxQswYLzLn2(6c3Ert^UGDUXFeUoc5$(jAfQ?qxuJ3A zcyoMiKJ|9mNpxNs@3#AyT52av(aZG&VE}n2yV1_ikN>Gve~C>KGnA>fw^pv_noH0n z=-C_0D<}0Bov_KP(Ff+l)5+QSIq#3c5q5BJ&$3$C!pq}&n+EsWH*&%RYNX4=G3Ihw zA=2are^_(L$-ZWl4j&|l94um@KG`^qMqAt*aICKxuC~^i^4PI(nN}#2(!H>WVi36Q z=0DlbR=}kqZVgtXduymJQPS5x@!eJ>=+i%8+*f4uUtfVOc=TKZA^;$sDHXjSk18rK zHFWS(u=;3Ga78&Z_QYtob4*4^fT!}oy(k58_a zdxRBBz1XAr9e{O3!V7%y;EK`|83L|METpHuESed1^{#j#+!vBz* z&vq}ri5OIrA$ON+qkkF0Ve?_u2#I(6>FO>QtH3y!-M~aaHmZpvr%`#+!(}Y%|16I% zej1y{SA#p=fKT7LPT+BXR-S*_uEEL>Ish!xOMIoGWLZJcE*q42LxM{;I8wDf15D4r}E9xBL3+ zUO(TbVX8s2gfiU2`w9wIaG|1b2nE>Xe`|0>Jhqejzx|E2lCDF;{{H)PNNpM`6@D~9TP-F_clal)iow6Z_s(h;Q_9f;#sZ3 zsYIX#!;`46kUuPW8edh?t76S;`S+Q%`Wm_AJTBVvAjPHVsrbFTS+{c7*A18vd5dfv z@k<*;nw62uDdVVrH#<+8CK_6qaT?qkch@~@VegS{!g$P4Y+c0ME{vt2-@A6}CX6Jc z9%xDi8C8J45NGeK5s3QrLh%``z?n)Y=4uGK_U&>2!D zyc(qTj4C~~sR4Gklx=z)gW&(hw8bgHK_araVB88Py-bbgTeRn}NC0seb-^P+jH82MS?mOIG@~9om zLNr6pxw;|W5f#i{b9Vlp>T{r+xR>b; zNX%UX_`HY>%`kfSMJ{d?7g8{)5bFq@Levf**r*4!0`DzfB=zf`Qnge3AB;XzwlPPy zn%!!&;f2gPOBOF=VK_R%?J#$4?#>4~vJ5og%mB!+l6dXz9v*)^L53c>U&lJVu~%3M;5OKMs*X$iq3vhB0x6 zUB8<|38DKqeoXJmu{CK%CpG2nnKRrnv7<)bDoziooR3d{^3%nK==h z^qgLPR^NvZ7Cej_&eY znCqb1XMNV2(rTS4*Eb^3nltLuRv4DZ?@+wHSiU+!c9i!;*IppUXw+@*v;m!u;q!CO8 z+HH=g6?Fvd5Lb&ZfW*=O;S|vt(h*Z}s3<$Snv{1tW?>Biko9;GdysSG|9-v}?1?Z| z!|ha1gh8jfXB@ZmOLm1dmeGHm!?%l{x|O-sa{Pe_55kupQlA_=up)l|&1IJbGj|k8 zFX7n>JapGIpO^!!go2*(X?UHes?NPUAwCv9DtG1P_(Osd@)PSLWBcgsb6}hZc$)ye z!_lXS;YM0oz<(QHV)^>oKzWFh^-(%9>(q*)Q*zt0Eu{rp*<)iHD|0h;%wlFHx$uzd zR&mc zcRSj8a^AIc%YaNb*A0HV*Vkg&T-(u+%7-5G+uea!c>_!oSNMu7+S zLdCA0IQE++>kB*MCopW%v*6=@=Ib1eVub4HcO2Y$<%p0-8{6k2=GRyhE?rx77P6)%ZsJKvv@ z(eOm#*V#asK1($<-vCgs(GHRwc>DcLnLV6OaE`bdITz+k|E#RnR1?at6Brc4Gy-#X z#-wUhsDjO-bqiNCG?#oVLZ`S=%{velutH!vA$K1Ji=zP#JkLwlvYOc#Z_4as? ze`W|K2-Bt|9;&*Mw!`y>U<$+SL1%+p((Id#;vKKi@81n4fx*Ye=lb-5w;d8wH?IZ(N|q<7Y7mDfp_crCu`3$8l!(gB9%d%>WUSZ`YxC~8!aU)f^0A61wkt&fd%P?c|BO! zoK{*bfAO)x2H&zzYlj49UN1SGZ*AIo#YY`Id_dr;1${CbK+uA9(Me$pfX$UdPMPk! zsV?K!gqn&^0?x@cw+pQomzx<}Fd@O)cbXe9@DTDd8^}PMf3Q-tDee>8&5S5+IA;CK z>#b*-P5fx3`Arx$tm~@Ia|SON+d&TCl(JXMpHDK;oJge4BYT(R)dGl!_h;jyoP3?0?z!%t8>3f#n{YA&`Vk`yjv!yt z{CDc$$xO8B-o+^m9~@ip=jQ3RP1*iaGK4f>DHWwTbFAT}&>S3^FTsJd7vxN^ zKLClQ>u4zSRTZY+)&F}&2s`zS^w(kDHADPKUTKdbt;emj?B>Ntt1}Iycn~aVd?CDk zDVl#5W(dOo+I%ag6%FOUu4AJXym%31L0w2F7eaB8xMFBXxm*Pj2#RAC3T_}_dJsb? zTSkT8y3^mca+4WRd&ssU4BkyScycLnj4(O8O1kVBmkUZiufSRTC)BKd_seYH!V=Hw zg~S-fE%(}_T9W_v+kU)k&z@S6w=LQTWCTV*sKER^bxQZq%5QgEZ^eY?R?-kN#pC9l zM^@FJ$-%kiFd)8L>3A%7f3nEq;qOr6Bi@VhYdzLKnY)QmQWb+>SW&5mt*McZ53)9m+o?Os%oy5ckl z2voU=6H5elJnlt6X~ub=Q}BYh-j?eKX=q9zi3^;B+cxH}8) zPdLDpZ12;a=GBUP9lrFepRo#M5xmd2^mLR_S4!w`A#ugiqn$X>^U6le=)hNQTfAm1 z@2ela{RDS2qJ3!O?rv^^!92tSAYd+6sMFlV;-><%&O&CB=>g%LM_O;Z&#p=jRBqf2 z2e-+Y4OF0$3f`$av=1}RP**rAx$@nwiX)=3>4z`okJx>y24pGg4GAcl%t`vB^w}(! zizwS$GZjnz2F-=ees9dX0pINeH+EVFXKGZUQLKK~ZjEd3G>XuK9KU+C*M^O030Kpd zXBUjv9=tLy=r^oHLCp_S59$ZD3lhmQ*fN~lNIq%wsH=TCBWqtCtIGma$vMzfZr&b~ zFoYVFue!YN&4PZE5;u-C?esl8WkA&3kS=3;s6o|ixVMB6SsHD zx|4C0nPaPnQcB%bbA5jiK$ucKGk@>O(? zM;>?UqC-aqDO{t)gZr2tWzsKt>fJf^$-;)CS&M|R#8A_ASwHQVG_xxXcvKq)%2YGs zf(gSQ>4som&o}Q7vP9X9D97r|fgdWAJT%N>M3^wt9B zRgh@y&YOlCxsKiyVwrNVXRqAt$NB(0Tf9Br zdMAG*qol~L&^%gF#nG1OCW{h#00yRWuHei>VikMLoi5wHZYlVS3{>W>2y~k>Vw0$9&7Trct;A_9rM5LcRrcf`4oY42eJV`;Z~K`L;JaUn zGxlZ!gW+yVJa1BqfLV}By{Pf+GGyN#?(T3yTUAUJ#l+xV-+Ab=-p|&2LoJWj8wY z*%Oes`qKyvQ=eEmUO4Tr#^{7~)=e26YMX4lod)dEOwbJzxI3`+mg`{mMBJ$%@>Fcug#;cj z#`O1D7XTC_r!E$!8GD{IuJ#eq+jk}%)7Wb{e3H<77pc=v6 zk@11*LRh0LNZ`z97K7-DY?sSNZx8V5u_7)-z;_^5-&T*4N|5*v=X>a})Y^{lw!S@7 zY<`Kmrl$KPcm>23_YpQ7XM{pkizlN?o?Wxwp$yZkg)HOuBQpgi>lU8J-+ zUflVymT)>PnBAB-HjZDWIH9Re-+JWL--ydn4Ifwu(dc^Q!2(SchOz$f6VMLdE;%1Z*0p%tb%E+l_yk;XjwzRqlG; zpcK7b7yuI#qnUa$rQ4;>h4Ejeuabzp=QGx~oH535uv*TWMT!H{4qd&BX#K+d z`%iDl**w_Qz(0GZJLEv~Y5Qhf7HI2~SZtf@eNmh4IoGF6Cd)vq^3n3Ok7TC=jgfg7 z{_)4}&g(@LKf!`6=5Y|U0>>3T!^k|5JB{XOmzG`0+wAI7j{9wb2PC&`2p)6P#PEub zrm`=jZY(-Dc8Q`w>xIy!P2IzL!b(a?-7r`TCb!r+3?~E!HSj#G*SGQ;w40y(zE-+f z(du%HOwPrG{rr{C^b-~w4?+%C;Z{(5XFP<2uJ3P!v6$=rz4|sxdl*m zA+vNgInemee6mQmLO?^-!P(*qQTiz%D~vZW{|EXi#TqwDxPAPRRVxoM+l{gjw`9 zOTV)CgFk+8^RamNi_AQ(zJ3HWK&1#%hGJ3JrcN?lrVnZI$?59h&MP1TXn!8tC4bgo z{4pBF4-G2w$S;G05d|wws0cvW`9i>;v^k_BBE+Ub2sfb@`(B;fjmt=g_<=&%w%X2o zoO>~foY_=@fC30@(~GhuUmvduo}(Lf$KVI3i6BblmzvpsSy(yf=?moS=g%*8NY5>j ztoqc$YFzzC`k#|~Ic?~%LT;~)`%lMH+D+{ue`$2se{-}a_y(Hv%J9K0(13BDhsYiJZYcX^dzuu5mEt& zCm{D63S2#WE9jjda8Fp$(D%I)XLZJ$7#>D(lGB@<6u}>=ia7@2070aD^>wMa{bxhM z2le!<8TM4px7{;?Bl$??$uhe{1Z<2Zf`)&KIe}vuPjx~~Xo-@`L_lE@;^n+i74h?g z=`PPMZ23%5H=R2>*aOzOx}HiQ@xR&~KX%5KQ}b#BTXB+7WZp7b_et||*wTPqAMOV@ zNUw94cH*C5l9Gk2b+~ZEOTt@%%W^RdXg?Tlhy4d1^N3_6q>xB_hBhqFH z)C{Grnate(Ddf`dn)qmOR5BxCg&qEs+YV5lWZ921FVFyV_z`-(vIRVJG6U4xP2!uyYQkEt`{^Kr=)p`<~OC zDcdw<+g>l_f23D8o-KW|w!#G8?&KM)6Uu#0>F`{lh(rC>1!eU)wm9X!^|yz8%s3Vk zs~%SFvbMI?&~VWW1NP#2oq2gRP5KvD_(WV$Po84{&!mDj(Y=CgX+aYikBvQX>Qwr|Gl45p2*7Z2>RaFa zo>%8T=7u88jhBmKSu$Q;qHbypl=)OvnR{bQO-%l<7a_@mi<^8q`Y6JzFg@#i0H80_HoqIB zD$qGKG(t;ylZ2k=Jm6xD;vXyyhYcS-&$jj}HfM7zKHwocv;RfJi-2{47;=$QzQsI; zDMz@;waapSIu-f7bEG__*?K~L8Fv&1_~I8)Q=&~mwk5+QVZkTD&*QS5Dc&E!hIcyj z>ImaFPhFk(f@#xtq_ux(Qs3RfPAx9q{A}C>u>}R%dsntxZ|m;cO)_Cbb7WRvZ@mwz zHove@cON!=e$RJd_stIR(vkUmKpw?%Y5|8BjX%5@~e~0>Rms%N9sML-pS3 zs?c2Fk#_4U#k+6E_#SWW5VfFx8yAb*c(ldP$NnvS{MFZj7zfB(cuPBGSxStMkjSSU zqbPiylA@EKnCqgOvohL+agNV&qu`TQMKfjdwI@!Rc(d{8;*)2C18!@Ts;S?T_=-OO znxsX&nl-B>5Bhd%IjcQIUfr``FUfij`y9twM}{gK;_+(CDre5TV5CZwEkvZT)u}V} zE=h!L6?W&0zq`||@Bn|Eo?b>vZtbN_0NFMURiN*n6o>Uu}HrnB3PNohJal&%{S0V5_>1^G$1d4K)HVZY16 z3~F0BWT7)IE`ds#cklI-8DzI93D(^eZOEp;L%y5r!@$N^T8IysV$hIu0!@g3E+|-0shhA~Zv`iMq{upK7*`qBfQJFGpSwxl@Vkq&@N+N?4xQZxAR>O7~scUVDugl+5K0+3il+n z;rG*_HzWg!7MhQspXNG80q0Ab4#!6WCR|NcP%0e(uNx=7l98_mp6=059&k-bPHm$4 zP}Qu2WPR+&kP(jF_XM50>6P8igbZ;19i;H!L=L&TMlWmizbe92>bE z*V@O@3Kx$q*{h>x{ZruJ5i>1V=mSJt^74}Ia|}2U{TQ#MjbUIHk9VbN`ueB5j!H?r zTfCH>;t87*h)9GUE~s}avM1&o>z30y=M zb%zO)cm)go_I?phE%QlY28kq&nZJHb(-a#Ak=!%m8BQb2W3>n-&d?9u{w!s6^1Tvq z9)lkGuse3aQ!>&|28vpY^FJ2Va;Mr$A-hH_*DX8GK0ye-qH*sal#wwu(Oy=3o@>{x zA(s}2@N}W?cg=waJt-&e>p>od-d}U_=#yjnz?}SM*MT1=M)q^2&gvs_P%PDQ=L0*G z0pR~19+(c=1LZ^Dj|!eb8mb9Bw7&;vAFTgwpRO)jZXIV#Ny(iAqW~LYe89ofU_$XU zOi3Hp4YMGd$|&N+zOihJiCw3#xi2dfg8D1`8@e{)kbaN5<)}}|z=5Ah`71g@O;y;6 za7F#_6u)^>THONIK+uI;~K>i0-KzskLgCSxz-~%TlJ{J4oQvvk8T+ZrXTKT`R9TqR7g$_P}@PZ;& zkOZ?au-&riy`KZ|oXbDg67vhXTJAYFn z2=sA1IkVR*`l=OdaOt7f+sCBB*G)hb@xNNVx;@jm181I0m=H?`_taRKM9`|BVovv# zKPm||<;a)688bcz{~eggBd2(T6)hUq;i95ja&?Y82KxaA;QV{Y{Ml1_$zY1jIZ#WX zDZH~ONo?q!{BmPOx7$5ZEpsA>Qq}2;4jczt504~vQU8CIfd_U4=*EMm(Cvti7?HW>E>^m?){8f(5da|!{{ zfmxjmz0bCNTgz@t)beLq)NrJLYP{7+8ZO(8=$Q) z#2PmUz9$M_JJ++rVouQrs*sDs&n;wIbH+WOHDINo17J1%+i$Vm@7=odCfTg(l@Z1D zGq`5}$g!aQu(gdfj$RSzTusMAt10g6fQ<`- z_jN27rRTmhK!ER>59RBJUKi?SVh06P>f0Wy+}hb)Pc=po^ID1#3?DeZAhHR`liVtx zwkx%?6vX?p`FWt`(b?vfxPmUyIXxJ6`?z)pG z8aSfszW)0sk(|HdlD~h_uIcKi|Nh~KeQ)6e`QKO0!mcO%_fIzpyI`CD{i~*dU2ML; ze+sqf+690AusGp=#NMtyR*va3=FCaVh}q?-OJ5FWH~eKR(`(=`f*$b+FrHWN~# zdKGQa6bM(O^LBu{!hM8mz^#LO19e8ukEYzi7$(wckAkV2I8#@D5A83$QBLaGSVbO514v~O?537`f(VCuCuyMM2jAzn7do}uf@_r|kv)Sg z(EC#t%D#UWA~-3VP)k4w;|pF!<5c%zI5CVl`2vw}LP^q8U9cfQTknT0g*KgHLJT-! z9CBm*MIDSU!29L??DsJN$r4D^f=>)jfD%$)N?%p*YJ#LDIr{HU`cXN5V?mojWc9`& zv@+wmVYWI%wa$05(@0`PKJLqb1V#OI7xyrxI7eLHecL}}Qml8hzorX?Pbwf=W?M8~B23j|efbquk7kuR2Z3q83BbM$oOkr~T6rgNw8GV^nbIX%bY0k{KM|s&Ku(@Mb`s*QM6tQeV~Js+0-IPOt7OyGTE- z@~X?hx*9$uS7@L$Nyn@V(o zph9ySNCH06D%czz@rPr{2W_BBzS}qiQg8t;7|48)d-~Okl2H&F_#ASri{lGau;~M* zy|+NEZ>?dIR-@fnB=@J5IpVtNQQudn9M6JQV^E}RvcjJZ z>P=c&SozGui7`?H!P!Y}(9?sXo~WTT_$BQShSE~aQ>lYZ4CiSV9~D_ZrZ+!G$JqF1 z>h||1OieJi5DMndV#j+j0MXvFEsLH*yKieZ0My_}Wtjb$ zX@>N~iL9^STetkkN<()*$6VOPFJBHUEZ;U@Lojobef%|Oe$)Ar4>U4LODY6Yw=jW^~6FT_v$y zaMHmdz-7j8DAT9PMabBatHDWQkA^6GzQAKEw03$yK-D2O^SZj_l2rGCO{G;eiD2*E zy{mYG+RHbx3`m4|QxZGd*>y~7DFR`Zux^_x=!i=n++&Fntb1!|K&{hDSTgM@Pk2N2{^j^9h%H!Y zXCNs-7kScM*0gUm%%Qb!PA?)7s(KJ+_Hn5L58lfky*B6P(Y`MPX?%63Bc)&+yht$SR+kv5xoXwn|tlzY}ww(^&R6ens_3a;;EN%#vyIn43 z*J)D@Sw1W>t2=P~C5=HMUls6az3`-UAIx&1s&|381|M7ro6?Z7AgQw>qrp$V-BWta zA1+j5V=19oIQ<`oxJT4%<~t-#KIk zHCLZ{!YH@zRPFUCz0{O%9St&m*bc#}WTtux_zR8xGS19y-}cWJE)6bTk|=&Rzl?65 zn6+7wkIXKJ-6sgr4jnqwblnouVHM}~6ez5Za?r6Sow*Hfc|}k&aP*pmVL)3vy9Df2 zUtjIg_3Ks2Ynh|MLou1{>B~rVtmvgUoh9?@6!R){29*A(QV59XmKnOj?{>DM%a2 zfq1w5bkkjNJPcsKZ?Kd6q4SJ9l79wDtnXNxXUdRfLxO#Dn-3S{K@@Ww#-n!5x?ITZ z&0?@^oYvqgJed{3?Ss-MKW2(y)brxp?9GtX4jee3JP$TldHB7=+siW_3KWv73YiXV z_{HH?voUSltXCwiev3S*5`~GXSL!clJw_jlfA~36+fn-^#Ef=(VQ!yD(Vn9$wD0Z7 z+XLr>X&*+kYYRN~B&IFK|6cQ`tqZPK<0ZDwPBOzXAMfLmND`~Sw{sUAM{Thcx*4Mu z<#~kW5`q$RZAGp7LO9;Ge$9S2Hyn-~WNS_1FKD6R`DbtEa-_`}<%Xr4@ASO( zEqv&`s$Cy?0(zzGtBB;YnW^*9G4V&dS#o}Tymf`AP4582NSL;JH}nx=aRf_DwWPc( zJtkC5XFE{e@}L2vJe5vP=4gTXGl#u1;>2{P(xl)vJ7FjpnJ8@r5bI+Rcby zI7^gqh6>i-3`FiWX5k|j(>Q%<#+UKK9ygl~aSFCX>d@x?_d0Ag+9PMuBXFbVK z?X~1aW~SgF9-<}XQNxaYkUh?#i8KxZnCc6ixb;R!5&idcYQ>~gezaY7;%;glV$vf| zh3%3{pRpRVH-_?rtb8d?Eft4nQCnC(`{a}Xsg}YRi$z_afCDYrHPdOOZWkXIosBJ< z(mZ}n14mYD#ddhirDJs09;+C$;<52v2pCF`;uMrE^oNTVP&K7y<|OrVz4Cgef65XD zQiT`Xv<99o7RGH9r@^Bw=54UBuz=bHF$Gaj0hT>+PP}V-FGKQi7<}sgS^8w^rY9e^ zMaJ&4BiUYVqveYkt8o?+8aWuOG#;p*2w}LGCOT@=s4>D9E!PjuS#-Gf9vYZQp04kB zJD#qI!TQi1&~q^!I{3wtJW2-C4eND81@Bgdwd8j~-e3ZNiUK&BJqiHFZ-5isMxF(_ zBC%1r5NaJ16#dG`+*02>V)$^}eRus0VZnbD<`NjXKD7k*)sF|Z5knzrj~u7RUBtvA zhT7hlFa&+YRaJKCcOuKS@a)lj{Yadj#+DTR23<^2d(c!5Om90S&u_gnZrLdy|BUV1 zOOEMWOlzcwu(v=FZL@#>jKhDZZ|tXki=q!R`Y<(wlamQy-G_4Jly5!5vHS{5~eA+}+Eg6)- zv5RA+8W|aBYHD)C7%^?*@$y{wm*Lkk6R&Q%ko;|b=kjO8QoT-XrJgIU>nAm4%*KvE zR;;?1%6*Q5M6{b}r45MJe)3ePe#DgBk;!k`^njn=F)AdpdpMhJUHRC;*;*q{eT=mX zO8N(Q8_T{#e<(jwGq(d4SJyq|rcC?NjO#3R}Y$w3xSKNY8^ZpX>tL{IL0|NzkjZ-BFJ4RCj@tZ&QPW7ZS$9WfSg-S|p`qDr>IsAz5cWr(- z!9%Y|yHEl1a>|ahg~VssI{Vzn`{AaxT{TmmaQnk|SWyJq|={SlTMhVy&OBY2Y<$KmYvkzzZdd>((o% zP`=gMN7i?$y!>uxL?ub9d4^o}B~Spe2VV8}ui3bs;{x9;xdlu8N4{oxWZ0f5*z1p} z<;Okm62O{-*LH0}<4D&I3JZmZ4}X{!$=UaQ($ZgTA>IZ|qV4=|_YUgjtlt0Sff~({bAV?`t`5(7&rdZO5%=n<^&hnV* zz5du1&SWMwzo8*?_1Yb2ll>d3KIb`j_a7=LDTD_)SiDM0t5aMUZ&BFrtk)7-&U%f{ zU$)GEdpm||`cc-dJ8#dzqZf$3SgX3IoF}xlN?6{01r?fuPjDBnEBb1Ju)~N03*1a- zR_<;8r+wl~?aXH|7AZ6AEgGF3>+5hHKT$x`CGg-Re{9!VNl8m~pYQxZ*7GE42UQ?E> z*o--@;K&QyB3rhdd6E)L+?u)PAZh**CMnwI91$)Qj>f*V#`kzgNQgtym_3v*svgYH zpRBvv=rF@5t^>s8r|h(8hrV!G5&AN@^B{x%LVc&gjX#xbdj}mG+h1b-{huo?(4(gQ zx!3pPwwLF}mDp|h2s;5ZGr_K5XU#r*6c5run@nFY5BLCWL`3_(5hip5?2+5$L2~01 z6q@P5BuC4Sa_yjHouK9lOc~ZVgEI9!EF{o`w)Sc+o$7=-Fud@$vKYPzXTOIVj3869 zAIVrOM8Ks{ac(Smh(QGt;C0*TiZICwAb0HNVfccQLx$*l3}|^vpGZso8(@gZ=G07$ zJ|!bSO`odtPFUpk5qoMekBV^%7JMp`dj(g#@9_5pw zSUCMA4_0vYn>*mnP@icVE9>q_R&XW09(3#1{y1a4d($TSrd!}Vf4EKkkvTy9YOvd$ zvAEZ5G35y&B0UB7h$EkhPD?q}c4)y!E7UjhE`AW7(ER*vy+ANb9qvEiOt_G+R%m$K z#?7O5jZ-7{|9&m9TO*qLYt*c;tG$~pT*Hd1e3S;VbDI0UzSfks^MRX$Vz#NbHupak znBTLk|4T;aNgKKLlTEKBv2ZJe;e2O%*&=pAZQ-*Zo8@x@yk+uZYLzwz+?|iTGH8@5 z_)p750&ob+6F9bfeiXtMBO4}S8Nz4T>t9g`??qBdswT3IM;fZFT#73B$*}SM7jR&j zceRT0T{h_RYAjJ;-U|j+f@vX_d+-_uB2-@{4_ag#u<5&@p<#*alQH-=wRjl*oup1G4GKA|LwyhaVhGoboT! z)P~IX&8o68%6E*niYlRid>$RJ zE1ZSTY4-5_t2H&JX&tx?^{>tGH`_HjWgj)LL8o`|I;Zev`c$S3R_E{S zt^cA2vxdrs34L*cj94&8rC$$$jc(=Mz{V*YB&e1SS3fyaW#r$3{%<{+|Bsa{{qELlP_PWUZ%#TXTjpp_KO6mB@k98!=^n@P z5vqzQzg)AC%t}TB54SoH%Mw#?=(8ZI$F7d?TGF6X!rv+k5z38KpTC$Yw!j)lcUDX4 z9V9F=;YR!+E8XWm1{m^(YiH#LJ`>DM1jq3P9oWUw9Y)$<%7|*RrTr#7RBQW9jbL5x zU->J9YiD7dNxNWKIk%WsczNdbQ_VsQSs~A;W5K!1lx`WeAshdxS)uL;DF=f}6Ey=D zXmd4goS;APL&^LjfWj4>n(CSw8s=Pase3uagi0-S$|nk4hdjq2HNDg@7f85j=sQok zISGljUhqLEDF_i8nNw8#i69fa7&2m#S$r+;*^&CT@N?O#%MDP-eCwV9n{!A1!oL8| zMzK)`N>Eri#Q2&45GYFF2c_d5)(S@I#Pu2FEGX&)0iW74#y|H`@#p|2YA)pFwguFU$}^=TSWou@|4P|u9QLrx7kT@iue!h6 zh-!&D@Cw|!eaM~xqo+@;36Jhx@44Q=?>MJZ^ZF+yls!m7lKRDArwSicNdGA@yqi^F zEy;9+1w>7;-B8dWaCgMQ=j}aU)c1SQqD*FTa(4+_C2}0V5$YAod`&(w z9B8duPH9xHl0hvcZyCye<{*Wc*JqEQiG?P|2Prpdn=N$EN`TV*BvU!TVF2IE>(Kg| z{tsPe+Sb0@4;1%o)}d+fKF`1HcO5l1z3tKL{s*Y+$gi$~M2i|=k*^vsR} zpVo*4sl=bBiI2E8sCn9#?c#!V$hFrnC9g*-^BI#R*!&v#-?a7jzuq#1_gc6wZ(n@X zJpY9?1@U=h=Y@A^wMmccjpmHw`M2_zN zPt87X;$UhcCnev^1wrZFD_ZWXo^yG%_k6vNPx5NzB4#FJlzh6s^?0gU%|8=@_h@Np zHOsV)#R8*nZO!3FM!$T#y-VsoWWPADHc&>8A41b?=y=b^?nI^F^#J8npo_|n!H2Ib zICwkNGc5OcyoRr=O$t=3M!O(`JL`2m-3}_m5$AA+m+utAq6ACWjfE$VmdGaO^HXiK zLbB6U7qxsJR^vvuY}_(h7j~A`l{sm`;IFpjMdBPRQwrDK->38UNiOl%lJVC{xXsKY zmrW`(m~sDUfk_B83huUN-P}ktxRSChtZ^khTR(uRKjj6u*D;0s&%vR}?3uI!=c(X+ zw%8+ZI5QiE*5;bczXWGCm5>nfsDSOhG>WPW>%6j07Nb^uA#!`{7S!7FcfB3!f1v18 z|B*!xaxL`F1ePa6TJ2kV_?8G0-=U}FHXw3H^RF(jix-jAM72nz7O@5y?$8E`}ux6A0g8TZb<2~>>0DJExgVPTPnRm1nueTSo zi`lh$Z!Rzq@Oi)UQxX_>b>u_@Sr47&N}?aX!nGbLM8}CGv7H-*L#vLx;jIWU^j$2{LMLr`Kc%oK)8a&@)b zhXRmpflX7xnl}5k)tdM#WJZNN%)1GFf!dBqg`L&pIa|a_F=3U<+zW}KaI^sS)H{yK zyR9!@<3|3QY^EKZijN=$87$7>FbZ{ircD5{X6n8Anx*^tC;v7+iO&Hbgi31Zn6U;0 z$eEsGmOR*H4RR~F0bPxu(a9|Yt2Fnt^M4SM@FN7ZQgOo?F9i?jaGr*Vf?X{Z6vDi> zs|J71uit^al-GOJg3sJd6$zI72V$c#xfunzTH|?*TFrS08)AHSG72mlEg#u#!nN9_c zo=+<|`UCV$YXI`Fa zXgmJpbaTt5dp{)Z9=LRQ~l-i zLdQC#ZML4O_{9aCwdNKwc*z>Sq@k-mIcUF{*l(fu>#ckCaOve? zExQP$7(X>IBLPJUFm2`s)zIbYJB#Y$V)Xmpi{9S3!i{UO+ssUntnJ7|&Zqx=FQ1`> zNx2{@I5T8I_wL={6`7JXTpFsdwz#zPR(((Dly#Z!-mNuRams0NFA*8D^*lM%s;5VL zu%q>jZL7=6#Rm`8=1Tmpd|lm_>KCtfYxfuJTbZ+Eq_cA;zs|08&-V*~EnFW_fgNM( zap}AQjp9%VzciZFJio!d*RDCzAVmgT*?MkOo7>A$aMR!)0nlK??Z-yNR=$JI^mfKl z&zmHjiDj#uh+ibl${WH2z6F&w?iRBHH@^$`-OuhQ{s1J1wu-e&TNyv8`NA^ zr=z&h$n&P0{_Qhazv#cW8PBL>i6;HvRuKgKoOeY#V+A8^4+%wqwU#pV?1g22Qq5d) zdI!Du)7eWz+v>iTq=?H(Ks!!Vqz6)Rw*mv#+Ih=C^1j}Hy#m9ewDDq`KMEo;!*f7wt9!+^r zlFpp5-XfGu#jCW|tV1j}^<3~%1 zV5g##B&dU24p=b$%UeG;CCCSdKZ%he&B}-A1z|=3-t6Y;s&{QAa8U-6(!-F-PG&VF z9dGq`*EdK}LX5jJBY_L{)iYaO|>O(6y*5Qsjm1)G!!YmHn@` z+QL&Ysl9D$l=UP0jPpdFr_DEhKZ0pw;5bZ-;oChpDVPgrUYfC_?iei$xA~gRHKHNs zhWA0sVVZfdooR1|VyH%47FSmXWA2lAZM)re3=_FARJaKq!zDsDU~nz>QZZMpU~}&} z|6acKz<~p|VNLky%!acOEIvKk@U-?ne@w)x9_*qG8L# z+q1-#t-hbJ*mU3Wbmw<7P7(IVx&y&Qu5#YJ*S-|}wfQQw!Zw`}wE^$nzb|rkd!f2f z@%hJF_J?Nw%nkPyALBBzoT?lqldOE@fr7ptx`$7^-86iD!~BMlKzF1;o+5$#n6^XaD`Tjd9lFf!F=cK7RT4*6*4vA~Lh63##9Rc-&pIP1q1HPsfjTJ$G&u=a-4|zoRd7=cqX6ykmIf zQKiJhL@_zNx0}{n^YXH$y}dTout)dqJMzLe$8-=OmG*ud-WHBb06nGQpXeU4q>|8k zrP)w!N#kmeZsyw*z9I8rC(A z(+T4hc*{*(^{`>~7R%eWI>xL5`;B9CSET`+SD+0{K0#9qMO6R&ZJbD2-)%_Qw;85V zhnsb-e9oYG8h8HhbCkDy6CHqs6-fK`k4ttSKT}Lftv7>EMHlF`C$^5G1CV8bqN40P z*(V1Z<4}ex(#S8Z`tSYwLlmCyu7-9JUhJo`<>?WSJlT$VOz2yOu*kN41eSn>o6@jj zqIy(hq#=U|OfFq)S5mBB7_-5eOx0!k>TAC(t5dp+uBOCvOY7yUS8W)cP@8^AVcF54 zaE$)p4MhFO?R|k4>eDNTnYCi)xPOA=^0IK8T;t;@p5R{i>XijEecUWxwOFzH7$ank z*?M>6?42wk)y_x9apohb=R%4j)Z; zJ~>?x=D^S5;t5yBC32AFZ)t=kIb1;}H_3fdwq>OblN9s3yAes_8s*bBpPg8%ERz_a z;XCbm=feVw#e7^eJf%M$`nZc@WFHaTz!4@*4qdBQl zY>=p2caBT%U=fN;4a76$PpxO3c@=lSsdtEPQc{w*tGoEjBGBomsv%WBf951TLT_bY zVDKs61^i1u;7{yb!MDHfs3r z;ZcWupwl)umq}1WjyP8&IZDxqi(=-ZUrkMry~8XMxCiVV9L|;P`ol3F^|9#WR-EiO z-}UnK_#NB;X2;CfvUsaUH<2UGBY%naI&v(Awg=Xw%&kD?eo79%EFy36VROUQt}w__ z*}F0rfa_cet}vsO<>o$b@SSEHJ63j##Fv0&y_*6~9Y4NI7$T*RPx$t&_D3sKDJg%L zRpD_VQ^ZM@iO$LxoiaCqvw@Op*gYkf(|(gD#30EvP+zk~tjxbOOr*y^RSu5(QBj^^ zxxIsmZbl%3V$di))06k&qWWhxO4(7fcAT+j=h0#eL2wPkgrSq~4Zt%nbLuG39@-NU zZO+RUu>`AxCD?bz+FtnI%#5dE`vwcU-uZxfs%Cc=v#^`n$Nb@xcdIU-u&=x5$~sEe z^(LYfBFn)&fq#%^0kMcZ6GvdEfcE-GcUtU3zC-$?jPC-N%Ha_bVw&Y4w*u}!%C>6D zWpZcp)`c5P^*`OOB<=HO#ErNZ&Y|KluH9RH%CD%2rL8tS)0sM5uymX4r-V&=4DWK= zVa}G;b=}y8MpH)FU#kO7b6daLVldgab;^M%;`;45-+;sCY?Bs@3C?Zvnp9j~{vpA^ zCS^m_#|JA8UAcJq@<-?x4HD`cKPiEh6(3lqxWfv}894YyQu!q*DR#e>=S{(%XzbXYAFwI*qZd4lnv{ph{(&bhz!&olq+`JC(FaZZKG3XPoI*IAFl|ly)$jHpp%3r&Wi>Bz=5Bu+m)1w!kq0ii+ zH`4*G-}P3hdI{kBp_601r*1HKtrZ_@D%>cv3^0Qxg>$$rdHu`;lwo*g-$k6m)Lab~ z;ZqkbYy)p7q&jC2(+tnDS{+S<}`HibT# zp0ljs4X94kAo8s08yofV-4|Ov-qnSl&J;ZBZalpi96UgL#^O4yd|*~GX@m5_bX6D0U8bi>m*WW&hzz&qAB(->#HkrIQi~?b<$-KdZBx@hYwH|=ZlOAFL?+d0Np){dG%7eV5cws= zIzhCs$drftpsu-iePVC~ol23-qIvTU(Tm8n4d~y0$`x6iB856&H}sL_pIU$aJ`-L5 zx*B6ytakjx45)XOg*GtvaxHS+0zQ8<%7fzpyP;>#o-gmdYWNT=!O_ZZHS7mjRvK&8 z=pQ&O!M*p`uHn|5^-wSvF5FH^OIoedp)p0LW=Y-TCA#)MMw(K=xcGO+C2O_gh)`c2 zpIf#M6N+Aa!StgpsE@4kkMaW_K7ATUcF!I3&Z56GC&W3mR!rXb+1{1-`WvBRCi;js zk8bQI^}oXQ5*Hu*RhK4y97>9NYS;egibK4dJe-0pytF11+Fz-KcW49`hw1|pbEeBX z-br)o%E!Mr13{p)G^%1Fy&(O?CvUKlu>R2|&qCAfZmF%mzvU?2jO#lowlEjBj=nNu z>#_9!7GYP+jQKA>f@H2#$hq{+JM-YU7}q)IsrntQ%d<*YX>z>>i;Kr@OX(Xq?Us=X z34qUQO{hGglFTx^WE+^!gh^yG7L*>&yoCL7uYMrQp1Nqr4`L)`3orjn>FNTmHQy*2 zefx%c)`OUsb&jLiNgOk)4p-lqI(Kdp2#DC}J$v`69B#F)6G}jr_zRyte{RND`b?n- zCs6SEyoM~jXScNj{$ma;Dn(>+D{6O_op67BeCiK)p4%z4L1e~Ubd}mO07pY?(}gMr zI?$HAn`DyqAqkNjJ2>y4xj+p=AG;%k?r8u%W}TH;K#<^P=bE4(jhtyUVgAB}3`jS3 z&V8{58kD?u%TA29rszzqrH~@?H0bvTTS)GZ0IXFfQ^1N&F5GEqO5@-R(ifFn9gR2R z1Ke=RSXdA<|U!WKGLnn^St}~L#6Z6=V3RZ zl!r^JSMt-Tiu4NwUAjv^?y+9|Q0iPZZMe2r!_xCB(5b%rx6NTfXT>x9eadS8e)iDR z&^95j&Sg;{+AIoitN{fkYHK_kej(Dw#bHGw(k#os@S+8+eB5y7cNJMT)rUz*Nky_- ze*qM>f7$HD^}))~uM2=nE#o)lbl$n&XYa(CP7@j1`CV#RHxbvM*c-Z@H@O~48>FIW zAs)NWdkpRF64ompCrV4788*O5h>K=3T`W-%n*7uKM@FG(tCO}?_XGm{0`Q0pM_MIw zHfKm#ddhCczSh*-E8Ax#oak;<^}qtJ%3h6;lSkxGjsQc6WCEh1S)QrQ|=Dv2!ZsnB8{eJ!CxNl6GrDU%k7 z>VCePIlptx{W#}wpZosf?vHckXBvI`eBSTZa=otWdIdPmAw3Yy-6S8Dg(zVnlL}1( zWIwe9K#e>=z)$72I8`>2R?OMvN70B z4vxS)8gkEoo#&U6tc$39Y1p%OL#>i^-8s*Sf>D@|;JB|-6tjHpiCYgIh~*dq`s~$T zu%H^~j{gAS#{rTYH;t z=##IF#-$1+*`Z^tSD0cHMRVhRjS;@hpgvOHoz_Z8ef8wn{rPQXILmITe)WjCS&_ekS`1rg_q?w**Pm^Ri1i*J%t{HznWSwc){>#AO%ba>DQC z4rg`uv6-v;_IW*s8Cx3@F-?pnrSCYi6tG{vlktTl-E)<87t%4>xz^fT_Xfvax5bQwp3}E;0EI4cSw{j9>w0z#t;N*ETXF;MZQNt*jSvnsy9U+=r?K3%7&B*k>Q@ zkw>|lJxWGFVSRR@C}&fyca>>B(Foil-xL=c<)-V#gjFmLg?Iumu@xB_#pWlT3LKn4kUCHg+sMO387X{Ue zus2UO^YB>f$UBqA4a=_W+2SYqe>+*4i>2@CjY_w-0B5R(2c@))IGlG@b3Nl3(T(Tb&bYsLd7g8B1r)z(q=!zBC-Z5`j`swI@pHs03(_n|H(M|D{LZdfyO#B$D|CF1nP@D_ zzTQ8mRVPNP-K1&l%g)qe>am%AcPqxn#e=It@`{Uv=Sk`> zW6dCOuUz?xB#i9#1fF@`55e5&2hEPIHd*Q7@-o$Kfz|%O={FrB*DYPI;lo0Y;@F>e zrQeLXL`|#exv@OEo5a9{eOBYgTS6*xUAt@l{>1{5nbX+gL18t>k(T^|R!1NGkSkZO zG5|QI6+P(=J`qp|P7sNiu<7Mp+C~>58lmNj6RnSpvy=W3bx7$RTTzuC25Wy{|z9f@xg(K6Gi3s?B&jKOK2Vo%&r|CMtwk|V&ZrAs1HJd zM~yp%>25KvJALuT_MeT5`Yi-HP=B_sffkkp>U+yWzTzZ>uw!8HJi}MnURm$yspe?( zmumJ>q}BKy7!Y9SerkdK6J9V=%Bt=^Hf*j=Oy?yVznWzG$fC#JaHMj)0^k>%OXm(LJqn&?=nqob`& zfcxXbvlpeMTaeQ2nwr<@VIt1b7rL%cKr7ovLkrSUQrOB=B=R9)=9kF{rimpm{~8~x zFo|#}V;HEt|I>IA>S9I>*)1Fi%3+i9z8~_5`vh|p-HixYB(q}vT1E<%`4W0KlYIct zBJzW~O0^|YBL8w7)^X70pY_;r_z6J}H_9>A&^o*YDnW@Lv$S2Kz`~ynOi^%>^;* zAUj#m0jc`W>@xJSlB)692h;=n`6`Dj_Ff2th&n{LfzVuCUn&sIq%W^10J5Jg+HzSY z0W1QGzgDv1c;%lDr=+H~P-H^*6KSbBYvh)8}$b5%pPo5tkHW~Kdq#m1BBpmW)A z1&YMF&!3I9IDq|-9_CDula6B2fLFh1UgyDkD`2I~nWP}qY&KjRxzvmJNGBbSi1@r| zH!puECZ06&=oB6eQzr*A!zo6ZFQhTruBRL(tSd2beRKDFvZdMbamj9*+PGl!7&fzS z?HIS}&)?~h_B8Unf%c1?nCg|K*|QE@sGMk(pI_PJ-ltC=nsU^}lP9NhTK6;HgO zs&RhpZT?LoR$8b#f9L3&}IJtjd85wCUO)_u^;I#G*ZV zz@R;Q#A4e9zq>+Vha-wberf5I181}M4Vhw8S2??=_p4pmv|L3kt<(xGB^P36__%s{ zjydox;B))_L9WhU2d$$h7&>G~;2Ec5-DOn&*@;HoJ7Ka}+kG9@o<(JKl6qo$Hs2v| zb5E&l{a;gPaX&Kwo_M|pT+3@}jvqK6Mvo}73UK4$nY8qY(X=B|5bg?-Fxy&O*RbDj zJ0a%&z6%_vFI4b7qLcZJ?vK3n6n}qS!PiV7m;$85zk!R`gc_4#gi*!*_9sN-(8_H` zlu?EJ@WT&G{x>nW&mGb<&MwE?(sDCaPd*)An>Pz%^o-qK!&FkP_ph&4z)C#9=uDvc zvQ`@D?w7}Rfkh@1E)tIh^882{uoL^Y7Tb5f%v2`0^nV2xSj-`md`-6LL+I4iKi&(+ z9BEHzXsD+hjpMEoMZ^rM@mh>B@k)>TB}o5eLRV@nHeKt=sn@eW)|dAnt-Fnj>+71xCo*3DU3-b zwdqE@W8$dAGPhu*6{94L3R_wlV$;*VpcZmh10KB&RKX$Zxs~TC)jnJtpQ8t8hd-8F zTu}FG*REZyt*yN}zAzL8Nkh-Y^-rdWcOd)^q|WjhM`>w!gOuK0_vk}qr5APql$`^cZ+w3H;X~$z z*T2=|!20G>FKbZz;d8X|%boO9g}SMTnVjj083j)|Wi5`#u#O|L2rOKP)! z#I3b)a+*fYgPjXH#5h0m{M?xPbc`43qYwfx&rZ$g(n&7yZrM(89-EF3(y9+Mzjdn#fwFMzcJ$ity z2P}dFK^s1$eI3=-x^-4p-u%$r^oMI*FTPYKe{A`kcM`Q%Y$g(4+wQFrpS9y_I{NpPO7YMCU%yp7XmiKUUueeNLs(gRga}O6vr%&&^Od8$$Ft(B zbT!|yDFZA3So5M9BO@rf$_K)`{`Aw8EnkgHKR!(izj)DOd+E!cpzwjOIhs*+`)=71 z=%ihRp9YdPXsPVAAB9y2?Mz`|p+s_q`hdxkN-bTF(wTGTg!Y1jO_4&1VM4^Xr>v}u z|GVqZS^m>Xq7VU^e}@o}LI6N>qo*fx;Z2;+9?^5x@nYa<=jG-;9pmHeJz;(6vkZCC z;6xUOB}|(-^^#LjZpP*^P8l&I)dqbL+{80yzf#Ky82g(Y2Z(9rvHF*k^G}|n!Q{Wa zcL1KN{=BzsMcbmIS1(^4;VH?@9fNJqjP-43rUFjtF|yg!U8einwvjRXFp*f27J}(9 z(os*Ud&`PFcYYG#!k8{;&6=~`GYLS9Wd(PH1Z-(;F5UWbT3T8=yk4Fy)1cXPqh3CE z@ZkP^r}FGQ6jYbe)ARiHGujh>34k?!Bt4cg&xK9qsBETTLh|Q=dBV*f&Q*@s@ZP6) z?@6`(G%R${0p?>#)y~cdt}jdfiFBr*!0(7n_0HkPk6ZE2+}?MlYjPvLQv6nY_u})q zlxCdt6?g$c##PzBa6)H))a)*G!|9hPQ!+DlOLe-k;$!0QQ4VL6rURYJQMSPhn#E?j2{2DN|zW875^UtYA6V ztK0f@#DRrNJUyF853E{sbht%UrT@VR*KC)j>N<)luGw>b?p_CZ)I6U)UFY-cT*e~p zGZYj6V|oqv2bWU(aSi12O{Ys@k1(O0RBoCo{Wxl_hoG98Z=rb$mJc~`0$xODzgt{u zjUPqS-=@-nA*LYzM2Ca(P5$zG#Gg_54y>A8x!mLkj-&6GSO{x@oN53vP2idD4}SLr zaOG*W0yac{ikhb>r{hs|s9*Zyb{{5|9{||=%Zy!z`clgjUND$9Psob<_2Mvf?{E>` zc8`2?u)NzOgfCQY!bFhv;K73{=ub!ikE3RGs+*6{2svEcv!os4@I)kGDC^p;U0ZzJ zuO0C8ZE!tw3UVRk|8)?Fk2zFG^wV+2WWvM31cpR4E~!1c=(rDaE3!F%JCO9cm)EYs z1`Yg@NkHSGM%a6GsjIIa5X7{`e@zC^K0S`lm`4s1K>x=%Z9Zg1iSXQFmuJ5`wZ)4TwP7l1 zET_m+^&?^p>0xfJu1tQL#SCh3WW@MfaHB<>Lhw@FqSwZa(%}okCaC27ad6<+6+>iX zMm&Z3>qhZRFT-SgHL^^ug;l;RZEr3z1_odCy-oOJZYHCKW zaG_h}qZ6va!|%6$U^QPYrQE>gpJ^P}t2X-SOP}gQ=)-&twM)Xc5+elfjd>K}0u9!A z!MYvNOJF0vCawivo12v{!5E&wUZ1O1uO>tuKYn%P%^!7M3_1yQ)F%H?VS~;44;2+7 zhfn2T$PJjt{kg|#E7x*Lg>Sl7gJI;VJ%STMGthqPkdUbk+$T~ z)WGA%Utri!aAD%)$?d@KwsZFCrBPGw7!-k2>$JD&W3qzB=(Vy8N(I5FgR!@9bbp-4 zJJ`F%#mCF1e&OiGJ16N;Wig{2sU|8jGP~-hUv3|#&!C!@?wY(cJf9m$-4>WGlODZP zsXB%+fuIoxacVsW1~imvT!A)bk@+KaQFZ^Rj&Vq zZoe6|b-~MQhSZ=G<;Oh?QcNQ1Sj(jt`eGt&l{))4XWO}le$EVA5j@R({WAzp7Olh& z5NpTUV<&p)0jAmA|4VX^hao-5_wqUw2&zD<(#n$YEw?1}efWVe((!bo8RATOZ7Res|~cmf%P*I6B4p*s6leBwW z(P@_sf5mt3D?ChF2U(X_Yb%NP$v9Y%!lVzB3QBctmvEktn2l`S)7^7tJ`fonG-XAs z(Fo0AGfZ+*s3K^FX1AT-^+FBgH!q;i2ev}731)gfQ;RBk;Cm__{(M^dV#rX^V>o`w zbCPD`6cD6AQw|Ck@% zb7rkn^{gX8D!$O^)j=)7BVR+~V-ZZJCP8??KO5yimz~ z=xZaZZOEFN%CspW>1oR+v+EQ-K}GR*A~vDa)7{4d+bPV=zcGNf76k4VGsytzvrqkAf+Hy+k z*L*EvolPB^1T-3S1&@1386Q}6#m9H=Mhq+*mYd{#COthpr$W`j(lRJ{i-Uvco$HV2(sTnrzBi_Lfgyxf#^@cLP<=1qIGBda1FPmO!|}m0#)x@#3EQ^itkl*5%6# zXeLgbx~x4E);r_`a=bYdUPN^-jHzLKR$CG0qns;hinaRiQe&A^C@ytmAvkj z=JPyX(Aw4LeO@buD(U;sAPczS{*6Y#cNSZOs9Zveu-_y(-8r$fCD!$pnlty5g7%P% zMBi`I=ccAytCke#%+e5O8S38b4AOR>3`;@-4iMfw>35Snp#iK%VRRkz-bay#*eyJQiw z%uqgXqz9%j@ZVOJUS?~7^#bHO>PJt7L_y?gg2gn9>F4VDXLE_PK=+brK{ zbqt{Cn`u^zo)}(-F#`Cn+@|M9S3!zxn{}JM2#1A=;-~A$JV&D;YMED+PK+yN|qHnt9*M6;hmiSow_2A5R$aMT8 z7_Km8;!dMZ@-YT_y)`NQVj8ZcmWJUs4yKP>)rfP~Y z`mv8S1!hQ+pA{>1ze7Grt)?=_L?mF<^@txvUOp`?V4c#Io4mc%muLLNsk8Y5+Z5ta z^;FG!PoGXwQPDT^B5g8jHgSGNM@R=SwKha0OzYZp_k#xubqpv}m7G#-@AWU9$guH%)#|ltkFlGmI+EyA?%5q*jlE&# z4n#(hqoZDIz<4TajOnIkrtEZRRx+4pJio+x%Yx~r(PvnttYzT5j~Z-Rx=_c05t&`l zmEAq|2dTf7oiAwj+lcga9N!Wb<@xS@eQ>{go)^13Mn1K&vZCusJZkvt`SbmQ#*4k5 zbSFKLp6E=aQ{fnk-99OoL0kPtVx<|uU+ zr@(A+m+{IP0uoI1EI9x_s)ErH>LK-KFXn(PT5j|DLrLHD{*SI*P7SuXaXc)HjZWF; z9~cH&&Zs(eG$ANS|7_Nzn2F=Z3raWp7DQ85Jd21kXp%FFLIiZ;>YB+_h}`SCxv}bu z_dMU3bzi<5S+`bzoP_KupHHOIfXllaT{Oa?nSBZn&U1vly^-b*d9Ey|-+TV;@^?SX zrxM!w_4ApwIyogBovV~QfllqM-@l7J3#e+^d()1vY+JS(K{I0b#Ait3ONa+zc^W-# zaM@>Am4|*3q5Mh`0*&R%tpq*9Cja5X(I9Z`Aoq z`p1oKZY9_Kt|ysHIFguHBMj}xtAcSli(1jh*^Ow(`3z`8>AWnj#eqwQekQx5M4auX z)0O6kpyXY3HR)m3;E@ZW-2$d054KT5mqaA7|1tC&cp&UvFg{0FBs6Z2btQ@+8^0nl zk*NlN$_iuX0ja{5LY^kxX!#(~1?!A*wJi$;o9Y?Jo05teFdn1+I>RRdep%eP5K!Px+R; znW%0`@x7GlfT9zk|6#D&`nm>pEXK@-++WZll+p-0ttz;q`sVv6EZ z9<13!`Ob$`mpVfEEg$!m1}^9|oN9WxenEUw(_eoXj$g(wjrnPyhlIk2E;da)^baNB zknQNXH)5RKd`Pwh!Siq5zI`?>>c-+vOM+d3d+5pBI?D?hF+Ze|;AX^pRGSOh#sE_nyRhF3fQ}d_FM~^FJ4dH-?4HXL z-iNInll!G0?V)%$P_;8N!M-O%@KXVK_472a5xF!_;vj1yVzOr+39Xq6bK>4nn|C zUpk7~6lML8q{2sZdIT~E>iev}=3MoEAE!iCc3 zR>m)%+s>rJ!ZJGjCjfMD?>Y05-HdC~STtAD>1=~x>1H!mqbsMxsP582a(;3@(fO{F z+N-B%*-cH~2uLyemSqEmFku;ebu}~$uedRn7c29S$&s8sRaH5zS@V?ntJQ8r6*oYI zZ_wdolM#ft(w`^1|MZDY(<9V3Gb7`DN!EpDd&aLCp>H%u;hu7rXlgUP()qxtT9OP; zK2_Gf*Ex-}(-hMFyLVS-&B%M34Y7@Ik0#g&`ntdF5&k!-4R3F6<=R_@=UGCo96x*R zT=r5~U-``FAoYbC<1b0Y6gU-1i@cVWX4KPvz~xRom9x?W4e4@?u+Y$n5NYTZ1Nwj- zIuJLY7dh4<`WU`G_2Z{cf^8nE=nAWKKz1iaqWc88F82!DpOP2-_pl`BJ+=j zWhjNm*4D6SCr>0^VWCZr#+{?%qhEJ;f1YS=CnH%Y9B|5gYKZaj1xIG4Spvatb zUt6KCxkCEZxHno;rtBRwUM~S!q1%mZKkz1>PSmUi9K^=3^qTMG$nfg!J5K0qMo^v( zNx^lgM{lffTwFepTB?i7f6>%r^0tR8cs25ex7O6d*+tf_k7F_hUZcXx>fK0l7?Pnc z#?}%w;DqXeSiHDS*+0m%9Tv|sHKD*an6-`qm3iq)%o3X)@q+OVvR$?6;N(F=2gSzeo{$iY_&e8pGsVO^`U~|ZISLom0jf4yuR52)5wM#U`+h$-0Fyvo# zZP%}FgKpo5T|Tf}X1EeQSQ-;1G{7~NRs2mqL==LD4>w`k@wQcauhGfhI)lXuQLW%{ z!OEUd99lJ5?xAl3XEXIVcl+)d>p=P7xQIrTF*TEIvbcdw;%T{*sq0Sg{P+xZog`}A z3YkuJb>rn*hYT6Q>_gg*lr*E8@IT>+kt^^{P(NS^U}#m;ujUkU#GpAaC@mI7``gU+ z_|~+p6@n7nDs=vQX5r2E6GKEu)~yTmiepQWqG)NEFwKto!F<`Wr|2h^hgg4ruCoY>P z!p(}g9Zi>1M-M1aUx*kz-nMbI%=}z2g5;(0Y6rv$AL6S0V~=cN_L}gSA&H!8ZpQxo zdDo}OEp=YHO|WICz{H|pRL!=fUQY@O1(SX=$^+X*d_3-}GS#z&uRT3cI%*>g<}6)K{Hi(eiK1+cHutM~6?{KnXl zo_V|Il4GstoeFyEiH!Js>rK)a=)I%==nfUI{rip1t)zvg6it&SPi{2G&ik!r>n}>v z6FCtntHl^^rPR(H3lsz7j|RfA6?OtOHC7b3Tp2`y8;Q8^Ahoc?;&Sd?G-t$_l_q)q zAwDssE-3*ro*Is&KYa07cvNE*p-k^>BJ4Q<$d@PeKx?0x1J_d0%bprOgIqQ-@9wQz zt2t0MQdpG6d6#b5E_Q8wEM_e7pJcf1J3#Th-yd+k-otf;E%84)!{VUx&V1&`(yy9& zgeZ*|IZ}8{RVC-$z1!FCwVbSL-1HNGE{Bx=ewmIt?tgzY>`E8rc#TgjiDJvs*IUh= zJ$w6?FQ+L~GMI8XL91FWs!p=YaB+82~_f<=}Ml(yBQ>tTZutUW^lqZn6eGPJz442rPl??=*RI^(Fz4Qu? zGKHhdC|n+^RaXppAF$}+WK9sqCFw57-dXz+oT#^oXHE@FQ?EDib~WFs+$Bg=@wB!j3RwB^BR!~Gbm=p28h%CG z5S2AG-wEwawB|U28iNX;zAj9#5Cqv!0}Etnp)by%`baIT197$S(sSOj*2(EPZ9lhU ztt@?h?aS-d^MVoprkZJK?`m5hDYkWi-Rz#Zk^*4n?%7Yrt2RP? zp_tJkF$w$OzW>{I@7~qaB%VDvhOjhLYr{%7y|%L`gV4b?fN0iVnT3i}a?1PA;lZhU zEttGl@94dl+g&5xAe?OSN5>KjqW{MtGCA31AT$#4~w4_x{w$@{fZmbGRz5?reZ#Q8}> z{tG#)^x^-Job~!cX|I)c|8Ob()CiCH#9VPo z#VFd8z%&E*0Ly6A$b6GbH#-Xr$M+KohwSp59hxtO4AV}{Epm##Lrk)(3|SDui0A6} zo(VTtib@_>VJclYNmaL%2Pl^xZ4)uLU%&iV<57yWhesg;=11H;_3VErHXV3Y{{JX8 zeR|>_v8iwK$&603BFPu4XRA@Af9xQ!$j#7{yNWy7uO6&pP6KY2>~5<+(T+XVNjdL-`yx$DqVogNZorS0sM*OIBBZQ-I$AMzU7maKR@Z*#EEzrOzuQ={+~)mR@5*uy zDprs?izPkvWbCKKO$lCMr)IUeV&KoN;rS8j&0OTvtwQ_xsn4s*N>&G-vD(CN4WJao z>xDe8oRj04LKCCYFI}o-lW-T3{a@P6yvNSd-Q)i2#r;p0d|;$tlfooXZ~y%LOoibr%W1lJQ9ao#DLrCb_x`K+ zlak}76?-L9LH0{G((kD^_Ft;Z-4UH)3pQ-n;6MmTkRziE9<2IY@y|PV=6+Y7dGK#l zrt9S|kcI5+N5wa{w6J=_;L2ypP*Ue(zjXSld#d!jdRP3Iko8&z05|`~jt*oSW6Quf zZ+_bjFxN{#+nWv?*I;bCpJSmYD#80|GM}`mMga)pKh4v;YaF4e+QmLZiC^8i>KoG= zI1sl--x&KNu}L-voTJN&*;lR+n!ak!n@gg6PVZn&KMxW>@0#=QVGU#G@$Y+ss)8UN zk^yzEtgRiRrW!fujMj)rivxeidbaupP}{?!W%~5$Wk8oBdqqC$(!aJ)aDadY<6UV8#gZgivx*P6Oa;3bfb0!-rxNX0C-RT1wi# zs?B-sD^xkmDT1W1?FV{!;D=EiTJ1+GB7_3rKZy7o&7|LG%$+;8aVX3@2)(ls)Yd1g zg>;Q#-J*`xicfD^Y{l|+_2;A40(z>&mu7h^s2gF_z(`|{1m4X%FY{%HKvd&-&S*at z+to9?0k6?By>Rj3aj;8oS1cN`*SQM-2A{vs7w^n7-Ogkjx&|zol$6xv#T~_@3f%V=8cf>Z(EtzbWNpnobS4KdX*2c{$uUdx%rvYCgJ=?Q&MyB#*l%*@<# zWS75x+(+eU(>5~@f>~BRD^|ClbR9RSMX zO=vAJGrYC3@SNTM&?X>;qToBWQ!eCoXJT0{p3^O`CA__ikNNlH?l$(vb65!&x{cQ zHB|+d!ozFZf`@TtTUe1FD5!#zlo!xIOM|G{F&je$DZ1|l!cZ3la zL#~$1-{}bOP>5aQJdP2=5A%aFmPQVqo{QVYG0?4!5A(^D)gX>$sG{%CxjscQX0dr7`1d~x z5(!3GSpsZ@#gc6x50kQbb|+$_wyWi0s02H*GRtSy^E>&3F}PV;G=20xlP9ZQOp?ps zu1fsd+S`U*d1e8G+%Kb}}!j5)yal+deJ z1!w;o8MRbx82&4uo4k&yPf4>oN3-X+C@G4|QiebTGJ9<(sQFi16Ff$TJ^jO^!l)<4 z1CZPb3za5LyhxuMmmE!_ccfDO!wv}NMte}uaZ)W@? z5|xVcAxfE-FIRu{j#{Y_Ir?xs_fYSpMc(oP@<-eieP%@$8kfgFPsX99eeVZ#oTzlG5zF0~cOoxX!9Gbkh%kQp#drN|h7r)EkTR?yudr=XDJbflA)*B7Yc0k6Z9 zH8jq1Sh6CCIOGKmn^TpU zNz#q;n<+HejKxkU;4hPwHVqzV%c35?M_MW3kLl2`uJNPWW!Cgf^b+fc6JGNSdJW#$ zZ@ixS`;vPN1pmi{@Lr7T98$GmXd%B^Vp@=9!4Oe-iq@8H)I;}f-FgG+`E|;C$=}K^ zAJcaWLO3Mn`C9?V-eigWNe}>pX8mjg7x(FtN6(*6!-$%}hJTaRng>Uj(+)0)dk;IU z1=RJnU9@0r03vqZGH)Crj_psc0491HkML{cq>#~1A3k_sYyY%*_=4|5nwK#0qVKFeKy9ts=A4I{kf)r< z7zo|ayu^x?tV#O}3y4rRZp`4cT3F>dI}nN7Iw+%W2>)xSGr(s0R?e%k|Ce0r-6sD% zO8Q)*X*i^Cu6tJf327Hd1R0{ctLwo-z4P}42lwpW{jvLQay4{N0mZ1Uw!kxtDa&9l z4c`pQZpTJnQM0Sb-x@au(szS*&+`9G zR)^12iX39;UV7755q)N}N;BVx)9?(GOfAH1m2ZrbJRoB>@)FcZ+JGmreFc zlaSM3r|+*rNPa;CL4{3?ggWM2^*BaS@T*2CD+>WzVDh%+;g$CSM(V{ZjeiQ?8Tjon zoZ!}%mnl-{ho%i5ZbRJx6|3s<-Mk?S^+O<9vG(%_MXe@{4(E1zkWY2DfSd~JNQA@E?xL$e6Nwv5kt!^dnE%j0WSkVeXg%}!jEX{ z8oRb2Gy;t^&&@8U5<*d0mJeQh5+X<)7xRJ|&x#t)-gPfwC}uVQJzuxoJw3MqGkg9c zi5Z<#$Df7<+PE|POj)pg)WtzJ6wdLxQ7<{#_rkvZg_g2S#^P|eextYMA#D3G4u(;Mz z%BG$o@+K#{{Lqu^D?P4*mntno*I z|Lwc!E>q|8cqn(v-@Iv@TtNO{u|4iC&5w}t^l;t+r&Ob(>Xy=20%X=Vh#Sp4YeQL@ zT^xmo;>?*uB#op9(E0G@m=h;nGHCDabCmzk@F>*Va`q_mCB6UuLG*+krh8Ape3p`W zBJnD|LQ3u8$h>IaHfK;n$FH21CR%RhcZ@vzEB3=+l)Oaui_7?N##HTd0_2JUsJ z{f|;3@ZFO(Dmvo(=7lJ|fcE+N&s`MA3s}rlZv%kB8HE~|Kz6UFc%b!z)T_pS*3P#J zz9tAOi`MAEKXKimX86Kz(~FLU6ja#$grm&O;J1X=l?<*^e+|9g8x#*GxA?59!ClUW+BA^{>)P;Bl*G% zA%4ZxEYJX7EfBzdj2x`6P-v>FQ%R~jw1I&4{IZuz?GX-WqT$KkH22L7IgN0g)|i_- zcFdSDzy5j?5hflQ;Mp%;Tm`<_mH&nk3xe=qOd4=o4GY7*)q>oLKn>_rC`2`U9)v<0 z^=oevwhgC+uF@bOF%j*{LS%};o6NS;2uG~>2u zNF&a(6n7=!G<-*uBAFN&qCREHCioPD(#%kD%s?}Zu*k@32!*+8k<+}!VCGd9hG=-T z@Q3v8>57x)|3RSh+x&UV9ksF9w}5wDLD_Qq#Rgy~$fy0PdHg|p_g*}IUZXtH8p#X8 z5?iqdH?Er={9DAh7t|P`-fjH^bAnc4*0+3y*U9E7e+JAXguTC`z->AjK}ulcB18xv zWbSTmE#Od;(1Du`cd2!VcK#|k%6f87)n&mXO(Woc9Nr?PddxRdRn>n?9YlJrdHq@w z^Yog+Vt>4Ue2^6R`uc(`MX7;!ssQ(+Z4DZG4JCCm)bQ?au0Hvn>v4oNSPfQyR&MR# zUSPh;<3toVdI7#2xYoCp7D158xU-{N79%7EG35%o4n;(0194M^;OJ~_HvlF&FM*DW zLBz`d1wpB+u7=M)v(bPP{S{LKy181uU9TZ#F5oOy$F>q68e+sC*Yq1VZs4|osYJse z_ZL?-86S3@AA+9ozY*lj(CrAc9{{>&v=|m_aP9Mxnzm8CJavG;QYTx zljMN$6P~|7BMrWeyG`(WP29s_>@mxnd@4~P(0DBTsCC(iOuT09uX4k_BBhxz)u72r zU~N>)ivFD21B=BonbDEe)4;Y;_iC-0%6+CqWBs6cX{UoiUkY^muCg}(M@sqOut1QY z4mD21T)dRuh}M?zmEOylr{#hpr+VZBSbo^AiyW!}Dfg^Tu?%Z?8jd9+m6RfMHa`vU zC!}>2)QN3=o$QA~+qQLaN&dVc6#f@??kW`3^K*kjDyYdsbxtY|+WgC7?gYd5*k(gO zDS961{{2J3!dQ8~ff|CwO-&(#MH+>S`-!|2#a38vQnbrV*0^}#0tc=N`y;m53tj|n zfYh@bYvr;^E+M~?YvhaA%F4=719$G&(X-bE$|iwBEJumNFv9lPt3x}M;1?j#3_>9l zMiXh3UnZh-lyXP^TM`Z^JYZ-f*$pNewFg8=hT!xA>u{u^1I=3Wvlt<>Z0X69<9g8`+h>HRX)P9qEULAM#~%uI14d8xt6-o&y?pfK z_({R-8Q9CpU@X>#L!L8blE0ARtUFmQ)WFa#i()|;V;ipdDKtjv%P!2*l=nq{Lxc<5 zI#1b#%i)5BGu`X*(oSDbaM6M!u-D_5C$`8hI-zT&{ZxCz2s>Vp&$7;4yYk@f2ZCtO zPO|K};K`%^pv_Uf(MRTgB+aQ1pC<}j1+{sWxK3oNJs!pR%FRbMQMGcxVci&?x|UDX zASRdz&wv+bkSmLy((BOv+gP;^FxdjEIGyQ%UZjp_ZFqmF<#6Gddf*voByfr?PooA! zQ$Dk1=xLJHv}sTTE-=hXRU>=Fv|TC>&gY0i-7zt+EbeJaip0p;*tbZ$+#qqJpNKW| z@L~2e;udpiSkJ&2)Q?0XvRECuqiax7Gj`XvqvPCdJ_HSahF{EZ=9R9SF1NYwh9M!b zA$t~V9QDDxYO8RjdRT7)|CECGUZALl0Pb?81-RPNs|qUC!T6VJCP1~gGbT_ z9ey38NFY?6-*Ra&$*tW7fdYpVVD7TA<<|HWcwtjd|JX@bcMN1iAuo>=S3K8sO2^mL zy4&*HIwE8uH@0nVBsvK=lV5n$)HQrj{!`)8-}3jO4j2j}7Eg(m%d8d%sP77)Lq}UX zSk98JNc|W04uSF0B(VLCagN&A&7Iju{Dzm1rO=3<3D%qD=Fh+~yRVgM5$mk(-TT0& z$^2uC7)wFiYU`akY_)y}3&S;zLlyVd&!_>^d;J$SFe+Zx3LVzRf z=X%iO$nmBR^fe?}<1nA3I)*=cxBk-C;*||->`5&;w{o(a!JxCvk|j_XftI+&%uf@bUKhT#v2J?FE-eSbCteFl-W* zS7a(GvT63YL;O1AnJiL}cdXq+o(8?S7YJ;Fn5e+7_x@A7Ljlm1$e@bBD+eO+Kw~^> z#_!DSI<_w_h{ft(QF9>-3UW>T3-j^F`eA^oU`k?umifG4#=GDpm~O6r^s%;<<%8=iV!l9{jqj!>85B(~Yw~r) z;a;fGmu`77NMNEUHJ6m`ya;;@H@N(c?hbqh4N0`O0`mAjDU*bsKGq)Sa|m1Cp;sJG zV(;RjNo_QHLImQM*NFy89ck1?HEy(hmk1QmI58HKHi6&%RabXVhWVclZPcu}V!;J3 z{BB^CSCYC7;UAo-1-Mc?vd!x4*SQkde69KO_imhBvzJwz%kuArt<&!X?uP+nRW~0D zG4x^Kc}(#)RE9_{_sn1@J0p)e6 zdeuvf3$(yCVh5%1_z$1B{7h0qWk##3!+<j&XY5HBtvtGtN`;8;4o!T z;TJhMxn~URnrymAy|V6@8b1j=aNw6kF{n}zBV~kDh-Q?SvGwpiwzUH9vz%nXrWLXI z4p_wKB5%?jb#V_9xTrNgMF64_gHhBAtKVM`O12zTLRR3Yqq0XR7Dij7z6J7OjH7+nPzzpjS z?;(3P`nMr+a^}d>bcBE66r4pBx5kqa{#~i_@cQc$e=-vL8AwY^xwK>HI}VMt*3GM6 zJTP>EgCV>7%A>jTd;t8W-hw&-rpDQqmvQ=VN;qhrg(rUw1X-l?aQ3*IJgh-1M9g2xCPO2RJ>(^*R0YKE`x}gdR;=TSj<;Qp>bO<%fP=`NdPt&2w zF=wzAIA&f7w#1a<1R|1WZ+S!97}@n{xE!^)7gqI!9pTPr_jIhHgkVyW*|9Ld9m0j)X|bw`xNBl#4$hO zPZdZ(8F~In`ZnXhj#f-3+y2$k_nd@TJ_F&M>nW|XaCJhnS7%DJ&+=>E8tE0VXU`Jt z5X+F$qO3xqLkE>Ql75vZcIo_iLubamyCYUdNn_>0k6ex09ECz=C=cVq_&0=9rM!r4A1f%cTj~~@_O?ZuX4FnVSX^}Z(f9MRRMa5hWSXjk# zGM*tq8mLRB3O*2cuFFI^eGQEbq)}Bb*@uOAAp?5gp;c4Ponhlaf?xQb%aMBlgU7w} zGBPXesUIR{S3`zG95~RI#70n)mOkyYvqX4-2}6)an+7o>qF!qH^s=3_b4aIwTf#(C zKg5J$0%jZfvWQWux#~)CoxC@ z+9fw_6U7y9a<-s5EyDLb`8pJmGiUysn@J4!i1cj*i^+;iE)QP9z7o0IG0QF}=Us!{ zf}AS*k|0A|(ZbUB0zvg z2wV1X8e_S@X>SR5CPj@PMhC1uzJ7hu+YS`Q&Wx^dS30C8Fd$XSyMN(brLzyk4BXX?qpu@Oj8#?sD|&OA0a+!yaw3G3d{PC{KAT6!k$V5T z+(xe8JZ~CnniCV94rkoHB1JoD0QD>H>w@wzy|QxsWGgpU6|XTVU0DEi{9Q$6>hm}k zWv>4alv?1d*}DnDbyQ(cu(fN-|IROxhy}H?{Zn=tn2&5a#T5chDyAayLPjRo$)0V6XUaEbd(s=Ln4WG)T|o%*=<(nM4!{r4aBF0ts{6 zZf529RZELkoWj?kceic_tt$S})(k~k6BE%b{C! z<*(qlMl?SFCf7)A@EjK|UTo(69OQyz^pB_p8djHHD!RH`$+ESSKq#Vk>h`t{Rz zyv{X#`SM9H9S>rlOcAy8orLaBse@@9qNESmza3l=Nl`m^lFpGm_tzq;f;e^Zg;05* zf=E537meqJ-vu=&i3LAbUhTNezI~>DDuhAYcU) zPAE8h{J0Ji3c}f*KJ4Xoqi3QfQFS?!(X$a8b)nEl*whiGORQBD>{D}$B5y%n1hG8$*@!}JbK)XY4kM?4fEp)T+4 zsvp9(D8VR`mTsVQ1uVdt0(}UNU*tpLZJ<{;Vk~@Kf;T&E!rXnw(Uq!gGvZ#ZG$|6h z`_LF3kdZ8&ZIas}eWXcV(`o{oHI|(ch6WBB3`7Rt+S4amrArRcWs<`@Q~}h$T_)0| zkLcTO-jzuArP%(&h-ymduLNHj9m)l6pExXF(N8=K1%aBmyobTX%YuYr#HO6FW5+7` zCuR(3jM)PWmX0mX8vTUmvF7w))xhllFz(kLe7)3L zPU9D4<@c0rX4-C*G($d@qL0&sP7KAWI*uyuG83?#8In6Nc93&zv(cXQD-t88m1LTrDRjr@C@pig2Z_ z(`9hiu}yC8v=B>8xxM@M7quBJFKQQRnf&7?-7lkMCqvju;D5d^xn#6(9UZOcUw2O3 zs`{5oCfogYkd=$qwILp;e@RbC$)D(MsyAt8A;X865m`tyGGw{vuMPh8(*16-?UP2NV0T={h{o1uEx>??JHpSXw^+QlcLPN5Z&>Ih$ zybT~NP_5MNc;L;L$V7!k!^}Z8W1yK+$J`6#u+W)Y_pSp{w;lgc>1@!zObRquKY2Df zY@vYAWaA4&Y4gA;#YO_&_91Lx;=_MbGJ3;=N~U~M8}sD(lhh_LsX#1nd3aLvCpJ;H z*;O#=DnB_ZbtNfI7)kP${GyR4i=pWL0~-15a#a6O$0RRD9fJZfrY$n@x!O||#^zsLxmQhhO(;oNqc|eRuobuHEB2O&mFG3a-)K?+qe@ zd&Ffc9wi>bt2il^DP?3xeyx5Vw16f7S9UvzP`lYc5F2x8qRpoTOpvL+a{?*1RcB3| zlRTN<%le!|>4vs83?EaAB~s&l(}woi}{? zcs;whcjo;$#7OgLzwnq<%YV;j8M&)}g7elGMm1a;)ygL)HIx_m9X1#&Q+Z&%|A|Lu z&V}0i73L@MnvN&j3z!;s7Qz-`5m>UNte*{)2XGnC^C2C7Rk5T3c;aQ%rZufv9sv=_{o!H`^?Xo(yaE+F0MXaTj3UDX;CQvQIlLm|eFpL_n*mREM`E`-Cq-Q0ky)Ci1C0fG?7< z;&!mkeDbnqA^z~L-z23Lr!u>(O`^^oJh|>swh&=3f5XalF^!`yIiG0}3xQoHB@O0r z+2p@?VfAf+B)W2#w)e`}UV+oUm&e+4p7S52C0+S7Leo7qZ0I|A0SYo9B3n1>HT&VV zE%s?V#LIWg#p(6n1}mM67@tc5p54( z-=#Qk9Wn6h$w2o zXqi%%=!LQq_t`u>+dSZuHPARVIp)cxiD6AgNMhv^%Z)ZplwR#)(c5wx2Bm=g7u5Jo z#SW|;Ub7}QNGBs2ndq~rjRZ;c8+xMd?OFg(DvG|t&&sDpI&K;orQj5 z#ZeQ>ueZfAa6~RV*b=|yF`v!7My$^jE6-6zo-#zOfSt(=O~rOei8hfnJ)l< z%c4^5VZ%~d`n~<@C}SU=7RJ}2Ns%91^6Xhpik#`b$J8apxx&6fUf$`EukehhvyTRG zNmYqpSF!&yPwe@+G$Q`ci=M*3%KS@1!-NLYs{eA678JSgO1nS|Pa?sBtTcUgF0mrY zTqJ+En*DzIv{Gx2DjGE=qP7yC9;j*mi@o=b=eqyjhP6cl5vfR}>^)LOnMFo+_DCXB zw8&_Xj5Z-6WQXioWL1QOWF=&iWM$vSOXqJ~_kBI?>$)EIKldMJkKgb7c6R3Td5_oY z`FcK&<9Hs=q*3GQBkG6>KS&W!+<-qFMXa-Ujbz`V4n0Ihw_U-Mjh(-|&|4e9?=aW| zTBNzl6pR)aC#UWVllVgA~=;QqGc8$XFEhm4~>^VTnu$>>Y}{FKJ@>B z*hDo*GLUxI90TsKK!WB9D`pEf5X*x(XP}igO0)3NXRN0>#@Sdozz4)d)s$GL)S-vK zM@axCl^#&5r0*W;AGZV_ZE*oh%lBFx*HbvRVU?8SGmXI=jWkpg{sx@Ds9yiM2l6HI z5&C-bKD>v~W&A+(F&fO0hne@lau*hiy=T3ln)CKPtA`{4=5m~(S01m4=IRS!Hh+6_ zO_y5PqrGl`*a2kc8>nI$EDwMW0DL3PQ%qa8idmH1k-UEuSWW60lFl7J0Z%7zEcsVP zrOiuLmv;w)Pv>c^6lj99p!{*JY2np6#7)pOz0H#-dDd-U+Eqb?-{>88LX|)aBDpL6 ztEFQOUrbs$Li!&3o`CFz?0^CY88}*v((z)}#++Dg^!P2)^5{F@nJz7@u;8$>I4io+ z`vEoLm<9C4Rm*}MuUBqUg*Gyqrj%#;sNK`Qwga;TvB++?Dun~sFJc!;rSyETe&&7M z*y`}QZ1T8!VY^Fjv$EBjZAe;Fw5eTpx}^Xy zJjS7W*1Lk+wu5pqrG5~|_1Smnxey&v{2szz>DqKl2q6c@9AYjuC3ajJde|mE`ok7s z29@t6DJ0Yf;3@?*!wFr46I7HVC};6?FOo(8Zi(7`edX!7dMpy_NulizzqJ71EIM^_ zVDY~}PJz$0xE}iGkmXFR46BLRD-0mvUd6<$SW3@7-+425E4hk%!?PbQ z0&ftMhf+x8=+RG;T+Y|7k(KTG5GfOwno$hw0e<|{cOx2I_8$*^MU2_mF#Ok8<^wX} z5xC3XLfMjVHlsHCf|RZ)L%kmb4gu%!)TBjFyEGqB_ad$WW1r&45Vx-0&9*;6t|fjn z1gVW0`T%2=8R$!F423$7dmHm3?UFALLylVxn%_~GvESp8lx+Jn2M|GaOo#M! z)N@Hoo3y??#Iwo&oZIwm0M)GUnGF`{ph~VT5U)dM z{yFY7!&`dyZdtt~f+W>e;q##ynZwJNMlUA9v`flI5WDQR!r_?DahXJ=LN(uAOoT)M zNglpuJvBAAR;+*c9GKiJRQ?c7z~ee_agPrnz5)VX6cqqgK;#_Czvbnn09`iBClJQ8 zrB&r_5uo*Ifb%`@dD~sYZ=O&fDdno%Q)pg*??0CB-qyCm4Jh#-*IQ^uVTyTM%C)LS z#>TCgHr=3Ck=QK=--Iyl8oGhxOgXv>fhE_zA~P>0o*`zW3}s7fKikX6%Ucaw?}AP| zV24jkC^}H(q>Oivw)UZSyU;LYHZ67D(NU;BWF^qkWqI3o50Ho1$lU|Bknzo^64bFK)i!MU=#U8_Ls8T7uzY z5p6B3WdH5kHxL=v&7zq>f|eBk#p-_5eE{R9EqDY|(t);`Esoyb;Wj&git+y9$qE;Y zPH@9$Et~^dA(})x1c6rmlV6y`p?DV>cENqz+Fi{@B=G7d?0$#FA$$Q%Hh75~JfUsB zwirV`fD|MG;x3YFiA=~Y-S!@|ZXY(?s>Hw%qHsjBW-P?EgNFt|a>B?DV986hWyoyV z1^+PyJS3n(An+Xk3*4Y^W?oQG6Rr<5Vggfaf9KDiZxA{00-5O9wQ;Tq2>b%s{;6nQ zA_(F#m;h`WJDPt>~a+6(*J7Ijp9Wx8aXHckhX&* z=s$V=oQ=&4V*ctiYgD1065KEJGjJFNYWh6ImnIZFJgDy@S2*%`!10Im%F~-5VL;Zg z2yhdjqFT5|1fKG66NH`#e1t_?i9L8FY;z-YOe2TGH9MP_0(*gWLs4EHm80^~=>o48 zq&H%r*P}hZ>ydL{)i_$}E+XgJ!@M;BtUxC4n3p)OHJ4^=uu88@4FfD*1phu*JbwW|i6#wv;V>YO%e!6<4241i7ny-;=iG1LDCeGU6g zFB<;u_BAlwAj+@9$!L?g?d4^oheB-%>^^jKP>#hugz~3xUM4&|9BnXb+u69dl*!<2!eidtz6U1<6*)O55?`7Y znUKU<0h`9pN`S&Y8%Y_m?lyiXC6KF;&WFh>IFR%7At$)7_--v4*yxBgBE=8hefv%$ zUZ!_Je@1@xw_Nrf(%^t}wNYGMS(yyneR;;g;pfnhA;m2KX$p79t?k;3tOZZ_IL=x= z-FS^i#L#lly%dUD?q5Ije;-QYSx<)2pof>^K_^(H-OC02b9JPsu=hs5#W*ZBjufZC=@4rnz0t1)~?R7t`F?tLi(^ek|49L(tR zl*YP50}HB994C*ANo+#@575f3Rl8RFP(u5BSNb%LUsZqtu_*g37$&+j>eW()f zeJXbS=v{z}1T1X{6CuJRmml#`_vokxI)xv;52?DX8Qi;wiKFE&)>_S2s6k zXYfmuxf<647Nf(SBI6davKAF%!15qp!g*N&S;iQjX>2VmB8`K02v^t^Z#dW zhUq^Sj@ep$C(fQ70_K7i^w{?mtDZjqAq4>_G+b>!EAI3H;DC;wjO@Cx8NH44+eis< zeW`AXKUDgcu*1=W!CyIshXIBKTJnzFyLXet>&To7Z3d80l*KeOG#X$-N?6!%t=j)w zE1-A6sKMnBX%@V}(BRzr^XJcj0SR#Is0z?i$~aB2g5DQ*Nq|al`3M=HI1xjC;xURc zt75k%E=C~lMIDd|{cO3EJ~oU10Zu3a;C+H+7!sOMvQ|I=X#wWAV+_aiVeBRI|2CN= zcm@74`BnU5xe<{3RzPC;`H$(vR?wugq!MQPxm19I}*bo-}{|@&Enb>k?g7E`MHQ8yu?KQBgjD3MSd1J1N-!jh%%wF-CQLo{M!5z>wIq6TPP0>Yp@0?ZN1%c%jaP$k?|L2V~<7O0ZhuV}D(h1c0XFQ&1f& zSUNhbSK_Lnp#RG32#RVz)IXtj)}1t>;iBPk9(j5;g|qcKsaj#uTPe8bpM^%TR*_a# z^c^}M(UYv)HiF*(wn_1vdH((&RHdro?H8*>n=qX?HL>sJr%_KDJOr-UtH2icUr&4% z+C0}(v^WVIuP2!CpVhl6nlh3(y6n=#5j4&ud|pj zcmf4hR-sczoo`QGm4s}xSb6O4`VU;Ud{HH!bD)l=?X3af2%7~ZubOoVm5`Dhx->X} zuNB3ZSzMHc;O;l~q|cD5f4@3k->$!((Rhl9NrAGF5-1`^<6^J~^Mb2%2TEb|6=VXI zN(`r#Wnt+nez7 z3mW8vxE(DG&0r5rk7&tKHm-&&Cz~g!zZ)y+ZUY+%b5YET1VkyRxoS84CgUbUjD($e zCk2a5pE(WR5LR+^RE*^LGZuYCf;MJ&ze*|b?0^vp6}S%*8H22~ei zO#)1Mv|lR=Juw;+Z=rpv;w#{}sWj&D z8ZQ%mf9(4zBW>-#$X;o`6y&B&PXWc~Gw#&FbjMioeUY{lWU1KxM5m^xYQ|Sp;NR#P z(SXf&ykivX@}zN>T*=VnlMc>A>l2e8qKU6d)O{eb!8CNumheREMOV2i<`nNa#3Osc z0?;h!`;YJFJwkkSSr>nKSBB7$w~@H+BhO(<9VfA&{<(>P?u!SN{F!KNz0rGEggBQP z?2NyXS9wy2bpoC9xUrnwii+{Jh$`pG?$EN_f9IY9OA2^GC;Z37uOb&eXa{HecLwk%(tzyDEiB?uL%b$?f3D4`cBDBYPImJRjTqv z@cbD8D{24aJJC4+4W

    foRArCh#;MpaBci@g6RSzjgE#UKhNYUWX|iiMPcNu6Y~? zoELJ=rsVZ@EG=GP|A_ERBik7G&knr+1Rb~R-Qt31m)rjHd(P9?cE>7SL{W#dLxxW# zBQThNb?J}N59^b>lx*ZQ1*ZWMd(3afFK`C=?LVQQK>K|BlDditq_DSQbs|g;VgYsF zc!C`}20WQSL=TV}T{78VgFqhnHn2elG!1qP+XQkZw0@|$Jq!x!JAa^y|EQW86dIS% z^39cEXLbBe_Ss8dr(htE+}{nQHkt@;V)Ef1OpngaD_T*E+nPq_KaTJ0uy={Fz)U3| zwS$HaV7n7q77^Bkh{F+nq2U#JKhRZvqU=dYAQ`^lR-afkj}r3+Oz4u;DNi_1x1{Nx zz1^(br(77$A&5ZV$Eb<Tcfzb3=)D`={X)t z9*gl+`XDpFtogQIY}C<%4@kzm_W>xt@f*MP1`JR#bjXVdyX8U7`zJijxfd+aGwd@5 zFC-XkjG{Z01;GSq!g{utgKd9_tCN372Ug4Q5*oB`=NEd+ce5JvH7RT+LyA8zbhj0rZu3nKPnt0D7RX{I+=>$#Zdx(f|T||}u=oNaGUx)lj+be)_Ae*dz zb(~e_`za4X362G5JRA#_fHYyyN+^q%CPA=9KX+B03Q+;0-b(StVW;5T@@{k*th_sD z=ZCM)>SV%19~VG|m7s;96a@3gm3^L=JLZO9gs&L|X=ihevl9ImWQ3K4c;M1L3A}Lp zC-0Woua@@%_bb1_27nN7YXRrYrOHIl+P(sG`(i0r78#;Z7H#x<{+!e{4_wmZNj~#t zg`#di7%2N|#O*VR7|*s}c(+r5b$V_AJ+BLJoFh|t)~;L;`mo($8vd3b-$Wr!p}PA@ zg%f?gGiZb-GPNm>Bk162$B0oJ0sZ*A@@nj}s5|nA^WIM1V6UVxEmbN2%R4{mBy0h( zD^-v>%3pp&8e}iMMD`}Q+dCJ$n%vGVyg|O!VA(qmAr%4@?{OX_SsRk98P_+z?#~4k z&BuK7E;tGjsBR3cI0nNtxc$vP9|r|l*T*Hj!rBWmae@7o@W%{c)$zyb(&YYTv?4@Q z3x-k(&{(&9G3)hFtYX=XEWO<0F#FgjT7uY8B`L_Bn4-hcWPHUqO$m(;=MSi(9d^h* zHhF4&+*B7vP8cmZ&Gbj#x7$RUu)Q05?q}h+ns@1mu44>Iz~Yf|d=Cqn%Ef81UX--N zR0)_pped2ANQ0(9Xft07>;SamA42S*5&kf#4MefZyw4Wd-kN8Iv`VRoK^DPLBWv{+ zI~da(W642r`4_%&K1vE|7H7CO2eO?~=X{O#1To}^aObUlPT(#k5Rd~dE91*R+nIDm z+PN2*;@G8)kdUR+*|dDBMB*iW=p8LYdnf%I&s?P&8XA0t_j3Onk$+I#k!nTlk7X=& zb6^#AEc#MxchOMxeNva2)P8Z#(9Ucky^4?fa-W%*2(qrsJ`&03YOA`($XEigx{&n9 zfNz&u?a|`FRee9_@Qi5)dO+8U$~v!%K5;eKmw|FMOjmqa;_=SS@6o84X;aoA+nUpI zILL6{T#h}@`xu5PCi4M+SlN|rw)NM zEx=a2FEyoKmU>-z82vJH$Q}0_a@6sOJe!4BYT>6Me`=@O0|Sk79g!xy@%MW-P2!c= zAkdgP_b^1%>MhnGxQm^7{{Tx44*A|Q^r3|+6#BX6%|rHUbvgMZx6{T#I`1MGZXupv zm1o70XPc~_*5$K5oZ~{yc8A=~yuNV1;mD-{EaTGb&ot~6|}*ocC)P=i&NMow@q8QU9o}ABEN{1?4L&uX-i?eY#uhDT{bcJz!^u( zc_n&vZX)+Y?;;xd;<`4Skgyms@Zu66Cvt$tuM!vqj#YA}ejSDLd<7x7r*a?u#(EjQ zcj)HvZp1jf3bgO` z{`e7K{Q!y7O!&2*KJTq9A$r<|ppRsAxd2dL`}?3ENot6#SxC*nN+sxef;LMZ8j2Z5N<4@jWE(j7GQd5bJQxkqiiotseVNAsBuGs~YL} zX7~G{NwU>Wuw2PzbZW9i;-J8K@!&JG4{-OrSCGO;3HVXG>gXf8!D}sZWw8k9|C2|8y;lAA$VmKPsUd%t*Uef^rYYEIE_UE7p7n7Zo7D6T#+G$ zyUz|#*6iozK8uV1eKr2ygDKhQVHJu(-eI_@u66&|T?oNqO%}=7T>Vt1*QY!l*R?QY zx|G--4du!1u-n@M)s>wgwGLw2B@IhbjjX}bwc!hWGD~@FTGTRZXKw%Pev+Xwu?L#B(gZY zu5d9{GyNx7SI4@9c3`r6U}u|1W%g5dq+@ueoR=TR+C&({qxSTk*W#og~ua+{ln$8lmo=9IR9zDgtn)=o-(M= zk1uEgF+Xz6+{;DxKmo5w;U6zX6ONJZDCAP}2NQ{s@NzNNG~}x_*j8oj7)pEqxhf@# zc#DZIqfhyEv*xmi5M+3HWku)FeES(X791y3Y+{R%nvCaDe#Urri>w$b?zD6H9M11nQqp$CI){;vQWh zw_CH3;|KQ0O%o)wDT@PN?uLP2m?1pn)EkBoRQI8eq1wON6}5-AGiOvBx7&niQk3jM zG`G%`Kj-s5Gw$>9648E z2kIk-O_*PH61JY=4fP~&``scw}_}aZHqBOC22!OvH<|3qJFtl z3z8o`lybQEhMwBbXS5EZ~oIzn)E5bOwFbS!e1>+-vxPlFD)dlmk{PT6P&2 zdpbco`7COc7@!&L?f@|Xt{5`&#K(&fd6{Fqh{`oh+7151ufEJb4+0(3HJ&pojzL|s zMP2eOQwFOOR{B(TA+AnLonI`)yc>n<)Ho+`1mkJ^j+mb%(ShVO$TpMf3Kkro6uMMR zR23@of0DJMrec`rxy6frFTJ@FD9o#~+#v`2jQc_j`fjJ&oYZ}yCo$7@eoN8P;@pUm z)4^xtvJMnc6Sx#7)vsD+f>nI=x^co&V{!~gSIc}k45(iTyh}UR1y2Kw+dCqnqGSYY zwE{5UXwwcRuBPG&Kn%kjD;GL9dr&&XCsO&t%+n50rF>I57Unuu*H?%X%i(cdXapq% z(``YZrkbjUIK;)LKdbO(Ma*E;mu%xwUKuTTA(@XZ@lOkSO$`$-RMId7n*X@6s+gL; zP^0CsubJ6IVp2+agb9MCa-cyHkN&ITH||N;ZC8Iiucjo87}fP1zy>s{WQM&B8dyf0jT$;NLz69xIVVuq;wWcsmQxy05#-QCg0tjC%WcidH*Hcg39QLsh7n9BnS#W!si)?e4Mm<#;5n9_v`tXAH-y;udcsT(ajFz+yqAKXV zcgXIyH2hLW_PlDW0Nf^LudJ*Lc;%kkoeX`X-ysJtC01{;8dB7>`I*~&4`*j2HbA+< z>mQF)$ia7E7r41M=vsTwM!Q?Tuo}zU`~qqnN6bw$Q(#ICj)| zbvw!~JyW-=1!>gdQ48x>7_1Q_r|!12W}VFeI*q3vc=-n;ny%CBSHwjB%)2ico_lR2 zEQ|IR`>j-XiqEyj*Jl*RYqlH;SG`deJfyUQ(2PL#)}7V332Sa=jqKzvg>epAD$+zlH%)re@%3H$ZA5+trV8j-+aSioP#xTVMWdly0bx)%JIMsVCD&7 zrskAv+Fr~1bsy<+ge|0oAr#FF?mkFIhFX`{99UbD#AHRK*Iq|CieYC@?7yO#-OMb) z(eMQr#*4VPAp0M_Vo08`X;wE?1$_a&JO2B(to`dQU+!?1!Gv_RjTFyOT_XKilkHc;q4vDy-IH@Wys z@W!BT?sFq_8HZH3D@}cAGQ^98;!j&6LViu3%)JKeVI-RL!0}#quv}h^+fl&I?>EF# z%7?@mw(~YVb@8O}l^|HO&KAU@fO64Wx)t|!4qZH0%38h1KLB*$_PCPm%Z&9Jw=)*& zDqtjaCgTzeT6(q>-UKuU81s1k)(_*qZz;{mgb6I6V$9*U~fKmNkt5a3U;7G=uT2Nb?w61No$6j z+%z;OMk=m;1}=30Gg{_&Q0~hQYMtyI*od?Yo3ZxuklB==F|wQ4!W`Yxegg826vLFg zAnPB%n;6}4Fb=p4{~fYwjB|b^c}wpB5g!6KvvSW5aKwd1X2VWZXm_&-u^bTLZTN!B z<~M5;U0HwDEZRXN`V?6C#}9r=&jZwFCzKxOfdmxGAUR-w{wk^hd+A(e3CB}DPMh8# zyRp#f#C+usPprIJS}?vll<#n7>OE6H^lA5j#NKvM{*yF7&Kix-5>vVpJtW0IRuK^F z*$OEfszs&wegdo2Z8zJdogwUo<7|ZcV@rld=QEhAmeJbnUVIv>`s`qqogS6aF^z2yuQi1^bK1v0xe)9y+lFFd#Y#1#NFwulBoUg z0R%mgnr<6U#ZBRz<4Ej=3K6s(+AJ%`AwfzYmb{xZvWq0FT6;nf*t+^D#NoZa`^qV< z$J&%X5!b04-;;D)&?PxByZDR-JzqRPAu--t95Lhr%of$ zN8t+g+y4`cYeUs^ajiKXv#5H}5XWLWB-&(zj5#!29ZpQ)u*3|d5e9D|^7r8!%`)a% zuCEN;q$Aw!*@~KFg#7}z(zAhH4S64sMeLpl`0>Le(V+LHLtytK6}~iQYleHEHvqzo zB9+8?AvX`$O%kg~g)dKD^i}$(tO*yeJ|NJe(@KLJ3|u5mr)40CG`UdD5VJEe?5UXj zY|Giy=Ftq~ipcm99DB)lwA7~UwnN~?V9P075fNr$YzJ+p=2lNomaoF+I@t=w~e( zoOf;jpEqT_G@L0yFv7+)z1(cYAhm7o{HfKYtQ60st=2czym#M+pTJF)udR6z0Gct~ zRFQ%L5r=DP0DWl4Sy82M%kl2O0680DIh2QxftxaZv91Qvd^%LmyeFqcBWWW>-YEKeu>&MALgk*ai9Dvcp(c(z1l zj+Q2+-7!tFSQYL0fQu)%73e##?RIx!2}@vdhJzb9V^me9QQ84A+Lf-9>7#+cTZ{Nh zSd>@=?h*O|@H$H7#=U+!&{=@T%O^-B1BeR% zkM5@(7DF-mk+wDbew7khvPb0|!$xE()7Seig5nXQ{YE-~&l-4vu0fzxv=zYt!a@#^ z@@$Ypt(kf$$mg9M4LF7yBh0h_rPsG;ztuctAX@z=~!* zr`3A5p1dVVuEqOd5DbVVPUY3+5KM@<4Jyy~$7~pW*OqSOSN#RYt|ynSGYY?AR!i$(1 zM)D#JL*6Qcu4NeN_m169@3P7)0wS!csoAu|iG~@pgClCzGg;z>3wj|S$m@NIlU3(f zO!=Lo$By|t`asQwj5{9{B05w?V9vBqRNI#{=&TT3S*VK(<<5Tk4tfUeuJbX!0Y}B* zga82^d0B&ckPOAnXvvhsn>(Fx32ht%2itS43`yZvyR6Yj==Z;Xn9}gm#4|Yan0FHA z8e^#26LcKH*K2YzP|svr;^Zf|Z`vJPET1?yd!CsOZh9U-Cm341__IxXd$gV0Ps*2u zw5$^;)$8>g0q&F5?2FW%hKrW)=Yk*m#@!ZY`os`Myc^t-DhCv*sB&1s}U1 z*@;{k4OrzW@^3jQ!3Kjl?9J6l?8I0O5F*!Q@zCP<03q$tEvog3032&(#J%r0iM z+tU>+740yk>C512oVODy&s`7PXIm?xd81CqWA)iBOjiEQ;-7hVmk&#J@=uGeAO?p! z42%%VdQv;incjqBl_e@mKRfZ(cp+q7dM3_2L;~Qv7Sni{u$ozUM z2Vb2JwkTECE1eKs4GgddPY}LI@OIM+0d@@>k;GG~x0(@=LNem4D);3FW25g>9DQd_Gy6!ug0} z8Y)%<`Kio15?GC1N#d(Ucjem8ygshZD`!5wrkC?srY!@7?`oT6ezbe?8I+*> z9Me$3&|_4|;zPXW)BXleve2P|D)a|(pGlY33|F4p?mC#-NX~6I{Y;GEwRsL^YR!-l zzgXif4P|7}pZm6BY|SKl?0`->U0*#Q8Gx<~bHbA|u9$1Xku6&StU|6alrWdSh9CjJ zZeuVU`vtfF>>i%1YMrWJ{=G$HHOL2;kpyB_n64l9$qVXIh#Ft3Piyh>c#@=m?PEdM zz0)*XD!3j-1Xz3GgvdrV&&u!UA|wp|;7JM!n0?28y;9fs0ipa2a03u}3buzidrWdN;F+I^+cgR{>8R~CU` zoSK6%ankNCt+e1+>-tb>?T#6Z`{I~NgF?iMm2=1b*GJ=D)ah^VzukO30VOh;VJ^%t zUiRFx)znv6qys0MVr^!nAE!A^FVD*L1h~)_1((EeQX5GQXenr}N?<7A3gTt6)P%;V z@$WV8u|jEkX{6;6_*2>)VmG;>II9uzvA6`${|i3m&SsNp`I#)LEO{yBgZvDaQ8PnJ z@XG0A}N z##rj-iqv5xg}~3vTSMo^uW)B}yV>f-FyXrgLJ$67xxYXCont|}4hy9sW#k>gDRJyO z#!0~E#*9Dh2>E{YD#q1&_wFr3Bt}~l0i{lLJRoDFvEqoA!RmMZ21MP3L}U-k4cK80 z6)i1{M%@Sw-rCc|MMKF0=BmFN5$T>?k>4FMN*a^y?Jj>01CuPBo|Dcs>gV|IeB}sq zI)}8w|6sNG@`Y?(y%G=}|K+79^G~P{ytr84mYg0HF|`2jIP6(>UTL))AQ*U4nCu0-2%DD*5!a|gR&KnP{QEJ z`JY5bcDg!o@TAel^q0O&+4!zn$?=bXqYy)FzE)K*5A>(%klLSuv8_E{b#os}GUq&i2`-^lzKdJ_ui~i?z~4!A!ThUg0ttYKh$)p$-D_^34cSZg@;_=WX$7mnQp4JD21DR<;*7K(RrC(Lsy-PmWs%{O}IMXea}mkJpQw z%O4DLgKHuwQqOTt4xFlj z7gqV-dFm9)5Qoe+QcPifw0M5rwZ{3>J8=A5-pj}txPmY!k92CgEU@vL-?&{vjaVt8 z{o)`kTDufZh0(#ziJ%Jv&VbSpcpB!pXP&8x!W{>ibEG!S;UM5uZn0I+1>P>VS&Dvf z(enWy2*56BfFywH*kV^8!w^mOG;L#G-k2(q=9uie@tnktdr%DqIsNbzhG2>W-nJbL zH)m149oTX2H!GinMDyvhz%HVl0*PDQ#!`+c%WypVlawc}?!1WS5?Sff612??q$!oh z_C)#bB%ii@kQl|xhcB&k&p|@$ilit|IHts+KZc3mvPlxw29b6`ilsbO+uz*Te1}H1 zZduv(bsU*OE6zCJ)pGnA|3C5*g;Vx6f?ihw;^sUaOpH0Qh%a$BsBGk??5FH zppleB;DKC3g7|A4Ifqd5lA_hT{v|UujP(JThj^*P1QGcHz{mAEexGiu-g?MX`P9ef z>?Qmd-Y%otJaAR6(o660x#0p4 zc47d247Q^29XT}Pq4zlOjfcB&@33Fs&3-t6^MR*|YORaK*`00&HU>dS)b}x@+cA&J zTG^}olZxOzhwHQ_uw!JKS1Yc%QH*tjO}r(+QfH1sSoW`~l4I&?YBc(gCx8X$)4m&l zO{SaK1Yux$0`)38EX6gmj&So@X6mC*VFl;T#s3O|MEoD3`&oqjPRVIxe>0;VONMW^ zywpavu%R)WJszNFDrjaD_?1r2as3*hy90fU>MVK;ybKQSdA|pS--lgAH+zAWtux`CD^n806{CWeyrkUAAq^0F=3`A7XqiC9@u9v0cHzFDo z8d`v_La@?w+dgO=@aT~veOf^cPrrZ;1fag*O@sJ<3EQ{cv!M`G}s; zg>vYQ4ni+J7iH#Nw1mA8D3;_)d_eJMp*xXvi{LngnBzC=5ME=XSh>9I@s~#2HO^^) z>_GBKi1}UfvI~YT=kYd>nE(JqeZ$>%1Nd$K5Fd`Q+Aj$JQ@QcgylqX0?oFgVt#)_qIE2&9 zbxFasT!YdTb)1WMMez_L(bZmH1_yHR(iA$#-W<=1weG~mbQ z;jT}h=HGh3`JK17V}OrMgt!a1b4M0-7jUE{($s%|q-1#*d)c540WBDrT~T(ZSU*n} z*4{i~)I`tF^X#M*(b55eGcT&e=y4)B`n^M;X_6qrErZi@Dn=@X22h~lXXcT@SF!fN zIYc|{zTuNBxCc^@A=hb_PP1LSae`z!c*9(m>w$DN$lTDlaU!R6rxd?%QHMvps(9en z^9f*rAZ)yhqaombcp$jR7VUWOx(ci3-Y=n8f5=P)0BTv*opy@I2vnk;?{2E&cF4Jg zh(0yv86sl4g{k`edye)@U#;-sc&n4}lA8ewOB51qP$wb+Vek#=^`1Mldsv)*(9V7K zG|z`pY(zLQDz3|Lra5P_AD$8~D%UJRh$d#Z=g*h;uCmH3uEOB_SHb#9tRkq==5*U- z@BGU6E(hG|ezor0%QT@s;}J{5U>*;OOyr1-h01sVIE4FPLfkii<3KRqXeaceEIZ%1 z<`rD1EP}c)DG_L0mHRIZ@xw(OMbKzKxT0~_A1=C@?A3n0lSrRZ4RdPTBM_(IM%*gk zUm5b~ZokKWEt*ZCEwc~=Y?!1@$|MkAqRCTG$=rlX@nxSH>W6OBquDA*XJUu4k*W-i zQ7}k>2kxnwfgg;H3D>2K$B`_u`-)@_ zz6FKViC?X_GYG7X z*AIRej^UNHGOfeUnV;)r5+U}vj&G;eMbwI;2%vkHHsI>`y?8}vplRnj9kLNO%?!1G$Ki)>M zCyLyCF2GECmwFGBB0aSe@F~4}RaX>H|N7<9yaEM+ec};XSrXSPLyq|zi$>t)O=~1Y zpqzbI7@5mq71F$h)FM^m7mb@By{ObM#B?lVzdGS#fdpEzLyLyWNQA@q;#P`bzaSl< zxpEiUlfe}dWJbuyW^Icr0cU8oG})q;r~I2AhDjTI`=H|mzvd42BW@CaQ#z3Ri5)r) z2{Mf7dSpJ~F$`~Ef`GmrQcTUeHW^Qea)PM0(n3qt`@<_|4!fQIGA=R{N*#z_lTz}z zm~W0kJzF#o8>(CwBRN*Kg(NWu8aoIVLc{|NI2?C)K7d4xtwFb5q-w^RjiL~j4t~35 z$7)25Eu_9kJE9D+=<(2N%rlS#><#fVF9{!+dPZnazUmx1bCCag;N9 zN!9GQQPSWEGm&^~4Jd|FKFLYK(O1mywaF++S{6MraCC)rjOH|VLO04g5)8VNx^YD> z&SU~I1mKNHVW(}CkOLf;{^8g0-jlw zL1V~*{$&xrM&#;Q(52q0h^(>-Z-zDnFH;cxo zevxe{A9`udG$mddW%uR1>0ZTE(MzLC3q^F>`EbD_SRK^k2eo7W`&~bUXBHCqy3^i} zuU|zTZ^a}bE`9~lxW?EM=!0Njxa5(FmbA2C?so-7d~^3J_x!}!o88fg1Nab3F{(Eq zV5O%nAFlA`P14RF!z)oQ?fKlW2%T!iXyQCH2uNU4?QTV2|KZt-WxX!(sq4>Y!Msb` zA!v$?7Q?y$=DqWvf(k?XFLQhuCHx3ti4f@+R zN~V#n==C#?#D%+5x_je;=CfNJGHNrZdjS0s6l!>Srpk2DLaVu1(MGPK^JTQ2%k<9? z!uRGu05qktk?SprfJGcTUq^`rHF(FGSdB}KzP&*f697PB5FKJrdV?GkE4mG4kDzLJ z_)l!VLXic=pGZmDwxHbN*heeNF^EYyEk)OM2%kRAuKpqYCEeM^1*qa)v6j7&D{irOg4;c%7L+)q@VOoDlsN_cXP)DQ^!Nv=)R`i*6lE zkfsx~;*>>4K>X6l4tv{wdVb?wH)nfK?so*~&JKeWW>_eln@tj5oXEObM1`WERA9s0 zG3MK3D1BSvlZc3OPPjw{@cQ z;2hgrjj41}kW|8^By#Q8RY?Rq>Wml08V7FF9o}We>a2~^hrXA!*(CJ}QctnFT7l4D zdI~=UbUXCud8k9a4IUs;92CcMz%YyOR*0l!|Ngjs4F+bWKur_}t?r5NOoY4S`aa39 zI!_u*5Xe*?;Qa#3TX{#J?W$;@!PG|3i+=4(1Q7hVe}@hOeiFVn*AjL!f^g;=i;$rp z2oo5ZsT;gj2qr+>Hd=>6h`=+auzo>~KN06i4D(C}T4I9ttSUzKTjjL12WL`;mrQG7 z<12Hy&@Db#m;oIW{F>pAq+g0nqhqRu58jyNwTiFMH<>S$Y?Unpf{1JFG(EO_dM)>- z2|fpeA?D%Rh~_crMg1cL7qxJB4;hxFa0y;E+L}sdoP;?!2Y^n@1AawbO!@?g8u z2(Rx;&z@=4ExNr0cXhi+-yPL1qGdbq1W2nCZb8O&8O0R3j1&)?ljn>94Y6@tN#nNf z4GNN{Mak)0G;4UXRbB&t0d&UeLN5SQT0~CS!Y`XShK_~61C3mp{T0WvDyyq`#Vk{R zNOT&72 zy`BVr6(l$ey=f&&MoP_@Hd?`ZfTR?LS)Xuk+$X>l{U?U0TD%y8u;zAW*NEt@jMl8g zdFJWV1=5UUp@n!kekifRiB9D*%H~Wxx@F;(j&C5k61CY;fjKOF86zi7Oo{WNXr1EqrMlBl5#^(?yl$ zdO->v0O+r8R*a&J5kX1cB43Ik3P&NISEbzDWoDbENPDQG$_9la-ri9uhf zQsuEyh|;*EIU{o+fUjUU9kg_WjK`ZYDV5NVe!~iofjtF)rvo_R5oC@o2vY1*&t-7V zqk2dBl?sGi1OPEAZB#@^QShHUd6dQlQN$h7*%_ih8A&GzjqKEP8d442#x~GFmUDTu zvcp5wJ$-#ax%~-tnwpwe*o3jP$hjRN$Q1+EMUqb`e0&wZKm2Nxc9RG4K&u0l5K$Ri zjQ6d0mumCBF7)tOTYFI2z~D*!_+cB&1-0MXno{Z2UgT)hnkwIN_I7;U4Mcl@Azy zgj(PjC-#kP#;w*7GQV6|r<`-gCT~j=Zz$?{mNc;4fxnSgKjWQ_i7>gS4wALi2Y^=k zSSk7?CQdvcNF3XUxGNq2+F0xGde1niVqj_*#7Y;O?gYfYCJJJXd~38`>*yIXbaLt@ z;0z_s&I}?4*nWWUazS$f*TMQCY)#ZaJ`H^bJ11fRi@a71;|Mta=r~l+iOpwunC0=V zZO>h&)g$lP=BXG^vGZH^1}Y;-QaMhE9$bA-0!?bqft!OQ);gmUpfZ=ekV0PjPrw8% zqr#RI8zO40Gvu(;fxXec{dxvQW*~m_EDUe`5_M?13inXZp*{`Q6$tc-@Dx+MBQgM@ zW4WeDO{pZRrfMm$g&wo@5nL8OfO7*^R?WJTHc-ayiK>Z}%VH%hqgNBbEun+PP2*VJ zxk>3o+{r+|FVk=Z)b3|vasBlcjEG=Y#QHU4Y7+n`1cy5f*E?4$V({vqkpB)fvx`u% znr|(Wk70PmU(QjuLiYji*uYWHiG%~#eQD^Zs_HZB#o)j(LX~)c!<}V+YUF1!<7Pe5LO>j@QlnZC6YH8aso&Um2MG=ggCd!E*@0 zd1Z%?S(YaznpEAVk!9N{mis|FyOJ7j{&9g;YEjTMo^6b*G#4PM}BC9gGWRLoRhJ&3SanB-vpz z0P=i_chZI(1LI{YCK$PnJu!5cK{qvqj1Z3Y4$p69%&S5_5ox*(3jVx?!k>WoUNTn= z3=AY00XbOm-`R(s%qEQj&)ifrTEFo_sXKWhdr#C|-NC{QM+o>x(I4cEY z1B|$V!4MMbP$vF~sw3v9jt^HCyWUzHhYYWuo8%3rSCK{|z(X=bQpdd>nx0m|Un6f? zHVClZ8)H%Q^bHag_+MIWZ6z317LZ_Ox` zi1ZOho|swyg=zlc^^(Vs~W zbG%9gxXvhtje{owb7+O*78z+?ULH^$QPHepY&bn%_UmqsaYP9OUC}b7lz$1Bf+3n^ zJ58%SAN=_71Fe$iKQq46sDq;!Dp70g>LMYX&a4*H#R!Lf(u;^IZxESjC01)f!ubl+ zH=quXum|A1yk}48(B#%{Hw2%c0~@A{I88xnpRsu25vb3| z>{GlYd+f?z@1{H-;Op@mvh13Firlb@YY--Gs(tx5+S5#<)Bpkaji3)lqjcnUd zU~@wRoBM0*u-xr_LBJ2Hy8rwW?e694{rBI=!@*0#wu{?tXsKWQ#orDW0;fLdiDT;$`?FLC*4%Gxr_MyT@Z;DgcLw^xd(rbp)x?0 zijCs>s{Q-M))eMD^xsxv&*JfOQlnf!q0Gr9Z_tGR7l$D#?(<&_Djy8xeVr10UA z7k;~b!8WLQR(&8eB=7_8&+$3lsz;g!ch>y*lMAQOxT=%;W7L!#pUuMk8v9K=XLW|?e;&Dzb|I5XMA^}w$@5dO|F=|YdB;7V{KUd-Ag*^bbHxe?79?i-Pd1J zO;oi>WFy6D#7*|-96T-1CPy5KG~~zzH@q(osxp{1-+(F z$wgz!cOg8tjceE!aNcj#b()owG|Eio z6o;=v-7gUBo4V=mW{$7eqgk04zKZlKz4FQ*B=m}Y#yog*RJGo-{Iz?>z~i|3 z`z$B392@UFJ46blz!0mar+0l9=T)If7U=*D0-gF8SO71dxxgv$G)80Lp8>YjQ{ay>X(%- zG>P~2#^*;Ry2l4-Qkq}D*PJz|X!Zwji0Q(okcuL_iY~-VWhzGm7OX*t(fs>F2rA*Sk{ z&8J}VTD@{LsO$O*)l~mH7vKN5625sCJ?H2_YGJe9p5D_|*2xALE^pPxp^>r;i7oB9 z$h_&fr)J{7)5w9tcREJJt10MT7VQrZ)JdWDTrKNKqe)3&=D&jdk;?Nms!s}8)E!Jr zG?QPfzTyg>-ITn``aw0%U`KJ$Sno!|&9$of7Kr-G0i^MtMIv{Tnqf18tcL83!x-}O zW#;3acc0@HtXt5CEpqn)A2j4n1)|2$p3bjLB5GB(Sq3<=y$JBvjJ2Vl@LDvW(cJ2) zLdjmnN~xjDWEr3-8-MUj@o1kcrpAjpH2irYC=L!-I7ZFbyFPO0AjMJ6jqAQFZ&eZ* z1PPo0n-H3u1D5_yntJJ_dw7S$&Mt{P>;#Dz;oJLDhOu`;Ns0oP$=(1*hMO zmZrRpwZ0#IEX(#n&4RS4EB1e5hb$$L6JX;Wf9w@+r%LfWV75@&yY#I@)1~(G zmkQL3H4#ho`IFnz(}kX?1qFOge|fl=pIxAW;;`}xx|@5Ba{Bn**}5y+uOo(D^X6U( z3i+Gbkvehp313FH-~JY5RR#Niw#!4wDCpMv_?Se9^YPu&w0#=;R3JwClJ!ao*`w!4 z*jRogM_x^?!0Mn+x;dsHOW7CZl+yBPi|j??+L}t`qsJ%K&3AlUbg2xOMsnyybKE-C z=7h4&_lF6-5t>xT_RcS!wBhV}l>S{Nbjkh zHm43L3Yv)E?~^Xi)Z(m8deT$`=N{(GQTlrkk-oQyhEtY9cg?D3S<0&P7XfRM?@}DE zI)3!%bI+PTXDUk8Pzwpw(Cl8nrl=|6K`;fy6RQg~D{}eREt$>fJw4N3?qTy>9TDTG zxSpnji9uG`+{Rydy>vuv-#D*nmXW6OlH2sV{rmd!e@@SBv&>J?Qf|zP|L~7rmIiw< zSZwkHw2x|2zLn6U)y(2!q1chXM@Ht{!tIUqGGXoqyG3HO>o>0d{Aoj6l}*ULzOC2k zWgTm7&?s}>SUSeMaf=nbX8^@uo-7sTVO}(~tz8*gTWZYbU2lGLy|r)+pJAbh4F6Jy zb;L0>wXL%83=@M!BC1*nuuNHg0`YWaCTqzhlxmwjq><%(t--6U%(<{)X>rv$B;k;~ za0;8@tF9}G##IeW&+*o;Tpu84+_bHp@;Z&If=Jcw++mZ%rM*Yj%WoA)h}*S-GDh3- zksm;C9d12h;=!dSqQCmE)hi1d@|?-Si}}BJx)Nw8_xC@>&={&|vbW6?nGr%Nlx>n2 zON^likz^~$l2S<;WGgY&?8{(CrDTbOi$atkiL#_7R4U1y|MOPAf9Ialz31H9^={Ai zc|Ol)`Rh#w7rmG9Qq6R~SWnqJFf3$^#kWIDFRor~YbZ*HNuVVUPOd)8#=J;AAsN=3 zEF&=7U1mZRla$rP>egSzVDnjg!KD*s;cLmmX~G=>H?`}Q+sC*FjTGQOg*N)yk7>or zH-?)2T5w@W7yg}@{5@xlKG=iDj@RJhC4eTU&h3p09-`9BjbGI|tj>)_%VKc2z_<`y z_V_J^E!ErNMO=nCm0^6oIhpOwcG1|ds-l1Y6%3j$v-5yV<$Jp@?mf_HAmSL1gV)D; z4QqnH>F*0Jbhr7><85T(>-8;w%nSXuGa$HEbalBqE4Uw4W7dZ$$tEXKbgR>q;*T_p z&<&09MA5-`1KkkOd^70;I!8L2kjGK7b&LPDu*6b{f~LaZ)BU`OhKZ?5K+uJTpJrwT ziOMT~+0m^IZ1Hvf_mMvpe>?*xGV@r1?P6({;?+Sx^c7&wfM)d0sz#?zVNDvc`i3Z~ znrVRKs?1J_Z!4IhEQ{u3&JTA%6R!jx*+;het1-cbLUcotfJDQ{K$%Hf+4@xl&u%Z) zTqI$*JK^>Eq-pqV{vxOJ6Ywgk0a1aV5V5YErk0AO|NFLR!BT%JjbA*G2`vvx0vGsu z^_>=D>`kH&3Es^h*oIC$PH!QvrAv0B(0oyAJ61MAJz5M>!jSZPP~|4vku*BT!ayj2 z7{OxFNf?PV0!?ZQ1}FX87=>q=qm&hm4YMs3i3&Ity+JaU6>MHRCd;$KWm~Wxsridr zKY2hT%6>B0;dj+H$Z`2f(d5C~(@A+s>D#w353|L-Elk^LN~~A8V`HbhEG87 z$k_~^XNs%xhVa#FA*!{CsQ`wtIP;#|DkKuiomAy$YyXnpuJ7;2?i) zNU??RYO&}@G&}0wCA8uYK@B#$kWJ08^NvMf$l3Bo<9$mfG)XehrH#CTs9j#?vitJm zC1$XfBn+#>JXV*xx)2m38s%D+^bUTuoK7ZT{A?8ykI~(&hN5WnrU;s$8l7zUqI|=h zM(6l3*q)trEfdq{uCZl%IWCe0MEnqa{-Sm`msFLe+IXTsJ z+k<9CFQl2t@fvvFk!%dE8fkx0hkf@Pm>QK|&sfu}#%?G|UjJ{xizNPgkz(kr0!fPv zxIhDPws?g)kC0b7!FExC9;{6p>kBmBT<4ewfpx z2eR7$$A!|u`g!o&8q4uKqQ~l+ew2$fMHpg_)=~wWemzX+lmZ@aplaT8H|!$~Q)xN$v;Sfuc&Nha9b=kx467vm(azM7_=x4bHj zxTdDj%t+_511H zTYkFtvDJh%G%t`9&t}4_`Tcz7iQ|4>yFa{+aIQP~rp9BM6XKB@S7=~LNADKMW#Q>~ zf+A~|w25So+H*J*{E1J$@%i;g|E7cKU)yJzb;l)`F>OabGOeaA{G6&rKItAPCS9j#GiPQC!Ni* z;G@E|lujhN^WhDO1}BsB$E!QY_bc}c#YEkx14hld(^W;#bd^tZf1j(VF7-^^nlDN< zBmp<7B%n7`6z;1V5RO`VwgC#Vjd{(tg%1xSVnfvnH9@>cj5tP3_U3qWUTiAch>uub zrVu{-v~vawAgn@8zAS5!y}jMY&=7?i7(to8xEw(+kaD#6-+{{fixotAP;u02d2xp5 zoGgj>@&2zxdm`8!>ERKk)mn~p+g?!6nne+mNu>sBmbsyg; za_*|PBqquz&a)Tr<}WLE532c$l5g~G2~`tW;T%nuXJ)a?V+hcNYxcl)Wbm%V7S265 zx}$eUB{umJ<7jX|b{@FK4t&b5s~krW-guMhT`=4_Gipgpba4-3ud^jO0w2H=k}hCw zC{<6|=WDoG_NIKdu|ViZPELKs^#4vydBnT{7AGEQzBHIbQETYl9iey@z4`F`%UnP@ ze*wEuz_8K#Q>p>#Vo;q+DjXF9US2lva7fWA;6poPhqbtyWsl2tk4Al8agpr;km@5q zc=@gK7lz{SJz)`JsZEL$mnS00iDN#R{`L}7aP0$rOpSg2*%)axKlOA}7Tx6v zDx0ZdfLke9qWMQ9^rsw4IsWMf7}F=aHuk8V<*Mb!qM2_@d#6FY25{oi&-VwzoRpi9 zHx9jdWuv!ddTO&tTWd$_t~BU?hSF5np4GjRxp5XWW-OgX$}b&zY`4AVFtBO7>c0Fc zeOqk=otsX6_luQnWom3A(iM~o(pFX|7}K6ff;rYo>0Rr0`iROZY}*4LOC$9uSPb%U ze?n(Lz%gjg_{g#>RRgIcJ6m0$=@l2#gk#*pvVA)=Dw5gY!?skt&qUhw#8Vl3Io_S;^<=Q#=fj9H{k|?@Y^>AzPuV8g zb{`bFNkAu3LLE~Lu)}G_u@4-*#+gEVLk+6@uh>U-!ES^|($?$s@2GN5O`B?v%9RvD z;1xJD6aH|8u-TjgO6Et4XLILYshQHqc*p3muu}KbPG0~0fXOXDQTg!kBPX`-4WA7B zH?qWhoT+q}9tw+RtHcsz3Rq{_jz!xf$}*qMoEuOIxZ(BItM<#oD~DEh` zN;@-ZVedqbnki05mrRPL3)Md*pQ#$C>eE>GHMxbUcKV${k+q^Jm%-++J^yyU@Z;^r z-5wVrA{RGA-OFg&boG2Li;gm%=<_#~(*;{wCSLYUI2)Ry#jESvgUveF=<=Lag+!u6+Tp3&Y}NgXPMwty4dy z)OlfEYLK9Lp~5TI;CgF&duwN>oUVx%ygY1+X2~8uj%TXD6>qM*`W`AaU-uf0zgWGb zbmF_vcaZ5Gy{vVi?bU4nW95I1`>AhRas_oc@?&Z4Z*!!X$WmRCaP=yOh^c zvEhxeggDQhYTmmGfzzLC9+_=OxIxM9R{KI-7sz>BN#1wg+sE_Cq?~RjJ~g`l7QLss zWaPH+x7EiRz^|ZjgwXWwFvS$?SEi`oc%A)9o0**ph~&0b-YJrzsnj+Y`1+t-XkYh zWlhL6p`mcmc$!pxG##hQ9Eyh0M5<(=QJ5qu8pTHn#it2p_R8f;s`wm-x6E=P-@RH8 zRb5(KV^JBqjYHoPWkBj-0GDdpi~q<3$;(3YIXlxb9kR{}?osi<^MWxLxB zY-YMu3z|dZ5bD3lszQDAEPoJ{;$p&m;M{Tpw)6{7KeX%ac=P_a{lb&@-xY8ilw~;L z_a#bIS_KN2sqFJWJy^MJchK)Si50&#<*_vF&6EUkO}0dPlnnKuv3!&(bgHD79V#28 zZ@7v`$%fC43|-qLj1lwa9+)^;lh+5sI9@Dx9AzG`nPzlJZ-Z z*zv{8*tAI+nNZ-J%EmUp{t8bm954E8+@ZmJQyUL z%ttdK;$s0oqU6$P02~so<+1os5_Zlev}a^~G=lq%MXzbD+K+-O-|=Z&52|jre>%#E zRn(OOF7qwplOc7BB*VW5u?Xb z*>9fjN$&s)=Ec@`hpGpZlmxQ%wH(yHN=3)Cjuc9kdYtN%mD9~**?Gsfn}y$pkT&4) zn-nK;+*4!I+`C_h(A=Ips2mcoPn0nPw3Z5Z_o76H5}3RZ7~iW7|Uavv||g zU0`cF;is;_s~7m4=x!9tIkOfOjG>H9j+IspA*~Huq-e+=zhL->C!vexrXY=uR;j$3 zvD7^l->KbL7it*9!D5?FRKe%z2-iV8!c17p$65ZN$<)6u6ycM=V*M+MBr!; z_TQ%?jrlvHapaihQU6&TJy$n)Cnv?>&diJK#>}7}W2JBR@UxAi{HyE$2hkwGD8s}w zveJB`d`TF?F>g)&E5VV5Ufdw#FNQf(S{eckh8)zx2s@(Z$V`V>v=x z;XKx7wAd1(oTk|3qnQpcBWyS!5fKHuOU5b%67xun}2 zc?wy9MX}~~jx1Dm^jNi*q#z%_Eb<1Q&pt|1I%H<{_2v5mK(k7)-Q6?nr`pW$m5aZX z=KIWLxJuxF{=Wxu>@U_HiIeB!mMQc^fY}nDp~%u&ILJ0OA;DcT%iQSC7E zXU@{q?k)1)#?L+iR!67CZqpsxwzW;p6t6M#ejT;16gCD`vXuZbH8VaiIzpSOM7!Q2 z#>>1PZFfNMPf3&CrbnlnyNdmJdyr3J_%9sFm=3AE!LWKUJ39-*1u$5?19#`g3N+kT ztFFSPClO_JO?uN*y#E1_oiRGUYb3%h}Uw z3+4G(bRiUAnq0|>O1Z)Kj0{A|2$PRz>IoZh06L{z7>c9InYxMy%k$68C;gkn#N|V| z!`{bTTp;y52sHJusSeOguRejLFriq`sljLx3WK$HJ0L9Gww7btzLu)srP6G|ZEtJy zee@RCEt2qF12YS%8zrA}buX$gGBeaUy{R;{&MiDj^is8L-a(4helu7q6V|TXu&M=i zW3@shG5`-v4v(!&Gc(e)g}oP`7j`}glSY(;kYW@O z57QQg0=p{rRD8q4G>rmg;0V1JSaGV5ue{-!Zz(#dKJlx-#P@xewNa(%+tW;>FIs<# zNb_wggFTHD8>nRIW)=PE>FKorlMX1Xm9r@7cy8v-t4Gam|v4odSSGF4(cL{WLDSc1&3ojDEakc$l{7(t0~8n_R~j^)_Sm4V6H3hqopFsWYAjOCf^QX+UI;g#D<4UQm2#GNHPjaJiOffgGw1j? zW)Bh8#A0M_!q+8wt@W0RN!#;hDKlScU^y{&QM(A;0O+bv?9gRuWRz0*(hczNM1FWi z?!Q%XVKdm8S7y)el1zG_FaZ({phW%###yby9k#nyML%!aC{{NZ#m5(CnA0T>8@FiH z%DaK~G$X7z3{rGjTbZ5GA>dBjdGxiqyPJWErK>h8v~8~ckuH&wqt|30a&^Iu;VAlh zx5ZED`4@n`rLv1$rlaoxhXWW7=WE|V*D#P~7mFfFahXG*Cx}ss!ZaZPbcmso4Th+s zeciC?47XXsm)BhN-u9uF%cn3+&jcZ3GDWgPy|VS+8Hf4X;#x_IU9TZW7ot<;FLNhn zCV`<1uyO0tr{)ofi7tFkCi`;qY51J1ZMDd9FT~fYsOh^M&IqN(Df(y(*4I+NAOlj1 zaKPal3Ei7_Kkn~i?Z34>;nziB9eeHr_##2!{53VZ*Sl?`0ZoOjQr8fcmaspitMjHV z|F(3`BVb?dw6{89Uw-UEv*|6LGT*$|Xl3+&1o5PrArm1hS@V3>xMtE9edH0qbLb(Q z__M4_kbnKm{sTkM`K)&4B&Z3Y(jm#hgOj~#F}@qI7|iy=UrNiiS|zJUo?;vsZkYEa z$(lEipFex%{`&4P;%y!+IqXw~Te1795C^~6v&=2XE#ltGsQK*zma13#ay^!UfI9-x zi_*H``Ai9=_STM9E8nUrHYdlXp-6F9%E{so0*RSziE@NR-Q)X<0|z!eFUhpNbK%C< zXHbYt-iH{IuGsI@l9fzuCQ_;m?N{epbz!ElTs3 zE8*&L@PEoxHqGZ{|650h(txQC4j<^ozQH~O7N2cplFlA|dkn4UEEHeQ`3=}?CJI$i z65{ZasSKT_Q68S^odH&9Fkb=RR!d1~m6E=5&z|O}cV-e9bZ_qdP<^YZd2>0dpY=l> zp??G4H14fP4^tH4qa7ih#}C{SELq|y8L_N2B1 zuz3L{Cc=aA=r+9cvczUb!lCP^Aw;JP+LDI8c$J5+)B+vYp`WbQj|f*7HX_C~dSZ)b z$?-rATn6(vg?``M0Yn1_=G9iy3h+KON&fAs6XcSit+rMUx4_;6-7e6>5PL6ReW8Z@ z00=r1kr?KMvLn|}gbmiv(I{sVLkdO?U<@-DI{3jtopyeI?>4Z%LTp4Ep55|z9yFZt zWSJc*emy9$&giDcSJ9H)95jm=3+XQ%>5m5dduJt%2HsTps4UW&Cj0P)91umST=-A` zrev!qYLgtW+Pqt*%kHZR-SjHhR(1B2l~tB^Kv9nC6`TEJ4*_uVCC0|bJJ;Rn|MD0} zYasf51H}q7AHWr3bo|WW0`<9ZAl_FSh`i7=?pc2wmrn0P95-@w9zufCfzazfZ^Sl< z|GWGH0%R+Os8We5=*!ZCX*jJ+54t{3QuN+it=3! z2DDL@4={ev9Xtb(L(%brVq}I9YnQKOdQ{d6`GuT_%qH#PPuiiGg(Gp}pX$FuYm=Us z`tZc``0f4*phd4h2N_7o>OXp6%t_{lF$;4IV{cYM!2%4E*3lpaS= zY>-qaMA12#redXMIa>ke6`g>16ClI_$!#U@13^B9sCS@{6c4ZI@&@V40_eUMz!0T4 za5M7Ra{^yq6heNNk>4m`;>f7VK`b^NUz|g1XTdG~PVX%+hm;iL4U{P){BrYY8x@yG z6IK#PqCN>dEF;k{n&@HrpDeE-ju`JLw>)<6;6u+|v)*Z4;?UHb3AbC#^h2azW5|BJ zPrr@xwM?h?E6*M|cX;~t_{!-{iQj!6yLOosaLX#26qRI!HdL<^JiOENP+t}bMW`HQ z(R(V!<8SBywCvGgtz5ytR=)7THIxp9n~MymZ3omEc#WXZ8iQzp^FW&AWLP}70Frbl zS4Vs9Bdb7Q?EG0aGtMh{(2u8{ID7UNqCW=pRL6NbJ&rrZ$Tk776l}I&xu@>8uh&1_ zy&AUxN2!Dj&J`2_eXn}{?c)W%#>)4<_PnW>jAgMzu^1Ds2nJoxG%eqybIxyn&&HKs z@r%|1c;VEyNju{TU%f2OISHoAIfEJg9zMBb|}J;lArDivV1 z{7zLd#$B2VBFW^fp)7g`#z4vt1&h+@EEcc5RZ+0MIt)xNw3X%ngLqpWC93G(-Y(J)E>XvIc zu2e0y9(WM}T7!Nzql1Gz$xx7=(r;8KP+C$}yanUOKcBru}Xc02?O`kb| z?%o-71uTMiJ3;Z&E&UX>`vc-wylPC5)m*eH73=cAdn;R7O6h0T>W!;#0@tq&a*lUF z;exgjp`U_`ECpPB1HPsK2cTd_<*((Lu{E^g$}h#bFQ@rB`8>-PC15{=LAuuTv-TSS zUtbSDn?YT13@g!eyF0@&ont8IL~_D`V{8Y(M~FX;)j^p+nQsk;tHC>jg#D^HKLPakgO#7ZAHc`J~JFURV;!r{rfZrY-<3MiT{^+wRY^tso z6O6A)n2KT&Lh*5^Y)qaE$AfI>p2{Z_f=5v$oztf5>%KbF95*^^me_jF%Hn-PRWZG_ z;ZosUiM5Zqb0f#ddklAXY-Lo{^riDFARjH=d>VUZSd0aTUevm zo%yOBkmjDs!rMEuR8d5Xn(12R+AJnvvo89kKvYdW#t2>|-H=G->h}XlM_-mBp49R2 zLL`DrK7&pfZdeYvzZpfqk_3vbcqMY;)W3LozB0h_WBbn@Qv`rkc3mF$X7>t6| zk5hEjfKo+cQ-18{naToOfcW)D!5jG-8B#@bnkko@Pp2id^}tvLcD#QUaYlV3&|iQ4@hFN(+i7z8a83WV4F1iJ-6jX=H4Lf9aG=3_ko?#9^a3khH!;R zpvGZ456BJP>WW;^km5OWYN#j*FClSs`|S+w7ZWqHQfNw`XMoDk4~u0GGJ{3Hb`=#1 zu37`ZZ^ZFvZbMNPLJR2t?mKvg_3)-@L4^q=LKp+M1wU@O9F`sltu!X>O0D-! zEFMNq2?n7xIs2ZkYe%U=?Fk^tuHHMV>*2wPY`0C!pQv_E{Ymv)Xt-i4c11uWI%oWv zZxAFmz(V*oqRH1vD%`>ZJ&hxmV}jmxqYJoxjD;gkHzEfE{0!UpYr1! z3%(9xA*RK?-HY0p9!eNY&}t$s+W=1$EupQzjZ)LiDWQ0?#=c6U_ba|$$U61t;aBwv zkHdFVo|h?g<0ZUJ4387Oj1m~)v zq9Q~z3$YOsJ;kn)VU5GeB3qJ^rD{~GOIM)z+R6sJ0$@r?GvmPpCn+9DymiYnmF=EEGy;k!G=mU_ z)-4|dgu}g(k}Ie0?<+jKDm)jo3Szspd3zxnQx5qB5n2blM_~d6OTXpfJC7rWl6#tw z)mZzEP6(n~XQj0U?l;zI*WccFjdkTzoUO9Mi`eujOSyxWrkf-l1uTz0n^CvxU{;>v zmZ|et78F^0mM+=3-s&BTj@A_tpye^1Gi6ZTfbGJ%3&xM5w;rDIknK4pjbQ)Ky-O}| z{q1RE!n0}Z=i&XZe-vZ-3tV8vX{I;(H8jZ^Dz)u4-GOHw&hrn)Q9Q>=m zc7X562Ol9)NNoZT=<1L9KL%0;A{}47UfmninYu(2%HvyzqimAAO?j46t&5o5DUkA6 zp->cxY?zmf%vQn5x#o$}a7+Us7Mh!hY8RVvIeMi5A0@BLL56IANZ&x+oZwpmvk7QR zU?UG_@JVntg{BaIl%>oc()m9@Ks*z+&Px&?V2qs2DU(#SF$9GIG!^1f8&-ntx0ptR z&*|D}YxhiWsiX5Dm4)&Af5)}sDE0PGn6S|`(AqBqy$d*c@q0eoy&ASdjU#s6X5@P& z#xx=3r_^R($SW~faYe3l*z^(#Md@h6A!ul(kw_Tl7Bhd3Uh8`dSjmjcl=GOg7a!ku z-4WFH;QVk-C>W_}`-~dGYT(NoF!1gvKDym8byaxw1T=K@8%+O51Z%)aKiG^;4)%Up)A5xvtqDRtnn2IajMO*aFwZGtRoYdN9?B0bdlR; z&aGc{ApK3bmcyNv2_y)ytgOrngw6gXjwr^4Qe`M7g~ucfKqv*OL;x9kwjlnjU`Y$U z#NYsJ_fQ3i6$Qf|3+^|?Crw~^1`J251%YYkzQGXg-Qk}57v6XLvQuk& zJFCRLt$_I4Clcl=`gMbu@d*h@w-%asnL6i|uU@|VwFaJJv^*sBu5Vv){8JZ!Z=9GXB@P+N%Mc{XCI)x9u^Ytgo3`5_xkww zJElN>M~f(RM>(dj@dT8NVcP@pmayzwzje==UC*A7cGj*tT7DW_><2-t z0ad0Su9teP<^4Sc0Mw!WiFH}&94K$rIqa@B+t`#aO%4R9@hmdD)?Zx#3e#?AfK;RJ zUS9qUmInrb4n6;Y6~OOb6?F)LaS`YiH}?K8EXtq*UIPDSb4$yi7c8WFIsc^vv??)f z(h&9oC*~j#@RyDZ(2@sCeN5L%vM4qyW2tW6E|+bc!`i%U>LTr}Xrp(qJdq}3P9tw& zt!XCb5}7WxCb@Rrz=#cYt9~~hXT0(9NCXrCDn+1Gjhz$A>MAK|2dB8jnTfvD+CN_m zX8i8|mAJab66PeyqGxsnfYlW!)L_QhefVmE zLsl5Qj}2lx5U3+t5K}||gVLq=OBx)b=9sC~Ne!{{$EuwqnRH4pY=0}%CFtnjK@qZc z=Am9cQ!bK?3g#w1phkiy%tKGBj#wEv_%S?c*h16_O9KCpH?Y6i(YbeR^yhFyI(zNp zbl3POwABt(J}yYE^O3ub^`P>z;l!z1mdm9`fJ(7RHxH9s3g>80uamY{@ zDZ)`OY*dCkiE2P%-?v;Bwv_p=WvziJ*GJu+g+G|l`(kC5fG1DSaI*lP5u;#>5jMNp z%MG+Yn$E0S*3hDquDfIp6*Zp)%YO|lsYZM9yK~FOi#uizqumQ#{kJanDae{r*RPVZ z6#gk2jM=vvm<#UGkh)xCVQLx&krnPhSSbmqf_=qZbqQjgx#?E{ypTTHkR%h#xE&v~ zogarnjc+bw+Duor3a-SUK~N8_v)G4MS0_5H%n0q|IY-0M?$(~H0$%G3jRH8%98;nB zRUKDePmtk>=d;{RuzFWQWT@WFg&k_}86A(dO%tXlwEYM~AoV2((E$G;6YlY70q*{U zAxub*{hCOhFek*y2LPQ?5PKG7oP$viPUVLoC&VV0c#w-$%`#F(`01)@ABq4*;>5Ukc&x(nKO zI4jU6h}zokyftxMW{O@Z;u7L6(JH1p-2kCRvx?G8>9Jeoq4iH}=Z9x_Rt`^Plv`5C zcr^ZG03-Id(DE$|N4%|AeT%b+e|~3MTR#AD!@^dx$HdzseIXwbKt$L+K$6-z)E^8c zL>O3*xhyQOr0Ir4T?!u>r7M)H$&Y5@W5%LYtv=}X?0pNSyWqLVSQG3h^(tySQjll) z^FXvwE*S@zKkvbPMd1r>1V)~ckdKxt;WXML(S0Zao}UQB0zgtDqf;8R`I!*!fJ-F+ zR*?E{VPu2Z7AbxSkCJpwWv8&u1Ir!ovUAWfgFiQm-s*Pt#6y>q>gGl5y5_?dsUe-b zEhuScX=k-$9g2${Kr>!HbcuLn{_5<2&)s8SNO7vCdS^bPJX+`S*Tv@Pb-ebu6K}$o z!N9Gv;&gvve0n^9aG&5y$6OmqD^C1@q8n~=Jkw$It1z_|AL46_Ej`B6Z`utt9i|$V zN*41)h%Uv@+{u#0_;x5%?`l;hXBlMuoO6Y?Zg(btAV3FNQafBGCaJTyjNfCo|67=y zQVGr{p^Eg{`Iu{)YE&?i&Nr)}@N`ZrXms>cV^j=!o>rIcXok}h zvEBn|f!6Nby&rt$mV(;K7-kdupVj@+abf1rU=;-xmzEsu_Yj@Y+1_4KNolIC7!0}q z;(RNusMHTo|G|j@QsXZcW%Ph3_)iQ05^-G^_HS@XZ1|Eu^m}WRu%!rn8JzpTKjX;# z6Q*a+KJ5SU%HRHQq8KdZBZzUnLvd?xbUKyd#8Q?QGThwb;ZM>tq+BtE?f1&JZm%A= z*Zp47^#441_K_)fbZh7Hwzt)nCgA@s(S8(Q!RtUt5yOxv0-Hne1FHG4x_N91(A2SQ z21M;p0&I&I73wt%r4on{Rxiz{RwHt`(H_wb=R~i;)`g<4hoyhXmnPST?zQQWr2s$S zeO|pX81aFVv5wBsQ`KZG%P(wP9LF;`Hdfi~MHXPwz%g6{6=@%B4K|qyVmY_F)gz&w zttt7VBh)<#dcmBBW~o5Mgl+`nx9QrKY?qQ5P5cR5>9mN{!-c)N0ySlL`8(h-kRb1_ zgvUZi?ryQ&nTO@_5l>{}Th-TE+tr>UW;w7N&JVPP)(1q?h}ozc5@_v#{oBb8SCe-I zzGORIGxgt9p)djHK4Mf3+dU1QKzc}U<@f_Li~m-KPfBoadtjgg-7noZOw+xh?;=$qtdL z7OjfV7RJGj4eO*E?8e}#HDIw>%%WJiE%5iI&e3-rYv?qa7njGVBb@ocP=TKq6qzJn zQ~0Xxs9!eluGTRwWgkoTs@S8XRO;<;(pxr2na9v-DpP1w2Gutbh6Ioefe4-?O!I=a zXBwcXX&ZyIM)8WuA&)CHn!890>@!7&yCV)*imbB&RID*S#LN_iUM-MHw>n#?a2q0W z>ZNlf1^26rf*{@N^`1qIA^K6HxB+Fik3x;gyBqYpa zQ4Kp}EAocW7(j;HfDNH1bdwIU%&+gt7h?6UPW0R<5Ffj6=^ao6#)@>7+#Bbo!3FW> z`K46cPnC}|3s&9_vwm(3#y5;4x}@@5*2S**w&EgR=HSm23Oj~YC-YgR<0bY&N9F>6 zYh5pIX1>6i`XwYfUZiapE_MK%nIe-{BgNRD_%E+hh5h=8jdB}3UkkB}zIFPsP4#j2 zCnAOKegb9J2vHgz>RlhLS~u34vXQ6uV@X?(#fdf}W5rczDQr(o4PPZLZ|2?Q!Ard& z>mb70GaTsq7as+DnTHb@;)pI}>I}`y0q?+X-wGkBx3EHt`v~>*O*#(4l-1YMwN#El z<6~4BolwDpAdEEh0{%8C>PVuy&@0DH;sNjSM4{Z3M;FU&n3_r zWwxnLT)*M#VS6@c72h$*Fn7T`ci3}#U6BdvfG=~1MMxi)_iEEPw#c7i)V znbXyJ=Bw4 zXQ{BK4_)xI6;&B9|FV3SYrZ&rJ&Cwb2#%6zl#tYVQxb0})F zzrCx;`-U9m=*JHhR7y5bO)F>K>44+;u$2+~GjNouArD8gijCBei3z7c1@ zbps5DM!=>3e3D~hVZW1yz))2ZFr)%>G7q&7EP#y;9-IlRg^vVU9t-yjd1ok7Vj??D zxf9a_DiYWNlLsJ+EAGhIktd`sGVwX84sX2zl<_v;0F+T1cwGmq*jHFS*98WBm-5Kl zGun0A@mR?)QmC4uCC&X)bs#PmB=e;FW=TU7nr=unOn>8#CFyLR*C_WIhbEg_=(L3- zu)E5|76=PZOE5*RdK;IU>s6E^b5gitH4rTVW|12@I?|?ql@I-4ZjP&%m6|C)4R66N zq;X&wkaGz7&4d_+x43kxm}&6o10dv~w^X9H9oSZYLq=&9M9csGa}4!+8F?Co-6eXA zRkTr$iSM~$?<}4DpX%*su4~4nuQnv6C|dG<_aklEH55r^OB#Oy(dwZLNgr2_h!l07 zOukRsVd}fbzAvSZ;q2V5t@p!JSIL} zRmjnXtsvUI6R>QXbF~iPjZTtb_{~~cS`2O`jdMZm_e;F&ac)!66+MbXD@wO}QGlmw2re2hyS#yYX5*dOhx>~Y!y3s?!OW^m!L&su*4#u|E6^_) ztb^3SfHTx=D^4m5!5*MmLGSVraWwY<%N}6mXHn&>`N5I!`g#r3J$oK8Iz1rh3&=>* z!kdB-xbs8!(&S;TBd z(p+d)A{`A(>ARJp4TLlyTXVlQl0#qT|JBIO7SomAQThE&U`ya@H%7)n+akhtHPy3%5BQ@_j-TV`%I7o01YM$yC>p$I_fv1|#+9SD99RXy*=Q8#QO;I@ z0Q26p3QF)}+U=Tk3yz~2Hoklr*!|2AR_4rhMQaHvGXz)}CgK^Q}Tu@Y)l0+hD_ zaCAldr+V%KFbmyOd}5-t-hG6`wBs)rhcn7QEC>dc?@H~lu}>tY7M8-i3Rmfz*EkPn z*WuZz91xGe1Fp7HYIMRZ@>vD4+*zobXk8pdfDi3)oTN}+#0Fk3Fx~g ze+N1~^a$1}7?um6b-vct)}f{{9IdJL9fL4%0xPv) zU>U^6@cMOwbDzAQ_0CqXO5FqAtzFs^V7T-N2vYmof#qjz`gglqc)VWHW_asf*e{JF zmQF;gWDW*^{_XjZhZnUx&pHHU4143Lz!k&D7*cgzt1-`HCFrnzE>z!$MG0Z@vM@4u zVw^|gJ--rZk+odMhEP}s(%W@tNqj852QouTP3udUQEV&`vpXxKtYT>yX}qspNy zRV67)_-HJ#kPto&>l7GAAtm$y><8g)!Xn@%&TYK9G_ko@|0N)m^X#p09H&6cO+0Se)m|>Yd_|*I9v-d)H0#MJ64V?f_%PTb=sFV4{I+C zd;tu&t+jPTTM5$(LKzAZwF+!4B2do+T%(03L)4Q;ux40`qQ~O9SBBqAPxl}FbQ8{2 zsp>OUgT)vL6bvqY`?g;^d-JjuiJ=0{V~vAV&4LCi8F1aA!3Yl_JX)vqML$G1^5k* z3&+I>>ih4vVyL~2-+=Rv zSsixZs)a?56-AvfJh8UK3gXq3&v6Xy9+a?(w5c`I1+rP9*C)8^jR&Hk02K`hSQraY z4bNmBv97HKUWkXE{5VtZuO1qU3em z<;$~sAe_Ep{^=6vJI-J>5qB#hg@MrIL=O}n>C z!`Vt6@up}Y6+Oh!ATN?6xG7IsKqw^Y?W41usag|B&+CBW%y*NCCn=zC`UD)2VmLG) zk9||bG7w8&iv~g8xL`gDtEAwy^}m*xuRWd(S^*FiU$CifskQEC-=ou~sTV`oo;pv~O!5LFP%vBUeFP8EUTo0oMcm{{H*+HA3?r2&DZRQajjXWnE@DFr4mU zbZe?;t$PuXJm5GYWa`6zQr@jrxw-Wk|E|G~CncFxKkd^Q%Z}{AsR-r)T-g4`w~1&GjE*G__y|eEO7r}y_uf6Qa=IYRr*+MN^)HJ#;s=H{u? z14OE*ArpHo%;vs|fu}Qur2L<}0sqnpwe@HI`#jtjRuSO0IC%QXG?)y5Z(E z&7{a2x>Spbn?Z4u^vWl3n9a@dTXVo8(*ZI&2baDEtX3ZihJIuI@un~*aGv^DV@x@< zt@hQMjJpGCaV~EP>8;WZ*(DJf6=_B;EnK-bDr@@eUdmj2A|E}ed0q&W$FjC4Z*W`R z0_5@Aw{LGq-%w>&x~(_#T3>7AKG%-Dzdkvy5OI6atbF$yQzmDmWApV+BTo zgSoPZqk?DQ;Lf0LS2wjo?K)tL{|>QsTp)^Yjb(vl9^S~;p)w9zt5q$Jj!oD9korJx zr9K`y@8Ig%5`R$Z{ESw>>BDsvv^9BX)Hmh>puV=Buvm3_^eL*O-1;6-&(KLSm8!>J zFhi-XuDvgY8#^>6O8V~Kh#vWr0hZv?cPf5vdJ)WQ_FmtjFL~~&B0>n;=-Q6(%ZMo*XDe_>4lGf-`D{9qPnRSm)kewCQe?OyZ|`<4AK|Gw*bgA z4u1B4;$I#twz~AQ^2@{ipr5&$ru};AAp8}fmDXC^KqM>ch0G-V5$2ooqr==|ad(Ae zJG1Dmfr`6N4nXp9h3Jn^;1PCu#nd@QT{XV%?Iyg*`JATko3g z|I5`(=k49O7MS=syQRS;Z? z#tf*%K`&-a>nlFue-P^wli3tUlR5h9jf0n7T%X7Df)9hM8_j8B3qePY^n*Y5<>}(1 zNOIxx=g+UXJy@eZW^!V2_WR)C#}6w^bqY%lzD>#8i@bLNig#*q&&{d8d+FrUnzf826oZ`mQ? z1@b*`Wwe*9^n(@#VjC0wcauM;zrXtDZuiTM@g02Zyi@g7hSdI-$os!P%Hf7pw2UE+ z;O3fodhLl@C7Q2+@w7CPd3IFgfcr-nn}00~F3&vt^^2kT{46W( z)yYb==MmuU6-dPsn`xnESe+8KskY-2^L7ixo(K0#Gf0s9VU~l6+jX8C5%+4J$AQv* z@!7Y1at;}XZ6E8je_nXZDuen4N}+0i%_I~Kn_F4!yg2*KV#|RTsXZqE2k^f%{_4(= znX8-Z&cIJnp;qzv{-pNN`7VJK8_vaAbIhL#6CU%{Icq+uE)hTV`oDYE86qOgF7Y8&r`ULgwey3bDi^}U%e6CvV-p?K7y>k zbP^RT()F}Ia^%9?ZurVJ1?ik0$$)E^9l7OyH&w4{;m)mH9(C|BW}72E>5IU9y#)3D$w`qTq%OB| z{`bU0&0fCG3W43tObaZwW#fgW0+LjN|QiugA+{>){_qj7m}M_AMoUAmjIx(m&muFz>H=_Pf-a|Fqrq`%Houq5E@*~dVN+PyT# zR*$6Xy+OIEy6fe!B3XoEkLr#@U~jUl9beB}GEx;0rfg5vbQvEG-=OWZh@pHK*&mg$ z)LZwazu(it6ayMOTa*`9H$t|_Kmm!55G_sQ3ijwkN(*GBUN_u=XCV#G4h zvWExXO4QAUE)|%zow)DWTXO#YsCw^stoQ$a{4x@vE}{t8yRu5MLgpoVU-sS{LfI5T z_9!EikzK}xD5GqVh>MFNNp>2eHk~EzQZf`dn6_=t7&actxhK+cblTL*m#lQR7D(A zm(jI~gjtEy0b~gZ=?2p4A9-nYWFI}4Wgxeu7ZW3*V6$p>BPXJvhW0T@PLWJm&MMk= zZeNzhK{ONm*npVwKKtq#&?I7JB?vghUX3lY;#A4)3y|EfFfY5)n4@*}SlCBRsY>ay zZ>|45{s2M4@drBspdgI}zQ{dw1!66v;iv@cv37~QmzYJKoKX6=f15FJueT-tt6iM| z^aXsev*S@#;^N})a;2WIG*yju8&5q?D^Os}B&S$i5arYE7RSRz*I9puBP;m#%KB`V zft{dt<8$Ooj69pS=Cu4%CNYzU=ok&h8TWh?$}J9$EtN>HtsId*&f@beS>@#U%b+vo zd?Jobs*>5qb7zg%9^J)SOu@=WD3Pbi#a3PY9Z;;+;e~-5h@{L)wU5d~bR@cJDC{5) zDxd8sF1A2|ocNUy;ilj3=$X97>%CsH-5fT?d~DW3KoRMovWly|m)2&%{9sZcrI4py*6iW0iEEdk6EDCoHiQ8Vv_)}_}1r}r(^ z(zj-mFocg$d(fF};S3ID+n!S+Ia5ol;CpT%(2Mj|39B;^{|yWgR|nl2o+(x03{;_( zO~aNIb{|g~i%if&Oj_ht!Wa?~Vp^+eF{Z0|)ENZ2!4p)f9sOQ~apE_QpSrfO!0Ecb zW&H&f4wo!mg9$!8l`?s0di{ANTH<6B4Jy;bwZP zZVW_fNmXKV;W0hRXGp^>jf@=cVbruWG*(}(&z_VD^3%|Wx3n+bl|G$SEv@$cyN>X70wS5TVT13HrvVe^o4u0qQ+cAs%{ny7?1GjW4FSAkd+ZJWS zvn<;}wG~HM(Kinh-q10v(9kemyAYwnjNu>L|LTA5ICWXSVU+dDJH20zoj8NKq2Yc} zt?%rHVnD z&ty0Q_W9v2E1`Fn?JIp7wBL8QI=fePF<31utptU<*=#sm^}PKl1WaIm)dfe;MFzcz zeJzQfaB?7tq86qYc2i9v(k#*?IerRL{4sZpJ%1SEeC5g0nQwZUxtHy|1#<9Rc4Ca| z5kt!S$50C7`%dI2!pUcjcEZ?fWA-PpHi~@TymNmBu}_*}e>82rS2-V0QdyLq6ep6q ze}!(G=)aMofRvaP!(RDz!9RD1Ctb64M#0#)$%gK0LddFkltlhOM3n7 z10k0JB001ge{#>lSA7nts2)T5C~Kf4@M>iFOgI<+TKuR&Zk6m9KaeRlzgV10F{{c}=UdNIL<1mm zlv)yRkp_iu*SP62^c5~H0(6wcIeu7y^uGB`vn-Z8Oc8_@1b)wSOkfasE2&15sd^`O zeqWYd*^4S#j!Sw*oj<0Hp&(tRHP%4Z@K_|IQn0v44AwInTEa-0wp2aW(D!kiE9MbNuK}$E+5v zq2ZXkHXoheotk`+j||k&I&_^_BF+>!b`)DqZ``>nOAjm$Y&3kSY34R}Lk|wugk+Cw zn3YQPW2s%;S1jMf^iV#)x@O;^MCHzpj*gmpb<%?^^0xG#K=xeax^~KyhLX~X7}-XZ z^1zn0y&RdREPR$0TKR1PMbRadb*q+xhs!`#4z&zk9SzDjtKd{npx`u)P7zmjwl`2w zuG+iE5oN8aNKa1>9F#TK5KBO|3mbU}shE+WA<|BqHTy@NPKhNaM~A_+GK`vrh=WF1 zr=zRNnu}PGOiq#Co+q7BmtPBjYeP!ZaHfxb^qGr6hd*BZ2>H3TDenG>95vw-sFyqM zn;P({_4xbCOLwjt!wwHg4?|+FA=MYm2ap7&=Q)n>l=lgPA=`iO+sSq?Vjm_R{Z2f8 zu@PVbvm1wS>%%qG;sYVwJGyHBwk59xJXTQZA6ZdpmCc2g$TGfJoSR+u$zJZ$}R z@UtNCazj07sXqGmu37H4gg;)%@!-*GU>K>>(XZ@kWkrp$3Ol~Fy5G+Fr^>T6#Ebd9 z_3!Vdo|nvC{sTRGWK|NTxN>iC--6DCJz}_TC)k`LVYaNS3{J2YP_Lph2IpgXc7m6e zaaT-F@vl_5$|hfEFh4T_uBO8;XR-_x834P1K!+2MmwL+-KNSu5U?__^vCx({7@5ac%B-uR6)mtcjo|1s~+2ml~S&hG9q z(69tb{|I~A{#@IJ^a*cY<27&Pf zud1R~1o!A*td|ZQ%}}9QDzsyRa9-#sk4<7P*{`1sXyn39wORb2)d-ls{ekDGh1`Fe zt9LGCO|VFEV!|?HF8!!wyLH;4+Kl{Zo#;eYl|rAEa{+ZNnmAquJ4tG!7?&TN8RG;w znAZf#>3`;~7ycv_f~MwFAIcE~M` z%yuQPO^5CTe>9pXeYk};Q;E48G9`|_@m}8@fUy=;ILt5jYofSzR^wLLf=UeV>fQr6 zO3P@-HhKYaBK$PAq!QgrKmdN&F8ryN8{xT^LM9*FU|TNMtT*FC904|m4r8>y02aJR zQfy!v7Ccd4VBb%0Edt{A$?onP@3~8i1$NHv&i>ntj-HKk54X1yAW+W0&`?<*;cHLo z)b`+g?lCU#Y)zvi&dao=cNDC(?T)`T({Wl;cJW(ZnLwa3N5Bt)V|G?{wBncJQ4c=G z;)cSUaGJvcvl8#;H(SB8But z&rQeg&!0a(CM11S?iyO>);XyI)yOH1KIxk3F-1FD@|0UdC=OJuE(UWARw;tdU)q3V z7%nMY%>M7bO@rX+hDlu$6MwitG&6+XoRW697uK?NU&rb8`Pj-sR2x;l8%`I?s2H7| zlFKV|ifERvp0RLswNm}zh26Qjv5CfB@wUq`oa0yUVVFkPaBf+PSkwHD< zj(NcW6WXD$QLe|~wsd7!?fk62=nAAa%_c~J@yUn(P}J&F3G0!68zT;-@)Cly#lZl8 zI{<&e_Tq95#!*m!MolnXh)(tOJ0Wd*+}gglZ5m^~gy_Tw9v^Je73Uc=%S3QHgUYy; zHz)(XNU&amo`2I$G6y=4i44BjxS5**dfqQ;uBZbqWM|wqQ3m3UBA$r^pP6T&=hUO`k^?k2Stg|h++wMq7N`)M~ znnv0cST@GYjtjht;mPiA#dv(08J{iuxH#$YY8ATG&+xeUcJU1@S0HN&1|?Wjv$j{} zO5OeebNwD%G=XhI$G85QLAS{NH-pa3YVIB|+s27w`HO7mBWHevzWy_3WI=J_7+F{T z>yk)x#lZIau6}E}I`IY!Kit-bZAO^6joqfE2}13u>#Mkr@bBVs4(?_2+Oa;qDl|q= zyGwqIR&9~}jGoY8n+liU5u>ec=?L%|fZO_IVgk!iBl<~vf9|yP`%5>a)5{b&zA53W z8KZRQ2s4^7xZ-!?Z+@)GDP7@yQrHI6Lqu*ewgXa_NvR0~X4itdY}_*ZYUrfTdT>wE zDo!v|USVexjuei2i^SakTK@;GEBGVbWs9C2-?K=K`C0GAB<2#gF8!jc%mvB}ta}z9 zx@u!Lh#@L0NwWxtzu7|`t^LXFo3ShY9L+I`c4Z|2${SXfArO^rc;`Sk7J2xU7R{26 z-f{1EyvT4fstMQR@?9}GckWy+;9Yu}*X*^Ve{CWnQQ-I(CUKE}>hqQp8 zF51ogWAp>AbtxDZ0!z96UBv`M{IAtnuYU50JTu6Gt}4yJfs~ZQ(1nY`ee3$4^}+kB z{(O%H{c}}Rqo`2@a$I)xcPGv~s+yK3R@@3=RO#E(nw8KzR(e?c|N(X8QXD0D>9;LAGW82jVv1 ze#S-QB?^tAHs#kLsntcX`>+eohBQ719C6-DGkQA-0Ok&r{B%P$=(a(PKj5Ey`caoRXiMTN^pi$!tl{Q6n@1KbQ z(=r4&cL1LyjeDlDsK%9RQu(fUJ=4tD`*dq?we{#vU{lhmtEYKxBH_q^xNneY?FLbg zMFFzfxcd5BpJ6o_mY0`-(T1S5&H5?-Haaq$|0|-uGipp2?5WLG?m6hK6i$Py$h61) zB&Y{v*zf66QpAf;T~K9XV?#YL5N;qPlA|=yF)6K!EimS%Kl2tOIjmbT_qNZ=NTy>% zggH{!=(|B<;Nk8%iakMFf1<@{@LNh@Pf}0NuV23q(bZ+Aq%>XEoXbO=n?F+CsHh1B zKh<{f^t1#*9+EBC0sRovd?Xzfpg6+Bgv;dMtIE&JO-+^RZZ8&PlMO35 z>)Hf~uhDS$1_jApV-2p- zsJV+Me)G@$d^7vHwt;!=&O$RVOJxCIiH)UHj7zVv;X|YH9SSmOjM2nTbYlrsLogtq zSD)}C7%(d(pZ!gR0I7$N>iuqhQ_W94f6(v28DF^lKM#Vy46z`BBj5q$J+SFvA~Ebb zt_F^5HA8U(i>|_*rQI;AIM{O421x$n{Gxe#55mQ=xXh#wNUXZsOK%au8`r&_X3M7Y z1>7a2{VoZXy}9$Z{d}JX&gZnk9!)+Z0bNIL}_ z#M2GZc|(>uoIjo{DX-MS5-#0gSCqXVy}9*qb#+y_R+ln^X7v-hxLcfP$xszd4POH_ zqo^HlB3ssYB^??KPWKhwG`03WeH%a<#5TsRHzo4KSy^DT0ord2k_sx4%aN4 zno&HS=cL|p(5LE>Ma z?|eY+l4ZcU5zW!8L^{T~C}~JIb@V#XWhOgYnL<>UoMIcQ&1w9klZ|bhp$qh%NTTP` z@^Uc*Kbx0t=WnC3vrm1Ox?e+x^Wq&<6VY9o597q;`CmJ6#O?O3dz34s=9BaYVLhF_cf&_Pg``c?)RO z%dwtjx4z=^K~!7n6ioH>N;EO~Pog^dLG?|9iW?GtnUV>Z3zE1Ei{)p!fWn<7@^Bq= z;OHWd;PB?==70(Varr)y8wa8=WgUG!x|K4sOSfTLB!2ZOtIr2{;P6ydR7B`b2j^dZ zYnbKT@Q!;nH-)oO+~wFuxZ=zb{4fG8-Y%VQIfJ?wbz2HXY;^J*74O_CbE+U2aWS586_13-P=_8Q(M-y>+2(5T!dU{D&o9o zatfMobOst{?Vvo!Tj`^x_c2-J{58;v7Md`jD&CTtcA4-r6}k(kbnwMyWoI9OEoBQx zyWs1>F6#>zn3y;hkfiB?rtBriC=hBY5eXU0^L>Udn>Ci}!?lO4Q>%u!0@I>_E*TiO z58-*TVAca0GVoP&6F*^J`?TJFyX}-dGp9~Vk`%OE?`3vAsipFcj*h5lbqUn7>=}zk zo$pJLd3s@fH~ow z0ytZi>vKl&Ag~k(KSn9vDI$+4ty_CtYu&Eg&O=}5M$)1oWKT*&oJo-!(Q|eKMgcex zK%aJl)|I&%#Wv>`de77g;E4TK*;!dglLKP0*O0dG{Q3Kx;Bs@Ui8jCeyaQ6EAPU6Y z$*Jm@&hks#($e;y?d+0}&py41lq(AhcfeE&$uxa#T&;k~#1vIj^!97lOnX=u@1d2F zMR+dJMNzYC|9TNR3#d4_y?Zg2k2g?mJbbk5H~Vm7%Rqr{`1IYc65D!juC^Xl(hC{_ z{3BNTS-Bt%9~CZ>)JZy?vN=*kM26y$*FU#jm>$b%U}<>@1z#mF+#jcTw}lbSRc@iI zI=^~!N-(eGxQR=FSrS}tYZ0e4Gp@KkeBk;?hKu@Fq=Gf?qfg%NF2W4B1cB0@$|F}D zR@#dGhw;utoPOT4RQ7l7-nq-vf@~NP5?R!0Yl~`XbXA9@@Y~-~H$myO`QgT?+rGa3 z-0tt3sQY!8?|V5J>p7p?+t&2J{a9LxZ7<2M*_b{$+_&w9jx;foMmwp>r2yYl)VK?G z`Uh-au8N|SN*6F!$l6g>20HwtC@R>uLcG0UfV#eTrLTXiQ_5PVzKtU*y!XiNP9A;v z^5sHZ{$*d~zYOFFSw!8DkbYTJDR>81$kM+O`^0n=6cPsK0$tloxM`@TC$ueZuLp{37_vjt{ zTVfO)|Wq{$HC~04xYJ`|^B#9UfbX`Nkb$GE__eNg; zvwu~8=yNY3MJW3LkfKt2e0;P1;19;;NpZi9Eifx49W!fNxMT8OlnPM6-1YY#iEDKUflD63~; zprmR|*X31VL$3nA6vVTV4$AD91y2X?7Y$=w?E@z>FZ2iI$pKD?3{nK3&Du~93V;RJHXq6I$)oO)7X1ybEh+v2={DkI!o$QUH#)2Jm<+Li%a61muhI3a`qytjBxa1d+&mBGM}x!FM%P?s&EK1j!>noq<~d z)QSIhV50Yr%8}M?-K)?v@J^uVBx1MslQR*As}E>NR4rwTG+XMdPsOX%d`F06lbYS6 zD3pBKfE^h%V-UgqQIs_~dB~UI1G!H4TBJOts`%+Bp-@;kXa&sG*y^4oVY0=EC|(AQ z5U5trIw`p(9s!Y}ublj)OX~jN5h$aVtHT3Nte~KvxmhNb168&8q=w+;=r|92qTot z>fF5ktMqg&;eyztzXlhd+F1=z<*QfUJ(3lgCMwdWQ^J?ObE`Nf7;RHDoVg`?dixr* z0a8*@?ZS2r1@U-HsWDoOJzk`ZYFj{2wNqN3O!FAO)*VAjJa%k!6aXX$iTPGP=@GcM zSX{vOw#He1t{|V8m0B6xUDhZ-Vx@0nWCUmgu#3QHHWZ3d@VwMC0i25h0v6$(L<$-# zLju9fH(=&Hvs9#eiB^%WRO>fT+k#NdV=Wyw3DcPr^xrYje>NVqf*Pag5eC#)C-2WT z&x-!L@Lx~vJjr@rlwN3PBcG3hBfFM>$8V3d{`m!K2W+dg49N-FE+;E=N(K>4I6;`C zW}bpfzgj^77OBgcnl9S8a@M#K+vs9F`W9Natfh0Lmzy%uOY0ok&Nh0p%sTytr>{Jwxm(Q zU3^93|K#n-TJG&sGVKLNvh7&yH z#3W*(s_ZaU>hvHIv|q?Q01xaFJO$lSeU3}FoEh{R^|Q$Fb1%xp9){@CDAU?!xQ$(~y{BAk7469c9i#wYUcG z_Fw#B>g?YJ<>Xxa)Ldxj?8We5a7x#g%>&Pjm}|E@V5DuR{M2T~7op0RgknHb)n2j3 zsI@(bmnWkoC7*CYRf*;q?16iyZy$g0%`9pD95vpUe3aEOMPWHrk#6@@cbL^i4MtJX zadOdFZ`}S2xOpn@%lz}94R%}8JMO20cRv-gs5&bxQY+cl+sGaL5j4DDgykdx3q=K@ zLZYN3Qc4msRKBo_hqFbajnYxbp`d`kTfQ{52U5;2Y*FO2wY;=<`8EAhxMul0T$}^u zIv;twT<-!T`FOaHs#9g`jUu;qK_as0`4VRU7fjc!pMVYm6tTPExt3BMS@FdxT^X{oF^RTf}>JX+XFDrW~VGvR~a7JCM0AA;RhLq0w=OW0Xl1?E` zwCl-zlr}jhKR59?TZS++Jfira2?hl^E~?sQR;>WtJ5d9`irj+PcyId8>NE@)ZlhX( zw}G6kIBf5ESh-ywmKyRnQyl8E^GBr5MEpTQ_a~`?m?A``i&(xQazk(-dN7r7i%XAqC3xMOYWRYF&1V6Y-OiW+NsM zzL&FkBO(G-fy3;5tn72x?*Q}_CR1;)9D-|)NN)EZu6o)Wl$>^TO=!EFm7E-LLESL6 zTC~Y7-VTrL_A)co%kH&{K+Aa3VTa_s!7650)$@GadzQH6EpSX;T{nyr#fqW>Wb z+ehe6T{-pn+d0xgn=jAU!XwB_(p=o!%w9XKUuO+ifT_G{n4RQSLuXNxkL^t~sUb6N zcnL&8AWlICdEr;QOVXg+}!s`xjFpJzN)z9ELi9$-?(uv zI1QhLQB`It05HID%HJ;{i#C9D6pmcef{VSmxlu_jiR6 zeb0Z~Lxox9OIX^+8|mwh%kFW#rmas2du8pZo%Ay(^mjDPa4M#=h`aN_#C9l2zgxxZ za8=0cz|~bQze$bOT?KME6qS|upoW5?JcprIpvpdzXY)FYJu+90O1BfXhf~M%3kR~v z-I#h$CkKG;9Clv34&ccOL=J-?Z~1H2ZdA|a60ly7+Y8VP;B(*&RuAY5oLR)>ud$IJ zsazR|3*yrEKVL3$Lm)j1j>os&)cs$}j;;KlIzT}R7sMR1eiBCXHx*8D> zFS@avD3A;X!G<3U;4UT1dK-*v|KVkQH%)z?1a%T#Xav!MMqCCvIyDsntD+0WRZkw3 zd9Q>a{B~GX$zV6qUj*4h-EG#_T3d%D=uf~&mxodig)BtTXWo4Fx5Nf_)D0tO*DPlz zK0JHQJA--vHyZ^-0x?`d0H@MYlj!_6Lz)qTg`#9}G3oScXvQ!C>Yhk{))iqz9j>CS z;AxB%%x#beFMIH_J@MLi2B|C2>YJY$G>Hd%=kPBq6QjF?DdZI0vvCBrC)V{@`64|1 z^l%GlgEfFGwX@?vlsI48)Ss!qL|rU6S1g@lZPTPDR=}<9Y18`G4G&zr2>TspSJy$i z8pT2!2M0-%1fzmoq=K>{-fjHO@bb!vS-sEVz0LEFk2(%~nZ{1jBvqY4#b%=B>cqqf zhk;POxhpM}2y|EQP?Lt{@jf+^gTav9$CM1sSL1s(DxZIbegcfXE|@p@yt#V}WJ$5J z64?lyEC`qa*Wq^njlvj!0hzbGdR4Jy8ah?iYNI9Y{QLrlJ9jz;zLFa-4#3Fj#e8CU z-43sOkBE(jgA^slUZ{&>=kCPit@ z@`1PU_OCbB>SqfEqG>phix5`kwKAAZm|rEnXV?Nkay>V;EMX_Xy(ARcF<8=qA)^2TOYhJKv)j;m=nn7eUtD=j=s&r`qm@U>N%rqJMgCZt6OT(L<1Ei(nUSI?G$*Wt9e^sfH zth?XuaX>XgyQ(S|zIpR~(wlq0@HOP(5+e~M!iqhc(LK*S3;=9pbG0;^@B9u|YHu7f z`0`kA-ZD4uugEt};!Cu===Y3MR3SqMk_=tIh6F%q-98)1vLyVz3Dx1Zd}HUjA?js( z^Y(=6(eL@|$Obauy`~nXK4espu71gfBgtE50cOp*IzWp{A;$N;NH?>dx%ogp^w|0N zHnpwwTcoK0GJ_;x@Su<{32}sk^($qhLd`{RDayVc`Ufi3d&%VrkYtbT1n+-pI4Mxq zycwN=De6jKalL=#5Ui|zNo$c4b;@sdS)9)#O=0Wp0FG=Fqw09_FJ1B(wdpDz7_V5m z*M$J#gpn8iYHE^X+I9&p5N~^0TuPphcnaz>vQGybicmnd`|Q~>&IAb?7_(mSdX6N^ zDI(1c=qERJ4>T_|0w@54GCUwR%|<5zTa9r}L&(ysQz*m>n3da_O8;X>9KAFQ_;L-gQ&^wR!FA^;q6M?_Rl(v+R!^Qi1YKPxE`>sNbtxCB7T>aCod7}Jjr z$&CBSj)i?yse~_ou=(e~C{pJzdo2|rcq}@e#QU%qmBh{c8Qop#SZuZq+ng&?bUjC(G)*4M5CmGCWS^c9TRCi zJ~DC{SfjA`eFTS6Jd|xQSqnSiemzhi9rmv}bbyj;=1T7(QwMaBnT^_fr1D?(!`Jo| ziH}jpE0PkUwFM*VPfuqEQ&nDA-n9@=C8$)?c{n>a0v-tZ--)TIT!#BZY&xo`@xh*J zFK0QU*Y?48V+_Fta4xXx1Opq3SAOn726N-*Va?L`FBJN%-12Y<<~d;D?pgah2#c^w8^Vx;CH$JW;`)6`b|?4M4-Xf& zrOD!40^40(OcMFsG=p-|(8ti1f4WIsuX8Ap>LM& zT;0ypufx5l-Mg!&kE3j3_2O1~S7dkjTl32{Mju%!^Sk|1CY}`=aGn4TT{vBV*!*8i z;>Zl&dN|-|dFRh=SA2H9Fqho)PQ3M^dJ#Q|=a6b*=R4Fr-LmJ;e;_T%x1<|T`7^Fj z-4OJ`y3=3^Vq@|8g4q}?!Os()Hs+a*%zEaI#q`DYmGzaiZ3YjXc>RPUwX&il?(IUg z%K2BjLg1b$&YhWiM(W->heWKp8=7=CXlnB{#OGMTvxVxUKra7HZBcD8FqbYRX*{8H zc%p?=o0+{+AmM~{hS0ZmzM6^h<}sjWOa&}g0&L$fhItku54zJ#j=6t)3Z6at4lq1} zu$5e*VWn}k4R}|xc9Fk3B?WfS1YX(o7~o*Th9&>OrKRS8sk1=a$niA|6gO0#D)VR%M99EQXBF@7%D5?Rdl;8HPr*(TrusYAu}+Q4 z#=+Ld>sqb2B?|`qT*7d_Jxa++e zA2-|Bu>Ke-@Cl+~genG$BTG=o6c|8LaSh7qTVX`3G1(zL0@jx~mflE_0|2(!XgF{l z-p!T8wjwYdhs1)b4gtV8Un#hikStK&qo}^Mt-+VC4yeis3OqO95F4N zxTa*y-aijIFL~#=z!3Jl(7@e|@)wPJt8?!J1qEG}mUQI>k`qC&Mk$x3FhNiZXD!s@ zSG+){Ajd3g(_vs_eg(R9Xe=iNs)@b6mRvmIT70IJ*5P>cYX!6)MM+_8REsyUuBVlg z#mUg^!npSXW=60!w4_t`-Qt)pmD6o9kD+W)c@DcpPLm|3~ zb1VM3NmY2gA{+b59CuoTR2lH(U(^@XGT+Uu$nl!`Gk3%KcMTDaKr)2!+|}fO)XZOV zTlgbsW>!sPDS!X^!PDY$1cUGlUN!}Sr|oe7nf6q!@988yG=u8_VC{vXfGJL-L?iIS zwv!r~6gnLhxHkV=E2^yh$3qYD5q6_Zb?~Blc}bG`7)1&WG^hJNnr{!Kbmo|wYxliY zWRq85BP^)cX8$BgD$(X+OXihf@2N7xFgoy)QV@sf3;4n=0;=XEz;Fcf4G6T(7kbk! zOsIy3zoB$*LkmWR`LVkeq>EyiD&Nr6S(u-*&y9APqg+f-liXRI2NgWfM9+)fiJn)p zjbkHjkG3k#=e%o(;kW1IsWgA((97hhXzf&R9mJH%rVX5^%U8rN`On6m5PJR3YF1s* zOU;4Dm-`CR1H!Kv#%7WT^~`OWH$DbFmI&yKV957@o$EV0QNsir>pSy&sj$owyFq~} zueM|+(-XD5Uq5_EYt1a^Anq1{7PrDN?`s5BUFn)=P;$+|6eR%TFD8}uSLqt33`Kv- zmRpybWco&MURXt3?z=h4$h*1|4t3s{0ZiT1&B+Q+e|`aji1m)sP^0m>E^!p?ACybC zeF|e{XS=}mqveFm*wNC4s~5bkdVTmKqvGU6?v|4(suFB_PBAB!94+8G6NIqQi|m zneaQ8w~&n%AJRkBCG1M_><+dljrERvk^)EhslApLbufTP0Zofn^YJ(k6cj^oCp#h( z2QGwA7;nU<=!)2Q3DdAoWbSlTQ7a$gbBU|gjp3k>$sE@kv0j~zkVjK7j0@Y0Sd{7u zAc7!!TqP+3d8Bp0*Ni&$d;p7I|JhS0|DohXr$Y0Oj;UTiw-kUuN*Z>>bDRMYFU0NaM?| z_iW2&^lZz|V^^b{uij8ZPyw;b{`W$Sz!LC)w3;bF=d~BGw{96!h z>StW!!}715j)^_p8$YBGA1~DM^Q)jx>o6YgkXHX)Sv(GvUt)Yli=sa(UOb9$C*0FV z1eX>@PC*e)O_6okc^JC?j~_mO-Z{m_x%vL2{!ZUyQKo#S%dHk(6ly$VpX+{_DlIM3 z#d`hq`oLLJ&xG&aRBdmXyPLO%MVT3Cx?Us|VG48?k0K?0LPSQ)wRLDUS~dy*Z4|X= z3fiz^Wo0QScqo5zeyaM;ItP0+BPqLaEe|^z5t_-$7O<9N-5Mg4q0Y*#_rlMoDlGmZ zTO`F}JEc3pto7%3e?8x^@3teN%gHA`M)bs*gUwW7oe!^E>(DVEaw41cAHux7RzxZ< zP}iVElmZ})?Ps0t_PSV@H5~1NNObNRh`-ddQn={ak|KH)ocCU{OwmWpeC>RINRheK zAL8oj2&`{3@7S`OM3LY9^3c>{G5Hf23Mfy&Abpnoqb{3J7X{Lfu^n9*nNEgVa0%`B zd>OXB&$10f_5AG~N&q2J=UuO7}lgXM6)OJ8*Y z1r1FSIXe8!Gc?^V3$E!+X!4eqfSA0$@@lZ6{p9{g3@=bGACbBTpIy5|=e>S}LM3NV z(}v5F-Q%mmg^M>DxZ3Y8_?Pq6G@sz+reH5~b$Jgud*8K+K=&Ef$e>&|a)CYt_7Ua% z+_mGfOtw@c#IE(G?yS!>MC(!q)OjaOq5(*!$lIak%BN%Y5|_?&r)`aAL{?(j-`8!mtlYHRPnh zq+#TFrmofu)X}gc^GtjQCaDLoPN}oT|2rB6sd}|`{k!FQYB#yZ=>gb!f~Xv`if79@ zOqH_h@S|nMCh9!*W^^xcGg(!=Ju}W76Dmx}x!7ym*~j-Lg%O9(^yvgOSx^uA{qa_6 z9)*nbroQ=O?gdyl(v4pB%&d#0TD{wd^dNVK5_ivoH!wGgWRYnO+!5cG*L762VGn|umHeU&?VpJ zE8NmAp-E1n623=7?RHs|oYt@Ap-kd{1v2i_kiG%NJc7X>)Om24>`7vuyH*Is3f{mT zMi!7V8Yi29-sd=wHCpiH-KrOis;xVzLCjUuzre@s{hYT{<2OWS0R}w?zF={2#hefs zt`3AHU`>_1c(L|Z>mwskeizvq%Lb*nI!=xaG0@Bk_sw}DNXrSK*4L$8r%BYcuripG zpFw#vjU|inL&GL1Ml>QI2B^Hprh3d-E@9RfBjWbEs`kCCV2mfaiPNCM)YP={(?bSY>v=`p?AyKlWK_h@^cJC) zqh=N9PtDbxDC>#l({?II&Lnrg#4B7Vx>)2XWL_6wU>Z0HkLS!qi=Z``oq?P{6}l+h zzP1xMank6!8H6fPWwFVuWb#OKSjM~guM%0p)(4D^kNx2jC62oak)|nlXrY6Qo_=sL zUs&q%^<#8E;V$l@P^zjCTouFd{cRT_N-9cly`{9FHG_vR zxL=1bAW#l)7b-k`l13Rccv3qypU+SrA>UZ3kAW=PLmfYwE$x-ffl=(rfDo=}K(0Xb z0Q?}FRyVb!_lh(U`7qrQ9EekN4F+!2zjSc51os*^PzWFB$50B=3&AK4EB^OYaN!`9 z1i&-Z0&(r%tFqy5OBhY)vi!F4g+(xsajMF>o#pn_ZX3x?gLnfut=;F0{s=_{G!4VE z;RDta#OQpsnu7KMK3di2C+TG0pSDK@|9L$)Huj4~!T4j|l~^8uZ?DP%qm4~;uKi<0 z!g1Hy)tgJv?&goKG}(`s=Gtu*SJ|a!3(bOti6p23Y7!M|)#%gP1YYtW`c6N|RP@^u z(szI>rET?ufJaED{t9349(v8LZU;*PD3)kagAeGThvqZ z%rR4`0SX;KdL?V-@+Mi|>0SKolTrs&M2E-OZ0MA%>3B3Jb6zJ$@FiTmA}-z_uFfGR zjAas5GMJ>(iVllb9X=7%+SGK8<}{6ex2a>C4u)GR380~EnYGRN;EklrL#92!f>{Z& zwzi#ke53+(?kkQSg~ATlkfPy}@cqRKdQff?pZFSk68wmtK9`yB)RV>SEn{>42> zFKKdJ?P92;L;3mnRvNc#0O=!GMdf&MQZDHiiCFhLB}3RwuR>eFl(!D)ltX?R>Y0?p z94i9fBqyZObYYy8Sz0J?I4@e;;%SNc8GN0p9jM714#mT~6ZRZ|zWXVew|33)WPbrK z7&lWrKV5f7xYx!Pdy>9vz0+|lGj!PghYT8|+1EqKtVVpT*px^2_8 z2s~?iDsT#Nw8W^Z9utUMQU!FDnU1+84IaTy(H!|~)@jNd?22D@JGW2@T#CdfF2w@h z3VjCU%$wg^|4a`SuUxNtUXR~?59TRs&V+Vul0NGUmO^K)#dPJea3~vo}T&` zRx~3U%kL1hohajl9RI-0M@_+*HTtTibbf$abY=>J@a<=B6_@|!}Ec@8{)`1AHZ%?C8O zfT$mF{`VZ29Y6m{_$h$4H|<@|#%76SRuEmHgTqeNhH{$RAGi=nRq(;donFI=%x>8~ zE*%-L=;=9xeny>S^6M+*&0B928_vARv1$@%MWOzXY2Hm(xTuD8jP zFv`^?>tf%PZP^K^RvS7={5S14i8>S2EAQLPcKDLZ`>bL(-ONEZ**J_>cTaCoQDFEIWc*VvL?CrrS}V!QN+C_*ckZdMNCnW62?`372?)yY zryF)=YW8@m)=C#8DUSj0`$?xqwe!h@$|sKa+k@os(O@9felj$=#X&@-9YZTVbc_uz>e zMt3)Xa8uXx-n>5|*?~UXA~0TJ@gwhm#S0i>T@mW|^MJ3_-J$#0)0Zr_>p>t3V$lsr0>|p3&waNfP+#EN2j8k2 zT1MtDT<-?8TwU^VO9T_LL+D}_hf*NL9elN>7K;Mvy8$N{{TQwerwM4lf4(|&BYs7* zocH$Azaz`rQ>>pwIZ|7niU>1_TNNgO3Dm3I@2!`wUIi5$j{>_YC412m8!egfG_Ap% z!Y!N1x*_rVx~`RRCkup4b&?0q7V^55xt_}NMOuXNvWg2@~eh-FQ`+CO1%QLlY6`MV|nmkpUV} zpDhIoIMyQTRG*#63AeH^Jl55HT$}&imGvg9xlpDgNCM`(VRHe9wic+z^v%sz_d`-v z8pTBO(&bMlk9cU(DZ!&DD6j?7R3>rv4!gV3$!NQAzM>WD-W)>%gJbf*aZ;m}8m}gu z-bp1XD=UY%DB)Y*D-MfSLEASW@HOe|;s= zn_22Bf=C0w;`X24csw5QRJr}fvj4JR%b6H6;~M)`DM8jQT1cDj?%16^g|cS-5X zZBgi4vsyoQJ-yUs6_l#J>bT+BF5al&nR*}>4RE=Ehb)gV;iHQ{n?4?>0_FkzG3*1@`tJ0izn6D$q68|saL_qb9XlqSX0eYDyWCw z$RF1Nrl20#sdJ>!yU(RXYw&zrY?O3&OTImxv-$4qoO>3?; z0Qg6k=j3b)^orH&r`}OzN$>~)j_OpTTes!G*R$Y%>MfKuJANq|I+8yk*#kcgQjkz6 z2q;>pi>WLnDT9j$VN(XKf(e%( zCH`8j80_h}lXMLo)qD{prKOOHT$M&kV_OtP6cds3_EGLyV2fjS0m%%|z!1hXU+fbu z(nrTletf&c9iqlR2e=J*z};$myvnTg`tjrelPEiJ{!E9z$wcok^=^x2opYrxY{+4T zS2}BsJNmN^4p$Qq0~?Z+s!g*lr$b#EpE*w+NKH&$eLg)hM3_-ybXCeXj!)AKNWq+X zD|rc7=-z+V{_xD~#?S@IhL$xPtZ(N(-TGK6cZakmi<$;&&fIoMo^Qgr zQYxcP9Lw~|5({#-7E2wIq2b|;y|PF)bn6Aob2P+vAsjD!StY$Hv?j@=*WEm{<7!qeGlxjd|%1r>6Ya z)c;c6JKzU=t#AF@6mr-U>lVrH{~Hy?7-uaW6>m)v!4!!7o8$U#64G=;ihJ1pmV2TUEVmWVbmAv2%2MfWymZkrO6{o4n`xVDqT()T*=YTg2SCX}rUzVhO#1apq`9BlNvM&76F` z*^yx)O+m}fP0WfKrzRy;V3L!=yF7?aiH@k^2C-J@2t*WuqHqP2LDiv0f7H|iccY)? z#1u_V$T}A{G1(fvz&1O7B(tg?QzAoMc1zM$WiP6F)HA^XrW!%M_+`Del$S1ZlDO7JTWKX*8$q< zbO5h>w2Z2c^#{GbHopb9hokIfCc;ws+j|6}|MnjJ4!0~z8DCeIuFt5PH)(couh#io zcAwm^N7p^9+nZ!zwRKZFc!w6FztCZgg=m!zY zFH6h3o3=u&%Q-8An_S;FvS_Ncds>^_O!U+rtR3&MdQcl#Bi>I{^nC}oVCCh&W^fu+ z=F8N&{e8(aOsRU@gPfvlSr7OH-H9w>JUN<-wsATrsy5WzypTPbZu+7^wx=MsmB=v; zP_P0`w|w(ys4NbqA}F0;^Wr)3l?*TC*AFwE7w|l{eMZ53q#9gcrb@c2Wzg$D1H6%V zZYeMu(UgIK8MFp!sXXRDFKpKTpM_rFnZHl}rhgcZSVLXIMeOT^@O{>v+jGIwSKT7m z%D=J`aU_jyR*W2TqL-rkMlrcH5XKj)vCd<-KEkh;_&8Y6SK|tei5eY^wUMK3S|EES z5(m?0rrC)hCnC2304dfs!p8kF5k}3ot`5@F0Y;{5N28+o7Vm%duYO^cRZ&)UPSj3S zJiG2*+38m$pNB-B(!Zfhax2m$m8(y&S2K4I2QKMX*nflE193Sz$t2#t`Pw6yScX=4 zRR&8WLemm20!%^Ai-G0M%@4(% z#5Y7p#d9>Za+;>WUA(;96@-R}Hs=G130U{q`refn1XPXJO3=g^b%v-55ma~6*8GnG zwk;87Dnu1dAeiJPf#RwA)kgO8!L$7Qd=+)?#(#yq7G?18fu_3)j5#+gBON=a7o%fi z$o0(1=RWqYzIlh{zvter!ck3MT*PD>*E_!n>g~6mCg;Jj=K=UyDv(#Ep+y%dg~~$o z)4Eppe)7d8C5OlB0OJ-v!B?54TQ_mn&0Qi||CYRQxjO#$aW#`15epDfed7kn zBO6Ee{_Z|H90D zm$GubMg2gP*pH+HcL#+I}5Ng zH||ts3Ku_~R+u!`XA8E%J)tpyBII|${C;F)M3vv2RR&G21<;Q^&s?%_*Mf1W1X%|} zSs@{+a8eTUd!F6pxv?~TWpw2H9iT4kYbsp9{~)S1Uay}ogOLWNXgjZl^u#!}f5*{89M zrHq}DeczQ`mZn08F_bLXcV(A~ENP4-hf3B|k`yJ%zC71-&hL4i{y4ABIj>j8xxe4< zeP8!=eLn9GcZ17GpVG*85qctKmML#6j8b`6K}oj?3mg1m@goYue9lV_$t*a}FIz2b zRp;z<2;~P=#wBps#4g$T-S_#lj0Z{*A?`ReV`}vGU4~ zgRi_E$T;;Ze(X#w$1fKo$g?mIT^mdUZ~~oXVouPCCnBS`Z=?)8v1^NhDR3xstDzh> z8>ElAauzN&cl3299WNjjl^db7X!Nae~DuiSb!V0OY zV-diwn};Tjkv6~6&)#KarQmWGA6~9=^lT^IZfF%K$hvOi@Pfy}%NWNG`*VKV^Up5tm73pFMS#wLeGni@G`TA5feipJY;_3q zG_hYh5!pJqbL+#J0?eP*I*-pIo@AGlmCb?b-0G*v=aG{jMSge8v()8Fz$--;DhUlO z2+$}+uGBsFpV@6K>VNjpwQ7C}&QVQXUY@4T0bJTmI|r9NtR&GQ(IT%Nc`dMsYmksQ z`Ikoc!}pZ@vx#P#vVI&D3O~k6uJwEty9;9Xh>bT#tjkBg=n65hVRZz<%5fGwsV6f+ zK$i({M@bOuGcai|_SMA8@tzOXDQ$oz4_fw=b>lopf`O$L!ABwBE0o8^8i%{tBINzz zL|S&K?Z6$Mn|dCZcL7;MUBWqz;Oq+P@kIonWY|HcfgB&lh&;$!b)}L+N>6P6!K1(X zeXa!noC7rp#Afn6-;jE@cNE8Ig9avfHhuU7G&t9baN{6EbUZFl=#6iS8T> z!Dhw9inpNQw~9t#z19nqpFdpXpu?O1m=9&%WUGg_(kmWb@K5t+W3qbUC&5SG1_UbD z>Z&NO-(TYBx^XcngGm=UHw+p8BBEDwTAe&rM(&wi0(8RG(A`%L6qo;jnJ{?il#C{i zqEhF+JzcBr)f!?qQhfjsqq9)|Ry+5*GwAP)<{-HBv&7nt2<&0fz>c)Q#rCM$HDxki zZCq1RrrehIj5Nafi2G7^rF=Z`Ml}LKfApxK+IF4jwT;)?`&gvFm)GA3wskn0hzE3fyZoN@@_t{_ z@$cd^2ajxdNyW)0U-O}z^0)L`F*&yl1gHog=&ZO>p~9hg0#*qBq9?<1egDNGs(!uV z@t~#0qvwOi9I-_C6cP>PIJ^%rG)g|s zAWzSRym^P)57vd{sB-rPCRJ-*NT^RQmTSRF?x|JYqeoYcHk->^vr0JCr{th; z6}SEx*-yk)wylEPk_JnH=+$Iy8gj9CvQr@`V(I~4BO)RqxNqt{Z~VDA z+Jm23)n!D)ril}8U=loAMGyi|?bx+S`7X8%M1Fi$kfaQnwpZ`<{O53|-#gjK4aQ`Q zEOYb7QT<>By2r_5r`V${eA6j@NtdtSZTa5Yn;J$FWF z@!{$DT=U5vjr>ferkAd6xTrz3e=pusi;*DCMOceIzSe3dg8Hc2X`PVDM)(WMlpGUJ=eV+y#Iww1U7?b`83YKNCawlx$zb zvhM!e-F`k9(gnk0kkTruY-H2eF%uB<@pPD*RxTc*+&Z*+V1V}9b+6Ko;9*^{F>H>ug( zLQPtGA=!unASfHqAJF*Ymp`!*n_0K9?>OP}afebRMEs=6VW zE~+2gCsNEs$@CkCAFq9SG$Fm36mt00_pe_|yUpk{!mO1LIs*=!4Ba<5F#~GF7YMZ)j7t+`OT){77r-aA-#HTS@j&WPxfJ_% z>L~ZWa`R{pC!y*OoU1fc3{6Vqa6nd~>XU+q1~D!-4iNENCb6hB+>;(JQb?wPNH8}Q;)aH#}<6&qQJ)|1^>d(7J)=y6+2|Eyo zh*&ELa+i0gfRZ>KQ)FdjWfMAAL^Cu%5;bVusGea}+mj@%1xn$-BzM4w-7QcRIlvgj zZ2mRA&Us*2hp|9Tz{JdqE}(K6lXPHRnawauZtl%%LlxVx`fvA-o-7-lJUSaRYG|D_ ze3mgrfbqxk-5pSNQLJ1KewT{RFD+#e5+K=nF_7$%Iur}9YJ4`xutrnK z)7@jLba+hlz|`sjxv*vB=r8IyXRv!u1*}fuCG0t3>gDlbSOzSEx|VwF&pUQENmot9 z(m0&oE&{X$_(xt)GQqIgLO#=gjcvY{9uerC+BulGyYXoE33Rq-foIEl3DPt)XHMi! z$iQ;wBPs1Op69k7pJYEnLgp{X1CWSrPcZu@m;q2=_Oal-|wK^oT$5IuqV>`f{O6Hg<% zKmgx3SMc}=n}-uujklk;6_{Pra|d}wA8Zch7!J}0qq$y~V&IGFrLA~`BEb+ePW0Y4zM%5((|+700j-89ZnghaRa#kjR4H&m z^zi!U7rLoq<6}!VVgz(?R$>m^UazVINHIE6ci+3vkGaZc>eb3Lk!4sq0rv~@MDYg$ z<31wR8?CXglJ20OJffwhoHuXT_*N0-YqCK}|JZr!=a-v*HTDX8;;+ZvJV?hVwC9BwIrAv0h&sJJ&fYK0U zbqj0p^{cD4x)99QuLfR`sr$K3LwHa3$tJ1&c+4uSr6XoqIe#)ut!!1ZQBS`Cw!0*y z9~Ld4S2;8ZJtpE#_ogvI*n!o1quhxxD5lP{cYm@G_+au1^(WO)27I#O1Dp*){^xJk z{93@xeF#T(1+?jDtd<7;~mm@0g8BlY!}HqVma=m^b>s$rA5THj!ms9mh#&VHlIG^hp+~;ae`ac)c0vIw^5i{; z%FTJ$@%Jpc^;(B_u8ho&-nzqAWA5anDTI@eitktXZB1r)T8i*)yRP36lCu5RcC_h8ssQ9mzVd5 z$4z3*gUXIc?zHzulF|ba0vZWmiOPBR{PJ`9!&y*6YS3wN+yFrZ4(BYTRVVKnbkle9&II`OO~lgl35mpLG6;>sivle@u!ln_S28dd@!LJmRg*rV?J{gf%KtF28Hr?qx@t&uQ=ePeRY$Xtj?uJ| zF(nz4Tuk6;$BTJ<>vOJyFBEt*5pb;TX#*j2+kSk0$scYjRx^)m7Ma?m{7D<79$k-1 zrlwb+H=G6e3fg>rIPhBQm`pwLF}<2*2Zuf5=AWNIAAZkGZLBn@EoTg{@XO0(_j5~O z;{`ZJ0=x}RjEHMor5t{e*>*Sl^)*uOjQ6u&F9EkC{9wSkOUlfTTN{Ntn<;pngw!ca zG}D?{YK|}O0jl=-?6VC%Q>|1ccBQHY$MlLOCGQmq|CU&1wOH}VY9p<8!*6o}$J`<| zhnt#$>KmH`?Zi1PyvXwvjMP|hhNy7C<7*lp*5Mk6Bym6nz=yryQtnMZ3A4WKDd0o} z1_qW}Xaa*VFJiNCRgJI2OA+d7T4Awz0~c4*pYnA*-q!EU$vE^_a8=mKXe2FX%4}sxdBF90Y?LQ5(M;T#jgFO($~_Em z1oAJ>nfUo_B-@=N+F9#)fH3tC0QZ0n)|j6!#LAvmc;CyXbTBM$f@(pgYq0xbd8;4n zACR#q{c3iQUMh<5C3l=oOo9x&rzx``^4I-Ah(q&8$r1OJG40?)|PXiZ7XgFp83d0Y!GniVG7-Tx%`K^2&tOi3?o2@?k z8|N+TCXO{GeD3vs%Z&g|$pd)ya6g5T7K)kM`jrJn9GXUscj`Y?&W6C?8j8)AkS{T_ zdCkA%soD6$=vbH%cR+s1+LxIlk?TS@md<310ns!0pcL1Gr-YvBU+~pkGO4Nhlb&j8 zj7unRovSUPrD_j{( zV4P#yeUS{~zp+2sG+p=NDuVH1-@ku%>AUAgvzq~xvc8^ZXL0FL zcJB;u1;o=j2nRxBip3OnA9@+pj>q+$E|b06TLl}si`u4T-i7LovX;_eE4*7mTs|h` z>`KXc_%-OR(y(7s(JzF?DpY%x#@|^T=9BwsEE?`k&F>1DjDYBg-Xe1APhnRCfUZoEd{Okb$mGiLcZ*_J@?7!+PjIW;ifec=l>t2=g#D%ZLv*$wZZ@x-+S4bga);-ey9e0+Z;bmq^@5xiGoDk&i{5(e zW*dI1hQah41T+1dD~CFcW@c`=kmR5ZXrlSQc*}pQgQPqEbG;sO{+{)MG-3Q^vM{;% z)x-5WYX9XP{L^U8&MM0&$mmx0{U2^;2eO&CeDRxRKFWIdF&<(v;@&9^tNYelCceY7 zueM&aKPWAG_+_Z@Cu(|#`!#RG?->i$;csc!*el{H{*PJ?WrutfJ*@abugHHrYj%BT z*`AX=zn}hKOm2BOo+eGGABLrcgNVkUqQx2knWuv^$$W0j&;qwMKoq6XyA;bnkB$W@eRd5zV;K8g?ATLvuePb~oY5x}u!%vq#hJ z#mxrLmvd4)SrFV+1yc2Td+>gZ2;1YtVMH#B6Ve7|AS9*ku=1k1i;FfbX)3KE|D@HM z8iSo_wH*iG2B=*6LmRnT9tl#T5l^B1YA&gu^$KoHJN$=GuMw>oBG_~5o8;Ip3L%7W zMvMsPDgFejJ;ceDyq3Q*H zBNg0@EILijS7VQ>9@k&CdE#+9O*>H<+XKZcU(nVso~gr1%Q?wy@?vi-f(n0bQmYFJ zpYK2{(*_7VT5Q{6hKJ2I`vn;DF=JND6B|I+nmHFwa@kX~=c{~in|N~|i-|pM(&@&V zP|bxb3?eoka8Y3Cp9h4{Q<@^-(Pda!P%%_xyep0k&2jl&(`CWy26Q>v2v$F1=y~KW zl+8XpIe|^1qP;~!3Q6cV6YZxXN(^7UOgvqT4bmHg}vL=0slX;ijpESX)OAF3pbqNMw`) zKSi2Js6$}Ue|>A}_|_&2wzxF&z83_|v)ls9`M^ib?#^fV!axbi$r6 z|Lc@U`mcu)mgDtja6I{foE7Bk?Ep{!u&=KiWi*gFZi)HB<|TGz()}Ti@7M{j=FsJs@&zg+?RzqpKo!DN|=odlT^J zfNxF1uX;8=J-r(9Q~ivjPsI`R``c_Tok-HU4y{I~p+UiEg(<2Xtpp?Vo6%9X@s}B+ zVPs8{CGN`+WK=g zK(UBJ))kaPD>{O)UOTS-hHank$lqkt;KeRM_0`}xIwX25@?w{?!lSR72GH4AIwho3 z3|f+wOMRQ&P=ZGO0TG0@-o5qbpjitmgOTalrz6jU-xz7P{4Ck_ZK?Tt^_agF8e~%O z_w84DxpNf%?3(ViB59Cdu)#J9@^0D#dkT%{E8=N}MLY`eLbkR~vkvAVW7-Zqf(P=l zdiW?)_>{JQ)~l;fjZc&s6(lKq>mG<$34l{KIpfi@CAbi?wzUdFXPC;OyCcvXgaJQoJF{%tj< z*KY^c|LHtD8S!osu8|yw{bh)_k!qMc-ay9M-fNc<6k-$h6??7jW)KBIES`u84*#i$ zmGzIN=82h7@5hRsw&ag*PW*e%h9&l7pZyzgNXaQw9%b*jNe7dwIE5r$US2?1h&iVd zgi`E=i)`^y`|d3)7Uh3Gv@n0v%hVWRfiOu+>(8XYmT!;nQ70L=qL z28E=BJ;UvHO)?*c(galcJs5IHLVoK7d$}5>gWjSAcxvt zA65lu1gK>YEDR`JHde&!lO@|W{2Rt@gw8!iN|X-cO`bENi~gz)te<#}#_SzHUvGTk z^=R{*_uqX14#5KLSX!D<*pq#EdINQQ|C+9g687l(B18lY`>Qo`wi9pS>0Ah+RKb`bY|;98H|@@_uZb# z-n6~7AV9~)B*rS3YN)o`alnXMCVw`Bz`U=qWw-Sd>xDWym`~9OT$dI}=l~Q(%hETA zgY^4;mpyt^TB?p4kGAOygSF8b2acZ4y-Uj$<_>ITwrC$~7NIZ8 z>wrY0g}p#P0aT7`*b&!3Sl4=VMYIUlyBFc^;|sLBkK3nOALr%eDIezwmDQ^s|AImZ z=P`Iagpx{qLnfPQVrmZ1$467ut#x(1++O#9`N*e@jXxn5fstJp`*3ME)`I!UX)Ruj zdjq#*53M^wd!N&QuQt%9$-MCI*G~KTM~?ohTX8r~iuJapL(2X4B6|{Og(asBduo-OcH_G1sW&;E zJ;Wxb9{2-EvXa(73bKUOzHX%s)TfLe(jOWIkg5dKtdT46(@ zwLstu(6k8F)|m?_O>+;;KGZ$1@OqOo%$$1z8=XP9b377IgR~jO+?BI#`KKP`t>#P) zE7Hfg_TKEBa^a0YFt*OVdoyg}So`Q?_|@r`1^~WDH9V3y(ASmsJE8BTVLu(BQ%it} z4Yik!nc;kB>nz2pA*lY&(bMi9+M>%$n0vpPW&Ybf`+IQ-`VT!m(n;2{(mf+53*1l| zk)Y}Mx|fUgegS476k8zvjDR&${nz?)i0b}s@F3JnMy_-baZTG zNIDVdKw#rS7%_^ym{9rxb{ueMTZyGn9V_3sYICDce4DYE^j@_-nfb}AJ$I7fvA30D zEy`{7{P0l+z~{rm2UO%@!=s4)qtSpQ_o%BayX0YzGV|+^AKwugl{XA{V>F9644vh( zxtbUPd#_7O2~{|!-+IDz`9!DHcYP6A$Hio@K6#JT&t(SSTFkm6{51=d*!4D-PCM=***Rd^fqL7sVe-tsujAkMQ{_K4z(^Uqu00^GWt_hN5j7Vqm$F z?c3(Hp%{ah9?>f6fKNY|D)ps2k@0L9NUQ`}JkjlU~Y%~k$z-uJO*|?c%R#@4KO*Uj2-scW(df1#9 zZ?$7!+>s;OYz8b!a2rMfRd@;@2-sM7vx2b;Hxi^MZRYyuIC8ckaAv3TnK*XHHk*=$N7$!onm;{wV|No-~3H#~yq6%(t|Fh_SKz z(|441`s!XCRd%cvZL#R8iQm)qM5N09UBBCif$f+IN0ABx3M<4b4e6Yknt^RmH{s3! z2}4$Y5;Gd)vCQMo6JuHQV+o-e$l#%KSV5eo(+#*;cfx>h4)E)TJFEY_MN>@hg&C$8Re4M60QuYvX6d+YTB`=Y|+E>=CqhR#o}M;UZp zZj2oFaA4t}Y`*ZD*HsJ|`b_i8E#_(rEpv|so;l~1pn$OWbuwj_P5Kbt{`HUX_)qiv z2U*k|>*Ze}Y{6Urib1Xu7e^*0>@6g`B67y!3$J}RAgIeY$25?NA|^gzApj>$_Lkkq z;NY)s6_0j+KWJ6&3LQbfaghlk%x)p&P&xP5pYyA*+5Bvm7MXF6E2Ou1xsksWC>-F2 zpy}6k0Tn>Y(}t?hOt#_LdjUo^pE9qkcU`>u#hjd+ipVnYLRDAKX6HZ(A&tKQs9{Vz zkiGdR&=Lv9Z60H7V4r6vdd+nQW|5KkKwiO@fr$bh29p@$4e9&Qtkh*?Y=W>8kjV2S zH-_V964Z$VMgdfQhO7%Tn7B?|dgAf_Z4XNSQ|L$MPF#zPwc}QWDA1s(fb+@B;d9b; z(h1Kj!(vE9M#%!z*?sz0{G6aVpM;jTt1F;OF9RU+qUqHJyK}hKSull0zYTn?ZRDpA zyzUkhsogj{RxNF7!RsI=NJ84`b5I&ULh>y4;rUAzjPD*=c6ugDC12yvmN(~M;!!Vy zk6>_La%?qHb2y5JAsWEXMMaF^E^@Ro_S<1Id~-+HL& zk`?rZSO@w*Spx{yAG9baTF4k}QuFm|Y<~B$^3-aTq=)GoE@LkUJ2_oaNuK*7fJhFq z$3IZxhO8}q)Ig3Lhpemb@qd(knlz7-T~x1(BZ)tL70;Y~YH*^vP!{Z+rucyeY7dgb zFS~o)+hb&L*o}|ksUCW)Zd-LkE3C6}6d|lTn)W?@dJQ799zA@RPT&e#*Ly!}Fa2M7 z9_^iefAD{mg8l4U3;zBMh6NfGYIQ1X3OacUVXA2f`B8ymY$A~iDP$t9yYe8tj6n6U zodu*dsH_*J0)!E+C;+tZq{!|O5D;XlW%H0B@HKubm^wH_@Yg(flcCzqdHlkuSXLzK zy}C3``lI`XR~IA-gTMDT5$5D%HlrUUieQC=)FCljKZb6~9Ixr8UzDMW6Jn&BT8+*F zV-T!4Xote*y6!?m*PYlo0Zs-D4&dbILAS2XDw80dG`;jAcwE3I&3OEy&3x_|78Was z;e9FZ!@u`aj)!fv?}xY>pZCItRkl9eKJ~>vq|N?{q)>5;KpgT0>CHWzu*RzQ_f0c1 zGgSt70r>!!gn%Jk(L^5Em(Bvnltiu@BpK^tbpKQgcz>7mx#m^qSnozTcUio(_F+ z8me@(w&~Wv<7a~xlfRYsK=yP4O(WL`(8+iq3~zIe>+l768?hvZfo0}qtog%=x{83; zFAZSc2NG|Z$nsB`xs{bQ;GoLtSCpsDp36{7R%LrxgMXusam&5Xb26DQ79_yZdF8AM zFnyp@;D_lcoWj5;GE+Zweo@lgJZSg&xHPpY?R%q!IJbiD2k`z=K}3+gqUCt*E6+X$ zIV5|uv@Oel+Od|j<%Q9<;_p_Y@SS$Go|ws;`@gFjc!ro_?W2p1L0HT^zJOslDz}yjrG}JUI0Rs}%^X}iu0Mathac&- zjCSB;zW{{V!#gk9w>MTRN=t)5)UR~LTfaya7e(wtKNUh))4PcIvm-{TwY(A&Vi@p4 z_@JwSC#>qf&fK+u4$$_#-xXC4d6XTyqi*h@5o`7xgcAxnpzzh7yed}2-{`Fp=f?+S zCd>i29RLpsS4kk5|6W;Y;yrU3F2gU2Up5ZQi#c)JobxP}Nvqw+Mt0nl85Wl$UhBD4 z>%6t(OMnVV>VEIcApknkQVu{q0^<@8Kz*y55pr1iMPC{(g7S8)n1vx>sv=~wUIv}X zt75Z#jdv18xvzVU9O4{rSMq3>27mbM@;clRmnyF4$^YL~DE_Fbe z@YJ|yk2#7XJ7yRZ*8h>otFmr5bV&U4^0<%TF|}(-f*SRf1|r8h{OAUj`O+MFn3P5R z$b^jUp2uuQM94^NrCCL8y?Fi`M;WFVTjW7LZJ9b5@O)tzo53;zCng;|{r2`Ys0tTM zwHNeGXZG{(@Gvnk(NZNGGpo!hT&335H`X^djIoMXN6U1_jGh;+ay+=}Z`~VolR!7mC7f93-=#9 zc);dwDsYK|w$yDW7!&9a>PCe8{FP@$BwnGuzCL{ey#g|(#mWEtmo!5;Wo;C18WSh5 z7(*<%;v^+RxmlEtqlPPuge4^tKL2@u4vlzEGoVXCQELU5 zV=!#kEqZ#7cV*jD?c)Y8G=|C}Awj>ctB>`St(0$8E>6urBvn#ZQ7oN|CrL`wT^M~w zq1ej#;&j`{IE@c`bA(Zlj3tH9vD8;rkE-3h||(e|SyY&E~2 zAR;`RKrn`2px|g{+4-OJf7Homh{e+jQL0ug16 zgn+WB{LdD`Lp6sA;Hi(Iu4|xBO>-<1cC3@oGP!_ww^YA5>v4%bTBuj%JcE#9<_R&X z?#GWG@gmvnwgM}`JZKYs7jZ2U>)zeOae|O9?lS|HG0n-6gei*F(9mda2i4ddmEGOl)fSRmnTfNpRM*;3R9uf@=Hn1UR7{^=Osq*#?r)8c&0+P&~Z zRV{I&y3wq(Z1m9=2#2!M=ho^hO)TOferGt2~$xHQh^FS42D~18f?(n9(M+@jBLpU&5B@Atzl{>-EcW z=ks61%^P(DD9?}`&r#jsCB~dG#+UW63LQ;|j*cb*hHw6tSr6ybVKlS{_SlxHvIFSsV+|A(Odtsd9Pn=GZ%GXEZ z_i9LS1`j?_-nJ859n53Cg zN(^R+?^JJXmwg(OsmSNx_if92c6Rn%7nD#^`t|Bk()8BWHZUt6_?_DBSU<26z0=y- zN<`9DJ57`E*Ya`&G;@H(3yE`cv$M0)(*?KD32Zn!=4fAK^|>HHXXO^Fz9aHt41LLSU- zcdpCmcSb)pdlnI2&y90bV||<>=%7fM*7^;=3A*DPn0(appZokyyr* zGJUa+AsQdZ3^sVDQ4u}(56>!GALQoX!(mb!6~)BjkVjd0K2Cox_`G-OY0xQQ;R3_# zvkeE;g2AspXFcTZIf@(O z(Q)vkn4e){m4E)$01}EW!JQS8SWce5w8>8Qcje9sN--l4nte5IA1@URxoIQ!4!R1+ zP#djSVs!ki1_OxGu_!T4&MJ9{yf>Iwa*sT`j#b2=s#HzZVuaKyKS|aKIO!6(yxCyc2`E99|?IsCe3TLu4|m1 z-*focTX)zvAC9{B*E+`Mx7*6;)Ox;pB~Lh>`slowS$gT4H!~p}GiJQ~>qfaNDA$6) zQih~7nc|g;Z$7OXAEYhtg$aSb3rs!6(hylT&$_a_y!_`6?UeM4A(di!i3LPLhQG4Q zPyKTt;IGQL(4otAUZKMeKGwkLmqopI;RNbr&6hjWo6xDQ9S*^BVOqU1P&4_E442V@x}8iO8f2_s6BO{a>`j$=iHVc;(rE z#53fuAKZtIJ_D<1-#DTB>@^_yAwjyy{jIp9WaY(Xf4l=4woT$XU%;(}tBSj?aTVNk zl-dQg_ZPkOLgC+-FrtZks^JQXitv3LVThjfs>Ly(YeDU+XebqrBca7vGyD}3DZwWp zO?6z*n`VZuwG zuo$#V3aoK$UjUASArrOE6LC=WX65{RWnZOi(a@X9x2&)r>UlbDcDk&(M_VJ|E!hDz!v4j(H? zCHj)|(V2-yf|LAf&l!j2e11kCkJi=Jikp-sr=;W+j*>pDZqe2h!4dgy73J?K>3vFG zyw~5>HWz4MP!^JtKKB^fzM88Hk15BT0wxT9aOW9+irv}Sx%zEb!n_7+VPTWA%`%mOtdEE5@kK zcYl%{>ej~nx_{~~iLL3k=KK zTv=7j4lACtW+IB|#xkS3yZy2vqn^7W&yA&@3E_tu$(^cYXlkLAer437cB&nTKL;ZhcdwaF(0(&aC)0`N+?PytkFYm})Z#f`jD4UdwdaPr%19 zQEhb22ziH3#sAaDFA#9Oq)=QO9bpfe&^v$rdC(~(rP~+{_taCOi_JkO+?;P$0N+Q2 z95|)x#vJe0U4M`FB6-$XdJ&Pwk53Ib;ct<}`B_;%9!Fjflc_bFJZoTopM1jFOaykf z)OM6HTxAEIGmGM!)mZ zQ}z_vVj{Zs(-pwMO`gwFQEi%R?07fOvehF2p9J3k6Q8z1*seEP(1=vHS@ceE-3Kc)h;O{g z7o^GPW+U9&!=9vLVCI=lB+ zjb7vM706XyRK#|-)XNRpCW~G8NwN6YZBs`wD;_Rt@S^#?slH| zM-G!WGtc<^m}m}w021fAQMgpHE9i=lB#p4R>pHrx4u#?wDZfn8(U$o#Gr=|}CQp$+o3zqcwN!QNSCwP%QWNEhD&z zmBEg7?b@|`jQdT<6>Dx6?O@Fjd9FH7GE z{i&Fv!K9<0E5o_C&;jvATE3hZ;RM$e?nEs#k8wz~Jk>eX6DK56KpmJ;Q&M{BX<@O> z%n3-JPt()FRD!!d9y9~){{CBu-_0LgY`MDZ92y#G?_Z0S_-+&WM6y?z@+*d$gTqzs zs9xI1ORZ4g%=F$$J8(NTR`T-0a97t-S0t0*+}xZ`zRwsT<-h~Oy8Dl;cNCBYZYcNl&_Hz6)A4n}XUK}W>{FH*@fm*#<;R+1`A$e%K)5&Q;gdIRuP%`b zF9}KP+6|aD98v4{D$A);reyt-wcD-YtyaD~+B?Ahz5UEP=_ozE04$SfN6U(zWjZwC zWo2bTa(Z9MKR6rk?cL>TlPw;1yWBZ7Q+i}5%W^I^6nDP|%i2JjqQWs%A!#-w=ScA7 zUxn0lDK?p>8Vd z@MDjrra_NTZdy=$Sv`uNn(BMea6x}*>WW(aZ_C|PwI$_3&&8m??wz8#b4ho@p6%OY z9N6al(I*zDtI)B{+t8;tdQ8dq%ZE6EmwMchSq2F)PF%FGGFoxZv`Cd1x+@-2MnJW&~L804E$lw-1T`FK@_%Xx6GH@>0x5ft9=ph zOj1`&OiY(bg=DjJ&}|K5t4L7&okMR@-@ORP!o^DJT{Lw3^PGL`Tm>7NFC|WLk?zzY zSA}T^6AtdSINUvb5z1qE``o_^_5=HO!GQDiW#pi4*^XP?D9gTcSZoLAsn6#qmtC1C zCPUp8pWkIK=s6@LNJNSoXLfy={weIc1>F=?)z;`ed*I9F$;i;Uo-(a?yGtnE-q-em z?;Js-AjKEHZ>$2=INT+S;lt2xTu-gesFqWLGE< zSlTyO!y%a_mWG}YA+v=|q^I#>uB?s*Y`^%jo0%z_e?0K`pNY~XNm64l7@mU9Q?AA5aurse3Nq)9+MAg{MyiWuCVpL_}(LeY|4lB9K&8AWd= zbyr6LG!1E6IKwzoU6b@OPdRQ(9#@^FUEL_*XHi_fz+#M~QTd^06@(++Kh-{9=ho+~ zQ$^5|S>!uks?SIbp;PEcnc!bmF8RGHNM=jAkcl$RV8beCxY>2F<58CRwUS3!R&<24 zWAy|4#rJAlh^dvy!xh&q@x9KPFv@Z0Op4$AfjM;zlakGUAx9dkh$mNVzp$^l-|w6= zUF!Lnc75z%g;s1*-S+0|UatKDIJfhs81YMD1AZpOY-wfs5+;@ZJiMe7rYsl4mXE67 z8kycldwqft|F#vV$0oMU%)HLCDTHbeB96ekoSu`j^HbGH*Z)2)zvZc`?=i8jb>5=R=BOOG^=#_}0l%|Me~*{zi~sKNG^QfB zQ5tdJ-kTFXrIG#lK4M&a$_iiHXEHL-CZB~rOY^$U2@~pI8d^8q@pc#Cxy?4zoZ>-s z=J~!Xq_G3f+^hcGgm!NHHyoI7{;A+IHFAP6MzR-9KJXhx!cGLv)&h=4S6Jw4*8O_4 zyfipG&3HxQTUA>vzsy(8d#XiVwoG@*VCI`qFpOJZMIY;7O`6_KjM)~&tWF^^>dt+8 z%op%gZTjS)xlDs)WZko@j=b<6svB9sj;}JB+qKKVVJ zfUBG(#3laWDh6B{(W<{;&(!&0718p`9<=M|m+ z*)S(dp=K2d*`9$;)TGklSBiEhROLFP!uf3T@^-dcIv8yJ-+kwQ{ivMjFWg@NB12{Q zv%2atT05h*yOj#B&Xh%F;FK>mwvCA`#Zf$yfqlS_EF2?1a5rW9RjMy0%0!&?4~-7s z^Evg)_0$Wh$)WA0b18M_%7;>SRdB!gYHz*F;_Eq>F=w4qo0r*5EvSCviZ#Pu?*E~ zLcNf#P&ALYn<`sQB*%3+n2R6mmXABafG_PAVa>P~ZqR>UzQU&E=Fl#lDS?|7J^rs)u7z^^CJ+lb3C!#T4K z1`Upi;97>uMC_0U3=le~`2vI_9r;WF#^ySON2kB#hdSi(6K*+Ovgu$a)p=OE>F)lt z#P_0erd?kVvq+NVg~?+|-Qz)y#+HrRhBJ|=>|#Z@Vwv;nSv*en!zKi8r1Tn;6r#=; z_Wa`0&bWV%k7D%Wxr*R{pK({G*=A28$VbcB1c|c>(U^8aA)`_CU~H*Dtu9P{o;`p5 zpzT1dr1c5se3Q_ACW7${)yUb{$^m9rRG48cUewX)?wmZ%rKz#rrydtCe*Cb2+rQHv z`hWWtwP)U#b!7MCl6WBJNrnK<2WZn=ZuUnD3!hVLKlV&`H!)G%U_deM2#b&?m4wPj z5K&VbbgqLw46FF(_c5~}9Rav>vAkN8(Vs?d`{PjINUu?jZ8T{WP(vhs2Gsm zZROaoo@Np-eMDstY}QqicRy!~4`k{)%@2V5)F2RsIAg=U!Q6@Tt~F`p9LKp^J1HJFjrRX!eDBZjK3QXJ@{-H(_ev2Zr&;$z?l``=(Gf)LcbdIf zTAatv)4JVeIHnExq0c?J_T%pGuxLv@rhUfcexT)(AORV9}kMth{?$UV;ul2P1E@tYwRSPDb?uV)0JmBB+= z0YGE2Cb%=BysP7~dn2{x6kBCO1|qVD6@Pz@*R0untX=w7-rbS=tLtI0eA`0UQp_>} zX&WpApqnyL9g!DSh`Nz~?4F-?SY%JWY0%p0a(kL?S9@bl>Y@F_1ADh+o9+mdpr?3P zv|I7KUZ}T!3=AxccamDK7{UxSEp98o1T|JoM>YHyPqFL82A=C7bi(ltrO(w) zR!*~gerow^)n&anrEIB)XDxX8aMY>9h&?>72IyN99?}};kYaS-M;<*No_2UDU`QlH zCHk{Q=fzV~M|>9=^w-JO(VOiw*;e8FtWEm1G!A6uJ~)U&bN9`k!%jjz&)s0Lt0Rsn z1kfHops{%4c%1{fE2b(%5i*Qc2J*Q2;m3vKIJHUILBIxaq z`*-~gqgG9BMk{cQ=fcE|&ivy%JR!74>hkx<{Mlv@WvURh?NXoH?UQ`<8JrUI^bBET z$!f}G$a`!uIago<6ZBA$`3!-d~zn@aT=FhtOXw!wQSGO ziRR`)$TJrjYPN_h4{cLrODEs>HdD8xH&{5qdk-APUFStso%$n(M>kB{9S z5SFHmuuETcPzXPGrkzt=!l-0@yWHQ(iOzdNzDWrUG=D_4c&2V$JMe+G40AkH=_4b| z|Hy}^rLPD;^iT+IwYsRROhrL)IN;yX(mbY?z$Y4vJHGVayuQ9|$JVnOi%fYzVI>(- zG|OpAOUv5Y+AG<5pqd+zS@8e9kp}@j2%|Nkl>=xAVJF2c{z}m?&MNlf;#Q$~qT9*; z?suOTelm70(EXIs`|k|A z=4Ve`CW(C>%18RiXq|?c1O*f8M;oCtn4D?Z@{*UA7p;CfsHnI!(<5q4_Q>x3-@*2~ zLm=nwoP+0dpy+XODy5xygZ^MNW+g~?3W3BlmDq=x_3^Dt5wro(lh%|glmGtBu}Hy zg&p2%ihs>Hq-+TBkY7FOPhX#r%mpxo+o_qp1KH2~sUzRMefzd;oe5|D$ZM4D``?$` zyy5-negd0-VmU(KalVuQVeHn6Ct46Af$kmApo%c55YETX52gbz?tMX>Hc_V9_s{O9 z+WxE_L|cd9z3u+DX_J00iS!F!+My#NhMYXJiJ3i2o8fK*c~a?iny4C5ImQ=1Ok=kf zO_@lqHdbX;J7TZ+;;Qp!3jv3NCl$i$&D5FI_BddXXa1@%tIZtIktYf9sTOZ0@hnA+I@+jY1^7QG`$Bw-)sPG_6i3qtDE?j_r zrPf4^C2reT!7Vs7)l9~WpGVr{)d@+;fTe(CvZ8P9pWgB$_2JhjyRggoO{x?#t- zbLURfDZ{tK+&`<+RM;my2IaH#e z;jO>!+?aAFO*TEm3_C3zjsE9)H`kAw`Y&$T@A=J3C4|>B?yjEGrZ0{~dt`S!{+T z0e-s5W@dvweb?(lh&gkLksJo4)m8rF#Ek>fe-75{50*Pbyb}8Q`tIGk2j$4!^xBes zx!W{I=JYBI|AXJD?C{NnvuiS5hY!({oy{X0a~EJGHLZ)nxVE}E!;z}0DmbHt{kHAQ z)UsCPhCi_(UV>ojlTs^wy{oBtgXvn{BV}K$y#0xY3*xSVQMB@=caRC{|wv zh3ySX zc;#%y68f|RCzn6cU3N2F1NMV+XnlHgH!W=wJ{=wPwwOM|&)>p1=JXehA*N4M?QAP) zexLfdBAyC!Eyfsc)@LDm=TDAId@E@dw;IaJ%9hT#UeeI`j=`p;+C0Bgcnsg_nZG~E z`T}bKMS%UDX{@O8g9;yv4pNmuUPH?V2i%5e(^Ho@oh6=)QT?%&-hckW!qTo}rwLo|U0 z8NCntvU;o}Vt`*USOQ$o`D|N-4B0JmDxru?Wc0z_XhotZvI-b3Y_x7Y)r7YMrb$Y*_cxx;8eM-q%l9 z!iKhvKsP@6CAHr0pm?`59PtBr{(oYCMhG-7Mi=t){NTq1s zB5Q$Dj#Zm8zLm-N7JC~4*g^H4Q+g%DTu+9<&EetUqPPzd&RsWCp`hv+V(Jyf^czG6 z(l8NFC|7Amnw zD?d~1h_iAf#~>turD`<;p%J&A-fy+y9u35As(Gzcy@l*-)qZSySmgw15M`}#aUdJ-$Dc@h1mv>S{5ffvi zOg_^VN7ZbXlU4n$$4`)f@Qd5Oz)IZgsR&TIaKWy7w=%^D;vhnMkd=f=KnSxKc4hJJ z-zKLTw8ek!sW8P6G{m#Ouz<)@#}zy<)pZxMs0M|?7=}IaEbDd3%F0rs=?by@*T(Bl z-IFuV>QP&kdd!XD2ZtOKnStX)M2RvU6Yf#QW72SZ!XMlfE!4QW|EKqY{$y_j$&ukA zm^TmH3hNwilXn$a;H5Y}v}~S+he1IHc#S_M$p)3@$+0P>rKQPMY$dz3Y`DAa47Ski z`H7y4{pEDB_A|e08$9m6eDR_jJ2Ga~T_mKd%+*$!OAwpv@Znn(*9*+*1(tO#gwLX3 z4RfswW-t@k)Aa@(kLjetcn5FsiDq>dJGeP+)?0?M3xfs>Zm7dCcdyxL{XMlRo^*CT zW@?|N7VZNlUNL&s^s}v{Vc%rN|8O$vRwvdHwk5+~=QVSAFrR!w8t2s}D?fqUpl=;}g!XaL>&GKk5+2+xL`IK6u zXM$LXqw*nCEaFdBt6!-hdtJ%&M?Vb}-<_!m1!Nf6h z$tdn4VYA}WQv_o6`K{@bEmg+E^|Wp4OBmUXN3u9~R+5eERzDSyC*L~)8DTf)4`5Vm z6W!a9?`eb}@SOr|=h$0Ud~jO&kiT86(}8!;ovYzEu#PFZqxOz35V=x0 zV$aLUN~}zMxELd#8Yg1gD;`wc->FY|ugZu~!sB&8$yB*Jsa*GV@zf5#!)s3pKK@$% zyk#*FL?eHB?PfCicytHnkKBb^z#{6D+OU6Zp>iEVZ`1_Y>KuHSx~-QGvpXnFiFQRd zH@EoqkV8@ik&fpn7IC+iVBHIkmx!%4yTWw$CnEKVC#XK|Wl^)kK~2}Ud9X6{F8x=-wgW>v8H0~e4EajE@Pjj`J@QDI>O$Aevv`s0ba z60s&p*fNo)3=yCa?b2P9PNCK32fnX{Kf(o(#wCWM+hG6M&u^AH0KCy%X#K>Ta|PHz z`x;{>< z80-aN<4ssBHua=Dtvv1##`XZ?z#R`NC@KP|7;Nexd{*N|&=|bDynyxpJTU}X<`wf< z`DagKhV9divO?2e(Z~sGjLq;ouJI-H@dWl^=E3yboM{cQY5oPF0B6(MNTcGY4K#wc zl9LxipU<{jt9@erL9bY^+%4?Jk?%+v0GOk(xKCr#wQJYXr6*s0`|Wr};=qK)38Gb}>b4?fmd)}hnR3A8!U?xEiTt6IZYPfyt zR;vAc#}ZsiPxbDpxOc<9!Dp(E8_(aAyfb+B&1NnchyIT{XkHq($bvwbS=5f?&;+@Z zEc)hp&925Hx!dYZ_%Igp9&@GJwDI#CJhw!*+TilEAIu;F6bp2 zA+cQ^#Uh_jpL9sqpMAkE-sn2qbPWI_#2>q~(sKa~>J~ojPs-xKDyD6B9q*XNw5&n* z8(7~1FSL$4wGmc}`hz=Hs16FBZnPw+8#w{lr%$G}?<9V+)d})Q7!{~Hb2GKZ(8U(Y zBH_XNq|+uFVH$_T$;k<===clPjR}x!BF&Cd$T&H@hNpN8SiSzs7l(uHqiL_i8-$Mr z96NF1W>*onkkC9jiCmG|@ZGQzz!U#hFJa^K5DEY950SB`moX1kyN}={EZpHAs9$2o zDkj!te~gchkByD3apw)8E^I-RhK|T>P|xvGPo6vpE;5Sq3J(_-m#F9xrVRXTdhXwB z;bbj=UEnl+0-i*el_J(JUAjcf6u`I#yoY(A4oaf^%*@cE>M%pu!YteUlU3oHd*?KB z47||*j#_gW+i=G52~hr3i=3($L2IbYZF$1A)jgAcElc2Mr+z>kB48hZ{AFjm}s2L1m)S%o@TXiCh~NK*rX1T@4)sxlNx zVp&jK6Z|SFdQ7D5e(PO^+rFBid|0=KgoNB|O^;mrc?%40tCjPLu=L!4+q4c#vzD!w zJz?lxyKGNJrkLbs>qSFGh8z3_zwY<-^=*AN<=7}OG$9Th%ErAO)q%TxTFeeDoKXks zJuXA+tR_$edv#uP+L$FY!rL=kI*)*PMgMA!fyA=ve9jZ(`H|=%?AP?2Sn4#=uT+j> z=g*%P7ArtmkzR&@GNO%(EiEnBMs+^&vnx~GWv-JjZG}F3_`STFhmUWDct4(NN9R!L zwk~RvaPsp%UVS`?3NpUF2sJH|t=i>RJ5xqTh(r39|9zm5%55h`t+8Zs3kpV3v(FRt zu_n?iru&4O=~_jiB{S@(d~dnC`g*v=^IzbxIR|{#SBnempgx&mAZ=7^?06ObJBK1y z1KNP;ff{o&GqsaqZ5Vryv(6*C7IpPsj)lhjHsBD+}sVtYmxOv3A7t zjCSZDsa_v+>Z-o=a-X+l-CG}5jyb%|i&r(ITg?-^+d89Jw#uPi5p^1V#}i7chOZ1_ zsicIMl#VRiR<5OvOnAzm{OZ%&szs>@LAm)mQMq9yo~+5IpJob%NM8Z8RA5O*N7woB zTW;>@jMmW!O2H2TfSsiUB<_86uPs~j7L?7mZQZK;Oz7g!45}bpiPgxjzktN!vhd6L z8`VP)O+?`~?>KXak^4vS$0P34h&xYK-HZ_1CnQJ3E!(7^yg7^=_$Z3H3|~#J{PbMY z%IOirsE{FxsPU)#<{{+8oWt)@2i4?*nf_!g?v-U>be`U+x|fk#Go2n%ULJAHsqd>C zL=WM&67f>L1_kfJUc&!t(~--XKtoAL1Uct|0lQ@O($i}I(jo59?C1N9xg1XWvK@Y* z(it~GsHw;kMMs?JBCMO~(n1V;mvPq3*S{H^$sHo^VyiVP_}f`fGp8x^>;_I;x^#{A z*!bWAN-bs)hmUiwW0r@V+jhV|8=l@2&w%J{Y6@ORsbI|#UH)L9MvpX_Vi0VjIO(CT zr~dWp*SnB*I#p6`;i6f2!G7tzegH9o7EOJCehv#Vs9_l#m9Mo8qqy{lS^P4^J@U9Yf3*%9iF>t_RoZ!~K!^QR0 zQU9u@0`to>CmPjJ@1c4GobJff=C`faer57A!Lq=2vFRL5 z9=neXgXdnM(^jV$Sv-bW+pnW4PQL;2hlWH{^#i6LF$HaVSDK!mi;+jU z*szO7ucRqU7ZeB{URHV)aZC#&ZGfJh3EdE=oD^LJpa!Y3kmxo|3;~+#m1rND1uv!? z%@@yeQ5RJwarq6uc>_?(`OC+*u0ELJ&a*J|AFts@vC%LTn~AemFY}e0h6UUC7r>{u z+dl(dfNz&6-1DLuj2V?j$IFH>p8$)Zdv+)3E8bnR@*h2l37(Z|db)fr?Dc@GvY1zB zZC^#i!Giy7&q)|881)NJ9GzeWk9n5xNZLthm%H&Uhq}cNbw&t;S_+kzpK%#cO;bDG zde3Z&acCxwvcEYx|yi`}rJPv+c z5H_t}_gKL)2L!9>eexiN?TrB|+Pi!=IxT>)7J$@;M4c>fKsx9&f{#*$s6Bjdf1X~p z_)WhJvI8pK@MD%Nd$&Hv6a4QYpmE@RJ)7uq=P@ln7{TNW;XWeW5DG?GmuTFC7cHF@uyMTFvxw-SeD zcDTxia|bJqnv#-|qkRzYfoM>4TgDYzJap)+AwvnG&Q`$jF+*K@Rf3yQ#HZc-t#vd% zAYiL`&oA_><6_(bg5KmICOtqwh;x>h=*UYR4E+fruj4TT*VRPdG*n}%`V*NdBcPjN zy%~V10Y(K|7qPLQAq^Dt4)cgctGxWg#(DTKe$#dYrQG6&JE^G)uW~INa$EaT@W~>q z{P@1R?TM{crcysZ-P($~^|@PNM~+o<(yXAuGAuB=2mx3+vntHYYaQ#~E*^bR=gQjx zP&zkzUf;5MIMG$ysQqXH+o^Hrcjj{Hr_=|bp^dmfsPF1IAzog4Job4xgKSV6CW!AL zf@MVF99MsXE$%rcon|FQD}!15BZKhTsC?TvS3lh_{!wr}5V=9^RIhBo{UY<8-{8U1 zV(t!WxN(R}FV8|R>4qj*Vg9p{+ALvP?zb`;7oYpaDD$S%Wi+u-&bS6fsKh*@=TB^OQ87dQCtk>r zH+#O1-EIbbD1q@b4L>ONQ{6$Mxx08N|AM8_YxwdI!dlBm;U>whD>)GS2~)E#ldhvZ zO+YFQHW8jR?f|0HW~I|F$2CJ|r}L0_P=4hNfUWlGzkjma?P&edEuOUwm)jK&)MBEe zMQ+sn@nbzm%%> zF=DcgshGByZur0x(=QRV=06!TT7Ojft^+v~+5Us!^79k@q)P5q?H zCg^&H_{|=27+=M=L?x6yDvnr5_)fAPKc%*^Met{)o9I zf4i>CZDCjVhMbH$hTFv%Mp9)0DN(%Tz{uwPvAx|DoN7bAceVDf%H#VI+Ks?cX;$k3 zyl~XzyJnQ^k>SwFEI}oKj~z|xU{fG0ce_xyUjIZDGBAq!ET5mdilju`$~^MX{}qr1Si$DZc4dk*%-+Td^4{zgHh+Q#F-asD@sFgHCx$+yNWud(p<*Fu z6(M%q`SWgXEy&2Gl8)^9x|!_OE)ZT#-BWe;-N^Fgo;eWf?o~A7D~mt1!hL1q8mLfu z^-n+J$Hb|#<|hkuC*>b9K6gLSWi5Q<$otOMHdNoMnKU$byK!Y}iR4db9uVxrt*M=_ z;%L7iCZY@wZzmziBq}_Qz{>&%t;JPl5IVFr;yzYy{INapN>&2lYQnbNf_e!jbap zte?$4S^W2q`cQ?`H#ko9NxKd;gGf}zxTz++au)bTur&I)M$$N?K2f}|Rl3aJ+TGUb z<2cTOOu^%tH%<3hn?2k|Yi_z}X42;?V?C*u(2QWd87#!-)H{a7XbcGY&2M*)aB~Ouc;s}NN8?d(w-z?ECEu+#I{>i=1aHSV6ks301I)fqx75=3 z{`K5<0qDJ&wcq_doEY8Hvp*SVKvGp|Wy-%GJvkFm$I>Smlxy`alurruk!_Ffmx2#2 zdiB`s%`kpx^{x;MOZ7dIo|~JC8Zu)$Y)FHL<{O}RNB8)7uXC&vf9xkQefJWyd^=Ho z1c@AE1Hm4c-%o(?5Hi{jfF7qtDxoo%o0_^8J%sdepV?%&S&Rc{8A3b{ZB)*v9@vsK0AALc!=Q7*Oxve#D*0BoAt;Esq@m`aH;5a|@8yP!2K|luX zt9O8JX-tH;2PRPer!kr`(|13v{WysGS~Sc0cCboHO4^*{ZT}Q{sBus(FVarms32?7 zI&dZGYNmld`b*5oJKN(JcKDqJ&cYHX}W0gT&Tcr_Gcm4Xk#qWsx^Kvl? z$pjT)^#W{1!?!I+z;!ntwRelw4_mK&Odru~@;4E+LmDf6Aw@K~DUvtOV7Y z9KQU^$Jqe5F=m~3A^(FDj> zJaP5w-WgrvJP&F()bg7Z=ADO}p>`1?eZe^)doLsP3v;dw|3HFe@f^=XDN|Z_QJP=h z318gZprgXm)#X)Dy;%zvgYG}{6cQ{vfj$ayG!)v3Zs zYz$$NxkY4H-a_OrfC_6l*$?mE3)ys_g@uh)(~P3Jj7 zDRg>NRN|2YLA44Uet)OK$&8uUvPuk*ro`yWnCU{WLKr0#x>V^Mv&mFQd64+Y@tv9m zRog9QE7=-iMLz6une6THH?=4->3r)gCf0#G3fdxLyFR%bTDm^HJtnv%Ge(LOf5Xz; zknjNB-NpRPkzkcNYupSuf8)f@Gnx2@2huWXf+j+W^;%zDz>r8{OB2)y*2C3vfw)F9 zuZE?iGnj)QyWB9XLmXJd-GK8!KZfenhpc0?rop!n@sczFO-p?;LOQY256H6l?F23dD1B?!1|+H+IIG1NRRHXh8bxqul)?Zxhq%AL&l&aR{3Z z<4M_u;J`boz*kztui%FeLt#UXf?xarrM|$p3f11!lwJLyT58;FYvK<@!5&Zw zh_0UB-UrbL_+FiwaPEsr+2eXv^Nvp!VW%eK#+Fy1@%yiyczpk2z^e!yt|(+!0vWKS z5I3OX4m=Jd(*oTmTVp1BV+4X|hAZ_79>M@cPq%UC#b6hyNAwVIRQ~ehRHbFhiJ~28 z4DP&?iSC+!#zbtZ2}3AM`|%myNp&uQSg3{%R{zn(qm#dZwrk!E1Ey(+yg2cgz46j6 zO3m#Vm6eqZ65dO}hoshUR@&C@PNUS;IBMgmCm~+;g&Qo4&G~oQ14eB~l^RDOO*nAg zvw5{x%v+YB&x;}+cW%l@nbuUnajnUJ8h}qz=#V>tQ_RQ%BxX}`siong^)E+RE?m0Q z=BNWdQ@KM~fAXWBdxE;GAFbv-ZvvtKA_l&O+ll}#`+`hS3nOSP07D8&G3G84O5xY1 z)3|7(Bwo+)kT(i!rdzQLGMNXuHa@v zb|L&$ks+*gGa#jyNRRe2A9w|P%rI~L@WX~m2kw144`|Glv?zh1>$H>V@=`$GIT-aTt$pxu z2wH2cfg(-s)%)n~Y7=)`DO67w$kMkk+uf-pY|1ojhysauPmz;+$LWD&yC7_Yl zfzIBzO|C-C)%R_OIUy(dx)^N6C*D{V>44?^0C7RW?Uu)Di{^ept#+GEGCQ&e%>*fR zrS@b3eN)e*>ynfb=e;_jU*;@Y7!pe^C@GC~77U&F>6PsM8U-q-M#3sAed-)idQ1!w z&A8@v|L2E)%)ktvUm6usHX?YyWsH5eHXgzSPmP1KjZ8v=_bj9g#8qck2^QRTzKS_f zi9=seN()g9b#8wLVwfh|A;`>0ZYUuwMwUbT5_7-%TZm!l(hS!Wi)1W}jr(!dI`{$c zue4qOK#PrRZrWcm`?TR*hFM0^vd*=)$M=0`KfE0CR~dKB6EY za@1RCh~sLA^%YX6`RbRRy^M^XcVQxj=jpwkn%HAIEzW5pvS=I)sjvVz`*LDt_`Xqo z)tAgnF3+yjKj+!@?8azP%r!90ox`jLwn*6Zy@O*$!$0Q66MFE3?xzF}=|%84Y0wt( zJ<$5^*C!61(Lg`b!3fSP6G+s!N-1jaCK&^D|8WH!K;|lLf`1Y{aMoR!HUPrDn6>CS z0qkx0RA_atLd<&5v`f3M@Ac@5mS_O^3NLK2zZ? z80QQ*pj6wO-=F1T2?_eSOrZFyEUhf2<$w;?mdUQ-%X>ew0pXz3o8!7#_yW)5Pvw&Z z;Q2;my}>7Fypq7Gx*KFK@(*fn4Y*;{?;PXXG)i?7jcoHa%@2J?KAvbQ?RaX-7mYod z$+R+-Q>hVlvFL9&8lIsN#$D8Hs+SP(42{?txEOVn%FsV1hut>t@i7I(3m1f4#ydb@ zFmUV4f^~K`ty@HKy$*psZveHnvrFyL+*pobW&FCX7^<^4K%>3gE0pm=puIX?TdL2~ zrp)3}U6{jDBZNIYvwg)EpZ7S=^hYd#3foM}*i*(R_il`S9?!*5W9) zM(@e^@grf~dzP>x;kRC*K&bozI!QwwHYZ^?@Bk*>Je78&bHZ3I@}Szw^C_2N4#Wx` zpv?n6i#n7xI*fC~25QUn~xyIZMTuppH}` zz=q?gHx|^J>|j0d*b?Lucsr+GIq9f=(i>y}b6s4+vFi#}O$hZSA+Yov$qPXh|6xM7 z1mYY*0TL$`EUlsa(7g>|{dP0xPtNtK?Q+f&$zWniIL?PBc+X-sZmb9icYCY7jXizs zJ#L8{4|?qho&croMAA$m+XMKI(;0sP_)A<35BkbwTYK3kf_BfIJr3|C)a-73vZN6H zai3Ka)!PoRV=oW@(~nJ~(e1|;0#TpQJ>Oa_>CyjU43u&TbXI-6Z65SLbd7nvsPl8! zrKF^C&UeYGYRJm&U`_v0$Fh@(pryLr2kz7yz&0~7e1=Xi?Lw=)VzuB0#W|^WGcXh* zr?>V2RuEnhyUMM9A-@iCQFvmRa07uQ)UIuWA^O%b#fD*V5T!EQjpm(|R6AJVq{dB> z4={QIlHlm(aD>8-le1p>7iOI* zBfEzdFJ8VhKz}c|fxODcem8`(6$(RpEd+3sREIpS;y&O!dHj|nHXQz9D3$5AmXSZ= zag_y-|C`U2S&)he04I+x&!Z3?^dLHh^4f=&?OT%3PsSpyCi5BYTZv(NDNNoc>UMh* zu&p>LAevYMayOx&JDmu%JSV+31jkNc>@&yGbSYZa^JWvpF|9-TH<4g16wfk@Vof9vQ->%w#_<{GtVfRA&|R zXt(lo@x0Y1poz}DW~u>=rRsbB=;_nBAf(c(N{E+mt3fq7nj%ga8Z^cN6Ch>H6cmT` zv@y}q@%yZ}&3`3~q&GugakOs50Tp`Y6?5{G+?iO!3|>a6bm`UGszSCet1dPBtCr(+z{F`HCq-nzcy_5>v+? z)Tk&z$08R6gLYWRDG4q#LqGXApnD}tN0W5@Ay8Xk(~=f(Yi`4+Mdi#FPCSyp0xImX zej38tbtD&%4tqb1&y*gtPY((Tu<|>7HC>oRos7u;GT(JFZiMgLVQqP5sS1RnR>^6s zK~VMkn{KYfi6=dM^z>qDx=5f>u#>_P=7tHI65R5+15gIv1nIv6Ou0th^VhT-v5-cH zsZ0r10huOAolak@`T%)$q)JgM^J>+u{O1CZO-)TG_$)6KI$$Q)nUf&{Ak_yw-h)@q z^N*LUfk3wYUHx(}E}#KqGyqos<_SabYF}1H9wf2^YW96Wf!vyKh1Rb$W`cbZ68ncT z-P6=TD8>e)lxRDYT=;`ZtW;m}P2jq;gJMskqKYhy|K^KTTLVAwy;J+s()j7#30!wnES748$=6$FGqi6?_f2y;j6r zIvW8qPjC+R=Y4k3cdc?(OJ^YJpxdhTQ!OxVrLN!ALm;LWs^S(FzS?+MOqbsYoHl46 z6!%)e*tWclpG@I=yXF}<2|5I4!#(?B7*`#tkWpAb!R1N(7xRezFi3{52p8y*#4iwe z;%Wu*go**xLzt;SFe3^exXy@>kWe%eq;|`o?Ea#4tVx*x3X8QQ-F4!MTeSMQbZh74 zAD*4)>C%p#foNk2Y!FzqhfVqT;yE;iHxiA|Dyd)1NJt!l>mQksZUKnVxk>4(nMs&3 z1Ys^20TDD>z5*)sIyq|Ln4hM90(&k>xlZV5ep1KA6jW!|zlZcoP3?S8#A7yMyC5vtVzUz>#zA6@cfyNiC^k z^16eAgN%${y!8PAi+2+)#9iQ!n!9yA;Awn*=>zAy(&el>sJc_<-@vN@zZkK~>HPY| z`f7|+cR(c+48X}y+tAQJawvnH1j3S{;PB8;J6P}4$Kr03e>ax1Ghu7e+#6B{Y$`d6 z(tV)mI1SJOqKMHumcPHfnHikuHW$uBh~JQ zz%r&zp{Wk$E%i%Ste9)|=s}wKER1^o@)tJrZg`TJu`w(LA zxomu`!E0hC{wv2$yl61~oPm}$agk5pKaKW~t4l;&+-k@5&^*o|cOR7P=~aMuc_|mr zVT9&}v8pW1c<*`bdVBK(rM&@YB0|ZiMry*=>UAHAlhNHlPphi2pvLoBw1|w1hKi^N zC>z1d2$XfVrK(;>9u_w|Jc+WV_Q3w}mzN@um;`TjUlnx2{=~xkn44$@9e~Ii%A6oz z8D7S@a26U91ck|^gN>9PgYJ8bmE z#2kce@{VVYv;GF}TsI_TQWwcNl$q0v{{4=pahSvlThlX(zF}a{n?K)Ha7>V(LWyG= zU~6pY+7U;)hk;=MEE_s8@yi#rV1h2kk}gAZB_14OO(n7n7`1t* zuAbi0+3@p8h>NeFkO=W#+L8?T1^sFX(uc+XP8=eiF5CwPC<>PGweKKMg@?aqS;Fl( z9ZX>j=jDm{zE(ieJPpkSp$1j<-MY3F)k48A8DLPrZ=8P|r2W_y?l%+_zu>Hc(fi6W zif|ZT@j}t>y_XUfZnsnj@3{CAIeBiP;SMt60{X$Qf-T}q8q59JaR;a z^cuPt)EELpHjJ9hh)bajtCcul#W%V>#mA!XaA}0B4fw9%4_1_j_XT(LXbHa<7Rb!R zB=r-z60j%>lRqby4sBU<1=AB(x{__#c8BMe;uD@MCJ}5y)J47C3q41)X~^Dr-``Aj z_Bn8xR4d&ZTFS^Nvviw~Nhno>KQf}S+!a}9pFTcU# z$TWFDuXv%S!^Z=Zhm2I5uK1E4r{8%YY;+pnAnoR{2gY)8cN*$2wihtuMX6Ez5cK0x z-*ulFQkK>j_HW0{85c#CY~8o(Yn}{^x?rZd;K+_1(IJSB^fRpA+-v4)7^^UH+&^ zJ&g{0O%sukgd)=rAB(i#!C9>0g-$PbF9y=>ia6a$T8xX&5nUv<#bSv--Q}O~C_=bX zUdKhSb}sq4G^0eF>y-`9Eacr@m^x54LvIfiZQntr!naYhT_}GV@E$omreJySTf_C4&!HJ`-1B8EIvJl3mRemI+2JJm5 zNq`{m9Rc~9B^21~vvqhS>kY^{FV1M%~7&kn#NlJe9niDV7B11zn6&G+-F zda%j|c}Bi|XF&q!JMD~^`Hf_m9L#1n1*aM~jjeg*Wh3@fXvL}Bpe+$FSy$E3%0LV#bzhfQl|4dyBASBU(`j~d9 z_fBnomWZFd6=BwXhgYB{#OMyATY2rl_~laVy~syy#2vf1(#CO4|xNFV;beJ zX^(C}uoCr?0|Za9nn>?=mIH-F<(_je1$I&<|EC4ZS;)P&~3K7y}38+-yYgr(BNT{Mk6u3ECMAxOY5HEZ-9MhWl?e@>1!Y^d?tiS82%X~a?fffOkU z(J)t+zogoP4=3FV$P=A1(_aE0OBocH1s80Ut2ZGL)k){uMt!_Z@WY2DHQ>YC0m>(P z>k0uGz_=TbnxeRM1(sE$ry1zzKD0$@m7+}o0{5>>aE>3kI-%DOR|-=jL~)EIO#La1dumWQX8TtT%eJR-}}P1`q7V#u&l6o+ge)5@cR+ z^jpBM)<4~I$cCuGG;*piqc!)M*nHujGa!v9v{U52KU!Q@tBp>V15qL(y8RB57r1;u zSsBN7ub2UC!qzGA9PK^0O9HJQ?PJA`H^9MR*;~W~uDwSh2#_(LajOPb-2z-fwB=#e zioV6zCbE*rjlzNv_OYPRHne6eCcJ>yfT|pq461_d)UVkGY;@vsyw|VyfdCy=LUC+c zpo-&ATpl5zc-nq^RCuxb&QjH$39LJ0=(FUx1?78q99+)-jN5P%A@{&tRyLD-CY3VJj zMhN@*K&SBNki2+*;4(x2BSJ^O@7YMFG$L^SS>#>S@E31nP*EI5!V>ho5UWXcN*LFV zG!#vtRbqXn?$lzXEZ$~D>i)}>_3L-^b$ztPhK3k0D*0Hk7Tya0wvG@a(TgA7zBUG3 zy;rw*3z^%LUBtH}15_;Cm$MBk-(rnWnjjb;%67RETZ>fw~sgtnaT>0cFD*Lw6gU?TFvHpuYa;|ai1aH z6OyO)-WuH6ERXF=IUGV(t>g-!d_=4&&Y)-ToF`YE1!j?IS7e1qh7$!~3YZg6zym}25WTJDO!~1LD4!RTQradQE0t0J(n`W;AjsSkm(|WVz zd+4qO(Un)YZ$eCVnMoYd0t$X+c_0Z7_Q!cn5|BkMCn_|^=*$`u7N31cNn-#$`X!ude4A0eS3d^-|>mGJ6^ z9E9c$^^hw-cZ-|q?zh_kp&eWGd))@8T{&ZkQ7zr_D%XhxU2}#tvYxvbsFWD`4JA+=V`nitmbLe|tYP5oP@^WAdK_TGxF)3GK-<6!& zn7c=2g^v6V^zK0-70+lOI@4hbfKjP)Y-dX{jtdID=z-4&TrLR4N3^MKnNyMkOI#-n zYN9SeVZcmzy!@9p9VNoo#uSkiP1a7It`WOs!gb>a-Re4~a0FAGRKD-DueK`ulAnpGkoM4=E!wyA$r^Z3 zi@sIcD*bL~;{ZGSw~+YTcpcxh@lF5x!~f5x5*^()M?6-%^c3(?RLu9)MuU=+R3)Aj z{;fEpu%e}E4zX_K1DI!llHLB`ZrMB}RD)>rwgzt)K@jR%ECf7E*TM%8Vn7Xq97S5Q z1tp@IB`@`?p75^`8YIT8!McuSL%5X1#mj+EHXh@fgRnyY>O%vBj7>m6ScnKtmUy~4 zg_|i;@i*te;DWZt2iG?=?7|B}8G$w73qxJ5PwV=+Kqm`TW0+~D{b>%4bcM$!;xD?P z9RQ!3Hvr~>=;*L%K)@%QQi50E00-P3DP4iC2aFW9S_i{1yvASGjxSrK<3EAv5ZC3v z?~d5G9gIv|SmxY0v{o_8qo_a)R>9|vo!(g@hw)?>EOuq^lqFG+pi{Lb4AI0Js=RC= z4y8>IK@Ee#1j!f+yWr)i>1i|uE#NS+`24#jO-tz;7(lBXMR-AuD@ED-c&$J>nJ`d- zpI+IRHYm;t}J3(AqVa>5lP2#tQ76H8_asMXBSN22-;s!ii_-xl|geAcP z8R!f^Oz%N(6*EBQg&^oLU+)bkHAJ9nrdTW}friSpqKG2~TB$~o4-l0oG1p81P0*4) z;#P~g0cOoVRifAciRY!!kcCMi^1$w@r#8*LseG%Aj>^<4IlaJs;ObNM?>$ZsAE&hQ zf1{Ta2lFk5caB}AZgDnN1gK#R+;5yW%UN~_U_dO14pc>=p5|>E%mx6IKwk`^Hs%Al z?!!BM&WDQj3)UNO5~Eqgy%_w*^0PS_;3wZ7_#Xo%XN-yfKJjF&Srio%riD9}un4*S z;KZ68|APM3_?d?4RLsZSw;~2lGVveb`M@g{f0rPd0HriEne>F6M>UYsk;_OjUD3xB zz9A;Fxc?3VxiVUQ3J9u1L&zl>UH!Hue_w_N?9-xGXWB{fvwq(8y?_h$EJ` zF$9o|%;K>r(MSW|lnc>S#)sMhAU5Z)RtoWn$Wp|l8y3B15fR^!%7ENTom(MjfcC}Y zlKv`Y41R4vV?ThShh5grn6xK=RkKDMn)KhYk{fKgih`Mm?g4WpD1VSer;IiR$#QIj zMY3B(U_%$Njf zix=nIwnv#6IU&=sDF0ci6?YnL!sF?QQ+GVHiXPL7;a9C$>Yyj9k z-VFdnc9vU2gct}k?grTn)&f2N)_vSMTeokg^rPLomuSWVUFSVjMQ&3$gUd#Vi9Xw2 zeL7G%(=jo9G2p|(h>IO1Oh1Ts#x(%P z9@rz8Yk&b$N5Ov524H6q6$7Z475E?oY|r47A=Cd}Jv^6oHP0BQTGJo#7lo&tHH$=P z@x^Y^2Mo2Ym+QgYi`iT|jl=MC9-BrpPr?WA>%(25VbWa_703T!@6E$<&i}W6V+J$! zF$yKdSRzV8MOq9-23b-U(q?JXs-(1GWSNm-qN0=~r7kL@(ju~xN~p96X%U51M1GG~ zKHug3-N)~r-|@YVvT+UidKOmCo9_wM)0_X6n_%bu8y9JOOVk;u;J zgfrrKTClqz%CDZ6Vjw2w>n!qB*L5sa8=@@ClYbgHGEuIjz1`yChU4S+s5miBPUhew zRY9D}ojOl)`BS?EkRQN-G~1)ncZIqu*$^zC?&xw}UEY;C9*`toQ}7u6+iMiC5s6Hi zE#%MI+S>W{x8NI}TC7m`lzZh1Je3%~Z{Y0P+^NU2W(~y6N?yZ0SZ2_mt4`PQZ{L3Z zIw}8%*$KOEPHt|_oz|rlYT&Tnu|69U6Vq6dqzKGbfB*Qm@<%sKT<1nXclhw(z|r*X z@>4ATAl@3;B*4r0a>3!IEm=8S-9Dyv6%5HcmR@WTXsMLrwO&#GdZwSw%%a0C6ip5Q ze?sl5$l6M;SIUJyN23C%eqwB@l50MnAnBeG9U%@lL-e?w9L{=&qwfLTOR|}~y~>QJ zS>8@0s?XG3Lbj)xT+z=w%jW})=nR|H*CJ?HWas{4mex5XiV~e#&-#>APJ!LB3IR+Z z7MV#>hwB%G*|ArFZZUfD?`AX9Sg68?$Ms|%n@qVN8 z`M~$vRna53TiY0igw0Qc#Zly$LEb#?M*;A_Gi}6&@hAuXlanhh!YW(qv%;7^2J#c}PlQ^8U-0_yqC><$?=c2)Lms zmy;~D{bw2#maJ&l7dgN=rKxG!+{C^S?)lj&hsjMoa38zjZI{WAk!a>tN5A zj9g9lri-wQEM_QwR1o@Oe^)KpaB@-(Obm9rua10JbLvVR&5cq1zOSYisDl4im~4_V zNxt01IKD^_*MV);sw9<|($>Cx`EWa(<9efzPagFp4fU{l;UxGN-Ev z9}L(cwP-;G^CZl)dBFSY*MI*!bx!p+Ish<#rR5AuBF;MsrB^O{Y40=sbE6mJNYbINgE|vyhBXsUh#bPne=zso) zzei*sKGj-@m6%8EuZQ&=R@_gGdF`=W;k(`0tGflg8>qp9dkY0#^Gnz2x^9Ed{I8OFvqLQV$kTemU~u7=otT$7m!&iiZ~qAn zuI^m$!>AWbfCS><_^rnp4hy$+(V|6#o?BoNQkDw)C$E&u?c;Jp1!Uys@W3LHUc{+# zmP750E0A@6(OP+WxiXG4{u&g z(E9U3XjZtPB%}JvONam`o0_kE;K-3PU);$%(26u^D-`X;v)C@6bTEWt@87@YM{rnf zR1NEd`6DPA8B2``D7O5#&M0SD|LPK(qq$Sd4lbJkunfgcCqGlOh>7_s?WwmR&)>Xx zP$xFa4sz9?05~vqZED3Ob=vu-$47_xhEQe{LYypI4QrVO!L0JCgNEQ+*(FPFQh>oO zd|u<#{M7hMGAP?or7qc*I7MhfDWeMMk~&ly_P(_5}UnREYUKxh=wzLsVa2) z&u$DU@^^aT98cYzS`)tPUz-1xVQBtOEIXH75l*d{1f1V!E((+${e)9QxAEhxlhVM# zUl%!K5QA|@&4gNkbICF)4d*#&Y zsbTrR1My-?iUYD})~^?R5~8Ie3OG}d{pB!^gQ|8Z!z}%`^&0a%JVsvHUU4F?QQCIM z`lnM^0$kMEHz|h{WqAt^&f}h)V&vVQb)wH1L2g_=`Z;qmF$@sot0PqxMG@Gjyka-E zE@{;I+d5w*9&4>FTeZ%vftUg>j9-z=2OcD&^iGy%B5I>kLV^)(9uY z=fvC^G<#KwLz-u^^^oKBz{tL!^Lc@CeRnbB)upB3a2Gn%-_W}$dbm27^*arDVsB%f z7x}Cw9OQNOn8GxciY6`(v$ZEjG&demR}odWS@|m>T5+Zl-4~pVg^L$kPsX=N)c#3< z^NG}`Ci0v@4<0m%(I1xECtPj4Fmg*OdA+%lgRYk2G()L>ZYVwejVD$GC+3dO7p&a2 z39Usl1k2q$VnJJii5igBe(+G+$jLdbX!F!2Pq4@m(>HE=gN-1!(J^|+_ImVC;r3LD z#AOu|RaNivVP8B+JeMvMF{)4#HgR12aD%~wzazPx?TuzBN3LRAcdT|4fF_c@TYVU3 z*FX1($PN7}jX(aOK`g@tHS#wRMr_9SE)ceP%92(`y0k}dQq=NO=QNKM5k@h+(@~Tl z?RdQPb(X2gNy`1}E`_5g%-pqq`QAb_M+%d?M%z_c99S`uX`?nl3-;_aw`2!vBozCI1xiRm{Qj*;5AChHP{DC;au^ zq%npz>UNrekiSZJJ6PZ?DLl?Q?58jT{_pVN!$*wR0=Z#GvI~dkbjisl6Oo9XklJ{W zez;zm-VNm4vxT!2`s`H#r+6kHWtZRM^zZ6jkzpou>R!mkh<*p%scVEk#w(Z58*4oQ z7t~U}c+@|F+#?~0tEf;sxGq~ZNJ|%bzYtRw>&=^oh0SIJfE3|v7hn9!gZ*kC-fhGN zs*CYK9S{;aUazK-hg11V`5e?)7{n6bA<5jHW9NtI`lee;xr4n*f+84n0r|Md$|SQD zI|3pI358^1w0rSU-FVMC)apWN8Yo~{6^(fthqr?}q97B@+}0p99hkTd#ojhIdTGb( z(VOsidg6%Jl7kQK-P13ArWk>_n#!INSW*lx=X0dkQ#To-*$e^9Hqge#Ml0jGt(por z2do2ObWl@M_vn$)klc&x1tjZ^TYRK0xZ61vip)6Y2mHN3cBoZH4lcXrBF@OE*)9cQ zlbqYh>nbx|eNb7ICARQpt6UqtsN8v%1KmT-zDPfRXWq(q!8Ybzgy}q@Q>2r**1GT| z!zn;5t6MWay!c6Sc4aiX47k1xPcCI(?C+7w6J7fKR}enanNO3c>DpU#Q;Iq}yF)a@ z!{|!mEMd_oKYYv%Dv=-sG@GtQMh7Dc_ndf7UN~13*8a;5hRjQ4f=2J4yPUJ+&TX!n z(4yx{jhMd9-BoPTZoA7_yU$)by)bgS_Mts80|#EwyE{oX2Uw|O(p(!@d6R8M%3u7R z>1yAe*J#e6gtF$uIih`8%d6ryfQbZmrHjIt4S<_+Wof_ky35y>uip@2omb}RrRpK`Bgu&k^G1m!~fCO!-I!UHA0t40;PZ+W=nRpyXUJL1p% z@x4omj2GCRl-+fr0g7lB1wm$zy79oq&@1Cz&Zl}&AcxHyH3`F?Qu{indnf;BdO8n}M~fN-#wF#C^HtK`DB#{-H`p&Av} zoEq`h|1PN>?yavGW$e9T>ICzLP&OrF4Mha+(k+3;?p-D={bAwv^h|5QQ!k3Q7-`*G`dKj6I3?_*T1|xE?C*AbpPO$lHzkIEFHkWYQ zOH{^Ein|m=mL0xwYT6#m^qB>f*ecwp}JGMcvP`i<^QafH~{ z&54KA?l$gZJzaECj5&icEB_s0ySdH*Wz|(=EEJqW>{ASV&pe=V;ak?HEu9-ujWwLI zdFCM`_Kd^ud#XEQNe zjO-)d8S}jP_EfjYU`wm@td5f=i#10PBts6H)A>(jx|3Gl*-x(WH z&cFCPy9~H{l2Xn2A zN9g*zXD(4Phwkwc^u(4>&%(arla7{Llm&f77M^<)erC7vv%6puz$oAo6LJ~mW>?NknA%lS#&uTUO~T1{JV zJxmJx)+BymuZ~Qy+GA~Wf%648ZI6Ml9cU3>ne+CI5Yx19=d3#+XCkIpEuf_A9h)#4 z=*1{;y2cf1G8UBS79M-`nINM?9M?N?P(?=_S1#;^C984s zhTH6h2Ufqld7?(s2wVnc9e&Cy?ApP+wEXMz%iNvP%Ka@A4me@^GN){Hbv@sC;NgP@ zWLsY*4*va-jHu0~WS|?!G)SF4p3}CMl z#WAjNEWAk3ZTEt*oFq3|YYxgEnYQ^|x{L-%@S@W9ZPak~i@QvYeQ`2&) zQpjknY#snN#Rkk0p3cA48W0V20{0AxzY^Xp5m#n@(YU`PL-MMU zX~XkpANkmkL<;%sxFF7xLiCqBoifw3mpSvK$K)Xn+GidnZQ|RH6(v_}@!#y#yxCnc z>tWx$V2fVpL4&hbk3ZHqm4k#Qkv+8NRtu2<8}N5!UKOSj1`*`xd#mNkiv)W4unW7~ zQLj&lNtn+GJl!xTE8xnz;18Pv(cb?ghkS3xYbOuAZ9lJ zJrjBuI@oNr3(vjzq$26!ns;=u2}%%h{Nf&;26i(U=zUWL*o~3dTiP58{QHNT`tad{ zPJ8)A0?CnI*X;`06KkxQ3RO4If;9Bcq9K^0UW0gEvFe48Mrf>@x%us}&Oxb8f-_@x z{oJpmlo%!ThrMu!Jv#*!!-)Hk^&KjfMf_R7%ZiKaosY2KR~l|Q&Kl1!>*pI;-Ol!O>3-t_H9DQ`W-KTGBD5XHrR-gVRUF-%U$BI=2lzX&@_Z{M+(l@bM zN$MYH9by&Pd%SGOk}!k0I`2m7tRVE{9Z-Kc?t9@O^_G8#Fa?p0$aRkong~h}2P6!F zD3HusBfRy4ljSha3qyV|MOyI=O0SJ`?W~4{utNEZk$h zyB8a=@a8O(k{ctTqJ!*T%+j7d{Sa;~wl9w>-4jUHjc>lf=T;yi*1c#@8`9m6Z*lNZ zMt)8Z$eF4HN&$}eif>5HB#SeiDL;2#F?>*L9GD4HXTu60iZ4-{_2yr_c8$(SqInjp zO)Fza1?hHY?}z21B_uAU&sd`C`rgefsku#kJewvZ59e+79{jJj9hUnSUWzgb3TD4~ z_yB{km*b45uz&)XV7k2y_6aRe++j!Q>V;8uZMI4lS(!?z^-f{Z6UR)9JcZ+qR8}W1 z(qstCvxNGEi@%R!s=h^b`M@#ralOLIWRdeDpPqD^RoM#a*W$SS_|%;4m6Ud~S%^|4 zE|0nGtQ{#{d+s%6a+|U`e|sS&dA;|NR#$!)prIUFJhVPg3Y?-S?&)4hW$KX8MH{qb9Op{hFX8x6FS z8);1K=NuE^^Bv1EzIx#L;H(Qyant22DM3KsG?)ji^%h{SVybYZP; zr{GGP5&l!VCmkrUv>fBT3Ir=pp1nE% ztZYnb+pn}UmngjD^-}^rNw}r_9TJuCDIIk(eC{^A$X`;$xlVkB4r~4d!LM_E9c4&< zCSOF!9RX#^OPKDQ`R=ALsqqu&Hq_k52YSp}U3GTHeyF1=>gtk8uRAd2Dj{ULn>OFN z<3HnnmpgXX{cm!|H&sPUls)scxbBw@<8Q7sy#NJr;5XtXz!g)SO0cE?@?t>x+u@Jeb^ zi}+xS2{X4(`h1srSi!Q{e^BC=mPa^P3%}b2ofhm5}ht`^VYBf&r*5 zw&%CsehZCvkxeKsB?JRGiXK7GHttqofFcAWt>ox9ODNji_B|IW1r zy$`CH;|+*lHu-_ERw8%-)936PJ87GQ03oxDBjM(2n7El5MD0z2>d?Npw2aXAM(Q!- z;h@?0AtcyD3WZ^-0>-onCKKbtj1wv5K6l?cLhM|Oi==*TGd@1~S=maZDUMKWF(w+G z4~@52|A>bX$t!gP<}}?lD|F?T0fB2}hDIOk&t%E?_n-e$mgc&5oWPhOW~d|jZpLZv zC{v~+50?~sd>jJtXM-^EdaMvvaGIF!Hq3BXqb6r%?A}&KnHu9M!4QuLy_?w1cbLv+ zC0Hz6Khw&Dl|5Lkn3t=An&n6$Xu(xULj+Y43Mj z@mKTqFJam8ld8jJFHYbAU{E`T#?m$OEC5}j$~9IZ(EFI|`E%fN{7xs`6ZXRyo8_Pm zFp5?6YN;bB*vne3?qbs~eKCEH*EF8sfZh-|@#neqBijgUI+DG5u@gg zMjj%DO-AnYre;ACi!89sB;50R5fS6|JO^wt`etwjjPFmR#IW7nzx~z(3?A<>Ci(PR z;{SjJ!SzuIc~J*88K!XOhf$DP$jBR)D;o{m!3jhLea%)42EnVeV&dK7&lT?AIyUV? zHV!{^**G(U07%`=%tmb=CSKxs8@{R1iUc2C9%~Hv z$kHEMDhwZ<$-F9e&rjwgqY(@(9ZCcVBr>`G5l=Wo0?hTS6H+!NZjn=&B!SCM&sy~I z(_t4Qo&+~XE09GDUPv|)5)mzU

  • -SS8LJnHwCno+xLhD8a_f`?Tyyu;C>8LY&9(L7A2GJem8w9%uk zS5|K20e*B2+o~efgSmgdYQ33Jni*`@$YG3yPNZ+3z7mIQuffiwwK4qM;F=E_;fs>g zjUy>(?o&D!9`j$Tz>8iwy$eh1)_W;V^o+2Y9xm8f`vHFZgBuAxv;SDV`Y8#rZ%;p) zRIxk&gaj?rRXt77O+3F!nI`5C%qAP3xG=sK-9g3*nJiKq6S2Ic$F{Uz%$Ry5PX4=) z=PoFrCGMMwY1h!UQR1EW62t{^!e@2Tqp?3P>!lWm|B-dF5_W(Td?Pi_EFx>8I_O<_S61wHnXa9EzT|&}vfw2$#3V8Kk zqoyrqh7`PZ;~29l&n?WYsPOZXcKYx!L7GDUnwV-&V zd{D6-&j5~tD7>7fPO?`Wiu`zLzTCqhe*^zerC*63Z*FT_Cn%Rp;j3pREjxt=Acb{K z{I*qW-O_rKxe*_W0j^uL-0C*K{!xtFe6_;%4EviHMKcWH+155LYQAH<`T~7GradqKqJKENJbAeQ?KY=^K5!LXuu;D;c={CIpb0v{pt;?lPU>8 zLWw|qE>>a6ewcs72(pZz;{oz7U0bd)epCS$78kt?PmQOp{Zrn%(ReNn`ZXMP` zLiUv6%cG=dcdU~FQ~<|(qGVneG6^dnQN##l@xXzrHNt5Wb`2Q0rP$2lGl3gERMR7G z+^y_an5d*A#x>wG?9ue!vuDhF{@vW({swqA>uM{5Md2z0_sm(lJUx6y@J7R$M1LHCo znc%RnQji+{8ZTVK>Y0&pcy0>RYjU)erRCruLx#x6M4vnfM;SX=_`q3|rA!_&pKk9H zw(O8+7NziG#*o3vK+NkPIN1lBn%fW0B$xnqLry28bDXT=)km<5_eY^b>Gs<~e}8{M zz|xd*wg9l=Yq@;@6Q@6d+(Klxh`+FHV*$7{Ret&By$25tPF%ic|CpD|HKj%@?@Dz4 z%->P|^DE;67PS5;)Dt7N&WP- zi(ZaVQE?(zpFGj6+XaR11n0Kf{l6HWL$PX&33r01t81#uVWkn}>BN=vA}Raa{Q8aF zJ|YehgRALTiyu8w^KxaSCn;T5c)b{&k_#}3=DVf*>$Q3G?%f*|)+r7bhs_E(1QGSc zi|G-004RYredRS?huJ5v#KOKIn^#->y^z>-I~MoaJ!8!LaR=g(1vsQV_v@#^=kBqx zhSws#wl#kJ5&ZJL!q?B3U#8FbufO{Bd-0of{l9)p{IX(HmnMr}9n<>y#`&e&?yo2B zf8v|g6mcu~iVf!L;KAFIA<>J?a(k+HW3?mw9=>#FfXT7Vngx9#F^^Qio`4j>*WZ8r z1*z1(L+^Myr4m`8BobvXgB{W(#}F7u*4e*DO| z_s+8oBuYB&m2&d^`D5D@23$|b@E5w$r!pUWq3%)-YcC5kyUuZDip%HN`F%bA>* zUN5DmyE8fY@>za7t=?P5BYa#(-C8WP_yBGRnkH(raqiUSN5jHqa6Kt|n&2Pw@7>!j zK*I`g-7a@WGj%S}TSp|SK)x%l)hKM>f&L}k=xc;QZ2AFL%+ zBm}~Dy~%DK=@&}06OQ}-`U{FI!&}{!4}6nmeyo8y^y0Gxs~l zxMxAoiw)B;8Tl;UDKHe>@a8_BpTnz~U3QW3CM-;Dq}S<$geTCea^`ULba%%yQ4UWL z`&t9c#b3F4b+%Owt^XOHJCiZovYjDr(fx~3sgx;)17U~^<w!EH<~U=r}braA|21B8(uRK>NQ zCa(0hQ`i-fW8cG@O>O(_z8&SE`wf{Du|>%aGO16zUJ2F2wVe#8D1DkW%7l15@#6D6 zq?D132$PGT1w?3jKG53{XDCwi zZSo>iT$ObFD7-hCOKqDt{YxAhDgFdx`x*fuFQ zCntlCE+;3)w=sKcXm%aluut7x-xk4$*uK5HbBCMeK5Rkb0?bz~U)~08yV)C`(QT>X z&EEg#Vo!m+!zM~Wf6(*PwILX{w(uSy8KO#9zBSP>_WCn4mo&`8ObYr`2-v=N8XMd zcw3PC*m!=jolDm$wgoZ3v>)*MU7lZCseOZchE(U5U)F+&qUTA+{aFxb`5G}omnH|_ z$y%sxTR*?D2+(V-^k$Wh#pY)__1?T^=o&HIWpcaw+{BUW$&JKdE7=)4j z){j=d3K1mD-NbY2)-O!OE3qBJiQIesAAj5?0Da&D+Yj(1jo!F%!^x@EZ3fL^tRuUn z>i9H1w!eAPBz={T;Y2gS$W7|L``SC)eACh*27pbSbZl|gxTMkYD5L~ccJUBzvmEk2&#{Aj(+eOo1=C3U25M$zF(GshfRgaC9nIe=GCQu^(Oty!HP?H#M& zRBz1gG34Uq4UA|?9dqsN>|`gKzpjxICGfmEEyvh!CY>AX)|#udzrwk#v<>2_+MCPc z)qKBZ#8%GqcaQHsMf`vB>u>2bnlxs2+$Ci&qn1Za?KPc2j1K86DH=n(BZwj!+2KDZI&S z&ST(wT8>Ldyf3Xwj+6(A)Hu;9T`L^=5WSV)8a9nNA((jKVc^Y{OcTc&ww9K{d`te) zQc0HFz=7DtewY8I51+4Q*DL(qFZ*rk<J$Q`QP()42ffXVH@!<|Cz zY81d*OG`@|(RM6A3(~8lMtHJcyU*bQV4a4W%bBAzS?-=zXvPlSvIH}&0bMUj=4VjO`GT9j!LFW7;z+GCxUUXy4NKJ>|WkRE~;S zy-sFS&JUf0%@O8}$H(Qx6yJ z%{BPaarsLb+xxg!nBHMo!N{Ga14Atye(k-(aQI()I;*RzmwwFVO^_BpsHQxBzE<*E z5$z50s>1aWiG&ueG$;8Ri=^1ZL?~5T=ggyDYUACH;0zNG9skalW`}}-Y)qx>S|DW9 zWFzf2vsx8G#>Azh6y<(kFjK0>dYxwt04m7=;J?>$blB4JLh$_yFM>B5o@%4v<%swJ zTCF7Dm+VL5g8J`XM=?z!X%C@m{2*}@M zSD_so3A9(UNs5VSHDSmVZijCxX=oGf#gnIXO@SOjrcqRc1&Z=iEzg>LmC-=9-i3F# zGJ+yUXwb_@-DG7I{n$xtX zbw0D_1Yd|3P?e+jKq6Z>ZY8PC7Ls)!Fa);_-_545dY?f5jdqx?um7mAxtZ`~?>7o# zufoo!i)^MG7J~yEa*;wNuZ@0-m&2$n<0nomyS()aAIgRBQyB&p7MH0sB~cx34&evG z?`oU2E(_PBbdd~y^EcDBURY%p>AXF=*2qLf$tIVcM~uFzy@cDGVs>oG+6%x&k)LLq zzIou#q1eyS_Iv8<>oJ;oTrGD7f*Nzvq;UJwQYoaMYrILb4)0aVm%9V~i2j66p7kPL zFs+>~e|DcAw8!6HQnl~zzbAlHHFa=+bN%94=mT6ztGkb#U(Y0ecPQ*EFIqV!4ub5d z__z6{O|48A@Iuo?ohFqkCGMg;6ZFWFC&kuqTSJ4f2A%jD9uuVR15Vx?1dg6$-K<&J zz)hDF)_8iN|I3jCL?)VghG5&X8g~q;g#|b;*zc?UGUUe}e?_fI_Ojtwx8dO?Tt7$vSPExbhC zYnh5vVc+f*p10SYGj%VqQZXz5_TGy8(JA3GX99f_<-it4B`M&%?=1xneXs{BGl&JY zhFz(k>T8sT2d|yRY&MwY;|pZ3%uDO3X{m>Sux_e_{XYH@VVzmmgvpcJ-+n4BEfs|i zqtUa9iefEA=}n>6h#atFC67_#csLfKsh=-g;N}XZqL5fyPJNfcEBTz5Qt)~EaUhK% zjZW%}wv%!2VKnh1gH($S&E>>?duYRWMLjns_id&2q~Yp`a-D zc;!0clH$UhktF)ySdFUgQA7(+e2=vE>xsCin#As|T?ur?D*$p$R;{Z40Qbpc8rCMV zYkPJ(7BE`$g#jGkhebv`d-bYxd$=gT9Q2_Q#@?j~hV!^LY*9SRU|QWP=HW}zv#Yc5 z6?<$uH@pbLmKXCqi)n_AnYpdiMv~Wvu#^ckreg=4rFOeO&5}UgwAQX^{1yL(JPo$){bFxwH zo^HEOp#)6@i?N6IllM_Iq9XBmZ#Z`H^kV?9p74<)gQZ7a9bH;uidXGR?H?Js%Jie?0w-%H%tD?+VF-yZl7*^1iK~u0{Rm%|5j)r2&4X zdBavb$cq|D(r=pMjG7tS0=Y{I=9&a+QakS7Kd^npdhZeJEr{BBd-GM;TP`(8N3$Gk74qSATDyr-`l#f~kN2?=a<_mK4 ziik%=MPT*2>4-}cNN5<(yzFe^SZ0(5nFO6ge#J>f3A=RDd>n^(r$kj#^Gy&D_vjom zRhls2@4!HJ&u5~n{qou4bfHvxD3ggMn>KvX0ABp{;kXWAk_5F zn=C^|9mJ~OlY4Gn^|HNy@Xj|zsh`Zs>IBKQx6R!R=N>plt@Q6}&uneSK12cswE*Ud ziSAVFlu&8dkN+-{6KK+yD=JrM861W555X=oB1*RgY^KdNsue0z>Bf838%erzd}U>1 z?s%Wi5#H~5w=7ny7$PSp&Aj`0q;aY5IaA#yL(#e@rJUZgr}wl}AwnHL73%97 zD$7JN|L4&l-X(sW@ha%0%V<^7GG6 z=>XQdb))BX*ZlQU&_b1SD<=h*M@B?MfP`Gq*452QNm=gQNrb&;J>*L{%TV(*yb?*s zmyS<+b$;!mmu~5OZ3HT*_omuyhHx9Y)W!$qTqhF8@Bk{gC5?r%OI>f&i5BVpsW@TP z!RhcW+(^>F+xxWHnxdb^9e4@WA(ot;UfhT~N6u8BHi^v> z_cF(Rn>qv)Zj&o;X@k3WRMl480}rkM>(00=E!ZPKB+f&5wW2H5GpG0HBoorAn+BW% zIXG9)exA9(u8`x$)(-BrO(VKB^gK0K?H>36xLtHi-uhu-lnsE;{bw6uft?AbH@@D}-j z1Hm`O;`cDq(%M?XE3dM%Efru%%<@l1fiD*A<^hXRCbdG)t zHvD_&LuZ)vW{y>20?Uz-en9*(;i9R=vDTC`Go~6p=qxSE?(gIlQyKs9mB#x-JL(~+HSD>+BspN zx^50d;b-WprSZ{Y=1XH^AA^xf3l4a;@YJP!E7jqkaY%6)a>CE9UJ6fEm8x zc(+*U?11lKzv2{VR}%utx@W4Gwv$TQy*IP!!dCe!s>SLZ!F;B=?9;oq+>Cizq056# zYBgTGR^~0#JKz%r>N6tp#KHnGpImUtIw@4%>0Tk_FGv)7lu6(ir; zsSeP7`y1@?6`_D`Nqa@FbxAcmcb1dq&|!ZBU4VECbTG{*!UGbHW0bSJz6G6EsSxZa zS)`Ze*>W?@D{Kk0k@pgU=l=e??TT?I(wQ3>&IuhXBeUNBwG;U!X41*;gGmfx*vNEw zZGwkHQV2#Y!bih{URMF1T}k}u6S^x;n#6*d?e1O|$IRD@a)Gc&q616C?dCCQhCv&2 z>Q)+BL20sb7WEtd(NJd6{5#4-jcm6M5iLG{7VHXSb`>Xz$Jo#Feq7RfW^(gK--$yu zO&<;}*$m|(M#qhr8Y_ApH&?2Mu5Y5uxFoj(7iUuIrF2S}BUYd0GC{kvnX|3zgrJb- zi{gbMO0Yvf^gmg2HihnLTYyIUJ^j4d@-hW69~ks?f7!^JuU%*OEMFedWVK~WR{f6q z_m?&V7B(Kvt)V0F-t>2B(o3jS3mx}g*Zx=o?foo+f7KZ?R%H$z`ATFc9u{Yypn8iI z{eoN4@CJI;m#!}#gRXEE8%V|@e_gx7_0LkkQL%iU;TAa0VhqM|`kN*AmY8ZATVG(t z2|^^*Yd1dWKEsD@4zhVL7te|=Aiz8}I->YZ+2yEA;Lp+%4r?gu%pJD`hlZZATaUHg ziitn=dD1zHN0B#0U@LFGKpap3!vMHtL8>PV0kQ7@xe$uRj*brdCAui0?OC7hIFr$d z)QX+qS&nxarVLe{Fu@?}(c=0y_!JCCZB9wCr=$iqk>2FSYFu!L);K>5)fb)5rSu6t z>!utQdM}Q2#*v0jpghox^<~(Mv0i+wV+Rm$8{G(urd>`pszXH#rAs??@}%uPF>z=N zHMQ;Ss2WBmxoYrcf`K&nH)P0fvWC0jL0THWgF|%6M~L7hEhEW3OW&OdlKMaqdtA2X zjh@ciE8mu?&#AcIxzXSGM@2C>a~v-Ixj|7^x08qdg#(NON?V7ZgWwNF?Tp1}a`fVqD6l ze3ZgG`V#rPv<=4rbNP+)y0p(1k1w!`re{Pm_cHCEwPH2I)s>_K9Ko&p z-A8;z#aX^&YI}3@!$z%>z4em&>1^;5No0vkR9Q8YWrZ8Psr? z9>?9m;mqz-h>GPD`llR)lY7IO0Z*8ZJ_s>UvU#W#u~;&2f@ez1skS4K%S_^ze~5Pf z(_l$WL1;*b5V}9=D^5n!JefkeX2UNpL$`VRT zZ&X%VWDK(K^i0cdFI*n3H0^I#3Z>m8l}@#DR0TtT=1nRmgWO%NYOGT~lDKs?SBn1V_}n za?$9XenQDm+Q!UM$wDsRW_`U~p=MU_hTf%vjI508KtWB)FP68&7-aR3lqw%Ovz#4P z3xk!(+QkXZx3xbO@t>hw@zZkLaU~U;rZ2Xw8d;QukU~z=^`!J%R@RdPJMyM=rCEo{ ztcqtF{yLi6TsQgR)9u&+sg*jya7Z?Zy_57(fSz}MLI%L-aJycHB;XXcp60>6MX5c~ zt3HmJ%+_9;0gzKhLyF#H594Qzt}>;1Y2}gq|6{6t#Skp7SVOod8Xw2KE;e^`*s@=x zrPK5tJlbzJRiR;Qk4C`GR&dtTn3ZCa#zdXHYR`pKYnEw{9^ zyH;;YCqWcExym|KD#f#E&huJ)n`86Zed^QO7G`Yu?Dg&%DM_-MUFgs6jIfn@eqMBR zo>=N9Y|e-zTPZS<=i!jn%!n@I%_ux`%3_tiZC`5GS;vUW<{NPX-Wtu3{~J4j@fLRN zx_5JPTN?u1Gt9IaRwQ3t=i`%E|6N1igUF@IX7$H`VL?KravbOJ`;OCFQb!p^Y@pdv z8uHy0W3gw}aUDQn6C?kawj)IRjtyF&*|9lKlZ{zy*q}Fm?VCi(a8CN^{+^L@?eZ~~ zNPRy`ey`V{&u=O(TeLn7pR(@>_TNw&g>T^IwAI<$$(MFZyqOYVBwyaLj^kkXbihd6 z*VpzN^=Jjki|?B5M+VtcNn@wzI;w)(nOBaJj>Mb2K&LS|yAI6JEMd^&x=Wdte!rg= z<1r(mDWwWd$o=I3zwUd|iz*U$&iiF_Xd@GY35GEYBGt!_|06^1Pes#RPbtJcJg`cR zQVcKf-W=TKU$OT>&fYz%g>#s+1JKAjOZUpxvEf1G>gsBGW1e2x7mAwaSYDA95fvaIO@+rI5NYVX4a7|85F10gV^132pMcE+?b9`R9zWP8|`M_sp zv85qlZSEiPdmA60o8y}7@=1hK2)1idaSAPMT?Q~lV`yHuU@%FjxYK`Uh|*AocNd)d zeAlORt}=(V<;u4MZ1a(>#&`VC3V(Q6GPuacxAU%(h%O14%#lT1x8G1SC>lL`^oU#V zyP52<53;L$MR}+vk;Yco=>?sHa+-Zwp6~rA^@sOCV^|U!?vy^i@FMukk23514DQbL zt(s!H@k2kC{I%y8TKBPr(GY{6cYEyDich|q9!XSkKZ;n zghiG%^G;rswS1z=L4v4mr5d@pKJFADJh?#}z?{NCJA^NSyu`lOG+{03%3BBQm0p<3NSGEX9dk*bAIU?J#M0OM-s4o zslA|QB{q(oAN25Ld5U9riVl9?&2RN6Vnk!SVx8gq z#ft%IPe|VpG#-Zd1Fo25^qi>u4<|4F{Drax_SpVe8*wl=_;YLG*1{AES|(`-rN8Y= z5p~a)WfV1+%@2YmHoL*-Bj;Tzd(76ow4?~ zmoD9}_$owNQ-IS$wpCk&8-%&bRe@R;8o)$f!CI?r3aYEKZHTd>JV$47X!kTTW`)!v zjfK;{>2{@Lo|tFL!611fHkFpT`(>-*oG*!j56*8UD?-<=Y#u8Iu-Z;nX;+rKe&-9N z!a=E8z8^0rwhQdiCvx88hfdk}XUs%St6xaMiaCTq@7C0(7uXsFJHSqTO&fPN z1PrW4&z>5k!Ae70Pu_lHBUr@lzpkAhGy*sh?C)ac3&6Sp4FRDDRaaCh|L0>`*NQi9 zxQ|~C_5Ghu7k;ET(?6>FnZNClHd@%`OBN364Sta7uGrYr)WkqcX7FG&uSz1CDG)>H zN)pQhtAkTfZPUfa$t_&4AOWNs)UUn$qoAt5?bF-+C>F-V6m4zOl4S-4$5)w7L2O($ zUV8E3=75QdMs6@!x@wiw*IuR1ft})pYbmB@Wo-eWW1t%Fq)`kFa?V$SW9*fmwzzBy zD8zc_(BR-rIm)TAHQO>Q&#e@IALm)(%_%g#eTyUx&RE+yyt1gpp+#xQFL_9eBu7dI zHP=}&!B_F0!wktOty(tp2caWQmZbLIT?HEH`}EIV4jLwN+A)nP**|KIT&Yy#_6c7( zUegzX=f;_>S$e}dsj#@%WKswwS@7xkXzwj@G37@Co4ssWN_K$4m>}j;g<>ByVOcc7 zz&H-EWr9YJd=UJ)bPi@Xk?zlC{u(4i)){?-)gd?_;-Y1tFC7;x%2n_vf7Y-|soxL1 zd#5+1zba2u+I+3wv_rX1J~!CY?3P}+y;^m1#%lYrgOvXL3byPp5E(i0GBPq1Xfgpa3P((l3+U$?013w{SH0LrfHiHRYUO|7gd~S= zn#~YpYnfvzlwA7(xkqPOBo`R=Im}*#9N(kgF>+}5I3Utit-WQ8vsu^VA!T54$s&#p zZ@q&oBWa*W+e*V}Dw_uX_$;_QaIUni*j%i&aTGraBaMUpeU1_^sKcG=UWt?V3&Cf) z7~gBzJahh0pz7hj(g5~l|3&pqy{LEaTFSG0GnzgzMyAKNVu;qSV)0=2wBr?W=HLJD zgC{*T=k&!?h{B>*+qFwE9M=DeeP+oIPAo@CwL)P=#NtA?b=f?-vL#c6ea(eA!gOqa z8AkHi)qc|Wc*i=NE(bOAPT9^BjzOov(xu0=XO14d4kr(l)I&qKRcoe=)&>-_v^<&9 z2f%}m2kL|Sg#5(#_zFZ6z;DsY>M~5<1Py5Oa^3rlW-)5)@jdG8Zs=c%PsgfX_cCL2g%D}bxtO|@I%POUq1N;KYxZt#shFvd@H6Z12^vf#~Si233 zdwhicxQ9>yxG=n9ZJ&KldPXfi^{{$*%~gR8G~~`#trz@sBl!(+Othiffe1Xp+d_l37}b3Zc}!XQF8@?-I#=2l8JAioY9KKym3dqF_~ zPXYST>6|F{3|}4sPa0b=chA|}ql)%7KQzedPf0PeQ^9hjlT3Kf@Q{Q?4M#NYZ^M?* zlSJkhf>IEB!O)!(hP?ImqUXZXn94z*Z9FZfkjTFM`*(7lIFnVK?z!W~j1gd9KZRDu zKMV8{TP^=A0Gc;TZn5)MQI)E(xG1z8d(vx^fzgiBhW726N90!j4KLTexP3#~(C_~X zvjahVk2-*iUZrPfum<`G03-uo9iOZ!=5Uv2?x*={Dly1#q@ZP--P)$&QSNe!sxxzB zL@9GRvvIZv+ypZDuw(ZIft6xh;2V5SzNg*&WpcWVYpR8!ko`4eJq$f$)k zEtMB#`0gJlFaOFqqEatFK`VumF4E!CJIjtsXVjrRrp)fp9_p-&FP0=xNubrz&&R$y zaHj>!Ea4hK)e%`)%{0wC)ya(bC}|J{;Drg|pT}JIQ+m%TXcREfwDDU>OkmZx zJ|p!ZjsdagI*fb-1r|z@HUdp2yT!?DRlH1hCwTV-y$xkhgn@s;=2n3F+Uj~T_t^2( zZj9NUWc?V8D2gL#Uj{EOHlTa5QFa|d8SPKIL#zdbAFy&(nG*>}B$Ki*ur82gfDcD7 zfq=%NA%_mVhnXF3nl=UBecIqn2Z0;6Y3vmLY~CLpZ(TlBE`Yikanv7+7AfHFBq+8N zRsyw!4BM|d>rNOR23i0V6Z=XIivs9zvsDnnhpgD@aLK8w*X8?N=^Wd}r#R8Y_Xyv3=NBv$!( zZHBT90ZPTWq9yK?%Bg$aQ*>rdo903L^2EF_Qy^DxJJ*-dMb=sO!MWxCk6xo-ld~w# zEH})Eh}VH7dTcUDOlUU1m(gkfYO{8d8nfc%US>F67cVC%qT9gw!lz4o5ePZ(1icQ_ zI#hYW(ZIrY(@%byp{xWgK|(aUWRSdk_<;itZI2HNJ8|KH8_Z6jBETvcej=P+H#av* zTVy@_SU%>d=xvXldSVY=$_OjbBvobf=qR|^L|B9b6DLlbF(aL0#SK1$(@2jYruPp@ z?==@v6|mbR&fxBVb=BIzI zF!zj3zWMF3+o_X}r{K9-5)e1ZVlIY9i%tNy3<45*Pcz{j^s%$A|x2i-GPj z(TkU|LrErhOdPd9?le8}h>^IA-EytTab3kXfYT{S&u_2T;I=$z;=}_MjQ)wS9ZZOt zGIz6jU|!ku&2OK^?85+3ZHR^iKh<^waaF`mqX7Qg=5*hlzZu3ZKbc(C!2cIt8@fUw z!Jlhop{<&nFgWS!2N03FLjdr{hCOyjLH`3^T}eLb#EAq9>5JqBbvwE~bz2!Rl15A? zt;i|0(ltl@T1Nmj63M_D#?9%zKm2CMY+`QV zvK1?sqg)`Zw+~^sQRbB4h{~yS&a?_Q!=wQGg4KG7>2tTYd4xY9ZG~kLbMhpPc(_>m zl54n((uasWS#Kd~XC=Sy?ho!7kT&Ry8&?B?L%5GJRjA*Oc^(zN7=MBW*?0NN0QNHy zUbXfDgwbhT&-n?JR1@P2c^yYmB7fdwJaoXe5D}Q|bFS=!1dYkcSmYoGLL%~xK!|(& z8g(fY?$FwKdU}mzsgr;G_1xH7kP|bzG%QaeguErABXa>w42ak*ZLg>0!Ek=yZc-m= zoEwRgAF;@c*OfbkiP-(UE5$aVD_V4Hu3NVk*qY*d7&m^yVoLZ`m$x8PG&P*@x4*y1 zB`@_jup-Bw1Y)$!gPNvdcx!t*JyHIxy~8#ZaSnI3yr~pa1)k=C5{I^DOV!QMEkl<0Y6 zLZ6#*;(R`VfW&6mJAe?l&~JSEbe3QCejZOy&=kC07;1m$=tynr_RWRAa1#AjXatv` zm*PuPQxlC1e1ocCT*xQ{kr)XbvH1GGNr%$)`o)X-pA@(J`mG+2@$NtV{E*miao-4eRlE+U8D-J`X_@Q)+ynWQ@{F&i{^;0fXwb|GdHRqc{v#10 zvfyZT-d}t7>MvTdg~!G7NgsLu$qRxa-Pa&mG4!e#9nV@tkVU7KhR@MnLpYMoZ? zh?p_+5u7pM(zJO|UCq;l`wHKcFQ&bHM`%x1RXv-$oB7&(_bws(k*Nz7E)@R2!l)UD zl3Kt2?rYcj(1HkdT!~evnd_agbmz9uRpHt;F-Eg3`-=CeNY+7C6gpA{JVJBmo>8$V z6=ze8*K|FHMw;Z(10xOjUvsZ3?aP?A)pkYvixL=+0kJX8`ghm;|j z&6O$1JSJl@WlEET5QPj;vP>B=migSTzUTWp*YCQ{-@o6vuCxAVxA(4Pt@rc3&-*<0 zbKm!4WbTU34tOl=H1zLexC1fO;^!YrTS6(1IRL)^^pC-5!1X?zv@TaKKr`6ZKe4H* zuP6Ou(kKB>AlnWuLEz6U^E~C=fq5Vm`xFz;!GPA*(wc}}nkTJtpq`yDT4lN^t3n2P z;Cpt!3kUp&?fdq9Dpc>-?71Ggb}Gv=m#{)Q%YPW)g?-B)jZ zl}6|%$bUn-@=D}i-78TF5bZ1Q1CUR~+8hNF8MCV0%Jp~ zNJK=$J}U>uFzVCtX>3aXd6EIEi5}RV%l;@Fh=1tP;^@+&!gkauko|g%#h;?o3^;e9 zUjl};8PlBfrw*JElTVCCv;t1T>*{Z3tLTo02v+QAL`vb0nyt%|GowysNws6 z*B=C2GIqLmPz~)KwOEgFl@pV+AOz9>=ji@gqG)Rab-WrA1uC{U2=!?9qZ-?XgUZYM z)=W$rytMFe2t3L6#l`{SFvb~^QPN<)MwB{goDlnKnwXdz@y5Zv@<~n77%Ekuiga{z zfFz(=0)~vqtF2(JY3b_^yyyeF#uNf&IF|hK5bc|M(*c|cfO|(Qq+%U_q#izG^L}#? zOAEhlP}bbPETPEsL}Py#26mzVw$4;2+QRZ)k+WFqzBSu9&G_fXI!>Fh+-A?Xe)z0t?ld@u3l6Wic|B z((I$*HiMB29~Y!Sd;6U^aYr>qb_UM`AjR+bU~Cgib;|-KP8a>nS!QXvuzY{5gEJcr$F4M_?Hdbb#wm_s=+T zQeFR^)Ypi2U$3iG3}l;twaXzhi@nr7JbmYGj0M94z5~n}#%IP6S4*S~PM!MZ zwEX_dz5&;oFT>3UXHC-C8C?UlY==1z>c+z5ILPI#$tZtc}N;D=u3~@$&$0@>O}_fs8a+0T!v(bW%Z|A09cSA!ZnEdT)c6-BMSn{n@TUWObe-O=U8#vm6HHsj; z=W3<-x^c6Sn;Mb_gz|6YE{P)6K^Pm^d2jB_XS>44+Ib?>`M6_|9#O#|#zATeu5^gl zWHG}AZL5l<=H}*@+PxS&kjn1<6KHsqnU$r1oBx_b+wW(K8N}rGY3*OlZQ8xs{g6h98R*WV6j>$St~|kr+hH#a}gAhT^2w zQgn1ktAbpA=yTF@$zB1+)?B~hS!)HvxAxvh6X{kbg5vdJ$~8;&L+^T$RDat*=>I|JDcXnZY0hdRMGScHZWn?1+1L>mKrYdbBl;g5L336QgFzT@gc`~=Gj z6w(OI+YW|DjYjVOO!YUML!S{$nJAe{RVr90W+?$Vd+`XeoVp{nI~@ zRHH9^MpWEBmTs%#wt$$Q%S*H;kmN7@(Y5A~Aki~0{4QGS{pNdbs<&Z32Iq{ER+>9$_d+Uw>iySxf~WEJ8zBfow_(q%3IXoZj0W7+NQx@`)8 z*yeA;;es6%AISh%a%%$udlMYU_1y|2ntN)sJ=#)(}<4BXM{l) zC(%cdkv~0GPAc7Oz_}}ymO%sV^c`w72zDJ?E|uR7?IRX=xgSp+dDZVay?m;csSwvp zoUsCCV*8zm8gju^F9bEL2J4dUIwn&l$fZ6i1ZjwM{%Q6NATA@5uQ#<%1#Gy~f# z8AevN!h$HfvS*MLg1?JiiJ+;ZbU`o*x*ri!s}1#lj(a)xhQ$$TLZj>N|K(%fB|*Hl zf#}NH>4_DNBWs*3s6ULeg8TP#KcxNdm%_ucT<(QGgsw ze(JMUOw>S%@+U#?paQ6k0W9GojN7_!;fby;no?E}IonB`8vi?FIFhTbW_c$+I7oPT&Pj+Vn~gEgjR~*; zF=zulnH82E&UYc!My-M9g^F=_(WS-6DKK(4#*F-7l2o3@DQ-jY(qgF~fFc@?qZ|$~ zawq#Ay|@tEh?@lEduT|=kMA>R`NP0?9_|0HQ4?SyfEx9tc3t1k<;{@0EFhnCgn&-m ztq#Q&;@fY0du*K{1Y^_4t^O5`XoVB*9F8Q=n~RXf%&DV=NK#N&u_VwK5VVUGERcpR zp}@sOzZ>MFI`F(fbQ?kZ{@vrDfA(y=Zl9zTvTKB8q9%=2e;oM<+lg?}(IbSt-*f3b z`}a@5UdqX{{l)sViOJ84pd`c#cbKS6)vwG*x@J*q2l=x z!YPNxk9IiM-9hr`y$+*rMLB~-cy3y;Uh*-uw-*MTxe1~L4Rkm1K#eIYOVU6k3o$za z`x3y2jNv5^)k$*?pLU5*Ih&e_Mh8(&ZlIyDoV?pNw!Cut#Qq{cbpjz(d2mkw?fQB4 zSqg4E*l(nl&_aWDeJ$6o`FZHii8T$F+KwC>6D)!D>_itYHI=9yah~B@ zgAC+as{K?gV${_a&1DFS3K(IBeB1%a0bD;|M*?mDgj7^lec}`$kFNd6I@!@}B-TD! zmVSTi@;LFn|l4OjnqIf=d1Qqcj)+<1X7=!*DHER#r+TuVn$R21kt;GN4yE zkzRN2e~s|(;cSa+j^y>7b~|?LAX*QSslG5K(;}{-*<5>o_be)9EGuC`@T$PP&9Yw{ zs0j#8`>9HVYJ|OqGWJoUuMjUU8R+sHRgA~;Y1u2wIfw>Hj1E3VVh9T<5DhPj>w1IT zh`Ok6XSh*gs5;@}pmg5{u&qc5)|9hVyJJxjib+W5`gj zF46FfWE!-s1fr>)kp0iyzwF}oQ3Ug?a7c;j5P#b0xB@PB;F{%7h?hR(+U*QQx zbQ`;-KVgfIDNNXjsBv}bj==140mvFhu@!DHAX?T;_K-0b1KI%b17!dA-Zen`$VW!v zv43HE)Y`wP%`z{c|0_-mCSl-?UC72U?lghN{zD)^eSLkB_UBDOVMLTE1GE92<%jhA z{X13G)6o$zIVKQ>;0?b*iwM_Q_d0~>p%m{sE=(wGEs6dN!=V;uTgsJ=9do}zMmRzZ z8wMH;Oh&|8CS(B|Ib|wiZ>|WZjj?IQ6&}Zg3J5_DFv&2+Bfx^q*w8Rt78)7Y-=e_B z3+mWWPW#dv(6;u-C4n&j#h@LWJJFd3S1dClgR;0#dqx!VvN5k2?$h_!_nBiSz}_GF z$2~Gh_zpI(R2F71#%CdvjkFvn%L!r$@)gKtkD{YdLMF&^Y}=*)**qB9M$Qe2cGF^3 zthT?F<4*oEP#_Kipkh#9kgt4qK+3iqbYDvw>N-i6lCsj$(!9LSR{3z20O%dH&{Nlb zh60U$Pj4?EN^r>l!s)1TwZC4D71rPFJ+TIKn8S@10ARb}>+=e`Lf`{{S6cqsZmdRI z^zGw@C;#)@ne6iG|My?}|9;Z{Lmt%f{#<-(SI8Nt^!O9MO7Neq zf;T7vb$5>&YAtdv*@&`5sXqpjnj^3}F`?p&sMHqvhI<}p!q9ss78DeqtS&A#m_L(m zU@Kt=LHwKVF!j($&&Pn|;^MXe=QbM&?>A=)+rcE}RY@?c@48WC23op#ZfkvgJ$$Y$ z#o?KNY0tixRQwV|OuPULz|tHPHZahsrz$L||M*DSNkj%JC9?T?Jer`L(f3Vs^dFa2 zt{r2KuCJZ#oHC8aG2rWv!}McUWAX2@rfm} zJ5>1iKR$;P3wapAv@`}(uO`q?P1#_0|299tjWQo6#H}rV&{foNt6eT-DrSFmqwc_m zmAXwIQ0k&qMI~@eVmQjbxI;@VYO@He8y`jp$8sOm#IET+e9`x-UE#8u3uF(VU7`j= z9S&dybu@m1|A=3aNiN&HB&Vb(^~A$4G|lz5>4?WZP0xdlcLW7g;4%ne7%(=Z9eCl& zCT5Mu3PD;0TMkeQXmJ>p0Ijw#H}}DjLvNpVZ^wQdW2ETE&rjA3oS~%9Dk<97ibY_R z;ft=%<$I-9W~StNsq+zQ2Gn;e4*mqP^s&IlPh%{%^l7hah!J1SN@{>+gf0vOa$AM! zC1FN_?Yn%r>Gi~*{fdRhw*fa0Ukl#@2`|11)O9@do1!H{JvnICNLy>g3^j$?M%L~s zdURF9q9nm^Ot|NFe_!8j0i`2Hjv&v%e1Zcp8$kl);^G2tAHO1B6?q0Y3@>|$NNVxx>sjDpRY*eRY9|{t7~bfJQ}+dGmnU{2S40m;zcI>Th0IiAqKPLhQFFm!gYUqB65PQV86Qk@e3BJ^ z{`{#OQX9tN<+$###|@wT)Wq(!+11Jw>c^|weQT(Ze*fx~d=<{t6u86N-Ei&NipQVW zF|iroEcQO<@@wHS6n1G2fehzcFqM{&M4X`07fdMYS)tw1sVVo}Ezw;i)yrCaY9^`#oH zYe~nO2&XbXNqzGjpPu=wB>+Hli;=IpxD@Cqtt2T1H0mBtHl3*S4pgWB@BNZ=7L%Dg8~zOuNmYnkq`U zaPG+dfM8xO)EI>8ProEX55nn<09^3ppRk#FWR6k)QTasVuClI=Z@s z5cXB@%!V>wiW?V5Zj5l&_IwgRLygt8R|{*mI>Hm46O{Tfv@6KjTwk?FgWc5cYVzBc zp&Cz=HAqEfg}}IVh-1iC;JBWK=6+v;;11*STmmDV zA9tr-JNdJ_ut}Ho&3nr-ci6Rw>4BTy896Sj}v2>p4P#R>?{IP5-()$jEU?>|M>v#M<*jS?c{MdPd^!Yb7Z(>axUnZd9B`cfb1|nX7?(|Y zI#X35ckg5Wel1Pj%<51bJ4&6*WogQcS@>@8P`&&ugneqHHdF_uEpM%BoygO#Z4PCMrLI5Kv~IjUt!Ub@>G4BZc>H>z*#%gJ7{LOl zMRbF*`R^AR?~cdjImxWcL3;<+;IMMfg{g!UT6Up@m&5zoYBpv%+KgYLc4$RJ2y})2 zIh}L-iL9vW#TAI0!Ke40HsQKCe%)uzFMl;f@Iu;QlbmbUcvbNB2o&DSGGfQInDh@koI49qmo(WEh^obe`#QqDVf)n3$jLW= z$N;V^xw*MOa6JHX;?TnZ39w@sIx2{weu07eBUHzOgQ{81gjJ+zu4Kv9Y}achO@$Q> z4{+088>LjmMLnxh@PAonSBT~h@3mmy?R0q-k(H{4~J4V>23(E@N!eZhhAsb7)~B#G!_Sy)rsmaBa%Q4@Tz@ z36|-X@hG>wnI@sl)kV3o@0Ap+$$Gz>@k5WIG%l?l{mJ_JY~-Hs$jRzrW`}DZZfcw$ zAV@HX1=xMS|13_EF( zr!*%sJa$xD=@c1Hq8p9VNiEhWDg*(pgwoK!oQ7 z4HRHJqF}+52yYO+Gof`9-{W2;-CAZYF=kG}yYC1d+qpKJ=SgVGZ0PUXx~t>TRu#mT zq>Jgyq_UOjox{wIoQ)y8D%~@w=3VJ_@y4@SGv?H9dN1;?v?c7y!}Gukvise;`w)O| z_(su*2Of=Sq}_WwYc`Y!Oeo!sRs>fBKyf8&SEo8YFN8^ChoOzL_7I0&D(V$MUqzB-a8CG@gI@NT#CXByODir~5Gz-r$K$Lb5YtrY#F zXVuz`87sI?3t#9~FS?~AuV(VkLCvEH!KU7B-fyvBsv*R^* z`y*^K(|tiFMT!8|Icx!B&`|KB+l`K<)EQ8QR<6OJmc!L2B%~UZ?RUC@x~8^M$1IV2 z^f==D9oPHJOf#aH|IPls2(>}Q&dbpLp%FI(EDX^AZ;8|pX>EdOLw)_pyVE^X5$eo9 zwe}&-;t~nYO9C#J!ux#vl_~Us$@|iS1ojz8^D*;h>d|ZWN<>W!>wWn1|)u;t04r2nfQHp@bR_@Bs>TujrZ!1mNx(~GuyCB?lKAS%isB{kQ zN4Odkr}_aiV-}yN>02KdYx~?jRxwju@@3ei>D+D>khxZ@SRftMd#P#sVb-R8ETXVd zcXD(@hx;DsfVAZc?%PM~X8>&S^73M`+}k*~y_nc)39E;OmxnSdhNqP%)2T*;Z#Y4f z(b{Whv?_&%ic$kF;J!5U^sIYRF-Eq$+zYHdOl5x905=JHnIln&LOJ+?xGC|%I|@zm zcWaC_Vz!)(#8|oMIk%#u&#vYy6z%h=S4_K8CqArETT@}0(ipKPsfSTNia)xQ^SDr~ zfJrqAGJP118F;V)AwyCQ*ljDUJ)zLDv`l4-=T$KkD07@GO-owloH}$8iWTPd)lEx+Pei08_o=axwV{k^AGA(?9@r$ub^;x$SDjrd3ZSNZpox+SZw%i zqU1cg-cb}480@zk&^<{8aEwx8R6P}d9SV&M0w9?k3n1zqW>cD&j5y0Evcvk8d1HLX zz0!4>M>rQ#1$I&o_`TQMzhFc^e)LeP&w&aCgcN*g{EA8!zrhRc7r1gE;biJtwQ7~m zVU3x)@AlF9omYZy#pXRM?t-m#saRE1E?HRx2AN3bkYb>2LJfuA;2y*i!GFXH9}Mvs z^*1GQJS?kYKYz z9|u8@pcds#L>S{yg*^+3%LQxRMx5PAMeR+g$5*U&oi3E+G)_uDvD-IN&Ou* z5+E@Ni;9Z!@$pGXJ%{oSMlHbfu{wC6D8dWB;o+rQzkU;Y>a&>7->iP@$c~Be5u)l3 zCj{hSS<=#uQ>-6^hhy8|q9&bm96x+4tP55I1qgr@l*vgss8LpBkBdEVJTBOoeTAbj z!gYb?B5S?Q=VZS=e(#F$bIh>~0F05VLlKJUSMt~oc)plr<`Y7l(%h-?7j22t>!WB= zri$m=NHq9Mi;3G6d`ja>DlH@R+3^NPWSjUV7&`9>02-$Sdy=Vy&9`iTD&1B+@O_-Y zab1$~SWmd43#wL;M!6zq%F*kHN};!vjvmFB1$j8Zi-|o05e(lQtAXnpyTnvm3rJ3G z>lPf3*YZv7l$}>i)VAx&Gv?fR;=u>IhzxcELqkIp!8v+Izgi+8LL(nR6?+UD45=_E zg!m20vMCLX#vxB8D}#5oS;6VLr-JO19UIuweJnF~zcaJNGH zxv_@E=Zry-)%Ee{Vp>8D`44xhxL54gCil7bHKu6~{)lq~B1=G?O1M;TEhs?a0Fq<4 zO#p$yr@t5n9?El@-j) z5l>OGV0Xhh85IC;@F!$L_@8^jOgy=Hc*9}?-bVvTOHBx~-*d7|H}eFymjiGqt9(L| z0}TPCJw60JGzJdf+XI!t1M=XjrlkZNvLfcEcsX$4Du}ZdUMV6S&7A*$=OL3y#H%xK z$wq4Q3q0Bv=oW$>0K-cELG``u#`5|x6T^Oo_ z@e_q9EclV5f%C^~DBv40UcI=pVnj88si$4?W&WJ4fb_!Tkn!v`D(WS!=SSYT9q`KdDFbJPVnfU3oN&aU+Lb8R*Mq_f>* zJBcg~b`N?R^5JKV935pb{e}%px>c`o9IvnDS*{|aP9v-Rn14q=i8?c$P^|S~sG!vb zj~dC69`XI(bVMGe8tb|m`X4P@o7(VCGWc!S!EV{`F^-Xwg2iP6(iH8^_MRa z4jG^{FxG*lA?l+A3RD2CO1L9#WMSDUp%=dSQ)pdiqCj8p3BSz2or-m-RBh40XT6jT ziac*Q^M>5x7UNyOH$ltYyKp*dd+q!8m^!ThTmeFJjFrP}@KzuhQ7Ypff!C*I)O@9< z+WtxHZK&CH5m`6lG*cg_y;yb}ccO#dumOJq1HZ!_KID6?6;xQwpBuRwdTF4IE#!Oe zm&|>wIF^E9w^UaXW9D#AfdNVeX(Eo|TDtiP!&bOwgU)?Kv8N%IW@Ju@cv(GBLJj9B z4YBZ9yK2?j%F4@_zzEh5=|TzLdjPu)X1GHvlJmZ7Ll>7~l&d)uK*4T_iFtwJ4VwH6tVuxw#O+l5TJtt4~cVPG7$XZr-$wirpEVvG=7#2m6arEV$cRO_UJk=8dot+=CxF(WVCqQowKh4m@ z>VE{EqsD28d98g?ZvwzuVb2`L(oK|);%veLKRwemx~myoy;7~z16 z5C+iU#3AY3yH{ggDfYI#hV|F7loWF`(s4ErzVKrJa^nx+cp{MFS2TL5c3(@O;k~y- z8YELq0|P)e=Avu}JD{)Og@?6E-}kf-0aqtAr01-MTRZf;FQvk1** z_;J9e0{&XwbezrbX&lQDNWT~sUmzx+U3M{>$2|PBv9{1pS9>*(@h&$gZpKysT}%>w zSn1YivtUFW_zHvO+rrS)imb)OhO2D8y$g0Uikk^THK!hj10x|Oi2V~BIzV0Y_=#ql z7i?w;(H?G!-r=Od4#FV9+4%5X+ny01aWF;t3~Kl(2qV7l#LWtSmHKn{OPgV?Mw3JZM!jZ4Z&5P5;K%1Iih=RV?`5&lx2my66#&9gX zeQ=u$asb~m%m>>WC(lqcKcA~UoAAtw%79E^h#x#sq*_3u_#b|?%g)ZOuc>JVvjTHZ zKrxC43E5%pizMK)dQoWBIZ``Hv|3)sLTY*GV;|O<@H~v zED%irT3U)aZFu4l6{djWUUjZv6ECzYF7K&T6HOE93^nYzP1Ey%BCnQlP(Zk_eHax2 zsyv_!UHR7GvY&GCo>^JyLjMZNA06|ge$?WP#4N3(FV(M$KZpOtZ2R# zkY-OD3t-#0dGqeq)?=;w;cEBOjW`8%P07~E#@=W^@j&PkJ8x)2G+5%q#bOFG?4KGy zDM^uyN?Dr-ACTvLG49|R_YdF3y^f4%5yN+Wyisd^{T0N1NBCiyo03WsFOZ9g zt$1IFWH@lmdhkR=MC$vv$P71#P%@BE_jN2k5D6<#upz_9O3N8|W%<+dlHtM;5aH=A z_ zf(rC~5$i_Nj_rP5vfDShpL$XhV+-&?dla#L-@bj2m@M;+w_pykFdC3W1+v>t%SuvN zr>nQfw2vl+(HyMP9q~ET!Eh@oc;1=CQ0eo#d`3s zi#S%jh77gckm6m1#ed|Vni8Bn(BVPHvjJ(b@8jQv9)xnl10t$NW$n!ig9WqR@OSG# z%IomrVzEJombR*ZWVK<{35!MDFM+&o}1K6)fDtpnbQOH3=pnDgRsi?j`4OU93BmGZ;$ zZl9s33xtj3bR=-ZEALC*Cm2$_E%4I-{G;yTFsxsHTvc@lfexcn!QmwYBjC!|oTx&n zG8enA`x^=>a7c58ZE&yP$y{zdcbyUa+|mNL4@nmqEhu;3vvX;rLmI8n0JU3bjsvOB z{!H4)H#+&_O2Um>I?Dy{0R;pSy|H`i4UlMHX|*uH9Kxwifyj`g$B*Zt1gpqEkkHUj z(9M2tDV_tIWDl)aY~oIU$s@R4{C$1Nz|P3Vd-cRB5|Wgz+Qug2t10Ty#i$iPT8m}6 z9Bwez-kyq>)&nt&)$~%I)z@shbgzD(vvL3~`#8_Jcc8I)rwGz~AaL;c zY{RX%6L2W3`p<}>eaJ?82SM9aS|cdIPfx8VI_P_OG1Z#e2jVBW z_@O;S8hGdSZQpQ2O!l(x&H0j~szoG1te#$Dy^8Q3d^;oJ=F|iXB;$TrYu;nfu zIB^eyQ~-D~Qa30aNoNL@Fb$T>T}-Z<%I3?0H|Kjuv$%@o_qfzjHO;da|hTlqYJnqkK<1@Q=az)b#XRJt5O< zr;@LL-O5pZ-~bcmI1eoV74W=}i2{3_@qUal<;zw>dcKNBVL+A$4-QbG<>uC?Dl^o^ zoVe!@*odkV%nJL0sH72!S;h?_z$f=fdpFFXK(+@xUGcArmV_WCh5h z^S!RC96t_2zYzOT!lfqTNuVyq6<${C0D>~z!tFswo<2<%pojv!Puy7rRViST_VSW9 z-^s`sjzN(4d%^Vt1gC9cTG%dW^W`IIojX~_m6g%>|21DGX^e~&S?`e_>u707l8CIH zM@KA3TSo^{Iy*GF>5TbQ8gcix{rP&kd11QvH(K;1UGrC=mXLRDFFyUX;8*<071xwd zXIdI=QKMH1`zOli&XW(BJ<60GBgd_l7z0TL3XqmJdQZTD8Y5mS?cHyD%Gn0x{+Nm9>vCzev~E*fvM6N74`x zKRlcasfBvS9{DtA#0<*~v3(J$@aV-S;-O_3C`fy$r73htV2L~77mD?uJNMZ3c7x*D z@$5Wd6wRN7{uK&YUxpKTH9sh8#<=9^hIL!0qpw>VhF+0r3z1U1k+nK{dVfIUg>P$G z!gV-2LfWltqZ0Q#LsE@fikfQ8};|TMt%rt(R*q>p)u$T3HGPY zRe&20#<=#fk7d&vV9e1S@6j^-4sey}%KXUeq!8BJ3-vUzM|$kKZ-M!+x1|Kf(A34{=+UYs)FeHeKr0re?4m^tKvCJdeZZsg~7pw9; z5Ylh#&nGii^cnHqCFpTUc>czXTwFRuyjiQ>!{kdF!y}TC_?Gr05rASpa~Yx0b1h~O ztTu1=AGE{ThnCNX1n=(MkK?aD`NJAe(5+jz$AesdOiCvgh5udA$4HI6*ccK0QE_iv z)N^0anlqxS)~*Gx4=5Pjj7ND zW_DIq){`f2$3$Yy0WU!oU89SL%=b7Yvk)+Gn2^RVG6<;T@+Mm;VjTTwjI+cOd9{JU4UQqC{$963Z>Kg!RQ;)DP}kjNy1_RfAPO1> zaNpBxoMobs$|I)ax7t{orA6EX9XzpMfrMT3(4c!mNOXflJ#QF7LCF8DYc8X)4>a;= zK^guUmz|nC_TsWbBfwEyU29LeSr#L-bWrWP0pi47>0ZasvKsMh5u=QZxu7F(hqAuC zwB&PJSLdC1*q5Rhbe4W<-him3v-A-XNpBE4qU$_a2J+hapzxJ>L4dx|jw>=Jmj^%?J}`bd4`H!9!vezzGYB zHehf7p14M4Hy#i{mro`5=t}{SVD1q<9Wj=QitZk4dL;K?*^i?rkOd>W$%^HKpt9GZ zWsj`xTWVvhdC-!43E7&Zc=P7J+z?UGvanyRWCN!#2D3}wGwZ)kh>?b|n4AijRX zHS+uiefahoyqA%oVY~S#;b2*Fs_puO!Kea$KRF?Z2p7`l(X|ysaa0$=^=JfUnvD{V zYI`A+eo1}F;fUE+9T;UL%uu9KZSXfu$j7xwynUhgU}k2%;-1-O@cTbS=PyPO)FuMO z?gv+GjQkRKOn5RqHB}0rb9VV+u_Lt_N-fX;T;+~S`X)U~(+J%=J2!{_fa!1&ksx4s zL*@i~KkKX_b0j`wY6I%MhigXWCqk`Mw0H!ThQxNul@}fek1a@Bp*26`EEC3QQKcQb zD+CjBUZCIdHW5z<+zWUr^x|GaRs7)oeQuRtFwWbxfE;_ihE!ZM-&5x$v;WT@a3L24E>FsBVJ1gch6gG4*tSYDL*=Rc_070i@GSi;1&MQu4-q8g$o{rF1SxLCHSojcwV z;$V*^ZCxNpKXH-=K}LWt`=^17>}*}7tZLU;(|R}89qt#k8Y1;nnoV=a948DRC3;K% zY}99_8u~-yg2%YpN&}S6A(1(L-0xX~T_LD#@H?J_bgM-IWF#_0F5PpNdQ`tysD82Y zh4#`p6du5O(rn8yw7sl2pI2qGk;CozxkA0LN^P%t0!mKSe0OnS>* znDi&5q(G;)lmU~B{yb#Z&uxBBFa2Zq-+db8ANKj5Z?fFa_RJ)2iT3ILWG1FB^nhgk z2qolm<6Z>cP733rxkp2URf5H0w9HK!BbL;eLdKvDp`lS$RfSM@5Wo`p3~bxBb>Tjh zF4Z#0qH9P}SkjG^N(yW;l8C9K^@=$v@;I5t^nq?b*oi}6@X{Q_NC0T!L9T%B>Q;7k zh^Vk|U3*r_$=DZ{e(GrdK-K}y6Lx!B+gDD3 zHIv(of%t?Mj6r+VIsM}%YNTQtqLZ}WO3xv#%vp?apoRZgQn2PW>0+h(RyjflE{UQuw0mJrmUs(1dXb>qAyUavda^sASPA2#S!YAKINoTak3f zNjT_+qLR||V3Re%D)GYxp5g4A_r(k+xzk3%KS|qWF;P{~_`!`dlffh-$|)UvfplkT zYD3&ZeG&5){w!WQ zQjK&D`%;0M`{jT$QXX9Q@53splMJ)W!@7LbT!q{b7@~w4kiHe!C)cvQYm#l?EB)of;Wl#Xy)CP_<V|Td$Fk2AD!PFjvhPq z`)7+i_?8fl4Zscw6q6*q>l9%jmVeTFB>1hJJr`zb&#Pp-XQzgn4*%=@CO)c4xNf8M zz3PF22Fn1TA1&Fjug;K~uGI$DALD_Vnr(qw9#=m}CH*q#@Roy&@kJ=)Dol|}6gF7G z<%tedIzPYQ(Vf{V;%E)2)47wY>Q6%^1d_j`q;9JvqI-9DXY+!dZH+S0M)#~aeq`iv5S-zu<`uSWq)2&Ej-jsx&gj`)A}17)oz9R=L%X*2n!gdE9~* zmJQFTCr=$s1=I+ztDt=t6$oxNxhucoDole;GV!N9Z?+WotEcQ|yO_eacu8sta0K*t z42m3+TWz?c9nDl#1D+qHu=^*o^%N~NMr2>N+NzqMnJpDvhek4Rt#n5^FRvw(o4&W1 z4eAiP@&YlF35BHmWG^IcxPUPYK)VU0?X<*|%bES;WobW(bfg5M0dX;{Q-Y0({!Aa% zqobn(-ZAKG#2!HI_P799^j+IuBeuhHiJLe$W=TE{VW;Ilm+8O|FwWlu<1~S$+M(`# zt|GPZzVJy<%*?dMX{|RV!#V^R4cyhqNEo23?ih&j{X?gGFpnLRNCo|r<7}_93<^CE ziqJg-EDd@mFX1Ra%=QpuOqg_on9K%Zfle8-c5<~wbXSBq=XM3Nv74p;UT}7v1WE^n z4pN73k<&2`9)KD^0ds+smgPjK-;@e<)OUV$$PP-8Qj?h&9G2lMtK=*X^KHO$kgVhz zRCKSaj+m<6&-86ydJ{1PLCR?~#k+FlO7tnd8adf>KEtxwp2NdH&DCePJQLV*0I(@m zr1m^amhq(8rU4b^^i3>TmQvY!HFrbB4?_ln~+jYaPnG>3zYKTQZKZ2|X{pZWWZDHV7 zkszlNsX$q;2+qs|;L9^jOiTws*ok3as?FNItZp`hH!dIgN)jN?JId3 zPtLF=c%J$kSUq)fJb}=HnAbq12}JS=hCagG?YO$S1V&6Bpw!aV)8I#cd`q5i#I_2-a(B=4N^+iSvKt9g)9n=c|Zf)FmDJ=s9D)- zxhem1m9BB2_Lo}Ar==mi$(GN9`R8?kmfy@z5G#9A)FNTGUx*Gd26%&`03>?jt*SzY zm{wmCX^YeBj^L_u(%!*df_?)k>r1#rkcBg~Px<`Owi!>1@(;{aDUwJvDzp}5L)LsW zg})$pY3Ymm=%0eLxuqo|72P+%J6p%OBI-KVncWxN@Q?gKy*+t55Aw%vsP_KXmcQ#R zL-HQyf0IvHw&vYlan@dpJF#`UZ-~?z-;gU6M;_Q#8R#}HER1>fFC2LB`*_e}v$=)& zHw-f!?)B2YqnK`<_AKkN2gVo{mJf6XQ0*x`xVD`7V?Gv;{D+0&C>o-~6NLF%zDH@- z9MRQn!HIwlpoUsqRmF~JxqNWv2K>}?@%=D+-${>RvXdkf3Je=~v_DoUL^A;9e zm_!VRvQs@7Y&7^0p92y9hA(+PYTR@#qo_!K&z|JVlP^vg8!x~BZw8(SFa2C(fjASZ zbOm}zDOn_sk2KF=!hP`06JidNAEXuFpCOGYBiWT(RmBGTQ+~hSxatt&TjguFG;VO; zp_QxN>z91VS;kmui#%=?ba8>GO#riUFEa_L3XLXgpq1BGa471R)-lL#=-zdUa+7O4 z^)hm*-nwY_PS?I@96#XH-&W?thX4SDE&HMD?aber1({VuSKkzcd;m><>)cjs8yA;p zq!HHE)+NQoPal-=`JJ-cK)>?g?VT#GgMWX-@Q$MzlQSN$e5kLj#VjgF;yo{1;J26L z`fk#oC!}L&=nk8=srLtmr`(X3bI`2%_xeGAO7(q5PD+~Q=#im8_Fi-CxcW~&&bTgA zQ(Id*IE_2XnP26Ps?-MeLqe>O<)QcG26a3con8Cq^gEEm=i$46`)5|Z`-~$t zUOBw@9)-iy?#}hPxJLg5?~WOj9TBe1pWJ(BZgA6>-a7c2?-1h=Hnmr)!}vq@gYN(q zOAbz*-Ii?cC&hF!j>ev)>U);fUsj@;m@vz{BTP%{tz= zTgo1@mv$Pzy!&G`k1uSz;yLyYo*?F4*h)mMKBNam4WM>2GM8ojAtslQil0(v_2k~C zC?)RQbkY+(Rc6C-~Zh7ssB=}?+u5hMoqV4C!;Zk;`^xAk~`*T0?L=#qVAcCo*Hb`Va@gF z=l90L;v8kLh2sv&`?uul;?iQ*Qq9W-?`pCx9{*jJp1Ko(iEI zVZ8i^cG}wTad1aJCb{y*bs5=U-qrv96H>Kmor;EX*m-uZz*UueJ#n|}K^(4=?u&va z$YhjL9lx;fyN12#{O?ZP%v&$_@>cxPM#1}2s}&b`I`34ud*^&){c)pz%)FFo{N>=( zEbfhc^|B#*S>br~-QnE1b9~G<0`eI78P=RFGucM7YSK+^3vGrGgFz9xv$qci1_pwp zdd<#6Lk{RiOCPItlQ6I(bwe)|^so4U+Ai5ee2 zs~W6d|ER%oa&F<7P+xB^u-ga_ssEL=lXnh z$iztZn2~1H%~vQ|fJNPTbCxD*?IETQ<$7uxm|AYcvpIe~?AVB?12_iEQK-Lg%Gv-U z{(Ie09L(f{F2`KM4-dIt$DPN=haqHjfZi9J>ZI3Zytui~nUA^Arch6)Y-C?hUXsLb z1gg&}Ieas^<+DvN=vi&_<%mBqk$|y6YHu<+qF*tvH$r;$l(fPH-gEct-0p2T#JK8E z0N-{O(M7M7jbBJPlWXp)(-&sA|#cRnOHaM7d<>)#Qi z44A!ZbZr;k7r#R+t5ujacYc$;ej={e#o2iX#W4y)lmQZvdlVG5)vvJUTNA|Gwtwr# zRos3Fz;lSt2uRXi-(TMbhb9u!p)lseOh52e14UWG*bOaw%nF$ww)b)ersHe%$Bdiw z89)cla;-AWLBBmsqTCye>Z{h&E-wN#b=rpeVJSKx*A47*`jwwFwH{y)1qu( zlHO+)V_ttfCb{M3_SakIZWYS}^Xdz+(u6-a-)fbQ>0&cv@D*Y>h(-quR@ZE&^nUMq zr>j`WPgnPh(f8%>w|wP{r=hX2Ud{Rz_$CfgLMoc)&h4PVOgc(%l7m#hrM!b(w?thX zm~Kk4-#x_5NMxL~wU{vdp}P9UX`}dCWet{Q2HNp=$^-=bczB~f^0NBp7Z%QW$Sam` z(~yJI`(dV6vRoQB4<56Arj7>lC(VyS8Uoi|&@kOkIAlyYE~i5x4s+AacY0T^E?~CU zA0Vp=V4=X2a&*e)<~ss;VsO~b*}cn_BVZh`ANadfR{lR*<)AX#P8w66pd^6}opCKc zp{v5gGcYdUKa06a{HfdTvOGBWi4q>Yx{1~__0T>@5RrYz0Z5lAjq8RbspagJOk+fs?+22afR|h~EXe zM?9GDn}4=Ro>P55#Rw^=+yT17^C`S$zfZ0X2!VkB&sTr!Iy-XU;o`* z?{6*dt`(2UFOC&)%*aT5o5D><=r`o11;TInaDc8zXm@D*zQd)kZ zjJXQ?PH;&4E1sb~gie_8Q%)#r%KD1>96eQL#s2GiAuBC48AX$u%=2-O0{IeET7%`S z9UFa*o?@WZsL-8rWe$iXo{hooFCE=s7zy{ba=?~wBzZH9lD5-pX@LwmgON-QAk;$< z&(_=*)cG32r!384rr(^`ay?hdN$F$|S}zKVWB1e_V}C}VB~f2pJwCSpbPF5219c`k zQ>t+sd#`*qIGKgPB|gomsLP`*j_<|MxR$-gAtv0YjC{GtwahqP;83zVvn zNbWe|mIAOj?$(XG_1~M$6kneVo%h%@5dTK+-x>#I?Qj1GJ$cKv?AVHc9E(tU>b(3G z`pYgZhx3JTa~@tH@;3Lm?fMuDj}JaC%}A41Sm*^GU@&#g(`N}(qYOAUzZLz(=3gLmzPerSv%l{p7nTv%`7e{c_MfcK7wAN<{7We zb1xL^PWv6b-ZuvNC-(hrez*;Bp@rL5RaeXW2-sIA^&9t2{SO)ah_FrXTQtx>uH{9>% z_{)J-v~H{TN04w)Dz&tH#@NPm0WHbMnO9IQ;7|1^xpCR)`M+QkH?9l;EqG0 z{+P)s=qBTu85Q>3G$~Gd)@)on@5=7Xmv!^7&n?|+&x{e_^-Hf@L`KiMNg7azW#YF_ z*L&8nsoh(6Yr2LylXQd=-NzGbbe4wPM=*2qhdJatsWS?23K&&eIJ^}lOQFKS-B zguH-o=s@ABlO(>zpgWXt3Zqfl^4d~M>r3_UX95P)y*3Rl9x0o1nvRvn4mEq|9a>TI^v3o34~AUal>$4<=Z7p5A~7JgH+e1Bm4gkN zXjZLp7JCGvQ(?WQ+`dQ2#M4sr8CLRY(7o+{GccbN#I^M+S5W7UW7su}tNv5h=s$S% zc5VC^l1xDK*y?yXCykA_DpQmaH`>Ji^5N+=4CeKzvjn?wlp=pVqdAkEGBVHRL1e{sX@q&jfp*2=at067D2oh z&?zN68;CB~x*mTt_8zR1vJugST+py0B-|7*HVdWAY7OS5aN=`6F|)>b^3ynIei$V7 z2OgTfc7IyyJ*Po|r8^Z|d7bm>7wiqOgU2Mxj@{)Z)!yHGQy@<8kiG+w3{f^&u6mU2 zNb!ucw3q^w0+n`19Xt|$Kjq)s-#>s$cSdy8%|rebVrO69A~6ud%%DRk1%A!DuJM>D zht?(DDbYK+EB*&l*8x`Z-@dhnmO7=Sr8p(+2$lArIMJ4-hL9qug!VXvQYvYO7AlFP zw9}A^lGV^4h4wQ4_X)rEf3Ej>-}ido-^DrK@8|Q3`@Wz1S=LJzEr=gtb8NCqP~mez zxjFl>gHiZS69Sqw7EY|{cCfBNq-&$uWbv&ER=~yNIPIza>y!Ni^IQ4o&SQK*cxfZ zJF9|IXo6r-0QnWVrAl-saDD&mseW;c^x?w*YEyn+e7?iKTJhuu zqxJ=8fHZjzY7z+*lm!qFLFjD7P7Qd8{etZ`Z$%D!Ddi}P{&y6zm~Pw_Wpo@1daV27 zO;67${CUt0m|9pMw={3%XAYB7u>Qgvdc2GE4+69UfFf8n3?*oZZs56;hGnIdcAT!+ zR#T@Vvn~04+~P=hFLizGVChM=hXdqgrdiFeoop?xX?s4RK1EN8&IVy2q*ml*dhpC# zK!mSq=AO0U0<01B_J=@Ue{L`wm%S=_W|GDgiA;Uz-b0h98a>6k_pt z##lIR%wvr1LAF?RO)oq~{VB4o;q=%B(Z3NQQiqambzExOl2Vi}E`3hSv~F@Nfp06y zQ$W7OB_(U#@HvshY`PRv1eZ;-pa96sw155%S6qL8 zs@aj+@g3ZCGL_0ji%h|*_=&{E;=#`uJ8&r~}oSXA_@ms#g6%vj3Y7Jk7Q)W1YVc0EeN7LxM`1{U=RNRxB83E4pWwo8IJY3cZSwwR#GLN*OybhTkaiM$Hf>X zVmL8evn#vSCod#e<=35SaDOp3zmGS7v9yei-p)=A<}ie`J-PAXQH}8()Wzz=n7VN~ z>L5H&fS~}{w?TJ*bW8oV1|8O^TQ{9fhdRmeg5IXsZT|)qyKO)yN@oEkk53glF#d9m zLqT8;Xhfu(E*02OV|n*!a7TbBA@vYs)3)A6 zDkq%ewazPS8IGQ+-mEXSrtt*sT66kgzzurqM>-FA#Y-m$X+8NmMbhQ_xSD=|xU~JC zOfODF3B)BRa?vAF@;E0!Pyem-o7gT|=BlV{Myy{(0PD=FpQ2fT?evrDTt1dz`@)X@HR0J z-7MdPl^M5fSy-`*d3R|Qd=GoiE<|dGctR}%A9}0Vf<3vYq@M_#o$I2yoJW6tZZ5sw zJI>_4d>;8i>o@BLMn{9-{=L-$cKi3E@=S+ajgHuwA3edB&RY2TP4PZeGkJlg7kj-gfs8~&%9?`fEc*F<6* zjjBW#fy|@X+=h+8`WN^?)^Rh3`G#z~!|kv8{(z?p$PP~xn}Y`_%6vcrwA55Q>>0TO zp?jl67y&Y3cO@^_;i1bGpQOesrv$2-w9m{u()Php{P-ds=R!si|epE z{^ujdk54v^#gqVLGblX^5UXmUSYJmh4yvXNaTVbFLE@i+7LKj7>%|%W7g`?#`{snU zp~eXo*%x$9Vm+gyTP7ntZAY4P8$6pR&2fJIr}1$|8ym&R&CaP_oMx)(k>{X0f?5T5 z^dN`nl2OE+b)1!{Cn_(h1~lFMRQZByUHKIEh1kpDurJ!8tW0sF!8Zf+cOI0->o;$t z3^~Wbk23CRYN=JC&L-lFH6@E1A|~Ftbrf9(G9~odw8F%RJIAGTTrJgZt@_~e2uKAs z=ZyF~%5qT?v~Q#mc>eKNAcw9OkfHHauPmi0OXtC*5bk}T8pR^@{aYzgJ7_n*n(V}= zg8$F?-kvX%J+)7}lvh79xI701)S{bP%@>~|)(c4WpiBI_9QH0(!v|d_8ocn%@1GTo zS-tWurT4$MCZjO&U*d~n7LNfunJ~!ZsL=H0?OP~kkbwK%y_0UcOC(F%(nol0Q|kKF zQn-gw3?%{qO9MEAW8n4B#?mm#g8p@<^uuREoC2~@GoR?>ID}>nle39rvF4juq`a!C zDoARfIi!@_SP8Kan{z0dAebgo-1>15PC`#*y)C%crj0kGvM@%zawAVPq_gW(JO}X?2wh?@w-w#X71jLg znJp&Ap!3XfW2dDC%WC`Z#Hhwzd%R?T2o?`^PSwz;jei97j*w@nH11t7d2aF1)ouP_ z?Gt$9W=|wD5-I+^rKS7(&H?U8HoBR<@Nz%I{flrCX%AqK@%A62-~Agi7~~h0|x}6bP!kNjD+0Z6#HJ*@0=u2(K_WfI#N~$Q-l^cF{Q6XB2l@fw7URVQVz@9 zdh5=5w=5oEzl@thJ>AFohdV#-`bpTsqQ3ib=px#C(ljYKq$Na^!8u{j%YYln-yhsI z09Gs(K8}=)m;N27F2(hlGSdUa9P?NfWt}d?$9!oDo}Fg_o<4iF=V@`&RpxN!A5HHc zRD7+W3fWyO$)O_KreGQK5pNzh=kw>IJRPmfVaXz2g>=lCEL8;QySTOzd09~S;aA~L zi9c5@oIPJ6rRKzP-^Fe7r%ZG(pG7o%bIIe))-*~mjU;3ZJZ21T*6}q==+)Ca6+HGK zF%g3t1t>U{j#uoh>bArr(|*!U%C45XUqH=UtkbK_H5+28R?)&VDr8QbsQD zE9EG1q@_E*)caA{{3%uI&S$cOqKLXQjt%U(LBX~57(H-u8U|b?YV?bO+u$ctjHoFO z87fGMR2EV@fO3@}r%=j(_}PMO>fYW+H?fSOM@bI3>k>EUt8S70N^*$-15Gh>#_>n3 zi=c8@-0exj>hfN49|}CNH4omh?(&9iM~OddHfGmW0X;(|`e5jFkX=5YUNO7JKpg~G zcI9-F0L}JqP^b0y?csAuOG~4SCIj4wSDo;AgoDruh06SmXqgH(1evR<-zXC(?e_02 zrSAtU&tQpy`1w@%`-p%TTLtsuZu^s>rsR0^Jq@Sp*M!~g=at@gi|25vgqw0`KB-lG z61$+km21o2M=ziHiwCd3yJk}e;P}t>V;@$BX(9CC;;Wq+PXLr2kd&wD$f&qLf74`} zEhmHfr>79QU=h2|qjl@@F=a1&URS?9f9Qs9=vUnv#qwQ0N#g4!7HVA8Pv&XeO%Rvl zj0&xP56~VwD#}NI{O{fcV6+SK$}q(S%#8=7-l-w7YCgE`z1(AJz2JIR_3z`1RJJ@Z z&vlz`x+l7ax^XnEjf6Axgga z=%L-Or-5Vh-!LI`cJ|r;Wu?qnb>W?m1N5!OfG%JqWSjZnNal0+e<>gjQaE`5nfh7A z&fgR{{N@MmvKK}v(~ZDRoIrrNWbFL@x1 zA0hm#rNv~x6TgmvIZ>v@xt9GXEPy7lZx#VwVmleA8f75zn==6m)JB@uL>e@wcEzFU zx){2=G(AiSsBG)7sczc8DyB5Lby{m{tOi$AB3{`! zzg6e$Y;F4y{L!#lTUs{jw=Y^8RSB;cw&<5B=u|5i;~EZrjO zdu)}g`~HffIiteK-dJ=W)4g~newwreE-1BM$cDJdC^UYS$`35 z2b3AuN}oJV)$184a}y3Hva%VfehT*)gEOsWZpb3{gNU0 zHaF14)8z%y0-cw6gKeW&mk@SZG)OWJF(tpH)=-NgLNd28Ot zeZwgD&o9*rHFKph z@9bXJi~OubWa>&jp0>&6=^+#HX^T0Qy+H}|$3M>dBe7XqTa)O~^26yDw+(V{e1Me& zX=D}_?#_C8w|t0YS;mBy?gn>*djAAjqFZ_3^pdEj?gJKj8iN+Jhfswhr-LloaqfpN zs)*E0hGi86KLO(=V&A7LBAsHzbuRchv-AxH?TBJ9miGZ-j*G_9~Y`CJ>WFymyGq+a8M#Z_6@TiaNL6*|% zOFkx{jWi`)9#M2-?`e*2Hd)f(X4>ma5pA8T9{4y5vKyaAeP4ms!$S+t;KPRx_;-+P zxJmdg_HvP7U3?Z*%$ymutu?fA+$lF(!uD1bB%ZchR<1XJw^~ z)a+HAZqO)?QU)Z~G02h-lv8Lp`N?=~NPxHEvA+c+8>KWqBm;1k(UU{p?%+Yzl6#gu zOvkcBmNf~AiAS}LyC6hkya=_d+k>}!PMJ*EpXqWkkHzOdy^`0MSsvB(g4v7X#Mznm z%bnCM`!weo4wsg*v_5gvUgI|vy6ZCSosO3;&50@9@N_`+h%DOQ&vu_g%%pu|1NfMG zKVwp!^6c*RYi3?nmX%AK!v*&5U7Mo9e`b@@?{l5|F#f>6Bz5#ON%YS2VP?w!V~!@? z$vg~!QATjK9=F9oKXc|0lKq$Pamy2`XQbWQGcTakV$>oM9Aoejg}0r!4(|Q>b=r$m zEUXL9vm6`wOVGVQO!pC!W#6VRou|l=zlC5Z4|`Z@9z34E{g~jldw2|eJ!QlhNp}Wm zxM_HLZf+V~gE~4Tj9i&b>P@bzO8!{PcQBp;J;*2PZ>9NL7K*Q2`3-f^cG5z%tXo)% zdNKZOfu(g_T~u}EN^Gj&;pFr94(Z>z;Pl`vhS=ftLbA4YSK>GMGIVlR_IPgcrJL!I zQUx3gvO!;49)u*tHqwk}((7*AFg&M1k?nxa?J#lb_reK90G}+~lILR9Q?bhm(hQ;KG2y9doRLMc@Zp zhbV_O&Q#nKdPQkCo(3MeSm|WS5sDfWJ_VQ=1Hid@dR&ialfA>tWJ9`F#YVdi>8DQv ziSL=QmLlJlleZ;@u~U?3L0~eN!!*8P_<@j@0ihTw3H&AKn_D;0g=jLyM?9bHEL~x) zv4i3JEJ$X?VkQUZMpf4yDcvXZMm3%i5kd3F_8{M z&8bIyaN^EpWVj^EZ+5OfXMFKHoS!H-H*9NU))H6+#u}IMc$=1(^+NsIVM;Iv?wwdy{*2+UOTK8|jbC#(fqU33Ay;7ITv3zkt}`C@&l0D6(^>pK+SJ;;4yGSXT1!y<%5p&NT4S z{JzOiBqDp#YRwXNIQ6bqQ6h}*J<91gIJN!|LC!(iM32g%o4D?)_856QrW`o^vS6F;MUYS_gx+F`epI3OF=2#z{Go zR4Z5eCXN3M+oB|KY{8-^^)a#Wd2DRemnhj`wzyB0kxY;2&XRIpX!>-4t%P=uIe3*8 zw|ca7vR13tOYBaWUok%N4E+~z_|3M{<_ZY18214nc z9w3T@Z8F?WK{RWW(Qw!+T%GfWuvSjSg;Rs8@C~^zQB$#fd%>qg)5^$f6RLq{J0lgg ze{)~X^DAean;;QK7QcfuK$Y7&aSYQjlo@$96`Xhil~W9a>0=zdJU&#XIc%CdH)Qc! z;p4rcn%%EnT|QKo zQp8>$|5@_rwOGx+&hMp}_tH&@r( zp)D*|BlNwuuQM&w|Dv#C2Su`k3JHE2v=VC`YpE*Brsiu8FF(wpjp7On@(mGXfs%Rq z_U$#o_>nJ>3-R?jI|rwIK`4qC3GHfOpr#75<1XCzUU0-$Yt_?~)*XWKJ*z^GIyrbN zB^InrOrlnv?_^;w{5V^4mk?@F$+x+x^6J``tozF8sj2c#j-nr0`PhHY{B@;w0%q`; zj!spw+tPi^OuM9HsvEere@3R(@@GcC)Zl zn?iTaad-C_|ElDkH6G@x_hl2C9OVr!i?Hn6y7d8cR!|J07&M~K-^QK3OUYj0%2ey> zIBDCf47pSeGw(fLO)f@giF$?rh}f#E{IJg>vU0&!)qeBQcJjfQI2@|5z;CGx(2RqC=8)6QW)LK-`t%3qLj$=TpzdmQojrm~y6J9W+&`l)vwTixCf z9ZJ87F8hivwLA8eYUIto13kE!(fYo08-kvkH^@LF+~tiX2Uozv6$I;7@JhI6vvsOV zO-C_>4vln$`0ynx`NR#G(WETs=9oa`fCBdU^L-G;Y#vJpW~!T@#9nT*NAn}=TYrX+?L>4kx-Z6&{Nyfpo|#SoOXYB!Hd3LD2SR^@L({aF{#ml zKF$K+*@-#H^7LMb{bovalJiL!Cj002w?$U=UT&O~s&SP&I8(9F{n4#Q;R4Z(_SH2V ztNDqaP4Q;&fdMkK?E3l)#4Ob96Y~%}KiG({0QA3Ku(=n4p47qMf_sEPqDz9;tjq}w~e@bHIS!8|Ep8%BSG1r>ktOc z>xX?z=nW|0+{*LY55{FmP+9v8-mmTL}txpuRO zww*Vjt@qV}VdMd8>%mPU?9lwjZXu*rmajcgDaMt&H>-g2o3`Hp4_RBT)1mSk4EKp} z;8eJ~xlQ?3;phe&JhMXlQ2KmF4N(f``jlGx4WDahg7ZT>7kJj-2dHQ49ZR=24H7rB z{Jw+IoLE|0ZwHA9b0|35`?lK4X9z$yoB%#r0wNPda;zZU%=@+89sdM zSXlEBgMEAyNxqzc3ojdcM#*JP^I)wmp3vQoRrZms1)4nSBkbk!7#3tY3!mP>6mG$YbyKreK-HcD-D8-A`ahw{ zUYI99aRxj~qb-p#b%0ty*m5!S_FZY%gz{3)O3Cf<-1&uBe5PLN=tED$eOJJzXx|ZS zVU!IapSb`<)A{FL^n`Cc(ISyXI)j}4!BY%u#znoGoNw9oI%4UZ)^-* z%gqf9HctneBw37jrIMP?p<6wJJtj0Wh!WzqZq>f0JdzXYt{SUIn7FJcGbtXR;Uv;z z95T}SK-_&o-U?>FClOp#L~dm@a9pkMTNbVdk(*BUN5s90>H~l&F8;0B`^inxh8}Tw8$_ z$cO0cKa8qXsxZH6YI}XQD~$Uxkvtq{aJ{VT?-r0WIR`E1^hTkr{`(ks1t}nq7?&m; zGhvh5PXz2@J?6fN+nYFsxZ`=9^m4pFH2!haLvO956T1e@^7o&>E%$|e`+3eY9JQ+Q zmM#9O=_~EBIr46Qe?Ri>SFK`>y0Of2*c;k;##rfueANgYXLo^&^`*$T6sk;e7~XVF<&$m8yo9q3!DG?>`6p@s>g;r%>g( zBHe`~>m(gsv*=>77X<%udqg+_gJ%FRQGcq$u4#pciarm6BdZQOIP^kACn=c3#&sq8 z4(m2rIfhNqg*V1^zpe=&)AO$L_S575(+3x2c=`6DMkSGIF6sVF7Z9roQW(KFtIX#N z4j*EGnjnqClO3uUZnlVN_iP~yoiJZCFFXbO22aW7QJOrxzcZ0Q))BK8Ke|$N1*&Fo zn6Razg6jk`-qS<3b=Ki~<;xZ@cQ;~6FrFLsd0L8`mDeD7PxrBWR6Ie`gj+c2;fXI` zZH{iia-N*7WGq&My%9d<=JdZvNo`ls(vCfNi|d0CF1SstRO=Bsg_S!KIs#fd_~HfT z;&keWlY}NOO}Fp_Iz)Jn2XBX`eO1$eYXH$exmkAao<`2Va1$tgpwJuCCOyLGefR$cbj+dZYQeN(hrN7YaAt1*J+yiFI%MvVl4>ti8 z8)aqO;~O-ONszRh&8)<|kIb|Xovl8UCOE3^(iJbSJIbi0&2bunv-g8iI(N0B(ft*B z7+$WKimZ2tz`0b-f;11l4U8`L`eO;@Beo4I9&QqS8bt8+>$Z{_6B9L*wWFg@p2 zf`>6a4<2Y&gxtTsC8L8uV51@Dt=obfa;s1^WU6d3)$*G@xMllRXPRwW5 zv*~R0o|?AiG}tX-dbRz7fjE4^R$FaA)l8SdAMh3h?@Bd|B40z0mhjA2*VZ5=M30L& zJaeWlE!lt|-0+?Ij=0y%}hZYiibl3Y^6h zUt9d{|E^~$&mU%#WM7vW1ELsqrw<>#{x~ZkPo9bE6|v@Hp|2h|4^X?PcVh9ord>$j zk>*XU3=b8XeCIi$AI{cK_ZtR~FTG1LQ$D#Q;+?8GN5f>OnKB|<%V3)uViCgYhqD7` zS`5X`&epP~z~>FaQ{LOTpOG3<@)T2tHWA0yNDQp=wyJwDR!)0fqA7iNJd3u)B5f#X z&GX7{0qSzI5Z)tZAUcMJ(-Xx|AyGT5%@ZLAiUvo}s9`5`+bGg${?Y$R zT-vVFD-nHo@a*|6Hw-LjD2sPqBbARh@9J*WI7{=$S(@jFhX)%y__IBi#j6J<7r$#~ zah%^6pb@cN>N@dR_Mw|>W#R0V+r#5EjY%J=7kmd{tmzJ{8J^ryu+k(i%fzh*3w;)z&w2=bMT<& zFiHP|?tyd9e!LlanPcC2T;}|bVw1#C5;0UZjB1{IBV4cl`RWs{IL&|T{}FrPec|D8 z2U{iIeknde;)#)`cR$De`{945hodU=9MyV8u~LmI9O|K3q7U94w6OR%?b{ij$5HL8 zA%Xw}!6#<(bO}Y-{*4yok90d&7C)$kr}z_V3L{j$=$v%&x)OUy*kTT&W3P|;V6Zax z#d}Zes;#h*$$fG4+BIwv%)p_+s(SD3S&vnV@~5AXQn$D)A4)AQy#IP8YnuFeD0py0 z^t~h-RrYlZUwK_fwlMIk-HNGF!$PDC zKX+eIz`{OJFEg1&_3Yw14;w3+qcuh)R5mAXOXwJZs2MAE%*}Zk8bg98C5x;qd#i1h z7S{FRf@xlM>0_;Q*WdiFN1~PY`~zeL2U`;fAZx-Mr%NnZXjQ_hFCW%*&B@_78zwE2 zJoAgx&&z18UuE0zQNUQ;@TqZrtcX|mk6XS;5 zjSOiM(@ZFqMrphKK;wgyjRN_V7PoUI;nCAe!8;;-Op6z#_HhgzDE>gK{U~1f&3E#NuRv6&f)r0;&CEBpwI;qtHo>*TU^UQ=G+pUbZ3aQK*L}0 z0&}o^iRE*ZAWe~$0h<4crEPy;fgrs-k#-)CV~vf$?%~!Mt-Y&86<=1_vl;A(J-e@{ zH>4x3v5+aK|H-vqma1pP%@aSqpEo{QOHJZXV^yT;i(PAIRmq~Je&bU7l`C{%!&z+X zO*TjjI5&7M=(fWAi_gD2SgL)S>)@TSv`{NaW<&WV!XBe}g`o#07CC%*PP@(QgCYs9 zWz@y826g%C*HHC|IuOOR15;*Jpv>IT(ifAIQE%zI#tsf1{lOC(@?06~h_?F-vVS<( z_i^1woz&(0m3oHc(^HJMm)Z%U@P0ajY>TA z+R~!f+YA|&(!iaeHp3>G7b+KmnkMG)VoGVBdHk!b^%z&mCa=JKO}z2Wukk%pg^GHk zck$$<=Dp7HZrrp>q(i<5Oq5+A!=~zC%Q1~ZUT2LHo%5v98y-Y%Gcq|(+rrY9knF=H zv2E%Mwi#Y)PrP>RNSQT~f~F02v4$BeBL+U|^C+|S(=`T{l zg|$&DMItQ54cI)Z_ZR#_oNLYn8?ODyHu3$0n`_$du# z7-eC>>u#Fxbtlt<=Y4 zcI*(izBl$cnjs8gi+mCLW zaW7Mdx$%|=vycMi`T^8IxsP@kxlLM0nBpK1I53$c&h+%Qh}RHD<^8q}JBL)$>$Ht$ zpB!I4RsUK`(y!Cd*(%(Id2oxF>a(HCTR(@btOOPb$1lfHgyy5G4ztz>yFYl_?xoRe zzGSpq6>D}?+s`cNRMOxJiCy@o27Z1$4HTSLRDD-r4;+pgygUA#w8(p!l(_{y1}VoC zQR4l3_n?09jG7s3yt?a`_9>&TNcRor4YPL6d?Pd$W#(sXP7r1@j+T}oIdzX``jA{G>S9ksPdLBw;RPYrbaVvx;j6dfKj4jM3AL$y-49 z53Flqp0b1j4BWlfM^PR^K8>b&kO}BN$O?Q!bh3{pC25+>gs%%a9dV6YHaj+)%do1G zeLQ`zR%fH^QL*d#fp2Rb=8s|RI&|%DT+d5SK-P$lr`e`0sw5;O33Hi1@-ZcT&AJck z%9BG0RfXgEGc^IUGP0WF?+Tuvv?%`X82{^o8Hc%uohKBp8f%wo0 zN*JInoad7KJFYszBBk>JW84SJ2Ak=Gn;#+vW}aVv%Dr9x)D;UYDA~6%jZYD<^A)R> z)~W9)h)R^-R z^Cf*SyT~w!@>DqvceUMxMw`fc26Nr;iouK-?!H6sN_DDq)d)-&Q-}}Cx|tIjhgq^J ze_hnA@TJRGJ8FdiD}y7kO-%n~c^3Y^Eu6*%#$a(nl-KB33C!=!!WvqVLe>s#lc*hO zc3nqTFFEmbSeqtC>l^Js&UjPi>3w@D4GLa-siV9VjXH&VGSL#kX&!~JdNm3zVhDbZ4^I&@GAO{LDNY4TugUivF zzs}3BC&td<+^-X=xm3}cu4HD|rBj;R5lJ;~CEKNbFH^k}}sw6ASc8-1m#~w;0(cF}Ss9 z@A@v*n9@##rXPUiD9z=dU8sdBpT#FeTdS^(@0jS)GVjLw7r4*!*qLWJL(a5~yPD1w z_8|AHZ(|@Im5D-CVnRaAM`#Kj^D1QNoRY7n-Z~)? z^BzjQ?5uDV?*Dk14{dZCbXq;~k zY5jOKbywu~E&nh-L;0w4Ql3=9$(Dg${f0MB+-~iQuL<_!GD<3Evs@i5VSdV4#)^uV z74TE+;hAG%jkJU37=5=QLu|?~E-r?+{oXyoWdUrgeQ0wB`%GWKGN^#Z)vGRMcFk~b zeP)0V&C8!-Gp^hakR5Mac)!D)x%R&@zadbI68Ems?K%ZkbXUf#!i`%}MYL?BZl$gd zEsqrD{nZk6B63L%4eXV7$hy8F64-kjD5i@38vq|nYfMoZ_qhKlid;&k4=c&fUmv=l z;XHgcQck{1I&!j6<m$=?dq_*@~}IDSBs50L)~_O(Z5m;?zghJ~SvY`^diX$Tgf=l|31iTvVc z@kbWnV4S+R=dsHgrC<@d#kRXF&Ye_B;=x)G&L>6g3UR9uSvz=XLPSUC!wmd7wX-r+ zN74|fVPCsx(`q5AZI_ZN9H*%#Dw`YIY%BFSH{`_D6Zo%cy)%86IwDn6K7DRqf+SVK zg1w=G*OV@agD_+=lF3QVX5<&HRKFu7bzMufAw6jg-`d$b{%QuuYTX?O+I(bGs3?59PIxTB_>5qLO)=lQd^k=5=SF8+!dN zrJ4s%L>7mSWI^7XSEOljqA8h3&XWoz??p?BvT zl(zfJl^kd?Yp=_;oZ9S`pG^#Y&RntO%{h}UJxLo>vKQ966SoPny;9G8!6ZKejE);#GQtj1Bc=hwNwwR(KH zwhlf9rLS2$^dsuyR+1eyVZj-peys$9c3ziT1Igc(5dX0IMvQ!MPPPi8qLC?cRNAv& zS7i>#%u8jv#XbCyZkd{Pihc7(Vag^2GhvFE|E9^&IV;UXhbGjI{ z?t|;)a?{kLYR)80wW2q}Ds$k%&d%_zDC}u1dieUN%e2vIQkJc}SwBy~L!FczS47|b znU|%!i8;2F6Q`o#A1|JtlT$yrSm+eXJ;+M--$j}hR8pSe4zA_UxrYKTsm;vRmhDOc zdU9m02{9haCu=kdhLuS%Jo+J0!vsC`A2ugv_zLrateqFw<~X+Ej*n~cu|4;a8hYvXM9k#}N}g;YHWX?0 zU58!(Y4wN7pgjDR%?r7AO-E)oe=G})JQF)roYv@6G5R%gtf}Hj^2Vr2^H)-eyQ221 zXe=LBKCr~Vmn6b%$ErlKG?ac!TS(r5dSB{VvDY9IPW>v2Z8=*HptfVZ%*$hIir znn|O}G;hFC%o&DrX1qz&R@2+_KL@`lNG+k>`rpC#vR*+jN;US1C0u_Zm=hbwc}Q9} z0eve#h=_W5m#4{4d_YNwhtlHwhN z2pIKN-(n+QHIngS^>_&L`@Oe=-0Az)mv4wU0FR=EA&1Xo0z-^^m2JkAE6x<8OKO!WFEisHrT#A zNZKp$FYDIqn~4GcU2}~|BhidQqHA~CgG{lj7~z(*!6h7FX>Vz1X>SiZVTiFwl19tu z2?Q4J@a(6pLp|}Gf(5Y~N}gS&4*Sqnt?=T+WI>tJzk=nT&ln#=Ln-EJ^DHiI&}@>l z5jjoHj;td_x@8lA1r+u$+nVs4=4ZAZz2s{WvsN$O$fzsi+j#8iGWsOq?{AFK8zQ^y z`|!7mT)OLfOd`O`fR_U6Ja~(G8TJLB2VQ)_rAFLFQXnm~9^FD=#Ss0Zd73p^dz~G< zWTl?z$2D@V%lxrn1N*5YvwRcf`ThU;fNk7olBG-qzfzsfwJl;8 z-4mxvIHY{*Rn8W&zO1C)EI?;Il`(Tynyt2joIgW<-Gkc9 zZGhP;^?zyR@V_*}JqEw(>8ycUk7VdmBnkbsb8*?k8BT$sTU06g-o&2tUs%&EvD}ar zWlq2In$d>hXs!FC$T(RPw@A&(_Vg{0tS8bVo(+{h=Gj9@DvA8KdhtP{S~& zI79wl5Q>ps$y`brQ^AbiNW_NKIX_r~3m&T~X|Z~n5K3yc2R`TB;{HZF{(!!p*XFKc z%yx(9>k32T4B)$h2?#{L=tf-qybj9kOETo3#aBZki0#KVHa1`%;fQK#3Kv0ECT)DP zM#nX}K-ufpS5CD~uE`kXQVmm56Cc923580c6 ztk(|p&cQQ3wiwF&C&r?c=lt_ssU=Lp4n>_1D6rn1Cc}S0>Ym)oDxYn7huAM}jeQ_r z(05TSE#wXFnK#K^jjm;4Pak>EX=2DMNAH4lxu*m2Tf569Z0lN4E7BbxcE{--AV&A< z?;F`#vsqg?u~#q4l51CdtS({v%|`1@%FMfq{3W>jf|NxKG1K(-9onzF!NaL9cQV>7 zOQ}`PMM=HQ)Ga&m#^7peOJun5{5#I88h+7vb*J;UF_eA3a-La2m&G@tW*I3eq*m_O z8zoq7CM7X^!2AK!e+GG;it3FPC9YCd@x3`FqPkZFih{|l@d0u1m5;3h&81iGl-bW` z5`RnTe=n}`PpsDxJ-y*MhbFppZ#UiU&xbf7^>SjaZ5FXY0Ms6C&p~B zyDC1&GJW7_aO;lf{h$BWjQrJzxdicN?8yx|q4C2ktUU30d~H;kt2Nc6bUL#}oLGE* z>NT}5Rt6lGie73cAK%Zr+aY{qD%K6wM#*Wb4s^?S3) zp+DbGaWc}>JG+w>f^XA0)2;#L=oo()S;EZYJw_V~(gg-C9>2gZaglCwfSh`NhTF9z z-TID7g*zmRWzFSvU7xRto78-qr7Y1q^70nny=vn1Bmf=(!vX`8Bm3vn=&Ag<_ES>4 z$$HbAleFCdiEF7|XXa%~+q$fac){{z@1F5Gw`?J?xX5o-EJrQ8883?k1dgIM1}2-} zw#1XuXVO9U+O%uqPUfQHtu~fw(S@&k6_2Z{eW5>Gp>DN!vQDMT=Hip)((*nt#S?b# z<(${sieGUCD~LN-^=-V6GSaZZ2c zi;l#_qPoyssn$OnnV6GuWv&HRWzK1GY!6udb+_p$dBQ=5vpq_xGZUE{ ztbRo|I;&FR9n({aS_HPdr_pIpY+6ckoNlz(8F?YatZ!L}kh3~C^Ob&reo2^x{qh&> zEUvB7_YQ>LGzqC)^_@CGr>GZ_8Uu0aBXGp+&W)ZYbql$`oeR_jNNw-EhgLDsQlpdY zgU!>Q>nOH{8ATs}yWN zhUkcatNYF{&#J87?$L8$oUh-ci#G?V>S)W@~< z9P!pt{(G`H(|Oc4Z%}94ruY7>n-Vmc5bB9@!r{h#&!Ik==X`6++V6$xrd|`vw#l-e zxqGW()475u4~-W`#OU^Suhg&n8;6<8Oj*a$ z<(P?|ktSoeYh29L(O|mv|0IX&xmJ#ojs`sGTCq>P@;t(@)bk_3TOxX%!*K{B0+6m) z9zHebR}^M)PA4Y%$7HA&+=0%+wg>$4kmrwR0XR3J^Ij=0I=>&fjSjTow4~@M9-22h)oiDf85q z#cO2}l9J%)-T2Yp}VzkT%Bv4dFM3a4y{t?Yk6@bKZN952b$G{LHu zAQ9iKKs~)?_npFlu%sC7$>wVZOn4hjueA)MoVRPt3@&J`)KYjEpc%G_r`zaip&NVl zF%?1c$}`!zAp)6+1l45tE5OwfGj1?0Mg3Y|PBc^W;5y^Y``;OibXc{5|3P-sQ1L!_ zJ!j8W+jOT?Bc2O-c*qn{=H*)v{BC01SB5mhLlVJY&HH0hZwcl`KYVbhvXv!gzpL_9 zD-xGdcdOfB)RVu3d&@p!!t;WXeXP3_Bf=4qYm6?Gs? z+<@C-*aI_EEc97i__GW-bzUsqxW)CqJk|ZTC(+p(TMywph3I9^Cz1n1eWhpWkK7FG zod}COY-*}W*#9JEmi+ecv5?Ai${Iwl0&HP1eEj&GY zsw6uw`jfsh+hfjehkN$fb{NkYoLHS(XIgl!KsImvA{T2?h0LwPc8%@3=w8`1Td&$) zhHJ)u!M*g@wjWmJ5ZAFPd08TPxo+ z7!&{R?JE6!d`GYNSM?uKKs$p5CP8yqOD(XbM}hi~RibzcbPNHHF~Di1?l&R9c(E#8 zCo4nenQ`Ya(UTH;m^fp!Zg%N-G<5eo*SWr%_lw=P>CF&^bqSh3?%4l7QDC^}->TFf z?DZF)M?LOly{;dR?>F^zjWN934f*4WF8`^E;&4D(X2lHkk-cW6IxlLD%P$DWWdB%C zvvL21@rRQpvngshSFW5dqvDU2@Qv2ts{h%TZTT<5{BOoZL|N;m!Ae~X`wkqO1gCv@ zv1G9iQ)ZXNA#m>R7h<6Y7TxNeA}Re{-KfE56mE+afDY>*& zw35I6?U|&?eez1@np$@Ulo8eUjt#C=ODY>X^FYm7yL}tWyM}L7d;b@8%e5|2Ch}J2 zCDZnh!OcRW^XwTc?w-)FtUL=YW=*-5+n>@nR=$ z9*A_z6YTJibhRX&y>!#-O~pd)*+<KpO_0pHc1VdI5+?MK0CdB&;tWDNwn9_oPh*mqAl@=D4+bh&u63v&uVTzETVX6E zZ*<$KXmvIzZ|3XKUY*T%@d@mfh_?GPOno1Cw%R~F+ z78IVXQC(`X{qKj1Z6*=bD4091s%Gl*iFtTa?%44biZ}nTp`_IEH+!Xd5F=-n1A;VG zsa+#CpPo9kP(&LpB`_CrV_d(y^CsUb8PCCEEoTNNyG%{|thnwSCKxR8_$SL$eb+XdMKs7 zNxINo^xFB*d;e>m<7ocyHlzS1b%ykvayi^S_&CR?laBVKfLg`+xq9JuR zv|^lojzsE|il%TWE0^mWRyrfDzL3*ccHYp#OLs?ZUB%lR(Ip{5U$!dwQL4>hGujy^ z3$+yX|DLe?^*^yBxK|C+5`7-nPZ6P%6K9}fLaiRhirkC{gF%0s9{`Ld1a9^MxucVFw%ns=a1@vAibjA^BB&O+`M_+y*1c{dsFYA1H?%?JHH)C zfNKyIsy%Yu%(EK=4Lrz;TJk=%&H1-t=xU5z;Loelk^OrS?(PjH-FWc{=q_st`YbM1T!(T&RU zOxM+IE_(om^F6#gb}CV$+_Zy=>$22WlZNV?Q-s|1Bbm&lQoj>!2I^kFDBb4q;5(c* z{bt*@GVD)X#4A&U}yu{#Y*W+)HCkmARR^|LRr`(0^8U;rlH^7c#2J-}o}rWb)q)&Hu1MjSV6@VPTCiuYKhO*o1`vl9O?y@GO`I`Vx9)uX_5y zqF#V#_(eXCAnb>50uWet21=zbsm%HR$JTqtbJ_Rd!wpIj5@m%-MnoAInc1?p5-JLn z$Ows0vPmR+uT%o@m*PZ%)&+{|h@8f-pkU0~F zyLy>MH(4@wgW3VktVP#k*lnuxjx;6HHrZ`vo=r6{nLLXC0d|@P>^pRXYV(+b6=h#M zV&8H1YMZH7+nk>~f28vK{u-EFf$!*Cy4?Yd^@k~^;oq>$;V98Vh8!L+zUgee49Jq9 zl5l^AksY)PHDBR7Nm#p)dmqEwBg_p-dsb}^y54Nc5TU+E1WfvKCK$oM6!*r=NeB@U zKaE84U-x$In|JlLW{ElO48a5uGXQZi(lKt%oZPhyksYUD+5H;M&6q!&Keh}i{@OB< zykYa9I&`@W;tUu&+rzaKc|%em6Vom%u7eLEc??;k+!qT(;3w#T-mz$P{yV17%c6V& z0wR)=^@QUDg=E_+Zd3;?r`c(|)Z&3zF;fzLhS2j9+Vr=F>8nvuCkeS@{)l9^N+|g~ z`rq#`e)Qjh8y<~{UTdk$FKK&0Ug6##17*FYCBFyng}EVG5SE z^9f(iV`jN+Nn(2{NNuSVP+zUg7yL2I4Z_TUMP9pYVh(gl+G@m1z*^%Pmbu+?^cbSd zzU8o;livDUEb?NK6otQXw-2+XYJE@8I`v}XR&@u5KX{NJ7XXXAwTyrbNvO2&faWS! z*Y_D{Y5j&(=A7eek2mYc1F5aAKl{o?Uo%nto)%YxgpmiFC02#M5cVK;^*m%%uz7k3 z-RGyc1aHDMqTo*_T&7@n{XOtAvKaFa_-mRg=XU>*r5G*wDoorlHj~^BkF`ZSBl7cAtJwJZ5d?jJpxd z-$pq=`C=-06#&fMy?ciT2N5?e*Cwc_c14Pkr3K`cFJGJq+je!T<{zVUlS-^+yrwoP zkA^l>@TgF_Z1<6Do;?X`+UH#C%GOWB7@Fqb&+?U27Dkw5E-_h+@?G;gMOoda2N!sR z%+_eEyj_@9qWqmS8S6PIEW6?#7fA^i-rK>ld6!;p2X^@Vca=R`S!uiS*3KU9X6LyX zy1?lxi4|)L++z68{vz7jR!~?q(qaYG2w-r$@WpLF*Saw_BW$fxVOAXhFfI#=jR~>Hq z%oDnsdytGXDd;u3X_^ zx8HgH9lG(uPiTkAXwe)exnd-WtZ7JmaFzjrdm-a}iu1#vUl-4e@d`KavIPl5@|@V) zn9OZgr?Xv|Nqtt7KggzHch6R7{cee!Q{MK!)Y1$4T?Pt;8oP${xoV3J6|BRi4(Jf49 z@)KP8{fShUv4qptN5{uY;A23zdsR5n1S_sjt*>3jbHH0MH83z3rrPzhyZkRgBB6G; z9sL$p1!D86;FAnF17&hEOo)bJZA-HGF?D* z{?XiQ59bN+li&1Qe`y5Fww7!4u>Y3P2_bq43^TCtG35^>kQHu)^Ln}ha-ACIuSS&a zb5mtG@b!a;K9hv-ePsdi+%x@wNzM8pnd+Nbv#J^cw`u-XIZPwNkZFA?u}S)FjgR3z zn|d-6YmNxV`-P@rqHm>JaP?&-jA)0a!TsgLi4!v+XD~{Ho*5YG1x}63d{&;ag`Hr@ zEzY)TYTo*es1!k%8xzLjW&f<(R|?;(g7B7pOI(s|Z{WFGldpgzs=S#c+?bFVy@r?L z{pO3s&n9@SY)6#MHzj}auket-3Dxn`_@P_a4L7A8lp)s&yS^+WGhBpgF)ZMTLk30> z8n+y7-6G0@P9;~$;)&;_n9veWx{Z|~IyPb6lIT%=#s4)|cbGXG6oNlpasWXa(gS#j z!p_If%AM@>7Tybp#QZ+_JU4g2MFJ%Qz0Iz|xr;x9M(tC$#F<0D{0-TEa_S1ERC8zjLNF(iYi1 zMA=AJn_8x>?{M#L;Q8Ega&IjI181zTZse74OSOFY0+Zm?tMJw;Qi34}V$=~3y$A`u z4y#D3d%@OBPAOKXz;v!sCod04@N~Dz{ z?h%H+NtqqGG)IT|J*EQ(TLxkE0=L?yDJcgN8*jo22-aPkQBFkG0c`dMvNIFJCnH)! zg)Z{alAnW{YF%pW2-N?`uLbglA(5Hc8(ibQzP|DzQz$A=_AGt=7|A2(ISW}B;RQ)c zez-(7vo#nliAcppA%p@Dl{<1NU~Hy2Yo-Qwws*TkkZCkf;OS48hv1n$8f5u5nZ_gb zJ(WzvSs?ookrXQTMS9%-RNdQo+}`zu;&4Xh?M}2Ketk0JuFCiy+o-rKp#69$qs~Pu zj>`+T(T(}e%W{04i?5h3e06Q#QBf@bj;k#$RD#Bdl{B#M*U~sdF%_JyoL{r2k$M{b z+t`oXFrtZpjaJy*mv41uZ-9o-$-9#e*|~{O8`(EKi1#^_O#Rbbdaqf3sKE@&;CXHL z?0p5VUlVp%gXPx|N(kRm;t-IblC-OiN@>m-=5L9~J}?Et$coU%StZS|O1t%~9h&b1 zxAANoxXT6pyw`E$R3@5ExgZ4M;fgVgvY&s2qtkLWaBD#HMRx>4%$wFmE%x zJ=czyA{4_x&uWZrs7dbVfy)(_((~3a=u_Zxmxrj2it_Svk1SQfS3EqA(UbJOQX+jn zy{61;dQl;pmdwF?XPcbnZtl%1lF4c8<0NLXuwb>$I%`L|$UQw-r!p&^U3Md2>hm6o zZPTKaqrlq>v_*HUsGR20Ju<7McS6{VT6&-f~6Kp%8<)F@w{<%us!9=`V4#nv)QeUw^YYZ?2YeUkzzL?S^Juudflo z-YK_!q1Z-iL^1r-trCVnup`d3-KSvR{$%6X&U`@h(F#n{kw~ofXBcBbJ&mUu#Q zlt{Y5D?2S{QSthMG+;bu#gbCIBaRCdcEfB zTJOg1?T-J*bEV8aa{bAav{uK~@4S$*&~)W;KTb&tbnq$Is`9q`HxHHCox)!Udp&$t zBy>Fk2X%*72RqbX-Y#?bw)4095l5rFQBoI8UX+~@8yeDETbXqekax4Twe^6{TH7Qd zi5lzcOR>?<}Tj$7eeME=1gzMOU4NPt>mwn;8#l8F1^$41k0qgDVI zZT6|YzO`%_m7`^EQ_ykaM`o@=bPcBo6U5oER?U+oomV~3B=Z*!(lq4MIY?#PbgcOr zd%Yst7Us)1fNT(&XAOJpc)S?G>rI&dFoLlVm)bD@W_9wq|Gai3T=Hn5pAt3WU}MNv zbv*kNIPDgStl%jt}_bmI3tE;k8d)*r4m!I}ql3Pj$1)gx>FEOT>*`zKN7NQ(&e7r#8dw)N4ewejgTi@OFJ z?P(BoTobjHa{A`fB%jPUQIaz#aGA0?!QPhsPOi~g7WF%|%&?=xX+s-~=q(lzTjq;D zeVJ^vr1M}DN8CGAKim)tGKR`|Px^WeoFgpSlPW4aI-Z{!cg}2eg^NvEw zpVwHB>;=R?CqJnH7ELiJy!G@@U=ani5dZC!=?^Lrf2~=|ftGX;S(A;iBK+0O3>V?v zbm!Yp1AVK|7QvdTzTYs%OtxMB)=}{q5d&=>RzKgY$hWAYar%o*@j@e>!`f`VAn3nm z!LI+Hy>{DrQc?yT#Xkfw=$e}TvJ;iL+rNkQ$w}E}a{R94rnk)GFkG{n9h*i*Vg zu!gpiQ&%bfyZkA3o6E=IO72D+JUe9FmtHbxsC{kl{;1c%`px?@=!FxPQ~Fx0J#w=9 zI6O~8J{xh;k9N4zFF77NUA`E9*jFfq@e6i;-#e_hUVd?jmqtI)t}*?Np7TP#3}4Mo z3ju4>+lzhox4TMZ=Q~fHX_&`R$f?coUY_^t>z^owbqZOLDW9Fqo$9*{lgzCR^NA~i zoRW;UVQE7|nwP+&;;0Hs<7|k>?_Sx4c|_nWSUEnd6GB3k)2$TCo&xKKJyV8Qk2R(% zOwD?upsT=MAw2VcH~sm403CDL-Mh|j@VTJLM)LqawKFvQ2{rw@8=AJX_w_kIRS3_G z=g)0zY+xX${EV~$ z&D_(0{?(V4=kmz9R%=h?>bQSABFjK|;OB1fvrb*Dq-4|M=T9v(-O^FM&xgK2XQUWI zh{x&zFfqyRor8ycQ>bSe0~ul1-s?kUWBLsxDvW%#xk_=TMBfuceg^L1afRz}0Fc699r&59###V^Ryn4_Pme2dIip&stR$^Jn)2Cu8*f;{~MDOt{63r4eFAe+e??v zCKqaxqmRz!)$`TY)m2^>P94Mhkw#L&<~UabgZa--Rvngebut{rMAFrllp4u5+>SCdlAHX{1+}d$y2oD~_(pp13ylZ1zWf zARe||mva93xMaHEUV@OyY{d6TjoDhiuGv|>lK@|j$NdMgv{W*6zbm9kc|R4S?6kD^ zeRgjf$dB(FI#wV;4w(A_Lg`@Vl#>GsDlP9FB-y6*sd-1rIouUoL$cK#to+baCujs*2P z%M>O}l289k3D|n5UO-yTMC3Q)fa2^TFU?p6VnmQyrCUh&8Lt$g%!dpvdHJ;(UnL1f z?sPl`R;DeES1q^1Y<}TC*wq@IZ{?8Jsl-cSf5O|PrARsdTm-p2hi!X)lHA81tygkCCNzvF_=7#CL zLBnnN2j|bw>${joKRUbTtevNJShX0Jflm*HUfahBl{4(%!480o@9pay0X6|^TJ(Ay z<&5-vWTW+3y%W&NBh^siNzv5GA+R7E&)U^v>I@k%JiatzgmyT6Pk7G$z**>MB7&ad z5f3TUZTD`M&3VK`;sSk{sjs>%8r|mlQsTNRpuqO16IZ{6SyyGTt3V$)K5zQ{1UlWP zozM5G<2Z#$@iSW@{Sb8TDUPtL$G4DT6@57&T02#+2J?aZyu3EgEM(p8H#l|r9^ft< zAz9y%&4jw!#`4)s@-FnR?ZKGp`ls1F`ems(F#7*~2c$L;WlXeXkG$DH#KzQ~@FW2x zz)o5*f~VjJwW4+-DDLpS5k*!vGOkrsRo~X`7?$<0nsaZnmEF5fZt1&>FJ_VW88i3k zYGfmw|7^wdzR-O7XBN5Tv1S`~YfZiZj(v)BXEKL{Xl)Hvf>PLXqvy$fXnCEsdb{wh zQAw9x-(qku{j$~O4_s*(<%nZ~9t=a5X}#a!1;YXe=^yn1aN__7 z!6thG#X!B?`H17rh=|~zQ6v)KDibwnXxj6~UtQDHjR)v#qaX?pGUf;(UtFgYF9*S( zw;pCY!8zGiEPPIg6CsaB%_>$9*>^u>75AB0h5HhIN$f9@UaX{QTR$fl+t9OEBO)}V zsq?a2iCMx$>yMf7jC=ec=hoKJ4P4CbKVDJY3S{IFAhY(~1c+#ADuuWatS3ULAGvLH z_o?BfB$vHWY_hMe+S+y(UhlyQ#OW6w8HqGg;fpv+)Xpy}$5Fkmoi?{K?Sg4H?D%?0 zoUZ8W)A9QpVfk?V{A(5FD6X9B$%l3N+H3ZtF+{lUNXkO1cBWkc&eZOjDJwc$`|v%44y~Q=U75714$(?9Ta@xCr=)?Gfifc+i8_Y zu(+Y7z{y@|{=$ftYY(TV`oUHgfEDe*uoXR9=JIlQwP$5mgg_oOn_WhmlIJEmh+xK5 zsd5i??Q>J`TBMv&(+I?N*=dx*^=)##+o|Y!kCf8@Hg0>g*Ic7#yat?J z7Y@6Iohav@b^8alko=pGl1Cln*Al3a*Z#DTJFcgqQiuJF+FrXUVn9reuKYYz?@v@3 zcCbl;M1YUtR_BUh%DhlpPn!}=@R^^W1@AZPN=(P$|IZZu#(2z zmX?oXZmA2Adl>lTFEV^1mAw<@s&_z}WaLlD5ss$}pA&0O*Y~TiFfuVMO!dGswhK;B zsaC2rS>cG4DT3lT2;~o=I*_z;^Ktk&$1G}!ZA3Ci&UfLRO#_Et9s5Xs3r|A8gg&0g zu%k)@a$E3;6S1nl0H|wv&S8|dfJ6-ZexJ@(RB6#pFZqwqUE~!JG3)~Bm1v#16&^cg zh+S--YeE(g8msWkL=QJu+N=1U1-y($`W#*HG(7xOu6-;|E-zobV)pkNGK$)xDwf-G zIjE>I)u)7S8~^8k*B?Wyf+%eOz0pb8kqbfaSOJcJD(%#+!x7JqRWSKHz2_3`qP7Uz zab$rlOnwK*Co4QK@rFn7a+mspvWS|VcN0ONZo|?F22^^q3Lx)Qf2{mMZkGJuy2{-H zA@tj&E|&Jc*3*i}9Eno)LS(2ybC!1x_r3VnN-v6B_Z*E|(U0Twd~+dRh>Gg@5$A&e z2Zf&GI8BQS_Z0V&ar??(1tX!z6?Fw>t2?}50%^|ca@TWT4gGT#w?x7=+V+PigiI5E zxx#4}KBK!Fn|5iNRLNt2T8P)^g-ln4P5TqL{;b8Bcn;W!3cV{7HZ&KVe!GIfz3vE}O8m$GK^E|rL90ACPuOQ-5vs|r^80`ia-FDp-sTp^ z=y8u8LB4Q60Nx>~{*FW4dVb^Ql3Em9`+^Q1qo2`X z^vfUJMRGW#F{n=Z@dd7u3kKxvYOPCIrsNHjbiw1!PGn+9)Z|O?s=sMe?L?N8+LjNw zYsJb%+w5LK+zLTvO1M7b8i7j-?8aPA^=Zsy zy!(M^D-lgaWG5g~6}EuDq`lc-W>aev<1Qetm~8B9y|%Jcx09g<_viR;hc`XzNR9ft zU3yX0^K?jqa)KZ}#)&c#w`gBbYps)U10AG$qS5O0SodblJS> zw*Ro7LA0Rc7xl$YLpSCuIbx1P4$F+~-_Om(wMY!602{-1vpU^MXc=h!B=J|_fpMzG z2%WFO5CdZ15_no$ zB0UoTAND0%5Pl$wn>ARG^fUF7TE3430lOeKy+&jSMU{iHyV4P$|{! zP}AIXI8Co$tSUaYgY$fIiUML0z#M|v#CYN+a?}q!XhO$YGdbS`pI9xRc>iz9P%M)M z5zcgiW9(!PK<__!vJ`m|@B+pyj|KeEU9jfZFQzn=ChMfofCqb@zjB)N=yBI(%Oq`^?B?n91pXRhmE~}dDn{U z!4IR<{Y0#CB8q%ssLAR1A}L8G|LZi8VQ)@;Yrp=7X%o$kR21Pp5_`I=mfy$afmBBfwyPossvoTXIE!KiN)QQgh$aY$FfOTV3+D2S0Im;?k2 zSN==35?8wfi{_Op6V^k;NMIwnqpaXGpEpt3Lm*O z%%6Su8N~zs?X(`k7LkFEuK(Qk%;8S2h=#)jE}yCco7pt4C@FowK419RNrX7bu!TVv zBW0;g+kA*(^<8rK!0?55ji}hzlaMarenIqy#8=Viww#N*#}3l?V~)9Vd>$ETqI8GO zr?98R2>%kiFJEQlds%6c6l9zJKz7x&`&ngyG z^E=F{Bg$Ywi1*wxH$e@iNCL=J2`AxJ0@#2m!4ss5+>V@%3A6x^ddCSx4BT_sVj@d@ ztUbHkW4HcIYmQ7ni-tB{dvjw5s2b#*Bd?8S|{w9 zWn~;bKW+T=LM;{1K$x(#eR}woo(Uct#ANLgv)diLBMS2)@)y%@ItmjW*|4SZSZ+<6 zcN@i^*wn6)bmu-kV5wBMx>WeHo;-=ca0eU}Q^YN|#xPsA{taX~x&c;v`Uh5!S}JwR zZI^ApW59|Bq>jxE|3+`7aIQ$U@Kc*_8b3nzG8MC^ma%bXOAAu+$aJV#CCR3QC2G~Q zjSd7IA$OSDB1-=_hgQR{XG$9F39@KFkUsc8d4qqi70S|hB!u#9ix!VI*fvr z$P+@qu0>Dj_->$UB}>Dxgi-sTCvUR)l$nmnMy2%lUn}f)P(FTN=-cM(jfqnY&N+{j zMcDAjQdjlaA;YxB%jGh$jUKY^ARm@VI+aY&Jhu$wYA?-0u zPs>h+#HP#3C3&lx`A?>-Y(JemV(xz~ee1%<6~7q&3lHBIhG)X>x{h!QMP-nlPDFqp zrOWop6(1GfQwPLMHwW2gD)?Rb70!N-FlmD(jj)D6j0QsK#S(tY_8wf$Ueoc_H8aZ{ zV=F}ry6%EX7jEg8$(ZmfzD?cT&pV|g?lvR42~TzgV^j@8!>Hk1IAf8%x8Lsx@2YSC zj61Hv@SDH2)!jrA4-jD}wHUJyp6!y6pFu!9$SM@dTVDv0$Hh>|N2-Z+NWB6Q{sWh$ z?uy}`%I&Ns=r~nqO~1|RjV}BfgEQzwCcv9TPHSj_wurHZ@L@|c;=Obtw*KQs1TGYL zuCIZU^`6~gPLFd@Zr-3SXOr#s2*Su3~@apY*wr^5w^_3^LlG)ukM)fC|@Pdw?5$m zbUxoFkr~nIFL4nQ7CNCbfj+CKbbKno!0YYE2k5&ICBAfF)?zVL<`cw~kyhPaJ@-Xq~qX*eZAMd|RL0Y*r#TQO^J;O#K-fD^hU* zdjDpjdKx912fP1^+L1FeGgZb!0K@A)I&r!gepHK?H!RW zj|q3QxD$4XE>1T~Zt96>-&w0Q31}VG?{C6b?ce-+ ziKv$dE*#Ask*ix;@u`PsQG8Hta)jQ;P%PMS-7oNv1{z1Yj$gPahZqsGO2 z9R(uLyxQX*Y1of|Y>88N%n^1`xYfUHOzNT`oGdo!CHh-)(V<9zu#!cRh_7TSoXMn5 zGZx8LR)hBJ(v{WS^)p*3veBe2>Y+|(xN=Y{GiA?%>el?3Nddz{a5q%nq2f>^pPP|= zl_O8Tf3(PK<0{QV0lz} zv+*M&lA{zLcmpu;U))a>LelNu%5hET;seVi;OdXMJ@E zXFGEB*j1l6U<%J~R#Dcm*BaW5Ajq}w&ry>iB4?)zBTCPihlyoi1IAGO0u`u^GjXL( z(<7xqKGx&RwhJ4L^7(BWjj}iwQ}SNldjr7a5!{4B9`!;@Z0vy;mcVA7WiKl?tvpBZ zb3%-y6FuMtVb_5`o8-4g`I3=eT>R%helgquR^|o@)w`4|rYR!JGcv2Ph7X1P)X`?k zQqmr=6Xa-mKO@@|a_EAETPR1|GIO|DRmX#YzHxF+?sdNlf$hiVP^DQcpktfF%AD#h zN7)MP)afJB*BcVIiz+8o`<$aa;#-+(^TM%gSi?dTh{Z{_*{l+RgNLxSNo_-f9kyQe z97~V#`1`%*h(~lI39gN{U^$Tx(?>(t4$GL?o~Ahl+Fz*0Y-$fuBvwoJZxxy~|F)ph zQM>K3V{h_(7S*;!B9{u7sYJ0~VtoAS*NdTDj;-oMJS!lloQlecIVrq%AReo4S{q6} zs69T`hr3}J702^8Yi{a)e-qJ#tjL=lo4a~xIAh_SDgVCJgTvkO!zRs@eTNJv2 ztDglf9yKDMdsGHm_j>^f*MyWX`)pxO;h7+xZNx@T(mix(4ESilY1cm~t_F3~Z*QjP4!P!jAJ*VVZW;ghbT z$@kH5RM0BLA!Y)kwMV?hI{NzQ70Y-PtD{QNjARc&HUPc~$R?vqZul?1af1sTah-!* zqM`7YtY_9EdEdY8OfaizD;URH=hk0%iwPmX36}swSKuVa!E&T{&vk=Z)3QtCznbyk z!4mt0d|ssSQIp*fQ3^548rd%S%#n+1OYM1T<_0|#<%^QC8Zx17Z^e?NBlsgf^Ir^| z-y&>a!rLFOkP|~X58bW0(#WU+mW?{TTdT@|G3CT-?W_QIhRoKN4OtyV(rY0D)-f~`A={e%8F8$_-}mtv9jg@_ z+X>M1+zazc?EA#`%_po|(tymoL4&bs^uxNz_lsWkvdbeOT`nuii0)?L(5&hUOE?~W z1lr^0ZsYvDVk!<^4ZpZrJi*qA@w_gIz_;<^!-p(d|2|0gzejlo?leh0**|oo#)ueJ z*<%1gOjWSEjih96pvNWeqaxvU+;_?_S!)!-5d??kqKQQe#CE5yD>5(Nf6MwrC+dB0 zpxH_&h1BMJc2YJcN8$M+e$^L5`P?6|tAwW^OM&wKVU;SU(Jp86#A77%SCfx#w4+xI zAHHA9t`MwK`)#@Ox9_Z&t#EaYkpRmA58XA!UtnM2x<{-F5$JmD8ePBa> zw)JG*V@m4U;o^ae#9L?zsEHBs7gjjb`QqYSMS z5t9D=Tq#W#TtSHw8IWRO&%2TB*GA!B=!Ce%Yi7%Bdf70D6S(HsF!%<*84o7UT}@!~ zW_DgRD1=5~_W3(n*tKrpmy?hrATzv6DqN(Tb!_ZENEy+d(Qmn9;CF`R>n3gU3qdd^ z)xc*#=K+8vg)4>quux}mL*)}= z9Z&wIuSd2!M$(c^2c`6$QQ!uf06#akGlP=+!|#|4e-Sc6*pV&9h?X#>?)A6TpycJZ zinkK5v~On$2|mNBNmCrU(EC?499=~|(sA&Yp~$<_V?a$JwR7`z%gAE)j6B}&S6`#0 z{Tw5F1#CmO2T`d!Qj?Qq1$~}y1prXozp^yzjg{Pi z$AnaCO-F(OLCGv?hXu$KT$6kfZQ;EVfWMKDkS)1$Q%2M@;~c;!v;8KJ^T=`*q#zvy z)v4<_H9!t{x5I00E=eYZf)415u1LuLQD?l{ail^X+}^wUk}tf39Tx7Ogp)UIuU(r2 z5P-ZHe!Xl5tB=#KIn3#^dAYqt>SOX3nwrHwu4 ze<|F;mt1(yYl>aZ%$twGc>$K3M~$fOB3}K&q0X1Ab6?1&Rj0k#kOtRPdh>c`-VhpZ zsYGBR)g}8XF2^~C?vWGzGIS#tE9YYbH-=}>pVCvnsTNw1CrZ+3$`K3sX=!Pp#TW23 z*j03dzO=PHH7#ETPXv|SYBe(UcCC-o;nI+6)rqqHfvZlXKO5)EA3%!)G4Y-GC{VO4 zCLqq86O>de5?P&6Xz>7Zweo$W$3i@lin?3qMGgVoQBe6o(;Z=QH0V$0m z6M>)Nm6KbAazfs!H{Si%>+Jat!=|>jpY;6_nWf%>R_s3BCG`r|DTxPMT)wDm!_z=H3uY35F(54+omjjEP<9*A(I=R+>Ym!p zqt|hMIxZZg;^hR_OUB00y!E3rLvyXNXI0<~lHUp3;r;7WJ)|ZA{|o{23LQexu0Ybh z8Jo|#ejT18a@A-hWM_PO6kTo}z25Ru*q`EA%q2~=JDd1PT`QR>KcLw_cEqRqnul^8 zvmc4HgE%v_dGyax#mY=QMnqFRZ+Zr%?>y$a$zSxof4h&p>$VNp7}^t5L@_u;P!h?W z+G4*KpoOpQmvh0B10}mx0~<$f4MiHZO~R8y97Q_o!UU*zYa21rp2VC)mOhewjF{XF zr+ZL|v67*+c@E;b+MjSXGNRyH|9xND>QN^{fZUaD3viR_BeKN|`Navk#--8>#YZ*G zUABe8@wcCTMc!O{FlONExoP6R&W5Mqz(6W)X~zKE_+T8B9sCeI(s-=W|LDCN6DNvm zBz*fb>xW_xJ&F@kf~66=20XI6-*-+2g>jvkp4s!{5#UC&<=sX0srZeOw_qvHr`P4h zs7`MGFzSl2NoM|;X8^&`6`32~3-c@rHvF~ink5QudF{JuNo@NBYQSxE{`CXKllZi7 zo?5sNT2-=Z+t#liaMR+Cgu()BIyf0sm5DWtvrya@R5I3m1Z)jl7cSb3{KS8T+oD^| z+hO}QzUcNt^{XR#)nG-;V$q8iUHm|q^>8OA`KwED6uG4D#4)deH=N=y!Wjw6p|>CG zk7szu82XRyGxc0`0$^qP2CV4i3Lo$TJ7^UNjMg-8=W6X9O^MB(^4eel-vqG|v)ItZ z?>%delw&~s0frQ{O~Xy2z6qE;Z#}VD0NmhhyuKD&(hTGOM~^PGjcR1-=HEwiuYUSs zfEA;5pXZKV!Ie4fb8*N=m%Ob#N|S7S$BM+(jf409BF!YLv(s$e4;gG}mlO!LFnmP_ z%L!rO%EKz*XfJP+&4|L`FTykzHy^|~_^Xd_aRJ^3K0qrs$|{%N$88)Lq?6g&Iq3}l zT$?todwaBwW>Qj`8&~T+PGUk40+y|wfq_j4hpucmyO9j6&|rhCt$qA@w?tHZy7SHX ztnVzOk?-QpGg=K)H_#~@hv*bT5C`N%(chQbE+HdpC+_YQKnDE*y@>aMmq!FvobwXVAV{}R*gk2DWd@;LBhnvDZM9v zinEwL1T$qWYC zB*j$`QKRSMe_7w)3E6TQ;inW$l7L8oq4onjo0(6HcXrvNDsZu`Vr@4^4YF1{y z@X|;T136g90c!yl=RiW>y8Wl{6YEG6%q>}cn*Vt`kRf;koJS-$#*-R zsA^Kb*SfdRfjR?MTrOxG8 zViO&?xj8wyY4TwMm5V6xQ(zW?X(3lYleAGJaDw56*h2G4Z-7BE8HP>2j3uJwGy`>a zj}Zfq)~oAZ3M<;p%f6jj0D3aFoszk!?2NXyJqD;0GZAj@J=gxQ zHk@ezCNc-|%XW4A)V^-}Sp7mAcP55q-<9eI* zL$GW2P~NZ17C}lhP7xFm-FK#N0@33ZJ6wjZ zMc@eSK&4ocd4O3n4Ot5Noh_DU?kLC{rsbqEyLF_o&fYVfT}7ok=S{arhC=wsRQq1R zpP~~iXGS%`T@^;g7gYM;a4zUAeVs*Y6PN?7;B| z{hq(A3%YHAA2Wo|Nxe%Hvlb{KSUlFK>XVHxZ06CfYL$0%a$3bLYfu>5FwCw{*dkhz zp+f+c1R^5I$cTLaK~Gaz0T{z;XB$jjK2RQf{oQurTt$TNl`l~3Z6BXUg~YC!F1|%X za?ig((+OhG^qzW~fbxY9ZLLaR``|p6K@svf{;ZD9mJp2^e*>=5=bg1{=#;#}ej_do z$CEqQrQ4}kNE*pleH(eU(~0pIo_EDI>JS4U1eK5(CP<;TMJb~-ZwyOkfKc?8WT10bp zZxyaD=6|>J9DnlCJV7{G4R&N`)$mT7&!0c=T&yItnMc)HQ7{p`ic&uNG+3ZxcB0Gn zNjO-w^KU~974!O)*F_uvn4YNVF~uAw6ur3~b2&a@=?Qsg3<%bCb5_R$!S+~~dT!a) z^wyhnr_fI4as<_@%;(jR&X%S2C)UKciRAw2nf- zgxU1ro*Q^JSH`=}7TOZ;s=L)5#D-9(&Q0k ziqRHNR^o)U{pwd5yj5>sn%3JPs(BzmUf+RDmKuqA+kB`Qb6dwy=~MtVM=8r9YL}Fs zzvsmMR^D+(an!SiA7k<@L3T;!K*e9m`xgOl{~2jSp%34?&F`|QqqOc7aRicQC#f37 z%$jXIp2aS3b^ao=q#aPED{Bc;f0hV&(As{U-MG>~i#bh*BXMlXFF;6AoT>Ptas-MG zLlJ^tKs=OVER0PPa~-C)o|T*nPb1V&C~~tM3F1BhEd0^Ap)L`eN|5CYa`d}cf)%e9 z^=%_tQ+_}NEkds6YR+&ve&~#L>JQsO9AWJ-B0Z3=VOEAIXN$b#Di~~c1{)GM zyfjs@QLqjQQg4@yyc58%(e1Dx=pE!ceLF?xA@@ZxNvf4vl=bk$bC>z7 zJ;|kK4eWh>NETm~MpP)dn9;Of7@Gp`)2+(gLC2MK@d--+xnM{C>?-Y;n1j<%YID}8 z*KyzCE3yvw4;&Bu36G7u{QOMKM5)W4LkjETy!PmYg2dHNJ8Shg^_y?amTIiY4vY*Qq!w4_qYIj+2dOGPmC!658=Gx%6U8LJ3b(nwf zw#CxS(A1mtijv!?n=s3dmAdT~u(~pvDGl10#>_3mu>wsbq+Lu*DA{z!zStJ#niSsv z$il60=-ksYuT+oveVrsyc_Fx(?ch2Qt6p9Uws+>!r#~SjaDyJBJqjA*k%rg>l>hT* zdzK%G7rcR87ascrag)fe(-X~E+zE9XMx{5nnl|bf-)(d0plhGCEgm99ECl`mFNUn^ zke>r{FTq=EfA#qRq2BD7^*KfLfRy0 z$-!KcrDkJfEV=i>ii;tZxbGLwsjn zQ^*U=rK86mZdPJdf0+n&2{u>0^yQkbfERlJX5c28yI#1plHmIVgQpCm5e?}Ofm`!e zo%ouCD4+FWX7U#`5<7wm_+mx zDA2Azv^YzaGo@GY;nY#Z#~6Yml5f{{sy0sm(+2z;M#^&cDRFcXgWc5BLv=+UL_!4I zqSl{n{=Zg`qBf~V22uf<%G28JA2oy=rh}8t%Lc(o_cLxdtYs)o^DsI7{8__p-9H7N zg^SkvCtMYiO%WCoT!WV3MC?|tO@j|mOqM!NdfW1sjHbYnKd^cW=||(6@%GAD=iIrU zY~IgRp5ryL`7G@WmvUd&DcX-so>=k3A*QbnqqrB<;q2!PbnmUxR(Pwjz^UX#L$u(? z%AZD}?tItx)-mPjEk3`X@SxUvUA6@K>8Wz7b>Vm5aD|s*0*2z(+kN~ICRH?($dmLQx_sI;S713Oee}5f-7qhnid3f z#)!ba1fxmGIZ8lS4@aj+7=)KCqt4BP7vc_xR%3>ht?)asD3I!%F6D(s?K#`56w}-< zV`|!cpVgzts`;S0B{c#NzY^72L#!^VA@yBiwuT|I%FyucqOs@~8x-hccL)ySagwG_ zmUV$9VZZkLOr+PPx>SHB4-f*N&zypSwyP(Q6{jU};4D|xMfWUW`Ix{I};4z=C%RvjwiIO%t~<(7g zM*He}o-|0J!5D*O4aU{5T1A4=uk6)ziZkHB$#>5Fuw6KNy zMiQeHxBn`BYl?ww3hDK->1`_!6Nd=f*h1TLq2Wg}>}Rjvo;VvSwQMELQTiAvDuRJ~ z=1(tF^4%x_(E6@1c325X&9&*GlvZAS@W03S&t1xQ+qk(!hE7xxvsjuBNiigTF=`pO zUFoRqJu%Qvba|7&s@V>*n0c8U z{z>wA$NO(^*~IB2#EAJvIa)iM$iNt7bug9q7#jPWw9d%fc$S&rl`4jEAeASSbXf@z zWh-luJ<(0qYUEs!Iejd9vq}NZe^6^SuY6^uf##e2!TD?SRPlc3=m^jWdWhzD4dBlA0TG-k1_}sC2!3W&;K^-P5cm!n!k`Swzh6p z`aj3JTnxqX;k#^P2gTfZ1*fWX{nE6|683RH53-ln$nLY)h+6E4XD?n*m!*K+#w$UV zYQEJX$g7#3nyjF(5UJy`)biTMT-g{yxZ_bKdaf;@BS3}v_Q8{|?iT`7xlb)4qG^A; zdi?z*>$AX9H-)AcM%!hkj!DNc^B<-v-MWQ2D}|V|0O-Q^z@h2Kn?4~#F&+pwMYm#Zw!3|g1^?gU0T`jw@0pu-Z?iHs`$G^{ffHDpHlzE z)f3+VnSQ`+1T4m*HrV5f@nsC*{}LL&S5&ug$rH9k4>hHt*}YBGwY8fu`=mG3>95rWY;X3;%x#=>}Ga;`hq>RFnMn4|z zJat4gaLA=(TlGP!3bO3<=(iwb2!G!$6vARu;a+^Hl($~;W5DA$+;||wcjjLv9J-3p z%Mt2yLLY=6_Sy%B2#XpRXNcT2Ns*}A`Gle)`Jt|n(IQcNc9l30fRawZjJ}>8F=)X3 zhOd5|^>j+Q{VaIUN-VBvNIeGk;}7alU3XR5YJ%Pa|apWXO)BX1^@S&Qi5iyir`+#C=fNhhnCOOZ3l|c{Lth`SJ*tc>eY}>Ngr!p)tQTlp!84j9r z=zu^`Y;qN4Mji*e3~j_^UvkhkA5$|rFvGEY;Kw1Spee1F1}_qRD;`S(xbX&M93k`o z?*k(t*}q#~(Pq964LLW>VL}}O->m-XK;r*~F&2&)FJGF!uZJ zUgGp3h-@JBfOS_^XW@NhKIpsETFwR1-!8p}p8oY>6?#wr#x{yd4A_a16uA2K%S{FF z*ubs&3U4XO<_h&8YL##)Ku?$(cl^tHL-_6M*8wR;T3TBFQi!#+Ujl)`&ARJNGm%Cs z90e{QuJz$*7vxo17=K0(S}|d&kNJl<{wUDad2`yog$|T-5heyt&E8aGWYoZ3v&%O0 zL+S>b5HX_vL~Y<>!i7mfM!4yJ(})8k`stkL8B@8LxcehyzhY90t^^b3k%U`>p%W}& z)zyQcO*$x%(%q-CK@fYJn{Y|NJes|j}!VDX6Y@s&q*W$6~d zV?9>VHJ>k&kx%L;pWNwv$L+9@KiY$wCr_l-76(vf?-zIEq9&7xrgXo%&{Ab+x69|q zM|vN55-9J%*qp{Ig)bbmm~|Fgv?E16QRb&}kX=wd6wt4*@0??^!oJ|Q&9Jk0P89FC z<<4Or@N5jvIkoE>o)fMeIQTyYBI*sLmG3c?yV^}@Z@G6ADx_+oWJh^ghJgrV8 zLvB^`7`MFNEvc{3_O?*!BTNKk=@o`3Q0RahJSV0(zM$3m5ao;`KFE(gIQxqN*RJoTAG>(}l(Z-~$0zf)a7v z%IeOkKU}VcvCkP*2YgjxTp=g+R2?zGkG(!a}1RHk-}-MvebX6V%v>n$Tg zyIEFVq2wUjkPn$3S<0P&E#5kGY5ubu<@agC56IB41((&;86uSESWNdx+;lkn> zx3x;2Pm`0s8h&**R4hmeo-1*51#b_lU~F{M$i(DRmw2?Ow_#n2{;o|M|M>a5<=XU^ z$@Vn|Q%pf#o=#3X)S0+jRMT6&e=o&pg!>%lA|?>3YHIAwYQvU7!RP3V3I;RTWYef52X@()y{|ZjrEt;hp>T z?URN^9$+|7pf@hl7gSZrPoD5rP4CxutDwQ+tp8Ih-{LVsH*qOp4G`3AIQ}&?X^Dsw zBFq(LN|CAx{R2N$i^MW(_A+n(_dT|GX>U5V_N>0X9;SPk zc@Euhm64IbRHH7@=2c9P_!BLzT3_V_n|rtzxN6l-T99eyZ92J7f@v5u;a9IdRZN8x zr?#$+pm(jVu12aJHVzL`SDAmvP7_YeB;u|(eC6QZy0!aP_4uOxNM+0~WxSU+ca_Ty z?@V{x)s=TBD{rfPi$m^CmRA8YT*ZPM&8z`ez4zHzm~N|dy>6itd06)-A|EAgFV6yy zLmd(r6r`r2a^S;*wxeT=jmLsi(+_r53~HWGDk>}c@#V{-PhEOCI{m+Xb%UKkARsud zK(ez~)D}=Y`tFzo4d)CWjowf@)xXCdy@J(b08o1PqgskT_0! z36?){y{95RJiID|S~X8fC4lRXfLh(I?gzb5CVYj3h2YNk1qV0a;nmfF*@fSGyWDM# zdH?=S+iw=EUn3t%9vC=tLzmXr_w%vCow-*pJoPw!^2BdW(dw|pUg3R(zQq&l_KME; zRrpUp0Z17fId_!jv)Ax5V=Nyo5sH*xAYZYH_4-HL; z<5&x3iL9)w0>XQkY!B_09JbU82~w*2ymH96A*`0aR9mu!-ZF}lPGRJhfjw39dX13^ zeawE!$oF}j&C)870{pEKovT)bnf?WD-@>$DnB<)$ISdxC%e{KCMD&^=b0bWN4KQ@`)-OmiS>Nev4%@!D|<6v zi`bcDt-E*c9-~0rg=TYgW$Dk)pI2Y!oK#WP%htn*hZbwkKdYFaIy;Ir-29Khm zZsH7w(GCjU!NEZY#uoqn{odL6GUwoNDVny67u~&gg!?{^esVcz=F7Xu7Sp5lGPWJJ ze$^%qN~di-ImX+#zv<|AR_TI#s%eD&}R+NYaQN}V8nT1FrGK)+JnME>X4wXtN!p}S_WJ+YnTtpdDrcgwZ zp^&Kzk@vXjd7f{r_dod7dare_`|i&0yRP#(&%KX*>|^iU1WgziT}QMH0GCCC>*bgE zBqSm<+N|fVs$|7K4!c>^be1EcDN>c^kczTdS6^Q_P!QOO>CQ|oWZ_^@R0PDNvsCvT z5E9w&_sOn_9W$dRYh@A%537IC%g-I>e=1KOVkXEzjd>%=D=IMYTtP_*s|V@itrN#x z$yN4v^<6zxGvX1>d$Fjb1UXegUa+!Yr?3AWAA?2wh)+aZk2fbLD@$TKEf7Ux+k9p8 z#c|1#w!x&G5>2-`c`7tj-mY~~NawUvspmvZ$gs%ChtQpS$z~GC_B(21wb@Es{8Th> zpi!QtvNCb{kd+WNt@1)RQCv*Sv-4>7^0>?WEc0;O@?Ey?*VMxl3y))9q&n~X!UCw; zI-^jSPncl#e2Pm(1$C{D0dS>{Gg3*lD@vawj-w8`LeS3VM; zldUTdg}@pf3!}O~=9j~{SXo)Qxw+Zf3!F{XEx{`2WJ3U|m)p&KC9*2!W>C}9qG!*d zo2>9N-21ymBm7rk(YM~TcpW%0eZrGr8JJUVU^(E11dg)xw--!P4PF!dSmxb zyw8K**@#(UR8&N@pNMIdGMEQVO-F3z{QUgNN;z0{Uv+VX{RtLLRl%imfjM0w9!<2P zBs0#w9evVLH&2Q4Gud0IkG|lt5l=ky7+aNT$2Et5skd#prcy2>mYbOB%GGXbdZ_Y> z19#+t2Vco?*TX8GgtNU#l&ULjwl+3Or%s(xP(Yi7VT6_#5@cUevHI0Yb@H}#gc3kb zU%QP;O{9XsL1x;C3;Cz{tE#J64%&CY1i*L&-n^Nmn*&<0@CtWEq+B4`Iqm+P1|^Ai z{~hzwUv@BVB5UDfG_~RiMc#eGh7BNPc*39Krypfx?5C$D87M35(6j9VM@gv?RW9`a#=&Pdj0ugk z?pAz%jE=jHu26A$qr+yw<$_6%K4SyA{We_XAIRVLt7|##yS!Jtp08A(_xceP+M=|5 z1@3L4>NtxI4i4BN3JUcE%RKlZB|hFrN9V+FGEH4r-KoHBW@)9^QP`i{dz-fo?53x0 zv=ZO9F9lACP@V(oIP?}gC@FDwaS@~HGCE7BH?a$qE+}mJboJjt)LbA=#%_&YuDj>v zVs<6rAWOj_Waxy~zXgeodZ%!DMX9#-UDds`SfV>|* zqp`7ZW@ZNR9wj9uULGEXJ$qWL#IIbrg4L&6w~jd3H#Lb}`jwC*{xf0yhF}rI!?bCPq-#*Vkh$un_PR z^GG+mO*#7Z@3`bM*}70u(bOTh4{!UEzE586u>ea4&+WppGDE!EZW4ObU0o-9A=*nI z4EXcsk3iI2iu)?ZqVx1zuk}9NRO~DKZ-XIN(sM!;Y}28O;uE2I^b*yv$5n^x05Rp$hs) z9r&yF$S6f0wOm#fw5{me>g-(b?Aa*oj=HRP0E^CLz(wa&BY^;i{^Pfi7r@{qrZN zU5G->KnNR~nDjl+?PIn%dgRc`zojv&AgsvJi{<;u1;Gp17?Stt(4%ijclV)-FS)mR=`x6#_N&;W38>0*4BE)#;f2Wv8}-i5zZdF6h098 ziKj5MXq!eAT4;H#uy`?M&w&voi9W4wLqn$lK2b6BdwDth{@7%dIt|~UNN=W?kxhnu zlP!gX;$Y*HLYTdMd`Jc2ESE+e#TWjrIk!Eei(&a_rGdk?Y&csrwR=H9<;XXnx&+Em zVomT~;1+e}xd-)sxgHVpNSdVNqr7j{Lv`%{~-fmj5V;Zk4`9F7zR#ULPEtXGAS~M_U_Yl4(~K>%Si9Iyry3zd~pdA6BFn^2{$}D zJBwKReo&CzyVT=&@%S}GMH13S6mK8!E=#kW`}9g_x>r&i@EXX(%g5(YW@b@QZp$CJ z4Lj?oZggDNrt{{$uIS|CboJ`ha^tpbVa?7R0xjpaIW?PHQhXro_>h01RP+7`xOy9# zQM^84UINOx(F@|J--_h^{n@Fh*SzC=o42VoJKmyj?tAl;DKM zYvX`0(;Ug1Q9MNpckb#s2Mr@Y)GRjE(9jTpU-71aCDAMhY67my(&0Py$}#eL)@v0S zOJx=$+!U6^c&+X38QF)n-ucznBf2>P- ztSTH+bmL~BC4Ir~lg$^qbGp%6675140CZ79XjM$%vC-!lb9q#2vQ*WIw4G{(xV*d{ z=xv)6$(;5JjoO?4uGQAt#8Oe1n%!S^a^2^tpr&)8q7HFn_z3i#2Ji(@s(R?w{p}mk z&m4UzON=x+==x~R1e*799Ow&vH5XH~7IrYAfH^3aG?SvvtEQ~1tfh5zc34qey%k3y z;owDm95MtIURSQbDWZ94#H}XgMw*FqL20Jy$PlZiziaM&4cBTAJ`m9a8<=C5;oucs z$}oNBVZYB%oAKK%ubdg~uCGU=>*vCLNr;PESX!n%e28rN95S!t;}^v1=$IZ|W9yCV z2~EDDuCnk9$4GaN=e>-K3{V=}O8rD{ag&NFG^fRzLq>(OE|XNJ>S_?TuB6B$aHXef zmm*W()1o5CieP6K7`NFpy?VvN&!6>Z@t;Gpk9}r$e*;;1!y934^CMIbHLEsosvHRA z)+JE4R7O;k9&~PaURWLIO9+M4($W&F_}p%ieDkj)+suWXlZkC>5ikKA${TgCRT0x4 zIdUZZoFDp0fA7lvg0l1JX_P`=w6$#r@hbdT$9vQDj7a&_xem2H)zOe+0?#YFkWVw? zmlkN=taP@2A|W>BY#g^)vnWj**AZk@QG6>VHjA_y!m2BCBP#0Z>ex-V(39KS`w&y@ zwKWCikU%!w$ltZ)a_TRe9Tt5HO>nwbets`S%%c_~3z^O{y=UU#iEz35tb z?$_?32Pp2Jo_Rcqk<5TSG*Z;W)-n4`80{|>G}pDU8EW|FUAkrA z$$`pGXKE(l<^a(XMxNk&7TG7h@SKzCN|}?OG0B0^vJ+%GH)+FCkE( zs4B5F_}>mOWG2GhGRBi;krcuzrX12WrvkgI7*B?hHF}4kC>8;0)4=`ZMRk|S(&KR#~;r^8LUu8E+n`Lf96vh?xYiR@q@Z83X zpr^-gY=+2@hL-jcdY&jNgEpcKx^TJEp)Xd1N$t9{{^RK8cB=of8V9#nVp(RI1dhF? z17@tPeE@@m_Y829oScl3^3dSm*0*o@?1H!-HV1a}`cF@$v|b(awPg&X_)%7r5y5ki zSp%*gbR%pbnsfX4`V!k>9IWNX0#}dU8NZ>yp-b)1!QST?U5g z`mLu6>s;ofnw1tCef0sUv7GfM@y@>t4>$I!0_1?|fD=UjWWZW0R=v6X%0salH+WLQ z-R{~R-6VI2A>T(OigeQ$Ab9)sP{;^C89xQwMfv0G%*^R*-AVRzZqep*q3VHrcmDaC zQ7X_lWJjbr!+Q25zLC}Crx%FIf#L*D3xb&Y`EDjAl>i?%{*aKpASM**ZDdH}dsV7O z0_oLMRT0gec)+gRf`){6Nhpbd74Y=*1gxy7Ifng%Yy0-?@UqB?;P3Hogb@gl#1-Y{ z2OD{V7M~tU?q}=NK}<6D@b)CB-=K*P^~vaK(fo$EG_;5dhd>KYj+c$_6UrU1J*}+= z_V4Eqv-Xg;ax;*kjUM?#qAO&~miM`;d?)%%TvW?f+&|0*K-4s52IT7J1>Cp+wY;_X zS;Rqcwn6pY<%g;qB%|46|1ASq>)$P~u~&JY^tXmTYQrwnw_bu$fy+c_2&)GP7Nq~! zaR(5x5)54N{g`9TRqA6_bsi%;q%%z(UVMU>Vav^NLR?xC4j4NCBpy=4*tj4GOpJ{W zA3lt5X(KuL+UhF)3^2*Y#)iXs$-zOHcmMGtTUaEl|FEdjpFcFYm$d!WW^Y&myh%K$ z-2(+!X|z!by2;DOhbo@KVq#+01K@+|!<%lZIg~^UaQ!?@3pHGs577 zZQHiNwP4fX54eCe(B2?J2aqq^e{quUA>jYwZI(kBl=a*gIB9X8n?XBIKVpe%IpU44 zRVJfFW$*mvcOyzC$}h7%{j3{kj>Cjs06eUkQHZXM&d$ydpUup$Z#V-qgOmiG1!f%o zE;lB;t&`J_p`l|ss(s_!%Q4a#yDC{GQy+2{80zXO(4D}0M9eWaKM#_(qq7q$0aVQo z_6}3V`T5zY(yMAI%GL(^%J{saVjR>8&b%!$`Psyx;<*1~yD4S`$;xityczoKrJp_L zozU1F%qqgX#@)zNG&OKH1bj~PLPYrY=ooJKpZkcB%958-6+fo(#KPbI4-gcv&J*ko zz%P_#*;rYHU1Os<;#x$na`=9*a5Kx}h>r$IEW54vWQIBXX3EoiNfhd^4#?EOOwf_L zySWu(Ay5t^5QPnq&i5RV(8t-7$AjN^JZ?8(NEZqsPAY9AxU%Uzf3c zEU#?%wa+#!thJ?p`8Q^wrs?N0Y4(TEiWhRI^<90sFRap?j-2NVoy+gv61wc68o#)2 zIc)cXA@qpfzp~5alpN1hki|`3U8Oi%-yfp-LXzh=n*|FEyhUtP)bRqi@7}Rv2F9#ytU70`L`^=m*A4Bd5{B*}%)IekxWkZnq} z%DN-OV$1FKspb5ywfyl;mt9hE>!Vqyo_0QO;Tg&T>b+>P@j;cq!|!2JO_~jttrMHR z_x+4mhX?Yxa)pwDf`XD#8Uq4kWXjN{7}Of}(?|p~h=$tu&IL{wcFa&*|u<8U-A=}bQ%)$2HZ<6*ls^8DT#?yrt_)Tv$#I4-w{ z$@bAXKFk<;cA@|IdViOuhgR?MH1aV(eaJ>5;@P-yU1>S7bL%mjLn-@ zCPvUfW$@6S+aJyR62im7*-;kix%vK)dIc`0!`cIr- zmi@nn7=7{Ou4_-t>GC*k-BaSb%c)}fvv_`!l+v^XqCk5hB@D~(7p3n9Cg39E1Qt6w`{mEUV9bguC?`{Z=Exq4ho(NScWU(P>F zv6}Y!)%i3flFcj9leOtXqXi@`h&ynhQ8_q$&^n-9@k$U|;ISZ5`}bk086;h<ImU!U^bI?XU=TnSLI$9#qeowCre($f zFRQG);^ieHCl@imzV=n6I=pSpVJe)BtE3@W0%81-jaLk3 zE@s8w7XIwE=CYWaoTsr};SDsGWY&N@2H_Hx$KKu^_m2aQGzI?P>+6fZ!B_Dm1XE2M zJk@i3Yvy(N4rGxUXRX6yc|Dmur^O3nB*ddGizbo@=bt|+VyN=#cBPa!8BkbhQPE|0 zcfe9NfO8iYDv+ee7y>pTn!|-C4;+V{0K-R-WN)Spo-;<_&O##ZnoiH2o@!|HY7;cQ zkg&Fg2)Bvr#y@{yy;+G#;9MBX8!N`ZkuU^mVU9nM8zyoU$Zu+BylHJEI1Ydii4TM? z#}3z46KV{es=9gB@#zlFujf^Oe89u{<}@C?ftj)uV2?5eIa&4>T(3z^N6Wm znijVlm_dizU@?)Z4vL0U@6lhA3C|y)u0v^r73j4CHE;)dSa_&o>b1)T z27j+%B2D@F)kXjY@37w9ee>eZO@RmcvTyfli*Kc-hEWIPL_A1buCCy?5fwICX}}nO zOGN@37uv+4Ycg^{R-8-!hR4i_i0q2s{rzK7sb6z8-Lev5t885u3&f!~cfhv*x9OQx zw{PEul?4+~r#7O8=qpO~)f;6VlOKJwO)^CiE_=9cIXpq8pTRpgc&v(ev&5CEMBMw| zJMQP!cqUPaOuKhXRp{IMoXxL!R5&J%oY&F8lpEZ3pYjD_M-tSB#h3JS%fEKZ|2cj@ zTU$!9X`0+=i#8n@&qqCedKd)=rEsCV26;T?EZi8b8#ivGrKKe$u~9{Vs3v4If}a%+ zHH}#ul}q4maUN9|-sa!jwxnPiEdIZDec^8WCwP3d2A1a$tEZ5sTYqPHjbz;$_OM%R z@*EBg-ga;C=@KKb7sh`jx5_6Tg8v(dBh_3$B94Ut?kK%MK5pQSf@0IcEDRBaQr|j6 z1SEdQ*U<3@5iR@$Vn^lP$W=Ajo(LDRvV9R#U$mZ`c-D5GvBqEW*;RSZy8^QB&bDvK z{JUyoWDGt#P|(NlioztfPjEB$}&} zU1l=bSFm3sigeB{@Tl>>k2d3VW}zZ`odN94)Ox^(gw$OPW*#cWI99ya&6XvE7oYQMZ1{l=!;r~X`lKk18&pBtKvbsJl`K`{~8tiPl3#TUoZaW+ACry|9c(S_FrUy zzcF(m4*GwudxXgHzn3BFe}N$Wre^qm2N3_aoAUpC)PI)g|1IEu?DGHH7XN=fSN~i9 z8Ce*nh2gpnKLSEkoi}%4V1qf32$B%1gSEA_-Q6WNi0o zVCvJsgHda{_HdD1iwlp6iRoE5LN*Q^OrrdiXHd|cL;B|<^iga2j0_AvC;KES`tjQ! zIa$e@M=2z5bJa_qpWil7QWjl>Zi`5QRvt4mGefe*{~QIG-QlZ$RzKI>?k8Qlc8$nm zKl;@`|6p52WLz9k?uu9kUH5$3vyEEg!W9icv0VDPXYWDzz) zp@s`tq1CmupN8gOiqT8D?eYB3aoxn^cYPTggU;;GqTZ};Sx`mb( zAImRi`U|dNvK+)V>M_Vjo0hvO3dekZ+D4Q=p~r63OVkX~ut){36`{fnNr?VUL}wmU z9m`8ml67;6h-hW#*o77>eD4tf6?sk^G!1@&(c^9FJ@1~+$VvAVSnA!pbxV&YHmm&t zBzKGGZ-CDS)Kgex0dSLZ|F(e1_TSk~+Cg%SnHZ(@;Qx?mTFDE^gbKSVOR!GV;E6Gk zRoT%$S%N^x@8nW~l)8WiU3roZdy88t<*`3uF1J@zQ^WYAr%0;YxwFNQnlJRmjgugX ziMeO~Yb*Qd^`;yQpfW{`BoOekbR>Bp2mK-xNUl2WcC6d}=Yx~C5e&I6PMd@%ah0h% zJI`Pt>t4PD$anh?fqGs{xe8vJM?u_K)JAJw6g9DkS1QZiKo$}BWWme_-I|W?LBHwL ztgJ?W&z=%U-JxqSnaMz|5!Dc-_T8#I?&36;r#>945S5hF4b|IlO%fXAVyLkT3JS0; z#w`{AmZT|Cx%d}Zbv3n*=#*FTI0qT&m1;5Y7m&=O*Ur%9^Yv<4T7zf}jl#qVk11Ic z=gI5%=kTywdV6w3VuwQ?nxD}N> zlaQU}l5`05$fsM&=tlhRx;E?S6RR8Korh}BpSodcMwlOYTND+eRC*t>(2FPtyn8iO z99^TaDW1;0M~?d!(l!WPI0qdo6r@7P$kds6&u{G9#mZ`&t1o0~j$uCdrUk=uUS3{` zT2V}a4-#@L6i%J$EKNfq6uQFqmY2xPF5ozzyTKnElQTLx7$9-c$Ft_9qLR}4$!!jJ zSezqtEo~POXm&>y8fjQ`>#IynO*Q&OtDvf^Z1~*wP^s0*!h}O`D;}Kg{6WMika4F- zJ0-_v@f)CA10}HNS{E4+k+%4r(6y~~LOl;MOD0uM+t5%3l?fPXqRY(iRTe$IK&IiS zaJhOT{fIWtm(|ep=Hlz^%Z!pCWHls!7+#ebri0R@Ck~r#)yp&xbp82Fuc81;;`5lA zj3y^F)vT}38r|rikk6m++ihsW1RG^>U z5oyK&h*wZ(e|e8+k$zaD0Wy@$azCoLj<71>uykQ;Yu*`}`}YhoAeT5J5QSSO#{P)JS=vjU~IQcZSZy@Gz%q zaV-={M5&L@Ds#ZzUyxdSe!0o9328wuztT648MyoOkZQ)m#zMs}@MH|lu<$Z^xFTfv z_-@Bgen9u7&6LH|@BejG&v|T)A=jwlq$^6laf6&`ET+VJ-e!&NN(gJb5}BEu=xhF1 z?piTFBo*{bO`mkuXkiZ{d(`>76-^h)B((1y53T2pX(3v%cB+yc+c?g)xjR=$TnX(j z#KHIZJn?vf;1${zH}ptEq}bgZ)tYH+YMKm%bYdb#RDXs3d=Q=fii>q;reJ8Xz5A-K zl=@4QUPIF(JIvtt98DCGByVbIH9Af*IS6C#zc3y?qz3i`8~{imOpbg4S_>?Po7)0W z%)9bkq;}*TR#?QaU}JMAc8YFjJomCfiWb&uk4hiPSN?f~GsnQf`L=jSEdio4C(i%$BCpM7P82>BFi8Saf zxoD8&A8QDze@~Gikr$7X5WIUADqmV`1T>(7rgD>=c=nlf z%kJ8?B@lJtmHCP!UI8X@Wo8k9G^MY(x1$&7W|1;t|4cTg6hRSYsW zv&~3*qnS-x5|>(r4!X-=hO|D;-71dNGsl5uxp+kB@C3UgTB>xi6QPyDQ}vOsFfdus zF)Bcvk2c{{=%E&JsDzyhgU5qWJI-Fwi%py13!4OR;oF3z%ozTyDxN_&bkTM;1>qG@d&37RkC<1#=jM5}t# z5I>yHjzK4RoQ~PwHIR}jO?|#aE#!emcs!)I^sRD>0=hp3JZN8;-x8l1?LQH z`T3a)wD4WS;IrYhhX-Is@dzal+AOF6@C;sEuWq|SHH?zkWCL+*{JXoQ67<6)4KzTu zm|b&%jW>Gu@G&&0@ay5iFMNLHEOE#|Ch+o}HY9`#=bVp~$e@3Oi3~bL+{JgIe^c1~ zj@^6qpfSmy#j}gn)(1T%4IR;zu&=^BHx>f6YcArqfA1(zM@_wed`BG40uC)$Fc&p& zZSbu~o;04DL(h?61GUh4punzTyEC&F5s;iwI7NY+nk~q%)Hl{PHf;&gS~D3iJ(@|f zdYSE1<@D6AFz*<^Pw9o*!nn4q+SVNKw!a{E>L&qL*ip^KY6vRF=Z>N%#Esb!c>+pW zW^Pwn*u>0AcOuz*#LsAi*=r(EHDeCb(XH3(H*~82)*-FqeG9v56|-Fg{ql{4k!Cnz zf<(im@N++U^7n}xbwi37euZ-oAv{r_A*u(yX`xILWfs8OoIS@%x5~MVr=I2?zx~VN zwF4)KL>lkY#9v+O6CfjN-OIM~0))YzrApB>q}HK?XoCfmlRb=5wPk3)$DIR}(hi}E zD}%wdV)PrC<@6+ud-T^gj~KY$=y5IWgku!+r*$n~g*!-Vd1ZTk?$-l+Bgn4F6q!`n zLp}@qCQI+nIR#Dn?x3TyKvGiBDpNNn^2CFoTU`ha&^Cr^ZVD8F11N-DyuDN70Dzo> znx$Kts3)#RU=K$`Me*1qEnIfryf(gp?7%V9V#4{VgWcy+C8VUbfHMZC%vqzLj#FK{7hWj zSwlnY`f+4dM@I>DDm)}A+8*6?A4XyM^mN;w?0>i&zzk&(JWxqyWFTPahKa*%z#kB` z2-tunzOv+Ovw-Bzok=6Ehvdr4p*BJ14eyDL4B$}}y}*nUznW-XBkiPVv($Yet=*Zg6+UuQXveNy^Gmaqj#P&rmqWj& zzf>L+S%Ru5Vu4$aBTz(O0C@yd1c<4Gg*Ef^uOQ#x?TwI-=qrve&LQPHN^4_d8K*y% z-!81UlYi1O>sUDSv=g08&P-{Ta`2#XbBk3Wj<^7Q_xlPWbNiv>qIb%7m;t=J*GD&< zK?;D#20iHna7F2`PfwF*E0WdTQHRZH$Uy4;+iWms_%3XV{L?*I{B@!Lame+6^*qP# z8r+VWn%Pgvr)Hgxz53pscDu6jH-JMg7a{F~+HLk?>WiZj@;#hL)xfLuKixL`> zY>dw)rVLc|a||27Y=D_Z$KJesYb&RRobGdgD-336L$id;!73i0X9x+1mifpF{m58d z^%Z|Ji{(IV5{|I6Sg_5TAy@2=2|A~L6$Uzj)}mHE1-XR&Vk zQC4v)Wks=DurnLTH(yw0hx7a*M09&{%^YCFP=Nf4pV3&5K$*2A-IKS_VdDkfDq$&Y zR?QfBrKP12KfyWR^MC&Ol`P}JIpK@pv9EqFAt?Y~{@%UwLs0(7T`Rl~7zwZXDs-KngmVt9v-{l_1aWc!N3rT9 z#0>^3N)i_~sa)>JO&+>UqRBow zB_fJl`1H^V&>Su07{#sb4AIk~wv%WtgaFbOhIfUB2k;pgE(i&T0iT$0QkBI&g*{53 zlb-xR{KsuTUxRIyX#N>5nf-93skIgD^1fnYPsAYM6La8f2R;W%q`UjfL(F4gZc#~t z+foyK`|21{{_aMm@mtMNwn~UEz++5g@xLWVAhgfJaBq~beJ>8OPd~%PJSN=)C*{op z%X9Eus~YU_F4jJ0G_mS_E+ihAeD9tb{6DHo+@KW4H{OeD{CEI0Xa-kye>=LqTKD@8 z-WOfOgu~`McDpC>IMgtTrqD?udPgK@jFN7m;mJ1EtnWS;Ml~K7*T_dvMV(nB!^C>J zTISH9632lRG`63DiCOZ5;#oOQf1VnvfN0E_q!#wc|K@I`aUD*w`3&<%+Ain9;_rFU@2ZgFr!$2M*Oa{NB6ySbUM)At~jL?>E`5R zh#{8om;+VbMVf0L%J7B&W=__MHQFai?s*ARZ1XlbDI$W)e;2ZsSm&70LkfC~Q_@sx zEXNz3Asmk&kvKUy_a5<$jgHoz2(eJ~+MlR^OjXHtpBhnh7_04w65!GZ6M{K(QVOSB zx0a#@yJ^tU13Har2JWwVU;fonf!d*Am6^eqsL{49A|24MO`H(B-oCWtWqR}JL;Knd zQLll3HTFE8YZjEvt4BP#m&XjSaOFp|x7ZJYu#VDxxwoUts)wz2^%Wu!zIOU68BvDe*z`v-EX%_Ov;8-FAJf9k; zme!7VD--AD_3no7p%a+-*9S21q=6T2=Tr!DMgvQRRq-GqiphKC>L>kHZ*9PcBj+?@O9o7XO@ zoo=CC%pysh&CNLvQ=C{&3kl{6!<1%H=7+U>6V->dtz)qMtOK&xkGADAHr7xA7bA#xKCDq)P(l}#mM1$dD!H+uQz^#K~WL1 zAXEx7p&VjpC@d=KCm7qi;s=zqR&f?@%cbaKcop@F(tMeiU;?ZK@V2y!0M!8t1M;)I zTj%s?QMA#+DY&@rbMfX-F9HD5^rJOlgn>AOaR{lvNn_9D>E%X)B0^~o01qAkm$r8J z&>W65mH?C-Q-0#_{S@2fJvYRu>xY!u(;07pE$^gbKz12Dk%)p}rL>^n;PlMxQge>h zO20KoiHYi=fjjBw3bA|9_Da`H6(JBhauXfDhyb}gtpPUW)lGItjVJQA1)7hKT+H%- z%kRFjuD-~K*J!cVXD9CfHEAvPP$7w`sWZN@+!~#YhaK(7YF0t)JwkC0ide7rWX~Y_ zgt21KpnD_Qio5gTaeJGJkZ;x~40{qq1rTr08>6nA*QrA35%qlgE`*lf0HAt+ZanUO z4h{}RfG2Y9S#ay2x*{|`pSna0aMGvmK~>K?AY$)bsz6Bl;Lkv?rhXKLS;9Ej>`;d1*3=#%KZLTbEW=?lX#6z$Y(AYQQfbR9OZmOhK8k zf@Ows0%?g}Iz;=B!4+Kn^|FYfFk2 z07ybNr6aB*%27v7hKL6`(JAq3-8GK|ZE<&>+)pePAV3_pED8`yvj5t-wj*14NO?3O|;{kO7?E~*+J*QjM zBq3?3hWo&3Tv0qHf6B0f`=8EHf#PT(btUo;qO9HgE+SH%% z?kOblz}-LpvvSeY_wGOlz~FP#6(DBJyq%A&qKAidV z9JDzQQtG)Us0B_!HcWFlHfjaJN|{qKT}^_8@oE0wKJ_%2GY)%(}k>3_J%26!G2}St_I^ zVCOrYTAs?#X)+xJIyjU=Ba!f~baT@9O)(}SU{i9aicTAV+l92**Q}i9wXI|cNfFp zaStWx2Anbp`fwzDl^R^SXxxXsx_T`+0!iw@Uw{0_Z&*QQk2pNC0`}I{C209>pK|^; zwm}u0iL`k|9{c|Mc!3qLNE7FM1I>xvpQ?i_J9pN8AA91LMZx;c{!l7Hc(940GEzqLJomd&aayf34VZIA z)z{B&f=Unub-avm;B1hhr;MwMOS^l$%FC7(pfeNT;mR5us<#@yE!tD=zxqCT61AhK ztv+9{q1M&i-K5BdHp%Za5Vm>UW+5kf*b>i~q2oeDwJS?Yu)Eha&EH*+45<4yAtWxY z<6K+|^NJQ7KR#SO#w_JfhLkA^t5z~#q{k&&57&vplE6ZAbnI_xZnnpogNMyHzk-37 z0^bfgaG&b$?3_oh5d0`33mR8EWx}b(MkFw+$sCGw!8lcwR+g9NnN&V|n8n}n`n3(d z7U0g`J5lzUY4`-TS1sK4_#CobzJTLyx{+{)`S3Bb0bNRMUe8tTsAh`o`~i*(2CYk+ zBWP%qVX*8yilv zzJ!B9`2MH`g(?&=FZ_N>4eUuUk9~D-kAdVnh8RR@C?1=rX%6Q)MT&?J^pnH$*b`As z+k_-c3&tlhF(+B-f zk7bqj&oTJyI|&VgGe#4eAjR~YxOMPIuvd=n6_ zGt&)T0u20_31NbJ0%*>26XP=19pqNX*tr2V1gXSrjH0PvXy7f|KdCL?)&tUpb_Qe? z&r&LByaZ0*k}2uAvy+QPOeAjTun??yj~&mWkAzEZ{|J2lNHa-*aSX%LqGJ!v2;{*@ zf5_cL8JRV_AtR-z;}g6jfjvUc7~Fks28t_3Ov&L}>kM% za05f_tt4SBP0dGR0_H?5Y3Ou8_W7eL*mU<2&l(och6B}?i4MGqHIGGFA}Hl^?ZChq zLd+osh{KTqJu|}07&w9Or?Fu!Am~tcujzgvA$k8*8IwP#NxHYMKM#97;8a}llwTE z)H!anz=~Dz?cz23Td~H?8$v=u^WEaW(qV*w!9t>u?9M7Pl-8L>xyRGaKSvOMIiQ9= zmb_xqGLBGfdn#IeG_bgy6OQS0;-g5owyv!wFsOKhBEoK5sc0EScxZ2bY6 zFyriXV{j!4+qP;x(JP{H;Q(H`HZ9Qm;3Q?OXho9 zM88!W;vx!O(N*`pu+zKLS^)ag!APH|hubrNhxgv@pg%{XnSHzv?SKNKxZQ}VV20(^ zpg%(IMMUqC=Lm{1r6HvcfW!n8jC*inqX^M1}@tD z&9=+V&KEk;sq$y=4mruSFjd@lj=fG4Aw(6)KG>N`)9(*5hvOB=Xy8G$ZEe5!*_x&% zmCWflF!X4*HOlbm#nlvPwUTgFmq2qj*GLh$s?H3qkMjpe9VwylSwJ zsD0|z01MxWon&uKT)eC87qKItnzy>D3hBQTRlYwy;EuNKJrb9>1Jw(@;2oDXR04OHz8E?!a7nK57D>I* z534r_d9wGY|6zc`PfmiLzkjdvU3Lw(G_8DeFx2-xa+}a^}=zObIGBZE_r9=T@;E7ihKg`_k9w=ZwXkULN-U!`Ruw6m= z7_59sO=V9q5?ZLfa8OF0V3SXnbSehH=j}b@degvbZN*(SKxHc}ZTHXUN;L98ceSq! zuwkWOB_~sqT%&;lUzs6KI)|=E#}=Rs}@ z0r1yt2lNaL8!uXmuWVMD$aXJIlk2Clp`$wT8Z~A3dbizWnz}4qfeKM6DSdU86C*T- z56C8JLlE7`T%2kv;OXYp<-VN?#p4yH3tCt-Mrg@nhD775V()~r&O!yI*z;zB`{>bi zaDRyKpW`TJaqFvBiY@93472m|5_2_K#D2$`4*%gtLo1Ms2r1bm zC5xdZ!Nm08sKE+%Oi2x0+&Nx+p-|hzvcDcT=}#dtM>z2@_f z2ILMuJ`nXVjn603A;DNsc{o>z(CKK#iD#g*l|PzrSmUgN{N*%I#JaDqGEhcl3~spe z{xQ>{7PxU3S}5Lrg80O@0R*I{-0FYvx9_^eBf*gei%|5w?sr0b+lu(shEq~

    )vy zOY~u%g*!cA2=3^9@I@bv=qV(|i9_x^Ha2#7Yh7JkdB_VyXLF84QL5Geh6_vdvhrsc zw4AG22wnhk2c!2Qv3kclfBI`(d66jql7=aN1VfhEj~usGL;{WTyFzG9*3d{Yk_r7s zLq_g=7t=9Sgoq1FLh=zm<_3=5ruHRl?bI(80k$?73o?8>HrUkx3kj5VNB{$ykmlN@Ruq95Q1Z#mt=i;&mqmM0}uC=Ba;f8;kQ1YWRV~?D@g61 z9F#Oi8!zm7QzP8@$! zE#;OyKqk*0q8^xL$IeG@ApVg+oKED@Ks2KjkZ5}rzhx|u=6aWz=+B|K_A*;XJlTo# z?d!zEen!a$W5K&y8N1U2s~0#d({xNtk6e6zz*O$K*YBy)pN-6&QNYxnu4~U<*fgQK zs&^(EX)vPyAJBe)wl*?G1b>*B#eb4k^urSqxmuco$7NEDeOOOVA;AXG$<~U)f`Z=x z;Je%}EqswhQ?|=5fF>kv1Z#`#0%3$*@!WS=yi}BvGhj-GTPEm1?6x1M_eR?r`qB{? zNeDnM73lYnrP0)(qtE!F(iF`ai%4OJMXFXNWv#HQ&)|IsPL@|z=3MV9yf5EN^i)Cm z)BB6?thf@kkO7aV57>Rc&GQv*DnAY~3Y|3GQnl;aj;oYy8H0!R^L$z6&Gvx8)GhtS zwiK$(N>EmyqS>9=^Z;4{0gGEiCyH4HHr|%!9RWvql*mrQ!Tp9jL%D!F;K8oyt3j=4 z4C$2N1|c3mZ_wW`nH*I>MCbo|O4`J>s}=RIfcB*dnP73hcKp0{cjxZi9!UC|>WR`^ zhAD&QVWL=IrBFyfpyTJ(zSY=84O+5TCa80KZw3Z-2r2(shrr0~ga&c^O@szmQ96#_ z=mG4(6sVosy+EdAp)bg@Hrhw8CE9kOHBvPrFHgvcZY-yZgxNkKqUc`ts!Ch5Mti@{ z*D6ydY@DB4ThTF3D^C2@-XV1w)Q?3l+7y3iXL=X>+&1Pj?@*vB)wamvx8G8PI)Ly% zcLnGoX=f91k@ah&k%3V}`xZxhK3H})Z)hLEYA{gmk8c3S=k~z=e8NrZX8{VP2aVAG ziEthaU%83S4~V!sEGK(l;phEB-I9iOQbt;*QnX@n#=Gn7kQsfi*jwB3EH$;}C3)Ir z3vLbLf28(k8nAX134IX@^K@30FGH6*)c^c205WRoh8PM5?h`(MSikRd z5*n9w4pgId-VHpt^CHavU6J9VkM*0#ECU7iwVr}?#u+b{KY+#(57W|Alv=SNy<6`6 zVCsT06&~lZ+7n>rKPR;YS(%x023d~;a(N|`VslK9YX@b1uZlR>_P342Z2TWRJCDxN zLSP%t!L08ZWkz}LFGyCMKyC4K3a?K++H&z~B^yt$ilf~X^6qdDgw2M3f{!ngXPsz% zN)d3%_{FqYVB0G)Aqt5%C@vj;2`MT@2Hi67g7wW&e|?Dqm{J-FQ`r)5YVdce&0-## zLLKxfXwKOPDzECDti(tUWMBk*m{F3NPOxJ?*uHEM{y83UpS+pQ``AxNK3=j|M488y zmC1;4*hCLmUo7)`=FIy6i^7GLTd~^(1#`h7u|bk>&I^e^z%4>}6tHR5FP@;yE*^)j z_S))g$K$Gp=pvK@PRb+AL-os`a0gQRRl#J{eDjFqGAfIL91M`~n~+UU8;ZSFHE~{J z;SLgw+#DRoXLwNaMr40Ms$i245$)XJLGe>>fE^YT>Of`qJXU?-dA!7HWnsSw|5Bv& zP|bBWGu^*R0$2PwuvdB>rRbuN!N@kGn8#ws!JQPbDx)nPXR=hyy2Q^NAI@jSw60}a zY+W$M3uVIm zDG&dDYZ8U@(L13=BytBa?n8QW3S8FGxl}9@`iM@8-iKWR+4AYrC$~CDFcA5E((JX~ z93Y0Anl5cY3Ed}+7Hn)({3+h2ZT^Y=)74{TX#Hf5!duM*G~Q0%>U~}N%;90APZ8Aa z^0kA64Pz6sW3L25cqgmTaYBiWmYNz=p(rWw(af24w>g9-Bk%rsY^H%43Yqd|+AA0(8R zI_)-fH|o`uTwVVIbAi5zTc3NvF~WPich@TOns^v+x%S?5a@Cn_7wql70iZ+p0OiwO zczDo}B$Df7uNVqHO{DpjMD=v2U*B#HzaU!aZ%DRvahu<24Vl9rFHB%9bMf8 zaLvHlCI&n*?2j62E?8NO;H74Fjv_;-yk}*3*=1ew6&Jvw=_h&}nmRD-*l-F^O5pb| zgghC_%U`zZ&S4M{&C$;V$^Q;=vZVKQ2`JGl0l;*6z8q*UJ~EPiN`al1H&FQT1^@Kx zj&KS+*UB|gZ) zXY6)iuR{_vouy9a(E>0A9dXXgs5QOx16p!B5M&+;24#z8J@@?;^1v3s-K>3}kuTb^Xyjbehb(Y^&I(+MUD^8w#Vp9`sje|oLzG2r*d2p+xJhOxA z*Ow50zuq`;s-lmPp<#IUE%Txz|Lk@i8M{^Px!fjPd56lq$Z*dnckq^c2IPLN?zmoW z!}0E4-+7gfy_ij+PFve$KW9$N7<0^$gvmZ0$`8&=oj85EMbyRhey2_?&$c!9`3|tqo_T<~$MO_j(UK@4*G{t|cbV8BeG~jhsmX3AQFl~phhKP+dhokJQy@f=;jk+%- zq{AY>j|$Cu-+%smaxG7=rMGaJEHCfpq3MOKdspO zGzw6PjinLIaoy0!J7-N)RozT>JmunAU?1mk*C?zjJ|`w^csA0_iNQXD&4F~4Exg7` z*Ecjc-&hdU*dJce5k@=&tv?raR{DlXl)RcWp%h&0jpP~|n`Tz!$R`e!`I6@24fm`H zrnm(ays;CYuEOlt*|RMa9mSQ;*Dh*;T;J({e(uAEWQR%ABqQ9q$V*Ud^zXl>X!{*< z91Add^SV!;{?PRqv}w@*RUEsv%L0RVgq`o$Lh5ehq zG!??H66^d`_jbF8UeO5&%9^KbaV(wx=m*$9$E(=_qp@CLm3-B2qm|Divx85~ihN2` zeJe!O!LBa9!N0!gH&hi{+t_69*w8|&f~3sJKwuA=U#wX-dQ#mY7^YAUoj{rpNMY%D9AW8|QmEaCs9F7vR9J{J_ku`?<2lipcUR(Jx1m2ft1oVA3GcfmR56n`ir(3RX)|NHYb zQbx5fvbTC;wor&@`|t_eB8k1SpFn z%%InvsBA6)?s`45eQIB(6uaCosu>|Kzb^mySTdY6#}kIvLE#j$7U<7X`Rp}uT132I zgrrQpsnEoyi1b(LB`!|mcC#u{+XX>Z@DpI%npa}?a!<{Yd-Ctv9#NY$Rlc8Crg*Bp>GK&S zI~;a(%eB7J);<~J^PWzy;MmlB{A>UM6ydzG^Po{R+%a&(sCP9r^1+_HB_##emq%*5 z{WJY#aM1v0BpHd8neEMIUm$IQ8z^(8!|fYPWuqBYZD+LC!vpGz!ms}RQ!6~S^+7ll zo#=Dw*fBNSBS~5oC+-e3%2zpzA9un#N(qnc9p&CIyG_FI%QJ9a&|xx$+`)}+NcUgw z{Puv+Y>~$0;x4?qu~NYp#Y$^1I--%gT2babgkl z^n~I80YE2$g+&)3ER46uygn+8`0W8Eb&m-$+~wwsdpx#&=&go4zOoZE5>O) zfA-ApD_f8jO<1U3IqNn-w(I(3vsXAo>w2zYH}Jq!SKaP7Wi6@UXo6Q0uY=P#@xo+H zO~7vkUv#@EKPjaaAQp*US@gnDxMv_%AvqE_w-wW8_lPr3{lRzB9iE@jj~{1SFdSzW zJkyZ~tYqiol zU@0ItRzJEeL!QXM?fXe1aj*b@r|CKq%@)Tgj<2u{>gvuyR$}-dQ_D%E&zw+jdChg-d+F!*PJ0CElw{6;pqdA2`(7|1+oXv8bjNHWlLSoO*3fn=y!y9$-(Z!|faVQ0PU-`ru~ zI?6fikmxbWk@D1uZ1aWPi-La_UKNH!^32-OWw?SYqw(U%HjH6ZM=TmRU_g|t?Z}{e zgrK`nKBP9;%UW*S*i6Jl;uO5;31{PHX6~|a1SJutA~I4;^5|d$KAlN6Bn&x^{qzXx z9`peBdzD|Q7E+UwnOI$B&VbdbeB4)!J6aaz1o_5mGq-H zrqx_e)uvpmYu8|ujpY+(EM5AnjfVBC0*W%#go!*v-^8dYH!|}n%_g{@C{YEgt2;9S z^!bwug|?JZ-_KsXNw4d*+wY4k1~>blW97ET#Iu01cag@Ju4v@c>oGt|cCu}NTl)G{ z@`7?}kmADZ*tZYg<324w!wHKGR*oF9U?!CaxG3Q25Y6n+Sz!z#Vw}m6yj{f0M56z8@x6I5&TCO*gh(>P&u0LuK*31s~zzLy*=29i>5WO;-<+eggu@ z%O}p7E?l;(2^5#C#n#K4V%k|CD8}a}9{Gix752FuS2B%NFo~ybT1@+bw3TQlHcJoT zRma(@OVt*S)f_XrmOUPzWHrrN?OCYaA?K6r4wur)oH8WrV?po!oFHW<(J}{iV*m3@ zS!CA^bPz`JuDLIzxfOzZI|c+Akpnci*hj!eYyFwg$^n!u6B;TPPGcR|*lbC5V~}CA zq)eu%v4zFMk7b)CaloXtQ;M5(3t`tXKjb9@1B-jbsc^~2#h9nF&ewZu-OENnPxyB1 z@S#$Ixq5V$!`)Q9BK_=y{3Mt1_kB!geK0Q}R&BT|1snNt$CYYcx6mIzbP!aM`s10> z#C+qmpc|#hW*Tu^H@)c#`3-jf0bfue>CMzs-ctct5(&br11fr3m>~ILvU+DgPd}&Czikx!|=61G^-SWVJ0#cfE#=#O;)o)Ea2k z9Q~!AgO0d)7Sa_-|9QtHSid-T-${zycaS^2nG}XS6c$3|O)PM_JzV^ZfF0{QLUtg% zHV!E$CFjn5n>qD_;SUtjlyU`sd_mbY z(eEBRb_ck|jWzx!3i{YTzVM81*;4C?pX4PLAIo;f_U)?LNlq9=;_7*!suuLk2AuAi zy|%-TMOKju#^m@8bLSm_A(;%)fd<|LFUqa8c^f#0tIMR0v$m)?R~3LqF857*0PX^Y z_!(+IbVW}n3iMM?Yq<+avZ>(;Y=KT`xwo*S1yb~m9lz!4q)hgmovMJ3aOkSudTJLJ zADx+S5_x?3Hbb+tTeigf*!2?9@Mpn+1du~>$|d$&E3KnbYBpk1#UtiJQ1oM{nnH=1 zOd2hu6*rMLiiiM=1#6H?Y%N z-oAwY`r-b09Hp?AG9?ujo2W0gir5kQG0HzUEbJ`-o8*KndJKq9ZFde`%3+QGA&53T zxPFI><1s~yK-fC4Z=dbb3ow6#$)Z%ywBBRxE|!^8Q5u2BOCZfdmE#ysRJOCRDP>Q? zOQs)Z&9D8`9990^g(A}XF$URJ_!&Gs5Tnr0srT7<2b)E$rdJ1OTUwSA+VRs$=KYan zsIPx~AFV`;3353+bUFM4$}5w(X@b_F^W5HjTiP`3KmBHSS~|X#5zi`#GqWeZ7KDd= zui_0wn*Iw89xorq{}txH%PT6rQY6)3h7Y+P6>=Zit|y=^(22qJCSK2- zw5$Eo7cb0gVnYWBd{c`<_zYQd1Ex!(<|cY1i*GBfYDzP<2W3pFpAu)Ydtv)7CR2g$ zSaq%R=%GNzJ3C=ICp<1zF{1OhMSFyLJV1bQ2W8}}4~(BTs*Nmib#(ETk@H0=S}-?x z7>B*R^K)~Dr$|!wVK2_s00lBt5qvQI1h7b>g36$pJ%}vCP*?Cys=MM?n zLXZs)=P?|02Q!!G+xJYHCAVgqWm|J|Gk8VZYw;%wSjZQ^#fB!yj2Tk}cUI$?md3p~ z@q^4YcQqZK826p-_OrQ96;Ishf+^{5{)?C($o<>g$RQ0eVQ={I4ManLqicu9Dbvfd z;CZE^DfxAGR00@`?lKW_?zzD{G4G%34&_c^N6=v>zTSdM2-b*Ke)|nDtIr481j)T?lb~- z!IEOR56JMO%qrT?`-%5F(?N6*mx3@d7(4Yr*WZyCtlU}OY1Rah$^<%VX?yPR7G#5c zZ>FUQ%#2Ux;Mk3C=#O%=Bfb>qoV%o{UPW#wq@nfpINU}VTQc-CI7VD_-kY@VJMgKK z0Zl{H9wx@WJBTDhqRcVN7&o;;_!}G!G#VaAi!R}o z|FkjE3#Wl|lQxG&{^%mICFtireE2>Pk^QVEebTpR@RC4PF1w>Jqd*<(d{Qd^V~(r5)LEIwv%orJFZzQmb%iq4ff*VK?+!amwGn7{JL!?ZlgHLqshZoF_yV z#idvFDSG+%yaGZ1C0gf@AlkizHkX^*^dxJJpR@x5Jyj^0U>;HxKH=ac5JJ$84N2-M zvRr7*uhB@yp|gL;Kkhci*c7l~Qh9*)5%Lz{0Mp4|XUj9;l8=X1MNQ420c{N+- z{ytydM~H~t)YVx81SF@X+CRP2ZsEe+gP6bwI<;{TTQ`xEXCqNRd0`

    z=cA_}a}PkzlCxzQF+m`Z0WPj~!RSs! zH9cJlz8x*2md%Hdw*D6}?5`@T3qE#xyChT_b7dP?mE0{OLzbwY-2vZ+%B>MB!kOcla8^v0k zv9E2ZcG~YF5|VG*<_}=&w~Wa+PF+11v*6Cj$pIDY#&<$TJzl7u-55TD6=Nh zncp(es?SU~8Mqo$jjw;{=@9|nW#o}bJ3majD&A*Tl~Hr3ygbufYJnx6&mVsMCCbf? zuW#_&GE~#K@1)WByH>|%$1pHDlD@>S0rQQm5XkaqzcpTo$)h+{&hFGwP9Z4RkaKP# zrcmysO~0#fL1f-y%{q~e_%eo|&)IrcH>w^LcYo@mLS22M-}j*JJJ$a_q=(N<7BS$- z<$R2D$~6hQy`mzlBj=0Gv(2>r1$}tIjr?0-c5WX@!1aY4lGxAlXSeoo@!L|AubRL9 zqJv;l)YGR*)$zyl53X=y6mg7s)^EeR(Qq({rkfc%>xAK(5cS`IgT(8{qZjHT&r%BJ||$h`gc zaJG;Gk+a7=gG=h>vezYMHwR2BzJep$N3%>@yxX)6_k0j@Exn67Zm{U)_FrjDC>l9? z!kLM=BEfdtd1`z~ux}A@SxW*r#t6wpQKE?+eo}!CfL3lhWy5o+a@@|NOK);J+_ioV zh?>yQa66$P4u;;x+Tm^lez0dimzlrI+V#Vw4w6}6Jxg)?wPO+vP<)q}x9F$Y=Nz64 zI=s*16i3wMS8B-vi~(~p7aq<$5OqzY{T_Y z&y#iKI@VZuCxHf4RF9P07y7KJ1ml$*A3xr^cMoanFNgZy$aUvmH>NsW^hSEtCoB`q z)GaT^kd-`2QmrmDKZ6kL3piY@w(33FB|P6yatjIuAGn1&q|m)e;=K7dZ&gOU#IU55 zBkG=%pIX%W^1w%h?x7}cf9xGKosKtoK?GV_VxqcyPj4?X!mef^4r1(%$E-_$3v@aG zoL96->_pD^F10HJtnzXX?k`5_Q?cRF2?l4vj$0J^uJcu&(-K(69`kccRFt#aRUo-< zm3Z&;s;qvC&En1>>}DWT03!1s6ZPSvM~`f5Y#;&~?0ykpoQLl-EOqN9M1jUJGz8o2 zB#3l?1uj(jR*p57I)pkShUC;iB^KdYnXn~T|LC}!6&+N zX{UIVAVk{gGV>qM`5)RwGHo`LZ9v)qW5T`HuSaq2her*>$f*bj2a!9bGmr+L`8E9T zAO=>AqvL=BspDfSF9)?@Q;!E@K2Jdu6E5_VA3}c{4EdCBzkL9n+&0P9Fo|9Dj83on zNFr7PIY-{-gHsisqrn7)JP>l|vIb{%K;|Pdo$hck33Pa`o-rCRTX7T+RH5_@*k$zP zKe2_G;nyNx(;@67f6W9^>Y=$;;gsk`7?5Kb*R>#zxY@CVucg10yd=B? zlR{QjR)BFR{DgYn`KZsO2$+3hzS43ziOMlXX zKX=6cEN*-=b*<0~)J;uvM!-i-U@7_1xU@;kY;;2@PbwB7WssMlY#+%Hm5(qlNCkv8 zRvwV0982^4CT~7@J7x??JST8-WA~i7K6U!jm9?utv(SMQtg9#LTzk8_+Z^g)OHYYb zTs<4S{^L#}%_rat@-=RS3H_}0OZrSBhtaAkp8~n8&_)7%gN%si&`<2wrDU2mBIj|M zi7S{gbm6`qs&TluxRABi=fKqm1n+LC#)O?O)P4VYq8`BgX#6gr5^eqLwIU#;C$j^gcWvt`1&hU{D6yH^2U9Z2Q? z)&V%`f&NcP?OFH7ft*vIKrzl36Fhq&Jwmhcf{ z?j}kVMXa(0zhvV5DmYjic@|7YaP4v{hvyWZ()({VRx5X(uF<3U{&qlvj(fE>232u{ zFG&;^U5c)sBUB!dX-SMnLW>EFRM>rBtPBCO>|vNlZ|mV*b~{;{*FxgoFZ0V-l)=!L zuaT3Rd%hfT)_LG{5{qYrq)|!uF(IH`$m%B~AyJ4zebw_oMeTA#Dta{)PeJ1X~21_C2J4x~~-vFh-(gEj}A`7Qk?&0U83W$}%>2*NAU%(&7x z0TynlphgkymFyACW>qb^%=*!j*3xeXa2#7cUf!G-K`=^z?>RR{!elp6hFk#t>7AWu zQJoy`zDkx%XG!PKU*s#*X9MgEE;E<92^(JAk#4+F3-5yLw|w%H1K!U9M!A(*Ii78x zl+DXU0U-!}%$bhzJD9z$YI%S66phIJ;%xB$J%2|2a4v4{M}$|TLW@`HQEJ(}5E$LJ zgtbUJAXWm>#9rOqW+A5~HMXMk>rAnoc8+w061My{U)_1!)ng!%iA=Teg^MC$uD`$Y zreVqWx?uQINc@F_s}yQ~BA@l+Ml&6`sANcyZaOM#66EE*5+?giZoJZ=sdj=5(Q z>LcN#p2b^DzuFHPHoVHw>K`+NOB)~ws&x}C2BRFI$UxwV60ddk(*gFH;_E$$*@I!} zhfi>y)+F1GC+2*s?2$~_&D->`T6uH($MD@Qi3a|sHTpIB-Xrf*ogsm&^&|>cUpIa3 z(Q@r3&MwEEa75h8v}`0`{aSPK>$@j8H7@`IU=K2Vrc&{hawn^ zwy`PFV3Jlt6-U1s=Ff;(w4{Xo4i|~=A4Q8DMq_y`OM069s+mcDQuc<^ejJ!Cr)#ba zs|M^ohh5GFB^pfGN{9F}mz4><<1!NyY&p}U74hlfQBrqprZ2mM80$2I2rQHLfAqYh zPZ=kHNV#@F`FSGN<_IbYikqPzZMR_7;9QMbE!(nvV>Az`7D8NuxSp4j)3@XQ0(9XQ z)a1K614w*Jbt{8~S1i|L*QK_Ur#_A9HZktw{T%<=#t{E58zuftM~Z@4{;l!5LOBC% z42Gs);Qt-gGHJyZuUqfc8Ss9 zXD!j)46K*NAlPJ})&q z$(3Bh;k{}XUY5zEgyVP%sD)N}d?o%mrYy&iJ!rv>okz{V;8uVn)Eb@s&|>Yn=KGxf zYJX0&)K{NF_HzVGjF;qt)K~ZnKXBeB#os6&Uq^l?KKqY-J~FT7KT1lz-7|r_Bti^# zGe;ZuE41_-E-#W9b1B}*l-$H`l{4QD<&*Q>S(i)NcYi$D^V~PtsajlZ3g0&_-w98U zBKam3k9{?E?;|bDR!DB0f`C1Mx*)`j(|``|`1HcL{=QbQct`v7qvlqQP{*43QZcbV zXk5|7|1OO+wCzLB4Al=d4xb0#js!anOC<1bi|Ze$vh_MosOL-VJlgyghOf@VBhMUf zEo^}Ht?Gryz5HDIb^))c^EIFoZ=9cPd}m@paMWJg-i44a>pga&HZfKH!d& zY8W?hYMcYaL_#y=vn%7{w7;e!8u^_gloE{+b>$~?63DBh#B+h!XUWyOql{&|Qtf`k z6WSWB+NMXV&(?(>4DRI7`6Rn5{Nk$EPtf~75u`|aHc&W`B)(|*ty|!=;CC9XRJG(o z&qgHXNUN{*5!@LXidQ`oN31+T2U2n5m7=mCJfXWgJ@)M%;Ek91Kb(n798dbqjR?}& zL_H$)IPAAf#xBztocZcXgZiUDUnC(TquqNiClRa_a>;gcleXehkXk|3hLd1zG3b8v z>}oDc?_AFlgC}jV71YxiXwDgG!SOke zv7h>2pQdNoo(&ZrciFmf-iesVXoLSoq6ZTJ@xsO7M%r@{6fE}JJ0YBI{=SFySBR7p zKTS;*{ghAtz>epWuR%;g;zuymw~G6FVWds=cL2ZvhUs{vnGWHLw<9zG)t4n1T?qpk zoSP}rddDk)b_bKg!`&g>ke6Cd?T9faiOMrfzSwcOhoVd!%%rz+oB&%+n2SqNG{*mS zXm*Yz0Lir=O_|)UtTMjzj9XF5l~e{Hpj3W)x&-hrkf?GBwk@Gf^Xld;X$qWd&_a&5p1S!&IXD@%`@+O)=*h- zQa!gnA#VyO29F=;)|bR=3rEDa&fN!pUH3zfx>z^uTf;%S_~Ss$EX_1;=tI;6=}|Q_ zomk>WRuZ*Er`gu?A79hS4-3s6?YuV>>8DZ!sh5u{yXkAcz_kSO)DwjSPZ+<-LOqB!f3_j6$qvl zoex$fiJltuNpGYnqG0ak^p;J}P&tvy+S1>B&U)H+1EnJ~=VE6b5VQHiZ`=My?J@k< zM94WFemvv zP!y8!4LHMosuf)^QV0}{Bmm_Qu{#WXuy8nBQSp%_is<-G^Ly4yPz31h#+UH_^obCD-3%Q--%1C-I6s*-;SQzi? zbY{>%;7M6c)xFcLw(2eN+4xxQ{wR;H^~=tO3i-zmwpJG&hYZ7x>#b&p!Z;6U{Ld75 z3Nd-i|A3U+e}8|R`5m{ZgFCUJ;ijDxlM*Xt!=WD&wVD8VSb}9)(H*-Tn|;Eln_f_kfDxUeW++gD5f*`9cb?VX$Gr~AKXHEotRyoXe!kRi zH0yO#2VKs9uD5c`%dA){@DUiwOdSw&_0sU7wPL6E9Lw+HlWUdQ71S2r3XvXl_Gp^; z?}qrx`*wjV^;SqbjLCJyAu|HOHNwc9rcu}ADUFQ@MlAY{n3;U6TU^+Nl&$_Fl|fmZ zv#HUp7Fs-kj>gxHKk&0W$t*m6%|bl%2{gqlqP|zM<`<{sSi2x{q!u8JgZ1&i2DKk? zz2ceg5u;H24NK0U7M+ZZHU>PsyXTejkRqtx=m=rtK3r%BgCPeonvUAobHhhJaoqh( zNU>vF@uVwlO_%z@0j+qexeD`ngz$DJbO{i%4R6dh(}DD=IERo>VGLNOz#KSiwFelf z=V;xebMxg}Un_eau%vKk6*3#EUJ<}(WeDb^i|G*HI#9P-m5iW?ZDE@XRj^(maWeb!sH~;_TM-Mr)Mo=Wg=kt}*pDRA`SAnimoYIk7o~10 zmGZ{aC)|FCIXruDmP9)0b&;ZG)b%y|3M&DHalUR@U+p^;!H+C*2M-708;5LoYtE@D zu0G}C5xVX6Y@86e;>LYdWMpkPiTzzsh z+T?9wB7xu<%%2wF(za9`7M@}?DFCGA*VY^?NrWN37C;;@{(~7dA7VrK!^hWoxhcZU zbOsfZ?m6sIuj#q?>CUGHXoc$@^PV0DY0_V_oHW!g1?V`w+iDtdukOfjpC<3>=MDm~{Mmcp0=@P8BCxbvOOE>DqkFEMjrSn8690GLo1k}f z_(bMRg~~)0Uycxok1det7_@C6nr(bcm-LqONOXV-^lCoBzb{2T*!ujTT;E5KS{MkpQFqiGbAK@E95bBeI_ZW4zl@Fs;tR^{ z$W8@q$2C_RGxYN0?^jiKGX#SY6Q+)z$D&_Q)o)%`*!Ws`TGw=32gN|2t#ByNP(XW;c(fv}W`@kr5YOa{POI@M;K;HOkt@^dO ze&`BcrD!*4hmrwZaJvaYy_xEn&}H?nzi=m} z#P6(|VI^jBHNNXLDP88jQDgb1)w31bEwv7U1XX$-Te&2N+C z#J#K%7~)@T$GA781L?%-UhLZPr|eYyX0cm^&D6w$G<2F)| zy>VP=+u>l7NOv=)-04xV1Ir0|bP?!2?dsMmf$Uf^x>EG(Lz;TN(?YBk40$Dh0lxS( z=P(WM&A50iHdFL=0W_c2*WuoQXK8e{U^MA6ZYvW(USaF;4VyZr_vvZiEl~d1Y#Oc+`3G6uDTnzDD#j7Ub?vF=I6+QeFAwEHF5saHK4_yW!zzTpFpz*tEf`)gsa{Q>{!j+Jq{|DfTnzpRV!yQ9t>4vK^G z&btkoud3d6J4w%vzn+~LZbrSVhS~bW0Cv8a!O69H1-XfY3%Q?-qNlI7s*dh~DJBx9 zhBqV~CeVxSixhdgeR-O?bFw7n1AB;Usc0vDEFvo#l`iQGkJN+cv=fN3iX=pkQtt!C z1JErJF3@7a7i5TP5he?I$JB7iAYAeffefj^r#S4C0U)z*xIi~Kx+j@NT7O09h~8ib zMkBaEAc{48;A+Gd`uA0_gCq^}OIg~EI*4_&PD=Zab23KEf)qte7(B$c`}(1MeY~i;YV)!HA~SRmw-YZw%=LkImN3M zW_JzfV%25eMD1l!KE{)VoOC4BB<~e@mjCjjD4K5oRUqOG-C<1{&EBe%tM`qWI^#M> zjJbObPQisk?D)Od@vjasa#V3(rp0$T@qbkmWME4>HXgwh+iXlrcx-uz z2QkObK(iDTnflmvt2!4`m`!A-TtzC#!$;t&_NFT12>wMeFhVKK@A!|%N$~Fi?MuBm zfq}0OAd%es+A&1xy!*}Vlb|&$zJdnE7KUKYsa#er8MkZAJk(A13f|lcJ3(SJP(j9` zG(iGQ6o3<83?42g+g)&t-3kv4y_=hvL|?fypSS?umpfMWv8Xj6 zkVbw(JscQRf{dL+9e2K5t^DFZ+IW>X#|iLu*QVnM_@?0NmWzUH5{!NcS2cOMfoq%T zdAg(nQgR+qG_dEu#9aUO{%Wq2mFWA>9vyF36XZ&$LHl(X&96LH}tFPcNLBygG*O z%+z^9mN8?Y1G4T0qawY>%~;->$fXpx2ZYVN`6$v3=eN|DaHtMf)#LtljgtU>0^p9| zA~gXzuw~%K_Vr;e$XSxqo?v>CbNB?6V37IJMQki>WcfqxA=2&5w;ali$F@lL$dJNrlB7Hw|kV!ICVN#^FZgRA;%OSPbY zfKIb2@!2J5?WoPohsvX23}e$jgA;1)U6#{y-odAf1hT*jOi#b`OBG9e*DV95e&o#a(f2t^x+Vq@^Gtf=<;(DXIodj z#a{nG$NpD&fS`J9?Yn_8^_LP*W?tU($R^$z4HaHk*ip5VXViGyih$cSu_4?xlVMx9 zWZ3GkF@iVo`xU$NiVP9U#Lo*c#pjBXwnJz5T{cmQ*%$!5mS`3tsTBu}2Mr*4lSfDl z20y#OhXw?a>gfZY^8+x~EY;RfG~Zf~?!)qPM@~RDZacAb1!pd21d>Z|sSa{O7qjH1 zhUZ*okSC`!h@>pS|C|n2bqqL-&bivBZ1%#vH2*}{%n?+(<|vxPW4I{}w9 zLS>AK^Kz6|6x$;3!eNmNd`B|aBAb|)z}0>G_H7{i!5`wx5^{9jYR)`R8YBgSwB+O= zZp>RPVN4<~NSxm*4z?vcPJN-A>!--9QeZbEj$en$YI_tknqxUu8Rju2RD|KBHM$cv zjY2kK)ZqYwalS?(gpl{*|51z-;r_jX@Q%KSNXX`63Z++a8NzDok!@;X zwgve?21%;fs!N^xf?x_wxKJZS-X1<3eMp_iY4lz78gjiJ0xvv?uOtFx{7njsh6#YV!T%M7}l}i+5$w%*|cw z(GqiNCyI-gqNKpyKx6veT9c2TT2~pjk~MDAmNFEp!!tH;XvdG0e>sr;^@=Mt?o6yY z_X4^-Y&vxL9NO6{YfiwnF^|RPTf6p&o0$?SY;5jT4=(QIo4IWu=?F0H8x1_~P9I>yETEUG zHGj7_lz;cngCU7LC&NK@F2*u<{i0+$?i#4=M@Lzw+ZV*tk(4FN3EsWO`lZcsrJAH& z{taJin8`2os5~0E*u7=e%#9qB;f=a1fE(pR$HOMH~1AS)?n9w9J!4SYDZJR%OqC*GKodv;<0E9vwC^3 zbMAwcox3hkujUB%_Oh>AW}fyt&l-3s#lG4#}ZWi-FHAhqdYN-^`L{>?&*FfSksL zs7S3xMo*eAFE}O)aiKCt9PA@K=D;Kj3OXcU-Ivc8Np(SEy}q&!PZ3r)ORi7Axkx;K zI`Q*5{XvTp{BKlP4C_8H2R;nxP5nSmrA1U**e&-7=y)pxWv;z!$stnt6@5#ud9e-bf^<)@; zA@2fX1{MNum&%4HG6z^nfa3$KbMa~x=tIK{MjN2Hi%@^2Cjcp|PVVr$iYb=gU|AVbWaNt-Hl_dm z#@?nrl70JTlI@ygb(`o)?&Y)h7teL5-xIHj2@>f1)eHP(2)m$yT@k5UR22Gm+7(&% zSX}|9Fex%VLsL7f;peWfO0Qc#_AV*7uUO!Cr<~|5dEG=>?0~D_8^^{xDX)ds8tdPD z;@MsdlmQR#i_pf&*ACGDh2mkWcm8;3ZMx8>O?vM11Q>&f?<*#6yzPE{?Hz3f$9$wx z;McFYh>eN5gQ5KUkK!DRqG(E401HH(=^f!wXSwSw0dvdz7xNx;j(CbrS#U#xLLf*n z$URf7_8hB~AJX7ffh|o~CiOHr%4tX_r+0^^?UH1Wtas_JqK#vV-e3$y&fI4MnjT&5 z;!d};n$s>8FY>JjXoUD+Ow0d<9A9JfphjDYcxc(!2Iffq*;(5BdsjFjDk33|Zpub=eJ3E@k}1Ab;G{^=<28AvVPQkQy5X!6 zk>1pS!D#yx3sx9zVTEAdur~sL#}R0If@5WYive}c&~?HY`9e!CQX^u}+pmkp2;-*h zf_xQYyt3bC2QabJrT!pB1UA~sGADxrSbG+)s#j_aa-RfoU|f2zS!tV9v5*DqN+9py zErAG!@vv~!oiIQyiWC?;OWr@1*cx`#bzeADoR{p)<*1nEd1qn^_3GE@3cs*Q>3gs% zdPxn>R{UJ4ELl5{M(zrJrF9|!s(4mEK(Bn)7i(SjG@q%mk}W|rGwjKsa`7%k{h8`U z{Qn)B982n)_&aar-)Zs?CyB-?hyyL=^UK>2`2|YvG7~HFWCgwebGi+)FLd0Z=$zuKs*h+a$p(4=4wl; zHW=0gNHGOB#vJTnKr@1{O#F)e(w1wf2!V;KNxkQxs}y2YE^sot zBckM7K6Qr@4Mu+?UCyp*v%-}Uq#M*5sC<9ocBZ?qp%`mw~#K<;JA z+}8I9&!wdJQ9X38;dM%GrL6sQh>8YYDiZvpaGS@m>iAa2+~EMQ>w!Ykt^#&soEeps zplq~pFHw|}p&K?T)P)>%_q(eq*Yz0i%F7+-#S$Jl49W?HL7SYAKs4%HQSQaml+1x) zfLxACUW;|CE*CGEG>{x~5Fz>$YDGWG|3#nOuurn<>WF=6`ck+@P!DB~$8m2lfuVc^ z`Q@aEJO7n)op~Rb-(T!koVzwUabS)b$=8jie?Ui6aj~e6wtwG~xOe|Z^{#_L1tYB|(jg=E<&N@t72sn?28xRxY0b~ahksw*yIQIVMi zna+^-%P8#CU1k>3Tuf^iGx+mOtw#QXMt|yKOAir@>KqU!Ji1WcIw`q1nvfGMM1SYA z2U-!T6P2nw_>ohb|LQ=RWP(=En9#G`0su5_r5!Er1uby*0mE=(Lc&K!VxgSa6uz?Vvnm{8R zi`X(Yn@qyv|FQMn@m%)*`+q}7iV9g-*}J^#6|(os-cf{5W;R8HjLgX9Wsk_7Wh5ax zWv@cWUJ<{?sk+{`+voec{!H8eP}cIK zfZDstyf6oy*S`Qr40ZKj;{D>2k!h|M+e$Y7a$raP`;neVrl|ojaK=G?m=<+yA(jwD zZ|}NWHWXqmvXIdKup^Q_q{*+QNVfOJMit9}oQvz($1pM_XBq?h{{G zu7w&HLD=q3hj4j+V>1DALnM8}3Pk{vq+%(Rwy*NW_Ii2JBm7xn0h727B5v=D-bwQn z*T<82=pRsl7)-mT@ur z!2)Txej%81hu+sy1-oe_NM#EBlvuS|$a&*J8MrMYd#f{IXr=g#zYk$TEc4Ux1lBl> zn!`60$(uW^M}rZivo7JAmW=Xv;h&d5s0V)-LIeE?76JG}f8T1qW&MH->m7)?j`n?y zR$%ceq4CL(GjQ!^tU1F%C!2o05)nVowvpnTz(Nf$8bLb3?D#RRw_@3>#C3gE-cXV> zU{=+N=`Npr@e97tbfCZAhV1~@?}((G_PQ*9AiWh;UJZ3d@l z?ge;?5!?qckbJLXxqwu#=v(qRhiX;NX=H;2SqvrWTXzdk$_UOGF$Myz3jO0UX45IU zVeZYQwUqPV;ud6Q$Hz$nS~xeC#ryH5{TJg_bcqu=j2QsHk!8giE23pphmwy3uHTUJ zln=}Ob{qzCm#WLS%@J)5)raso;-tu!+D3WQy4vqF)VQF9i%Er^~KILHMfhXTV$MQ#x55txoa0P@ua zTjDk;_K!t=7taGmQ&Ma@`>fd%oY;M_AB)*5VkPTkO=S#YxX&}Y4+PSFZDr_A3Bpo+ z$?B{Eyx%p zR0}Ft6cVpwxa6|xJF2;DEc{6%m=0tiF5!#^)NS4khlD6As}CPyGvA*w@U0x;|= z+(P{8miH%hqB9aFvIWJ(Cv5m~YuSu=J7I5LwD{h>^G*8f;SFfZB{W-@V$c92^zXBt z2PggTG1uVP%ok@PZ{o~7cP>Y^h0wcCB>JL$UJ?C5@l$61XOvlEJbw&&fF9=BJ(oKi z8}grQ-#q!F-010_F^Eh_zmNJA5W2Ry&ChHuhv#=s@4myAV| z`$da=R~)7Th`3Zbt%n`9o6ySx9}a*cRy+-t z$3@g__5IX`1&O|t$}S8hh+J1V%Bn4Hc#l)vB>s1VWkW~Ww6;|Cv7(owjl~A+@b5x#tpI}1uv&!l>aehH|I0z?T^2bXa z>d#;sMK7WE2zK+8BQSr5x{h5XAeycsyUoh{k=4w?`GY4)V?w`)&!3dTdZ5Q5>b13N zVt)#TLBZ)N*^n_luX_Kd&dq7zxDL~2{p2ox-_^(eE7c-sz8zNGq&JaSCD?8_%^xWG zGE2Vs>pqoJj|v}QsT>N=kb}jvnLD$0dDNe=z@91TXmoTG@n>C=4RcKn3by~prd^2J((Q}#g{b2ageD!O*CuKEe((Ebg5gH43b1$qWtFUrLe z{0ixzac{xq>`?6q{A@$lsi#?1>%vbLo5Wz{umX*aiT^GmTkyG-lHG%ytEUKztQVrW z?VO2Usg{>)@=osl*m|!SRn|gPeS0wD7EkwTse2Mm3P%S-_9Yp^^W8MZEO_`UofL+jMe z2VH-Gu=Xn}gxne-QrTA!hh@a@E2mEfg4sg{Y@ch%>f9n-4z)rWAJyxWu+RI0PSKq8 z|2TMEu#T@RXsOeN$+utkFIZaP$UJ+a#9OIwuKNX_v^qCBUF`vQ;5DP)V+)y9l7=d4 zc)2d`1(?u;eef{9FdTV{SX#`nnv$1^K?^K&qyflU(4dgy{pGYok(6%XusaEi6)=5n z{E?TRyj5@yL{6s4%+eq~eI47OfNmhC*D86b`@>UA945KrZgX1sS{Nb>ul)?oL+BqI zkAClHkdnO9s=4^gO+WTbt33ZN#N_wuM?NgpA3F7;UT|YJAcA%R)N+T2->LxulT1m? z0woBYYR8~xlL_A;JmIuBXtqCEdx~OLP7{G$u$+0$KSk~4{^$-tUZ02T1i5<(!Lzx0 z7z~FUkFp$3q4$EHpSO`5+VT~$FhTY+*v3hJ&bI&T?qR8F%s_DmUC_d^T+Z6bTfT7* z*tE@6*F%niGAWJ<%(ihZN*l+2;{U>o`rN`J--gF=vbZYS=`Lj(>Jjb;OrOGi4rXAr z#&7D~dk)P)+;-iNem1vgv2mTP(JX;67u{faU#`RAIhFB9g(%QReIh^4ew&hy6xp5h zOUM!oi=q!QB^|SiBjPBgn+qDStE}}oI)p1akvsFA1<@c-6hwDMHwcba382w`%_vr$ zyL0J71o~l2wq*u0oq1wVYEcR|KIlqn$5i@ca$Hkd_>=kqC^=6bSx+X7xB2>9&3W%5 zTBu)M=E3fh2b{%~ga1cqK8e(b;K%2`tU!-n#p-@?PLf)W?swa_+oi6Z>czBUB)dxw za9NtUdsv7+hCeAoW>(~(*qiBQk>@C8H}+uqzQO>P)_ML>HD;pMx9HibFDk~e7Y*rB zD;=sv8mbckO&o?9u?h?^Mf3#z)64{-n`(gFStxKD_S3haTKEJ5<&la9RZ{^&^*^0o z21Ci_{>_<48VUcSRh5Urf0@(B+WTLb>Y z&ZqgU-BaJMhD=sA=(y##3idN>zsZxjv$luD`u}Jznz`|wJ~7uD&1K25x`C;R=cf5u zHlAvU9qB$$^g$f}Zq>3=I==Ow-r6TJ2j70cf)jky6mOjn zu(6W#DB6ukNAZCsnLwD|ovDJVlXHt%d~<@c6YRdvuKVonY4!7m__+Kw8z?PMTGajX zV;9Q)>#JZo0aJLqw-?e6X(gJ=N3--xNHl{Cyd`N+-HbypD9t#JCI*-5m9i8U4PvGr~vB$&-{ zSjN4lcyIt$3#hc-eATpirEhqRFYE9n0HCr%K4bm1t~UAp=)w2qDfOAAj7tO0+5 zLU9k&!O}_(+Qh)mkZyVYl#0PxT!N+_*TYogh{A>80KH(3l zRFX$my4ag85p-X=r>JgsNF0TBKYk%9lFsih82stEMFB;K1=<^X%I3gG8QRB^X3-;L zd38UP-{zt!bE2P|#Y8&B;AxNFelaX;_uyqTYlE8`??tS42+0JY)Lvf8=r-FoE7?UR z?(ken*h5S*iWcdqdFWhwv>Y)p*A2fAv(Le1V^GHgMEtPXxm_|vUHu6VD67cX3HQK5 zC#PtY@*%aTmv7kF@S7#mRzE#z*eGeE+8@XkbA~jQODzZVYbum&U|R$x8n{X;$K4md z0S^_f8su$MU>R}-73Q2fvA&_^p^NFz@7cD|{5&}z-n;~y!YJfS&Z8Q=3n=HO& zOR3ds1!GG@p8qUc){9}Czkktp`+cRJJ5$}x8PWgN@Gk!~F*%y7FrR-a`IuZbk{F{d z$*LTg*J>OvbhPfnD1Rw{mVvTb&Cg|aN~2uhdd*`yl%5Ed;gGXZEVX~pVwP1T@l$%B zz|<7MNEhb+qksW`hbOR{Xd+NlhRzjPaqF%H%LRNsZf|)~x+wxALKXJN80AZw`o1?L zYqFS=z6TlYgAo_XHdE53;Jh+2=8D9ZFI{1!00M7-UaLqUjKmAdeI#2;vF3XX1j-9; zBXt(8rG~r|;cq5)z4=_eXc$-T4sPC$65M zT-&sd>P#viWZY0vRRy1}sw~HbMHRPl#v~J7+2NPJLQZEuQC5q2D!A=^5 zEIGu10?-rV5csWzvj8v_jeD;e-9QtY>P^{OCzJ6Q@6nG#`A<#@i_4)T>DAe$q%TuW zcR;#@?Fh1$7U>rD`sD=m*6TX9Z{P=kg7zEi-Yh&lN9`$@HRl(YgAIp3)p&6Tor}eW zcOCT1h)@&$w=g>a6C(KM+w5O6y0S7~=u{OBn}Ol|!5a|<B>P2K1QiQA{wJvPw`V z>Q$oGHTs~3(Ik?tH5_iMm%Ygqm?~_)z7fu3V zK-F@cjGgVO4Xd@6jy&wfN6o{ ztr}rZ1qhzl8FdV|9oc2le?cBFRa1n<%LaaBU7o_}Hww857zdygjlrHLTCp`{o-m*F zr#Aa-*xAuat%(^Hnnl${hTea6c2T)k(fvzKsLe{%>(En?3Bn5Q!*RN7!}xQtUy~im z6)E}UFVzGEZ&jt<`#Zj^{U@PQp~Y_ojr)QVx64^ae}`&HbHPDhZlhAta)Gq>*&lNT z)cY1?GN#<9%80tI3_oiH17CTYHiiCtvU3(gP{2#tkT%P6$nZqq({5Wqkp-D z_2OgD&aAk$34_4%`|wmW3wP}$%o%LVsWe0Ru_kj9pWj8T*jF- zzavc6d5Zjw5(lf8Frgv`M^exSFxqMJ7rN*vPQmke1q`z-qtGW$$Iky*<2I+}=QZqvJ$H^27v*qJum@S* zhZ!S?paIfZoRP~{ zt7psNbF4}v0Zo(9q{bxw%;Qc^UX=2=C#k@3Ic+ZD`dyViSI66K;Jlw$*o4UEM=XCX ze+u9K_E7ee0B_wFb0U4(K{$F%t1L3&n%ISJSUV`@Ng4gn`z+-GS~cF0Si_6=cw0r1 zhT@Df0v%S6#2vW2Z{-i73#iB_BJK;rdyece9%)3Db;5uSU&>^zg<^@MhOiGKd0Xz`VydQ$yjQV)Q z2^ttYEe0Ze&;)R z`QGB(^In~N2j$UE0BT5|Rx=v1>IFTs5@(~QLyuw#@lb)LzDoLe;k2wAm@_u+hBWHt z54sQ1Q@_~c_u1gDDr{KkXQ#Vc`1C~@Qk#jazCUR?(74B0Kr@}Z1yRF78mX~ z7WJCM7|Ts=d|>Fon$dNeghRGh0TSgz928fwuLwDPr?eTVuoZT+Gvq8jnAJJsC9$eD zqop3u zVpCFprFjdc*Jq>km30j|W0q_gR^!#KUy|g<-L<&Q9JgjO75+)*NO>0 zUX3-DT&~WExHJ)zvb&I}-|HLUJ$=~<))cD1?uNi(?R=ok*}OmVm+hT6c>X68(r{US zp`Wy*F^r(}Z<5Maz{9U88WBEx%BJpX+tb5?FSQgQhQWN>dl^h6{bFSwwiPy!-Plhy z+UFdt&Bqk&IbH{5S-B_gJmvCC8?ytE7?n`uty#cK6g3_~Oy}g8<1nY_zWWIQSBNm3 zlxA8wFJ8PdOtiPMOaQRN7icG7RrJ2`Xur{CI*7?tC~_zdHU$=M+%~%Sfyt60250&c z8YuNJXe&!g=HPUQ7Lo0g8eg+gQM0M)1pEW+{-7pbg_OHN=v#J>I2X{NK=B6Ecj2Hl z?BKn<8+t8oOQ4iP(m!xNcl;y>epIM!L6CG+$mv;_IVpCi_mh0-dY?44FA=Eg{vdpuTm`#mVlJ z^jdzYuuTBSrDcULC#J$SJScFpuy{v$vD{`ESjMUHgQp? zb*Ya7YLI&cGLhGqthw>j!#3=V9!XJwh{HZSB3P^7S#t8Wa?PWI%9DrWqAu)ZOe!)N>Z~z2 z60Aw$lwXn833+yKVlt(T3@`J=0z9$RlX;9tgzAJ?^kL9zCS%Zm`oQ%MODywh!_Qxo zI2tOUj%UJyeVRIo?k$IJ$VBFW1=oC7ja%SMyjqO+nbenF6HKNFuX~MOj>fc~+xh9n zAkH*-k`KSx*{JMw1mEBML9V_#f8zG8p2V|J#9TVR6hJ%8Fmk|ay!q({kT=!z2Lxa2 zaGa@2tsS)HU}sOYBOkWZ@-x>yr9_lzNXa!JajBFmr5ivyFc3+ph7u1b8#mq<4x16g znnNPoA~K_cTvY_;j&pk6YPB~j{kj8-u2PHm(Qf#WtE;OnODi#HqnAQ1;@WUuEc98s z;sM<}Nshc&Hgj2s;=Kktt2xHXQyY_=s zv&ak-Qh;V7lMWLEj~Ff}H{OIL1ifc7w_$VSpF_-sJ@W6`T9&Y_WX`Q&1xMlpZx9hv zS2IW=Bm5xJXp~`asNb7eR=(+ipUDS2dqp5Wf>dR6l#*EBTGdD5zF+O%G_(Dxa$>uW zmO6W@OINmaPht=fEaG_s=foFz%kmhklSepoPAC-1a`%3%0 zS#%QO_G0ZyMAN+-C{#F|=31or!%h7b0f$`g7{|O~k7-YQe(0AwU#~6 zB%(*hoR<+?H5)grRWA1T1#7go|K5rJlm7L@MKHcr-+f>~d0u*tnK>a>DO(2f;T_1# z4})gq_au66Uz{0^a_SNMCR37P{FyIFzQ4yp^O_XOQn8~H+yP)GYS?Y%N*1uE!C$Fe1k#wLFmLT@Q!RpemV(dSxM66bJ)9idBEC0u$kKuZ;t|!c~-o4YC*r$ zW$|W3Z=q%!!3TWD5nFxC96Y{N^hhwQf5GVq&1?2^;Xsi%PH`BifI{hN+dFm^dO|m2 z;@GHJ1d+|I$PxRTyCY&H^QwGRloC^UUUVPIw!B;F!CNx?AJ_4|h33!KHZA%$+z@&5 zoMBqFJx3K~Ax(2dXIN)|(<524HC*rB4Yy-ti+_@Dbl>qV?e#SP2E$U-xLBiD>PeYJ zx8KUf?~0_ zcW)|lRqV$L^#F*jC|X1u)jKN_s@j??<;#T>8O*^m0{BuN+CsP*c2y5&RYBu{&2iN( z0-a}E>@zP#{R>LQBM|jlB?Po9{w-wB*ua9}wsZ{o3;x+#xK0Aftod!W7*dw5qjzn4 ze*Sk%nOM&Y0y;{B*4lo;cT0r8@8%WU@pjWYJTdV&uh_Y#E1jIiPx{vItDWnW$Szw# z_t^KAIeAb_{`p}3#lkJ&62@udrl%88ZIToRX)AptWG%d<(kDL+BC!~4b`sdU;IHyV z6cXiLa~y~pG}f;Sd81`Ny5J&QW0zCbW^Mu?P$YP`gQHReeCNw9uRaHI$#KR}fWdgF zv;#?In*3qeJBg*^5qaNlUqU}cJAZK5rI)Rue*pl}KvvrX6~vLKC6n4ztT}8FVOH&l zxM}Mr_C;s!#-I^Gf*v~rMx>)ZZiqOMLuv`BOnB3(cK%c1n@zoP??~N~TQW7yHxr(d z{uS;nF!^SesWNBLhf1lRa^Ox`|3ZtslKElqnRI@v8)?B9*@a6VSfT{7ZnAArw0g^t z^zYbPy}oyfY?(Q@<*$c!`5$K1AoxAwhbV`pklfr{n11axn6Q(q>1eK?Q)H7@{N&O} z$tlmTbUvFBhc`%#87O*_&<WQhejYB5J-kpHiLp zajx7@g-phH$Wh@pyLZl_klt(hcefmV|6VzI3(ZzJ%+kfzKU_nmVd1~k9(!`e`Mq5i zS+RZKF#-t)P^_n^-ApE8jfkFpFGH?#K?N8i@DD(bVWW)<<{LMJ8y(xOJ`y=D#jA@b z0%-Rnl=}f@A9ANH4CE9D9q4ES+Ib|?(?z3lBsBd4O1aHGlK!!VpQYc&mMYd;zUm*s zM`RmbeJ&icV}h&$2u<0%H6=gOO_0pl%neSGnW{l+iJMWJEwuBg&labPEiXZ?tImP% zdgJR#2|~3+RRx(191mMBidbJE^~puT0MptrnOCP!3~E-F(J`MJGk8xHMWaX9#OWRt z%L`q%v9yFqrD;Lz|1r;Sw3b48pHjXW>E*nT>_%9WcaIyr`=q9$R@Z*bW>o`_F*Ec> z?8R5!=cF47mCA$2pQ(9kdRXL|^lGYmJ9gv|I+yF!t5>y1h$n1k5?FqFEJn6}Eu z#Dsji;}4t9L&Rf(xLI!msZn9QK81WERR)w;Rqu~k>LT56GFR9hEr3%Kk#)fP>2LbQ zx*R5&#sX7|hK1UV5G)Onu8CiT6E&+%=eos@;AWb<8H0wYfoSlaBI-u6OA}9WLY4&O zoeog*ce7#uceW;=#BlZ_B%|HKKK%|9UsegEH~kmsIP#+<>0+ofm#`wQT-TyH*VoLr?Tw!c=i{6l&f9a^n5j{1V!pAqC9k*a-hZ2&mB?*}s@bFkMrp+G;&jzNagt z+`qe{@~6x+_&0isJ!N|9eIO;>S+yHpWc431o^B>o-pVY>sQW^8?a`#uFQF_NTsYl% z-0ekG@`i%9jV&fZbuP6?$v8j)5K;nwVKou9ysYuqSoUdkUsr9eZH;b%LG&z4qrmmj z3-e2RBlxkseuA@o{7U`2bkQO!CTA&0=1bIY*l{u>xJiCfAIk4DuYY_&WA z4ZsA*Fj_tpaTkSu`qJe`hQAAfBrZ_UEXaSpqylQeM5fq~WYJ+i+mYkIW7Dr0%<11V z)rqFw3}B+U&ZU?|x8Jr-fYY{z_GF;cNS9I+4#zTQO^F$5W*SV5$2mn#M2Esy;`dq` zd~{ZJDtlaVVws-(*T)Rr6fyV28;!LcA$5PVZq(~dQ@BgWw3N;N zQs%K3{zD*@ete!Jkshj)Z}#5h?D>IwZ4Z=C~TI!vm6o61-+tS7F(ri!-ovZ6@fHTO#oRBR#tk z^@Y%bEHrCy`f;yuPQ_mc#41;GtnYWsjomp@Rh9kv;RB2KEP|=`Q@I(5xeC`X6t4H> zDlQEyXq{KvkQa&#rs6*A)*9T8a+1N-`OjkTPbsM=?`~ndvE%k5%A$Am1WSALc+KtL z@Al2ls;|fI4b|O*Z1T?T?u~~gP1a=#XNHOu4fR*ZrgfbZ?oPN9yl{&WX0OR%4(6dG)&&-^8UYKPC#8vrAL}{-eR3JIas?}^Q;eOFO{9n-D zQ1{RBoYyjaEdK>U;V=WxsqlmG3>IA90TAl5plE^^gn=Mw>0~IJ5W#5mPPnmS)!vdR z_>y;(%JZ`Hw$oqx;8Zd-L}neQ2}B67-od`h3w-wE0TO<%VA@fl{5kuvPA?Fu6npWp@ zUdqnPX`&&gx!d~)26C@pxdLoZV3bG@-u5u=R#}r@x(khpsp%BV2au~F2>=aKPp=re zd^Jb1@;K{OB{#WSJ?X_}>$UTpYsZe`ZBsv7$A&Zq&9y*NTt!l>$1?&Fgd(ubL69e~ zFbSs=bO5;s1h9cKml?ASymOBoyPt=w7Oh%YI6oAnuP4VPcOM5sRN+imz_3`P z!}Qm7iMIoH8JpGgdn%TXMQtTu-M(>abc>)kR$g&tb&@W%T5(YvFG6)ifk`f#skWvZ1 zJ9VPv@%nv)Xn+jiTx!qn;N=FAnZYgV_K}*nKwMQXZ&LzOl=X7m|2$Y}y{HF&eK{-m z>%9MSo^nIEKF<33u*e2s@YlgMG+Vhh0kZ`JY&a*adH?F_{%4Z0X10&b z)dIOYAVNf`U#$2sJqhXU+kTM~^NDDCy~$C4WnDlacWuqS&0g;LslHT@2)_S7FaN}l zRv#TH_~U%ecGDd{&+QA&p=C&@AJ8YDkNo&^jiX)n1qtVF!!=jM#XElEF+rD=v(oZrAg|cF%1ymw4b=k#c$hvpufX#&Xe^Y)9WakaC zZY3>gSs3!dd0#vPVCMOCNn z#h`&`3N9rWf7q7m!@s>?{04YEhlAZU{lWm1jH<0Ji_2_+!ovH_U|K{LAMgtx#}HYs z@+$jLwn)ck<-R1B@zKK5p+gPZRU#XPYuxuqvG>e21(hRbgV~Bmsi?B<>9R;SC-Gsi zUyWD8TfI>8s_H)2l0(nHzN?0AzDA`BM>~=N^MG@UAB4C1g~9)1=>N=|+Yx75TJ1-X z{*h5g5#29Ef1cJXvW(3v>y~I#Exq39T%rKl==?D@L?4Q!JVOMHa0`Z`-^~Z&TzTHfq{w(n(p+Y!uPK76oUX(xW~RDD?4j@yM+CI zdU+bHg%nr%&l^i?A?cs7HfP@TkzX|tovkYQO|HVYVQ}UXR-;eBqWjKuqqzl#?>&)TwHac*IWOH{;`zchGd_PJ__lH4Imf(u<6p+|yPW^IQqZUK)bgs>+L&qLv?U4NeE`b$ zd`zk271wd9_e}p?A&xn&Y!7h$34;vqSf9DsL@W{PSdv|Qf7)->{>Jxbn&*B@PeI}e zKqXbsP%=G)_W`0_xVZ7q{qCkKEss1(x!*PN z!f$5v0@zXLWLPmiB`hJTZ|_N>kvVCSFQEu48DOlk#eAeboT3(+6YSmt0)g9f%UN=C z_vH-MuJQHf+y(riD)CbHLvZfB3!SEYch7BHyX14xGgb|{E$9!C*$|kA0$*&F;oN!@ z*Wf~B8lc`PxHTkZS$|GJ{5Lu8e+e&7 z6LHDdlFhD-JiTIx4nkYzT@O@U8liZR_o^Mnx!Sp!E?~pIRV<_24}_LGcbUuM3am~% zT487|1*z8(s{z}bZ@96iy(^e zom5w`HI@$(yyEHyRkP77Z~re2Uh(nW$NJOcniwPA>UQ*k9G%0x(bMZga^{f&8diRC z&D>yPXlrZZnR|OA|Kx^g{Vn;gn~eLPT?PfD+U&KrBq);@^YU96z8v`T1dh;GS6p)E zsc?PAwB7TX9YgdP>(e7}*}w)3sR$7KK4Mxxs7f@kQoey^V?JTI%|(KJdbcDV|6{+d83QNr|?K)$%j6rK~Yv3&DGO zD$Az7WZs!H0KPt`r=JdHSvfo{J7lJ=$(oMNku=2Y3FGCUFA&Z6qLih+@pkz=Nt84f zjeK7JSfhMQyDYA=k0In0Q;#h~hwin20`~g#wGHv3jbiVu{NvgQ3E==@1b(xC<9DU3 zE->K9iRC%@ddQUbtKXu)Ys1k`Kh8v_~O>;AV|FU2vAzgq(u4bCUgQxw?iEB#hb|bBpGG6QA@9s#7 zSzCpim^HO8wh97~Lo}Mp18xXtL8t^BX175!1L{V|c~S^91FR7xQ*gSHSs9lIS)Mzi z?;4Me0y1eyn-Ks>JMO7Adz3O8NeBWpMwFotci#7ttvz^qJWL7g9DzT!s)9>ok7(|xUN$fELXHB)*Fr)%cwdC*pWh8R_E1l7VS~F3$Cv0f2 z`{y>?(2reDUX^*Trf5Kd_6`l~jYiiA=0fIJfn-_)*^Se$k6`8l!wCh987cOIr(i^J zaMU!eU$3#M;oR*);K5ewpnpLHD_mEOC2Pz;W2C>LW46^>K@=6u7Zmg5%P~|hl0H+` z*@yr#w}GVo`coM>*rCCYr5HIo>eyXB9Sm@mU>%Xwx2GZddk-X#i5=gdYlcWahT!xZ zLrx9mFZN(~y!gZaa(0g$W4@d_c{h;8Uur){$eIyQ^%(Bwte%ZTR(F5nAp*F1In+AN ze#Km|4(V?g;Ce#E)MgK_JbTB-0~=q*9_RXFUreTbwYm}UW*Bpe;nw08eT zH##CE!}RVIOcac5RC*NNo|o3Z?EwH)-Ao-G*gq;3{*?H3n^8*VT#Q51wsPNDIZNS?cN#=1 z5oIFD$ooxB zE*e_YoC{mIc;f@ytrEVzObk^~jqeikJe~83d&*?$5ngW8Kc{m}MQkR4B~kIpr~cA0BIW*%-%8ORoySaepPD>0 z8ru1dz$bfUsbN{@^9!(kkfG2lK?o}NiJiH*xhRBU#s8B%Im)^m?;B`4YdH0zVXECx z3gfvH$VD@P6rlZ`l}6atJz5zLec~>lm-rIl+XMRCLw0MDlwwQsW*mh0V72bQ`YiTBC# zZU$0e1^~DfU<%=e=N%H{BVCjEAz;vrD&Pk*A72s{;kcf>cF|BuA2-86RKaDH7#Y^y zHXasr_bw)lwJp8vXqO8_TNsy<%=+0RvGt5XJncq^?<6nUfpV_2gA>{4BZ3(^HX(6w zlR|C8X8`*~P%K-#IlB^%$m(-Gw~?nS9Ug3S1DOc;L=)xrNBCR zj4yOiD1W6uVj~x#FP|P$5gR_6a|0P95;^teYbN#SOML8969VpCn1j5qkTLXk7>2X6 zvv+oN*>-CEW$5^2cOJDL|M%(<{yh6xrk88(sF%;~iBBcJzOHNwYrRXHyH%fgd=d{6 z;?-`^%lBEAe@Ye|vEefvjYiM=$!ANb++$G48Parkhovf;jJoV=ohH=I441O)YZ60OJ)^WkEM_ED>+Z#@Fp^mDeXF)woo$l4I?e}6-eCOtaga5Z>3<@-*hmE0;kEB9*?&`0eSwo8(AsAAl33H}far!y zZpJ-XqBjIWm}4)}B-`G_+|5^?T=Xu+3mSNT3U(fxoojT`a`^tt$vyu@p0L01Nrgx8 zSY--hh7&PqwP#fWO~vRF)?T2&ib`S?Mna#8#!J>LA7T#EeNUDEd;SqC)OghrD$H(n6E%1YS|@#kKy z`fr!W%XI854%-zM7MghQR#t>NoSFK8FKg<*K` zsTS3vXCIesMSkN`ecG70tiv*8S?e+lgijDjOAu}j0*2Z(8H_2ryHya-c-5DhG`4(? z>;{F#&iMG-sz2Wu$p+Ekgyr#ZoE)4=6(3Nu>H;{}{RZj)TDr%X!n^?r8(zVC1^8cR zD{qI*C;{^fYUu?J1>CMFtW|q~REdp*&)6~B{lfD}3D^A;mmbHZI3CqLW~x4O_Y?I^ zd5s_;+qZEc#*XphY)=>bh=Mg2*4IVpMKAl`=!+kj>!j!0)lOL2)T};3SPN-W-B=mt z<|btST(cq~Hl)~`De2|;qNoQf6m8dUA~Jo_O^u;cwb>0)Mtr$ z?Nep~O~sDa`mIH-gr6KT-{-pP4c@PE)~94E7`~YIulG71Pp}61Gp^WcHn4Nvft1A*NjjY7@q91|l2mzizX~=!=ZA%3mt8ZgtI9 zBB`w`ZoTw2f4zEJwQ#)PPg^Gb{J#k0h_=o;`Gm;Bvospq?V=mm3>V&E?s3NPC_8$3 z9zfY3eM6<>LS(cPpt%}W?k`L-eylRzX2Df;o{#et2m{NBWX5JvpKiaFjnstLtqNML z+|U!tjzL_ww&5#czX|CkSdQPVimUQ}(?>87A+u+1yu~mL(4YD0dejwTK&;&V`tnEx zs5_PVHLYr;?CznIVVl#i!Xz)r!GbJk(qm>d+-qLYoN!;VV%8&)9_Xcu>Imq9eIvj~ zZbdf)|ydI=lbtYR4a?l&;{q&))HmY{T*)sh2zU`M2i)*}L0+lggD0 z&$Y;tj_(4I^b16Y&}QG+Cc4%&EdWyjDALzaGp73uB>veX@{vwLNnnn?3|eDKhAxTe zlRxO?dxoGrza@Kd`NA9nc8Qf%zkx(ZBZ`;I<`hC@FuQY|~UbQLm z-;uyFeKYk=RjF2T#PFk?hAu@n1oC~Ud@%9l3u&^CXDr5G|PfG!ld}t9QVlZH|y#AP0F^P)s!qcxU-n#=g zKBX4Z^K!IeXIZ_s7ZDTV{L5Ce{ohgz7WrV7rn?i&a2+W5J=RJ$pS1YDn0?H9;Q008 z7gpZPGIJtn@Q?xDuOPH~q$d?PSTJdW{~f5ReK!}Jgd_;7ibj@Q(v&$m&>>9ixJ@d) zC;Al0S5l{@{ucz5lMkS>ckVS{;EBi<}+zgw6vZlHy#D@+?HW%F)|IXj; zW4URpXgkeFMLW)x=*jpFdYdb3HeQP7>2lUMlRZ7J=KSUq{0ss+*!@9_9w{$ImM74l zJ#A0G?4oJaF4P7&k{<2dMN7GzK5b3;%V^WK=BQ-XLwGKbcJZ5UDkW@YvJ$Jj>MLh) zM%$yiUjtJb6g1y7J|6n()v(AUIZie7=XlD0LaTs__AX{+9~v=yDOOjV&fs;SUzjnx zV)pmk3`l%>dMYz@kN*s?wxyo;r2rLrm}|PxlvHxjW-}7EN&BYcWpNcqnW?U>M!*Aw zx6-WeE%BPwSf2hQnMWy@NYR(Zm8X|E(rY2eP)i8T>*vz_vsM(O|2v?GH5+lkpaHnK zQ8(V$BqDjs!oTBV{v$UcO-wqD9SYL1&w2;4ZoWuvHpz|8RmgChFUjengW_A#o)iK%LJnEX;fV2Uc=#Q&|!E8G`wOR_WlQ?GFfS&o6_wT>8KIwl) zAxxU#cLj^dYi2jzM>Ux!BnFckWuModTuLafKtn>fF;ORtaR(3ZDZ`-LHE^`*F%@#ynh-LW8WqDgk8G zMT_Zl$sHL;Ogji^A-G%O`V)r;*l$4xU^JBbm3dEl7(L90H*&^@d~gzxm1N+6Kg2cp ziuA?sCka`(ePJ~fw!q6>toi9i^&U0lci;6BkI7vnov4+N=Wo0;0$DOZC2uIMj_w=Zh=w_y1Ik2F_L#==4^bMb~ z(nyU?fAIIn;-kZC{=G6HSTrME#b-jzc5rY2t0S)o**EH>Xov%DPK|V-a_o3}f3}zD zB2~Zh81#cqpelsl1a)A7L?+SMet^CBe_w^jT>R$OU^30@Aqc5IC!0QPoAj11q$WjzhWoLYa&C1D$2cyAi@P1A4#Xz=o_i9I>i4G;z1F5>eQpa73KU z^a)2?1ys}tjNVc6@Bo3gV_9H&OnQ_c{QNIVqJjv(-)#~{Y7xDha(1v)ui@NFa{j)M zdK;b!WYKqCOldn$LD6PkZ(KaI2>FfAh9&41YQm-zS+x}FQj<#`JPX^#=v0~yXRhbX zjhpMms4Um7cAnj&GG9pIDp8*3H;|MqS{^UdCfRtons=e3pmF>y=gE%oxWS*SZwwCT z-+GCPI*i%DOaQ9M19;Dp5)ztXEe#$grB2qvL?A@^d1f1rs*wcCVRasbg2n=vtnvpX zwSalBsbe%0w|nVN*J^{kE>8XTOOhbmZI~EYxWqN7Y++#mq6-XKyvS(Iy>^Wf0w&gHm#4vY>vOWnF^;jL^t*T}M+hE1b6i7S!0 zPv+*r?J8zbS_!S%3TfFbF!`}c2%9O>=in6TwL-;p0LvfdfWN+;$gZsDm}NLi-THkNSyn%X z%kSIRbe0wfgz@r)Q{5w$R)-}f-z(HhsvFSi1J|i1XGUQ3Y@eR9&{g~;RzcS&vJcH$M5+1Au{Ta z#Bp7MLi)F5xZDk*lvXVobY;ugh!W_r`%s~Q-)|g!YaKh#^?KCMlIG?T+4z3X(ngJV z^k?c|b8H=2IO=XE3g^pBcf|#qr$SaFB;x0Py#A`l_`Fji%BynXZT_N%iKP=di!NEa z;SrM)KTjiB&s{gvX3P68rseweh%X4trl2uQIxR9@<=IiXz4Z08a(t$jD~o6S@I13i z(JyBsz!X-Xg3|%tUp%B!AAS5r;x69&ui?TrzJhnAAJwjY3A~6XWe8xWk8HeVbcUf) zQc=3^^0i39y-ac1r63<{iB%*54oQbVdBIo~ptc-chInGOuTh>rSkF@q>q!*Ar}g-dR*Pz`*Gv%otZp3a=oeT^bS(xM-= z{}ab7I%Mp5P{+-o7}N5r^y>J@ZjM3wVUji?B3~}W3C>?rEbuY;Jc^Byn%I}T7H(;J zna{jo#rp}(+bbt2H0sC~vlfLY+42^Uf`=Ku89XS6!WHql=3YwqrBA?a3*X9(bdDw+RpA1!V+{VwC9Y2=w_fx>cDRbED9h77*bM# zi|HpgH$i$4K`%`go)=@4hu=b%GOertPvRaLgXl=B9WF;#&ounundsMsF9pCSHOmwoVtl00F?Eg&Re0-?j@Oo!nn~W=?c)!Pve#JC-z4NL2Iev8go0;Y<ONxMb254MpWW9Wa%c0dJsly7tnH<2jUp%n9R@eD!*aRS7T0n{6Hpk z!-VC}uD1gFzvm{$f<6@;*D2M2C81WRtv;8JF~V(+=Ac;A=rqo4{ni&Y^E@;Z;;>~h zE@GV=JTt=_aRa97in;TUIacVSbjo?5L8AGySvsSMQ~Nr-3h!q+W9Y{ zGr7(s<0a04x(53C2)Wjb4~_2gP7(o5de!0oUwhyA*JRdpjTI}1ihv-FjgBDFtA!>~ z3=(=#kfulpH4s2$9F!_T=tb#-CcP6CDH0$8LO`075b2Omq`y1f_w&3T-hbfzFxSuD zj98e-bkKT~qp|IO$(A4B7LpnPsqad^U`jRs@Z zEGh_|BsFA%pv>RXok)7U;SPiO^u{R64yoDSrQTd#0w)__p>WH2%+g_O@OlP1as($V z(>*@$Zw6%$P=f@4NO+HCBw+%$5VCV}=IZCdl#-WM>~!}99hb?)thm?P|)s90*su-ft3$LxFjD9#9d z=;k4b9mN#Cf-`bA%lZtum>5^o$&?&#F2~}^R!*&bUWt(-FNdql{<-M{hFp|^$;N100QByV~K!KjXpNamt&)qNhL<0lTG_O>oLPu_P^w)tezd-BlPVwtz-YV#$9U8ND zbYxPDxQr+=R32kp2N>Z={3P&JT3XcW%th#_^MJ%qbpbP=@ysym44D)tHzfCKOf4>n zFvi{N^5U->Bj9ikATnJJ!iwQEzqTPvAgHr+ExMSVt9vyb>i{DdugBTTnYxajA(qcc zhef(|Fed^l0$L>%cVtf=-Bo5p7JEgV`68b?d>{*(t}uRXu-$y$z?!~gnac%Z?~-79RAU zjQhXF1HxB~mvy=Q+?Ws;D0?$yeX3i1 zH>w@iyQlQjejgu^Gk0S?;Lvt1!cU1B+vk6cj`Dy10~%VEdjZ%wvNnZ?OGpT4|8fq9 zJ8DhWk2U-eA2G6PhpDdI9(f{g!eMYd+WMg}OP=6&^l24C*+K7T1(niq0ArCX)&TD% zT&Y0q=OU#9(73?ny&|}Nzj{k8)GSSGy#Hwv&`_&FPZr1A* zzfKKaHYynQ9`#QpNe5XQf#Aow-0)HuG|11(pe`S~tvS=-kfXburJJU~6E<)Wb7Be) z-4l3ng;}4i&QV(bx zp`mapZa+V8^9?ZhK)we8QI|)H@Y{op?{m)K7B&&50qm(vZ91s=FbA54HA6682AaI( z{QHC4f3ZF~B=FX-Eo)ivU=a4>nyl82qEv}j~&tZYvEe;-z_{Y$1?6x-b~s57lc~*ztP?h zWoHKw0u*O#0x?|feaakSiYnHf%fue;7)5iTGxXLxU(n97&aRuc_t`20j%~8|U`G_n z-!ziH_xIa$;VQi!A;oVFt-a?t%lQ|&RVnpMcxab6-TgazTs5>rqbAsLU$^+fTi0#v z*j3-(JM`kC3)hi4*|6)1ii%=lx>sXzc==DlWICjYd5E3BCV6!c=xboAg-!;C_JxGR zL>L*Ddijtge6HsE2{iq_(g@5EaP)YtANu|vF^S@tzwpGk%cI6DU;mnx-M94{EMvG) zbXF$)`JmY1l{&$th6awtXHn&2CR}XTArDru65Axi3QFvRm&?*IHx(fDkI1!}u?ek@OZSPgd^4lAy6crWG zDal$+-rW-u=^9q=FL$E}M_UH5{*3(2kK;2RvL{pE+NNn>@-XVZ#!!*}gHG$;=R4ih z+zec)wzgyEwU3V<+p%J!yjW)!{R3n4~(ZgLSS`QycJ3gO`NF`3kXe0 zNEp{;_E*6C{xB~6^41>gkf{Q^OHg>E3zsbVLZk!Gwb8Q3yiiA58yw)n{?tewHAzGY z3=&wT$8koa`yyQI%b)(y+kC$l@uvRE@#(s7jJUpy=9w4S57{Np9tR<{hVGhE>I#oo zU6?@S9{di${SO-aAe0Di+J!4TBm}75a4LaK8nSyaEh|dw*lm*g^4i2XhTrWO+<qI&nv5Cw56^DQRt(Mb>iib%yyKx}_i}s)ehNPF1SDD^*z@*^OTen-rWE0`MUqR=WD_0vRl0B_}^tPJn=1pT`eHhDOo%{ z?x(1PFY~9n&qm#T=|mmj;^wYjYT`WJ@H@tTJ*H;9`Y3WDZ2YfQ#@DLkt#2{n>Wt(? z=~J_krASKgyYyl=kTZZ911CsZ}z`luz$Z5$dnjfDT(bCUg8~@Q+`m#HV-Mn_0dLj=zuIaRmV7ikYdhrvZPKu&}l2Qsw8OGp)-=dsv_yLjE zIuXZisa#J|LJOL2B|m)g^U}GdLhTHmDEvnd`?|re@FRAt)F(gNGEPzU_B=_vcVE=V zp(7bxa*uMS<`*R{Gi#p{a5>+JD`Ue=s#bxwpGLfK4X%;6?`jF#aCX${v4mqi9S!9i zk;804Z29cmhrJ(QMo3*9$Kq5t_bVLpWjqz(n$CBX7|mlJd9QISyHrQ`DT9W^{>QPw zzZXH$jG8G`Hw7aDBQ>5*Ri>G81znsP&yDKE;@U)<_&V42x=ebVzGkCwC;Y!M$qfIC zQvkV)e;fSm&Wb$_mh%$GfHrYSKez}Ob5Q$!7OPaAZkpXxWc>izncze_17u4OfUaKw zwHe^lF`mbK=y?o-k6~|OjkWjaQXStU3%KV!3ak8Sk~$oha?CP$Q0o1Sngxl~q1Tq= zp6{zs)ckKqaU0(&xg^3#t1p|fy&%A!JMOu)>$G6*H__6y`5*<9A6*zIRKxpckeZ(TWXMyPPig{^>^E#5Du1 znBxi-0&kh5qFpn|Tg|xCBmNdi% zg*?YvudM~||Hi;zA^C}qVX?YVcf;;PTn$&|MZ?!k5imdNZWgnNRm&LGV5*#7{mH}l zXvqw|9VjSt;5Q6*r`P-z*8F}0ox5;%1;0ZVq6SeD|5G(VSy8DOHp+J+zg||$b$Q$J z>|nsnsv6(F(~FMDJU(glv4|?Wsz79ov5vDf&h#QnH0|8YF+7q~uol*~=RU`W$=7F( z9Yp7QM%}6Z-mXC`oHa?Ipd{98lX;udDhe}28a@HCd!Hm`<{NRA$QfCQjm&FC6FL10 zM%uDM5A0a~V}3BF$frx=z4f}Q;y~*mg8BaSA+e+oif~M!>I)h6V;AM?s;gVkzGkEa z5Y$%MwB4N@7};5+yNvo#uhnkwqDX1!kdH%T4bKOdB=g7F&E^n=1zaI?;+R165BS{V* z_&>&^bXQK0IsidbAL_(c*w3Kq4@Dg?rL}e7(EFZ!@*Hd(xh~ivkwru=n5{gM!Jh#i z`l#f6jfT+=nyskI#%CI$KlN+ukLG=NrMs>kt&ZslHne=#I<&Yr1?K+WauS22;dp>xj zu23Kzq;tu?FnaE08i!q!YllqDjn5HQ3>!A+_Y%Mi+{wUiT zU|{%YpdxyNq1G|t!emCxg+S%ev9YnOE%`$44szU5!`-JrNd?W$JuB^)i#9=p?4hdk z9SBzjXa>xFc0>PpJUl#HTwKuT^{K2BD88Z7p#+U_NY~(*3*sxPk}$Wi3n?eF<^Nj(fkK1n<6 zIN3oGoPpt-1ZSu}u#yMM?CI(0*;%2J#7uk8DevvopZ%3|l$G!#gx%4a4G@+y!7BYW z%dEPMG5KFG!%G(5(e?66p@KjGIj?Uv(!%G|#QGjx`s`J7{CcTYx3WWZMTIBS)Wp^K zc}M&Rv1$uSfd`_mP~+|G?VWa~t-N4Lh?$AWyKdM^-VfwT;6tmWbp|jpudc3cZ12GT zfFu4*&DbP^IPSHpBX=i8zGvG{DIYsFd9;o8CfWy?uhSTMr9to%Hrl z=xVThpDZEI*^QOJDJN_m$cQQ^D1cAwa2#J&hGhx~Jg9!5j=UWRm64 zCtZ2~_T){$P{GV5HoMW%#m()s;08gxbnC*x#<@|0t#2@{T{lc7TNjc*Ei2@~y!Cuf z3>h0k!yD^)kCW;?vv-M|Jl?r2sdNiA)3tRFQbb(hs(5EUzgOvOD4iy^Qs}=uI}5sh zu=_yS#TCx2_*wX-qt2it@Kx#cfCBq5x(O3JlNF2I)+LeR%bQ1n2&u&VQq>`YpZ=xX&>Kc$zmOA-|r?? z=yKI_>gygOenkl`CYtW{<9<1b`l9YB<)HX*5rby6@kUh4``@dEI!XHm!S8tyggC>P zvWk{>VDr(9v6JQFz_{=N(OJ5-wiZB!t>tbV2&^_G{dVF(Wo=6hu(3;Eu<7#N?%(R% z$l*ZVg)F!6BQvawjEpfcF$M+(BW-ripNJ!{))JuzyXs^QbyH>c3m)M>X2Dfo$#lgN+1lm&@!81Z0Bu(O?% zl!WSj4+2HpTwEc|eeyS}>TQIHB%o8~JEo$Fhf4A70V`uERR*EX;k|Aqe zSNq#KyVShN@E;dzFJt|;O%IEvWms3-$X@!|vCOZQl(l}r;kwvUS6SINI2e*X1)7mS z-ZOSQ%-Z-5Otf?k7um;W-w9zaD42mz3yWRb?5)9%s*BPsMZ;h6+WPJCsO%bT-MDFd z31Ir!)l<1uI-qyC^LrdRg>H2%Qg9%#2~(N6--sB6loE{KtqK4t=HUE4eX3&B{tNNu z`X>xbht-somBDK*DY!8aY^b3F4kScX;#o z7HF5nyBMzDQ}GYbn+O+drMyr4d!@fcN2Pwtbf^|pzV#)Vwu<(1NtU9zDfosV8rQhF zxfQ*a`Mfp0j2kPiHjFxFEQm6EjM1WJDt(r%mCfy;p`j%&F6;N}LpD{KimP%ODzb69 z0;k$C``EMiJ;aT_YFap}3+@Va6B7l=P9m4^)bR>Z(IkrW*htm5movK4*8Fseh>UrN z<6HDV;wv7j0BYjPcSeQm!>(QrqA^{ukT8SL$rM~G~C8~2t*pJF$1PLD$?_&DZOi4D+~{jj0l`=*D8 zY4(*Yd!toOUcji(q3as_)+G-52@8J9-60#lieEo9@=Y9wZNfAyPi9?BnMM;`J7x$r z?`9Yam4;_T{1Ey(4)+euciyC1QFB+7);3{23L6|@SiHg#vX`L{X`WjHl$WZixajBV z9m->rzAgptkV$GaO2S(Jw}`q`%B@!a3VW*-t0_<~UieUC*Z&H4``o?TOc+|%WHIXv zA#rV$hi1utXBu)PNfBQ=fedTf*Bd)QVs^o=anXdh?iC(fL_c{yT9iHNxm7>;9ckwH z!GKZc*k-&~(M%-Wf+sgOw>G-AcB%?L-8w<}KHF#!{)Bi68K$JjYH!o=E+xj2Qnq;Q z?$U?G#z~tz8Mb6N%T$GosK{PS_qgLEuPE<(nOp7W*i%Ct98W|z7QYQ0e!D_>A|xVg zU^)3$z5HB^FcIU&MB7JKDf08<_C>g!;nGpr@?X|rVDNgnKaJtz6YT8@IPQ?9Ob23b zXB>*XDk1{=93ub5^bc&oJF>k6S}jKGn6Q6#K@4VcZyj}oQ;918rtnoa^a??&0j0AvuDcrv$>o4Ml~6HEFsVEvH;t zIFE}rk1w_6)&C>*and{C#UUNn&j~37SpP{i!HOp>Q?ADPr0Cos*Wo(dxdh?~B}!GO zaVIXjNUO1Uji@AS9sa{jf%Y`|NuPnnGlPyr@=*NBv28fxpxOmFWl1RC^j0AW#*ybi zyAGee#K179{^v0CpoW&9JRBZ27k6&6es3R#71wfwY78WtYHB!dB0H{(kCQ*IVyG1C zPv6NmxYTWH#ivmxGObr*q968a@Fe&{orgpy#0Rx@bMY6Pj|}n>TrfWM`cc^1gj@SP zW;nx|UrwN3vB41ilg-yqH$66LFiF1fg%!?VUm#8>IkaJ8+pq0Tdg{!n%_9}#tY6r$ zQ%?oQGUU~ zWU1IsuFugFBYZVh@dNpp)!#0sth!ezLoda=w4N-D1mn#+`n)r2{pw~-`@xeJMAd0r z`jRhn2m^X&4i!#x*c)*e3swiAizvmT$e}gsH=T=3C}3 z;$mFN_7?SWb7`AR3Ehapdl}r;8lxur>S}$Vbg`JuW?;~#=lQ}LNF)@g<4e*ca>k5Y z#jf5fWhYhYu6v~w+uAYx&g`~-RJK0tct@pM>(fjt zGlV(x4H&Jtp6zu~e^P#=Ur%01@Ot@9>jpW`U?@6Y-axF|&DZwBR&Q&;@{G%BYi< zgx1$qg3;HfPKVp^m#uvUO+5$2+o3xMRalp}*6Gzr)$H}EAANn5FeDPA0IT};&jl|& zljGPyD9_O_{R}A|DnS8iMD{rNBcJ#CJ=&e614Z2>^RFuj=zw=#MT7c$kJozd?k3x2 zY>DQp*tmQ~@h)M7iu2sfMB0Szo*u`FJ;a!+eHUYH9}BSV)#t%V!5>wa33X5FL7Akl z9BIWibgdwFp-tXA&K9yr&2mJqH4gn2Mi!m+C4a#FDlslF_czZ=Tp(x&ne-MF_&>Jp z^wzK!i&GAK?j`2hWj5T5dLZInx6VnkIDjL2n5-)*iX8R(M8m)1@{MNgB`aDj-Q6gG z(faMR5hW-n5BY3=g-=*hQ(-tB7V7lLjmfT`U|JJpA~_{d)K0wjukp=U(MTH`gwG>i|Rvjnhy>2Oj9q%;ULA(buI#!6`|;j z*Up;C+&Kuxg02nZEWIUm@EF6Q{GWgj{Nh^_=wje&YZJ9WBvNXj{Tw6E!eN^G7rk!1 zBDbrSYpUu;z6(p4?i;Hwllx5GtUT8%p*H26NSOyUlvdf{Aci!6&4CF7yYcEXH9eB!M7;AX8f&lWXKVkI8cg|YDh z?e-C5a{94!9L~F+=Kp*glS7NK(pIVHr6gqy$}0#jbQ&1m*rRH;Ks2?xMxHv z!H>-nr36hLwAWJTwVi$kuyliKYyHkjp@{}FL#@r93un;FQkDhjOOIPqFAKlG7B~NzW0|1oCL3h`G~v&zQOMX% z71)o@rp35Ni5TvQAK8$9_=}A-T~TD55aUe9N0<3*7pDn4(Ifb)I&L0NWL{c~8LxH8 z*|GH-ziYi_o$t0D7=-IX;r{G$xU~g<=F-S6fP0?)Yo2fj{Y5E_prb~b@tp$|o*s+s z9w-QWkq9}4Z^r-G^Ump{8G1(-a3K>D6R5x?6R`cJj|3yXPBg%cjd^!eiO$>GZU7ly z@HO#)OKXxg@2WdLiKJHY+4Qz&nh37K3Y{$0x-QnSYt4l}xvEmm>N&BhQ}?~1*3Wvj zlH0BzE2AQjl2Pwz-MFpMKH1t$J<{z(*v^mkz1%9>4|^|pmsOQD&Sqy^dFQ^Gyb2Nt z?B_pvWptrw`VSX}n$qN2DZ=*5d2oU?0WH+t&V3ApDSwWL@(Wrh>>N5ONS{mRK6g%w zCvwX%U3heMc9xD4(o-UR4w0_MME{yD_q_qv6ul;u@XsxG#!F-b+8fc8%5qcjp|PsZwP$Q2 z)e35;b;qWk1~ww~b%XhWtOxKQJw6*=MP*&@m^3j`%IrqT5%8JDAD!8RpE z`(G{D0TY~BGSm5(8(qJexH~BveleykA(ninBV0q~8AgP9O>m`rCfpGtc|I~__yj%x z){?%t>EoDmfn4IwEO7@EPq#p*qSc@F>XPg25V)n))zy`h(CFxcl;5~iUK%5Vxe`5G zW2ZpjdcDKbZ;s?Q2S%-+)?bXB-1tW(f=j_~3+B)0+hdBZ3bEVmzoFwl72`Jry9pph zILeTx;4&u71=nchE^+o_04_h0mANR?kn~D<90(q^B}QR#;{%tvT5sxduw(bw#T7*} zMok%VBt+XAbiD2ot8PDUw7?%%QoBXOeiIH%C#zE#P|}9UcrIN{#D2q~GVL>Slh2DTVDZBgU3t09ttCGkK2AvAXuBUltEXI1uDT(DDl+{VdzXpuKJy|j z*sib*?PQ8R_kI|oC~~RR>x!_P@g#q%%#=pHb&0-joa@Bz)x=hEZDpG*jYI!)FIA7F z3q}gEYXGK!4vJc?b#xLwb-i8y3E^&{7~9oTZCi6L88TW0N7gT`n@ee3XFo=D$5#A>n!p%tL0&Tbk`oplK7Q-s zK3I*mYrp8P9{6Q|LxaH&KwW@vCnYCOqUeY-fk2QR&`3i0QEBqC^Yc5cgfB5TU|}{2Vh=+IiRv3e)le{S*c~3 z7fNx5U%E28wuuNP&3QlxIs*E5+F1aI41%TG60e5tW~`tpS!s}<{uMbjj-M-(bOX_RG9jk9ZVD4V<#ZijP2^=Qk+E3 zm^x|P(^oEtNs8X%D9}}>UP}AmT4sZOlpKV?p-S6}%RMu0NU$P9$vLgfP$3I942m&p z5p;VoN5?KzQA>r|+HyP<@5Gr+ve%6)NU2zK%8xEBQV?clW{vw!l%+=eaB_51?Xi{L z>YiHu13u4AOiV!dfS3! zp%;cFQT#>OF?2<^p^@z&SOzMa04&VaKM75cWCwRn7(m+^Uf3Rnb^en_z_7e(zF465 zNes$QJcY;``L(f8r8fD}d(5ND)^uA-T@C2FJ$WJs@XkLj82re{;2^9PXdVEG1F*&j zC8odzh>SB!5u?stfDg{i&9V0Yt20T?6E+cQ$t;djQp?rdos|&j>U`#*zCf=?79CSY zy@?UQRoC;?o33(Ozs)%`b@4&_l|V8%<|yq_LafQ<|aXRM(No||?mBZ-Vv?Sxi9@PUOXZ`H(< zHvq=u-Wx9fP49Cc*c1hw05}UUtp#rgIKS{fr;FIpagiCiFTT)Y=;`UfC_>K$5J3kI z__%m|#O<>tyjZ+G+3ZQd+Ic>a5-wZh_h(sAu=xOgtcSkl?vKLl9}tN&`~Z6L{_jQ9 zfvdEtYW+_IyJ4|A1GUS@&VauUkcxmS1MF2lC4nKT8kJeAC`^v+mjpqpfZ*L!U0{W9 zMk3)3_!aBR;;yn9btwz73!E*hv*FEjwSZqxQNvQT$Tp9=;77s>G9x76OF+`?ynf8A zKnlQ=k1RCz0i+3Wv7z{=m^)U=1z;z zK`2)8=Z!>tdH|Q@0ROdxogw^I%q|tOcM+rU)w2iwi;x-oMU6US4NV#^c`$s~Aussv zZX%J}#NBnJOCv@(e-TE_wyp=d$fzBy5_2IB>FM>6lapD_s*0X{iGq(DC`Xr;q5iXi zU|y>6-Mjb*?4O{=UQD>B5OESpolXy@>io4wUbc zYID1Oajj*|SB0+*te}IsjInlQ4x#Y@EpBzO*AzLMm2btI@2EV-pMkB;F`#JX*v>%{{B3G|wc27ML`|9%8Z7yU>R+kza986Cub8vj1<=okcsMRH{K%)v4 zC=LA?egeM=Key@w>=zn2FN$tnL0}-ue0G1W`JY1|PqZ-^cKA#-$-;Y!5@d!;-~c5w}#o_ldW| zfoAsq-JrCQrUW(c3f>Rex-0@2GlDVQu8$9sM%pE??nT!3kU~)%uQk&nBaUEsiHvIV zrzBp(w9wdh`B}b+HrDuvc@;j6^C|5%u#$VbUsa&gzN1QuboBDF!XCJ}y3!zK!Zo3% z_`o#i5{9@#kM#C4cmsWi$MW2Gy4{d+nUQ{o>YzSp1>z?NJwsZ%+CFnSAxq7E)Jr~W zI10)}U^I*`Rgz|sQc_6n=PX>{bJ1utILTa|!-fHI1&nD`9%2Q8x0*~dI1P+>O3>r) zC<-!K-OxX7js?I0DzJ2~s+1cX-!mRD>X{K-V9tET|$}sfux$irdTG z(4)5N<=B2o=KwJ4{#}m9kc-o_bhNTve`PtIf)M45Jax@w*0)rQb$x!K_!}ScDs2pl zSB*luty}up8JH8L_{?_iE1${e#V;PkFK)xJ8re$lr<*Eo89d)2P-{1t7#6Kh(6M@x zI8AbVD;E|ptU$VOZ1^r+2$ik{I)MLT!tyuvQ?K`)2kyR4y>bNf(S^KVq(ZGI>!VY#3`(s%Pokzt5x+Sf;7+~IIIE}jUnD<;j5Nmh%n-yxb;RaU;b zn;Y}g#Py2JdU}R+bc_X&I1H)B3hSM`m}w8EX?}kG>(@I-WW%T^cMJ5Z)RpcRm13YU zm|lUCW%?{`fJHN_+w@S}-M3aN-s#yg4nP~xP$}$cQJ~${&D^qnXk!#&#GRs3LuJn@ z!*k@x`=AfvX0}gIH78}e-6DTayVV_b*qM73IG0~Byg@g2Wb|KT#4mB;mw-o>Z#=J5 ze)7>ihFZx#WyX^uOBz=>g1cIv7@q)W3CyVc7U`0{7|;WyInG+=HlzC8jSpf3%N%-E ztZQ>xt`L%5I+iA1%%^;);7Tl5u-YM4T|01fBq&jEQdESK7;}Eq4C)T(FG>sPpxSJe zQxVVm<~$e!K4}OgNZr>U$Z;P1N|2aDC>sg0IjXHz16n_HP+MDj>^|t}Lv31K5R|#6 zsLcEC^ays<{>k-qwA(}*i@E%TqzpZWx5;<^A=v)aK_SwWoM<%vSMy-u4

    9UlF`N`gz9jJB_~Y-X~FGKZ;)=kdn?J}`qwu#e+z@yl{5Y<+WWhM<(r!@Y3t7MkVp{c&8rm` ziA)$%pwe8AVW#r`GrS3jcjlIEirXGacN{bOKGGLMg-3>es8^^1tIPeWn5j0ZGM4|=e zBzV}^4QE%1XIY+B6TM~FQF4zhO!L`0wS#3|@_;aU%F=9v;J(5W_~&!0!tx)NY~c_7 ze{;dpoA>$O8!^dXMhdfvTJZNT=aFA!v$iSi4SrGz(YA0j0N>Hk)?T;HU1pa1pZ_t% zGC5y%tG9ziY1i(plF|L&@2aT~Z>M4a=rnr%>2gUyxJJm=xT4jW5I7zXV}eReW#tyk zv=tPb2Q$P>>k3StlVx3YpDf96ZxyuR22=_fka`G0UNm_Aw`o*KL0zzT$tgWhFD4H$ zt)XDBTFW>6E3rox&1)75Hnthm8naxoe;G-L8JtRxqjE`d>21haG%io=ybzuXkRIMo z*R3(}qV*J?Y2LorW`1pdk@U22?G4PB?_Qj`z@L0zo$CNYiJAwFnC4XZOe|Z12(04^ zwXfgw^Z8{yf5d{9+6-!pS*|DiGEp(cViPu*l)QMc0~-&GWG%}Z_biCA6B`PL*8rnA4R9J&!W14%bg(;AN7toXPmfd+X`OYqXzq1}_M9?@! z{=7ZrynJjQ`Mx4ixL|#SsKCL16jatfkGFZNU&yQWfgOYiG@?IUrifi$AX(Zqpqoe} zffwv@_I*+~Z9IbLMUI2M`?q#q((^wX;C?2B7*vG^iYKOQSto2^x?g6lqC;B=+q8%` zc?C$G4KnHZy|d@;Z(@f1=9`N|qbOZB)0f>e7x)cP1D7BY9UjIt_lIQlq(LcIrev^G z`-ciD3ny)9CpvtGQ*pa2Q6RxjvzB<>d2$_;U#6?`@ym-R|Y)K26=GoOGwKu$}}jF60$Ie4s$!I*O6S z<_cZ9xHK+F@~PR-&{3|D8{(*~#u_F&t$DSY(8GXC0wQ)JbbEx4zrPjfJvB^So%E0) zFA0rgM6o8Z`ep&-#DRf13Jr`?fMjTO7yoGs29GQL9U*1edf3NDaqQSPO1+tV{LywZ zk}0-83iTAv2qGLGeDac#w$%oaM-@{~$BJv4`Dm>X&sJA3#&Z79 zO?^{mtXcD({`;trBY~#{gD5pMY+Xs6`3Qs0!ML&LGTD3}LQ6+xx^?I0r)RorB#u#5 zrkmLI;!Z{g zU=iK?)AtI4B+7a{*xjxJgCxIOth#p2r@>}U$4;HRGPaV_qeR`lzry!Wb=mbV@jVgj z<0t*Y$Y+)yM<)IWgE#5dDJnid^0hOR1Ck3(WZx9clZt=U-twJwn)MEmKhR+ky$|*? zb(l%wVM95HzGud-olnFZ=qbDhZSD5k_K@WOyUc#qpQP99;<7E&_IUNz8h||akW#Va z@M5(s>;HlkhR`ZcVF+qnay`8|2?(VLLa+H;A_#H9(yN}${w=>yUFC5~=x!RRq(m#& zoQgMOZ;Ak#G}1>DTF(A?y78x@e+-K6-&DGs@`7(B5$DV?sg{FShbPZ>_yA46f1BB@ zR6rhQyy;s>R@Pg5O6Z#d7=ZHMBSn5)QB%_dPU|yda#3DhOlYaTQ*LaM8o54Wy(5Zy z?j(ytwPW4N0IUo7-1ZC)Gdu&6vH#uX=w$!6ExObM4E~MxbP$Hv2!o!4K@)@k49HN>h0C*#LS6n z&#&~+XV}v%jvORVP>7Ta;F=?{fQW^1^VEm$k**NRMCv^a0Z)Pm!)llAGV^ z4rhGus1h>cD#!YZL!oAnU}9KlkplS|nO>s%qu{2E-9Oi`Pg5M;cxZ=UAN3n#f}UUQ z)TU`*ql1Ci$uh6)9HW!CoKx*a(cZ?Vz)~?`&htS*E8*JFhkS`V#B>5F z%i;tJUfgGvooUnCyDEm{TR>J8ygfG7db^_Ub+4Akn0yrjRk@HZIfjbCs$uU<@<2QH z0nOrz5f`5Y{s11J%V1{r&0|$C2*rGMDFVTYQ@cCIuIdnzSO!#D!k-5yn0cq9td^3~ z(sJio1wieRak8+Z`)!R?Jdi--EGYYZG1`cWkJdLA0Uv{qJKkv!f?^ zC9L*x?<5l#7&rl$F$!`zk|y_!YiTApJ{RzlQ2zo4-In8*a(BHtIzs2+>B+{`Ax8T8 z!W*J!JEyrLvUst~bm0`x*y3r@d}zMb>YH`3$({4u)*D7-8XJEIR)5_q5v+KEZNY9c zK=aLvN-{SKICaWkWvA6@zwZ3z1a#S~ijRtBXlQ56!5K|83Yq=B3Jab@fAv;-f-@4d zRl&GBf)bys+-N}88%h*YE+{F@E-VSrl+RbWPnH3d?j=aGMf>R@6^IMZmXPL?vqG}d zRbogGMiF0m#~+hYfLv9raxS#-;b%lmWPURL?num()aVVg3~3=xp(LTtb@x^`3oq>u zHvI1Rk0I&MDoL`r^OEmA9Aw}S^hLKt7z~Q{Tz?1bd+mdh5g*sClEOICntjs-3vDvf z`|EyCvhG@-4WdI9P?cj|&l9pHkuDM|4!ipQk`Mf4He)sYSoDrlcQqx(+n3m?BVpQ( z+E;JZ)^)mecGW^BN^!Z|)9foFSvoi|ln@;Cl$7fSj;tRM7c*Y>r1FhHBc9p&#HhQh zs~O_|{&&bo!3oKH&csU!TfiNf)V8Cm`TkOI1YObc0B1_vCjnAT8^n9|JWC(eJf0RC z3c=dZN>yxUk4JF?C82HVU1pP$q)4ZW0RP|C4tF|>+T&xjof-hCdgP;9aNzsvF+kCgk z!u%1OKh&n3&XY@b=*Iqn?Xp-lN`QQX6ePzyHkZp&*m#2Y#UQZ&voX&`T-}%7&&cD@ zLiT{Rc&f-!texB4~-^8yPS9W@ic$Uld?ZV__`QJJ8 zqU*oB(Xj}L-?Px}VGiL^IIop5NbtDWYiao3d~6T?N@K0Tsxoz`+qj}a) zfFyUW@Ql&6@m`yJ=yHweh?xpX zRE_W5*r5ORU$8#w=6`FbcWN z&OL{Wan!=E;!+)OM05+%3Av52|k$H6#(?;J0$2zEIm;%uxj;% zz}TZ-h4ghsTCCX`SJx(%7@}n&W1-t!8~-L>*-+?y%9%JgL0h;VXv>*uy)Qh_rlVyd2Y$`LNl#4 zd|2|`P3xd4PIMNQ#2HLr4)r=LwlzJWtV?HSeJhF>yeqR4X69cleD!J<4g7|~n(MB) z3TY<>4!iRHpiTAg%HqfYn%$*0_)7GP{=hI?7+Kh{9h(LJRoECbKtr@lAodG}y}x%I zKd&indAcA#+VBO4jCO0hig+;vIQS_>Ox`<^vQ!M=J3x;6N*92bMbg@BdNPii%ZMN} zckcbJx01@?$#5KDgw|*0hExRAnJbMm%Ni;UsFM*{I6JE+s6b5dovfY$?kP8E1{Qhu zXu?cEXlx-Q7i96m)eF`GuO(>*;9X-8Vy!XG2TXva{zVMXoMxaJ$Y|4hY#!*~qt6i9 zv<(K_(#YA72~&_Eqso9_xP^v3$3Q9oJuVWsS-nDhTlUWKZ^ltClPvXJ?(der?sKdJ5zjPSL$({y5t}NC~t^WB#dTV7C! z3Pvap3eLH`W5{hH^8c1|;2_I*kHt;8Enxi>k`_02E`2vG!()U= zre)lG!BXM|@Tn)9$r%zV=<6|&%6fGP6aK?uj0R5STR#JIwsek?H5uKab z&fv$vx_j@sJXF=$sdX@X!5HWyF8isOJsS5Wa_AIwa5k~OQH3QJ?>!)irrf!A&6PY?fMf@tMU8Z<@X|^q) znj)`0-*?Dl?TMKKLnf_(x?>p7MF1u@1t3E%%k}g(yyw0$%B|neGMQ=KdMSN$)_bt_7InE z%l^in9e<}cxr^S(w%kQ3Z}OV+pS#q@7Wo~LexV<+D7`*su<1)#rOfgjBxrg!(<2|w zTE6^+z+OADfz;Q*=oAsi>#Ujgr?U**)l*1{ei7Jf`mggv9aq5~q}Md%XCui9{m^1N zC(#;a`Khde6jK?nWa-ie=d@P7d-37HskQ6ZE4VokyhFMl=rLH%&DKe6hGfDeEaWeR z&E{CFe$}_QYpP5ANX>kg(qg?%vwsMRgYr4=)al-Xo_!Oe$B<$?QlIArCw`{&xk?OE zu5Eb6aC`hLIj9pQ9InkEzH!DB0h%vpGLGyZvY{~v5Y1W_jqWhAp$XJk~+>8e%;y%L91yWf=ApO<}5o&*D9h>jN&!&(dnAn z*^j#FxoK)@R=f5#dAs&4)o`bC7hqmar1T7?EID)aC5IktCA*auD_>sU`6aVU#oJHZ zaM(oX(<0{A1jlnG7w+%SS-ikbwjp??B=A@sEj397*#@_4DSVijxySAOP9_FqR!{GA zRXnj*r{JKV*;=D&pIwa#o<4LLc>;^%l$q3^LCf&LuUBAjL?MX-WR2g#|H;c(?5`5- z`cCa=CSZw`;>zC<&Qt^@E7W$gMaT(zL{3>BEhO1Ov^29LdYqu0@>t@hZc8Q2{VGE#6tj zfPkFu{ylY|ZAo;Wgm8v(JX}XX3!c$%-u(Hw`Pd~Lmp;4V%h;s(@Bpd>a)a!dwIo8@?9 zVAb!LX1oGcb%msyoSc~SypfoXx=rf~z2C<4!Nl^0uFC?B+|5_>yjuABwL6L1$Rst| zjQXir%O7quu(cht>-PH5$^MjXrFOES_p=ukPZgbyf(&8dMX-i@H(z1ln11x95oKL) zo|{P>zh7EQ#-rC{=ww8&`9T@v&#+ngCLv@SfvEQE)wAcbB1^y8PSMmnqZIC*8y6b6 z?r8y?71Kf)Es$%T8~;1CC`M=`b2y-(8|TcacywS*c)z2P16@R)Tns1gQgjKZT$bWT-ve);dwRuayINV!s}#{e!uXK(_}^(Pm*mzq-HsK zN>v?-Uo)`je=n6@oVZYPIbq8C!`A`{N%6R>=vvT9OUCQ;pV?_t%{LN)e~r_AJ9+Sc zaZ7sl=@SxRw9V4;d~VFQaUZVh31azyW2E#uUm7ErKYF`OiG8hd(j)9sv2M>B2}#~= ztu!mDcRmuRid(x&e6m@osFPNF?LpP@H<iw*dQYKB%iO#7Xk{nLWJKZ|R z$x|vX$mqLTgT2pOb(g~*hKw)xxmQ{kN*$9!`A>pvpgg2+Unh*>!Pt#b@0j!s={rnH zvE+!K^HMxM7GyFWa`9;X1=CgX|fOR-7B`L ztmrmjh8OTl;rP=Vrk?4x@-c7gluxArf4F$yselWaB^6j9^J#FY=5}mw&wM zSl`cEtjizM7!x+}2T9zOynp%|Cf$Ob3e(hBF?F_9JV|)u=$#k5xnp>1IfEg!v{GSk zzCmCQE8a1T5D8u&GkWx3+t&>Xt{%95U*33HH>FwWbGPfyX;m05%Zqe<_%XJlL-n=l zSF(>y=Cqye4xUvZ7cLn3ZW~yUlp`}}+N8Vk+S}e0p_yK~7tMA4U~iKzKBd}UoF#@` zA0K;lGnMGF$ag2luRW6cW`M(sP;+P{33qgrXYF2R^3AWksM*EU_3NztPd+~z+Wcbp zoG$}ELq3a}p3nzQM|@=|(p`J>Qp-aZ$N3JOnj^OlA1aumM}NknjHOL%G|gjJ21dSv z#$Q}_-7}&DhB)i@;fe7d@Pk2ikb#(pioIhOpUSy&<^*Gj#E+MKI#>1Zo1-V@{qugk zjJkobhg&lkaZ!v*R==8{+BpRpZ)<8|e?B+de_Y6x#MgEW`#s7hw#4Xr%VVjmgtZY4 zM@++^*)hSnB6~Zhw=h=Zl6z5em5?n>?hw1b{F`*UtKO}Qzwd0EJsY zOy$i3$d(vtTz%3Lzt-x{O2Bq!7Pq%_gJxmOP|(cOH-+{uZT+m0yB-OxeD}_z*55#E zT~YX43={+%wBj^}a?xNZP4|{*uR6!(%r5pArZs;2)j`XpG?r&+gd!6Fr^4n@8&r!f zixLNQ<5!!qh3``+ig5;lpD6QUuHs=z7Mzv*w0;ik#tG2I}71`wCa zXDDFf3kuqKWVBRt2%F_N;igNy_Wi@($osKkGm4lvi4u{?7!e;;!km@HXQ`n3D@~j& ziWD=i&NM0Xy-sVls$I6cAi!2Vl#-lWAf(q%wm7+l&F)T4A^)N-c-@e7=9P}+O z&ZUop&UL{8*rXORuHxI1 zdY$n4?{jT+!@MWZ=DvUY-U`6K?zH*yeg8g(s(w;EY4-x<-yGKg33D>6VS@NQIq4 zq_3qTv0|@4u#A9*N~~(8kq5Lt$Fn)Me$WI77-5j9NZ;?GbO9}^?t~H4xMquPYArfz zv;)ST?KmK;OlG>QOpD~vC8Y1$WjWECvK>0vml{r#8FBV+$q@RmcjlWP&SHnx4NSgN z$|zGb+=I+R$sQ4v?~nlWDfCUI*f)hkDcg!eI0gf+0enl=i}SAcs-rMcjOoD6`*f3~7oLbeZGxG`a@6G=!Gw>3;!)eE+3D#_$ z`}S4ckT2`iWmR&j^V<<^QRHg$c-@c%xz=hHMT=+6^8BT-B6aJ$cgH0DJPy|1dsleI zi1V-ubOPjld7E5}(_`|aNemk6FfUb?>3KBNnNhGQgwogNoY4Lv!kxbdNj-}rPkC8l z6)@-9bip5t17V%rk0lQ`b|1PRzJw0%c3HL@oT8#FnxZvrvrnMFB_<_(@R1Un{slXV zKgmx(d-|jZgFA3h*xtMw6G!rbCp3xt6sSNhT-d%7v`86{bF6Tbb#Faz3ZwimOBEj~pU9S!% z%IJBFBNoMwh2v;w*9FqR!b=YmV^sBLt z7-KFK`D|6VrnQ8b+^ZQSRx7l#R2#B$BaBVw?36V4qp)Dh6w@_x=5&4aNL^Lc@9d`~ zsjQ%)Q8Lb-%goWlB}yC1{QEHXNq_zdSOisOb=j%lU_AY{s~YHkTW%%aL)u{KUFQmB zP9lo2ctc>QI`@Q7*7eBjr9M?H@1cf_G=8=I$A%R*cTOG}#lRS>8!j^w+g(s#HT==0 zqXzm+>*j*(0|JKjw!;M#fT&^JuT2{;@#_zj85&G@Hhj81A$`^WT0%>#jmu#IKZ)rg z`zm1Xs$iBBFT?cRAOsxSn>QT<`c~a22hpd0{~QGf8aJ0+d>@Dq02FQcJ0-7)g38!| zp6bZir!rChr3OtQBl|lwnqhS7#ZUPsg!*q{Xn;Vk42`|ukF9-9~qv@Yq0LBF(+R~&c^1-cCm3`CnM*29P*1; z|L?-oyRrB^hiY{ahavo6B~8urq6dfpA!PU{A!e!pCyKD2*z0fe;m{NvOn2uDXn|Aw zeC-t_Wo023bJlM>{=TjL?7!tmbu1V|T8N9VNE&@P6?rsj4QIPXDwQQ~)_M10{kshq zSG6_drTg_$x5@8kvC7uA3g$)Cez0nb!qSZklN4E}X;?S^umOU>5LzdQ?!_{Ly6b*P z2inE<5zuZE`BEU4>aQ>deWW#~2XqC2|`R~VLb}vVMM2+Cr;2ixc}vggGEX}Kq-It zKvC6mP`m}lP~?tvAKtwaCUq2fW($OI%nEPp1T8DQ?rthqIl}*n8cih^S(01Hov|y8 z#drPJ;(d}&OdX1MvAOjB=)a#m{;U6%oiz0U3<1L%UE+v=Lbcm}i)UB2A{Nh1u23>t zP?U_GcT(n8Wx{^-42{U5^2^aqhGx)=1(5XSeYj;+r&HGrkdj&=%)D$1W~Y6~nvLep z4f!e1(VbO}tO_O*=+?6rkjzW()eS=S2t9@gcbxZTiMIeMP{IhaVHB|1MsRQ;P-C$B z4yp4u1XubthuY!<41w$cQ-DSc=FPL|j@FY|4bwL~RjGe_s2*!<-@5zrg#mNp#%+M? zLs)wma-0-WaGT}OD)1MniH9wUsrnH5+|GAL=T4ov^$c98NHav{>2!#5t)H$w5)`yJ zU(|goMLENB7g$x7ZVNE;=UCMe2aQEBCLSL?fI*Pq35sYY$qmj<<0Qdg0!Bn*#UbUY ziS+gssVJZCOnWx`f+3xr8xEjc03`G)PM|Mh;U%iikR6_xJ*R4+q{PZ>kSLS=(gBk( zo66Kp0RX-E{qb_1U&fA~N=a$>1<+JuWd$=o=S=NwmHVi>ZK~{M9QOH};W<7$3Scbu zaJMt313?AEN6V#R|O{#kB~fKotb*!367R><9PV)9GDE%3*EGw>OeqoQ3A6}H`#AHHf9QRmQSBH zG?{a~Pg)M%{`DeDRNCok(cV0q2p$visutct@j*kUo{lz26#Aht0s3d;R4(SS>JWDi z8#;7e#_`}_I#U}w*$x|M6eO6)LsCuNwqhEy)sVYiQ15X3gFskLbJ;9RV2JbFw5R#A zdn;oE&v(&ZE479@4}Y=>IO)KF*>EA7#{>(we`c4I!+lB|zQYuKOaVd7kPVYiS&IR$ zkP{}+ zM_^EETD<>`*=2xe*WxfWQY%5nK`Q?(a`9TJNXiDvB*7h%<($J3fZUiKa@_Xm)n>N)UucI%p(Z+^MLVn$FuhDRifSbnE3@J7x2jqQp z+M$C95L#2rQs!J8%};;3{~P@on&k5y^)~I3_b`W`N#HrD#6D_bNhf|<1zDhM=eK#T z+G%w9_)2q?&g<-w6zM~fUAHO*-9sAjxuQaXsXGhrcE$D`YYcs(UjDWuHr=fcd*m^Z z3`lbQj2XMj<7hF$jY0Av`Kq>Hmr){Nh6C};kLf)*3pt2!F)8>8OYc58WVLFGLS=dR z@JXjSW~o3hWBggkmi<%65J(%h=xO=if%J-yG9+SqpML$qBMz;m>ifL;;E6zC2Vs3S&%gq~8M6mhOzWMwcwR%WX8G1E0LffGN;jBxzpmgQHz+PdN2nB5S$ z(x&r2g6V1E|1FrlGYSJ+K`>o7e$(>yf1%#W(<69pHv&Jqd#<8bmiP949BcZKbYwuv zh`+=;tH~dNr4wa*^aGXhRSfC$9M_jkSn%hM!C{lNRx~uBrBn}34V>SwLa-F*m~oWL zmY?JpZBup~BTq6*!Ca8Zjzj{<`?o4py-0wr0gK(AiL{ax0}(s)=|A;l+}&G=>)q#DD$e33AO>~GD*e`$?eyy9 z%bGW_nS}%TWt5!E?=pF7VX6#$NIl>g>qoy!PlGvgdcU6gV1~dUi2od|9LVea@35nA_h-yw*CNDM^?W#og5q?8KCCq68Z@-}UM*FlP)Qyv`hc16enGzo9<87Z=NLW&6>cZPg0 z-b+U9#3v34VFaRSWRH#f@ws!u%;!H^YCjx$H1~s3*2y29?Q4;+3kDX#>^$=;Yt|<} z*Vyn>7H^K<8)Z?3mdg&j+WoYeh`zNJ2KP+A0 zDs)pwjDINM0a2ZwheF)N!~VWitiSxRU*dkhjxNm|C?O@443=|7PW^Ln)FbHb(BPe4 z1zKyp6oTqef+_@PkI~k!JaG1oc-eP~*f42ni^4m)lB!kD1cfe7=7ds$anzAtdo-}` zAMq>g4WwoYCyAYh2EM+INj133SS0!ko%#cT?yy}AewN1r4MG-(L-C{wi0O;ZFC`O=C0U;3 zpFd|<=N*G{#G(qStJ9_auc9q1>^sIdjQTUlgFP)_5(%WunYi|TFi>*$Ol2|8RqM9i z(hm%Qj&Jhs$s4V2GiAz@`RArLbDapTipoNQS4pL;DC10_)?wge(bM;nH{-b+AQgXm z``^@NjgzM>^9)*Fv|4?ho^>*}EMrfvp`H5luGYV7X||#3Q}Z2G*%rM6^e#j{eS9-M zeXsXwoehW56KrZjSLlBofv60HsK^w=uzjIM(z%;R6N5+2rb^hYTdHr7n zw#Onc^k?b)-(7EMlq7U8HaTg2oF4f<__8Lj%ZZYK<}&3Wqb z^&1bRq%`vW1%`FYuPAm0-%SJ&hMnntGzoV;uyN~8KR~(T%Ny!X-0&j+XA+G(8i~2Ni~&nP(OcuL+HR!G`r}>-in)m{dUGE?v4Hm$)8$@+6E% z-?!z?1D^v~lW6HKN4QS5wa9Nv?7gIgBiFgU5azxtlbmU9Z$ER_=smcXuoT=IzshQ8 zls(t~*^(;V`DoYw$a^F{k`FTl*!CWTEV9w_zs~;o(|8p| zLE=Ke(`fyx8`mnPc2G0hg!nexGe%Hi37=!z>nl1b%IjYaj15vSHZF!QQ80)}7%|5m zibT)K!~tx`T-J;_wU|~iPI8^*0pQX#tJ{S8;yL{ zoZsU)N1mC;I5~Yo9PNFbSt~0cQY~$6CtA?GtDvzGJ`Sdf7F_|-3=JJwm_x?(gz*FcTL$`vG2;14x;n@Im-WjeR()T8#$d2`9xjoHF$zywd4(sPNWXwo`2hu}!cc{4xJhWEq2=hyTS?Uu(c@$c8~ zo|&>|VUHd@e2KhfYV;WXRfx=Si|0K>UnPyz?H#3dqUdq|c|}stO)jU!hJ^`bJ93*b z7qo^5R|X>{RFRet6zm0y5rvub|IexsUoz|P$y2A;$f>y8dVlJ*4FkJR1tELC+{JE( zRCLT`tp$CcvsGRf?RHlGwe#kc-~Zgrc}HAJw!l*7;L5&pM@B}**4CCQ5Pl=ImOuf4 zTd=juGaj@c*kNvg$FLsa;y}@dzc$p2`Maq@6`|6qsH!gH!sP!)OPY@tO)Q5OYsmKdd3Z|L4D=9sjdlL_F0l|1bVkVgNF` zzn=vR1f{Fv*3}(vT7b8Ot9eoV=n0BM*I@WWfgm2bE}W(8eqo&)g8vB1no%!a6P7Js zK5_kH!yA%ddz?uAwXiP8@BKHO`Ku33%z+U;b;=a|B<+-nZ;gKy!*G@P@KTzZn)p6e zR=*))>Kc+06{?5}obREEkcZ)MI6gluKdiampM|2`j(!J51)5vf_?ja&=EU#cV!LTm z3#6(+g9gc8HV}!t!!tj83wYHA&tC7F@`gP=^ZS7-se){_JXU5jrlV9#aAxz+`_7YAlnZuky z3k(P_`E?#*DLWelGb?D`>f7p8*!e>}4D=qk-E2*Qb0^TP%!JV8qF-n7GtM2UC2A8iB-MZVC&EW$4SD)dV2pR*E6$72Q45trAO4gGIKgMfAZ@n;N{@}@J+ppL@hX`;xZ_z#}!w1(|FFv$J)kBiR@lc)4rx%sYq{Og{fhg1^c= zvwy!H3(Kx_hdcjZtpe#duIv?b;wxtc2FfZwx47ZZ&G^~JPsxdObaZkm(O{7&%~}7c zDB_TA#=!+d_3U&EXdW!7m}_8g@9y2TOb{j6x;=|agb|A88MX?W>CJWP)ob+Lhk}d< zMIL)MylON7WfS={2mw#`=A}wr6s)U6zi^Q#0OvBEP&Mm5G5SEHoLsxz`al8^oo0>o zcBNa;sY4i9)9VcP0UOaBq56A!bM~B*mg+p6!;`U!o;-D`(@QYAk=l=b9*UyQ0h7A)%kGeK#E3!~Vs|Y^kPbDNI)EI&T7AgBf zOf)0jq;3i33M*_`Q>`oIUAFfao{w~C!|~`A=E3w?>a&j2BC)@;FW}1Hx;Ps{m72Ob zrA^zf$fQR`uAw28V()jTq{JlWU@gbc($G+CUMy66`DZP(tj9WDitRU~Su|s4O!j31 z@+o|d5+jn6f5EP5i|_5DUtX5ty~#(AsjRoND;y*%c6j=Z9~aJ_pOF{=n~;qWzc8%x z#ynED%_|j8SeB5R63{CGM|TK=fXL^=O+6*S^8ScHEus3rfi8D7a1inP*3h`Kg(a_0 zrpfw0&Z%cKc$h1UekfEn-@Axrl>H5fdMfJbGFO+owPlw9ZwKW%M8(C$UB5nIa{mAW z`9*u!8-5zE8LN{g72kWH6iNBmyAL+s{iQGt^N`9A)DtIaF+rUX3baOdJ$+PXQu0_kVb#xg0cDxAX`gWaq z+33?CZ;-`E(oRuN2-zH9)U#*LSWsJ9@0OL_1S}cX!6P53c_R^&L(QF1f>pqWea#Z0 zh)~nexJcOpXhHFzuuLuZ(49NFh06w#bAeL#H!tVFq@DokYvpy3aN?tMA2^S@y>J0H z6TyHe&{>ZT7+Ia*yoXkpuc8jJqbT~NMaB;8I3V)e>hCzt=M`IP_b2%pXO_R(i{a zAY<9J(e|8|r)OuyeSTb~Ku?B~ts#8A^K0qc{k`7x)H;Mk8Sjf^m#B~(KAoB*_SBd@ zCt`b{=St@A#buhbFV>Xi6g(ulAcC~y)QJjhB$?}p*RI*DG~K-UvhCO}$Vs2KCk+@j zeP{2DeLnfFXj+Ps4nKxCgP;f8QuwT0J6KAp1R#J#$xT2i!CBx;_zv}Lj?K02oYRhZ z;DPPnpmMRk@!JOwn6W?8DcVQzu8)oxC{_8bk?N|7y`2&lpssR~;L@_idirWY%}+|3 z#94F0Li_2#B>7lXRdB@0`;qF&6DL^a52z0rF$>#M+IKA(B_!rms}}Nf;c#4%Q5tUg zr^;-_ik*BRRU?Ew&RL#z3P$U^4V*Q(QZjwK4tzX4JuQW_KzO4`2Ae1JIaWJ+#L(x@ z^7-l9((Pg7mBJAMlF4@{^2}){@!&khYm>lJdcVK~|Ae!S=iLbGt-`})mRV7YKX~vU zrGcSGTC%eHAKOxLu3mk+vX+E{<0Mq^{rmT1QsaL5I8OPDB=69gH@%y0;J}Pu+PgPd z2S}S(DmaI7l}rJK+vJe#zbAJ~s#;p$7&F93fbQ^LxYY)pDRh>3^XB2K3qz4zvfaf6 zvwVZ3H78c2jD5eauDrYeXti*KAhl=BeQ>#N1F#=8YyhR(hAW@&=z?UE6D^ zi|+A@7i$Gn=g3fl-w{Z>!Jp=zp2Q#Y+Wfh+qy!&_vsfjwqvU65G0qm!sNVXQFlu#! zoN4-3v{*Ofde9U$q`u!3kyA3Gthyu@36o~?7n&scL`GjAEbQ-YHnBT>5hT8 zElaWQcl7633Z9$ptt|l0LBGe@p$nm-+>^@B$jEo|9##PX%4f&0G2VDf%2_oJTu5Vr zOb|7A1+L9cgD~uE0-+;9VZgA_>qh4O({58!q!Ypyn3%l7Akn~77;#Gk3;JCK?{nPp z>xPLDa7GYT_WP5;d6<}c@W6q)BtZG*8(|aa>J+uDU8wt}FTe6tr?C~aJro%Dm}Z8} zDJ%7{W9^vro7gMAxY&uUC~+|=Iyx7r-r`d?*-r>X)v7963y!$;)7!pdhhWnl8qGpZ zSe{e|%OY`lf#7)e>&qLWjsMR=Wws22B-ku}TAHWcTg?dvRsrE)lAds*i8E3l+0$B* zdL3Qvt34%g{-D8wXY1GawCq|$Q18h9%x}Rv-9ijWzG4k@5KQD#b!3fzbo3rH{ z>U3P+Vkm{8;K->tMn>l#{h?8iTEF@zU0qo2LR!L>RI%ve_-v%!LO>(|%2l_M*pcWL z8qLxnAy-~KEHnX^r`Ln%`2Vo?rg1&?-TQCm*+qj&nW8jP zrih5f|($(`M=bJy*ep=xHuWYe2ibq8(i z4Dbt5`H|n5+ox#rd=|kva?A+W@Wi<{++k& zSG#^_i1lgmX~?EOoiom)&>qpwxLWh}Eq>kK=q&=1_Uzuxn1kNPk*<7^$g^W7Pmb+> z$6MaWPB5J3mNXFzu$p^0XNRPr;+QdvLv5f6Q*Y@#L_T~gnNgV0<>bE*;`J8bImWzv z)Umz9&GaKi1WCdV68bzn)7ia>LhA2tGc-1)p?r-So3%pLsjwl3bYk#Kc5~;isRce- zf$hWQ=Gtk`cAs>Cvl6<<-l6U&QJ>2n{Ifp^58rT1S5&_JSayAJo{Kp>v;>$HUYqNi zZ`~gcMugCYo+J3#!@bq#%~i&JrCxnJd@HpJnZW7tMK}@d?nVib?MPD&Xt^c(iDc#E zbaA)f!NpvuLFGUTY>c7S8%k&}0v-87N2H4kote^XDKh}&%9&#t(aCiCt|8=j4_2&B|zUG8_%Hb9@{nsIXdBnloqI>!-U z2!`w2N#C?Qd(F6pq3r51pR77^JcfDVxTx}{;M$r$ZK43%vuDqdfla*z%G>9xU9w@r zC4=9xlRRyE{7ecQ(W8O;MJPZ+*QYIejFM6qzIZxXf&Fra$1%`4?|P`Y2QWxoTRU&!U){D0?yHr?w zyn&cewtl`s@w5am%YKKY?z*p_cMPeoVs26J?Cvj1neBD*`8kM${F0>!AU(|7e*fyQ zX`IVsH<>`xGCanR8;d#+FsRb-9ys=m%uc$!&!|gTNj-0yTWJ1u$ohs8foB{pyk|n) z`l{BXN$auE(Eb#DwJn-6E6fPr>#A~+-%a?5(M>+3K(}QwDwpPNfhJ@s66AvW3X_Yc zIeXWzaddKslD6Ad3dZtLvt3+nz+vAW0ldjbN}97-+9B`QZqZ@l@P&dAc`?c3R8^;O z3~637@mY@PF`tpsSI$-heyZSdq8H$YxBJSK>YKN@gKgKjyP-*{z4n@y(EH0NlNvA~ zc2&{-!Ql+MF$Ag~GNrS<~?oWN|A68w0$`zXTP~>%he08uRi0>189r2PNZMWKK0hCk6t{?$)<+c zM_>-e-l@tIno3ipc9zWRB6fU(Wk8=N&YYGTH)fVd%|T2^2ePWZ{s2_L{{6E`28^?` zw$?_qK%kfqYvYIG1ufv5!xG>bHZAGu>QaVMVZFQ4%iArwyTlU4Ak-Xdw=brZ4FoFO z(5+iH>QLkXu~T(WHl{5+Gqk#11}P>oBK?=W^4lQdKOi;`eM@?JIX;92g)e_cejHmP zmaw>^x&>}w)M~RQRF0J7rm3behq```7B)~_x%lk)^9)w&utpX54(byKqFUml%XLXf z$?=-(n#d*;@qkOq4WpX1nj;hYfkWAl8&M)DB{lcxw3ub$X;^SXMcGhv0MCTe+}`4r z-(?)i5$xUIEi=t}C`Y}S7hIqgh6u^S)6?vyYOJnq_z~mzr%bJxD2ASW)clgv`Khk1 zAk$HMd?R1h)pg|R4oXX(#PgUp0&#$}ip@VC)_tLJ;unFDdpCU0ppho?#;)NLE5+Nb z@bK90_CazE{0wafsv6K>Ram1WJ$1uj;7jsuW_dGGVCt8GGNE$Dtt5>EM5?CDzO;RM z>%Yn$k_PQrxHu#+4N%BR;X;fgU0h~Tgn&jcI2kj)FA2yd)uIEi{L)5N^=%Hh`x>vH zOli^DKBCOz+F+4Leaf~TvNG6M_3PMg6kK{_j zoPsa-?*uO)Zut9#y&+pwT$R4q4i-o>ST59@eW z(Nts}X>@rzl^@C5*wC`zkbI-cyK@~2{P%ne>8oO zmlwUH-3AAPhmK75w+@+?ZZ%WtG>jBzdo`QFAWn}fjvieNn~A(&>AePF$)RjdquOgH zAbEnkho-X8oR0@dV-&kk8IvrOTXgVckSX$TdCYtz=}Yv(u5WIe*Io^g?lI+{V2#N< zhs-u(D?*?2#xHN*z0*SV@@|9)Q_gL8Qb7GFR!fs=uvwCBEAFH2-umj~lNK}i0RskL z=~Zr5&(EdcR+m#K*cvHO3D0EGPsG;AR>}cRgsanX3RavAJ@z&AF_OJ8m0sxk17pJy zS*5%hytAAQCIUXbykUSe-%(&>Ua=+%Pcx+(AGMhP{!Q}aK%}1e{U-yD@n0~u-+0AZ z4;HhCEBSQd4nhMxM$x!Q9*;IyDDkcQAR)3o=Lw)0j@8me`?vzO`9oo-7XopxmEKyK<)8EJ|rlo zBT~b;{vm7q3O9nH_V4tffXw&HDC56CFAQh|AMtl*4irrV#Tb=b)S3YDuWv`W;6=>j z3_xR%%&KJN;ukN3aaMBg@`th~l9Gf?rd$W^#RA_VZn3bq1PMdUqRJcF9xC3r^5eTr z1hWJe31g&@^|&s7eSd-im;1`Iw4lLVxN$KHr$j@|jk|2_TfJ8VRl-d35(Z2}J(kn! z6qct#u;(94=hZs({Atn%+bkOG&!c0E;Q|gO<*!u?tgXs7VG$CC z*!?HvWNo%p((&)Y)^@ z;?*p{nzoO7=ALF(&(CQZ-JJ(IKXg_@ef|Dk3Qwngg7Wan3z6ckV@7rxCJ1lBPMjS% zPHZ&SuTi#>t-8Lrhl@GP+D`An?_5#PUb#?VcH&FY5BE@QAeK;9J^z>h}UJL;1eb=8N{4OZr zqeq8zlu?b0QN2CO%9g8z%M3DKS(o)bKBQjpl2_bP{*-O0uGXlzbMJ#)f_rN9fM-%v z?UwHR+jb1Hal}yPEebAVW=>cEe7f4_@l~vzr+Jg1Ut`Y1#sD3A3VC zeR{3WhUIysN9UWY5Oi)J@5u^=|pKe5NaaO!OnJG+g1NhSY?`jG6SI;jW3n9kBK-&KR6~+`1rAn zlk;>;ExdbJ_ke_z8F7I)>yS9ly7BS+pwcH#Fb~trKE8t=T>Zl0p!)^uo5y^O@HZnxC<%@6LHgkfvb!JowgL}=Vt%CiAw-mj0@Z!krCIkseGK)dB| z!+rQ0Qrq75tGfz@L8BA(O__ zTQM8%Tv#H*<;9=!DPDbv*@fNPKB~4mR#6_+B%P$?ujL&6*9zQwSLW%o2YrspN9;d( z^vpDgW&bsfE!{-luH$%La;vHmsQvL8&~`(2M5 zC~6lu9-;Ki_Ie(+h33$le0_U11cA@hH%h>?jFeN{SA5cZrqoG@eD$O?23lbi(WW_b zD>wJeo9Jm|Y`mOcQlX1otwd%-?6dSL!Q^Rj81;wuS%oABw7Cby?|5c!ZGHQ|$ypJ$ zb$)q+ryh28a?QfytH1N!exk^afKXA?*L6NVWPs%AP;suvVAIb3H4CP+C@#+?Y(5oN7G!}sGF=> zt7%9}J-VldEgxBeq8^izV-pmf=mcVTd*I&$SV_Tr^i`3>j;e5T_tOl&egKJ8Ep%S( z8m(wJ%hpy>!@Qf@vI*QUV&W|ru%E4&3Z=qz5-1zT(A3oTXq2a}_JUP_i>$7k(rnwf zYhF*GLG-=ppn)1aS8qm~hmIbh?&ax;Vb_tLLqU-S+p^A`8?^5w;9{40u;4zVy;<@K z{#lt?pxX151Cyx!*ExvpSs7Z{68(!D#*fLDIhgE!|4B-G$VB=_YmPK`J=#u|)R_0m>Lo1NN*n)`Q(Cof@<#M3d zDK;d<#hF)~;`p!8mMy*?ppXD?f_q?9z>yrp_x%Dj5f{I&&4VzD{ypP)J;?G)Q~2rH#SUsqJT@cQ|P zCJvH4MaVZ_5Po*{iN)qxv3b$TN5)i`(I_Yq&nA9X`x!pP2|+VdtEW72=bWo{?2I%v z-m~E&-qVG(*Jd}C5!)U;+V8P_H@3z5|VC6H?S9TK? zLb(r!1+kk=Q@95c0w&ASEd$^pCM~(>*F%>)fef$`+U+i4u-yI_-G?Xa@ z8yRW|^L}(AWj<(Q^H1C5;0*KaE8)ecvDdm(=I8I8teIJLXN>HLT7uDn#2DVuI|>r2 z&&bPi>7T8l@nGJoWwTF5pyb&)Da;zl30^2D;WqhL{qiniuTfrJ(2&rp+y3ZPzd73f zfFOrkzWi}dal~%g0}qYvcB^LkCW4^yvYfQ!R|{$`cCYSs0n}iYb%xSLm^)9*UYlS& z))ylPemSZOO{T~VJyFsuxvQLZ>c9aR?T&f5Uvf>#se9yo zWY5wSD;!oUm~_c^YN{Bq#cu8Gih>>P3AG^XMvVKc18NbxQT?BDNgS#x*Bt+X6F(8j!GGk4eMEf*yX(U!Rb zugEWK-@ZPw*>x9!L>ekz}rgq!xtr3}!Fsi^;xhn0pv6beODcL@uuO5vbK7B>hvlt&Ih2@Vq zbrZJk7VWTVZCh$F;ZS7c?9l64s~rs==yLr1Vp{^iqc;qX7-A&n6iCmKnRxCt%#@{H4tmZ_b`N zRpM=G#JM(%{Q7EkWn9P*oyf4R-z8Pxljy$DrF;h+OMM-(Z{LDhK{omCw!)yPH`Lu- z@=IJvQ4tp=>qEzi0z>38#^5h(cIw$|qfA&>WE|j|&PT6b&loetAWL!P%s<59#D+;k zxD`oeDg$?v65>P8@^-FaFTG{I%03!+=tN*XEWFSfF2hngIYK3YE+Edv(vp(<$HAOJ zAN$Bhj+@i8pxwk>AtGdi1T`3nA@!L0JS=5S7Vhk_pk28*Pb+6!NXzuuKkxB4QTfW9 zX|jM9<|3`yDr>X?W)`9q|hi?(!Uox zSEVV zGW&vq6OKxDFIv7R%R|59MHGhR01&|_Mf2XW;WJXS>xOBUpOw+BID0Qcv9KVYE~9n8 zROY+fhs!LuC@~E&hGhdPoW_urXbba$E`#BS+*gmbv9W1*_V4P|^Zw1Rv7e{ksAZt- zf93Y%TL%=(McAGDY$(BdWz@sn;3(Tg7; zC8aoRWb_eZT;CrYQ?oHP2D$|;4Ex2SrXC&KY4RWm_0PT|jr|@2xvx;Z)qFy;G6;~{!W`Pha2#$Cp4nYzku z>vQp%rxCu_Vm!*kq*eW9j~(&lzpL!SRaP(#6o@-5!+G-gQ-iI0eVRCFQqh%xVR0AI z2RT*GUi{;vNuc_!V#QB0g1%CFK-X>Z^E;xq#c_RNV)U5o_l)X zLYZz!;sb7W0M(Gk6s4V?g=C$!nd%pBi^iby$0il@-7zu7XLh%JzVZG2?FZerOyDgG zgof*WkCQ35BRD!FV?WTl;Cp0&qGOkA>iNe*aJbT~wpb42R92gM#rM^Mn-}rY?c=|9 z|JmY$_qrwVo|pg9eP3H^`Wji>0@Pw@YTEsUw6yR|?4i_Dr4IEh1-qFw<;lmSyY)@l z9x2_b^l65nvXaujh`D)|A!-s30x|JUJ>{#rm zZ!?@H!LJdq5+DD-)D&q}_iup)#(sU)#(x&JMDTmdv7wi^wXLvkHJ~%(bYs4b$k@!1FRArEEppCdBwLwvt~y9d?^%nCXQp$)6(`%_WI{fa6_4LoqaX2H z9NH)KsZQkT`EeaPC8VY&O!#+GgqJlNN_wErej?>onaIvR+1;BVoK}3(OwrutKoL5x z_Zj!N3!eIkj}{>aQIt_m-aaEJF^!*v)+(qa1$+&Q_cSk0Sgc2IQ@^vQ=4j}?mZb68 z+Dnf-KfU3}SHF~#CmX7&e4yh>^Fgjtuq{GE#d`NkS3MRhZGbvS>|un}(b)EXWMvk( z2XclyatHRvsW{18!3OZQ=pR4uHqQ4m_@f~kGkj?8PaZ%1_^>-{v`@B=@%>~yZu;=~ zWfPO&5y#5izjx1In{Ac%Nw5|XBym&%t!UIVJR%!bP6EYaKfR#(=r0n+te2)6zo9tv zp6aRE=5PF7(qDtA3!{FbSh@Yn#)N;Z65vp`B&d82WUzaTe-yGa>z6LA5#q_(rpQ5V$In!h*U|{K z&+-^ttzQHwD^OL6r&RGU6aZSH2A1E}O_I0wZ&DO?m^Dn9s-(1gWpWQALUUPZX#;yn zAX5zF$lY{dA6B<8AY=Fn^T`z}mKVC+rsD)KJGJ1HQBR}1`$;EMfBG9=k_^xoHSMy) zNG+}N=gwJ{$yTA@7T0(flz#LPnXT{HuCo+(8qYX>R>r1x=~>_0-b_4eyPNRA;Kg3j zaAn<`8M?pdV~1`PfAskA zD{4PhwCRMYylwGwziWJH$BO*BVWPJ0jV4>d?cBv?54tD*AVAs&i*x7VI}}zBY+3od zHv~M#CWi<{xHZGH8=ySluzyknv5N=kbUBcUCP^y=zWmS8s>G0$WBvptlJ+mHeK$LQ z#_h^VB$H8lLm~^uZ(=xC(rVt4muJl^LPoy>ZWI||%2GNaX0wxm*W-R=BJ@Mi&*sG@ zZ1nX_PMLtI$X1#Rj*dgmj1BC4I!Dj8`AgVJm3GHK3%kXRj;eW2Bc^vA;yBi|_+<^T z*wk&inb1bEs~I*<(R$HN-6aFBu%wxhV*VzItVL@(^8DgSmUB&~=vzIZX=OZFkRpaG z=wb}~bT69~+^84THm}hH2How6D_u37WcBr}`IWcKhQNv(s1!rKdZ!;=~&fOR8$s^0o{~k@82VhbfWy6 z4RH@%*+Om!Xy^(TC-Q`x_INX`85jJ&)(_4t*;xN*$HJ4QwzZ^$*uV@$nLqWMoA=i> zLJ|d)+u`jGh00z4hR!PaduNJm|AEoQlNiWT|Aku-0=Si_d9(Wkrf-&)Dsj`TK|_+!Q6S1tl_5T|7`Hway9YwaW-%l z+`YShu!U*2ByvVpEN?KXt+HmRi2Gg06tkb{o>-hQzk&v`jBwodPFhH{D=?Bd<9;E* zp+8&u;8sSalao{7y>PDhNUw<(bhiG=vCvIPr13u{y;~>GPC)%`pb?KdKcY7~X=`gM zR7WC+JASl+o|<4YdHtx9KlP2Qj@v=w`6vJQ8%J<`aWb3tpcng8mVk9%scWJ6rj#NyqaGhaL~m`vcwl?s`whf46jbH|cCtl*H7RHS|Te%TdSUB&Ec~ zXFC`Bet5R;=Ml^O10BA;MaU)ZwhE;^vYPAi(^9&Vg!xc~c8cl#Kal%D@I`)XI{8mw z@OpOz4J#lVB-ZFxxQ!Hb8Xe*%N7*D`lvK3hu+*rAH7A}GsI@A6S+Wi&iIn|akRue~BswC}EyKPZ<6wFPk`%_m2Wnw>HtuJBGPgBmMF zy(Ug*rLJb?sN0!ZzGK#fgx$N1_>B(Jjyu;4tF``oao5?i!j_&D``|k(Hg+H$gLL%y zG<>7k8*c-x_gl|jxDb_w3|(~~H{1<)s37+bG9Imd4>{Sw@?@`xXnDiNJ$mv)o`sYh z!m!KQ5v!zSW&H&{|LE04-42fSYC=gNXxE%7e{xpMC#IXkpyfKBnW^w5@4(hDE5s!z zHvlb#ap)iID@{@(mN^Bdc~|F0>?4a%G;3xY{^J5@v9uiYQjfh@F9%jcea*J{P%R~U zW#;-u$uou_w_Biyvr3O61Vt?*z6wR{u!0wfVPONSMGsg;h?H<`QyCY-pv1jjJyU4{ z9o)fo-0|9}O&yH-y{h?Z7P4`?5MM(LjxC*-wYca($c-)n53N8tdA&hJnt111z+up)gVgGo^JPDtOE4532n=*zY{M)H81|U za2*!sH8a-zSINl6uYAnnS4MpHtem2)U3K8;K-ENWk9#%k?!u6i#P)!#*e)ddr`jH* z0mYM#T65L6K|Jm{0%ru9j!sU&GbBx#57z{2J4CLUP+8Az;BfB)ede-F0Td`>JRf(* zn4cShOr8hxgt7eMAPU@Ly<)ytQ#Ovl_*B2^#2Q1{>5((wx>7ByzrvaYu%S)j9ul6%FxLR?gGW}=jY z#0B((rgxfWB>CFIucFse?T<`h8Jrk$t z@}{i8ySQ5(Ry3@J_Wr|YJF1?@aSrzO<14RQOG?Sh-+R&g@#AkO6=^9J7vK9h)%4=`n9!HP&2MdZy>ZoDbGMsompv;5_jyF-i9W7pR1QFu>#M|p5l;LjtB1Z z=W#6>W-~R<&tK2z`s9)qQ(_OC6pK69!rHO)&i^Q;PB2ybj|LckojHS~8xYQe7*({Zhogka@yOoBPTIJs*le{vlY-r@o;< z#VTm-en)~8WKxm1CUjq8X;J|q3dD)-Zf>Z3qM*t~jMzq}3FKlOw-#h9gK&GGI;Y5`*=D42gC<_7HD!gt)<;Rt}ur4 z6Xwa@-R{wP4F-4{!fdW7q|y@7lzarL;q`oO6olH9PK?Gv2446zq%5L2+vZI*tD;`f zKFYgR4z&_{`Jp=F5HJ=d3xfw=S8WKm375|7&321{?ErJGBg6e0KugfJfkt}q@o3uF zJ%&sU;%xlcwQ${{ljf8&8|xkn%g+|JUxOT+O^}ant5&avD~Pi`t4NkYS)>2HS(qfQ z>7jUkV3*z4>NNbPud$mOD~kPgJ;4A11sOhqo-V=WY(l~kn1!WF72MQKZ?a0Hr7F*9 z+my6(a5+&ssPoWhaC7)|nnVbTZ2u}bGUCm#s+yXKYv0b&eqha91i}#>S+?iXVup=x z-&PnqwvNf@z+(O>mRc8yGI*IQg{X}LH z!<~=Q>Y(lI_RF3rdHS3507s4f`)k;+qdb=HR(tS^mufq8epj&CSylNKgO2uggr*^C zQITtD}~s3F~?_o@UsS|!+*}IX z&0FUmvgBQ!Su8S_yU8X3)J* zdIQ`j)MG;?(PjyeMk;6~wo{o7bD0B75R`x=L=d3O5=rj)B#SAd%sa z)}kN8*Op#7i(6t^=H`nFfZ&BAHt{vImWV z3ltea=S~K1zF0Auxz2x(19*B@T1`uFGRLq$*i~1tff+3(SOBJX4Go!<$vcx<6}?p; z1uzjGJmr$K*sLwwmY5x9&aC2^oHM$Vj0S)e-$i=!FAx@lHMu&=Ln2%iF68tZw_jrM z;@89>N65J!MkqoNZ=1CkEl|2KBM*-ZE~)#d^g{mwn{aHMgWi>m)uWe zEjfu9TJM8uxsdv-@!OGeM1=bN$Jb!38S*B~w)i zX!^PrS{1flNEfW!X*OLmxTL!$;b7IO`<*ns6d^ZE@61Wx_TQtklw=HJBPW34YkE14 zpheN)ShmsBAa|^9=CP;fi;|oB;3UAIR1F3J4%b=hN}h>)pYY}DSE|6%kZ-x>AdNOu zhj_#7$=STp8(}ukH!#q=cqu=fMs{#&6{ci$UBW5&2cI!6v{qa7(&u&|+} zX7S)0g&Rkw4bQkc;I+@jjTwdamhs|1_7NY+Jxfmacv!l3@Ms)YH1hUkVbQ{w9BXml zW~Rlz|E4|}*3FyPL8!&Y@dYo~$IYKPEMxjHJwdv-+*{_vpaJqamX!KpX*vuJwBlPpp>z#o50$}K)C*~1DG&WE z9~(4se~YInvMdTz#wwa=&+F+QPE>|fB)#BoQgPKkYIEin1RSM~GG6D_CTC=QJz7!w)OL#+w^z7|l zfPayDy^LcrZY7K{oecmDb0>qA><{!-27|1*d#2#U3mpvXP$s~9iEj)qj+C_Epn}N> zWZQcUUj2aYe z4ym6=EW-pGxPe(JUaQNkMTNdlt|-|5$ID`*Gz0Er1cnBRAOQ;t&t16i6ON3|CLS>G zIz$tjmJ0v>Z?l-1Lw>!JqnKfY=Eptszlls#cXUy(hU0$-_NOJLcEeg<*f6?EG}in5 z5cGv}3DK7G$)doguy7n^8Clt)@6y=P03usRa}3m>tzZrBe{-if1qZYzOdxFxl9T)S zrEdPM{WGZa$f)RV1#3oGWeSyI)A~5FeX}1Z6&$P(^HsI z;?X0lB>*4%Sv|s11usJXw&tTA<~)BKDWadohkST(e)O3qB7pPp&hS~lDvs@qfR4yR zhdjN!kl!w2)?oQ^Tqd8;z?J>py+Cn+-Y4awz^U&4@7_UDUrq-Gb=?4Ka|FmxHoTv( z7q0zoZ?WUrba$B`7TbQ1PLf9L2L#guqV&_9woZ7Wh^1BCzH^6Fqoc|NjVF!kSbw(G zH<}mMJQMzuSo%s%GX_1Ce}932F#;-c+Dw)1K1yAsQId-u!DA|QWOd&lsUF*l*}WqC zxwKvUT&Cz1f1xH=he#QCUUhvpqjizOcA*&kIv5-rkkmC4Pn|iV(OBATmg4RLJ>id9 z_9=~=fE$M(;;wjej8@~o!&FgkttT*dJvU-mT)>tsK^M52)PI-phb`@LqAPM9&`V~+2(j%UMI|MyX-f161@AJd6L}dYoZkO=pv+PfL_JSNRI|q=+5qgQK+x`q*{zdwJ{cX=i3YLyjN67E+ba4}Fq(>C*cz9UxZz4NQE=y?gFXha)0N2``f- zPON$3EheVed*DC>#8Rse?Chg9&-}r+l=+`;S^E{UwZ8(Ff#3;Y&bZ(k^BAm%<=R-M zUc(AO3VaKUmR^M|vxvXr@1Gxk!0hj8^cd=>rzBOb*Mf)`#JwK?_WYQL1r&O=_eq<~ zbnlwU#aT|yHfzFz=k{M?2g<-$#xOwWGp0`m|0nxh;p0O{3iWTL7Oo5}jZf7ab93qM zEX0-P?;{!WKW|t2!o`b=NntR_Qz+BJI$CkVy|HKVT#s3y){2=NVH}@t#JzBV-*Z&;DS3&WIhhYN^ z0|(-@qHFzfMpv;(y9fV$I>#M_5qILRfI%*x!=zGJ7%-pZ+stdKmM``4dWB>-cp)oP z*2CYR8Wz025HF?O z*|4vm`eQ||#KSdWvpoOH58FLqQZ&@mBs%REF8oe%RQzt7Mpq9CP;wQy$aMbvPft!t zlw3itegir+B$1@Z*L_LD1GezW<;%s{8Ip!p!j=kZys_m=mn~b*vTP8A=9*7<6@`ZO zt2W0EgvASq8r0c{#SHxdm9({e80X8%=V_g{Si;OkDJj|gMK9+6Fe8HAFIs!F7I*qr z6mTSaeA@ZdV;?dFzAcGa9!CHLU7KYsepfjQ*ue?~g$w09FAMi_9;PL|unb;3H@mWd92ZYY)L*#f) z&0ruV5?)YMEohl)Qj6c|oBdQVW$$$5_3Ddmxfa^sk)7i^^vOW1A*7uznYeN{}^7L;aY);GLh z&g%&=F^3NQ=-5Wd7xQ|U*#3i*We*k3?X+`ZaSS|OctMh~>Wmp%=mGFSN=iy>Hr&YB zgus@<9m->jd|eKl9q-M@M z|CX?>Gd_M?^HU1>8C!qZNBlk+2(zvSShv7xoTr`sx9{McdbQVL{H%jxWox*YM~U|1kbPd&As-0<51%9{OGo*sC^dn7nHG z$W<;IXxBSjNX@#oJH4>7(m7G>EE0x}^{GyTi>ZtnmUN}S3%nX@9j~C)MK6Bbr}}eo zadr$?y4qfuMSC0l4$_q=Or0U1+PmTSxpQl=LgOE;P9{Bu3iG(2*4;Gf+O=z3U=LSU zM$7w@+M!p3%3Dj6PWdy0W03lL3$B2|TrZviW*geNTlN9>#1sf#X~XBP6ZC8$-6e?R z9HEW$6ZuB_560}G`XEjT-4F^)%s>dAq}26IFTCk!Snrumd)Rohk>eT1Nu{9)A@J2w z8jWUF?9*~zHtphmlu4L6B^wgW|rKSWo27tMzq5 z+V1;*3?=UdU5n0qj?22>{=pN#dZw_rSUmdx-59zWgsbOFDXv;INoUbJx!bc7*O<_K zrvBoYcHl`-dbuVMBQKhk)9LsJtLo}bo%)TXGWKO-G&EKbDTLik*Lx0<8Z_uLesY<= zF$mJr(*qB{kA-}SF<^-2H+u?%jzN~z%$eH|ZSY9cDa%=0e*aIJ%Z*M9C_KWa;_XHW zXRwHVq1q#_%RDA*yu336W#O|{5?g(}M}AO|#BX@}JPnIWLe^hof1KMS70~mZ0vsCa zV%RCd{}?@bPWu|1z=(MyWtcAhlV51!Lqp94!-?mz2m1{i7+c@x8TIIfPn8-sI?vH$ zOP%}pU!=V(%3@8t*3$s(6Ji`|Zne+rT_;Y|al06K|MC0h#wBiquUWHhg1O)r%zN6%#owx(}4xZjax*KrfG4v_}=>*gTmX^%i_TX48U5d(+mp>}+``15y z927w{@SScE9Uk40BWJY$vxa!CJ=N!?;igT~ekQGGPJXa7cK?2%l|rx3Y|4xYjN!v} z6HI^(B}b;NBV&wNywjpedV#>%qdOY)i)L0C+(^3{?X1G=t4Of0;d60uDO*)rTU%O| z-w&0SVA-jj=jkBGZ2zKr2?LyBJK_DUTw0%I_xTEMfLH*ul>t*@FNPp z>r2N!#DVgoK+Iy6DU&LVIIyP45&SD)wcK1t^K*a}?WP4%Xnmex*Wj3hjEQ_S;L-aQ zKL!iiVQy^yj0*Wd?&3f}fcom|?>MIgbl?Zmu@+oBxb$?Udwisaa#Y7VF>+J!Y2GsP zi-+)3{HT0+(>G6?roa<$qe@ez#Km?s%r#v}a?o4;K;Ap1p4sbZ*t67btrHq?{66Hv zbXj@vr}EmniRIqb6N@phun_s^4jMlEIzP>O=ixCvye-}skll~L!yIe70|-N*&K2Rch))jJHTc6(3QaLMo%F0l{E!!OeZgnvsECO3 zylO75$&Y+!nzQ!jtAO~tZ=2f8;qAL^E!lq;sc4Qzg?i}~{!<8dg3UzjY8fVNH*MY= z8aBv@-K5B(QhGa=R1h&0(`E6fcPsVYiv=?%y2g3`6iv<5430*wZ~0SBxP?ffTU6Z6 zoK_^8kw?nP8(I+oq=#kNYL-Wb3Jxl>HD`00e)B*ezPfeos;;4tyV3-L6VQR+8d`YB zsyApj`3(-0IY1r9P#R{)dI}Ybx+i505G|Zb7mceu&8KGX6T^GFOk@@`cP8nt^kDXi zS?>AXUhrMPiSC|91nFUTAWCtfP4`@&v(JMJleGeq&zhYvpyUnC9b zo~Q$?k>(dSu400TqyEv;(!|*K1l57mHg|B0@GCBEZ1YU@3}pW)Cr(6eEGKZ&rUl;p8XLK*~me_WsN&vJ1;MKS=TrF zL+ly(=i92~$uUt#|7*xN=jp2}bTmtZ+`@eHZJ8E=7a@hU$0PGnW0Xk`Oq^zQQQ>Dg zUJuB<{ev|CNG8k3j(?C&h`fIZB8473z*mBMOZd#rw8Be-ILPy2?{|bnp|BzSFu0LU zjgeb|!=pO>TDZO59zq9;^LpWGE%7dKLjUfm^Ntq#tudARy~@?qlH=gBxknX#X-DV@ z@nEd?7_5NaXL|^slE1&MuI|L4se$|}MoQaiW30PrsHilci5T+=jHcQCU=4o>P&})< zB&`wZzW#mtdcMp|37qEmt^d%8%G%nkXi#ns(RXd(-~)nA^8vYNcu+*Yn6m*+oNhan z&yaol5P-78>>Kv$_%6SIkfrU3NaO+yJFdU-sd!AEgx!PMzvdm(uH_-T)oD~zP^e%v1C>+5CY%sq1ZSs`y5W&enVfQvw%C=iv2p-`a-Akd5SxL9Vs0ZG>^tmV~Gu7XaPC2~6VL!Y9 zmS4ZRI~|Bs&jG(TE^wH){&UAKs;Gf1)@U}arlC1mEVMMAr>R>AAg!Kr99W0F>dQnn$%rNB zNE)8nula!SLPLq()Uq0QA1dWqMyHY6i-+!cL5f5d@+fr_X2Csr_B14iH>iR&xRA`_8K zg}*vgX@3IgzCRvGTEixs8+7+X;S+rR1kbduw~9a;)N^K<3!R*<(sm#-J+?MoxD>L3 z1{J8!V;L;ZDHg}f)fsu2Tt>KxOHAG&&O0-gahEomJ6Gz7EI#bEt4C#kBSK3Go2sf5 zR-_ms?RW4EImMBrOk5DLsJo?#%(wwD`p(Y7{bMTV-h!CS&QA`L@W)V`pE_SpMp}^X z((#PSDl@?mg+3O>r^x5w!=WO^i-@PrDrYkAEC)sdRJnnqiioc~EwChfR>q>~Wvb7p2CAV0=6;cXDYZt3)eDoZ2qWA|IOQTi^hFOO(qu!!J%r}bCG z)2A`&oj<8P`tH64+FG%$joJ$hSkCxK7~ljBDru{_hr?hZ7&1mnQAu_^r zeoheY&!V5`lIK&i;a}{jIhZ7vSn4@yB3XnG*!J}+JW3~z6g9ho2cr@9sGp7Z4gE&l zOF!29Q8p9~07_stNIz8y$&{6Nm|V=ta<|yuHIWc-V(#I5nGfhBxwkV89su2qRaW*u z8$W!jI))g`}pRy>WAl;yHH0IJq`x+mg2oLFXqdlM#Sd+c#)%$nv&OU+k}kNplZa!rT-bCwrbozfH)e=s-3UJ_OqcRL3^b6 zSgc5($n3W+66h*uJQ=x61lc0keCXM$g!+FOdx&`aY8pt zakjVjgBm2B`DCAh3jOdw&2imHjG#!Bq_v7^n#R0&K}=90Ib=wgBb@9l#X0fVPnmb_ z>WdWlF}fl2eFptxwOCMJ1aWUKT)E@*a|W{?0ob;8ksrh()4oCpkeC=^(9bu%5T6E=aZklvh%Pk*92-klZ zo5_p_qC*BcI^{;K3xd1u-@kv(xIb^U{VB?rFdJ!yU~+Use_WcuIL$(9avLYFSNHA} zeC>dkg6iKb1tS;3ekq>v)r#kD8>YC;RDHJoxjBd+?7;(q;_;MJMf4>6gBj*cHZ zGjYW#==C}n{Hn4pI5NS`m|s30kFbfjL$;4PYlp%~a8wlF!O%$}1MJPhy*rTV-anwV zGd5_*@kaLasdj7a$(Q}nYMzT7eJ)!w^5Yhsb(+dnhm+6I^E2a$ecqf(Nx2AL(|X0==cRL)xc?#D8SY7-1ieS}HXpVwmlzQz*~b}&n!71~ zHzUv-L%LzRSj~lS1P*g(UJ6&MR(4l5>_XUS4_!xAoc-f8L8pK1Kw5&Lqz<;4eYtRBm z$4wA<+8W}rNdZg@RDW5I)r?oC?lEv%L2kcl)~CIAIWr9uF=epnz>bW z)_Q>x?c(1J&~DSQYBjG?WVb^odQ5C>XCc}H9>UIL6`J4)55=@+fZW1c-*%>f9LiQ_ z7w@|$J9H>Ja{?!ud_?1lwno0+CSk?cGyFi(acXaD6dp_IcdFWT_x##FzMA6W$&Lp# z^Y6-eO_M~q+VrDtZyCVRg##EpXE9OK>i$jT>!ZX+^(wTHtZis0(lXqR!6`tFT_FZ? z!fW>az$7GuL1NNaR6X=VlA_C-`_75IV7C#_so=JRSk&?#ko+Q(lt^;8J^1*3D@BV=V%R`63F#>KZnQpS zsGFo8<<_{9Y!Ezf_Hu8&Re6h(E6+aNMc(Nx?+XS!JLl7Os{VqApH#SKZB9JkY|8$@ zD<@B&Wx)_66?{J(BKFED-y}whOGuy=nu!*)x%PPw{Ly8>;V>x(esKHt?S!WEa+mmr zbu4{d&rud-AajFjKhM>XdU+R;G6pU|{+mO~k#qEeMABj~aITQ(8W5@#S4N)B0m#9JNp~4PREL)ycxn z4JSty>c~r+ia0-8f3S#(uWWS`lS=+9&e)+U`nJyDUsI})Q74{r2Fx6Ft^gX`N1JC( zO}R5=mu~(|<+iInv_?2ICt`jH0{^yweyq<(jlpmvj5M>k^;x>;VV!xz6r=Yt61@ed zsNdo2F)#{SIAlE}7jf)-_XsdA3E3rk_2PWH9*gQCD`vGYQ4VM88P*SQqM~@>3()R_ z#lhS5Rb{ttFBP6shdqf}_D&9WpULRK+5C(%JWu>)sdj<_zQG!DPQ>lbnngR6oD@dB zZBvZ5KAg#6;$j(z)FJtlH*%-NVNz{f z9qkff3*3KfIm+{|umOr@uZV%G^QUF;QOhaCa*ET;XfmA>rj5O1LK0a%#YA8w*rM-h z!6{wJX=fS-0VX(NrO>6C?lY%bnsj#~{f{sR5f4w*PFebu8(TAB6~cG&Y4K;%R5~Um zCcQtlZK6Hs=y<3x&Q)mjR3Ei4L}+^lMcSngv~QF@N+1{>8P|})JRqkeE1x1}U2Zx< zF>5nrEj%Tf)lM^@DGjS_vGhjoqUZ6 z6Ub$Uvy5ogXx8f3dv?eE^Bvrb`#&06{&ZqxLX0iSZPK+ zrhk;~K-GvnR`v@oden)NZhhk3+hIFiKSuzpYcH!4s1;Z~6i>YtK#p#@HLvRfq7% zW!E*f-_}ya&rV6}+uDBqL!m?oN%8UK&K)=0XyyOdlls22v@DU=y}JD2aC8(MiiNQz zkmQ5~S@S*g^ITmAF}u+^#>j!v%k0<_4nUsb-fn5u*l=Dnu3V4Xdd#AWb38?M_t^hM zYidXT?4=$a?dqZ0fH!Yd$Wmo3GE%TU5K385je*7(`F3Tuv zy#}*W_zg@d5112XI;QB>_S@t49dqJ7T(?h}=vAPFIK#|aNhJILLB3!A{$t`7SuWij z3hlYu+q3JLtGb3(kU*#UF36RoV8FBY$ja<<=U&{{HdEtdnsWJI>zlW3>D$@Gm27~P z`Q1`&tX(-+LPBt=1+J}gFkL1<8Gs8ihx6(a2>$f3O|m;VXz`50pbZd7b?gH5T;`)t zwqCw+g?4lnth@Z5oRMqX6^`@u0BwvDzok?HLn&_@z&tlKnCPGysGWaFjLG;~Y{l#n z|CTf-%79@N&{)Nn8*29`lw^(le|B^PA8r$~Od+LuhM%^yV!CPS0%x{z{~It}hqQli zP05`*LerXxOBg}oo#Ae_OwZkV9~ifIgJh$?4NRC|xJX@HUFU)1v!_ql{yXgBk533* zp;l^@Y!&V}CuTnuyfQh@&1KXYYJ6zJV zp1ZcKPsuMs<~&d^95A z?c29Lbv5tn>K^wTPOT-n_TY+T-k)f|#_i(usG1)>Ttl3sgA)>N2~#OBUog&4{8Gv1 zFmn)=Z#+?RKbd?>dCHXM1qB6M7oH^_>-Kl5r_y7q`~D*5c+beP5jV7w@7HOo2e3sv z>W&GhGbU^1w$b7eGPRwS#`EW|0RV`)Jfa&*%qiOZD6MR#o`^~oLjOEW21fJVCFqh? zzc`n`iC?~3@bobc?|s`^~WGV$mo zbx)rBfw7WumbD954MZI{ru&hqJ0~INdt$u$H)YuNG&?bA_G{Q1^eD43!bR$tjE(ua zpC*s+teqQ;hHp*{m0kUWv*1Ho-E8xv*JvG)=P|SIs49IzXB`c2MPMEMKYMU^a8n&b zw~`(^@sTA#^^%reghy6LwHAV90M*j?gPGLdAR{$fvV|s@nwi&6gVV3%HqA>}lA(*Y zvP{lQ52GAz9|ez>_DQ|HX=?|ia_?&NPIMP|3=NS38S?t2S_er1rcg&GJZc8jCwndI zi149eXZ&UU=r4^RwL|QMFRZ(w)W48aSXjt2`*udJl*(x2(x(PX9%S9+4za#H;P~V8 zS4~alKnvpHq}#J~dhRF#cNson1U{oVlSU3%&K03I7I@Fc%kfifeHkj6#&ad_8AlAdsj{202s}2{H z`^r|GK&iIfmfVy`dvmSb%!O&TN_`zn1hCxDw;0gLzx!Bn0ig7HSXV`Vf1X4--`I8} zU&40Yh&j1JbKRnS@+cKDAvCd-^4VL~+pwFh*5oe604%(b1hsrfKRFV%EY4Hv3`Dn_ za^A%MZurfte~Wm!h@-G7_4g~9Qoz>2JCS_2&N-lj$;rslzej*lPX zTOZ7O16D!_J~edMLx826#t4_7>o&qz=k2z{&6{uVB>sMH>RmdGeJEeZok4>(>h*kEx~^9`vuyPU%RVIrn+E>y=VV^2Md>w;9%DMmH<7K z7Y`E)vlvI8%@LdW zdDz(1*G;XTK8xoY1KcDm8f54bF1J#f<~Qxu?O!B9ES(QeNs#W@lc61KEXB{isguH} zNf=RiOFgP6p-+S0$z2@0BI5%-Gu$o^T|G52wv$@`EW+MfMI&AeNtX-m$W0v1{X7zQp~`V1Zc0nV2sbU0LY0q3zH5Xe#&VgURzl#+SC17mn|f}R*cKbnxbc% z0^xNy)!9v~xocc_NcT&e+va!gsz6&cH0II^G#BZGm8)b--uD3Gj6<)!U zsR%{ISn8%|xqCAPYNo-SSllwv|NE(lZG@mM?+8qwCqUYx*0$)BnoA1iQcd~cDVaXQrK9A{Augk26y3s^ZcAEgdJn)T~%EQ z)q;O+p-N^E!#q+&+_x7b#hUwn{OPvIa{=d8(zo|f)Z)A{a~Af8a^|4SG>g%T15H26 zUq1Mk_}FVcCVRU2H+@Cps<@Yxq_;`p@Ccr_wvHvc2jBZ%15+eK81O{v>c%i3J1}CQ z!eZIntE3coPZg&Y)A}-jRUWtga^4W*HWpae z!Y(ES0&c!{7gW)S*LuK|=*Ufr6AXSjnn?gmA!&HGr!90F4b~qPISD7^>jXY%R?nG= zw!e$UV3}YIfDlR%z_~Q;<@~X|J#n@~xIhjl9To?_t#-H_n|dg#93MW{ljJkoc2cgMU4cV z(s}O6L&~)Nv1(r6bV9Y3XDO8-#*)-3CaknlrDo?p59FkkJQ(cSW!K^j`EhpZ>nc}jBH%S zt^du=mE>*Rv^35&bV;Q=lwFrtITZ)w;No>3pNlFzVr}AU&&k4$cfV9Q`A(frk5)jU z9(L^N8-XS=_GV=X^+QEjcY*>z-MH%gcK~q?f|Ku~?wI*(;gNw-fd^sd8Z+yL;33;p zKYZEayLENiD<+|&S4tZlak{Igk{ZJpL(+6`FFP^-o6^B8%CaGPc z1i!4I?`>`;(n8H2=9EmpR%dk%cW+A06^3v%w{E%`hE34%3Y!2(aE^cw-0xg=_9N7) zHl;h_BdQ@xb24=ce-AivXYi)ODnVhXweR{NT-*Q_P1_PLe_fzPd)Cc(%GBC|7K-P% zXRYa9q7jX0)Peg`{yfX{XT72IJJsm<&MTHLzXVT>N8k1O6-rLrPI(&}I!+JP)~*?E z-fU*}cKq)aVV9p@6EjpZ3vXZPIAf0qdRS{r<#w0n72W*2UJ5tgTKv64>QH&Pua-=-v=|rsaKV&(0nvaOnPs{$sAbM*mwH zL2?Kx0yOrJV7`C<&Z{ZS^%vvZ2(t@5snYCuDk3RABV5i4tS{P)gjSwY!VhWP(*1g_ zn#T~loj-Rj^@itch;>VRdhAfgzPQnTNW~^gn1nc<=TFT#Y0T6Mbpxw6tD8=+ zf&yBk-&B{GQZM&pXXs#kpgL~ckxyFC({QnfvIzM8koLEtRuK7Acy#eFG%n2aMa{a_<+*jmEGW*+15DytP)}nOBL|mVsi_)2R=QLkosy1` zA};B%(1{HzHl?OEK`C7StJSog6($j|evLnfRIRRL*h&vX<&)3N2Z!=240yx^N_@M)ni@ zlmN&C+TWg&%ICobs#cvx^M4Nh(q=7D31urv#ODwMlstIpKmW*9%`YHTTmYjM>_#5;V_#5p5a!OBs$pR@X zW)#c*K7RB_w{R&FmNPTgg6cUu%C!cI66E$?r(0Pl0hpFLf_erh#n$6M{H}vrVx>TK zJDD*tR#2S{nHjnxte5pSE{=C`2gB!C;rxlJ;95@7nKNxLkwAF_aBSbAX#-tdU7^b; zo=y4l=g+(Yhoq0zFfyuDoI8F=ObW7Fcu+UKOMB6lP!0jE(r11V5birl1d6wq-Trv9 z+sLqTY>%Y7=%oEGS{9cj=61%nBJJ6;&|$z0fvQJ^Uf#h!1h&P%zPS}eb2+5x-$%R3 zy=-aGyX>p*oxH|FhoBzdScoI4hx1fI0fX$I^Kn5ZDZdkZ1qu1ixq3Hj?upA?uCseV zMMMsWGd%*t$?Q=6S!6N%cg?S+kyTOEl*JH;xFH!FZ4SrIp{)bvs>EoyX-W!_MpKjR zxUWgdd<2&{g+;vhN~|*^thlK+ z6k|<5#yj{G7`OyCj!{zFt$r=GK%=U}MGoqHH}&St zn@sinMvu1Dq0D%ozT!myGcGI$r*{%*t+re#-*+1)8@Xw=4JrUEZPelh3f%coDt zL+rP&Kh3hc&6~SA9+Bs*wNNxtd(M#_%7JC<5u%wQlXtxi z*u0?xz#X;$AYE=^ZyXf)s{a(BC6WI7Auz_J@*Mv5qG_JwGpZeytuH%rL15eS%Q(xS zS#hXR=5q^9O2K_C1jD)qI&X(OgQ*IxC4MQdZ_JzPlD&5eqkDc9k;6L59)zng06#SUB)_V@tFNbjywZp zPM`6Z59(zxRJk;1E^I~f!b3r$B)?gjM}IO@FY11QE99%Yen7u|6BlM*xUi>Uo@@Ss zsk=tH>Yf;RWAvCY2eTbP3Nw8!yV|h|h{8E8{Ue?Y5Wa7jUEP>UIu=G64MqM$a(>?q zhz#X(OSVXZPmwy~>wLrn-~$-~5m&xJU*vo^JyJHtKx{S}`ErAll+>56U%{pDv+0+W zo9oT4-KKT51c{3Nt4c@P%O7!1XNt#ge&^JR%WoD32e%7*#q{=UjNV7Y%6W27M(J(* zsD6i!M)f>Bzm^0mArMj%X?$Ls%+0Ff4`?(3Rv#_@W!Z7xRqEM7O<8$)rY3_YEzoBD zbqL*$!_DbB1HvX)+kflXT}rC5s){u-vcJC~kF!|+8(5L?Yo+HIb_Gvl);bR6um5J1 z?EnPnQW4eEu@xGzQI~}Y)UKQ86x}|W=3KnEGBi}-^rvEsZs*K-xb&(2CkJxd{gY+u zLXyL`Y$+xD2%P(&KSLRv)HgXTUAnZRz!gw+6xouoocIK5t{$u$xJjx7aYwryT_%>} z^ICr9QBW%R{67z%@HGA!X1V=r?Slt<)-0C2l8}9-&o_}z^y%fLG2*s3H`uW0Qe$^C zuBk!tF53r!ICBGkrbGZ9oKDY>8fodX5lkMN&HY^ZhWta?B3TeFB#S->$VOD z4H5uCR$7)h%Bfi#5#U6DwC1=>^90}vp#QW#U$k-WqYs&9-7smqDOV58`xOg-4~cqT)KNXIrP< zFY2;aqO^xzsr8YxoE+m|hiw@d^KD{|4eyxv>CS81kwIZ6FZ5>RR&Z(x@`Sk0navYt z%$VV!A#-23DO`G<)+jUPQBAuqQQ<6cY`mqL`xwI$`^9&dC^>pk)lWO~k3)4u%^vyuOUsrof6N%n-_hG!WysIZ z82;7&+2o_DRu%X!!sI`@ifL#cPA z{IlliV|XIlXB?kYe*6pB_qpOHw5nRGRRorm&Fv3yx?32B?sB1`6KGClc`@;mGtOw!|0oblg6D6j6B`2RR`@S;2=foE3?PKyjiFm-g)-)Vx@Nb*RS|3%9p*QpG1d;YTF}j zl!Ocd(h~)gLtv@<50)tt(Jw_TP%+ZG;lAenh8CS^VHO+ke9OINB}V?(Jtuyzb-8$| z`wg+wfA?0Tm<|DF)YEea$s6>el^MZ;4O321+hf5_imEQ<%?Xe8y9QVy;~Q6}Rl6j= zUCHnUg`jXu?pY;^zljB!ahu>)-2sJaDQT#F`qo;i#@4j2x=h<_w_hLE^3S6P&UyRnAvnDZ(3CR{xDQR)wF`fcdPSm&HhU7YJ+GVZzkQJc`c%vKFM&(1FwRRfE&{eA38K-rq-Sl9uW@dhT6Wc zoiiHO=FrKP9#AFkcZ6xULMfJ=n^6t0i3%AYDC@GRy80Z@X=Y^JBi;WY>O7;`I&O2z z$m+aS(C*KLQ2EYk#boq+b`T;Z*uF^>QCK>@b>k;WYj1G8vkj~0c=X{i= zKh#GpotbI3YPYt{PdlZ?yt*v9qJ1M4?#VM!{m-!4dS~8L8D5j-pDoLb82D0E)>ufz zqzI~<0H0lBgsoh5Ya(9{Wk%94kAe({bjZ$Ibp8(Wx?sKil^#+F@_*;>Qn|<7)Tcwtf4+;qxbTofiC@ z)?A{O-4~dgU33F&P|4n#o;OhoxY=qXRmRL33rT9KxKlw+E^=O@oIFTaHf4VhtzbF! zmkuPj9-R+7ul5<{<=vHHO^|J^9(yHt-H&#g247#|MX>UwgNwv4r*wjnjSD3zRa9?j>5!nHgav~{ zYrD8Qia5vF$CgVf&-Gye+ehkl*~Mp=4IawtV;bwcj)pPr)A-8jY9k#TyBRaub_6O8 zi`M&YDQpmUpuXSQnC0`AV_q7^ZI1JmS5S~TR)HO8f|sto@hDqYm2b)lSjqzd=H_Mk z6CkM6PqewXh!PN+O+wGIAx&NyQ_*sl3hf0ZtV2OU=xhS(tnkpE}7t1!WIT$ z=iv0IDX0lp#dr7VXlOp^(n*PSgcJYej-7PTF)0w90~{+u-Onqlm2C|U8>zyg67ARQ z0zX}@;#sPeNfJi6khtbh9PCYo(85z9e!ejA9k|03OEwN=Md%EZz-f16bTay+I@n(+ z0BJV9-o-}n-Im{=sIi?%P~QG2bj+ZIb5}3r+X>ZUq7N9$0uU7dh$BTsMFrM2G=hc* zFoImFN!YUsLf)b{Dh_*~c`f-B{}%jCBfOq=Fno?d%lM}``;(Fkrix{U!|@vemCqvnV}hu-NRi2k#8M2H++JEOO6&zPAg zY;UBfX}C1gipL&A@+Ij0&(@KI6i>abGzR9I#V8gk`h)^;#JTnIG7NQEpZ~c0*6|ys z#s-1GK!ilwB8XIDdToVKd!=mK9AIs3F2G5Cr`346o{Y}=TOP3BQ`bErz z+!AaQd`QSag$}`(9AsGBe3-T(qmXNoDGfg&Hnxs>X&G*;b?%_g3=G&^f_e z%XO~;J`$h<(vO}Z1@&52Pb~hIJ$&ZUrC$s?0OOrKJhT-D@_9^!7Vh(@o4RI0MBKe` zKKPMq`6*pjz^K}umfgFzb8Rg{Pd zf_g_zRY)85V~^Zu_qt8S53AcLR`qg=;Nl_lXK4t>*8UVgX7*pwt zU}5$xZL9cm=%D&tiVRLq?Dk_BI(UDi!OYv}TgTW527*TGOrqzWw*2YB82RhFvhT89 zGgx3&_Uze_3lC|c1Js^#;?7Mv-&S|_i2ue|>M7dO>ODA9iT=2{X(lKoS;;`TkMp5G zVdEk;ce3k#mb=>TkhYiW*RN>ZuRVY2Dp)Km(Z@}`|0>}Dl}6k#zG<5y0KcEuT}!b& zD|^o7-`!5cCi?n>aIf$jOSoSz4q0vHwbu`J_iobc-*t!L%g;YJIrG9QD4q(++#5)= zi@&^q-E*zk5q=E7#vqF@v#Q5}tjDiHw)*<7rA2?>UYz1%RTZ9XhbM9YVPw#qZOCB? z5dOT_iH~h6AzBdf0N6EptU`bYjh5d?{dzZdFAPzfo3|-w&EHZD>7nAPKOhj;>&spK zmxB?O#U42_Xo&v7s}wFa@BFL!H)-yd>SjwS$8*j9Vj1U45P7<|^zoYSklWJhk^pQK z&tgK;_xD!mwYtXZG_@*bO;`?wiVncgVlTZBit6)J7gGlns*P_ykRPygsZ%#wrC5h^ zs=d1s&s=+t((l)Lc=p7JTj$E`sq$&T8>Az9cn+=vHYXEcf&BrBm3%!iG4)`%%Q!%1 z67wKqzo<8#U^Ir1<%R9m03U*5`r0ZcBY7W&snGA$FL*Ai$XUKW9t2J`Q7CIsqWOE8boOPL(JPnm_y7L>>@#p}R-yv~9~Rv2q!hDQCDByAu=Jsm}p6=%B6@@gF2MCXARHtWdg78O{_nn|2o^ zAZbt(*Gc&c&a>2w#{aGyCUt4WC&$ukA9)wZ>&4{zMC zp+U;c4FV&k#YAjUF-&b=d1BhGE4G5Yh(MEUyu`N4bLoMW4xt)|)ny{0Rn5 z_Vz+(<_18ZU}Gs2%!tzOlB26d^T)@fdU(Ze726Z$C+`mCa>@LK*`&EtE?j?ul>&(h zf|+aOZTmI`jLnJ{VSP(=I<3DDmwKOILsnjiDMWQC|4w7L^WrszH$4;#;tTFHGQ8Wn zN4ky*O6BHS^y&4pvjDB$FC1xP#7>?;j^+cvd4oT+=$B*1KQ>%&LFWZkD+pT~cMPO3 zIJxSyo$)(K8^PHWkJ1x)7ulU?ynVnshCU;u+hpkF$<5|nFWy|q?K~sCmDJf$5 z%g|#$lOvy_xr^p%!x19{d&RkaA89xlT&OKizAI>HSsd;9{URx9?Z&gy$QcKrt*tTSNIY4O+z z`|z=VIO;#46WEOl3!d*{o}`Ya!jk~o)#$n?-8N8 z6BzkJ1f@82mVH4!Wo(X1&ChB-zlrOcw95+$T1M|Eqz)8>EVeKsA#F--Xf~eX?t>JH z)g#HD3S zNq@(@2sw@m{}1s7*1CJccZ2OD-}8j;YyE^;vDyCtIaewrg;9@R!PFOue$#i4bD!lp z8unz|rc`Wp6@nlLU<6aZYV8Ae+8vOQw{uNHv&SdIU9ImT8qwJsZ;L6|3xX~q*saUSeO+F%; zAw7#j`@Ahij`V1$sH?1Bs1sAL?icPGB6CNjk-C{yRSnatOb^|9`9*(q%U@dzZ|Co9 zv;-%;W464g!B-=NZ6@Vwr~HsVPs1gD+GbssRDgT6rMrcI{j-09%kZEe)>~iaW$YPU zzfxGX+C^GlU|#1&tRN(BU@!%aYx5YLjxdrg@Z^H#OJ@hvW+q@l(c}o*fmpHoMBQ$Q zrr+Plz@-lxNiN(o#|yM0o-uE;VL-s6kT;d9LhMrYt(Aw$D-+Q;kuU4Xm+npC%Dz*K#hZlS^{_}a!F~I)0 z4VjsiL}z*iuYs$MrKM3=*?MQM{l_)dc^YQgesjaZF6Xs}HNr#RHRcxJcx?ZfQ|X6; z+-wk{jPE6uSWiaR8<^#GM)>$WUx*a*EdS$OO{rjXz(n?1lgWEhE zPi=Wv`gqi(dl@bdX5lhtMyXL+5nc4BV+Q7@`O811hjPXl3u2I&lF6AYB>l+HuHE^+bmXUyWaiA)G&P0N^0kq2K)u7Yqmqz zR&?i}`A(zvoL_7EiwD>{vi|p~(yKc~%8EX4J_x=QvX^Br)_{6mOq5;x^ztJl8dX(} zxt<62?R!M}fG(u2*i%_ikiko45Wb0{Y^Uc_pcExb+M-@0`oyK)X6 z9{BCFqvnVag7Y8GPRK{Fee=2}#zZWY{Lzz9hW5Q^T!;sZTYvD^E6@w2tw)v*`=Nf- z?Awts-sMtCit^2(?xV??gTI|3Wkes=`VqEX*wL%h@o6{uBRC?-dDGC74gReA8eHf7 zk7c}djN1u|e2S&@qNf3KR90r=UKSrOQ@R&KKe>F3*NKWJPYwlTEm*bcJ8jD5xqmQX zX?gp0A5{0D0rTc*y)741%@EW!hE38k0Uq9d{78P<k~e1Xg_yiV}#4@ z0?l}Lv>E2duE8}04wia2YDXENVtd}T3v94(4ePEE6yb6rxTmtPxCMstZNN@H*XAkU6SnH9ez*OvfYd7bE6Gb zvxj3e%j7#I3$0wXjs!oD%9qweNk40OLSkYL#0x&xc8y-{Zr0W%B#eqsIz|{Bl}khQ z`q8Nm?w`M5K?%1%`8?JdF%Q&jtY)y(w%)S{3P%0?Ffz4Sslx7@IzeS-)H#>9S$E1y zBVe^k8*^qZZsc_lb{Wy9dbX^p>|dxB_e|!+x=Wdy49VcE;B0bl>G!C#Ykf**$B$in zrWQh4MTDXtbAGtT8w>{G)#gP4=JI9-Jo{YHd@Aj@t#gv$Lh{O@)~?_O647^NoqH(| z$`sF{u|SQFl?^ zn-rT^|J6q}V}Vei{6-3P{awUarKIwLw8HLv1?RDEFcUCo-qUv{ehJK#^U^NPPeYXn zxVI-}!Di8&1gFYxHsO zGR*iWh3F8rhZR(*W7+fc@@jGj>{ju)5y~t2^zZ-f!w09QPXzHG2S=-C`kdT_b=w!A zdRX0c+QRwsON|Td!{;8JxIcK)Je39ZJ#E*3Cns_nr!#f=KGfZC- zN~56k73r3xhoO6xzTCn7ncn~;!FTGRVN=h&_j*iNKJRmFBa@F{)9KMG*gd#sm9@^; zv8diYQ*SjEmjSBFKTy`2#zNd<#}<%Z9F?8*^-q!>9o?TFR#85C_UwnZZi%s=FC0s#AO2ow&`L)%w4@|D4SC6H4Jcd zJMSpghO&fpmx@K{2C3TfbPNpQ=9M(ERHJ!s&*(#WdCR6xSDw4N%ZPS5N~$*6dz*$Y zt7B4>O_zkx1j7>a@SCuI|9))Ualp?;>bHFR|Y_=I5Hg1ZD56dg^e zS!D95Q}3ZkpbDTm4233=-=DIm|K37f7d!z`Jo=P;=2Xj4lh{gF_sL2*1jI#^s=+Fv&yXF>G}ROy&KsermKYOPlW`?7CL=U=Yd5vT_vMFQ|Nd+C?Awn+cUH`Nop;+})sxOQug08x zx8};>klQQH)HQuo(a((BOvBzQmXI_o&%ahEKS8?=9Mhw>IbysxNR#hb^%9w;1 zuPi)uY7tQaKGrU=n~a-DE8C{`jo-ReVr^uC=G<$#Dh^^s+cl)aM0h1nLjbBqlMOorj`jx1Z&E zZ{jHN3nrlEt8?$(yipaVY@arHxz9+QsBbE%_fq**Y%P}Ubxb(Q^rzn@UFwLvw zym6Pl%It*jsym-}kkZ&?R4$t_M;Xsdx+@UrSptderD9jxx z!r=oO%(xI2)>AkK08Z3fAua0z7A>+aToF*2T9(;AM{dl( zL9((NrROuKjJQ835AwHbh0UIZ&8qNohHGj@YMV0=^`)qW??c)etS}?3Kd}xKJ2NGw zK9J)V0)3XWP8u-a5LuQ7>9SO5HhLE-GDzoiKU>4@WMpRtF*;z_d9|&A0C(`vA@(^nHd zyx)|=Vg_nz*$eB2&an>VH=c}g?!PUxb9?@og&f%W8-PcbKebYdqGJ^gJD^ZiQUAZ zJzy>JI~U*Pw~pvK3Xr{x7wDcd0(S&HHagk9wW-`eLF@&GZp_%R$7zTAX=$a?%L?a1 z?n_KrlhZ-7h(!~2RB}3iL!&lCAl0IIAYr@2{B?7230k>wV$W~-Lx#*`g|*SL#HX|8 z`3#3^!zk4G?Z%$hA3YM>sCNmYDi{NN%`wnmuL&mTcHcgi@>vCb*~wrv7T+&fGQ~dk z<%<_VAtA{3hZ}V*#7+iCG4p&UTY8mbWJHGd3i91GdQkVD>1<ws%jPs6;FJCCPg$2`HvV{d5T~*`6x{bk#>)*<7P}Lqk`t(ZwjAG_6+pT=vNh1_^S?V5|iWMVs za&vKV(QHv0?E`?a;@zfKH~efsn%HNf>at_M+X?oaPi zsTmpFMnpw35m0!!l7!_Krhh!kVBn4on0ruKIFImL2j#q$EYXe!T`+{AMfzn~@-z z+0H1SjCzJNl8b!0{h9{fuUxsZ z@62H1>H)nQ!9h0KtaR8`Z` z0v_xdJ7tc?J{R{#j#zCc3>`{?EXQ8vZ3$^k9UDD6kN;o|pRxJ=Ll~?4`t_^7k`npJ z<*o8Aj`jWf6uWABEEXn`cN}i+AK{4EwT_PD+!cK^5!c|s_+`lL1o?&}*9)@tbVoT4 z%jr{)$$AeWMvMQDFK!W8f+U^#p+_z%AhIRrl4ePd;*p~f(YPy5~e=@WDm za7tl_l^NWv`{c>D$hi7CI+ilct*tX>&6;xD&<@TI=LY9sY=|B$-%)JG9!Z|ur`H`F zp&lV|?0=^ANdl6_v@qSyX~l}K-0#{-X-)nfAVfl?s;rmSBVu;1S20Yorm}_d`(`a& zU2~jVxQwiYm6=+PA2P@Mi23p@HIH3wZM7MCPMj#QTJp!c;a7gh?)@hE`u0RI2Rysa zu$Q-H`CD8<%yLZP6BDs4z?*9pWZ&bJLl*Q=Ph&R3a+J650nVjo4Z=RCUgPS*{M>JuLu`wZO zHqbC?aKCXX)JC=sMjHI7#ZRoJRk80rIx`>u?wH`w;_w=_913paQxVtH&v|lk^bn%G z1hnRE)!JxjqQLDXDS7mg!ZiwugcG9r1%C+MDcZ;L^YVNKS!1qSxXg}&JL=5%c6=87 zvdtwoQnm5s?1#}Lf~4+nzfb4;llBYW$n~aEXyt+KdOL0#tT3JtgVo6Q>c_CvXReK{ zB1j+!sHA;f{gWpc0F()Qk=5;yYjz6T4JfUwWCYm?*o=2U2-?Tw>};2*Q%4vZ=RC9f zfnt>Pk%=eT+CP4@o;VSo2DKT%eF9itL0t$fjXs3@@avDw!%eIu+WlO6e|?@C66g8Q z%|IlDd+{^}LWvR>1)5A>Uh_c@L}8Sb*z%i*_T z=+aBY%rb|l`Rn`ltXrZY;Tj^oa)zrEq0xbSGFfARdIjT0=N+?UWMm-x=AJt@cgc@H z#)`OBOq*6m@l4`oKxkkkB_mFe-S>di3@mE4@R#SO>NfFRYr zV&>ANAE5X%>AqE-#eg@RG1ml;G^FF^)013V3^=g#R$^2ZC|ba z-njAgWDNTx1POQM{=G>_4=KbKkh;Lx5eDmR%DpJyy6@}H$JTU*1;}VfkJrEvpaC{* zCb_&oJ_+MVv&Xn`oiLzCbmSj+%f}_I%FcZdpKb_TNyEsT52la9+j_ujSRk2|Gv$V#HQw;CYoKhmn#z2wsmN3oNX$Y2zcm6jIy`#0}R zecW3HG!1U{J8vz!uOXU<-yeflm-@I}d-pE5yizOtfWR&T1Kzv0pV67sSgWFE@NM+y zYYQC5I{`(ege3#%Ux*PES<*!^HT>EZ`ijk)ZD6Kyhl#o~rcR|c;7i;po+&YxA$t>A zsu7N#ohhyIp*fBlSHy6Zzu`W0DrdiMr+lA2z&Sez{`_bF2>wa?#H!4u9kU^x`^9|D zgbCnl-bz<<>T^UinB|a}1twZroBtuzb=&NM20A0HSwmQjy!*DSba9Lm+_YZbE-MlI zK*Kcj_17Z)b9hacr#)oIwlU4yx2Rn(nWZ{1Fk^UIOUvc za^hBClTbxS|6G|g6Ty)HKJTwq+j;ZnhZ2Cv!n8Tg0XIfsL!ysQYeOL>hvG$lCx_UuVegO{g5QNu+JHrll*N-PLvD z8j>N^V^f!uKKkK(pjxv+pa^8WqG*%L61jeu6cANoS{k0P{T z(yKD}bzc$@gd`#zgE%a9`+hx$Ij^gdF9xH3q*B?53S(k=esFq0!Kn5(bZtMU+F+PM z$avDwV7IS&7q96q3#4=A^)Sv16Of?`Q@jB&#R5N$7PsP;rfr^ElV+iy9D8r)Bq(x)+(*yBE9Y!c{+bUOL=jRdHz-TVY zJ_^ot?^T8kI|~GvSh=`|q$Grvoh5E;$fPKO3UYH_Um2OBM3@_*!Mq%@?}t~fLZM1{ zu9)uS})|j zFi8Q3;nTNoWoBaLyoIdOUfLHLsDR~H4_|}32Cjfhf}eyBX5@>xsR6T{ z4ULTj7l@h{{rQTyV1L6Ppz)gISr8TvgZtS|0!=PFDIAPZ>v_Ft>A@D z9X&dNl_@l)K&I9K8f>MynPilfO0^q{fmLaL2!-6*>N=O067Hrjn54bx*AJLzbV?Av zbL}P*4hF!60Nw{T;p>VnoZZuAOas@y^B2~jP%C(ZA1G(q%aOC)F>rFzS+Rh?Kq&V^ zD4lbczJB}mIAr5@W-{VP8bQmBZ10hc3BawC1TQJm*PkSN^k7%+)ln0Q4dG~_=O8|( z_x<@N4R0^D^xS)^{`!sS^ZgcipA*6#9txxEVd@Mo640c?_)jZUZ8 zDwPOF*2j`uv){%58%s-7GqZ=KrP?rrJw20Fyxb((P|El|p;(7o1B5{YMEt}IHgkvN z%bjOVol=pJF=P&^ZT7P$D@FYpSUOdR-7v4Z0kI1QbyqO(JbLzQCwp)+CN_yFYBF3h zGfTQRi(@#yc*2#J`uvOZ652*eI_!5Gb6{!h*;Od6SfT>Y3$FvXCa-P>uM+XN_w=a+ z!KB?J5TFH9hm_Fq3)Go`efjpy$FMk?KGM)5dS|DoB zQR--FT9-YKV_#Uw;qV4N3eX;t4ma>)hVL|Q(NA0u%|Nty+oNClj^Dq-l6qb8rSt7S zGV4}^+7vgpom2)OSK?OuH3*q}A=WECTwe3!$xQCaaEfVqJmaUQx7$sg+;eqreU)Cv zKzDZ~m`kqG6fRz}G@XpdRp$jHN<%FZI*I#3W{Wgj<*0l0ixhhvOrC9QYN{AQ*0p?4 zDK7H!B@GDR2q1H->DTp^AK5n4ZZ}q5UjDA+fkOvzZf64ts#%Ai86x^3JH+`RhJK>O zIwB&9Eg&a1518(_{3K$_7F)P@rMJsPM0~Cy%oX-JwI8krkt1T*3P0z+Uz-$%wkmh$ ze=V9ouX*Rrjs{|)li%4uzOTO>%h{&cs7c1e#fhKbNBsL`SPNp!zgnW6%o=!>;S#0B z!FD$KWo>V7Z-*(8Fat_p;G8+dx*PucABl(@`_F$xDaI*pe)$5Hy`cKC+RNXGHCy#j zb#)Oup7Ug>V6M!6zpm>36T3uY#I3NUpml5BL&bq-@Ulw&(p4!&8c92MPFV7Y6Y~7c zzJJyO{`24Zca;=2_vh(nG zz`y&H(%AOs-reZ>MByha(}mbGiz+(bX8d^dkt5kMw$W{9_2hNy#`fB}bJwosTn*_U zD3erA@iVBcsc081Tv*j-1L*1kOgER%$}!g+X>8mWHSUxK0r2S2@Glh8!7$+{f>lDg zkLIn@(Wqaz@47Q%xKe*3uZJqVZwmH}SWqNRp)RD$Zo!!jP2}Z>fr|0uwG* zOG_UtF39CoD1!`jTVXK|={-`1vWN}4^*V3TOZ zX4On+{}dXAO~e2*tvK~(YD5)2igH--8xq&Mcke2O(3`^!)I0XuHy$u)$|XKsw~@?r zqhn&!FAANh#k%RV5mhhw2+%{V#tKwq_&mX}Cr-3bdRng14IeFpqpSBxjWUwrHC03j z9y7aDQWz);HiU7D{Qb+bR*Gl~u?_2M(qQ6d0Sv5!(jIx_$i9njXvs-wMnRU{5P^^l zeLko0%2-}F^5!a-R9r%a-#L$zM8flN_k6>A4#EI+Q{#&l$-x=O5%o>ZHZ*u|*svj( zk-;58Dn54;-X_w`0XIz_4C&$$$pE;O_o60w;?$|j_>2tb}g_9Ca z#yn=Zw!kSr*s<|P{D%9o%z9o$4W9IZ1bHx&t0ujOvIy6t@*%wF=7mlzZ{EEFTS*=W zJh){WCj1hQBfE&?NeGwK`xb3hf-OBXO0TRZ{np^LD7t7+;yIchkQTCkaD76j6Z9No zpB9)YK+`27#+_S*8lFeqSHe$*)7jA@HB(VZ31LleeGidv7oZOE8*c%yb2AU+Hs14z zKPwt0_tVQfeq2{aCu>f#P$%} z7$0?g(yw^oI?0GrwA0g{o6`(YuG{AUq9PB3z!84ZN-C9Rnu*%3(ARm}@bPDb$&|I9 z5YK#!=;a&2w-I2kQKNV?d@-OmQ`xTj_vp|?IKB5!7_(?Di17p~vFB3=!5i+ofY+P^?B`>h2*~^-{9IZhn!^E6ZGBUQfuVMtY=xA-q z0CB8*_=;s6s)K{;o%JGF0(Dej+s#wyeMv7upj$S=&bJn>@X^eaP0@@(+^0?3d7}8m zGBeI0Fh=RQkIq_2(8q?G8HilHg{dhp7PFDppxadS3?ixcEG%YCn6OFXFB39>6DKs3 zp{>gQF5goS~wuI}-SjFIqaJUS}@ z37BN!X}}pde&&q!-^bO}R%0+*7z|{?*RWyZe2c|_3_wV`rPlyr{KliQfytp@i)ve{ z`RVtM<(}MK;&hCJ`Gu!jRS|%2BwO(FIO~skqSFF-c?eG02Q{`9fF-VU&$ZgCR#EPz5Rks{WZV zizUQvZhiA@XryTMzijKKF=mWPM!|R)pszA7U&Mb|Cr`%KR0G~6v1fLptCLvs(rJvn z-uk6oxqSKHnv23FyzS$1#I_g+Q(hNIabd;IK$wXK4$MGK@Rp&3_QSft;#OQfj-;`v zsc=X+-|r4u4>1g!H;-Az)0&#`_nb*RhFB$hezrK)x+jw8-83j(5kazYAFLkTP_@Z21?K24cPyUqe4$+GP76`vAm@+xcfhM`XINk2u$aTtG#{nnxcEW zGlUd|^8$HH8F3Rf133+%?dGQbIn1~JN#9ENF1vAK^{Q1w9iySsx#a?c##AvoJ7Iej zqXyb7z8LepfBkym#1JvJFYh95Kn3%k{z=#cotEY^<_AYiU^c7@CMuy&-`$sT=AlQI z0V3g|PgjSlp+}qu`Fp`~;X*EEaymG8M{w=qEq>72OJQr?zKZokl4R*S4>t{#Utm+mFU zS6y;reD)m?1L>o`?gN72BpSU&$MwjKDfC7HajK@~p;s^$S1y3%d%lk)BKtsM==u03 zOHa>Tytv>x-RaXwd$Zt?km%!bg#$c4``o$ydC6MBBj2OMY9F=JYlc#H4n^Mt&eqIB zx!`=(zMV0P!sr_+z;W;mfEG2T5Bp93fgKVB27t0+z~SYf9ZcW=ybC6(3d9OHLk6B% zs?-XL4;1n}Wx7PVT$M?I$iTBDvc&1nvnJz^pQfFFvW7VvS z7iZ@OYnATgZtWN_+IGpOjt(MivBeW06wI3JH*N4&-Rz>$tE^<^Iv}5<&4-i@iM07$ zeR7sFpHL&ej)4(jEXPgJ#x{-@2)8!-mZ+^DT%ldePcJMK{It^cmRsk8d0r_?ZLK`AHqy=efRdZlFb-#6y)Wp7WK-)_TV~AFocEe z+xNT##(*CMniX%m;90!w?c6wbb1=uDb`$v@e?Mz^;~Hr=BfyeK1gQWNE+0d zd-oDTTTVXX@vdJvJIj5XkHAIS?8SXHz1#ITF+u!NA<5gv- zC8AGgeUgx6E}G?hp6NMZJ~4O7!){#^n5UGT|8Sk6cFx2Bb9V3E&}sE^-;N!_EG!1< zI5Z2MYFxSIJ)kn{HSQ%iMK{<&YauNwy4XbjhMh#tA+4Hp4Pd}WsQCN+QPFk9YXwXBKPqeRXUly`S&i0YVTz3G+o_(z*IhY7cAAM!h;V)kaZG47gYL_qT zyIQe^N)W|C2QOL>h(l(Qp%oJ~pu^QB4B&2!wxm>|S1@b>Qc+Uc>7A(h7o@j_Cr7FD zcM#-6#snNP!X5v@7kxQtn}-H+sW><$I$G&XfVijSdUYH)%DYcYie^j#WI8Fl5Q>$& z?=DMKGHe*Q1|b7_@Sl#>84$qv9}+98nh2Y~(K|C2g(h1q8N4*<-Y{{oh@j(9o3JnH z&q~sm!xSgi6SKTsT#VTKF*0wIDh<%HODl)vL;C7gby4%%L}9I*g1mh4z?!>vvj`{5 z9QiC$-Q59?Nb(Gnm^Oy*&mt=Bg|`K@!}s7Q_E|lCeBkHY(_l3`0c^yg`e-nHiFUdn zE|$!(1SjS1!^ULTlb*H{x%3%~`H38vSH6q*e3lluDn{qF>0nDsAno7!Z^6tJs8S}c zLBUys7*$j>g0U0dom3{2SOnKv{ZPRwfoTDDV7{00`VZW3=l1O_N>mF$W-6OBy7+fJ zZ!z}dW|t1@xLE}u(LK+JWDU3cFin%SIhf*X_ud9+i&v4_32|wQs^t0UMN~(VUj$DQ z9U-mc*!v)1wYIL#)Wjsd^D&?F;lpyfo+I8b6lmV66Lcj8@q29fs&f6sGT1~fc8$9^ z-qVw9#9|)zo^xGFRPQpuVWvTO!Q4uwQ|m!r%b4#-cAF?mC73% z!S%y!8GQ);Q871=cQGJR*P>*r{adJ*2z4UKJWOZ@z-Z%kEP z+{H}j)Hm&;qF`^~_4@jF4L!XAUbKY7Rs=kow{G1j)jX5)O^XbhlW4P>(H~fSR$-N^L*aR1ICR(UO?7HIrd^NK0fhMU2QE2=^B$Bo92!3-)N~Sb5aSvFJV6y6S)>9H!*<9%M?v?;Cu8 zg2#4CAOyQPkIqQ;?mcnnf~ZNXKsPj$sT!zR;Y*i}*D`bz&-^axsF%njxQ$;mdw$o7 zGca|Hb~}whlHrMC$0pjpD|xZZ&^H7}ja^fq_=R^*K$jnUYK)O`1eSMaC$}TuFxKL6c-AAsIp;$&`c= zzt83Ut#^HY>yNc<>yLGB@7CjapWOF#U)Oma=W*=EzV8PU7yNBhGv8F1yjLtWBUUFH zi-8MCV@W@#c zUt*vCIrNY4+U;3cz|T;R02`YwlN9m}7T;#iqiv_{lN&ddOb&O}tCrCZ&wMB%7b?~1 zAo~hkyH;!bdNu!zxW-JJDEX~mAIqrn=1pt!LPQ9Eo45b=iYF*xkIBa*7|Pc@e5fjT z+VzIm*58BD#?mH@hTqassdEYXxoI2H^@XQ&U%4CcF5t0;IG{{Ka zzKw1F@uaE>RATMBD*bt9mm5Oj5Iu_EYQXff{7l87L^eI>C4}|Lpu6s_bsB8!#0hzS zPKAis`}Xhu)ZCnS%Tj7`HmZ*(ftd{9Yx$E@lhu2w*{LJklJe3Lu8agzq zp(C&uhyLiYlvEg3T#ZGu=czn+@PIN~?<__sN@u&Bk0x#M=-nkpLAP`v&U}I!$b_&& zv*VjL-=Ly}6CnBIA`XV<(d2OlljqK9!1j}kQpW}g`RA&1v=aOqs>$tPFwe8+2|T$R zCrXOohTh^v0-v0YiTzR(Msz|-f`_=NX^jZ%`Q3dbv(qid&)&Ifm+!Fq%phwg*)INA zCMD62X*iAn0<%}(l1)S>;FNAyGJ32EvrB1Ha>B3>OB8S*;7&v>dGM94hqnX-3rpC9 zDVVq&y)MGmDIqs9V%H>KsdLO_t@dKKQUeB4#?B7ySwq_ zL9w=|^?uYT2lr6{*W)vgI{w|lr8mOp)ZTe|sll`)wWyx@p)&Aaccwk)8V;H6=qQ^$ zF&fLO;mz?UtNS#5A8b}!|HaC83m#_X@a~$Y}+0nh%O@Y7CR= z%?;zJDXFSTFRCrOBUFh?%_M@(Y0lH`q|e(}bJJUk>~znA-*hk_B$1IA?W=qA=sR@= z`-qX&=+x3f(_z%NkylnOGi03+ORm(!bilF!LM?UMoV=9C01D1nC8=woOL|Q^8)Dh= zm6Bg+t#V6BXKjRDB8UoS%-A{B(3bY8O{Eez&(FEu>B_pcLFJQ|*0Uw@miaV4>q)b2 z`nS`ekiV+VLE3HB{ru$%6_#B8M5xyk_peX&)Yjg*>u^EfgF&|LuG^d_2k1fPeJY_P zNaF;g&Sdm&rNgIB_wc&8OQyhdDq#De?Uvn?i;E*S?=ut^%lS+Y2AZiJHv%m|YHH8w zn<;PJ_*XwcGEJ`7?a=ujKYnn)Bd!XAjMZ?D+=iRsHfZjoZW0mnPU8v}%$tV*YWm!{ z`*ZG{O9lfYa;eu}tIRuxiRit;mOpsaw{3T|Oz5BbH^Yy3Q0IZ&WA2cI2G65@IEQlTN30OJs+!Wd!XPzb9H) zgb!@{_U)TbH;)lUMr*Ji|LGV;s#de?grv;JPj;tJZ)9h?&z^m2-#czHrCF~(69J$w z`*4b`CMzIf(^2?I4bWV$7b4!ztyf4O0m*!PrB=dlyPYY3BP(B(cXLb_Fli7Z)JFk< zGbi_@b!|CmPEI%KzN!sTYu>Z5!}rpI&>JwoZfJ-?iPh&s0r9GtgUsm%;XiK{6Fy>_ z+fE)neATc{4P~>GKe!PSMte?*%B--QY7jpMi7aSvHjvp}T6H-`42-c;0wHV2siq$s zVRT(Y@-F1>lgE<^S}fbzRZIyq-h0ZuXU{&=*GCO0==*+kKW>tN%J56Cv$HVK^ ztN{@aXe(&V=zG?9!(J8GUAL(%Iw+DhV6@-Um7D zBs<3$Y7^?YNZ`lx4n=CymW>n`@7j*e#cOP#kB_pNn*CFAH&<6`bN^={dkz*Asd{W) zg`{NG&ZFb#3)}jp8~A{9ZX55wt@Zws3@aT~G=q^%aGp*`u=5W4uQHXdNf)D7I>%^H!m2 zR-rJ&-a%jiDBn7C;DC5hO_b5b3Rk~nk1H_d1leNlozRBC?kBw|Z_g{><-7+YDuV8T zKUJy!{`Kws^b4z>C6^97qN4xvG8z(l-7j?{i)9r(m6Ra80lbdhFjN`WU4?GlO6tF~ z&i+U^cNZ+TUc7(rbmSmRnj|Ej@YG2wllOn5(4u=_`SoIa7x+4KElL_(lx|$xOU=J; z!bWZXayNtBGA2p;l9Cktmb;CdGIJ)=Jmj1do9>bDG+&mY>++=^g=pw60tL>1Y;< zK+2K?_1pLFhuw!Py|zuC)Gzx@H9-t=NzC5i)q`$!^&?g-9? z(1m%)^PXBUN!To+YWUJ_sU~ z>4Kp44%;QaXANK6(cZpzyl%L>NK&q!OzF<^LJNfVH!yHWR0U4f`7Qd{SMMLK181k30>bEE!YS>|qBkTZ40jD*f>`yR-(cJz8C`q~Iw0&mV}&eoo`l=Qm4Ge_Qg z)zVl*IZ)lQqz0n_<3QbDN2;2iY~sY5_FcIf8<>rH{>sy*d&bs>bF%c2TSsThku3XA z4pw1?0|sgqWM4&6PnX>YQZ%P+GJtyGP_Q1_iT|J{?1a0K?sggmm?j>8@ zmU!@2@P#Dy^st${tL07d0NwlR#N{GqjE~e+&Wd^wX499LpJ$^l*k zf_|<7bp@cKtYO{d^&lmIG~Gv8IR#wBteG|%t&rrpSwKg0Kl2J=Oh+tIF92G>Ot81A zDya6wbLV#cu$ww%3e$iDBjst+Y>Kj^j4FX^Q~K=(UN1j!i-tDDN0LW6TB+&j+df4> z1ETNyq^8DsuUT4-)+7aqMJ_fF+`E69S3Ry>=nOv6*I|(*%3KnYiNtFfgPhSHx`-98 z6>3&Jh)=m^&-V6DO-^POOw;$;=g;RAmLJ>40b7#`Vf*E>0 z#2(K64je~97lNe;LfW&!SSN6wZ}TWmNXJuV=Jr%M*o*FC;%pC*4C02K$EV)sO#%YH zuZ7vk&Ak7j?vK^f^4#$7V#2|@-7@F@)ht*!+pB9}Wf^@YVWQ}pre%_yVK$>GgYE&R zR;B)k`Snk}m74zRE!RM>|1K<_U~8PXCVzJBjFCl3z~YilXD1O4BO zzdv10{O+(yZ7*^bqMF*UQ%89c<}opGSqOFlDYjl5W4t#eD1cwIvcw+`+wH+R8~A!#W{j85gp7D)GXhYml$Ra} zwvi9L;@%yvm83dheHz!P@~YFx|L~W4TfK3D|@dCscC(($t+dXh>&_zH??nETAt2A+_K7 zaw27KbREJ!=<9Oc%sZ$^>P#2a>OrRX@&3bxDf-`g^ysSR&~8@Udv6jgr1e0gQL|ga z;so6ypbN99_U3=4bwO=w-@&4C9dVASQrWKb+vBQZN^b+(;Z_j+Wghn!-aFDOAXVxq z!iq?vEFmrqaY@ggtpX4A*uz`5Ad*I{3*8|eqb{^9r8)Pvy34{Xp}xqQ^_!FRFn)fCNmH7vX((=V){#vVuTy_rk=JhFN! z@I1A`yVulZ9kUY_EnL|8UOI|g7`VUtx4RH!G&MCb3NDZT zGBd?g6#?kxFI;GUf2VVA+mtWkDd7_3WW04KAW%LuY&Zy*$@$yODcr*9c)HX5S-EDS z-Ow_FgMuuiJ^Gr3;L5uDWAb1yFkAB|kxV4KSES(WTMpZ{_L)MWV>f!OEz$*R+98xWN+2$WRX#IK3dJa$c zN$&1FzlSW*Sq@VYv`_S*{Ptq|>5TxU9$g z`L6*cN-s28C`JEL(8Wb79^s7H8;QIK&c+hMnu*;OM(U2R73x46HDbWfDm7(gV`vB2 z7mpn2rusMpsyUI}@l0-wbYOD-c$NtJm^qx}$a^0Q-Y&l3a;X(Ij$pb30Q#zfn<73F z_UY7frjZv=)Ru2N^60y@Y?j=}0hUEUuYZqg#{xhAHzr&@eq1g`4=>YO`^+^uWH=6L zCj0Af!mw;XHu?=a@R>uHE?LuucNBrQy(g@8QP$M_#Z1DTDwZN8N?m*;dZ~UhTNV)T z?)x6n4?An?R*en^ky5fo!cF-Sm&ub4A6cn33Ph_cZcu{Z5Q$}m{hJt5hJCDZK;KbIH4lY0=3WZkI!O9W+H@L2m^m{^W0XRXqj1YVP7~b^!=Op6PqI9> zyh<+-5|V8HLi!?jAjRMn4lz$3z9p z$A6v}To*(bsVA*I=-lWmZ44Lb=)8i4ZQsFtOqtsUuCK@4!EzE}l5v1*x|_?%l6{@s zNDC&8f6S?_^2D)9Jg`t%|3E*HNbKj$5-cE|%6f=husmu+O?G@|+@ekQI1@|v)q^KN zpO`WkAjxJ)e(i$?X8^}&OoCaauX!vi8WL{L+lGS%2~lK8@%5h4t(^(7eC+Cwkk-$i zGaY)_9D@6WFpGW}xHnRAurAi)fG+tulH>YR&r0rVnrNdYzS!^Cg_SU~o&wrinM<#? z7>=2;5QjgIqO(wHrj9TUMvU4dz7q`pIsRF;ebh7j`3A+_p5MKNo{$lach{-^Xy1>= zm6;TqXwJsRI{ORBYHt38+}TUT)Yg&ow+OJSKcPw^85D}_;zJl8`yN?9E~hn4SGoSJzA^w{Y+tDhXd=)oC!oZoVQtFU;obp6QGjHHyZ_q2M7$jS@OfIZ9-N zS=VOAc7_)w^%*Yh)n}sxS^r+zul+ty_`;8CINH)(thiXH+r$-{)c0KvGnA{=s>e&? z-iIVq6jk;HtC1TB;)sTywVX|KOd`+tb`6r9CqAs`LDGT?Mvitefmr|Clm`!n+14~2 z!CWkEQZk`;sWv=Ne`OZ-kRX0s;>1 z9O7?LcPbg`8O?`YX95S^2hSTE*hgG?>bu89KTFJn+H^>^_kdzUZo|Y$y83qLJ1^Cq zIbK{=CfPqx6|b4sukX3Lg?o(t;R4o(SUs8cxrrDKINNf!n9TVinRKiO8fL&_sf7xJUm=XA-2a4MbAkNz~&^%BnQ5pgOy)pGz`18(f?t^HBK;ZRT_$e zY+U#3-OEFpm3;OVo5=UF=7^*@KwywB$YiQdL4~DKV~U$yTQugfaHezi?$uf~dFKs6 zwQvB}&I+r^^WhAuwwYO7z0Ry)6HW|1&(!n3(w=W0+TemEI%bj}Gqsnso-?kY0as}tPo$s}6lS^|EHl=;#P3cpEV^(ev_&lo@ zH-;N7nmDz@gUp-{srz$}p=x@19N^Wb202ou?SOmS9o_GK zBAIO|DP!nYU*4!weR1A}?mJF*A*1-l2p-p+)ylBS*UbBXP(S8F6vcL|D|$+4L71G>2S!8iLV_>uU#`RH{UyOAsO!d zY6GZa zm}=i1zHES9kg|L-70tgFFM{~qh_U;_n>5&Mi;Z1?oV% z_0$)JIzo+m@SlI6KWI$r#c?5!q#zJ{nZJCwaZ4f16j;|OZU=z0;&tA!VTmeJ{H6_D zPUQpN0MR&VzLG(%z7bKbFU5B4G+Q~ySxr#mAKFekocWQns&2q9Oy1A2?HJY*&C(5s zitx|{3eNiVjjDBmRS4xTsTd${wZ$NrNTG*2g~}P?e}$DQr{l`y%OB_ab=9iXPhso_ zw0lQ89BQoVDieR9Y3kI|>G7!h+!|*oRwOAb80_M&8v|XN! zN+;W7elDYG8|-#31tB*dH*SjVg6|)mTs1e)5-WZoHm*}rdR*nSXm+fv>pON!aJo+5WDjq_KHQFVY9T1u_F0X4Oy(mEPoR4j=okPmTR1fL zj6MKG?VOYFXnip(rQH`Hc!CJs)BFGM*L@7UX=vs>l;>gc$`-xiwzB7l9hd9&UA9JN zN-$gmiUpSrw%PqcQ=7m!xi8Daw)!nvv<^p+;2Z4rKfits#|<*<6w5}hw=Egb(PPJ4 zdw*7vdhigw`#;nH2*ERZbb!)Ww(+AbI1=LGzWws!6ve=5#k|neRAv;{n_ugx;%T zEQd5h#n4oxEnUzk4C+Iwf(sS(BfF`zCSCSh$BrADTt70a4aH-3kItw{fCAUeHRzCR z#b&>wo@mI@tN1)vCQ^Icns8HL48#ZL$&(cW12mefqPA{zVdN?HsutNQ*oXV{{26|` zDbAIc=Bsc6x0Ib@l~>`)o3U?|wLlReTh5J5ew~bM8kb}fAYNBfLzw&xL!siLy3}_* zg>kYev+F75!L1diqQQ5fwv!)wx-QtA`tAAi=Tsul25O3y?54$-uA<7xfJ~K2kf%9u zwo_)LW`;)lKJjFR`Sg2m4T^%{Bb{{vrw&S_YueP@>^vv!8+RFFqRR31?(~ouA2JsD zp@xb*=eDMnmd|X*cK9F?UTZT9!rwTlS=z31ot%S|Y*>{{wCe@Sv;&X(W^;xo)xO+o z(|58vwLb`B4|=Ib6BIN?Hgk{Frn$yhl@HWfZI#ottDGV9drZIrk8EefFtsPf;4~xz z)4MV)3U$w)ySx`wdM^d$BBBpYwT=SW@U{Rc+*a2hqFE{+Y)0$xpm2^wkD0@ z$D@{vuuW0UI<9IQc94Y(bgi}7KWSyLSWC*Zb=&N=GH<%jA+H8 z=`y*{x0V*)d4cW-1q9^tzNJzFLlMycWN#q8(F+9QvEJajXvvbCS@khh9YFKn0TyWV))-oBQd%+-?Z=ZeoSJl=! z9;!c>l)wP?v|p`ZS%! zbY^nJREYMsHlzD|Mb~2*RhJU+MpO~j}8iV z@3UP&x}eHxc*{P<>RMVu^!05*y+EQE@e>w#;>3{Sk$T!mSjWvvS{H(EuEgf2*3;Tj=v=6& zsR?SLc|V!p#+2Z9Tj*i$rJb>DTNQnBGb&h@D)U=Eh#9dN5AtEku{I%lfvZ1ax^fa?(nTSOv{uw;xx zAc!p-LP}Dkrsz&qQXOz^Wt)=dX(-vg6B|*JuDj8pTJ}wIwgPDi^olqHZ(w*64fR>{uHw79?TtH9wFUu0TR9(RxThPMmh1=|qiCpT33 z^^Ywu^X+-2c;LGQ;6sp3sWYLj^pk8%#tvp`!m!LpG9m{Jt&xjsus@|`X8&H)*+SKY zVmh-Z8wys^mMw?oBr@l!gTNsKmtM12KKM;O>VW zTFmO=Iz*>y7MuDmq4?S+xIIJX{Cf^+yi6pRpo*rZvx63-TFlbUQYIf-<{XTk#z21y zoUox@1?9E1>VEDsI8|I-@1gGC(ZYeWc;i)Xm1OJk6V*N>pBUsUJbXTtk${tO6F>9Syf4#I6wH z{XTjJ~j)i>n&!~30kL9b(Yu|{qGrz)z0eyFO3%}r$vNazD}!eNR8mHgOhSY2KQrP|41ei z`nf)L{mEz}lejk^^gt*=iKk)&RA)8cvth-U;2n`FlsRltVVm_`G-k9#g^tgTuPDJN z*lbRA1NvHuQz1PecL^Jg9@;_%^QRZ1sT|TIjfv88*6|dCW*C6*nn&VTUq5y3+&}yU zzQ%;mR++ZJ$cynuo%+*i0K4@x86maYPOaE7_>F6*C``}Wb#r;3hBua=#2_SL^7)$- zl05a*UfEb!*`q1@eS?NRF-gt$1}y&gao?_83FE9CPDYkoy&8LHy0%!iCRGEw=i0eX zJ`@&B%@P1jXsB+ro-J@+^mbppeS0WT*B^_6<%<>#woB+GClD~y1bnG7Ll=#ZJp_Au1ukf z5Xw*UR!z<5e*H>FM~~zqV>mwdvi7v!#ibUP=bEo=k@EM#`}Js?;*Do9qJ=E2#GX@a z(`z)S_1HT2ue`;o1-7dDT6Y_p`A~1&V{FWljC~8K;~qUad-5cN?UUdoY*N!MrzIQ3 z&X>hrT%CbWA{3Kr9ZyJX4%nJ)$5X%d(uT2Z=0|CjXJZU80>_Gyb82IdkqiDgg}Fjn zq+3r-k^Lb9(G4etJw@nrxtm=OzIj{ezOk!^ZaB7sdd;-ZPC8fp z@s{O78K&K3t)T;ESbRrHtTLXElZxQ873FkyN-tY-B%s&yy?bv}R#VA?s1jgWmnfJ0 zX#1dX6NzobkGxr>uwK#l94RzElb=5(q)}HxBW?ivGVcBS;Y}u6m>Zn zx(qJpH)v48F3lY~cElPMVXryyY%5e|uDI*)Z6Q9y=#}t9{yJy9#sIM)MVata-97l; zkVF#X6qP;9Ob+|~t54s)N%B%rRZNj?azlb7a*|Iz3vKtC>s=%NG z87kQhnR#K(N5Ct@C)d-oeSV3nHxHBzQQisZkAP@6)7vM;RlgJThF9hZW zRgMR@P#t~xBjYQZiY27=|Aq*zC)xarAZ?)S>1ggoav#zDY+{{@|FUJ6zYiMd{C*5(lcaE&v9k(+<%~y;T(ts9=m(9KOV|B~OvOB=y*7*XhLOB=u}+O_&$9aa6Fb)5cWGt+vZ z$eTcFaJuLwD#h@gwk%`bT0>Q}BGo{;2Oxz|V=g^msWcCJ_4)OC-U&WFp`U-VxyeH5 zmt6kx8z@ntbYOUg03aKAFIgf#Gs{Ye6lH;*U(~GDupghrJ&Lwf(xkD!n3#9}*)uIj zy!-bjg;tlBNB8n7OZCk6y~0I$*BwV(VSO@gXPUv}y)4bra@+xot6TL?cKP}H-E=iU z3IyxJKnwU|$M)?EqW`pdxeF~yEDU+6sjCZChxoLH95*K&P0k4Ao@DRGq$Kv2)V*>+ zkb5z7Q|EfJ8~<)u+%gy>b}>CvG8itk;po5=ZY!-dTAvn5*;&~8T)j{8Ir70MYx&-0 z+#@&rI*8}G8AqwcjW&}wHZ6_Vw#^MjQbMo6WE>!l_m}{(fvAFWUe?L)h{1cY=+g`t1YQ4@^=*A3jIBb5CxeA01%ekawZPX_Gc_9}b0k=~y) zfnAmke7y=HNcAZ_T1bSPH@3e7Mb>4VBZV``OtpWm7Lph(O-6O(NZtuAOrCneztDzADXezuy;mPRs{d^7-) zmcq$A7!!Q@;E4H{*dhX+vMd`>1l$B?xv6{2*R6u=({iJgPvTQ=hW^qpU0iob>zi^Y z2X^ijK^8Jt&3-o~I{H(}exn&rd2$}z1kufU_IDm}!o#)jVA)Gs7aLhcE_r#-I%u?J zh1u$mQ878)<_-N&d_61nZhQK{wqyMU3>hMyv2+-2*s7{+aQ47TkkK@flayOma-T6) zF}!FXbW7^%G3j=8loj^yJPbeaR!?Og zx=r5Vj^K!~HsX~2;PWLXO-7E~XEI+_{?hMZa6|IKUMWclRMayIx+r4(cBIqx?o**h5zeY)lEwc4t+Aqdv z3|u*4c~H_hKPEaG~9O$K+d!o?b!D)(I+mkVhX*k6@71dU&RcqgfUew^VV-#m%!_<@y_S|ankG&rk|P0|{T6)a zrWFkjFzu?UU{VgfSWH-xzwPZOBaCIzm?bn5cxRuZ0~6WEOyyHL;~;tz`P8FiXyQS~ zDlmk+?1V4@B%d~|SCw&2?|(5Hg^oVF>7g)uh*rRrrwtoGf#^+VYS#jR8wSKE(`-C< zG)rBJn|t8l)xO5QQuUMbSR!LZzCDf9=#v>48NmkYaWjlfLXAgr$v62KN47veIv(21 zGMPH&#B9s3Uq4=c_%O*px7S~9whK=4?{A5Su=MqP#fgwBWsa>}vR(HAg={0osUeD^ z!q@9q&i;`STSglK)b?Z(^+T zLUlX^yhCd+G~Ak)sQ2lpAyOC=8=QPk!nZt*3IyA#q9O>rSg8a0 zo-HbR4ox^i|7uy8;OoEZ-%Sy60uhVuS7M@r#QE*fhTCMKcIrL_7PLE=A?iNs#vZH$2W#r}O+n5e+dL#>-|5;hh=>>`feX4QC%6l5u_VL+f zQ+ROg9UW60;?`1e{Cp&}iknr$eWF#2^BeTryvwOUKx!?Q1VoH`iXHp8 zK@Y2|k8@5RKdv`{IS%t+EzwO_aAvx*_|HEz$iL^#W&1w*bOyE$1z}~^Qt$?E#dzki zjb>9;-ELK|;qAbnV)WN5d7TULA-JT?w!QF}d6IMHJf~0R(?(7{gkpKzxIJH#ws0`A z^Ro-ag`a~_9~^8_HPpahEjVKGY6-Et9s)tI8+S2x_jXbbBJ0__JU(m(AR zikKDu7Tg1f+P(ZL*3~=#$@=h{aDX)*o5pB1tvr*_CBj0`pxk6fm&6>&kO|Is1P0lu z;(2}`K^!-cu_QTKJJ%UAhQfWvThc71gBF8p)9 zrS^s^9&CwNciHNso{$^-_~J*yf}FnE0IR@pq(6zzb=H3WsMX@)O9E(TFv^{FY=ud0 z3VTgfBWtwgzC$|zDPx|`$Tu(K4s+-6%Dcw`@dwg~`=#F$vs#TkWc46at|M&20 z>MP_ulU*r+pp&BGaXf258zS6PurB8cTIDN6j01#YI0++Y*OU58^3k zVfQ(HSQ&5>n~xlgzgqA5enRHROMYgYBMq+=kfpQy#==HrA&fU4XKgVRC6mFTKW6UZ*is*98q{rLP@TLpFlv$=FW zuo-Ep7=~)p2c6?~Q6BbN-MM?$E)cO7jM8IEwuc%s6LYM-KK!Y{A%%wZ+9)cEK%}x~ zW3^~(?1~Lg=TLF{-;x~_)%0LSxyklG`+ldgat&tB`e{C_8unzx=zGvup&yb!9Lbe~ z2?Mn7#(PgC0dY#bK^)>d^>5wc&x6G3Mm>WJ;AK8+g=J3F)Fd^0L?g}L5FXohU!s(l z&~RGoThKmAG}@@}DdxTCmq;Z7|HQ|NS+4uVhKSBc&am@NKWgJ*VNuLsNXBQe_~Fgg zFBz4^7w5V*$slBmH3JfBK*gOmX0sJ)3{tKXMqjVKa5Xw&RvOa*e4pkD4%<+~n?HQ$ z>hVbVg4czRfZu;g6Rg%)=dQLz(~CdGzzqe*i91cZ1&b5m6dlvy$#ihrOY#&NmURmg zVZ7UD-?EGBCBMTS-jq&{V4|SQZ}h7jRJ=klHs>QQU&oI>{bVSR$N%&PN!=!ww~mK1xl&NC^8$GfutjhP0#vZ@ObzezK(J_Vp}V<2hSvA1fwZWy-+!-7~C3N?bb% zkgenBu2|^1d}h_%QO+z{rt^iYR5-LhFeo{0>sJ4FJ01aCxNe%DQ@-pDX^Z!@9Xc@A z8$NxS03nISjpD*-SotW8h(>olVC2a3m31dzmZ=CQ+8SzC;_ z0;WLb64xHUA;bn?$C#ck32AO_CVAP2F=@jAzQK@L=kDSmidy~nd*vj#AnHXwkIPO) z5j}0GH=SOuC!f|-usf;by6tS`d0J98Bg_Kwv8l2QbM2(3#@l*fKb9 zwh;}7mL0+qnVsYIip~qRTMg-0U6`0xM0l{Tr@S{^J^-_d5g@w^*#k=Q9XEjrKgBEt zmQeJFtKlMhu*vun8vJr{1?>>Ww1GavG@QtQhxPjR7xbAgPTp@{GWe=LaP!W+d$$zQ zUM1o~)9Si8(l(x)2_I^m%_9+QBPAQkJ=-ekkMau-t%;6I;ZOO-!`x zzr&IqE2%WjKC59Iu|Wkx==O!6kA!I-*XAMdd_SFIBPS{eO`&Sh{5LJw+f@xuOigvi z#k|FVQ+YKMT`oZ6kU;3!Jz?YcV;lVTAm$Y5-p}tYmkJ8(> zKe7N*_uUdu5gJ44>SjC&l6|V->N<&}t2F-+_VVi8XUNv*lwEI{4}jdzvzw-jL`(eE z5izl?VrbJ|Sk9aY;Nd`;yU(n&R#+Mf}^}&p-t-ChsrXUKdlnPXl zl6Z;u|LoFd44e>5f-3R|v0jyg;kycHb->HATNVX}Xa9HpTtJ z`%5==Cgk4q?O6g_r;pcuxSRb)jOZ0WpjzN7J*sKJSN5jq5_J@NSIf)SgoZ-o@n5ju zzShdhFb=%9MfDWsE*&isP^$LM*f?asfKhn*NKf1YZI3$+!5wUR^Q;}n34*W%q*N+# zTcA_{;*#9qNmhW+d^bg7r}q6TFwbBh2=gARKG`omXMOdPO%Gx++tsL^n2=kS!ca4~ z-bNmmNT}Yvey#r})#si2ebji1<)e?sAd;q8!0S8T9HDS_vyDV-*}ducJ;ze>(3-0B zUJsfqnAL^^>NGsIq1Bn1?MY@s>I;CObLv$vvCw- zW|Xf$59s{uC)stAl34Ed0{0&d>s-m0*x387@6Mr&tlDv#&Xd81Bq5+ajQ19dByKDX zVX_EeAaIRg3fMa-78|ukY?%QR1(vRX0iJwCXU=e$_`ywgcW<59u{#cq7PH^lj;p%} zle%hmy1KZWJa&v35a(GTeA16$Cp1pN1jNXF{9$k%f9%s}W;Ht*ybF+32O9!GyiUacoAB&XG1>yZvQbuqGDA|{N*>NmS-Am$z& zC}qi6GO?o4=;Fx<;p16sfn+-%g%O9Ymf{XjLpR9a;*fk|tu|xUW+`G4x+i{ZtCG}# zhkvek`uB{<$?=Co0mO*j(&1*1^{x4D1_|A%`8QNu)YxfKMl`et7XBsJX_tCiv{JV~e2k;_(4F!f$Ea+pvg$EW^Na zQhorHxd$#)V{B?W z{9G75w1nboJ^lIoL{r(a+aweY6SDg6+m0!DHYfQP<@pxfv)FCqp19#(2|mAT*9;D) zzyO7D+WWy$cI~2N%qyboC6LsSw~5e>9$dek(Em@zYf`zJTFIJ;2E&MBj2VJyswgji z=y&hNckh07c8q#v{+^a6ZQ+``DT&JmZmX<6mwFpl;5oxY0eJG+rS-pEp_gkZ zG#R_Ts<|d2^%>Xzr3pj#+QOXPyB%O!E4NbH;1nC|zawK2ytS}a??lK%pHAxE~5Zz5Od6|5>cXz`V?zf5uYXaR9@N3fC+&T$* zyaZ-NIXUaun`qyF>0-FPntHaTL!x{4?#mt*=)+lG%RIfW+%Gl)7la(jKj~!7TPT@=Y*QCMoHR+{=Nv$3cn z`51wDYS{lfEf_VS`%Atoe1FL3jsqwc{2m9uPA&6vlo%@|A@1~1X5CJp5KI|3yXc_p z9Dfejg$DTL50At&4*;}ZxUfsGD(@65<-DWF!E|(dNd#FRsXB+bzc`RETI@(7VS@Rd zlP(S(stiLL@0zXCqkr2g>qr^d#~OY6LWvC!T9Qja zhNUQwnsoqL{9u+>UBa1R-bI%;KrS9N%N{{*esfF1w!&Ke0K(V<+eGAZLh({F(Sq_1 z_`aWv8;FaC2LKK}IGOI%P-vEcCEEYP*hioXFd?{D4ny{#rne7R_lvUBJ{}^%9{Ekz zq!H)LH?oY#u@$fGbME_KB$T{8Y4-mXK;p14efnz35J*^ZCu5P561WR~>;857r07bN z+bT6p?ZerX(ze`^l%FqVUBP4v691G(A2AGUNDA&Lz0ysFT_2w^vRgd8!1qc5 zEENKC*1i=KhM;u78iHWCeupS6G8ARNUy}S|9*uydK=t|jhp&hYhrnr3QSl8OmdZ)U z0@=UB%}~mcN?hQxAJmp3vET{J_&Ns;Bv{h53E2b<;3?qTT+2%wUv&_=O!_@z29#gr zVFp^GS767`35YxEl^(O1>BncQLCfIig+cyR2h z)T#v1rzwL!4x4o@5C7c~kwnApAyivmVzdd+h96|D`m%I{b$B*jRrlU2$_8eY1~TYy zcK)F#7`*PYyTz6X!$Z%nU;>!>zbc`_TGoXri2NiMz*nprd>)zWO#FOTdkn1MXrUr2uyKWtaGr8~SAn7iJpFsJnJ80J~2Xcwx*$hRO=aJoU;Q%$Jc$7<6UVTRT z)o>+^L8}fh1>g=??Ng3UN{H&|F+eVK%yfqS<|stIOj=K;%OEYxjyV%wpzv)|MPv_h z@8sS`nBtI|@B|d!xM+>P6fAke(t(qf%tQo_9?W~@$7&%|qYvI;=w)Rf8*c_i+BtL( z`$?#y)6xzdJGOby0W>T;Zuy@T_**krr>O!j zGxAGjdB`7yD$JKkR!-1opU-sI-qjA zy2F#=#9dI{!?5Aa8^NIO%W@(g&jBkQu9*chOjmb%db;hq1{MgzcQn-0u(CT;cl|t9 zz}}z@X>_KGE*-n-%lDZc)u@(!3qlZ=zl1&u%_Z_;5-vl$s@}Z=KceJE>6c;bXM1^? z&k?h`MvP)z10;7V{l?*5Y}>j3HIeO=v@s6L_zk{0b}#>F*|-{i(t zLg(gtW-`F)#aOc)p;`@#j@qu3P5X^YgDVwse5hq|by*_o0eG_)P~iav2% zbH8v>B*82Z`a?v(0!ksQS7{>%dLONemc+=d?OK0`ywxL32+Eqf4y^w+cSE6K=s%w91b|G`oz8?OY=w#2j(Yu2pEO_jZM{koO>OrFNe z+OG4LBGx)Q*C&Md*1SAMcGk+v2a`CO57g3-E@^FFWbL`j@s2i$wa+9>wVg|Yfvv&I^3(QTsE$XoGcv-Y-VGN84ZYV*`@VfJDk{%j2 zaj$3EIy)PJuJG*H7B@RPWMpK}J(?`HNIwYbckq@Px(U*kQ}Dzu$xUK+4YKJs#)>v& zNQmhnyRq*^+$m{h?4`vo0Rg-XmV)f}?yRVSx=(aFho z!8zEXm0L*k4oy?jM>Edr9^TEzoq2y2sP(U9X{;=s^E6Z88rV&1ZF3&h$ZW-U@1?w<%s zPU1hN!09KV%%&S7gL9lSgjN&8&4b##di0n{+m~h*(9P=h)&Mto1H&n9o(v2HoHq!K zv&Ii@-O=4X_Xg7)4VXR6Y|I#pK532+`7hMHk!(=v(#WBF_|Tz}8I7e%J$tscw$5Vm z(rJ~*xF_!fz-$x^rL>3rZ;0uz>Yr7$LgOnA5Rs{JFO{QqT=2Z3nIEU!*X=B)FlH zN}^z)EyX=43Y#4up0&?U&X6#~H`7TDM{m&l@AgEASX zqv?!kK(R!=1Gzzd;R-D=i&1|crrqq>4Ac2a5#>Mc%eB!+B}H`?4oC0XHwO@zYNlN) zIVouwhYkvkb`DNq%pn$b`v0c585Z-+FkUWVP;T&&>f5&!&Lk-fo`Pe^_U&0!G1?sT zXuKavY$k~d`3D?O72pj!Jq)u!$aujxnlp!S*rVWs`}(QM%Wn}#zmASo=G}$Srko_z z)z#pZJ$gyO8WJGM9kT5`L!`;Mol8vWq}@OB^p^lT`X0M~f@$KM|l ziA2dMDJ2I>x|*Zk;=IaP9i-B$7v&Yr#4c$o;9&qf$^Vu-6RSOl5H`}(lqX|7?Ff+} zVA3TI=J3VG3ymh>YCTlb!>p@)^g7pn_5o5L)nrFQoA4Vm7cm&EI|vAGj_wj{7uneU44a%B3688**j)3H$HX3dgj;rUzStOB)%Q!zj8mmFaLv^d8v~_|71u+chpipj?B( zVm4wo@`Pu;#E1!))C-0X9A5YD-t{i;+nx+cnwIwAtclhNupckpjrBpEPvTAW>@@Y< z;MFPr;smt~0EQox-4%@kL^W zbWkd;UY%+-Xy{OUJ#Mx-fZWLSuw`Em$>NL;uod2a;5>e(!vZ_f5A-0oo1De0gDcc9 zc*b6vj3D&x!-pg3H`C%r`8D0)pfxmaQboKU92T#3*m~y7O2|loJ?vK%&?C}Rc(kmG zPmdnkF)kBVzb7ySNw>Dg9)zy~;bHHWazrAFaN1yVjo&PNb)UDmSWvfdt<&BzXu(h) z^oyMIsfwD~IY?9#Rj|v8T^`=O>zU^rfgZGn-wIMtAi1w>0dN2)4%>7bSPorQ$Xx@h zLz8r)tZW5-WU6OsrM#I~B@8Yj24!p2@{YER0BK9FD%R+FHrrwZyct4LJ1XdU7rfGe5*diBHM>2KndWy!%s+Uw{1H) z>pTqpu9kO+@jIWNW~IL-H6fbeHZl8;<;9QJ34xxel5^(Hojm6SJ|LbpHk*3&$lt|V z(Sd={z;O!tA@1(+SA3t6QeGGWB*usm!DeRcw?Efz+;{?^Gcf2_T$~_r!s%3c%41bM zBHX2*ml8K$H8hk9qp5~QZ#}hG%sUf^8&S?R>O(m>y|Xa&hA>?*G807xUd9d}szPfN z>REZT{445pKTcCjExBT$OYn9h5{`)1qH$Q?KUW1rGmc5e37oR zCB)9r*IxfBFjd&~QPL#)Vv>oh@0VZJ7&hram-x@CaR>CHvedgk#KKrYW^09a|B0?` z?eK2BdZmf)0u(9!KgUDG45j9Q@vQ4HT*Ra&^7bot6hnh~yJAsS_Z9!w%qQXB@7ny| zv&HTZ?1F{ST}+CSSNfmRuEP7tM_8b32ACRgO=rM>)!#qPhV`lt%2-G-F%L-{qSk+3 zM%e_3_{2oWNBzD2=Oi()Vrd}>{qHOMz*YcBa)$G-A^n26{GC+ByfaL#{`*V(!2;Bn z@-2G@M(mscnyr|?G1^JGn#ARQydp)7ELL{wvPFw@FVRQ(-=o2pLy(7${{Q$*vENCk zrCR0}5Iwr?{d?(xlKOxChVW;#;BfW-<3fc0^Z%duT*9&a|9JhsjS=$}W7rC5Y1^wS z-Cf4Aw*UJo7Dep8uOKEi%NlVYZo_BEX@jmajj5czGNZWxy9SFyK_qX~h%W1-{`(hM z3*oU{`%BXPPA3zC%UgK(aO_jec(Am}K62!m!6~tD%2te{j~zO+>4%%6V-uw^c(~@u z|2)&2dt~8)buNB(dw@T;={w~q3i2zY$HAL945@f&1Fra&4=p4K7St&~5ZE)ibO>Le zF+9#y?8V>FF-LH2ILN$O^oav&?^Lj%&Q-)pT@r-O&v%AJc5Z%BO$19c~+s8mhno)iMkAA1rdxc-DKzZA-5aUfA*d76%9(^$Yy zjNP=!cyuL~wq)_*oi7!}GDMCOKe~^fuP^i8?_6-;oP^TtH7e{f3{cov=}`)D3c`5x zsSl7%r|#Ny-C(0V`7ijQg_8S>85bbHkq38`mcD-Nn(_S4H0aAKDz?oOOe2^rpCjio zZ%UX2Cq8oL?{Dw)4bGxarg??Q=!&-zV$y$$oLnFL-vfFt%mGfqMgJ+o8q535ZH%@M z6^C_^i6n4yzK(0$B+y@CV`CW{&^t1dypHUI-i1Kur9@~*n@snc zUurr@{mvrQUGnTgnuf2D@vHamZv^ztWU+yJ2IKYikW>?3$@R=VKvA-ygjRt>i|5C> z$W-J~m^P>_SG$(^D;yS^$mT1_&5di1UZL5}#+yknv8jqyB**o%GImDbjfHnYl=?j9bcDg(Z(`Nh_uT*lG;&V{wKx;d`N z8smmRWTb<^)E#1w=O}}fJeJErFG~@r8ktm*Cwr?>7|xUG@f}exG0c=sDETuPQgE$S zad8%sSV|o{wz2kMhSOt05e(HaA9{vwj!Q~9+c_7q_s;P*FlVzEF<>ipqjSGs9`_$| z?w+>pgUOMdcgVaG>FH%-&FsIJY4Y*$mgaxBSg&~~cqNNEE%vfx72AJw%fU`|tLY#E z1LL!I#l?*Bgwxunl2fve<}?W+5@yqQ4hmW2*|TS3`>g&@`>o+x5A2j+xs)kviirWO zPn-RGxi0C2?HOpIHIEk3)rTGX#ruK7vOk1U3@iz zAujQzOi?1Cn@M?Xvt5vWVTYL;Oa9FURmU(0siNvF7b=M|dh+CHQ7M+*M`#H5QByNA z5p^(C1SgFFXUQbSj2$ajlK%W@{3UFBDl)M!NP8Onx22_N;m@Yg-zsv}9VGtfqJ$h0 zbVPG`x8m196W^GGTd!X~F8DCQ(b3SFZ@jLIbm3@B-L}m)VcEn8a&L%V+2%$@K_rK2 zT_dhcM9#^TKC7&hxp9VVKO^6F6N+2TLda#rmMLX=v4-4eqi=otJn1ebCyZcKEB==S zg3GkwUI~xNJ(flupKjl}WxnE#+<6->ueCs(i+|YSaoo$$cr8j|ihkd3|4MFxlmN(( z7b43z4OT76#GU`%@n`4(R(cAGk&^Q1a_{od*3-9mbw0Y%;J3Mvz=$5aesZn;mCJxY|ITWBe zPxcC!^pR6-gd+xJt*?cpN+ zFY4a=k?a0#AJ^1GLuREdDVvf}Dw&t8?3qoZ$fig`R1`ueWQH=bLK?P=mz`CVz4!hc zkL$Yc@AvaBeEQ+O-|y?)#q0HaJ|5?JoX2sT=LrDt6ca*Vx=qo|_xV$H?`0#gGr)d? zu1YM8)Y8xZ#SEC@ca?hM5xg%{Bt3gV6ZcS2dC?M}uYDQ+qpt409Jt9$K_6gD2!@;4 zLIZk9M&IZM2ZooHl_84fUO+ijHJAQ;Yl$9JwRV59KRn>IJ3fA9wWz){jsG5O%SfAFa8Q&#reg;cg@tO?wyQ?DfQGE@AcRGyhpZr zfMTwbMQDcwb?cTbX{NV_FeNF{-ix$`?y0XncxBPrz~k}(Z$%RUrTtsT1f>x5=)^>s zg;ZqrS>UTU`LM>(D-a~#Q!wu0!=~u>xsreeNFBQPCEZ{8y5{b%sof?Hzi&*>Xv?uI z`YSdVDI4nnX0B6FoQY0KLf6e6Y?`;m`ZerB72xChiP9Oy5cJ(*mdRKBfvL|}WHF3) zC6$NerRG3snO^s>%=jgswRKSE~35;lB zB8U+`hWcCYo;wZC88}U)yGJ(qoYMM;dDUnBeDU`_jp-&=j;uraimfcQ!z(v3Ha0j< z$Nf<87%n-SZ6L?5h1q04A0U4)?V_KW<1*4fS>PaeRy+;bE7xBf`s6a3l9$Iq99bp% zY>Q3cOv27fxN2k_wq~Q{&CrbAb`dvvyXzt!iPP#ju;KiH-TR+;FCUar-N$KEK+PGn zclE%R(Jb3=D7v@#@BBINy%=h}%>)Z#h)&h6gl#-{`?3hC5QhhG9|1T3jP{&! z{n{dM?|gi>Fe(X_6^M#JFRW9~(g7n69*RK681A@CiP^W${F>eOu^H)AXlO3rBQEs8 zr(gwf*EUd7E9bt_raw{u??3+FaleFP3sMW>FK)K}c=yGZjO;RNnbz}kZSe)}K$G%W zm`M=Y1zrYA!4d&64=)Uk6Kcy1WSS{vCk6Cj@Z?JYn5t;jpFhX)oyKC{GLXlafcj1@ z95+B4c{#Zlt)1SrSPsO%;DD0JxFRT7uQ0+gv+F#S<2S>-@n8DzF}dA+&VOT1MxPI= zV1PEz0<<}z$W~GdAM@=8_l)lg3kjJA<^X2H*eZ@g3L(7S+KhO;qr}x_Qv*5o3-ce~ zKb{mHnxn9q4+x4=aobTnExohG7jOr=S>y6wuc`OEj5Z!9%|tw$C@F$H8OtC69ufL! zgo|wvT8T?H1I8LDY3TzlN3Xnr+XxmE7|tCGac&Z5485LKAh*JQ(X^A{*7)gYE zb=#oEQasEt4EwX>zMs6H9{CPFAmit~8HdXA}h0!g> z?YnzInjqlf+~2gbJABk0{4r@G<&^)$#E!Kv0iTpu9uX7HOYXZP1~8VMe;|knMew7L z*#;dQx&eyn>ZdW7LrpEXP8A6Ag^D7FFWN%k_@wt1xMFF7!->%`Jw5BS^xyCD@K`0I z{G0>PqJg}|$IA;ZIGPd8_4AADqdjq<7)$X~n$PIKj)z&vaVlMFE@GMtX4WI3;vqoA zF*+dr7xoo>8=L(M3?=$jB>pEjC=Cn`!$*EJ3r!W^;A;6RfHw8>Pe3K+#e`FiU@2Ky z3jYTE*BHHt9ZXyERNBe0Cd6oFYppz zE#=MS$NirzPC{iu=p1cHF9Ej;n^~Cb!8AW`lJ)f}SACaYwO`0kMC}1nlajnTD-9-< z>Khqd{Ie6rX@Fi-e1$HvG>aEevEwwt82L??efuGJl)W^dSCI6yX#t!YwKtieKsf+U z2?$+mL`4yVw01>-4qJSJB(AXxb@ssFtBJ8K-7?QGEzH83`s(KuxyJy{hdRd)=(Oq2 zVRj9sczSb2QD0D1okk*x2?n=|(Y8D2=*%FhT3C>-EZkagw}p$MUK4;tC$7Fj6VFr3 zHEgHBf;}a*Apc7`m{(&)AMLLy4?VE#x{qLbGd>FFMo=vfSWgdc4Mwx~#$A%=O61nv zy6X{g5-QTf)#$uDEkGsw0q+1UYTVi#;@LJaEeK4{3%_-b1I+oJ*?=di+^NQP6RHfR z9=zG-8Mue2O2Eqcz38;ZRC}~ED({q>pPPfUf~ieXr1Jyk`$~%okzy*>9+Wg-E7Up< zr2mk(w%B?>(?GhmdT9o6$5%*r{S9#|OFh{y-@h9pqp~G>e*+>gmkEk{1PFY+`TZ|= z+A?%uwY_X*i}KL{NC4Mwp!Wnivj7}&a)|B%yo2O9hx=NXj_ZHl+Z)p#;P5Sx^VNll z$;CV9imsVT=14DMU%z+}O>ozM(@GOfVN*gN>V0^PZawU=@cX1G+hH>t9E7GzCQ#}Q z9XaxS+tchF^*i^#Syy>dw`dc-9r`4Xj;3z7fPq3Vbzy*2w4~n_T3T@g`&z*8X;@iu zva{b|OZ?TVxAC>;*5l@oJC6^FVktUJPMm?yP$Q@do!%xOkcpW2Osmv#m*N{#oLB!4_k&8oE`UA2Hg1<0D>Ozf z*bTssTz}uj&I^Xw?rtX5Zy3O#XMid(3)0GqCjr5GhWqsIT~XIjKu&W5qymyS zxG^C8E}-JhOz|N$iX-(dyx}}3<+y^SvZ8caF6cl(J;Y~u@U}%T=Z2iohE(p>`uZ1e zbXmR$!!`WRnyrlL6RpOzQI|5#2tR{4JF0Hr+0qXuTsp`L&6`2V7YFpne$F?LiFLM6tI{`rHcT=;|9l2noC5n{Jj-b_P7md?1PUsPM4CB8bYWo4pR-$E!I=&53p8 z*t@Fq7cEAcwr;)V@pyAFv0yjc~{Epv@(+VVmk6 zW@a*k7C}F^@YBX4xT&5R`tyGe!=-u)iI0yD3$W`(I}X!>phFMZ66!kq-FmI5u4|~8 z>DKFD-t;sO`XE|X@Ql#tPev17M(s#eHW>$@44fPrd)B!C5`sP4w{q}7`ydrvpA0P( z+rNqoqr{!o`E{ZA`-&WU$~ZA^5AY{M%t}IHZQ9&k`pU{m%%ecP`s@LWaS1QJvm%nA ziZh!?#)_#NAIR>*Lqmt%b&txu{9MEwU3v1`8Km1ohoXV$&=r1@`%%O+Jk#3|KC-eLI$W;s0LRGK=Jj^ajTR{OG)!&)X4MQgI)-}-ZzFKgH^&0}Bex@B>O}xOA*VGpG?*q%Za@DFhxB1^Q7Jx! ze=&UBX`QhaPf7E}pWti^@5<7EY3*xQO-rg@? zBrx>~KnmvtQNu7{M4lSe3eq0N%kK{S(eJexoG>gf@EP@Vrsw2fK@YuC8FFKSoq|ME za-<^*S9a6v&1u_FB=X+`C!zY)&ou{=(0wCZ(X#a2X{7Fa(a9D-#s=(ca!EVa; z*S_~VFmX?qy(Qnp0V}NPAO!rQmughsMR}9ndQ3@E(-}+8>MuY{vATVq29+mfg3p7I z1f>M7qN2R~X6vDUZsJ=SWn+=aIW!+!UShg|+J8e%BDOI8%6^Agc4V-VhQ=cil>hb+ zab#H5;Rs5R@bKo1LE&@sn}LG+zgM93Iv&|F19Q|(YYO!kY<{hcFSQTf5%GMn4Qu(a&K(^@Kh*XeK9SY_Z1s*gvm;XrTS1 zqE+_w>zej<9Y7;(ZPG;rCqdMRIyvMV99!%!Wa;6BZ2eu7OnsGxQud;BlpY|OYC*_;&f1;arf4*oI5?l4#j-?KXLRxD)1WA*p(qufQ+v^=%K#;?zz(HYS^j(vQG)s&vp0q znwpz8p$ZH*5r_g_-N-o?>Y>->XvUw8h^1KmARod@)=k@Y-;LRimI%c7L1gvPTd<{% z{{HRBY2V6)S|cN9^p2|GuioA``}M^Y$tXk6`CpFFUAf<$e*J}|Xo|-29GLWvmIlNN zw5GSgDZtqLu$~U87b52@idA^BMckKOo@3*-Y`<(&<9ZI~(7;#=+o?LX??fXWe4>Qz z+b@3fIv?yyKGpxthgWA1WJO<{)9)E4zXOsYB z@PNKPTbQy8-Y#ZpkwwjzTXXw|Y!r+us86I&LM>pMbMt656`3F<)r}E&Eu)*yfVIO& zHi=eL({Ogg$34XErsj2?DBs{;y|SSOK^piZXrmwG#G1tX-{W(4kNCo_Uq8ckbQ;(U))<*dRS>p#o)_rQoC_F)9{2mkMrcjLA5K$%a8L_m zXeSUO;NcY|r7wLVLZ3g4L83CR~$|&canFB}UO-0Hy(tQ5i?% zq^zYHS_22cXR6nT$ho;>k>x(F=G03kB_)OM3s8$kf!yme>$z!-2MA`knHsi~3xdI) zqjE^=PuaTPY~Xe-41BnT_95hl3$0i(mhhr1nub?*UEx%!*0=N)lRHE^wTcda{s1i*of{%+Whn;~!q`!MI4!*(Wh41gQ|68=hc8daY&~hG zO+C8%Cx+AR6MniEH!S`P_94sQ9=&x@NAJ~jRjfe0gpJK!&e+Vo&xAPEcmMicQ6ZZ} z)&a#gtfM9q)XoL2C7XC|g8hL_69vG#lzZ6-aiFhvc>H}RxPS(q`npqi2BsGW$%1ej z)5q6Q`hr?`t`Ys_Z!N|OkXA>_EyBndg|PS46<}#D=Vqq(FYL)jdeGS8h=)d`hGmqn zob-}tH;}SabgbW`aq3M@4wIA1XfUkh$=W$LF;x7*o5C~QVD*emO|gAAFn0Jls$7sy znDol4exEp;Fd@N7$Q`|q;E|b_oIYbH-yi_!Zb^h21i42!d%^cz>;`K(EKR1 zqxX3Z)5XNa0fFBuzXIfiKg$c^7tvwvMQ@HKR<=IjE(-_(G(C@UyH7-20eWO)7~y z5hW$|j>geB%O-0~q;wN&K>*9C*ue$hOc@i#rIcIXSCO^A~BX5(ieP z-AAPA>h@^1C_OuHA$HsO*K8MNc3-*j>?C{ikm!ar=RXb|e|?a5{YB#wv=3id6LmlV+w^p<7Y z=FJ+Ah0M(Q5ZW75UeEzc73p~_XJTkp$`3S>2++#L>=$*85l#0`X*z$0Pe(N!nFjT0 z&1?@W?-7kzxA3&ECu=yhFmny>PEW;6r!}0evt23nsl~Q}*vz4dK_A7^gDVSzsRu6H zXLM*edJjrtEZE0^IQ*h%7~)_V(ZvjEg&(d!XWc9;Erz>pdthqI8`}$kRxyy=asP;Y zGqrGKV5KzDeIWt-HEeEh3g>smk>U=0SIrP-kV^8FkJe zpc|K)JupO)J}P`lp38X8F|7ZlxM5JII#FM$G8`-T;^O-+_UB1C+RG_~2d7cqNRD-Kg%& zW!L&R6o+yGD33(i4(8wzqG{6M)*ZG@xqE}!9LKuu_EN`j2nsgNUYa7o zs>#)rOkF~GLdMvk<#41TtzdO!5iAQ#PmOxP5kfW*<^uZ<#DL{ydX~QbG=}l`&=-&Q zMtYEKG5v1SagW%2pege|F?Fu0Kzz_=9coAlexUVF$i`@V_c6nxczc|RQTJ?bad3s2 zZ1jxuSZVpHl7SkF1ecCaXZ*TWak=dxT9tppBE4?owy`n&`v$(NJ;R-a;^7OUES>Z& z*fhcJv$7>UEgP7e=qPG)tdLvx?oD>L$kaqllaDYp%!Bt@da9^T*~{Riny!;ETw(>U z4#P-|1Hl0WB?q48pp#)-dSV{(v}|4*zEzuTGUBXQux-*5s+-pHk-uc519#<+nfS%2eCF+8@amYv9*lF>U;lRVZ9Z=VX3mns58a`t#`f zfG+%LTtCPd$yKYs)ydunH?251WMyS>^t{(bxEbEz{v>N=)~R{}Cx35FPemw8xIgL> zV*bW*57}Zzsj5mNg&xvn;Y_O~A{8brzfAf%(OW%Q;^$njFmQr$C4g??_hT*^ z*3&h53^)G(Qy0@%-=ll{ofkxF;iq-qCS9FZ4`;Mk6}$_dQmZCyEi5Nq16eckn{~}g z58WpH#u%9}kjl%i5k$LJ*oYM?Dc?LW9lQ3O{Xh%|&tm=hyeNBGJi3ACr(!Y`9WqRg zQ?7*b+oYV}sch^x1**B0Xxw3T1i`ZZj<)V6Aa=fP;&h#HuF|VJDkreitrHRKR2` zZv$kFotytSt8K(~v#F7Gt&=Yr@y@PjW;NQr{cmRYOhv+`1324ZJlF19k0qrRly6C> zQPXoXX0`hHF}b&Bu+w8z6f@wUfuU`Ns0;2P4TzBj+IO{(tZ9XO{12BkD~21BJ%mm| zk$@d6)D!{6?KCumNDdt_4BcS*2|>Yy(bv=A-PJ)jGuwuiRo_T>!#^Tq+2~s!t5WFh zro-)wi~`i4nxOQ3^p*?4i#6HDmLPX&^8u2ZkuxF(48T-Q_E-Vr@azSYOY5IIJNhY_ zr5`@s{Y~B?-{Fx%6*t#n8tK$ge;Rf*fWy>J6Eb*laukm{Lo`L~=YpOey8NUv*Y57x z4R(JHM+}X1>46gAreSswd|R&m`d)Z&8d+kRqghYEv_YM(i-;_7nj^NTG7$C~;}x&r zcp<#;Su@CPI<6RX@lH=Yg7t&`IT!;$UUtnpX=Ygu$1(K-0DT{9I{uX#Kh6*1f-tEf z#m5NmYh_{G91Ow83U&<*);Ln$Tj(b$ytQ)xK43wRUzdO`_35D&KAqH+sYiZ(ayc$I?Ad#X=h zX*W6l77utW=x*T(IMSCa=)Rhg+Yc6ln^;fzyF zx(XXitN161CjYNY{=nGS2N=Z>5|o@jRVQmM8aVFoP|lot;2K}aIc4-QmZ-0$T zk8sqq{c8Lb13Wt1<@Pk=$BQKx*WOKXLPKI;|J5P%l26&Tnj5FLK(;q^rog*u7v={l z;+v`s;Y2WIr)hE!&uAj6)19*66gZ}YtI46g#}3?kh2hllC8jZ`Mm)y9GeEgSnHKf}g{lNA|s;K|VICV7!WZcFAd(fmL8qC9#Q|5+6hiH^ddLBCRTQE%XuZ61P%=bxGG^Jun7v9$qpQsO4O3#A) zhQi~}&@eLJ8>ui#?|M5gAC-0SbS;+XA*Azw?V?TE%NJlC`ig#~jaTRL=&yCnZ!S<% zQZ3=E1FbU4^G2|}sdRGT9RV|^`((K-TKCi}k9D#57LvqD3V z-kYCCM^Y!}rZJcEjIqCdyr$Xu~YDwD^53qTw@ln!1!h|2Nx3! zb<&I;Ena>n;k^Zi7c$RJlyJT}^KGawLmn(2R1X5AE3{q0V=><@$%hVso|63@ZP8?? zm#3E(4$!sLQ^FO(ctjW}M3dLP4^tu*TksL<@pse~ueMlyguEX+DCvQc0jxTod|t-- z^FYN*m>Pk28A5M(xd9=>&nsktPlL?lF6NlP1P7!Pr<=2&)F@A)JlUp3J3a6q3*PYw zEKfFM)W-R9Rusqbb5=NinEA5oy3~+0+dm0}V>+{2#4yxh@sFuV@ePWpb{sHr@xmXZ zfb1=jMAJv*h`=$7(}Y(;{FKuSwb)Do3XSnZ4PML(I;E(Kk5Fn?O?D&hAR6bd-LPdh z`<1Q=u0jkZ(9}#l4JHiNEc?tk#TSUC%cBUoebG-{IfpApxaedQU%*_%shLqK?#`R z!R?voES?WionwK^(6LC@o6yk7$i48r;=FUm-aL@YT5sO*Dd$1OnNH`yWI*_2-TYQZ z3Ni!rHpa0(!FtZ^K0oGMK{ZW|&ASfNAMZBwM#Zx*;mYl%_Sx+_yOCRQ@8;^sR)-2q z8+;bqT%iJhBG5*vjSzqOK}f(YWZ8@cnL`658@M3GtkXVJ{+k+1IKY`F|~b%6M#u z?%z8U%A5SWJhtKnFXLD4eT~->U?nVmviB#F2(8#0TSKcbM}A~O>_tVpY1zaNG=^Y@ zQ{1%#QU+(QfGb9C#L)EpE_`^Ir}ApBkfiHduA;S}aPr65SW%u$2lhNR2I+|UU!ibw zO?%Lf2+^=u7vfj(6Y7AeLBs#xr8;v%bHiJwRV0Iq0Bolt!xQ(6OaaX zhaCphAX~>~%Ep#AGf}?YRFrtw?^?g@3zkg39CmIfYK zH+b!l;(76RP`e8gZh5j7@Ka4~Yg32YY&$MNto=v)uS`PL+My#+gXfP+D`{4DwfoF5 z=(&!Qy9lPq{PFeKx8dlrz;G9HARa9Yu8V-KINF%LH;{;;VsLbL2z>X}#ACH-J~Az_SybHO^&dZGfNR5><=uj};OjAk<|{Gz)!*FP_z<*(I$bIJ zdmygP0z2maT&$S;C!&`&*mhM|;vttpJurU5l=;k1dUb9N$t8AspSMHv{(*YI&dZNk zK*^y=nuKG_WU`do29wrxxdLCcWG+Fj9)sCcZetSNN)NE=WN*-*(WQ z=>fY>s{$o~)&()%zKH!m4`4~I_n|2E(4f1!B-Wpw8!y=}pZ6=wc_gRz)1m-GhmNW1 zEY-(-es?p8)T49*UU6F9_o&xqZ#YU06y33wKikjR^<9CW0>N~oY~oP((8}8RE-zZ` zw^1V1q%Di^QJywZ>x{Onj~=TZ0I?XWJqrdPW#yrKlANANeEFTwXk79T6Ed!`LzD)R zTce+mzmKBc+T&x|DC7nkk_cErou7SX2<$3~mNq;)f}+dzSJSaU1j4+E--*8AbYCWy za4eY-c-(Ix2e<<7K|Qc`wggH*3)(8mX0)5FB0j{Hpp$H7purMTdqRHlN(3Cf_Q*DN z^>EvJ125b6pf=4#6{Ms}A$4hA|HhB=Ns77;gZ>}H>c7$-#zPkn+aKZdH)IPvM~poU z2W4kHl%3i3J}ben2YQZ(c|25Ze?v_1!2)6hV{hlVp^HAZ2u2m)jiSeLhh>>So)PMF zmcks#u}`plhO0eHp?@k!8Woy)P{YilgZEfZ-#9nh4PaF}_aoP#80)Y$oo#ju_K^vg z0>g$Ca9u#DC;)C2wk|)|@6O0?_H29+OWFqtA zj;cnkXGnQ&fbg+G^qlH9kU?~#lqXq4GL{y# z;j`Q(nXh%Zo2*pmj!Xk*RncX>{vDdx92pB>G#W##&7>#1MS}vY&$4&#u*r6|WP14~ zl_})kPB87-s$L(>Y7KD-MXJSDmnKop!+;W>lt`zz8$AGaxMHNSk~P?U*X?ewaK(Xl zLRfrP=DMF^)=d3&!bRE%m?a)ObO>)?`N!E&#zHyifQ``f8`Sh_y`v)dHb!Gs$TQB=tM|A&8z8MILAhkH-{b_oJZ2LN+^QCZ z1NZ~DPHZ-s`p%$dH+jJw&MTCBsvZ}_><3O*XrN`eyJo(_0;;hh+K z0?`!sDO}t`*I^8-2!39MMMENvt@Db#aVJA55Pa{1$=QLV)Ywi|6f#2C(4b@dJP`#pY}AUkQjiM>SB}Dt z99a7=3gXLTs|2oh#S8I)6%>a|)O@qY-k9g~0j~eCKZvo@0*+()6o)y8q~gftpqFEg zzZBdU?a8(@-K00NRUETg(Nkc~I(y_Bx@bO(`$oVdWm$Z8N=QE4=Z0j8tSEif5uXSLjihQs#fn&ZSL_+GE9{j6O_qN;*|zhg zirz~ETZPQYMX(xnk3HHc0_UU(I~xa@Qd74|Za9D1b?*JhUVqaFCllm1WWMkCURaIk z-#;H)Hxi4GWDl%_=FNz#`pN>XXNV8+WEPlmisPw)e|W!@3y?q%KxM(RIf>!4ZK0`1C#A9kMXX32J%pw@8tT$ypr} zqK-0_n{T+feo8SEO*VaI+|t18t-`c*3^#oAF9y6+U<`76B(`u>PX$K-=!ODac3mUgx0xdPEH+IZo2wFb3>LOCZaCn0Tg>qWZtl+J^It$#5KTV?lW=pdWe&^fTu z-m{Em{7sT>hc|ilTW`Mi3^@Z;R`VdAsq<6CymlSQU|;cG(mpZK`=^|UI^vFzZf zln#hGHu=**{qm>-8#kQ5GsEJ5V(Mt7ugj;__n+VW9bb^MoTc>?CQTY5fuJM5y0FLgEX8 zoo_dm!i}ZuM1#;roR!!>dC*L!AdfKg#_YbNfvN<-TwcLi`=X7Hu?A)CG-L~uE@c41 zmTfx*@zjy+@FUFdxpZBI1%}sJh%W#v5MdFhaRyv27<(Yt=cB#bXlPPY5(4@y7GQP2 zsvege(*#NvpD+BDZ9aiz4>}{y-RYxAg{cz%Y=qt!+AaK^=y~cM7peZQq5dzJE8=&7 zd5&Cn<>j1u9ULA4F>eyaqgb*2PuXXPk;%5`c7UZnr(I1eJd5z!j7^UFqg6M0pQ?pG5 z-ogM|A(XiN{M*$UZY9D6k&lQwqA*b>%Y`oc4`2;rTUZbD;7uT5uHc*_$Ge55l;CHZ z%H>A7jGRez;Fu=>595~>N&*n}-M{qgP1fC2F^gfyO)WH7O?-D9$tQUEY zamSYwadY6)4*BqWdYxL>M|4j37Wa4vX~<-ol*z-p+Dy6GnJ2}*D4M7lGGQf{6dlp?;_SYuDX8CIGD zN3I=}*ffu_6U1iX->~A@hNVAH-kkpgs)@XNh*>Ugco_4M+!0hjkiFXr3xJ88U52@G zD2Sg}`v745zNXYj+a^p%uebyvFc)P23eHj*xoYsN_oOu3`J z#y|R*eIe0Kf_TSXj)L1`h*_}uPk#!k8SPtf9Ej_$?>P|8*i_2^^UAUg=09n~NbR_O zegPziUtt|60E~+Z)j+=ko;n+>%Soz9gr}(yu>-P>NZnH2$VEqayAFqX=I1M_2uYYq zZsfxnV(#X$iig9@XCk*CckI0@N^7(>+@v4;gitCrGBAd=xNd#PjnSYog!UXETCH-& zbs9R5x-i@m9icy2q#E;nul&^X@0~{sCKNfY4-k6UsrEi#*72^QbrKIbE6^8SHq`$N z$M)0Q@5cqNe&IWUkDaZy62WYHVxeI=ab8XpN)yu8C7<2Wab-)$ffw#?Bf}Vy);UI? zP5&dqiN_evjY0#vD9qGGccE&}LS%sMCU|vZt`?QLuc|vq)WE#LIv;T9bcYVgZ$d2e zDeN`0hD6MjKNWCHOTPif7D1@>%k2TMwCu>!(B;gtLI`JsYgzm!=-xB@G(qf+k*A!+ zO$I;L&TocQqR|grgkdEzhaiR;URvM+CQCw$?U&`se-WGD9FI~8I64wM|LV%D`0Qm2 zM4basX{*Y=0CI$+WW+nf669;S2O-Y=C~za)X0QZz8t{K~{-7OY+0=E(U}W#Le1qJL z(IVAZ<`fg`AkG~}fy2Mcs}|sdkZ9>CBZs7F^%t)M=^x7G&#Q(`R@kb&{xGrpM-#EudIzZ-VHE;yWIQ;@J&oS z&ksQ_(NHXT3%q)iy8y9s{qb1eI&*dNz+5XJ8gPp1mR`wlL@&!J#g^p_ zh70P;K-$LTFUFU0sqStpVy7}ArMdnXK=2=o04HzTC(?nXbgKfF)pmW zm!s^L>dHY_Mz>#)d`L5h1R#zo-&aZtwyO~y!fzd0VA-uhaRznF9dbzZSz3fk6G-zB z^;1s0I3sX830e=mo<@SKj1=!I3G(EusI%x(5S#xtbq8M=cY}yQqwOW@&%Zov8)e&O z_#r0qK94*h(!P5sN|eHeh;EiHX^;E3964a+QN2GOk43`A9s644RuOoj2~r+yoE>KK z<6Y%-dcM;y@`O9$!vmH!3>3*A))&oV$v9YR)@`&yNqJ4v1`12VJB?e=_CTA~B*$E3 za=H3WE9*yt*47lv-yl#K#hH0BSGs1hu2psX)h}@L;CqpW5g{@Uam?Diw*|281Cur4 zxTx#uY1Bo@&+WQV7uEX3==qDOCaNUhx(s$mtM2x;ZVpTdc3*(Oq*T2D!ybxMM$MKO z8dX~gxcuWC(iXRV<3FPVc!3Y(W*)t5%npPY6;lu111SX-3-e+XB3DqLEV!Sflo$E7 z(5wK2^A|Y%v&jh#6^hNY*=O{Mg@N@Biw}=6Zeku~w0sEkd{|mZ_fb6r9VV1U5E=CQNIq8 zqjFJ^k3@1ya#morckOcr8QhP2WJLHUi>_QF9h!PK(==qC;NBvkX%Bc~~-+#Deh)L&ybm%j>cc zE!Q^T=fj8fA~uh)Gjp8+{Ku>CT`hp9YTLhO@80m(jptG@Qyu2#>$&G2fBzj^+K>;x zUKt_!^Yjl})?CU$JJc<-=D30mRil2-c@_^Icoj4k9-Jub$L(E&$wX+a4&f_#9`z{W zrr!H2(URK>^?33e!TO@c!()d6u1MQdVTqwnQ|L?ro6{d`rd{anhIBgeGYqSy+{cQj zb@}P-ZLpErj^Q{(YcI`Z#Bqe?pYe)^3bjXYlW{Wno={U$BOSGI1>ZP=5#V^^KrYfv zNms5W34n#f7`KBVOryh}C)pcyR(B2gb;T7RLJth@*J_(Dz=9zr7yorwk>e z|L-XTGrteVjQ|mO-+KH;D6%_5JV2k66Pu9d$07Xgu`#!V>x7)j)0lMCPf1hKkt}gciYIUH+Br%FyTS61$Yq zN#MuG^CctS9N+_)DLh4umK^}}B~bg~hID9rsD$K0`K1fbpoONSVdgT~SVW1fLT(5X zuq@{G?Tv#N>x>d8^U{;tm8U75ib2LWts#$GE*qr~o|r}GN1kvId>e57f$Te@v&y_W zk~a$Gf3(0AtMeuh#(OnaG8IFGlaVPX>o(Mjvzs zv?gHB);Jzu*vGtIP6c2HW7}`)IsV$PK<`wi$P@lDXd!pAB<354qph_&ySL%Sp2y!G zza2?&UqhKzIdadal1moX*#e^g;QNhZS%ph^hi~ko@dwu-Ify3Ys(L9VH7rb2aACdz zsnFnClA|=R2w0&0<5}SO$_*g@52f8N;t7Kk)D4|!{T6&o+*)E+#UTflM7t6M!e*uHZfwM3!(JlTN}9cb#c5#bcN<+DoJ=%+UrpA8bPE5+*4^wi06y^Rh@L)uI{avC?(N~w#r^jQjfDpO zy3Exkv?9Ph2QF652J@k#o}QH7d;p#;fLb_)3w?zG*%iOo?LSaxS@ZhthbLjbox~cL ztKl*iZ(O!zodxVcjIXupjDR7)skuE96&47^8=ZppV22q&IhLeF*2%*OppYV!Y2Chn zlQ6rmVFFYdc@9Vj7T^_Nqa10Mu4DPijWB_@5Sp|O_x%mN06j-N!VT`^;);v+qDQIH zG(|xi6W8ibj~rzLh)f)h5)7-FJXwoF*pu3K1NpSLGnA;G!O!D>CT|ya9z)2x1wM)p zxs|MG=nP+0Q}a8oWO?Ha2Z{}_d=`!Gq*v!>tk*(znYIag7x#AquSI=4A$O)a_g+#2 zb!FZcanbMGmG~V9 z?EFZFYJm}Wq~U;(i)rJ890SKXX`~|sodq9t=$eB!hianHa{hZIRUma-1Y#P5cMlOS zN$IUmVPX>8*H_-k(2tI|V0SHLxk}~*`!9>|Ay98}otoD8a;Q1;!|pec{0nNNd+tQ) zrvRQ^@j7{e%O3}dF^lewe*Fa`<#gMcuR&s&D%z6WnSk*w= z0uAK@xPgTmnP15yO?j={^)FyJhK-Bm=kGqptl>0=qCWVqyT9j)>|kJMN;g&L?ub=^ zYA)|lwYD1ft{c1s_sVUv-8**hKpI^gd6#V8S94%Cp$}pgq9J}o7x8^m86bxz?8#q{ zMc(2YdRqCe3r_$G`ZCQODi9SvBAF6G?q}zF{3l#W#M}MXC5ayb@xxfXAu$nDdca}Q z^J(}&E>f&LBhxSxU@i`4GbJDtRj}#U$SsgAjRL(@+Bko#pf^!cZ9ag125cDHbYvJs zKp(Ob*K^xQKjamAh-9SaAn96;lR)~V1ac8hh&sRZ9Oz>Zg!qH~s#98&kq?phXN zTEd%vQS~6V;mjsEn}yER6*4xw+Y!gIZEC&aWR+09*=+?l79+)aMRC6J?J#eoH?v6> z(mkyHa3z?xk8pCs8&>!qA)W{KDPj|@&0hExuhmMMIC1E)fsjsAj4no{v5MHm|AU6D z3r4T81{lOZI1LP3jp)7gr~FTQh?kcanvDJofBNLm`(rQdtkI3P_^sBSwMuVg&@$in zwb()!j{#g<7l=TSLRmm3xP$t?XNr)W+TDKxRn*m+kx0_&6MKi)(PH*oB?A>O=4r|_ zJsBnCO_I3Y$vqVafo9=9V9DbJ4K+F=Gm{6w(`aTluL`aQ)?W#Mm$E+$Qz^Vw){qJ? zMu^Ww_xLAxxy+QU-CrbIP2=2P(_6TnSKzD!EUS6bwOgldcP|lBKYbu zL>%DC+J>8n;O4in2)@Hb=wB9+g9wd@WQMGuc4y(DsJDC6JC8C%^3tU$RB=!3&vk76 zY^slw27G=&XbpxrEumfs>_6~Akwo*1HU9{YU+evY9}fo97JOo^0)6zfy zo6PKvs4Z2|_k))#CD7WN6%IMqZ- z{wJIVK~478#&$Ni*efh=jlp-x^}d+KiFpL`#L<0elA{VsRtGw zo(^$4o-}m{5jWGaI{9i6Lm?AL@i?S7cmlYtzEelRhpfheoj1Y#|L)Fyd@lc-P#A{5 zE}*!>)@|{*E-yLl1B)ue5s0*aXPJCT(E}lnpmvKYePMHu>xfN#C4yns;c!OwwpG1$ z$t6G2toAqb6kMt~900!T66NCcO5m!eY?Z_D^5=ONkKDT`DOu;1!sdm6IanJ$1~d#M zCYH0p(Sv>Pv9E9Cd*=>_$#YpH@uQr3WH&k(M4WXXZw&5!SWO3|gBfSBfSoik9K7TM zdrVNrXu#SvX~L=C-f;*4gl_^B^SPW-IFQtUJu=M*6-3(rgkndzR$ToC z#u9$U>ou>7FsMj$^X_+7E&qej>=hGuO{4+wzcLkBu&HEwsIn>~Vmr~o!k((IEOasq z+;6}4%qrJ@-4#4_-1u@RRB07_biBo2cKBSjggiBP2{g9&;juS^+0-tOLLDrrlOp@~ z?Hd``dp@GKUpE~0rn>ERGd@!3wE}+ z{V2oWVq5)DBoiVpT}EsTn<%>vFA_X~ZxiJwLPQzFL3h2nUFHF!1u&k4h!tWOPzvP< zVA&SSw`-_A_rb7G%=-%^224a}@f_Anq&O8fqoYUA@ET(*vSG;S{R23Ch#)mj_))r; z)kdW}Azd&KOX?Mf0$U`|&a{n-?#{b)C|v&c&-z!DscQeO()jnElwso{DMTdvE&6{K+H$KNNc(r|i= zXMF$Xo4I~x_X%jZMMaelsX+uL0B~x`DW@tXP{=61K6f`**SSou*Z1*b?9NP7|L_~N zyEcFTELY%IJi3JhCKj?C(e*)rx{A}>L35a|q zRpq4K6+~|VJl61&8qH|`_i@;gKtMnHgMp!GxL1f-_*FNbj}l=OTJP@lMWegs!0jUM zm2k`9ha-rT+P)g?CC(CLxVP@itgPB7vTy^TZ(MO{2Fi6S3?fN^Z`<>Kj;Vp@KvLJ4 zm3M*&CB8KF6_ZNra?OB;ao|P8R{*<6+=JkV$&!iGTRq8!Ajo&jHc-FxAjI}I$=kpH zbQy{0uymR_Cyp_A4P}$+P5*s^G=9#v)TNqmTJzlKI(ME9UamG=SzHiM-%b3XB0%_{ zc!J&e(3=ix8>Vbxe&3JuYO%rY7M%OIWvpc+qXghUhp0nLKI0N87)33-j^hRjWOLs{ z*o9Zna5c465}omlpm#Gm29Y;${^bQ&NHu28p$WyGGtdVEYk(T$0uD<&WZMLHiWtHY zE)ZB{UKfl1KJT+j29rnba31F2`2g?H1rYt&|~SbNJE90*MH97B~Oft zAU`ybCGMZ#EE9_mOgiH{6>ojdxCI&q@t!OH?Jh+^jBCf}vn1HPXIK#o{|+ zRHUGe$=^VjDM&+Lt3OPJ=u7B_Eigpj$bTQF^!LBLC_YhG^1kq|rm+fMYOk=}m}uyf zrnYt)x=Gzc9`P_HgY`iCa1*(Hb+T}ESwTn%M+GDz0H{)+g*r)n<~$mlG` znM{mLz@f|~gd0YM;o{bc#mlSw`$QbOzOw!o5ZEdR8>UKBLqJTP{C-d}U<1YA_ui=R zh)xL<9m+3S7QxDr$-bbvT@s`RtNToPDC$Dy$<8TDnl1(~Ml}aeB=6TSZ zG+T|D2SW3J<~fBVN}|C^GtDy^q=}nUDve7;RH!tmqyd?J`=$GR-f#Q9-#_qu+q<4; zb2qN8>%7kM81`e|j{}OqFMi4YK9jLq&3tRB5nll3fXfZSW5Fi{znRu?!renD30IDP z@j}#73THt?b#}WlfHMGU@9b?I!>!?o2tku2AP^N39ua}=^(z707+8sRNYoTKN4V)8 zq_4w|UgE7;>9*qG&5gK}v)Oq`eCFju$98@p3xSqft!_KKZ2S9;tPgRl@YATss$ zC5ecj(?BReaar*_>?_K{^8uC2^4Bv>DM%gqfEuF1AZ6*Z@IMfq$++~Wht$4@&%skl z#(dB()YUma=Ze?W_NbjRVjRQvLgBd!r~5amL%EX=ad*f}@4#LlR>BO#cf*mV5!j(d z?z5GZE2W(ni2~V$c<;iqvN~kG09FV%-qd*s8y1+;M{E^bi&=?0>KA~CM1;NlC*e<# zSoOz<(J#P~vG6X#tPoCAbZ0O8Sz7;JNtaN!m`A|jqJ>)EgMfM4t#cye9&A+zRWg*% zCYJ`k{pYX24?3G6rUqI#dlzLS8&oZ79-}USpEzDso0!Q5Dk{k8=Vsr+UCF>zA^fYk zSqsYxe&sW4spQ<5T3`k^kCU)XO(`&f707Q)swmo~y1KeprHa4iVfFB3+0iraG)kYt#N4Z}RBaVZ7kLVt?v!)|6e&12h zB3h+@ejvje>kxd)}T@L-bkCUHQh^?^MR-LhDSz`60T)f{$Y_HGN;HI&9(~WO8POEgEnX^`^wejT_Ixw+yf>q7DaB z?dP42U7Xvz2z9jcb9q2Y)+JW^2j3DUN{@G{gB;DCV58jDVX#nw8sG5e0^fIZ<3wH2r_pZmZ4yI0B~!aR42 zuNAmDc&KMFPUleup_c@J{tXC46=EmklwZeE5s+E{)x?=eyMFyvEk6ou2vbXE^K~?Q z(Xtxl9>j4fBYKmDeA;j>BiEFFbrFi|$B)eCxl|Yc`=S*SULXB}<01y#AR)mE79;Ps zsWKwnvU!ua`Y*?>N{H1)s=%&YHawN0Ej2Ypx3xH1&OI+|+z0SdunPUV3> zCkqk+c28w9G5ndJRH5#R9xp$oPA1}R+-o)~aoPijgFRm!sYI3trJoooE57zP0r`ri0INoaRA_u{3_qoJ|ciKpnykE3kM@+G;s&k*ALWqz>`cGhPy#^J%&jn zDVcSM9BQ>S1_J=k5GmFdRl`;b5p9~=uPlKC*AI!m@ke`yeDJS4&mdWHqxGVu@I~Px zL8I);XANpG-ed3(U|Xoaa(1IuethN2oco)AdYAyfaW&tOrqlwJskyr!bM**NDEP}B z*w{z3`B!m8IFAz46x1=MG+5FKLHV@9jo~qi{xqSCA>f6%Yq!1k^{3Up4#S2a`ib!@ zHXJIH-*JQn_cF7xvhLWC6-uU#h`z$ftZPDEl080HM*+yEaJf2aZ=B}i-#++^%Y+kwy~Zx=tx z3~&ycIEnCxXG0dke2LAPun*s&Got%o%75;PMuDy6<%df6Zj^3T`!3-WT{X=?T5trK z-}y*G*cOzLFkxVtjRuAtsTQu0fJ=a0{rbKym5^EhSE8n%(L$Pjk09W~)_aZM3x|V1 zrH~|{Ts=$3H_IG|16$!47egWw`x4R4qle+R2GnO$8J>8)0Z{G=g7&YkfFOJ)d&W@i z8Afp(kQ#b)SQ?ai;ST|b2eESaoyS+39yS=6-w<>7UVst*GH3du2zy>J!^NEqN`S%i zxrdU>+a&21P+u;{z~qZl#L@U;@hrxkIoq z2&+Z_Md%P9@AY%Vcjhm@+Mn?T2VUVWu`WO%v}sV@#5;jPh8{j|fstV?keVrtByp1o zkBF~08)nZTWSQ}hjbauicn3kDcaVmwYiVs|5qk>`3vNpe&QW~1XMW_DVIh)Jwv(#m zU;7r!iYmbXFEC@xyV34Qhv};*3}3$Nv2Z@+<)A{D(5?&JFuh%wCXh}Uq}RdtQNQDe zmE(Hc^oL+O5tqW>rX2H!4M5vd=(C7P$RTsqwNQam>9(ojXQZ);K3B^vDKpf(Ykr;F zDh%Kzm!qVbGpzBi?X>2EfSuR{pcxeKMNO7~EtL$23m&%e!a&YqA^r{yO3w)s*ymCl zmkRKZ!0;lXrJ-pUSy;RwECh-i^}pGq5QmHp?zW_$4G3NYIUWcDlAn*R-wVJh^_lK# z|IS}?;?xY=_U*QBHYpYH!_^c%cJ}b_fD>lasD>(aJ{KV*!IGa$4hWh+^iPx+Ha~NC=8@1R1X04k^lPl6xVFcxa7-s;G4R64F2{u?SEd;2%hVT>zEv2o7X>0ZpOVR~!PBWUtCiylNAfM@$d`*-g zIH$fS?<@-7dmz5HuSQ`mb%<+=knUNcqCSwDt_h`A4XC5z&1j7tKk@(tKQ?zXvza2K zri1rzvt~|>uVD0+&8Ux^gU)+UWk%E>10S{LA zf8Gq;1h+3kIYLB0NPs34g0B(Hv}&L)j$#x&b_R=$P4DM>2O)XTo@RoGL?YSaXp|Pl z0d6J)=x}Hc5Q@3i&1+i4KSjC<3G$o80#)N~KoQxK;X~N*u(t?8jkMsyAK+t{3a5X1 zS9i-lb1dfEzH43)v!02=gsWh6Z_QBtji5(6QRH+TI<`g~>*9&g;PbNs;#GwbF zra%m&Q+3>c7rTq7srStND8ymvOx`b8@&&QyOJv}7?4l<5T|l*dh~LrmgX>3PJBg`h z?X|$$q9dpBak=P1a9ly+#6N3lL=Qs~i!q39)Vsi9kOF{EWzM@;dgd$c5nZJodX7YV zZxArazY9`vr$H?Oe?)CpGM(!RpclqgMi)NvYxNLf?h?Xu7cG#Zv0~G~|1})+S-{sL zThax#T(SdWC%3>EX~)AKpLM82zdmTLMi9&3MCdPNBI0%d*J4r+JA(G*mp!nvi*Vz~ zLyMp=IDNA3xj-W0mLGa5V)hP~vEdhj$fSdAKPbwV8iBEnKR;$|3|fo;S`i5g2(Q3W5(oq0FTcua zREuG@njXWW1U_KxhCS2$l8P=@jZD*bmz8hKxt`ZPJTk&ll(d*i0F!kP)x#Fb627nQH4M_HMcXsbkeWT0>18?5-K@{YnO;wVUO zY(x5pCDiq&$7&3NB8ED%7{-+ki(2CXvFBN3?oMILAz$Ei`U;vK`l+}E!C6HW!j%6b z#$VF~;9&)zJ(95Ygm0^tf36?F2GtI(9?`9I4ASXx1U0jB!QdK=+$!?@l8bGRF4o>7 z@8=1u8eswq%;FD|hhno8YCoZDt>L(X2%uD&21<}O2sJ{Invez5x5e_WsJ>`d3mEoAqFv3& z%>>0`pt3Dd(%u0IEOab1fYiiI5e11(cp2ox$Pv78q_Fnzpm%_`q>F{c@n! z#C>9b_G7pnSl_f5^e~1pdEmjtggKT7l#BFG1BBJ6#r4D25M}lFW*fW*2s={s1@K{r z$G+H&-68t;Wc`7MD3Q^WHT1!R#L7ytb28uRcDP4g8Sh^{O9 z2Q5Be-Cg7j?(@(*LFcISKH)rYHPHLOx^kV-G|V1ipqHx=5-uQx^aby}DeTrRf)n)p zes(T4^GSB%!~>y7>@#*S#=^W{qAKlo8zx+(`!1QIpGRW|LtP)_n>>rzMX*oFh;7Z# zc&tJzJXolWpkm0#f@E>2;c?kVl&UY$vl7})jDb`vaavY|gb4mT(Y1O4eDy@(BaT7F zz`s$@YFMzey`hFY7Es0QUFzMd`18U0@!Y?jt^3ps3+${by)f3+pQE$WVAk!;z6b`R z0wZowMhQgr>Yl71j91?*Yg(pOGSDD>P>=a~xu&&=hk1DtT60NPptuo1h4`Xe(xsC=ya%hUCD)d7jF@=ifuvn0gSYH7GIn4zxQ-BEb%lf z7vSM(@=*xRf}9)E&)>BF6~@6*rR_h4r8X@W)r)U=xm%APM=rk7Xo_iWLr2c7Zk#HMmL7#lK<=pV>^lknMLJ&ujo>4!;!1j!V2qNX@|VTuEc z#W6f!qGlp3y^Q1y;imZVhW*m4=xtB5_rpoA@J-Xq?es9HL&G;PEdldfli%0&8Ac89 z<%hvdR6?VycYHmP9u~0^2b(&1P4WC+Tm|k*C?Y|UZu^hj-iZq9{Vyn1f)adO#-c7@ z9tfSmtOz;o-bqqh*|Cl6ICaung6d_JYF{GaN5~XCLX=hi(|6DxF(oRbFF{;Nu|upu zK%B_IAq3Y{2t}j~B$6m{4m`%8rf!9ULs4rO4@Sq_cYlf&RNOos3@M9@N9YWXz>2Kulnacvvc} zxuU^wgSRX@R{1!Z!KKVu;mg<$W_M4h$c*zNhQ={Q>ou8~w}7$gQh+E%`}>o^!Snso z4S?vnE5sD-#qLCOusA_%-%yEkBGtNlnNY0xby?J4v^w#!WDPTXwygVQKbWrhm;C#M z{c_K2($uS(5EtgkL3AeN@%A5p-&0NNRnSN`I9a59;S4&D=(?jc^1pUfJNdtMRYM}g zB#2p$Po>gGf)9Kqjo=AVVln^;K<5CZhm4Zk5rmdLAS2cJr5V)Cx3y3%a$oEj% zC5G)xOiK_Yy6j@Z*TxXT;IJG)hlufUIkY%+vxjB^jLG=#NP4>4JFLJd?7`#pMIN*V z{jvs-gzDK*brVrFhCcMq>lIuK?i89(%?!;lp$u71RhegH9|@3X_#4JQJdjU!c!hnj zs~K&m6Z%d_d248DhC&LC{lu`2Q&tv%jWXm4Eg#7_udvrq`1$xpuS5h$sL2+jV{p?f zKxe?sRpW_U=;(@$R+q6wtW<4u25O`HZFI-XGgKE)KQOTCOX5jyeyBJ%n~_2oY7~=1 zMD%4Ig75^R(UBq}iVX3XzW5-^$%g-&57ASO25bH?Z^~J;v9a0X7mt}K3HPdP0Ac7Q zHUvMb=)9E@)tyI1z6al+O9PkO3Ja0(iaM`}=oIvB5MX zI>A!=lH>usPrfLiB8LXMzXoA6ygj6&!*dE;L^vvAYbBUwNvJmw#86Z4Gb?zv+JblO zLjP4eEmJUo3CcUtuB|Atlbh)F@{g#)DnP@%c@x+Ji?U zK%!w|Q5=w7ig9B^;sfXm*;WuRJxl4q;VcvftN>Q}W!yuzHTb@qFTP6s2vqPH!XZ}o z6@aw3o3Gtkd#hc4UFS!$0Uwy5RmWDgb6wW;8BCp+)KnZkLkRGiRE|GMBsgsknw2<5 zVc3^eQqxfp!Igda^cFFAaHvOez<+mJdU|r;loaj>=lG6gd2Y%G{0`8j8jO{`)bQ@t zbC~1Mk*hLnGHyR$=DvD26(AMGR>Bs!CU1L2i<7#UMeH1dZSqwV`cU{GxQPVV8qwL7 zde2r0gDBv`L0&Ze@b~H-cL5coOvx_9`P8XmUVrFDiv1MWra*@%K(Ds`cyVEs&9t<{ z>eL_LwWm$K8j25rB=|l$6N=?Wh_Wc=1bLgQ|kN=jw=uwnJW(hm}zRGcLQ z)<>wVK*Zn|sJPJ=2(C?#^#UAs74*{VXD4$K6-8|?7H2_NA+^VMjM$?v^f)z=r?ej; zD*#yCg=`Ncv%t`ZiHQlIs;*klh#!04Ve|XBs3rV7OoxC0+20Laz?z{kCemD>uw3)=VZ~BRnt!1Yad2p^7 zHI7@oht3ODz@#eQ>khUao;-mDmma*af-{OO_y92xm|iPhOna01XvUE=jX16P#Wh2y zS-whl>G1vf$>z)B3B-uev1X`V12L{oX@Z6kP}8X(i<|ztiI@@A7!2%0Isk)-oA<0PKa+aMj^9h=_z5!od>zXbFB5I2A!4->Sm_x*W)? z&#@t?2I!hZl=$phl+v>iA1Csek0@2f;J)p^^snS5J79mFQzU%$WHZ{Ymm^@M~M zVA=w28UF^=s5>%A{A5d5!2|(BTG!_8j=X%iYc~K5i{my zhF`~+4V+7iHu)xf(gf%Rc`x&T*AR5wft(I~sd4()e|`I{yNdstargerdlmVpK+V>xLGkCkZS zRk~ux7xfvUaiU%C7rGo|Nn*?I`QYC-82oG9&YTDEvmv)$0_l(#SagGLVgE5XM(=Mb zQi9y28bUjdZrAq@>+_~it|Ys){S9RTF>che4xW{$WP{8i8LI8Zt`y`0Lx%GWVeT=+ zM?O~>X*j`bG*xC^XM@^!(}BN{Mf#hT6cE!b5caY*BT=fvMycqu7Ukn3XsK?L=XZcn z0c(7C{F!&If~do+1qyb}-H#fJ7Ed&?ozDjW?iF{m;NSrAHw6)!?v zL4X9J@t7_C80I5-1gJv>q&Mg~-)8z_0%%e04l|dGPk_GU;0}B2|dKfMyX#HymaA z?<1_p4TX;@+xd|HQ~Mk|SBG7!I5*j*!Vr!f4A=Lf;&VbFQncfJ+njFVVx1~CCqm*! zbgXY<1^PO1r{&aOjcHYp0w+mG=oC2mmSRlY;SbJE5M(D<`IUKWb*$=b1r8983EeD} z3GJB(tgd#jba#S7AeqmP;A|&rUF*L>M>9tAmBDoA3~T6IK$0|ko*%t z;?QZ249hp}2h!L3?`S=ddu0OGWc%i8TRm`$6&K9{kG;`oeS0C)1KS-onDsat=sH_A zZ`PwS5uISDGJmTZvO}9(Bqgbbwi)uiuE3X$?!Jq%l`T-*olYX{*b> zrtE+T0oB3i<1%%pHDCTKfqgrNTf{T}hP39*UJ6zTw>jZ=e?BaeuO=4Y6glpxXX-U4 z>9GUr7w&mU*2X&!j;(JqTJ?Z<_w46xge<>-1)S7^`5zf?seV{dl!DSgH};?^F+dP& zX!pjt9{UD7iBIn{QPn2Kra+3jW$-~JAM#-s#7{a-7f=APC^4f7zo6lSp(ts1cM~UW zrCySg+=IVZx~mvrnS8zUYRJWrwl0W?MNtm`qY}(;#n4HdMF19F-sdv;2+3t*BA9#VXXa)>d*uk$wmXusQ$3pWvLsjm_PbZ_}ox{vu z|0S}tL*pR4|u$eAj-)PWp~ zQ2!wZyLvG{{5qarV{CjzQCKHfZx9=lNcJSk&JBsFnd}TYom4 zy&6DN7b@-@gijpR{k>eo@Gg|Vruxull@PlxOv4ip61lBgwk-b;kuMV>>>aXT??(=Y zLGgm#A5N6$Wq^PKm|u~MDYCfUdUPfRgXK-?eS{TzLl$G*#1s|l0HLB2@~4l20j}um z*yUJ0`Mw)=%akF!_zk(wG&md(A>2n>#o_~)LgdMx=W8ITJaW%g1E&{3=&8CTC{+Rw zHv=mh8!@Hf1hV8W%U)WONHnfMb_p!}`rOVQ@eNrBriiY_!=nE>@=4mqe2S-8B9hR8 z8HhTfr1ynAHuK_>ihzI zH=BZA@o|yZSg@BoFYHBHk9&;>J*?CGw{ylNQh%OEC;Mh!|g#h4(g8w6IO9)5MXdBEAZIsM` z72!$Y7=Lj>r;-WmU7};vfnBJS%^=gpF{w|Vf}z92p?u*VQttzYe6nUxmIErAmaB>& z>0d<{eo#$Kjat!lpai!OE56HPmx7!l1+mq17??tMUrWkvF!6^XvBttg%V(1iH#`zfNqBnTwSAwNGtHufej6K_Q@1Q0~~ z3Um2F#fsON)aXl5h#15lJNI=%Cq(^4Pjt%yHi47y0}dHwctWcV3*Gy2P$|OZOyq#^ z5<2T`Q>}RAjA$J+la{iTnXeeSgRn+LnUKsOwW0dl#zq0x?iVpB2wa??>`cbCGJe!>!h-CP+< zAqvV0-MZr_@}qlyAC~y1m*L(U{Kh=xdDpuMPltR03dEKGg3^g|J4HTnWGke^#2lqx z@+thMrI8Qz;$S38>!8WiH`MnAQ!kCke%XmW6lgk?09bo>IY zS3`7sA8q#A2uu-sp>H$5;kM)Bt32&<(b;#lu3fV``6|S1*BFRKS3;ndVE_HnMwPHs z{|3w?2oyy(+!Q;(g7w3Z2Ilp-Kd0Ud0ORv?RUQ^`+ou5NQeKsRN`c1pG~zI@@DUMh zrKOcn$|X1hK@y)7LFxNtB5DG~J8nPwxPUg=6$qg)jFD{$FHr(Pr}6o^;i0t<RbbuhBba`AAAbxL+CgJM-DFpNeKu|fU^`FpR`j+QmrQ3;zBza)x) z?gVUI$dtv(50oE;=^)r^%oIP^!--f3u)c=OXNc(8jxellf`j+ZK?1@>h+J%?lp#v_ zKXe%d&1E0)XZjE$0<0jI9Uu|qi64$=x$D)9;2E6h!9+=n!|1q1bWw)t_B)7KWiUBn;*ltnOJAhub*zm1o=+$0;v<4d$&s_o58}wIerz5LUhrMH~QU@4u zW38hltY6sM%5a8YB?r-m$Y-@@3c5`UHhVidAT)%B%<#)Tcz!Jo!becK%_gQ!n4oZr zbPMnP`cVO&_-nrc6tyf19hp~`t!Eu^fx*B)QjpJM+X8szF8ShMd7mhf6q=B)MSj!3 zN3_gB`Jq-A(?o3mt_ilP@XR3ugJiH5OD?ZtotKWOI`;QVL5me+FRF-BAVa4#=Vl5X|oy3~6a1!_v zJ#Yl-h9=5{WCv9fNzVhTzyDVB4`%k95PT6wJqFBELR9;oOALkX6f@o5XzdNj{)yIV zrO;Wn6}PPZ_PMj1EVwc;Pe4$he;oO_i0!uvQe&Que?=WXuKZ^im{1P9X)VYwP zu=n3vLraX+kMJ*p$K8ZI|M~3yVvPs1pZ|3m|Ig@F{^y?lJktL+MM?kjaR2Aw{$Hh{ z`=1T_|JH^*gZe0599jHPncvUZvNQ!m&l@j^&CHi-p2^5wwhIbf67YGmXr^Iklty2l z6;vnh7Nj+3+JltaV0QLfi?yC?ujo_nDZ86f7bZVMj_#~ksC|?_J9#_wA4lL`9&i?ney)yYth{}s>C+i>`V5y z;yp!w@anb5+2=L7mNMkQ;^>8OSrI)+0%kb3crIu0&x0WTVemLCj!ehJqe&JxB{T*V_B=S?=mOQK7lPzq4cAhywMUyq| z8ip17Q>Mhx5V2Xk-n3uyAD{bfJO!nT{=eIM_piH7B7Ya|3Sk;(-a*$%gm+~ef1)Rb z3Ef}`M~k>IGVfuke&TH6%kQ4Q(o+S}R?OLIX}h*oSl&G@Utd#m<$LM+TyvSGTZjIz zsmpl&{Pw5Ch59CH`$OGd@+I>>avN{Du^o4vW>qRM^65=A>351ZJ6_{DoRs^bQ*YeZ zeCx$hMM@0SsJ)`2xwqF?PvdH1b;8QC2d?4CQwhW>aP0UK60YfLyBnoE^ZAp>_(*8c z-kHA!+Rq*}JwCPNu$n13ZsI`=+u&k&>B?3Xsv3Hr%cN{$ePpp@CoeuT$fObLVEM(j z`}dStSJ9<{jZ|w4)bXqAJND(-&0`w=b>fA6A-+wbeGMh~fBqgA;Y74WBh+**PV=gd zI>jM5ywEg>B)4mS`}gRA3{1yZJT`EuyJEb+Duuk2y0l^+*WFO@mw1-S(Z%f=8oc=B zgC~eN$!pdaD9gOwQN6WMLPEmZc%Z=Tq5Y2+daSu@>uXxpky}Y7KTVWwGGy-Vx7Ih; zbycjMjqOi=dNX```4e4=LuH2RNew2AcY(+1vy!hCZgloGiWzwkPpvVGd&757VIx(* zYUF8!MrCQ=_Z?NkyNPRm=JRJqa-4f`+&bO$4*3yP!>h*YkhN)+c-IR(Bc)wRaT}7K z9-hOYkk|LdI3{j#=9P)w--Vn!O3^)6PjZ>atiL^Vs`snum-ViRlxgNh>OpERTVTwH zb6LxRVq2MOD|s$+!>uWs;tk|2^ z`LBYUB7M{G;?0`9A5HyPh%2z)wt6}xu9hwuUFGQgJ@rJ}x-$2EXgsMowkb+~hKBR$ zJCFRx>>7__j2ecFE?osN`R1JAhg#GP?OB=}%ey6M!VU_OD+@}O>9X(LvhsF~4k3Gu z<<>}~xy58hTnlG_c%FU}CwntSEmLc$p5!>^hvX5%)3f9`eS=a#(cTSNu6_mewfEyp z($b~3_m({E4`rHaPLRH5y6|c-_!x2G&hh>MQxD$H&OXXG_kjiNiCe-s>ATSgm;ag} z4QIGbui?^f^NI|f;TyL{qKfm?1{4I6zfaE=)GHWX=8KHu$ag!Oj$=mlA4Wb+MdP74-%h(w*w0=U&SM~{J3TcOt1SRSd_X)=B6D%v{ zi&A4?)ZlFS9e-m~$}BXlzBQ^?$8Hnn6jNmGQXX6O)E@68W485$;zdEy<7%1YJy)lx ztnH!NQo-muIwD)tt9{MJl9GN{Pf_oJ&R`z@dmW0g@|Y~e#v;N-Ha+XoJbR}YeVbB? zj3uS=lcH8|iU4h!m{9Y4T{*)IJGq!~*>pQg%6Q8Ehg<<`9Gb7qCHAZ#I*!6~t>M9;ITP|5MHfEC)($2kQ zSf|3Ep~9d}rjW?lImuxhJ!?C^YR#7kT?&slR7Q%*RB91vi6d#p@$qadE+e&M3Uz0j zDv&K>(3?MT2A3HCOO?~WM}Vy07LiEwZxu`$|bac5-m zf$;S%ut@l_X>hvN(Zh!snmwh9dR@!ASrV&0F{f8qo^H`7eja}!fm|K_n`~dwCCb}q z*O>j>fGLw+O@ZUx{L@ z{rUmnpv$jY4^zMDYB8q1ODq2*T>Wc?e6npc|CxoLlVXabn#q;Dlg&{=I#`RS%*%0y zc)7VnP5et^6S*}EFYA&t_R+>VI5ER2@kMT_ZFuK#D2_y{AGu5-$E~~cmVv!Y=*pIw zbw&*p{QtUr3n$IKtB2QHknc_`3>&334T)F<0P~An%RK;dbb|*Souh7;7vn#!} zl^*yE^gikIkyFyUI_DMLF#-OAMThNJ;E-xt{A7-$NT9WHn?$&cY!fS`(6__KsKV9s zwa7W1Y<15)NoVRZzwIg9>v<~b&G0C>v`05A=m{Pug{_Ct|S5NI8sy@ zDUz@fXktKWixO&+*qp*1rbe-^ZJ52QKq6Nte9R<8hMn-2O?}Mw^B{w>gh1pz>usWK zW&7F||2EvdUgbKBi8>wzIe{I^vc>S$#e8(~CEjvhTloE*98sB;4@x#``g)d2t5fSs zN<;508V@ed4{SSKP%s;?zrbX~JUN5yg5h97#m25`7v2+W9z|^ny#}W2ZQ?==_k@~1 z3$=MEw#_SIV|RXL->g|8)NFOyjLr#GCGQ?zv*l^&n#<|qf$3%uUd6qRm6j!n#MkhZ zE8JR#x5SKN`!{>hH!x7{Moa4Fl)q1#=WXa&|07zmd`vcG%!1DSokdK%L;46jUMkLy z4gIV9U;IUTJzCm}4w4N$qW)~@0Qo;zz`5ef%*lZ_A7xvaqu)e%hGVOjM%rkx@!r=i z4YD=P)^XgbwP8_Ve24rlSrd~SNVN?jk#V=YWJ!itNxw^K38YJdoH}J{))JyLWkTH} z++;6UjSG~pC@I4m>(28VmnX@yhvum3Xq7+>}833(d@d zXGSR|u8&3rsICS#T)*AD|G>1}!1#=3@|@_%8L5f>XCCxzUhE~;?JX%;>(dlFdyZv? ziwU*OGq(?%88A=C8%teOWgdERm)<)3jvvpMY=`YTOUjr<2Q&LqZ^d>)IXb6zLiBAG zLd-Du{cp?Jo$h^7QF*M`>8^JkP?vbj#`zkj|hZU3#7 zoLk!sFOzgyN>p6FXeK8KEb?4>dtC#}Y}kc$mpEu5$>dBv9&Vmj@gIGt*-x|8gX0Em z{10U&j2_a~)@9V_7LmnR%a^;S^k)|z#c^my30)2&X-`SdPuVkOK8wp_&`8j5dd}ab z&gpa3|GlCGg)yo0A2Y^%EoCI~;+1&&q|n$74iiJ?Z^h+#`5(?}i%6R&=+t~Pyj8;6 zdpdV?>hT_u}X(xNqDpTmy606Zg zj)fv(m*J1w2L^LuR_Lr;zf;Ym6ZyUCoQw@MsbYx?sz)@hC#=tNjZUuG%dD!`Dy*=M7t3LKtc1;q&^!N3%v*N$POHF^ zhn#8L??I1adAg6|$l>elO$({Qe0;KeH)DJ$=lRe$1g}y#?$Tz zxf4glC0S=N@WBe3;jWtpzInY!VRWi8vm=XQfe%WDMG+l_p7r=RMARH%Z8-3uX1hl6 z<$Lr+N7m}rp6MBz4O8=YxjPfnmw9M2`N&2_ws9P^nIzYgU|4Wj!GklI9NJ~0cNN&f z8aQPq26t}(ZS)o^uk}t*+Auyc@!4JK%m}yTcJ?qKIYG6_Q4R9Ga6a|hIkyagp-dW4wYA4R_hwwhh>rn$f7yG(5A7x>_Q&Rg_cR=7s4D z|1?=Hh8od5#dXIlTB2oowo~}oE4yut@LcW*ZB~$L$NH~|og3G0 z^qe|oz}|dBh<#ddYqO_Zn0J@yH_pd$0d($kwD03nvR%h>`Jw{v^dt<+TE_bJK0I^? zPLt!cN+TiFQ8axqs-v$tao|%+ifFf;JtBrz?>uB-yBlH?5=b0&Y&F79o5?}rS8E*y+b(h$PSCG*u-c$b4HM2d~mTnZL9S&0~$k8@^<-0%mbei7*y%yZm80vuy>K8B=6ZVMlfiaF=}## z-!3t7xX2=}A;E8uT`OFD{@k*dx$mtS3(1BdPZ_hDY}dMb18NQ=PTqVklt@yKWun-m zU7Bn)k91_CU&zj<@Z64G2reM|rg`!Y4n=L7^gCL%uf=BI(5&YSi0z9l|{f1o`a%O))D3TIu084 zP8@|Yl4XgRrC9)-byVl{9+8MHy)@?{L%rEaX)z*Qe&)9dR#?V*R#pbbEoRdi88VXN zNRgWH`>t+GJJ}asbs=vTyOO?c#p@aJpVyX4T+++u2WJ^H#5p<7Z-Eu34f`Z3-u>>b z!p9gA)><8Yv?Z>XPipH8he*xTj_W#}(vmroMVWjRNqmD#X$&Us2O^R+7I}6}cJaX5(KoX->B$FAX$SdY{y6QS z$lSv(?A+RdSU1CMO%*m1oB12VHLPBky z74OWVku1V|p-yr72JgCZ!4fJ>lweA z`_^|~Yhc}9xf#T9TN3FB$ucuAf6y&Y_Z)Hx1*jgWXgV74D@0@ZQCj##HnufVypektILw_UqtvU zUdh{5lGWoAof_=jrUHVE;y7r+_>f5= za=E}$8rJacu)W3%gFwM|wr!_}l719qE)V)V}qp7GZ2 z3Dw0XTXt>WKK`YJ{Ns~;wa7NfCi~I@eW9)cf13oyk5{Lxn2={gqV97$N7;;%F1K)a zvii%r8%bTe+eXK`bG`DbPuiT}`I{MG{^@n%YR~cvYXy28SG}z2EJox9I_zz7>o#td zE$JhrkIyV~AP-;o0pBf0sk9K1PPsbr?UKsY66T^tTTefp&1K!ka-@r{jtBZ4Wmq@x zE+KYPGb+JCv^J9hXUFXvd&<_#6GqmaE}y{B&J`aTOgS{D78!al@i|rdpuE1nrnatb z_V1kUkI=Z1n?&j|;3h|%WpuCNm5cj0ziCq#;yG^kw6?Mdq}G|=dAdzI<4F8vryxzd z@`@?*5Taw`G*PM~%O275=6NO0)H%!cc?&grv6F}NhCVHI`@Vu#8;H^$kB!O{jLp_r z^3@q}(CGeP7tTPj*`&6YePA(8q~Ec(t~2Ql_ZR8joaY@${QLr%#yQs8=5n_rn4PQ< zm@zSbc=FLHs-14Nz{&mh_w|Ont>dpYgC08fxeDtO3HqN+F0D$FGKc)!Y~4S!*nS)J zGH>@k?7b%bjD8Z>%cBAQPb{4aV5ZS;p~e3oB`UWN0;m7( zt5b^2^Ja8PoYv<$J=uSr`(^Hcp`IcASo$>*yZQJmSK?N83! ztH8cxKj#h7BnT){X9J;V;EMv~Aonra;;sF8b3^W?YX~6J7#o{6Z31jD5Wnt{cM6HW zdOClf!VU||+tzB65g&Za)Xm~9FpZZjVan ztvuuH4-+t`iICq}&AYcKWDQOHd$y?ASE@!IQm4iy$|uPDCqH`*$eTroMU}6$;EX~C zL>?L5@UHu}!Z;B5NC;_heH?ugXJA`j?9EDN z7+mSfAOON(Gb`afc22od(t^$2Dv!~2c3#nd=JvecjFEPmzA*EZT>e5yWp4GoY07~& zf2@o&wi}et|2qHSSLUk1x$6%ye7!g4WY~$iD3R)}V}n0)^vd%pM9!EAs=0U@kmJyb z$>oj#B03M*J<6fF<&w37A~a7xE18fVhVVv(0Y3mbp7W%$5yC{`l}RFB8`+^wX4Gg& zx8JGJ?PjoDgKTC`W{l+7pD;R_GvARLzw$|+!VNr*Vw~ER*6ShG*x!as(kD0nr^#0G zPzZmZaERBBMS>+I6#h+a@HE4MXmm#Z9Rj7T^CNg6Bk z)aV|)>B@a;<@~Hd{)cq+g%BCX+<}|AA*bSlw`4nOxLUQlKG&S25$5i5EM8PyG~Um- zKSjFeK(1@nh0#mNw>R6eHYORhMlE>S++>^{O&Xoei1M?pTe$5I$933AtDkWxt7Cq& z-zsY5xF&^3Rq(ViX<%wc!?$`9`y{^T;zI_lR=vhz(a8;7LPg|J7jGlVI}1T~2f04i zdtJ2DyWwJVokxl(>|4F>vL|xMzI3gG+=rc$lX+-+D%VTL%Fl{Bw=+8;Z#6?afv5iG z)x8z)O+DRa&B;(b#ZKxIBlF=m3B!yFKVB><TdYXSQ?wBECH)ofZfeHhoB{Rt|ZsPu-mdPAR zds{|J!*a2Rz_Ql?UZ=UUTC$xFH!^6}T2_1WD*>=-*cQR5?Ik~6EOy3A?jm1wu8{cH z1+w$41lxH9ovMvaUlaU2b5rQ8EAHGCN=a>2D)2Sg$`w8RNkf4(;uE{UR6$X&;sCB|H0+E>7&ex|`+2wvj}gyzB#;CmM1> zzmckAi1|*R<1bEk81(Y~#o02PFK31yqB_p+ayc7DoA%Z?dRfOWYr!qU+Lj$IW9(y5z^2jP?5UA@GLX^9A#ZojOXmGLN zFX1$md1&50NNo{psXaCMaH&v=JHk!X;5W~;np-@kLE7&o7EB(o31=>}1*;&|PKj3Xg-V=;JDNt< zo^W!TJhiuoLG`lkR{aCQ-3gTf;eB5PTH{|&?q)&~axpe->qE(--2ATv#MBpbjelok z2CgObCrKpNDpq5(@YjfDLAf2~2KpoBr)l+Q$V2SWrWS^r#m^<^xgz(?C<%D1ZM#ce zCdIsCp^%U9yT1!ax2wMOmZRocJfc&pl8S?`T`RGgS2X!8DK28#bcb97jZ`l;+TPCS zd13Kg$ZMV(=V;B>y+rNk+^ME(z2v6k!&JM3(fu7#_dQG*3S%ai<0V>lb#y7!7 z^BZXKEf*f^wHXNs>RkF-W$1WWsgACygoc(;qjpe#ZqMGm2Av;0WSt)uNb^uh_WV-} zrpfyhxC7%_re9Bbx#$@d-|v$MtStMW;xXHjbzp6j&`HSy3(aPU>k5{_eNw$CFYnQx zv|)*GJJ3gq-8#mw zZl+`^@I~Gwp|<3RzoSSk10&ez4uH7hxHZh|+ZS2`Rh^8jG#E9Uc38ECaFczcb8awc z1eWzHa<;~wE^~gG^y7JKdht{9y?MM_8QZ)TPnu;M)^5$%Xt3<#rFl1cnKN5Sv$8WV zC|js4+=fNdC)9xHB6&!oC6L{-sgSNgo%bH*?c1MtrnWmG9FgK(#r+<))NA)vE)VQn-%gD@zangw(Ng1-H7}yR z&_G@I+PgSjGCNCu;pZtllV4SrGXLv7uvtMJ3^S;_VL&l_ic?*- z@HZ*NHLmsP>h|MtA4Zv;@jtXU{YA5VB+L4up8q=D;u_yr?~4c8vM+10*2LU==Ui|* zRI^y}=6ksq8;hD#Nx+NS7MRmV0tMY|EF-F{ENYmO#+_{&7ZA3w|J>V2-L4GenXVJH zs&aq>bnfI|X4@ki0<0KXVWPH2*jUEc(6q@fh-O+Y>F(WJsb~M0YlXznzo#ktsKlKO z)3a)Vm9{233k&yBM@7z;p&xdsS}>{_2Pup;Z+-vs8jxcV{q; z`!~KyP5=ry9=I}^U83Rgo;;#&rQ5oo_!B;~=i)MgPe@WPHQKgdd_asn+$7_T*@0{~ zk2~$ty}U++Nx92%j%Pfpt6S)r%99Sb_imjqw_)#pc==2Q6Ha%)7AC^dzBOp^^($jj z?EV<{E737oY8Gv$jdwOu4QBj;j~+z{VDiJ~#eg8KmE$!=$E-a8p!9c~+#$~6FsE#{ z*FY(Pp*>wE%A32+<+|&Sx@ zspwSazg)a>_B4Ca7ip%@yWf+w8%*fEmCJO7Guz1 z52YE!dsfDogjn$;dTUQTj^iuvZ6?5=ED`edbt=I9P9eXE%v6OhC&e;fXa(4Wip{1l zwFD+h)S>|-F|K!V6^#lLYEkvNbHr(FAs^`*>-#g0Wor}VYvX!)?DR&Aoqlvk6uYz; zR#p})*T$ws^T>$x`dkb7e75C#$Ycj4b+M?5C*!Cg;}ZsiOZ!^3Tl3uEqqW{<@V6e! zVw-YWJHWl!ZpQ7~Re$U3Fk0!!o%05?55s(2+uy^esyuHzJJ_kfP@zW+kLwcz@c7Tc zL#>sca$khh`@SIQY(D7XT2Pvhm&9YuFG{nvT@A>uOH~)>&S;GYv94dO5@v&eqP%#B zKk5GV!zFwsf*X5V4@cNI%d5q4Nm3lrsCLehhxWC3wQ64Dm!(QsJ=5CDWT`#0`I4dk zv)GCBetNZvtu$(g%>!fXWFwqFM6ifqw*JhHI#GjIg*jKVrxblo($(Y%@f6YHfr z>3ThVWi85 z7&04XuRB;Ks2eh@f6S>Z^>C;2rHzIR&LxE$@`=kjnd^du@k;&+@&>jzsQ!Q`*w_xld(-X)hVQv2d#0_yk}cI#~YlN|2}WZk`x=Ms$P4D zO9$e|4<8mcWl;nq>AA?;+sRPcATeQ!{s7@5Bq``U1P@VT~v1YHjURxYfDZw&Jp*rBe z>~lh&MrG6Ulnw^M{thT7j0MDu2gZc{GcVMPA~;3on099wbBC&$0i8SEuPJTn;ZTPp zAURJ|Yccg1VDZP{XI?^`-W9(R#=r6|Wk!2DNHyQ<;H1n_7tbya3H4DvKAb*&vR83t zGTMJ4`1RoZ+SC4uPh&>tZ<6f2)VHsTI==7Xxr6(*DsmhP_-niBWri@CNE%Mn>z_OS zR%c-s+SW`8zb@sc8a&l9IQww0YAzr`ssCtY#P0_8Ika6pF#d*GH8-R1^MLU2xpIS< zLP8Xrwq!j#Jg1|3($LdjC}xjO>aD;xYfCO(Gtn?lbXhSnmwBN`_G#|S^(rjM3TJq{ ze!Oy2o4-**I6OhsgFidr1p9hUUqfxti$>bC>#emOAEPy0c&o@{Ys1E*+GlEQej{N! z?aalag+Ej&4v*z_8VT^*^qvqJ^A*mv7${nw@Xh>2yIi8GNv4?*ne&!UXkhUct4Qs} zifZqqnrs%kjdF{ZPA=@qp#71heDb={W33Ve4L;S#u!s3=orkJAI5vCMm7W~D!u%sU z!seW+6{ALSF2%vY@a^_qyYDm^|PmuPv>4b!x-^N7I$Z zGvWXL$~Cv-$`wToqb12%nTR=JnQ}%Cx^?D(W{WwQ5mgOU%(HJ{UP5qQJ4t<7?1?a_)+wRz{ z`(+!&sh(}m9o+)z&c8IsNXxGh8WTFRXkhSybm|C#`0dNr`-BtiRB>m^4nCo~ zEn>?r@@BO-*#k~`WEV3-_{?+bF%FuLVj|A29s_T$mwz@{Yo3ns%H|~Wo<#D~9Y-4J zQB5|Nzg$8H{t8Su7)`qLdFI>j6EAq~O+#))A!<$64f{qkf?F{IoHnx`SS`S$uq z>cF8L#Ohg`YR&Rqz2RmWP4n)DWrml*6WB#JdG=JVB?UCnR4Gycxh*>yO@A{X_YgZS zf)-ym&ht5HuF=+CJ`f2nh%?fKq+Fsa%;zu~7r>%Bi$)1iKjG~Nj$e72CD9yIZ#x@D z-_{p)87LDq_P{fWX+jhThL_)_8&fkBd%rHqkd3(N$c>ICNt zbnkM@Cuk892q^d${b;n)nWp_4u8PDd_6hOW`Q z-rg}2Rg8(^R_*redABU3cg0zGbR;k^oL?Uv6CN`R&%c)=(d&{B=E4(lG9R{VSYj4^ zkQ|K#J@h8)nW4oPoupZv$`!48W>)dii#+CSB6gzQEh~COs~8(*KS!&a)gt1;H0R!F zy7kukz~8HSeaN)73?xMi8@*1ywWAv45FBA+-Qm*uMwh-1s^>{Q)_OP|ujzTZLa&1- zlu8an59)n6IV|w{$ms@J+mWjueo{5?zsBw@Gf5Wf= zN}QfJVkC#RpG*){NH#SP5``3bPu`1Hz-!e zN7E}xe0CcF8A|8sdw5{9OW(T>wJ01srD>D-!SJo#ukP);kn)(S4j1?p2Zs$k!L~09 z2E*X&=+ag_uH6ei&5g4i{rP#hwtETtwz;Cl6aDuP@Itiy3N77(!~jFnD`Ehn`SQX++T{EykC z1`~Ono;f-pgzQp3&qe)`c^JD=7bB|&TbzAHd6wRucMS<;v#_hbSVGn;J%uoW$lI$F zCMt^aV#Cl%Mnwc3M>2w^b%iX9RH|69hy1V>Ljxtfi~>dWhd9p-HfS98Zw*1);+-zz zozz~1-cd?G@SoAp6V17dSIrP{geVn>xRX|u6*CC?ZY2sMBW)sO8*|&CIN>NLlq~RR z=_Wo+TIp+DbH&#y#~y@5cJCCpDfQObpwUFd@2p-2l@20NE3}+|+@U!bR?-rGe|Suw z@j&Z0nPxCv9R$nWgCfTN;-|Kx>h%XN4=4;#VHXOm(ZCb?+K~_g|cv}DkPN|9$x_KrhW>~#8{7lZ=f?87d*1Zz^4imvdATra0K*eq|dF4D`UMX zXx=)#70C+`%WDD|iNDH5k4(edZpyN!MBusaI34#d{VpzcRBBx>Mz%1IX-7m8=Y6$C z#H^vUF`thPY}}cS5diTLBuDL`^ zUNkUzrc*nIXgM6e52q-YeY9<#6`SKXo^|&)>Vwb^u%2NJndD9*>)z`%OFp*5c^@5> zcq%kr!8B3`?<8u({bm!@O{rX_h#|ga_ZSJjHuCBH^vz#fiEQskVy{&uZ#yfk-gHoC z+misxzNaRt3jBwC#vH2h=T%>NN%m?9QK7Ev$bRuDZCq!41*Xujvra}A!uITrPQ4o_ z@qS0dL>ah@YmRg|)N^Djx%JwMZQ0`a=UY%F9a-2%(U$qwg<@*oKT#xv^N)Ipb+sQc zBBH;jJXvooskmzRnD(CZhUk4MMxkO1nH0Lf?r>wH;h2h5*(-hj9dy++_e!H;+3pxh zPrUez=xotFkLt!hW9M`)8#%mk`qg#i<=>X|LRW&dky4@6LO-7&(lj;=WuX15!1`$l z@+qaVrI0^>8wGjSq5kRNWjw#%^^ddt!?l$w1yK2Ke8Rn6&diYh6`iDX8pYe0X;gWD zTtsMGFw-sf@**JO$UEre5Xh*Nl~Q5Z^+#vCY#NTD-N&g!D0OktOv%Y{ub7}f=oSUj zevNG7#K5Bu_L`)RxNu@dsOEGHCq{riL%jmd!*=#7+bhN@uuUBLUZa7RVF7Ms-8cab7(#skB$5Vctu= z50q(lZbzPL(k64d5v(KB-w^$f(L+84rBT9zisJnilee72)v2T&S0Q#CC8=Ida0*-@ zqAv#p_wy{f&i9?mDqc2_O0?Q6-gNW7a&RyIb1bvyGi1trbZy5{O!re%$pP;VmBkyk zHZOhDGFqxX-Qbm=A3D>1Ezpcx|C(#vdT$t*%oCw$Ubysl>+M?$4|CgjZc(IdFFUjurpV7JJhl;`P~7m9u@k|AOv| z$$a=fz#}Nkl?Dw)Jhg}9nlZ)g4lbK1)%_Ndeek;4Bx7%YtILIoMo_Z4ylg= z))O8bZPmeh4y&g%bk69M#U&Mzj(Kt2rMYL~sI&BCg+XDY)#(?rjfT9-xouQf@SuqC zV~w77_(RUa&(KJvGD>)!sH?;}=GKA0CQr`7utb{`(pPlUO&vW!r-+#g@SL^?D$G@7 z(A?0hRPLiBW!3%ay^Ksd*PnM{j{jIry$Z7s2_EBijXcrSP>`5kGLH#IsTGwjce`*h z^(=;8oP09CBw|*hT}K}JOm0atHuO93u3H6@;5(%&D>9wj;pdpAma5!WUXG6xJBWGc zKN)I#r}>iW{jp;b|FB01dzAG*_K-g)S`k`mc~Mv7vW^+&o$KdYBPf&}YI(PMpL%S@ z02OBWX(`YilyVep>_|rrfq+@iMFpXOTHf*u1kr-RMe4q7xs4d1!uCdw5SD8su~*|2~X`lKKwqpJO*HL&apvde#Z_Cd+jk zjFtz^6gHotq}i{EAGvYMB|ke0pyvdmloDY*%QVg>O3e3QbMh|>9OpvYNSPeWIx|Wg zHwqA*b&)-P)}U)YT{~MUnokqKa{EDK038nwI!`^$HrL zo2sEo4|43p%M4fme2`NBM2TlODa5M&K*XJ6NTs58D~}S2lcoMaiwj);L5sP)vvNN; z5FOkz;Z?N#_|;>c&`2T0(ZiAszDkN!%h>@+=RpC5^PJI{#}@GgS>{Lma(X>#W_+&@ zF~XfSJK({kmIwEFJ2UX)B4OcS2N8ChnG(J-mB4lC*M#teC3$qDbv- zq-9&Od7Pw8i2QRAmla3oGu|T<`=hUp!wM5n(8QScH=ark960>&nveWvwZ!tTpNx1>v=NJ^ ztq}52w_bP_3m8g7&pxlmNG3e0cax09NYt-LM!PzIzw_ux{b|r=6R$r|%}?ih>ExRb zF3a-`);AG?y2*|8&shU4^{$ zi}Xu3YRT7S8b}8M%NlmSSibn%cfbR`^4%rLptADP6Q_zZd_{hwL5-`Gx1+IWsoxY&8~Sc8Kj{l_ydDQAqF2{c|hd^s_tc$%;u$!E-cN}|T6$3A+3%V1CSX0B!D z_T7Pv&?cZFG_SQM=P?axKEnA_d)9wPI9VjH@Wl!^t>U^|l{oZwe8;|<8bF1^(M-010LNzu>g`|KpN)%x_)ZHcO>*%X zZ9AQjlpa6-*n<1w&WZ4e@J|qb$!rVNy;@S2M;nN6%9GQ4g;-cr+77LfbmfDebjq2# z(_9BNAo~VQXZG#0Fd^-^>YGY_SZdVg-BTazBo$>{9nNcjL_p`m4KseX3LIasm{UJ) zsY**#)1P%8x3E#Q$7wjf`xOUkoTrUB?>7ldPZRD|+W*lF-K}8}{ECPP+Z@GDQDFvf zjuRqk9Dw2|$#lvCid06}cRP3^<-_>J1OIU%_P~V0Eb)P@Mg9n?u*31Mt*K(h$X+Fc zuWt~-td$D$?q_aY4|$&*Fm9{3vYcbFW>v*+;>Dy$8R7T)J<-9}73id1?R#5o3!%`J|n;puRwXA;sH zDfV0cV2w{_HLlCj&qw!jpk8M^>^9DAs#*s0O@UHOSsY#>GMQnYrdWj>BeqsW=)!Dhu zK6Ua~v%#yiTu$~DbtXKE#s%=l`;bs}{njeE*)u)r!El+xGHUo!0);ZHV4B&4?4eSY zDavL)jG+YtLb#A3d2ZjGwVZgvm;|rnABSJ8o=Y8x2|U*F0)8Qiyqk_iI;^5BRCWO1*>rae z=?qLp(OW>J_QF638)om%SQN@sY2>i&y`eW&UTl({_Y?KQ|3+jfLM~$6t*WlPpSz~W zNhV14x)4r8*cHF!^T;M*9wnTJe*^+j&qT<;rqARppJTCz$?8IQpd&-G;@?` z6`=(3e1Y&;(_z@f6`EywEi|4AE2E|XWyegBOu)Y(?@3n5L`ia9y>%Wvc#W;zT)@U^ zR8QFqpLMR`+V8%>wK_kE{MaWC#Q3H`k(sNG!azWloGD!+$<0$Uo0TcfW0J9yzM_;- z&N$^?y!uht!k7-qr;zm#)((ZsZA*bf(7%fjWgmGuLXW~{B$|OhG~KbD8(cr$Q=@l$ znWk3euanoC{v6h$l~kkAH|(P)$!JvT@z;{gz`Rv)9z~-sw$nCJ5K%zPep6taC-JqWm9HBx!lNhoJc66AXBT58D_66kXJW#De1HvY zzWJz_xtoNUOp-ZI!r2)J1y^3Tx0NtT!s*smJdT;D?*orLpNB-k2|64?b~GJ+)-S{S zO2f6wQRIW-UKVjY@!8uvJ*Ydb5hi=A^N?xTr{0+z=4+=_ z(lw&ucA;?;N@ba{MLMOjMx$q=ymCe3Ei2kK!jMoGaUk$)6bR*9Mx#YIn2k`g4sB+* zl_iAKn<8B49d9Y){%EG&H)h?_LvU>tmRiOj~M9JOhGRg!2 zIpyhu4skXwq0=g_Z|vMT^JHLwzN0a)@y%23vE>T2J1%^Kwty!tIQskE=I)Oo)mvdzDM1IJ;@>~Q_o;Fhl7(`A84Maj4`8*{ZN;1QNkyB?N2q0@E+-`RrS_R# zW|Hsap0KrBrypDz8+r1zchc!^YB?p{U2!I+d~WEF*VF1x$C}94>be#`&e5@T-dE2F zc&GMPU(byUHfAx6)FMm0okuf7sIWL7U{RFU8!2TtZ^n{kc^EpJ*vWYaM0a z4J0=8ZUzJ#pnfidE(hxTzIXK)BjT7-e1&_6l9rnFDv|3yZ7t}~|K5=ZcBn{WWt0%w z4vkkOE1XAT9x-r0wA01xy-NS=hJ@6}8__r5Q;?yEFc*=!f?KZwZzlDo9SdXchPfnT* zu4F6)N>2(D4&t49>KS8Wj-Ay$Dm;cg^@eBFRe|URL8@EO)%&7ax+P9#VI}gd&NU1h zv0Wm_2+idhWFC+z#v+wSekCa66>z$>Ps1)Dm7YI<|D=_Z2+if)RG5+*oXe2=DW$s> z2Dz(lk-lN?3xWrMx*#et#=vuIZt}h^SXCvmw~nu4apPT@zfGQsdwK3UpKypV4R8bf$A14#fAbS6A<0BN&^?Ca*=fl$@&)^ z^z$i3#yqcK)(Gw_@zK^Y(g7uhSb;b=LgEDffnTKh)pKHTu9BQ5r6;RlDscz~fHz-T z3+6*2T3c$(C#mQB-c3wwIS$w zCDVqq&n;zrJ!rcn<=utoeCK9BdMKdOwGEQ?KD0@V*$7kdP4K|l6O5ci3TIMy4Md(U zBO%rcm_C($ARhy*zW~9bn310bEm&D;WuqL|J%8IM8Er0p_^GW)=7wfW<2&DPe$vO{ z4nxVzoZERNgyqf9-}mmrB_333@EI-|^F&|r%>rBgdy%p&_9}z5=>GS^$>0BdxE%a) zz60(*79OQ`6(?GaFfmDG8d)cFrtkPTi@dpWriZH0vpy6I1H!g4>vLRVX-F;^+vg4V zo!3(_OBf(GyorX$>hhr|C#TrBNTC9NmQNT%Q&DZ|(bz#ukhPIWYMK=VTFsxXZmd*; zn}qZA)C1{W<}@E0ohr@1J28TOKa?QiS`QCrv>C4eJB*pxRdufXM;v*EdnMAI}wcaoY4@hI_91n-l@~n5sl894@otXkNP;M zYlAfXIAKCSo#%P#mJN|VZ{6*=u`58U$m8;|eYry1_j8@MGJvizbJ!!>ql!Vd&~s!s zIXD15S;OA8;>4JG|2}e|s2*py{`l5JnsMCkw~NWQLomd?L#Bow$1--;<_`Rmcq9J@ z^uIU+e&%LM7e!KGH5wLlu-JM77iNdx@ZF=K&q&ls z#f;~z?dFO9xOe|1;P zUBS2N_c?eM_Rl%R49| zc1*k8z_D3BJ6jA|%xJHS2^odr zX^kSJ8FCF_lA7#0peHKs$*Pgh+GJBelIzbF>%N9~-; zF2}!j(7h-bT54 zz{Sp1h_e!8YuU(8liUmw8!?YKPeR?0rU=MMzWRiV1-w^PMi0`t$lnq#fJ4IOxl;0G zV9@>2*|!k3TpRCjxeS0TCzDdbHzx3oil$DNa{{Kf;|gG)!1@!V++#!AoOcx8=M8c+ z)*`2>Wou*{sFo4{!zF|uF zLQRMr(eZ0RSCmjVZ!>|@<#WZGv4!GH-5NgR;iBrGiN(5L!AK!wrdx1Cxb;XatX)Ho zv2k~xdeyQ46w0r$l%-pr;gCXTpmfOrJTSK19l$%58rAvq)PHW-Hjsm>^1j{&O}#1h zL@ns+;;gx(fK~ZjgOu9{hsX4@N{EsDI!c$~Ro)`*Xw0MT*S>IySm=t1)sX=P6uq7r z3T#%vGOeg`xxA~4g8T&d8l~KL3kp>1u1hE9bEG)RmhDXpiYPlI@6V~bci!)t8#GEw z!Q?dED+U?TQ~K^2iN;5Is0A$iHFYB>Ab`Hn=v;M~Q8%lFR06_B4+?1@MJI-RU$u{z zw#EIC`6lzqDg6v9IOsuLl=N92q`%(kyjLM?@_UUkU-H63<`78p4eZZK{&=-NgzBy( z?O|6BF2l>0kHK;k=*(M24&L zBPeCO3e&UVmUEGIjM`MBOPNSbA&#Xy7NjK@mgQfCm(h1_v5a9>LYO zBcG3b=i}^dzhSB)BzSMc<6>!f1B|ygB)^)vwp+QvY4EJMS(d$ZVc}?`I?l(ZML{T% z!S+?zsb>0pw^urGEbqy}vxcO)7JRUj0ga4!Gy1m@99Uf9=$Tl_c(4r9F zMr3UIXwus}^O&>Wfx{}SSjF3a^CMZdvZiHvn92F+<=706EO6io@0 zCY18LP7?UTnHiWR4(C+y@Qngk8AZ8!-$G7YK|aC1-_=3&^y1sw__Q<{d5 ziY7VzC1OB)J^o$qA`&~Psbx(126d6(Yz*?hgZX#D_6kxJJqep?f&C`^%p;t!nI+I*dg9T>KoFY4-hmwY8-T>22 zdgWd|Wv@>YcI#N8@aEXYxf+o@TNRIb*z>Fg_3uu{)c&+Anbi`IFo}@UVvTGv;&HX8 z$GxoN-3sZUxmR_vK`Fb^|64|lHQ#Wn%&0s)+Y#0C zBoy%f2w%4&?(Xi|5iLsSta7L1SuG$o=;R`1?hrB0uAtHRWTd>@_k%6~VHDjH=Sj;H z+~ij*8uzf-kC1Q}c@}Z48%B5Gbn9gqLV%Vg)4ADrqr`ihxE4Bjy`SA+Fj2?#7++y2 zh=BA!aEHJPk7JzZH7c_*RVCE~_+bAhs^pKbVOQa!mbZ_f2aI*qA>aVlZ#P)G}Uj%7(b zF1gdK(@$?eN+70rZF~2(bJb}HzGYfHjQ1XS<=a6wA||z6=W}XIP~F*<)W)fPI14GQ zoBS_n{2u@P!J_~Hw*|d{6`ESy;UqU9<74S>gY`JsuxScH%{D|uz8aE69tvq%7n^mJ zv;F`=U_CAHN8>%@-#A(OXyI-srZ+#qzSuRJh_$Q79V}h~$me+;^FnS{{c6j`?(cg- z>{B<6B@{rxKR`XJLBDtYu4~sgF(SV%MPm^chi8pvp_s!Ef23HpoI~KuGh8R!{Ha2< z%%FzME?Sfv2#{$U{+BstL>H5pYb?;QjY*B{&yr70Wmimh8Iy@ z*u2(3YH)MVB-}A}1r3+Qe>5|1=ZXIe!;L#H0u;65d@R9dlBdmg@Q_xeR8%T6qr*GE-jYv*$mT+mC<<)<(2EY+xvFLtdI9IR-^gNoq=!M z!9BbWhZ#Cq;%P`k7b*|axL|}eq;atUhRk=-pO9InWu*+|z#ouoriV2q2wyS?$A zLbS@27tSNxxXCS`1S2M?zXyY47=X#Ci(`It7^Eu6M^ZB?_nECw4#yP?Ka}gz4O@n5 zcM~&3kkIr56eV)*=&^(cyTg7tv`SXScaP4g2>9~uJv*YGbc7*YqmNcOqr>^d@*UyE z%6J;bMO*IV&(172mgEgC`?x61rzj)?A74;P0e&__?Ak5@GO+P6O7-e;s?O&MK`G_O ztc&8W_dn%xl`iRvXwrL^d2TF{c*{@Pu$?uSnLnoe_wV1Jb^n74Sk1?yF=6T#zpB;s zULv570-8#X3qN5B^yDLvPE2k^vWR^wfSFlfy9|VYr7+|}$3pbl?o=rqta{T2poo`} zKibE&4c5XKe$PKf3Nbd#do&Uw&dN$S@f5~E3-~-Vk~>^u#7REYXKC?Q1DKaF^dn_< zmv67iL;Npl?L2qQkE*<{xw z?Cskx=}UTle#}O+=1;EybbI)7i0l>H))1a+m97#&g$pkq1zEWxUj4)C=F9SmY?YYD!7{kl$WxEnD1u`1mLcbiZ^(;=Ot3*DBrdQ>TY)&N|TC1BxmLhY425M8&~^{*6XxoOI{X_Aa1s zPjpM+QCxr0EKAtxHj1&~Y~I!p(KY}eK=WL9ve>72!3l9(w1qlgY?EMz3CoMqoIq;`~;ssvyYCQ=f(%8LGuOf?V z3+8^i>bhm8Qx@r<1!itNPB)2-oXyp5H6X>uX$^p9ZF4ga7q8sFIFBs_>*WD9y=0?Ol>YWSV|JzI zROA#}neMX*Y%MycvTElU0=jdW&+W{U_V=S;YM4ytQlQS`$Bzw!SaYTsD+VfivR+bg zQr)YrpD5&Xul-_yGq#WZE?2g_9Nf+wRjht3#0sUc|674tt^Ubi>Z@qAOAlQKA;~1) zW{Pq@NG=Y-19fs2Le5AgcFcZrSAR4BXo%sA9&BvH5D)PWkgI5Tmu9f(<}_rQsmknC z%wwMD$UiAVaBf?aj2r?X-8Xt`_b%MLby2dH1kCl~Pn8~~k>{7Y+%^STTQ$Swjs+B1 z21(jF1hk9_t1Zw_YRnxJ{;Rh?jo{Js|BkEr-2;N@JBJ_`8sFC@{dGb1C`f zs>YL%Z=qI!1KKfIAV1(Hqn9+^RWAijtZe@Lea3xkvL2W1A!1Yvj1We|18x-&x90ja zN`Bkw+8qkw`{tj>iVNlc*`D<5bEvW#k;mj+xnK8zbP=piDKbI=vmfOsmwCje?+WalM&ykT4?fSfuS8d3$1Q-a`c3D})-QQ>U zO1L8SvWK4A`xH0nvVUK@b~e^69uqjpA^R4&_*Ieeh1@?ctb|ZKbVaECnONr*e6r2&qUIy#p58;F z6HY+O2B>_L-3`4p(9!2ckheE)APP=I+Fhurzs3<W8A`19_vw z@Pp?CqvQ{Qz@=WyYEJ)CgArpgP|p9B(tNRBIDDXM~0fy?^5Iu*vdC z2?4S53S;Lgfw(YoqhV$D&)Ar4!{nyk8W;fw9}+d%-%$KqzS1_BljgSTf^tCGS)&2TZ5 zP;KZ|O)kRh$DI*mbCOVvFzW&gaia}hi+ee_ir5%zb#a-z^=djMHU!!*5`z4CgwSg^ zrP!Z*7_u%@ET;NQg8x)`3^&Pn&_;@^T>GDwY%aBUJ|1fq z2a$&_%;kXM6Q}d|a*3maqy`9`h`~ zchi+N|Lzyk&kNFwZ#dIAp57(=-h5_ygGEO6eUn+sC)t()xNsgRRh_WDSc;rG(_!cYZlLcRnnEWOr2BU+1cZ z=H@RUvhM}%Os@s%_%gKAZ<(sniQhT?n%sx7g1X+}|GoE6|2C~>c2~KZm~uDn>EwzT zRlj_x`^X#wGEWWVxP8)vDG7Uxt#fVPOXD=(jCmY9!hR#Ay?tT9MU-}bIW1&*yY(Ol zC;8VsUxBByioOI|@&K*N2!t_w*M^?cgJ~P5w@7@6tx=uVpq`vXYwgY?dSghbZfN1w z<@@pbRKn%va!);X#7|c#7X=>FU`&YpvgOUh*e&NY0sHobc3@_7WucYbq0VoA{@lxB z){KLit`sZz+@~SO2Oai0QA4;#=l}LSI!SH(wahtaWw#b0+nb2HaRXt{($Qfo#15kU zpfzoBb)sIzXutWxr4gm)o8_|7b)TOOH+EHh5cnUnfc_6HOY@1i!udo~UCKak93lW5AqgCRW}`{i$j}ipA&MKRyUVk1R8II>#9_N%Km|6%Wc;C{X$UN{}b1hCge(40d5k7g!>>q?0=3l zkiaAu6f_AP25&N?G$kjXUt8qO3eN+F(31|7(hsf1cXobGk>JuJM)% z%)zu`Y+IfRSj-MK>1LHx;BqjlNIr(PP`VK3Q&jb@DZ7~H8D_fdbu;?%&lsTj!!=%2Z| zNF6q>W}J>%KwGaxH|sCuGB{BwR}G}_P7Tv*FDqXHyfCu~CTnqrySTZrA^AUQ?)@yRs`ko z{dUgP%`DtU+ppG#rt^z4pFaniogXQ{83B!JgR>v90+BZ@1oGZj`WT<#6js1_(nolL z>b|^MxmBaHt_Wt z92$o6k?KGYI1YSmk5|{$uG>-M3L~A#Uy{OYoyFZK8;_)EZx`R^IK}n#Ih5xe z=zd^a2zWL&8?k2HaYcx|dCjm;lxAK$yar*P_K^6vyx$PbGSG!wX+?#yHk9-!^4eSQ z2p2_8ggEWzW}BGtmFWBi#;@~@4K;iSRk64f`#2MY&@M{4d@Ui2trT5bsdDJCwpmeX z#oj+wllA%oCoSmPcPHyxRhC0OY;A41z!x_|rKF@li^>eEDQ4xkp3SzxU1rRR$(M4? z(2JUJpu(*;w+WU*{q)DAXYQ>7w$e^@b}9pvZ?+t|1M6vl(i$2v72ei)Ge8Ht*si{|#0P&Jxpc9jqQYPv*hc`0 z%eFNPPggtj47b}=*bpj+J9Tidtuk-<<$NpaE~o5r{ZCed(w;(}p9cn%!><92)k->+ z&i(wh97Y1XwI3;L**Dw@10NmdYqtj02jRp5NI`nb0Up1NP-!Wn)V1AWETSmwhC*nG zAShsltZRB=G#(WzMLvV^s;&FRSHsF+W-R+=A)(F3k%)nl-e@07WJOks9DlBJAEKlV z$g_7Z&j@gwuA{;_XHUS6L_WA{g*3qEm!J3kFZmA%Z(}_#>nZvCr~25pWk6NoArr) zHu86GZ&o`FR|zBQGWX_9XI~A#RsAO$+s#Uw+Z>3a=GVhNg)SZdUAkT14^Tg6e6yI^ z3O_849vD=c)#|4v1PI{2`HFj^$4_t9VB{3d@S@5RT1?t@>Dq46Y~!~Msphra=D+XU zlA~O+Fyk)puX=)F4={Y~dtQ0blXz6F=5qMF@HUvypUGo!WV!8=|6RT9gqPMR{yv6D zdsiV>3fwuW;LX3cN&*35Sg>BR|2#6g`1bAFDH(fZj7Te`vR=z)NEW&mRSXMX9HV`7 zVrWm)uY$Z7aFQB6odvBG+Te~?uf|M-bo!ao6AB-i zkWsJd7hkUM1hLaKGEi~}Jn~}<2G9U|{DXqTy+n%XOYZ6~z|`Pcb_+TP3<{<#4DKN5 z6y3)M{C#-`MYq2?TuIQduUq_3h(@327}ki|?RQt_4*&RhyvBE$Rfb*wn)H{6J!iD= zIhM_Po|IaCe&g9Yq9p773H^@(DLkkq_veC?=9wpkg3sT&?;~xPrX_T`N#u9<@gcmN z7|U=~l|}B=cP&VO^Kp~;iHK8*2}Jz?2k>?Es$jcsKtRp(TF^@;Xmw0^NN_K)vF8FG z_zBvIeV)3woe{y7a})=A!}yEs@N;|_D9LDR;H?9ws9(Fb_9#F4dt}J#(W|Xx=bWP6 zBHpRFpBt~oP2NJID_55Jprz%E-Gom^SqE_Of2du5)>7N}@d~!%N88CkDNv3Y`{v!` zWDiSsTVYfkGo=Ew^JJh^gOXU_@-A%Vnwg*|q9xzDA;$YDIn;!^S*ojbaeFt9IbJ`t zwoN*B4~Of+PyGk4SjpI2OW@P6La6rW81TK32Vka4cTTJ1?`o5nbE(_5y*EAgDgGvr zRmhcVSrU?$Y+N|w3sL07W&^gEYpKly;2mpu;mbLde&>>}r*IWND_=_h=Qc>1ury)E zfA)iWV<0>=uT@o587djF*xIsV@xn{3b!gr4&$^H;jZUGP*TLcJ(&zg3)^!>3nh^72 z5Eq76j=02GiQ%wxg-4bprfDr#M2LGcEiQo?+o^LE7Pa?yA1L#HV;JHr5uKlMO9%Xl zh4e7sSj9=v8c&%m_&tvWE9skGhgeK1Sc9REll3zvM5c6;(iOPhSJdthVC2!G?r(~b zk`&JaO&|+`%4UY7DdYsil49EKc;4i9sKz-!NQ}mb$x!@n_9#o%K@Q{iSH>|H=05tY zaO2KqG6Dj%0mRV)3r799k^f|w65>DdPWS>#5e&+id|4~2 zZD=f6ZE~Ucywdz`Gm59UdzmK7$2oD%o;VK%PF@EPMDsQnS#HoAIi~jY_;-9*IOjX) zmGgLS>$|&yr8=|e zma=a)j$bT(Aywv*dl;NWV9xm$6#bbYK^BHZN(6YFuzBf{ov}V~!BFy#l>`ssxV5Js5Bb|30yJELR#yi`KS)Hw zKeB%lah{ZRZW9}wxmV0O2DzUEoG)+w{`7oQvnCB9KX}{-$*pE>rCbJVTq>YjsA;&| z1LJoo*Uri&lged9P*Y(x^zS|tjKgqoqDUSWPDB>okzbZDs}+)WJMS_BU&UCt^>T7@ z(svRhaINgBZlWtrzoQxE7LUzz*|LG32=N#EUvMxPY*#heRP7Ot92)l_DgZ+-dsN{4 z`)5tl{;8I7N8uk!F+TcsOGCy)Oh z!FLUWfMj57-9rsb^7StNCsUeh?A}E9>b-|Re-2Z7zHgooU$?xT?bf)!2C@5;16;kVM=ZjI3?_{NmJQ}tK2W?4!fruW zYhdBY6WJ>aB&H_A;bhRh=va7olyY!su3)u)D^*FX z$h8{#$JU!L$StB^4Y2?>ltu6uYuliFoP?3m@aAn7;wwt2n9~yAJAd)Z;m{(z(7Bt| z3M`Jpl-7QTU(aZKsOi>r=P|}ECtv_Lc)B+nkxRSxN zJnCqquT$m;&Nuu9LV+)V0zieaUA>;i1n}ycuHDi82)u}fEd+B|B>>xZtPb9-&DBG} zX3Hh~d&`(1`AtZr6&h#77!~%;6(@;nzB-~0s(VtncwuA~*!!Ya()hv(!EKTPQV3!L zu)jz8sOOC$MSg}TX4rtH9#Q4MGuh3umH7dw;`U1rI^vn%z-dX-GNrrAcH+^;ux(}b zCZMqp87RyLoywDhfM+ibsu*aYUs#5Y88jR513tY7InRzhFeg_wa!3vW>)EFW_^QNs zCFgG5LjKe(H0v4lKjfbi6F53$3fYgC3lSJHx6(S)d1A!y|Jftn#2sXtF?QhX-xNww zEM>4A2n&rbQ+4d}pAh^rx(ODjrFMFO^#%Cj)Q#a~)9 z!8H5mR~2ZEc-rxVg2=&9Rkf{xslH1u&l|k|t~Y>pn%*viuHU^6EK@j~DkL0)m?T*f zasy7vk^GgiaPD7mPEwIl2IwTy4kw^eMmi;Ga8i_LDxvxC$>Y98cJ;(nJ8QQ zBT$bvUpNFctC?z=8uHbW=HK4hlB*0-2Z^FbuTNZc-{g_VI#Ie%_{>AmRrl-PI4j_L z1sy=t5!@KwLTIfGo8rhuBM5t-UCF&yf(9EAt$Wz%P*CO(z8KPN8&A_Q;4(_7*}V zjx8%B^JL`M^Z$JH`=7V#df)4MyVN=7`*}Y1b3gZeKlB3l7x|dbstuGZjDb9qkx7qe z_}SU_wJ;a87=#%CLPJPHzwRjUK9_1$%}O>m!PYjD;RwfRZSAXs4>;_tD=-GbLp1|Z zXnNX`o)nPn3z3StI(xm-->H?}kuv__ibI7N{&(28Q5`xfUwD(-?RuXLN1>0uy{2su z^FTS87pSbKueuz?*l9yECd_5g-_Ax(@;)Wx7UW_m&@sFi_e+NM8pGPmL#U$`jN1B^ znm1Ulyta-HF}?a-`4D+hkc1^bU4$Mfa&k6}dp28h-9v(w2{}bp>23Vb#_S0ExD|tS zGu)|zMe(3-@xUD;xBs5q)D46wBlp3+#nDf6tbWcuITW z{c0dB-R=K;pY&vJo%~yon=6ZdRz$CKi)Zd^>r<>!16gj^f6viBoNdi>7zJ%vV7{s) z;LHwdcD^Ky4Gj(b{24Oj`6ZtG8MJA_Snzb{<|q^8IIW+{UCf-Xm~oPY+j_VvnF(r9XLJP=6V|8?d*xGupj6?^~ ze`wTAVKt=stvbj%$&}!{KN~&iXUjr%yIBQos#H*5 z+a%1*(ka$1rsg{ao@;QMDy42%vA1@5GhY9yo2|9^QA*;Sg&vx(=0kxkYV?C$0zHY& zIu1MFmY2&$L#CtS)L}Sa@q8|RyMMpj^2Ach(L-TRPvE~YR&KR@BZ{5k$+I9VhKX3J`G}cWv$a#OhfRCXp}N* z;Id~XFJs%K`RTr*6wpS|H#4RM(c2`%nzDf=qi&{ZaeLbfax`3}XYeV|G}_u;pdg_z zUXi8y{gty`xWu{XF6cAa{Y1wTpK<@!*vrPEDm60>z4RBi zQNgxUF01$~r7%foT%MGrr8)p{GcD~Vu!Nj z5`M;^cCFu4`ivRh^T&`B>O?2k{FB5P}Ft(@La=Foh-z0j*ehPgvL{CO14 zDgS?)Nfs>dKW_+6M{eYzIrDh9xy0BbL;k`*Hp_`UTTeHZuXk1PJ*if>pjoW`FwgZT zq^fLu;lk>Hv%JG)>FTY}iipXdGbS0^poK|+(%sCEjBGe7 z9W^5(VZTTh>KS|D<~ggl7S9ubl2*!9w^Fj-W=3E!C?2Zb?-l}AnuKKsN(C=GPye(5 z8AU*EG%kOCbJ-vvp>D|`X)r_s>V~?Zt~xwrDj7lFG>*oWUjpt4`> zsX8wG_U=3a%J2p*GQDmzI6&hvxvCK!cH!3U{@z2hn$| z%nl{>dB_v_3KSK~pLMm%3AF*|vK_8uS!K z`kY^dgdt&?u??viFtQD7UUO6Ub4K>*hA#4xlK)qq-Sr}#a<@|{Dj`0OyE>H$?9G)3lftWplIv+28+3^kJ9 zg;~tX5TB{R`gZ>fmLNs?_YUvL6+hJ0juO_l_x3A`A8-tu2>et8F$cS!1a4MJMqO}L z@MIaJ+LD{NS2~X}Xx@~^tO~am zeJ9pHP~e>?=1WGazQDkM_PL^fu;X`Gdp_t_^c~J?@S%`a%KhsN7tgj!H}sJuVKIC< zT7Xs_=t(EtjuxwRnuM^N1eNGNi+{dP69;{aV)>ZC(ifu*HX#&`@L7Z0bkco396e=y z;0%jdZ<%0|upu-R17&t!;+NdKAK;TtG&w>ONz()xDB+Ta!%iGMpFNP!wBKm~SSrd} zsp{KxFgu%+G-ZJvX=_DOKoQ*+v(_%2DsARufIeWeFq`h~PF@`~IXS!^PuxGIrLx*e&b9O|8}offE%QSYsby1_m3)eE^`nL9 zj&?DX)(l{#tYiD0&3YERJsU3EsZ1GzWx#ww4c#&zangPwXrrGsSru!&WlB$$HYvSl z#5Hn(xkCYp@z78eK{}b>rDy`w%3x0TKh%6PR`h+Wm2iuzwCv0X5%vUCjV=ON#opR8 z$G9?eq6yU&jRh05dWu5hd9A63{=9Zph1@*a~ zFi`eB|Lbscc(q{j(n*m zf30Q`)+~ib*6)6G6-|DAGo$P0zF%xs@u1k#$#m4Snw*Xs5jA}#wX3;4K6tb{lGm=N-CnktQr z;;@=kwESv3q_FU!VkA(Es{l$}hx%l8&f-NHii`LrnpcRu}hw=C6HRdef5krM!gd&B~{DFVTN zLmg!}>zdJe@&1n=Kb8YcY<*8{M{FB?x^4O9G|zQ+bhFmrvCqTKG^HVb^OUn3+MW<`SIKxtX$rD> ztYa;l*q26rfLIJV71pSh$*<<}DTpAcfj5vfMvTt!+M zg~ilfVWE*T9Eg~dRDo`2g7ZX3XaD{zS1IpM&CV$$NWsg>#B~d{L8I9Kut69WBqQ@Q zXf@T!A61tUm)P2cetnICD_!${3^=p3Zl7Y@$8;2Q1~5Uo%|B3Jlz^WeC^SrIpLSw+ zV0}I)2fAOLm}pGEN!P)yKP(nFtYh2{So4~-1R)gM%X<+K?a1A|flrb<1JJSM21`hp zU8pH(a8QUT&|F%f7X9vjXStWoW;;o6Z5SZDT3pumq17)RiQ(^I8&P?1lNrU=PowFP!6Gt zUL2mS%t(47_*m+AQG493(T=kCmtN?j;7gDl84ZOk|%49x3OVO&a|uGsR?=Z(b^D z<~F4^_&3P6Gjr9;&W2UTA)a6MSo5DwOEI7?h%2&VKYlzmSnued4Qd0g$nllOvG)@U zdcE^{Ud7j9(tNH{fL#eHHzVLp7MlM4{_yl=*}}14~U+zmY&IXExtkq@q8LvSZp{w3EzS+ zLzgr^Ul4tpFsoUX#UNM*94C218GWM^ zUBHp#62WIK_QT?TZmTjh%Sa;qOzZzf7sKyw$h~OFV#-O*%cXLj0i%DcMbpGGglHEJ z{+aK~a{_uomW}pVI;ssrg^nSue5F;@sm#i!IafELiFeFG+r#(*F{qu^ho#ICS3e|*b-Jp0WJkK4j(!aQ=LYWqHvITYJ^#tNjG#DPRM=5lU1z_0#+Oyt6kEDO;Vlc}nAR(aPyeobGDn)onNH!V(@0dws3EN=>D z?{Rd{i)yZDzmabS3^PvMJfB!>*Y@rko*CbfFWCW~E>U*4tXPof%VjffHw@k;;dV-X z%}(jNz8PNEybMy)0~Q#6YoYQk!2)B*0qGXg!6<9Nl+|}km}dE-c+WgU@FGN|JITNE zEEB?cTrmeCw1KoiI8MvrK}Sg#)G2H6s$dz9KM#YX*hV`vUj(;@+Y4%c6#fYoQgf_d z$67$$BnM{($0|8caxk-fk%O2>yb1`fW9{Oz8fdK0xwx|*PO{6%d5v^W2Tp=dgY%@i z*_Gfk1-R}qyB9LS^qMoYSJs@^PbsB-=6oDi2$~k%yp+%)udrMRwH{%bKvrCLRY4&4 zJ!9hs&pivsy>d)h9Ao*cEIOY%@_YA_kxL%4w;60$W6jdaoI_il|+lcWs2bmzyR-m9y6_u z89qkEZ2uMQaMfW$J~QD-z~CKmR2##zWU*ki&z9)Ol)JloUM@&ikqFzwnMy__M<*+C z6rZpJCGnNbo0KoF&xT`dShE&>L{6@IgDOf~T!PDg_pec*``=&9_Ju$Y$s|SE4V$v) z#~vS=Rh*LN!)b25)el_^li8mL>|$_Si^|7yEUm%!ODFQr_DG@k(K(Sp?!{xCJ32av z$e798T9W-=YrU|zm}Sk@3TJ=(g7x*mGCmkhJkepS3J|pswlsJ&zEd{2T2%`HuY|S! z{(*FqwEN=y!`YM~J9=hds?_o`;KpU@DSe8JnH5-|W zp~Q2g0pfPxK0=6+Maeyq4^Pj}Uw}uD`|-pZyJ47h9UVU>pM{`z^;9XHerF1s;@=r} zDr)u5rK=8nU3vUEi^WX3M;B6;3H-6Q|bGG6g=})S(v|>_>#(#=$L}uyBHO| zU`E%8Rc*{WF%<-4{wRydeiI!|jHf@|enYK?H|QQnkpdZV`R-QCz3ST z`4W!^Q>_0Xi|(u#<>Gk5VZqDV7%xU>8TA^pmtJ96vCe148*r%>|=pJneN@3>Snz`(hoRJcF<}OKV;# z(O1KK%7;e>k=NX#YN&_{i!sU#QkU|uRA{;bt+cSS(O4zcOs`1oTj;!a7gL;tPOOe$ zWtmL!?JR_LkV^Ti#i*lGS|$#_Mbw6k|1yi&!{!LD%_B;)za|vSbfvalo3S8x^BT?J zHGC_fC)D*C8z?M`1rzWyz#T0ifE82@3GJyqoasy@TDVyfIm6Mi>jT3Och@4=^g$4W zariZ_(VwXb6d8_ocKKsV*Lp<2sXFjca9H?+<;c)LU zvU!T@E_yH6PQg=>8#JCs&&SK7t@z=rp6mBCFF(fqg408pj70?m(My>xvaCDqgT95E z#>0@@Z(Onr*G=^K5B=&jjsbHwOQBRt8|`JAf`Z3*<<>t&L+Q)Jhu~?V&@1J<2&B&i$w@2w?BIKZGz8okPNe1>0Ala}O^t~q4KWIVg!0GaQRlU_g9 z`*j)J%J2`3D;#;k8{6CSjmn`9tg216eiOOCUgI+eyL!(CS&6IrR!5^SIdF!exE)Vb z-ZknfZ%(S!Na_r%_9TR!r3rfq=Id=Qmk#(|U8SMM1J$bwoRr1V62i+d1oXyW@1vD@ zyM$cF=}45`DYggqo#MUy?k$53ABD>I#voc*y<|S?p*dGcW~DIoUJ(!@B3nu4MU_ zhW(73hHTdY^bvC9wY40i`zChdp2?FHbu)Kvu$p02a=xEC(G`19YH<{~9HS(wj#=8C zrcd^NEB*1k`q{Gh`B`!=mD$;L7HAS8VKI1i4`q{Za_bW=j{@e_kESeOarD$Z4Y?d5 zRKE5UeAx4uylJqf9CeP$Rco{Os*aA~<%@4|*lA@*0(uDfN;9567uec=NL z^!L8``65~gZ4oqQ#eaO*swSgHyHkQ$Mp6H8?4kLO*@>L`a-AQQ0+P>UETRqvA@Nn2 zF6g*fGPU-FW5&h?ORh3|iuJ<;uVm)n zmlg(D)*QJ>#{KOtPZ=Cd9X*EJrS^fb{5dXfuCnk&JXL8cvV?haR*3amJu2nZ02g%7 zS(r!C>Y@`e7sGRuD{CQ&1aq(5RtJR+LUi5kzsO8K9p_pl$DM4+AyfvTTAhYO^kAy* zN{;m)E1pBz2%UfLgF=tinOjGf{PY#MWOKA670-(7r8Z|-&ZVWLRwtji?o3d7!fSMN zG#z!=JnA#`+1iFjw~^C(slNUy*i&TJCZ;yF(FD`(gW4reXI~dzGqcIRtz*ZoKzh&^ zf?rd^maZPr38E*7i4wS#p1qWW1h2@Bu)paTh?hF0Bujr~%{{1J+p6d6keIrS98Qp< zblIQ>h|Cq=F+|CW(*|3x8jM%h*Eeo7P5dbORutdrf@XS2g1NCe&Fea#bzSA1NfPEH zI(YoPV}}%n23Fu*?s+_9wzk!b4E-D$8G0|Z;cHCAdgG+zy)<59E#yHjd zCA*En@8rXyMo0dS3nFJ{9?s?Kg22G4kXy*x2fZFBZ@{?;YJ4yrrQq9&9(pQAv5O0m z>El?QzsWKMH}kL}%MVccceS*Dv5A?p{s-48#AEn(x*JMBc9MnVYcf7<6~3puL7HD& zB%6Pbk|XBouq-{U6B~k~)Cpo)J)DEyH(f5el;+eNH-ni&rZzoki0MQ7htdUiejm3G zq#zmFV7spKxY6;t>>+{1x`yT!S0dn z*kqcT2~iW?_)Vt6H%_m_mfvve+z*cb;&9mUBl!d`=_Gy?=dBe;(tZR-0OY+{bI`B8 z#m8At79Je40pQGg{XSzz-4eN})$0%o zeVCiq9z1y#8r?h|%Fy9?StfnTug^O@LmW;y{dEk?fTMYpD2B_@SavJ6pWb}Y$KXAx zRpRz68+WmL9+(vlJTb2d3#m7VAN-t3Pf`*`TU9*&oZzA1r7~LkBY6+aq*T7jJT{d3hq_T_;1`(4B|>q+=F%M(FtLVTQJImGKwOY3vIHmP6pOQ5 zM=X?e;`gW_u?7Os*a5=#n6xMz31$jVUR{1XCC~Lq>~f^k%%$4ZXq;$xdV|Rk)4KBV zq5km`WsOpyUDg-wd6v@9*VH~2S>8<849oP}asad=CohpEP-|IQl&5WRp>YP()x$dvI8}~ps`j^n z=imkTKe+~{wTTby8&!Szo?{FwpIka#@uCr1L+x@S_2gfc^qE4#YM8;LRdBABTHX}@ z@Tk$Ngd&|!3lWpduX`oWobcMSFPC6hP4QWJm83rNvGwArw_K}JBT5v)6)p92hii&i zB(9LD&xdIT^+&-@64nb{J_GI!-|5`q3kVqWq~w0H@osZEN`AX5YQK|iud~u+CfRR$ zPM7S9)8lO#Ot?5ce)?C45o0jS4~n=cz{|k|gNe<2dJ=gnUlc67Re~Vl(n8;b%9-Sy zGyanft6p;V63R$M^EOZZ7_J^YqPP=h&}z(e0V$;QemsbEwIn6OkSiWs(T%O(Y z&iajBqH{wg*5og5&{d%?zm_Of!qS6YSftmUy^U@u63fq%R%7T0zU*xObL1oj2=&BK z`7<|oF5jaMinSh$v_oBE#hmwC7N5(%#C%hIF?pE=0lDLc{R@~&`!6W^*?bGuR5XTa z5&P;Z*x4azrprnU@!~;43W-#BBBUfT@trtY!WUR3PGv7MTvnX~T_k~U2L6E;GV5h@ zlNsfvfv9@B1Xf{TxtRYv6wU<+tKGr8;f3z!=u_af)%jmdI97c8=mb5qhR?54TnC%2 z4wbn&lm@C*i9`U?@Eh>{`@}uJ0~k9$z$XJ?wB&!V!_nHsMV`s1t&rK9S6Ek7UA@!p z;71%D+g}F-wZiffy89K56MIYk3M^Ui*p=$2pQex#d|pwNl3V0QnQwe41n?|zj67OC zS96~{_+=9luAS|6TM^hn_Wu;)X+y7N;w7Wx*n9r3OHYo;+ z`ab}{z!*gp3g23xznt2g4k;dU5Ulz8!yI;+Ob3NRM1|pD5@rROK;?q`hJ+faVh~pG94m4 z&ua@-pL=7w(-LFE{5qdV@ zmOTBEOQi8W5GDrb zXVKUpA=qYxdB@(GhNEvg+uJ+1ns43Z?bm!2irAvmA%K$YE_trh-gPPL<{^=VcyjB& z9D?g!T37&+Z>z}WsWscRp-9HSFV5G20VjZ<;*s|#>bZEiIOsCU%8-8ncb(ozlm!D@ zt5kc~>OOhP@VIw-5yFUGs#$IXI1<{#gL<1hW9Q&-Cd7%&6vw__6MxLPV{57{Zp@32 zZ+x(33@`tcuLAXmu;-~jvd5o~t*JShg^E$@#(rBq#Ay@BFg8fk)RrA|ETOC8YY3O)mr}V4(UQsiJ+|*TkXoX3x##tHnA2#^c`Cu z$&R=Ivj3jB#2QYX&kx0`ou|GPP}ZS9^)wlT`iQ`{9LTP;IM$dQP1}gyvX$qR;%Dl?`T?R`bwPO4jg##;-2^F+jylt0x_)5^s_b*P)8Q2E- zqc-JYGy^E~Azb_YH|+I=KMUr{mTz=lGC$!$!IZgJ=$WPxFtZc-|OPq>te3oR8|U`@$^jA;D1#lSWlFxC&vB?yP@i^ZPwQ~f*ekxTCcvM_g~Fd z;J%uKjfzO+^8Y2^NAi~5u!d&mT;^_fT;1x_CI8CY^B?5)7nk;7O1+QY8^K?>8RA}u zTZ;va^S~O23qV<4UcYCjc_B9!+lHgtoBT>RngLc?SW&XL$e@&t3Q#`@H&Cm)Pb)l; zT@eu{@?Y3U8KGh0ldH7v-)83ewS0%s8qYh!%3~XK8?~TpKG6gTz}yjyzhe!nGGpaY zVtiUh0H@<=05 zJWbhr3dqNIz44fD2bWZ}3!SxZXa2iq0DgHXcdbBTDs;two*n&7GV&BMU0_?iKMl<@ zZR=6>Ke1*X`$CisPDk$AoH{ltRgOpsj6EiT;lnxukMDf8!roki$?{VTpGL5+5gfIj4+(ZCToZY#!3T ze?4mI>%muJI3Sm{G*L|!b`ng01BJ%^`&%;;wY_d9>iZgJt#yx&p1Iw_9@UD&LQBNc zIRXVke(U!uxNg5}sG^0!e|2Z70?afb@fw3sj#-r4jmVRc6JMvxCvSDl$a8s=KPt*S zKYM9p&UKvN6Y!{0dn(fQ(g&)n)kc-rGF*zmH zAuj7yF5BZXe}8{-wbCXD(cE+1?4z{VLE|r=-UtN2fI~-zy%m_#$jLY(ueq4JMwQ^h zDjXOd8QDcDvnJaap*E_fWkBEH9T3*c<;!PY*um#`<9vD;z0!HUOvD;u zop4$U;b;Z!DBWTSf$SjAAzfw^c|)m=h@42f4vFoR7cRd$X$4vI-*+h;6QhB+8S#WE zPe0(ZA&CRvi&2#;S|u8wQ$l-gE@T+|=JAN>7b&GCW4utS{~?@I5h(3OVV~WXG4(6^8}$dcyzbK`3zq|mrv7^Dj=10rYrU>Sn$0SMVygDz$F8DPagNVp zJGEnHLM9yc`W>DWJ4mt{)%k2`9IR>}ctQ5>=ToLEKMkypQ1u!6{A~v4ZhJ7Nu$LW6 zMz!R#MLL7eLiV~DwXKnjf4F$xNwDFWuoG5E3xh0 z0t#DSHT)RZaaDNh9+DfegEB)mhQyMdjJtg!d$$p;OVVd9>Ny!9fqZ*EH|m(by@;}n zq+DXG+tl^^+)WRDPNby;b@Fz-Sz-o!c z`ViAuFGr7s+K5sqh9Sqgrn}ul*$%1u)@iS<^@I#MZ(Jzt^!hYT^V49nKLPn57f(~& zHQTeiyCYK=OM8_H;%q`p5kD@-FSho^4)zLtrY^wQffu-BBZ&|E*B^io7=mQh3hPEa zJ`RtE5q3pV3<)j+B|fX=_XY8w(UT{>!6(XjuV=;?1q93C5jS7`a`2_y&8P#99ueRB z$3lA?R)1eUNbX#@lCl!(HS~s3nbDBVEUsVc#+wONTxa}19Rcj5GLa2G%*B}!H3Hu) z{21>67AE&RPY^GOc~|ozCSG9NyMNhphvqZGIx>uFk3?6S6sIuHR(FC&_Fi)Ndu2G`Si| zL{1)T8y^smht_}g8kcm(!lpe*ceLFw;C6bFEdM@Sko{A6UF&#o+bW#wJ=-Iu*w}+P z<#WSAuMWOmyxhh}%HCi~!#$4ksSsmVKSmc|0&JErtDJ5gNUypX^ae`~g}8n+xt^epUlq0^g~JGNlAFmUFOSb#RG)BFHyU<3I}#B9Zc23;Hs*CD2rHP zqj?b+suv3b=1xvF^X+qYGjY=GH{2o~5hK{qqCXc@3*^1r9WFSIh8S%ADx`f)eET^y zBxCj9L>YMx}>`1}YUkxq&mNDUSkEHb zRmKZNx+ki{Egvy9MH*lB*5$mc?`eIZ{Vb_-`l2*VMS?kPi>}ge2M;em90iQ%=3IU7 z?x3xF*dxYjCar%|TWi~qspbjY)Y^bCY+UHs)V`OU)1glSxK$w8B;a6^2cQhOdy8cS}p3B{3l3oVfMG2N4!?!+}+O3$CB$_k(L5? zHmfZlDR`bBH&s*gV8OwEr(I$Uhb2>dk%jhAG$|a&VLlk4tkeC47~ z370m7m;;YV0v$InP(6C_w)3Y!`8T&g1Kb2MKp^>+d@}SehAuRke?Kq4>XinDg&=d4hUt z_;GKorBm8TX8`^blxQ)Yf9ErBS@2a+;OVdBuBdYen-4Zr#CFDDMfvW^hu&nF&TFu< zHa-j95OPKUOT!feVM89W>d~a%6xLYkGQ%5}jSNh#9xJkwLCAK{=VhS0pl3|>S@~*T z?!Ep;&*P_yT#s;Ctjk2J*7cWxMb+oVs547g^}G-0EU(5qUQ9oj^xuv8>jCBD)^}(I zds6mSTNU>IqQcc#AChF)E~s|joNF`QUnxA;E{wC7lT_D>tuxG$;qO3 zdap9yWe+dxf5-2BzgxfE2Y`q&Iu#O$P`OCkp~zMtLq6UANss)%=CWW8WdXrb?-8aN zWo_=SmVM`iz^bj`0N7Vt2S0s8+x5Eb4cG4tBTp-2jR_zdJHY6+Kd7+tAjI^ob*}G? zWrpRrCwcmX^VvH+2{+<<+tyP#vgy}~iR6zJCLkb5o2kfN3 zx~yMjKm3M|#^ooNV{s%c+CRz9?OB_LW58;{F@@wzlFat_H))u+r52= z5b6=lpK}GHgW0gM(d`I5J)Dk?GY_o7kPyp!KNxHN5e+5r%3Z7qPbMz%avauDkFC`O zfvCz_5A7TjU4Th4jeW+xsCrHRsYZFT)2SAupZ2Br*H0@98T5*ZG=#B{S(}{Xpbd3m zH?DM^I#l31l;s3f6)e8VmBw~i%>vAv~6SOP38@O)ad*0BjGX+oX&Ur{BRf;T;y3szRR*-$qnl{ z3g6OEb-PoS>fsvZ=02Z!yT=C)ZliY^zEoo9BGL0bAT*iS*+-5E1boVGjJW8d>Y?4| zI{3@w4-EuOz<39H@GyybHu9{DK;ub6rnyVILZ8XVCXepqshe`?p9$FO8kJfrCtKHx z8-W?YF|n*2&rbjgq6vts0R%7D2F3Hx8R`p-@gyQe2V1^p z@~cb_j*v8*D4wXEeG2SbV>?DU@^v16)0cJ-Y!Xb(9A7u?K0|R=2d-LR%Md_1yQE4C z$a0X&ce(Ad^56CtugXs!qM8-gZHftS)vf?bxtCx5v&wZ2OW6DAobfiTDmo_Pt;{;o zBWlR4^&(w7H%0s&pS?9{UEoNc#&Tz~8prD!%q}TGnnkxPN;nckhhjK-gw=X(7mLkb zcl64({&rhDrS*JlQ1sMwlK0fQ1*s+1Pi_i_;Ych^QGAI5lOm|Dk8{Cr#LY{z^YQnP#XfS5Kmu6LYJDj$~f2Vu>&bOrIMR9}Ctr9e@0Zm)=r z2Wj~1VyBa5xyf@wc;^OV+hDBI$GEW101>F6u(x_gL(a{M{4~vvs~krzKtR3!Zma)p zzk!4G1Hi|~Lk6FUbqj=um)S`)$HlsVEtt-Kv*`fZB4d^djfK$V+@{zX1n>!02pxz& z<$&vml7kbHvin=$Yq!|VSWB#1)$Z9$Ms_~OCk?iT!X4!QrNGz)=pQ-Rkg2w!8ekcT zcm;pBbSE5hG}MKj+mstp+g;C$s0+&Na%FhkZu!E_t$xm(EtByxt{!N^1ET*v9tI@J z)IH;ya4G?XBZu0lX#Zv7tdQw*h^mv0bXos1$ZX^>0nMd)4}{db*2*Dl!x^cDKQ89N z-Ht@5YiPJk@+mTQURj!OT#Yj|F5lfI+~VrXX%z^1Je6NSfH4IN*=z{tDr&vf05Jht zT#=~z8vze5qDYob0{@A~D#YaE(MwKy)pFj>fe2JfkO;K;{b@x;ONcigVfjx$pKjSn zn>iIVOba zLDz3KU;631C*ZJJ(JT)Q=>8`n<);U<$1 z3%xQkRi0n=|FQ9F*~q8d!GxWyDNs?7no;_4%uu^k#3lxZ;)^+p!6=6@+^1K{tGf8D z+vNS&(s1PDae1GUm4_eMR zK*AiT2d>gJ0CDN_T5Oe@#hXAPR#egm9>K@p`j<_EFGtE{`uiYQ>62v0(bvGx-WaL) zGx|R?laPKmmZh&oh;?e8oObPC3vOT-tsO&?#`l8-V134Kai$|#P8AKycFPv-l(7OX zkIcaRN(_9lSBdwvfABy+g`raq@L&%-&T?Z!Ihfa|sc5%dNOgRpnhaAdM%B6*;0 zy;KaWqpU3Lbx&^bHZ$&U{sNdQp;{E4T zjRRP`=)GX_eeiQ^$9vrKZ5tH^k{x6BzNYMcbvRgeXmz47cz7bFRJ2d*jzk|`w;yw= zR;kr#(LkB5<_$8o@Lw44v-9`o3NmSVZ8r=p2G`!~&4aHBTLKVJW+|y(c-;N%;{Eq2 zwHI2?HAb_y2tq9D(3cH~P%h0>}Z!GPP zB9sASO_kXNGMuQ{nfiL<$FeD*{naVVT*KL1ShwbyT%%rLKYK?xZ{aX1Nn*^0xHXdk zFy4O)PKNJVA2{=2?26;O2HDXf0*SV%FWYZo)=i(Rr>%N9z9D zrU@-vmQmoQYflkDfU?BK+}JPV5gwje(DUHVy&9JL{#()QUo4nQGsSwcDXm0F)t(~M zCk?87>h3U^&L(Fe?FMd0O#=Tg;uJPzSw9Rxc%qu>di8b$=g&*)x-wUprySb^xK5|4 zPIe$KT6QsEJHTJaVK-s!{^i_5bw0Bu(}t|{CoH!>QPB(D?jcRe>6x4DE3=BIwHuaq zUmO7r+`VRZrA;qZ3lmK5nOwg;pOu21}aUR~E9^E}&aSp$w<8Q0Q2v~aa z*E8s?+KKnuq?bGaW*qEqI6QnPHhlb(G@;55=mtc!2hYgD3Z(HB365<{@P;bNYvTyv z`&ouKu{t#5UtSvshqMEFN@tCrE(4>B+;)^S3D8P!mjDeBo*w1%`yAK)a;T!Fy!tsA zbw>I2x+l*`;;0?P60%rZ|AJz>-O`aJ?Mszl8-kf%c$Pw9q|4> zUfuX=h6s@%)XnpGoE8tx-hL`BL#c`37|;oKtsc!4JkbJDt#+xIn)9j{YwNhT1;LEr zC?#9~+jgJ=4_hq-FAt7_&!e4MKTGch8iXN}UANFoq)#mLUhGi_7K8_3b2=RO<*Z}( z+Q$~N%e?-R{gxsF57ZvnKN!lQZ^IMu*Ty!?W0uYysMqI3(~!Q!v z293ZzZXkRIh2Uh>#hTMYm1K&V$PgS>Hw9-aFJ8~!nM5$B50F3k1byb$-pLyh2h(G4 zH!D!e7xH`Q2>rc<*%}?&8%2P?(!u`HHMIg9q!HkK7hMoed^KBvBZP;B!{EZhveAc; z4oiZq)+f}YRQxY}vgjB4sx-KE>0srOM)sXnr%zs4xb3Z!gDnl;`8(SbO|Q6bK-=ZN z8nxdAdec6doF_S}FrEyA>WvU(CUP);fV|t|pC#sUY?qHW%^deDIasUTA3&5^qXuXw zS!97nSy~rc6lGXBrZYCm)`lTM${*AgJ8=gq#(2ZDj)-RQzt55YJra!{b^vTy__r?+G3ZBgREqMP3%tbi<2}e}W)}1w~4mgD<1}bTbn34bLmhAP!A@rrH`$gJJkLYmk<=; z>ub0{*C#(4Tjm|m>rHO$d)g7DzhyaIK{_UKE27NqLZ)u@Uh)UZ)J*Mpm6xZCoEwQ% zPnYMlPgHECQ5-8v00{AUIk#^vvHElM`Ih{L;j9aVG*?h}ZtsYpGeWFgBkW;W*pf78 zgPvLp*ZL{UyRw+6L_4A(kBU%*%hbMp@;??;i~DG$GsV=`u}U%8;TO_Adx)wRmz=IS z4f+wR(zkTMXVE9;D$Ms5Akh9z-us?FhNP37fe zh!1fBk+vRXLnhArrSnyEW)L<|^FQJ49A=|U8Fum-2jNdY4_~kh9{5tAzQ&dUzpA(C zl-u!DD@b8s9mi>9CxDh?n-OCyQLP08P&IcC1K;YucZ_TEYBaA&i}`b>4yhSv;|E}o zX5DsQq0&xQlno{JU&`O~gUG-|3%*cMM6^u2YGLVcf4(AM*+IxXMks^ z-;03(0s_w{v6wkePIKG=3;{Nc_uKqE?d(oWE0v@x>Yjg4N_Zm}e3$-IDaCLVE&E(* zuPPN!swzM3Nz<$Co~>eqonnxj!Yn!);2A;}o6akr;f%t`&kZ}^21SL+{PNsGF4~q% zoCx41@e{KWJkkwOD)GO&EiUPo3La$R8ar$SisXBjo!Bc?Kd|s_@v4xxhr&mR3YUk% zi7=`T4$z};kzG0%8UkWSI0iD zISgoF#_s#;RLbKw;vnkn6Q#&oIKl<{2O+>on&O%nxzZOO`3KLz)0~b1 zrfWnjYDa7>n4}|A7O!}_Tqy5ip2V)ivm(aCge=Mn8$QN(1I-U<7x{zUEt;IqBz>uU zG830RAI5SEnaVyn_HWqn#6UHot>PG83{>R2n)A_ONv(*4KdIxFqK3^Bp?cbvQ=@+@HFn7`cu>Q~ zSOJvC-MW<+F||ujuIDuTy@VlB1Q`m9|UQ-peMIL{8F>1tLciGN~AK zYW=Ldmh*wbfQv8ah-;~>!QKm!kLg zD|}FFT@Rz2!fMZ}|zKUhlp5mHg_aAs%KDh8GZI`R#8odosHk7MW zct~4nVoD9YdrM^Xce8HH>U7BoA4e0MIL)!|X&+SG3?ZeNowihARV>1SOV3r1!L<@x zxJWW0EQ~Ot$*O>zQ8&Be8Tc@M)uCIQ<`tEJJ zjEMTMUM*^bzo6s)$3*9_OR-oz$}*sN8&?KuHfBJ*9a~VAWuF!rSFaD18z-nekg1m0 z+40`-zNV?Hx)7a#yOnvm$pgb;7s=2-4^fa1O!VmgXu8fos{6NJvPs7XAv@VrHd!Hi zZxXUc$zG8ivRC#d+p%Y|lC6+c_NEZB!gHOT|9xI`zqpHY&hI;}>$9$A0E|)UghNmG z_C8p_d^A)~PZz_vMB!nS|DFBc0Ez(jLY?w-#H z0Q477%mMa-$iktU?;OvxfSlT#4_%TzDU6r;2U4QwZL!Of;kkyF0rxN|==E%B9TrzS2;zj=_9)vR(FTCbG7v7&oI`>6 z!@Jt}(P;BaFRZf0&cOoG=%;QQmzFz&xr~CF!h3H9N=pa&nxe`#y-qU>C?a@-5VDfA z2>wr>S9PC-o3|VPb+@gaG~&8Q?s>5LcB+21mh9QHN(r=TV|>iFU384uUW^f|qD@{+ zg~Q;7s1RX&;Opz%Bq^x%qbz3Z;RDGNB)N``xwMRojFh?e;{LgJVS)G@w=?~TO5w_Fv5@RcICXrw?ey39X^qhlf#hRU1X5@_|8!Pj`YgRuUsdguRLYyMW_;7PhbD^ms{J+j~@^3 z-P^0HZ{?tl0vO+z+x^~#+5xFyRnOAK&!0bFvEO$4eszeD*Q8H^NpV&n>9)r4a|iPE zZ9I|E2y5^#6j*~jwXMz9!{fvci`w{MVObzvcAM|vJQe%0_mqHZStUPhKMYX@@uDke z%b%50=$A=ig(3XI)a4 zQ(`Qy?!DXbYoh57CXw8P*uLc z)@X>-Ov`+#YowgizmkxU;Mkb6k@9>Urm`hU57(c0Cz{>qV&Y5uMjeG!vZu-n-!ITv zkf_Q`64q^+tty*n{`n#KEqN+Cw3D0W(&^$$Vt;o#A4gJs;fV-xjf{x+;k`d-znUEw z9rW)7*b^rgS9Q&oD)vXz-Si(ITqUW0?qtX+^|#N7 z(X;i-X5Hpq-Brnus!A!$^l7T7*t!0~{gIB&#O`io+yL4JH#he#N>&M9Y{TWn+18;D z&+~kBYZH@&U(Gu{aQ1i{j_U*jSS>vgW>9&`IDMc8r-OFM%05aNTU7;KV1-0WC~M2#t@sjZLvGyCibu=&ZS^=~u&2KZNW3wn{9L|G$9`y9W`FT@02YZ1&LkM>Dk%KD=*&)EMntf3?D+N z_jmnEE+TWW(m}v`#=agSKqAeQ*kHTki-lqMhofpZO+LpkgolSm$XxsTj27{c+jl>8 zPUPM_!U&o4shml>>Q(x==NO^FH)PmPJaOIXD&ht$U~1V78qt=92KU|h_Wb-i2>Q4C z>Lljw?&LqN)G)Z>$>)D1RuQ?{yMLYk`)ii>WuB>D6=rb1xSVHr{Q~)PqhVwb+RsFD z4o-Uy4-ac=90QFb^H<{eR4f%LL4S7;04%ssrlsjL^}N>Y&pOCHob=Bx=6w{Afi ztHwQc-o-t4c2c;+dX`}NoPFw5$}3G1lG&A2Rk4E>CF3@nN&Rd4xw*NZw`lVyszOR= zhX3)SPtBik+;p(+A2bfg(G7Uv0O*{e=ijuD+Cd#VL-GC_yo)I^am(hrwhh$NoGnTv z3I;+}nZr=vRFz10RxpPZ7rTFa9i4V^S3u!cUTW$fQ_j`CmHPv7=RWz_#UO}yn6s!M zknwn8@p!)~aq9E_GB)xlFZC-4olT%b$v8RL8oJ)Ye+^q|7Q9dEZ-3LbGave#Vo_bh zN0G07i?zcvyP=^ny4Q?#yicC9(3+J#$fT#+iQU1+CA+GLyi!L?S~rP)!kdvOv}dVE zv$(JjE8IzHRs zC$+S&p!Qgf0sE}C=nYY6lJ55QcHrC&4-P6w1Y8HWf-(Ns3H!08T;1-j@24iPXUY z6Y>-93(C3U;GU&hG&D(!I4pU(J=gejgr-Tq<6=B7(nRA&cN>z)&EE2CG!%8&)O`AM zZhoG&A=X>;5~S~!uw>!QjN2q2i10B%E;ceU0>@sAe12LGWw2V2=C9VH+1}n>jY8#> zeUD}7y%X;}ckj!K^N}!%`?nyXvcGS|@o3g-hok;G5jJ{LQ{6g%5U#B0Ii1CU)I}Q%5acihj?w?T>A<+YYAi z&UQ@$+18JveE|$f*>H06Z6kxZYt7kPrvn4{W_8`BgdU05bOUv8z{Amvy4jESz$l(k zLsB8I3cCyr15MWJH*UDOxX_V}eya5}aY)SFI)%?7%*)Hm&yS^z@eNm5*aEV`4?Sb# z-_*SMf<^6qMgN6mff+?6100kyotGO!C{awJF={P7E!^Ekc~f%o7x=iApgcp`u%CO`G?Z|7`)I zMTbx|*Z~dhMgB-N zrT1jZTJKo4T;=tzW*M-LXxT~L$!6aR7A z1tOln!#hPj>jBS0C|p9Ojo37k85tP{&l~e$_5eq8A_C25m}d|Ohe05xQF_p(h6dd- z?fwYdMhN^wtKJ2H<(ycId z!=3d3RUqFG`|AKFrbV>_-J6~zczGTDItLZAMat@<8xIdqgcdNe)Td6ZMwg(Ag*li} zzJPVO1mCQ-6KpE?MfFTWZXX^zc%V_FsR>zCP}31yzy1VPS^alMycxd91J`CmrQHUQ z;!&33&rHa z2M;=}wj{G1mOsawoSc{<8{k)=An#p)=l$JM`rExhg#^#y`2{mQ_B>m`Cd$PH$y}1y z%O&=uY{UB_HPdD84)L$0_SeOX?MK*H6Xa|4&F$atx7X#$Exfp*5s6|3?bB-Kb{^kJ zmWrvHZ}~HXXGUplh5Q$tt43f!rar&&;C!9`Rje5SZ2(Rdh1k=!VJ-1S~<4+52f< z?7TcZPl4vrMdU;~2#9cVf0TSXVaCs#-)@YM@yTJP7IZ{sgQ;PVxKdyZ9KNP#=3K2U znc|Il&VcB+K|d)1me-1-Ex($!2xvsp`d8%hi3XOwZq!U{J%mDKZ>dK|TRU1CCSWr1 z&cfF0>XLf#f{R?vk}W1tk!Tri_#9?e7ng{)Z?|V#n@dXit4fhbBwUf2tXj+@A3w8m za{dtxNRS)0cRq%xe0`DM*!~KPdS#102m`$yIS)y_w87b-4 zje{bMLZAeHpNK3qa<4hNxZFW$dS-76yB_@c16H>80Ws;{c?JzRu@=b7&24PtNxI|i zs=&7MWB#6%!BzE;B_H7f3Zc5LJ;k(UXpaUZsh-5tc&p7=s9Cm|_q~#fH4d23&Ls1Y z&Z}*|mTO`mAI{gNS<39udy&$DKYHUiJ@@`RKi;2}_^%EE_yIp08x>iCkofj@I1QW( zD=y*@VSj%sZVJ7=`;_G$Z zk$D2nw#7U6Zy024e<~T&MZJ9mmO2fs+U)XW$8j4MYwMSusQQDmMl3_QkdP1` z_i);_;x;8^c(>_%LRj}A(7l<8%F3J^9LPxny+q*5P&^IX-Vbg_NMalPoyQVGjdY*b zl75$6TnwisN?9WqISR3x=66em-f^jsD2;;0p5|=w-(3LO8!_5IZnP3zcAwvInQ8Cd z9m5&x+IgLykqGDeo>E&GyFfb58*x2&Xy8GH5Q@DvR4D>zLf)t~l^$nO6!k;TgLSo$ z$V1O`NDVQB=IF(X9UxgUq5FUE>m8w7Q~A-s0jd~4@zB}F0csl{VYp1JZ&^W^_6V9m zw3J=cvXd&|IoqZixMJ-ULZzwY87DIvvdvg?+lcZP#jKNn*lC)VMz+ z{8&at_xGN{&8WA(4kmohC!iO}NKZGvWr6U9WCN(Pet$xphA+Gsq}tP;_Jkk)5-y;H zK>Zo5l5vab&@nA+uL+*ADLZh&j`I9d8gJ`i>%dNCl!Lh25^bn?_T2s3=Og%Mk2gUm z2(TeOI@a1MVc48H!dB{{`^#& zZjlxdb)PLSFZXOEIH%CZd43boK!-yl_>?z_A$_0G6Jy<&l;DPagVP-JrgpZ1(#@qm zCa>#P*C|_6J7I;JN2Y-LAw9iJll7g$d^#G-(Q3`~KDz7U`RQJNBB6TBp9+LEkuqD1 z;xYGb$YD>M{el6!oPt8RMxRdzJ`ah}>Guq=iKGyQTqUz}cb=EUzrLQ5ev4(QFc2}5 zlUUTjD{TuQ;%broWRga5U$x4ND)vPx-ia1FP`7tFi98leolHD0P52qqFCDt{_zy;H z-2b25`v0BXf$jAEdRLfcE%7Yef8Gr5UdhilMG6QC@;(qYDAKHA)647QO#z#JUVhHJ zz&brPjIJ^ zP=M&dmCh*NQe+GBd86ELb8tqR9o-fHFJJ;d1&!+TsXf=T1F&vXT|?|EV8d}i8vY8F z`wldhKYzM7db1mAkaRCBET}Rcph%dpB8{Ut-^)KgXL@>id;x%~C@c&K!Z%2)^}W21 zW%O5+XXkUZuvkTXR`_5jln{>L$R!l)2&eKkl={0xSFG>!{|39<&aWTMZm=E~9434J z#3~@Qu3U}?@3icfH~$jyJYfEg3D1B^8r80Y^S@A?-mi zthO8F@}o6yxWQ+KxGAXbK3=r6{9f+OeH_I{aUH!38Wfaz0bW^O)3nUbH#_pZl}RUs z#MoNPw|0Dvnw=V9#vyk8T@JOo#LX}o3YE}lVS(wT7A*!gi->k(RW*|LpXp>UwS>62 zU#H|2zZ*|i`k7a#$JH%7K$G=TS@5AsZ}4puEiFbNs4XjHg9)XcKBd{nDzBqZR^!lr zacy?=`ALmY%PFBG`486*l__-tA131Pt2=jdB9>nzzphm@AVwN(I^X%U{PCqBeGCG< zeQlpm5-#;RlS;1;>V6*;HHsOrI>qoBw9QcKaY~n5YuYmPe03NKmLSixh!aJNj^^j^ zfc?xnmc8~?Wea!B4=dDFj{O5eL!{x-Gch6j6cO;qAMjzxWV%Q2-fSq`+uMWX z^E$y*NJP72+>XzHoixT1{F@FYp;Gh-@<@g+*A+(tYb6jb4;-~c z4U9z>(xugLFrDZ4l_frY{8*!C3_1@GP?a#_D%f_)5=Zp}F!I4O-fewS&66iWO-)@s zu~o$m4_}Pbph%+bzl#P&zv zW7fZz`(Qi4`OZb?PLsiRecNllXR@=irRe=mX~(@FV&~Vd51Yj$s>5VyN_ejX0LBYw zFE8gzB*Y$-{@2|=F@%yJc64+c9Pm^Xy*|FCz=oQY2PXQ$LQAj+!W{|=Rr!W_b3$r2 z&mauNj*!8^!s=i74N5WzCDt&aP^sXMke9yvR$*kW5%}{h0Mwcy$x9!k3^HwEn%>@P zOEhnnc(>>2Py3PhO6XJBe%)&aPu<+=CL=*?sZQmaKNItxGK*?Wccjdr%ubM zXg7^u7?Qq`!7nPz&h30gSX~5jVD#fPN(#i{EeFB48A{;%=yK| z-)vkYt?~`Ey+!pBw<3b)_dZvx5=zfheXi)zF8_C8>k@O``v?1QX^97QIi@0d!U#j} z!~2xdZ8ZF~J?5OPs|ekOPE~|wu6_}OOzW>!`*Z?NF0~rDr(ce{P50QIp7ae2 zyk!mp`}Fw*RIqL>OSj=Hf=N81H2{*;)M&Dk!a%Kk(7|$YazYkU*Q6w|8yEAm3ke`N zzTB+1fH$9U3htq2fp)MZZEA(Y#4cl^yy0txmh!fkPm3xu?MIrMuwyPz^vtWXKi#JH zNHLZ5ZK@RRqmLMX;2bVOQEu)l^?`uEpv<9xUe^}m(=~oGfORr z49LUMCb7PwVz8f+wp0IVnh$(ygUu8f z-lW;aqI`yCdApQUwq#2{yV2HDDF( zT(|8ivMJ5GV-vORwR3O}ej6o%`h>j6I;E?QB_D$G7_bjLUzwXrlSpfYYsll|r+t)@ zvKd9wNS!`7!5DktaDqC+7Z!;+{%a^gc^QV%(in1tZEN+5boA$4YsRL6oWBN0K!xsNY1iT?^!pd%T1%%(_z zeR|vK8Q0CMDPE=2G}Oz`$jAasMgl<}Ba76PGJDl%2%YbgU7aE4@X!#w214S`L7Q67<6RTYcWWo=MKzU`;@EzKcPH&jA9#6rVMqu#%zr#Ma7OBWhX|{Y5rlSL z(jSYLR3V?8B@lmp{Sbce0MyTV-w1+Dpp67vGrw&*E39fODL=Lo8bPE8j1&cj1sBhE! z&K#(N)U`7+TZYo)Zs0a-L`c?$AT_h}EBkn*cm2PckU>S>2hep=i6-kCCo$-Y;SIMM zVG;LDnnW%^P&K0*AT;n#;6nO*7O%*Ztzog^=IDFuDL};(2$I&vh(L%%uq-d*us5k; zbNJ$Ho%K5^aU!x0?J#R|4zcy{e(i0pqWufb0LWLO@Z3*3}(XZGOQL$5J zC&4gM^$uH3Fw-M_NI$$6ufF_zI?L1kt|yD=Ff8eg?*8llyEc+|r!&fK9flS+6Nn!(rV|5k((c|J9ro{dC)u@N}qm@Ox7PXSm38mE%^JIC7 zkK^6xMMXskBcx3xCV%`G%+s}(WGppEle|$yn%tj9l@~y6j(4o=vss1a#0r2_aWV9| z=O{`TI;@(OmVw_n?ya*>exgdtl!Czl`1X z*3pRh{6*3DP`K>~QD*d$`64&WhT3yCMNWd=oOfE@c8Tg$Y4)@(9h0#guiy3tBzP^_zE0+{~HnThr#ghl2 z2!FF=(=nE-5P;rx*4&22hn}XHTKk@OSSP(+B5rYvG7V#p4cq_cXS^2U z`DNQ6JG}rK;W}us4<7vyFG9#AZgTng_^N3|Dfl6cn`s3?``AB#^qL z<2J^9n}#FFDA#QxRSfbD_l*__?hA)vDSAsgx+~nfOU8Et3a@qVe0gF;2eJQ4vZ^qJe z=UFAT|NNmRS5R~TOyC*9+cYo3HwQ6hMdUaU}9qGSg2$U zdwRa90~ZEJ+lz|}tN}KHiU}2Og0i5M7#*@YjM$mcMZ$IPNe=mYV!J-NA0S;6ZP2`$ zVk-(|%d@NBweOAc02B`GwcFXx`nz#*HF?#{RI5B$v}-qR)lD)*jv0|*%UCU{tPzA& z$0BO|I`hjECAtVln`U#;f8cSeeh!9w^@8+AAq0cN|6T(F@IV?H8*OSq|5ad(pbapG zjG;h;Tr2^Vz{teJ5qv9-&{lvsk~)el%>OUzTXR>w7c=SfWqO2xv|oL5wUe%Gj3lNF za^rt`SGhN?r{W6PYMW{5oBJom>u(DlEue(ZV`F2NXTFzFYTU>5qhnP+*|$mFa$scR zKR`6BFUo39Lum~6yQga_7v|8fp4TMHkgDzM9KVv06Hm{PU_vgd>H~g#c&?p<<8}6# z!y(T%2DHX;KB>{S3AVgLMxYm`>{UAW&t~yd&d!@C0a!ikz zF5WTTk!pC)=nI=d?BWqdK)bO3d8iCp`<0HhJ97R!p>^~oPxCehPktmV5}|dewi;E8 z+q}uMpt%(s(`)uo?S5OM^4Ewp54}VHF#v#>AQ8HXU5J6ToaY16dTaHOx*{IG8Nc(j z^UB8Z+`qrbu1z8>yZKKB(5XIB_Y){>D;^l4%98KXmYGh%pS0#N+4Mw_L8O@hx2nu5 z>z+r(4RkcBo+ki~0;d&STnr?OHKhL-=<642vRd7-eCqN$iVThWaY}*73**)u7%hM3 z`6wF!p*v)BVf(-VAx*^$-X@|pl zD%0`;#Q2y%?P}ygYXF4m$zSM{g<}QYxLD$trN3g@^;BGv5z;4Dq#^nx!Pa#1`pgtT zX(m1aK`iMrX>5o$jqEnvJ_e~tW#ttExtTinQJ5^kK7&qjvFNcvq~Xa0ddwuy6yNgF z8PPa9zmU&2B@Zqx-WsQJW_|M|A>n3pBap}CFeqgA#2ao+C}+*Pm=&A&b==SHqr19c z(=}iOBCP7+;R4oZPx+m>!LeuJot-mpN(MrbeTE6r{)3;3pD1IqkcMBp7DM1mbr240 z!m@~8!tQ7KG>fh?CYdKXX@hQrIt0c`82>U9SY}XcArK;jy>qn^o~E8%-cK2Ythz0{&L( zo!M6V(&(SER|B>9XD!j$=+NCRL9HSP#+~*6tad_L>XVOt*D5^6OI&|_#~H%D4ir5W zCZ^94zt1x`WHQgbuVsbAntS;8T*QIj5!KA00Sj#{o7hTV#Ni;u4Y~jowv~;|<_&=8fP8=veP;LLzq++{aBRNl$2Ff>sex$*$9Vn;HeQ%0GGC(dBOB*s2HWY9vpOnkLdgZ}H_Z4Un~(TD3}c zvcpN|MzlYMo6yI?>lh|!UJwuvM819d@i)jRMhWo7lq4*5$k6E!*l(kvE;lkSSbm8{ zg7^!8#$db)u|ocz=mWDR?7e^1*-vb_v<$5{4joAp;`+b7_DGvlg(->6i<1 z<}i1N9HGKRfDQo&RsY7e*zb8H-<&hcuL?}Q4E#HClHM>hX|k##%AdVINV2`|rzujG zHKEc3rrd=%GKbJS8m(F{_KH@*hG|sGDQWHbqsgX7Gd-}2a{9Vsvl!Fu;UT<@t{|>yE=$w+sn_(u_4W1qM4{+tS7mS{T=SUaU%Y@h zG>`qUffZ}JyfEafZ)kW!1gu-+ZQmIGx_GL9;o zXOPbxi%`>m22&;%z{O#fW+$5m{I5s^6l@K8;}TgDd3o*i6v1K%bo-zMa-yoTG8#rn zX=@|c+ge&cAcAE3IB67(_9j%BkqGu9zy&ZIF05w>P8Im6un#`Vb?=J^RXaU5x%ue! zw^BZ9`?VV0FP?F0=0QX41f_CXULqMl=G}{tRa8+~a}=z60qc)>bjp;H`A)iTRcD$q z!Mj@yJ=q8dltk5KY({&ya?&KkN!k;LsyYws=7zFlA5dGAfyK-y&pOtR~IUyMsR<=8mj z!*4=*^%ZkI$qn}Sv?CHTVoD@$3e0uXV+YX&1GcvS$v567e|lR&l9X;0v9LT&e^}}C z{mJTn)IUt~ilOP)KOviK>5=B3cBMP%3%=Bpf^nN#xB%Hn;nWa+ySndz-H>A8q(z0B z&0LFvSKt=-)k%a4+kg3x-VBz?o!DMYw<8C%7!ef(D+|2Ful38uA*w=) zH32BDg2KYP6reRy%e(V3<8+bz&%B8fvHe(hzgDXxs2Nn7aefghIFnt zP9;ytB$`LNHL&R8{X@A{Kz0`61F095V+U3E+=o{>Ph7@< zll9ls9O%5N)Au_-*plcIfm<;{dRdLpYGQxdJNF@vst9t(K(U1{4``)I*!(iV6ftUk z>pnv*uG>=fT;I$xUkX`xC(Gym^|@SMUmpj`}pk00k>r&L(V#Cfmj zo=`Itap;oD_Qs;9>4O1od}+0RYL|MV+ydT5)5AiMXngInFj`D0*IG}zQIpg?BiE3b z{Hu%79$V}(uTmTtdel1M`;VUpQ@bXYrlhUO|G&1t`JcqB0mK{cuyL_JPvHiky$|yi z6%!O}gtMtk8!yPez`Cg*pbes9ziJVykpLW%9Vq^>!zp%xO~H|edP_MUnCN5hz9nyN zZp!DY8})AK{LRrZqZ=r_KQEW=_~6X@ZVw-BZp5BhPtEN=v9I?r>3A;S0gghQXFmf+ z#hb{-pBYK_6Xfrt4uWh21V{{@4R=8E?{f*7*h-*MVqys2uf4-{Y&~G#R-ppuECAG% zz@G=0tD|Wh0lni3Q}K|x_2*tcHu)%XQ7zDt@38& zMDxsHtSDKtDaQiLI;yE&ez)7$jvzhuqfAdrGb=O>WFp2<5BVGC!Nr%VR4J{?3b>`@ z2L5TR^!lUs5HMe04dO(j3WZqo6wn}V0vU>mARr|p%Y^9O(k2rDY&49TC;x1 zUneHqU`PIi1g=pKs=$qb>6s#T0)PKO@&F(?-l8;&?tt{6&;)3ZK7PESz5V&kAbr=A zxYq}UoCq_Mrqv-Y^wTT&OtYZi1?&zGJfHwTRlrGt3#%MnP>QCQexAeceC?5GKl8@a zmFUr%XAoNj$)X=N3Q~beZTg1|5gy?3%TTTUrLX4IjbpT7_{^N&fCqJwbT-Ea%Gt;y zj=8{#?-oLe-zvE9Sc7)eJMo&TEX@%T!bM?5|BN z?HwE)-37jh9u^>!7ycU*i)*p?^}l#;EfPNd>UfRRKBMvu%hW)d`->ohlO%k>Ma z)%)uN`=$n0H%U{>4Z7-z2HSnda!7ftYt@nLFp{b73hc&A&+&{ZPzTRDUyeTgZ$-uDwnH-26b z`s#Wm9-X33E}Nd_;aQFeIh^h#T0GB?x@jpXLXb!SOBIw=P%(dv6vSKbfC)}s#>U3( z?(QH+DbloYc6Nrdv)wp)?Zl8%hn*CXwzEsOgviGo8%wQIU}hf)u0Jh+pa436B&r`{ z^0N_oPFI~hIfLYeHMvZgHhk|BhbJc<@5pJ({=ycGo#7^v4%B?0W@I^8RXqjDbiPzx zC1M|JTh_MqlOfEZXWy28@7{g>N`yK}iay;4*+vnkMM;LkVtPNBih?2x1kxyE6ZF~6 ztBN~+>GewP$@LImrI4&|Y=B}BA~Jtl%Wb~NkgS;@q8}MIs9C>TyC;_A)FC-`=OI7FR&C2ZuRYEHhJ^TYeo0vYDjD@I z$!u{JPz#S-Pn}GYV>hk+#r|ZlO)AvB-r_+jA{BxG$~Rc&-fOZ^^??4wv{BZhxcHvh z!5iurvg4r?6p9T#5Yqoj1y)Yg6BobXZ*K^oFiTd%{F)7|3#_w23qU#q2u68Al?L{c z@%m*--$jh0(~U7;$1+NHn6%Ah%ICvM2$Q03ZG8ot1Vt#i|5XPSd)wE1xAY5XotL)k zM`g-9cFjKwIP~3R$**GHnW>NJ{vyoKjKoedKiOUAM4?u24ND5N3;#uV#L@g-7Z>Y3 zS=;w$$fo0p&|sS=NLSOUHRQYmspu<6MuQq4#;JF0AG#+)(5^a=-3k1t8)t5h7AGn! z>^1l52!JOQB_;T?`lGib_V+!MaoEUdkQcHaIX=|R;`)Y5dF&QRokTYa@d_wYN_@(U z)h?&D6jW5~dZ#Uc04ZdxK1Kvg8kpO8!9$^{3qSG)YJ(`JgIqmGQbLV{T`ZzRJd8`HA)3KhxI2;YssGg$feTIz|iyq^qzW`ZD7 zzijcoVC18>A{xQ>i97=Ef52qgl!6sU0I+$W76J*`?IXMZ|DaC+k~aNh=;7k4pRiZB ztdr}BLIOv2j(SXyzz8_O4*CcCTI#ge)#iv(Vhk`h);$|xdShaFEpzPz3M9}^dTgU{ zxhk2~Tu(H=iHq^(`%KPNavXQU0`o%rktwg{`!bjE=} zhTLa_dxSO+G?368LYNc)ED{LLJf1>nma*`3`t=B{Kim8V_jg*8(1!{bZpSLl#C!}J zd?4!x4nsJ>t7z5b|6O$aa-)14lGww0T}-4%?baZ>@B|wOA6qZEZzifyF-}bHn^!)k_y1o#a`K;&u}Wq}=-aIln2KJ$6(o68PZcm$Fz3K62s>Rg z6A&)iSJ-rcM1@&?2%8yF+(mc4H37BXm?U=)*ac0^ARIqF)&;7Bn;g22i`P&8oJH4`#z_g&>y~DxqoOr6ozJhwdJihV`Ks)a6AVnhf zUsqSx(9lp%uV`WmuHes%K5+fR$zx5y(+#>@fKMr|lO|$^2Sb_ssj3tl3G-oW<=8=z z>09cSDPC1mM|j(>nZuquc>+nv6=up`9CEg9Z+mInkGkQUEPd(`jk7w~0HkVoO3)JSg%(t6qO}c*qhKE1zHa z$ATA#0Z`Y5N-aX~E(&5}fZE*J&VE2Uz)NwReeBD0O~OMNt?{WTJ#V3V_r8peOAkGL zGKxolV;M2ZWGZP5D_NJlV044aXD=MPD>!l-g_b7{THMlmD;XV287BDk-mZkM6BU;F zI~RP1(|75U_ZpryFc`O=9;r5$X{U2Rjbodd6usI`I$gH5C2NlOcx|Zt!Fx#`7lOLB4tsh>^Bj8t!Ba zlZ;qCRjuj^U!2NZ6Y-xrepvZ{p1&wZGR8)v$HivC> z?NuRlwRqr=C4r_VLHE0LTeALhU`|Q_QkunHF9sAu*yupke#Vx8ArVdB?zq?CT=ga% zE9ePlQu0S)p~t#%yCPB713;5iQr=WtQNfitoU5p+Nh=D!v?*JYHJ@2tfJzjo%)BJ_ zg4td^{X}RVA&_9a*~RqUc7bNeI1FYm_3*f5EytYy#cHgoRKE;UJ5o*1{_6CWb<>P~ z#%-Ky=mq&`Cb*Lvqu0I?uC!7Ye$*BDqgFiyF8R_sz8J49{ANl~BwK59vq7S{tDk+@ zK}S=c6Q52YSG#%8AvuyPV2Dq`*FxqKnQlp4z(j7|6A`X?BSYgYq`~W3*DfFzGq}@a zln10@In3|AYfFD9kQ0z(Cza_e6Xg`VsO2zS$E3^CE^8+Ob=Qe^n93fObGmxi?dGKY zxPOg)OWp!e?mwNJpnqAGP_6qhc8hM2rew_yNP@v!p{ECmfh_sVgnQG0x+UG|g}wCg zYwzh#q$-%tyuZlud`TdurjC@NFVb`?X4}|5L2IXNV9ZzxRbrpXSr*w-NM$XHAl>Nt z)E}(eIJ$3Jt8kS`1FhuqzKE?yfo&&6sU|C2vC!2&g-FLhgwzNs^8ONuNQ!eBOq(hy}X`88b&S~%qTY8~Z|B6+X9ta$lY z9wDI=`FtY)Ed^I3*^OcmfVrW1G4L^fpQnzn$elSK)+!1ihBy9?ZN?QKeI>@ve}qaa zfLgs}MP%*fBySt^S@Dm%M5``KRgng(;8_EcoXUNIFe*yk? z&Q`rLcNe6}{eXy2M=_8g=%f-?K-2{-!$j*Z7uZP2imRx&$?xC4L&kj_(4nuLnR&>_ z$UqDT`mJBO?4QO;xoA(mdT!%ODT3N3DZpTR&)wmVx9E-tUURoS#luZmZb|+0h?qiU z({vY{?YYXMFXs+d!e6<5cx0g6!u~Zm;nN$$AQe7_XleIxEuENeF34M1WeRo!(L&~RUH6n~L$`(6HCyfb zzVRjhP3#bzn;Z2|nJE1jH0Nd+BGJUXj;psXDd*{@jGZ>{f(RSoaU@hDXrmFSct zbO!|;e04->>g(zCt~ho}B8?y<=XrT>Fp_vCP*onA`VWqT!$Xvch+ZLNp@SE>c@IUZomx*jcGV3%ZvpN zA9wf3wSB>7pXw=KMn{9Q#j1%Cv|I2XfB$v_0nfx%KtMoKd8V)%K`#D9nP{ep8VqMg zXoUWOA!N{3d{!;pIt54w;10sYpL^~g#2k4otK15>hJ(O&h!h_keE?=@Zf>CLF(lqW z_XRu($SO7un@q@an4xw<#eLmbJGzQp9+SXEMc_o0G`xliJZGTe$tN zLSfk>J+^2 zt?yMSJ)UuaY^RTTr zB6SUQbw8U`uc&+6X^tIUgLW_X3pbzwc6ajW26Cej@&eQPB^6&~VsnmfN`q4oG9v2> z`AMUI{)vt8ZxH{T(Oa$lTbw-Yx(cCx3HMhRsfKA)64FKm+68iy|C5*5yI z#Mbi?(5_xr5cDSg`lmv3ad82)mzI{q4OBo%Q+eCs%?hg}z33b0*(1j3lSPC{*SC1k z7bN|#(p)vQ4QVUpFU&fn!o8c#nC!~t^~Ku-nDiW&Qd;BSO9taC zJup~X*REaT|KUvhTi8P+V{h+ee--!wpA$f_!}6e*9>? zIr#ZGF>5Y!AMb?WC=f0OqbdQO!QPWqrJ${rR*QBjsIPYe6dYTEnb7!#wGuY`J=O#u2Q24uRAZw zj2@%}7uY()fUZup;}4;ZaGQNKXZt3nIu|pw-Dh{thx!dvbtwwAl z;X$U^y6l5P1Ejb?c1#*&+LVV)<<^PzdhQdrGM=lZV|U0yY9A zh%EZ0>BdT^!tB#s$ow|j7`gANAX0PZ=kHi)O0lmjkH7NRySn~?dO*l^TNkN|uCaP_ zhU(0ACXoTP53EnbK5S}L;D&SpWk7bH0X3vSRqJp_cqdTpS@o3EDFx%E$B!)|H;7%3 z&qwQl*}9MfQF2XITrUv}T3OAoiXJ_B1S(6=iGVU1A_78NltvFuyj8Qo8i-1}I!1Yf zq2aGqINOWz^#=GDW!rkYYOrt0g+{IcQ54|!Nd_w+JmUT;fWejce*jv8LNkrGtvD(_ zx=z}Pf)NFzF=j=YrYT*1etr<~NL^E5u7|39UNo*GqN*qvXO3x7XKn#)`6B4^*7l)* zue7`qNFLn&(h$(7lvC~Lu%keHrNkAm;K0uS7cf1=D{E`HM02H4UCbMncrQ46?qYX< zwHh)gL7_?b^u~<{sCppSJTZVWCfk^JzQ<+;4nP3PPRr&_%cSV9-ea&s|0p3`@^hP7 z@hYy+@RYsKjm{yzQIV^yvJTy) z0lh{GC$YgQOqH3j|96znL9S=(hpH-o@1Z4vFWjFx?%JnX`}0?dQR5Wr zJy}29T-cP%9-*Aw4MyGL@9s#cF($>gTQBjqlc8!lFWB4Eo|n${POxd*Zc4Jhp&f>h%Sg>l)u7$>x7&@5G@1RTf}oEcwBS|J(BdVEl*-YP*!>)9cZ=z9%-7iJ36lkT zQ{kg`6L}jb*##{4;Qy_B^Qdp5_o@3_9_eU-kyDFp9I6J+B({XGX)CKH3!dx!!N2?v ztI;kOXeqh#!su!wcl5w$-!9Hgjtxc2Yq6|jk|{QDfAp#KshJW=;)MUrc^*G;y1vXJ zz6bIwMJA`;%W{)#xc>9|;J=U0_X7)h=G-)|=#zMG3GBDCa`B|A10ektv-o$<`+vasR;s zun&H$@rv#M51i`V`3r~f=&7pstuCZ&up&_;ma=14uk#B-Vs|C5Ev`~~Em#{FF$zQm zOzy)VJM`X}xj7o#py1$OVAW;KT%XK)Osxb^gFtbFcZs`V0`J3z2s~ro`wtoVRoiAw zjP+lVR}-MG;1ZDK&ePX?#aI+%>wHgYsYAy>cLHE>X$}Ip)@wty3z3Kb9^EU!3@7IaQpC9v*p=TR%?u$GH_VJLS zN3HiRvE+O48DHk~{lEtotM^j|{)rV<@cvgX^y8ICWF6?$l3eiEkMe*nq(5I>^eKQx zpUv(A%5P+31W^EeIKGmJDM`s=jgm|n&MbiUg%TnNRS6g$`^5IB#U zywo28NA%-|pZExaC!?JH_{x+8+h#bCB>T|+F?HVYRQLb?FCm1Ek)7;$WQ44QvPUSg z_vXkfq-@!H?|JO(BP*Nim3b6G6qS+UYW<$4>-v0ezjM28*R6l9+a>4qe!rgM@wh)c zTBo&y)(x_$0ptz3c(7RGe26c9e1_I6LIuA5MbI}IzdcNYYtWt*{61@x%moHsK-z%` z*bngN0n}WRD|u{{O1K6V_REd-7hmZk{Ne6yKwcy#S1O)X;Q+D1;E~L|WR?;sUnXs9 zAF?6UuGIh__&}itjIEn6!~+Wu-r25Ib0iIDshGr<9<@BTlkuf@fTYkJo`8Enm;k$eF_5ZvjcqTx@w{-hbZF10^;Aj53W*^*fjp3d{uh%T97hj2I@-R=r!r=1mZ-p@R8KTx+?ejDJ;xgJ?A%a6S zr=>603iGCI7;e2^`VJN^>_RgP@uM@2n>4NS`h1m@k{!w`l$Nd@M3<$ zJ_rE%^2X6ALu~l--6>MgNcqdgi^8=ECP3fI7$&LME6bH2Ov!% zZ+dzf*2AG`EdyzI*>A5%wc4GbIDirl1T`6%nZlZ$V8fWJeJVEOuF}%mAGziW$Q>N! z^ePgWBm2b9$;kK@u4W%~GyZScIv*5r`r) zW%Dlvkdu=3Th*JkKO}=D@LO~3<;#~9{jX=ymXNCJq)u*6%VzU1l%~M@)^s7)eTz=h z*b@7X|FqIP7Lz-<4UR5cd16!({!;B<8w+=;8j9({9ipC<2>LUgTut9F?5H5)6>xFH0OjMtXa)$H!)ZwZG8bK5UKsXSKGPI%w`3-DJ2`-zpWy znH%R2-JD;OJ779?dDL*fxd0*$lAI=vL&y1;-M9u1F2jc!d^RH;I} zHj|q0NK& z87MfR@P%C*%2>ZtoMAwSv}-j!s3WqIpg+NqPAiJ(*J;wl0PZP2kof@eZhoYVenl}y z3BgFMFabUu-;E-ZsAy=3rC>60`s=Bl-g@r4?>`E|o^eJTac4Y9N4#q~37l`AhF&}5 z4AaNQhDkR0$V@KFyH#&~pWtI&llA=Vu1E3zH(9#mJTetwt=Zm2cdce_+b){TtIC82 z1e$=NX>C3A^xQ^sm+`@cX`=5vZemJ?$*b21Mp3Crs_}BBcrcqGWP&Hl`rio~CjIbx zTs#fa7L_}9?yw*thOCP2Q_J9SRuxI!3*UHwIsbjaTVZ=wV8+Q5<1kut)+`2bh>MiQ zk%Yi#7<#_}2{B1eKYQjg($T?pjS8CISK`Kfqu-rm8_g!=Lc=jblG~29W@bZMvcRXI{LNI(pJLx*8?n$DQ%9(NoGJ zsa0!>MPdcitxj1q(F3BIw?hW7UM045X9BzXvKBWi#!Y}t+x0{CRXyQIp4hK>lo`z8>L?0tMra49rF z=g#-83;h(Gs&x~ZxFBdD{_$K;H?%eW5EBnVH*wVA1*LieT*%-HkSFm_XSfHw8DSdm za?AF3P8$h$ILGC8@2t3zd&;?C@CY!pSFcor=u$W$W7{WA@vq3QkA{}+>^B>cRbcPw zamMxRaEvZLl-^6LTsC~+$s_swB6JVS7&57r;(cyH9Y~?mzcDKsJ;3JbUU5%E6Es5d zCwG{PX*EQnE=w${odfo>b2E6rwIZ!#)1d@!(g2Vw^Yq4n8wmXGw5Cu0J3;NB{=X$b zZ|gt72{na|V$C`@a+y=7zO(2(&DkuwSrJWagJbli(omzCdtX=h?nC&p%;bd*mZ+l1 zT_A70YANA~;!rmmZs(&m6{9j0a3J$4XEtf-X{g4baP;AAk4B@T2H5berj{ra0EYvA zX0`F~Xn+*~h@HpBVH3A0-jl_oAcGF*&sL#=rJr{YX-e`wUIpx8$eCq);F!0zN}4V} z+fb+t5;^B6xt>=nmta89UTt%?Kp-tWy~i-LZ(WXsMU`^Vc<^@j7=>sl&IB)>s|9jR zAy*6vH-;o5TYt&Y@KT!xT=Dp#SJ+GBo-`mHYmXiKUA|5`w8jieESQT}NyY}MsVL`$ zGPom(4Xi=>3GHhCW3#-D$h#b+yMCp*zR)hhn;lLB-t+6}bhbGn8|-WIWtAU6n5>w0uZ59+*5Iuee^M!n05a;c;23N-J~P^jBTj}SuY5C zsY&3Sr8z6L#ZgWUyYixhHXf~dVluzzI&%Dl{-OuSc$Hzw9DkGCtl}4)fZGv{5}aW zj^(1kF~wlQ>vJEuc9E0}75#U+B*TzwYxwPSvGPH4cuk4=2IKBI$kC@=t3oljTmzUi`}$_42GTi2NGa;rkf*YQ zpV8Cf=H`awJanoO%H*8b#IxZ82}v}Wu3228#oj0T>o6UG(ZCg8#1I+01u!6Zpelh~ zqRd8N671O%uehm=v?~(zE3jZg7j`l%p(dZrv2nMH%l>vP7r{So>LdbBLX+}4pUa>?BkEg>jv#_jTtN{p3nHdk!u={*7487`=78V$FzQEji(iOMFCgKM}HDnOAKAYu95V}JbZ8?%JlnZ{MZ8$nW}Oa-9> z(ki3qNNaydx%*45vnv5cHboq#a z9kbwY<`shK!l=gT`K|q+IXw3jE245?rYxnq*GaJ$#px=itboDz&znbpkUvx@Qc)by znGtt2>YU*m`D;e;2>k!Xf%qW1&qSkl2RwvZlCrb&0ngXi*qEuol|EWkiQZLeTxxQO zUQQ|d**LirN~uO*R={)#s13e7?D)a*`R~-d%ap>E!B^V7W&v0BfK|i0kZ{}M$gbl( zay9BNi~Sgv=*7AL4=RG3^P8G@6yY7BfOkFtz3^Qm4XE!(&s*LiJZiA2C(31aJcu8o zy+b`9$5IFLBIsMe90rNYl9IkKTS;I62RCbI2aFAaX)UD_pFE9XUMwdLK9d!QfCiUK zRToK9oT6|aI=P#W?E4e6kEam&mT)GDcbe{i_{p&$9S2ZWj z6=sU05)#P}xFCt(N8t%Gt#S#nT{hu}vvL0iMeCZMZ*Mm{Js)l0^P+KFU{v9YZL=*O zUz(4TC&7S4oPo7eV}V1K9o=BqE5%O&*S@+vJO`13swz*y1Bh9H4N&1Y5D3qmM1#rI z;!t>%jUGbC*?eSVBp?>Wec5l^yhLY5Of+feT7(>srOlW-lq8 z0+H(DS0hs@6oc+hn(j*sVUIiC!jru6^v5S$!u0iGGLveu?JsM7efht}EZavR79H>G zo;7_q_<3veLz)$Ud+=Z@>++c+z>0%n5UVTJe2?!#+tpFZ!hTT!Sg-jR2qMhU?Kzd>#2B&u5&9(bK8#v^-j*#oe$ZKs% zsYdxP;=gPcYAS|_vY<%GW2{&`t*airhPnve1Hvh6m zIDvjhLW%8RwyaCuy6fD3Pa_|*UHuo)q|?^@ z7WL|zItB&{4^1Qg5?n^Eu22&TUcIV6lIm2mJjH;qrBJ9hDkVaerg#WcaF^@E9r*@X;OyL%VO4LqqvI3T5{b&<^Di$tw`|7r*mnu zV=;go1<;AOIC}RVoZTCLQY7foA_Z@_g+J6t}`)^H+lMTO%Kmo1LVQ~CVzhijh@4wCa0 zrXe`u2^iaXYeA_NYfUM@<9qG=hnSoqQSX>a%P`?2FDt_1OA z-wOq8iU>dBRB?)O?m=>!8aTyH&7h%!3;nMKWy_=5-NKwMdH^UJ*=nWF!7>4ArP;DO zf8f3btxBnGWD_!ytj{9y$y)6QLt2<=<86()Cl;y+AcB`dmAyM5IG5gi)WH*#g{DwI z=)AS7tK;4Fvz+U@V7dTQa++v>8pu5Q%!JA1DGg?UUq8rOz=%@zvRU)W_?fq}8wcIx zfF^(Uq}`Uk{w>1nqFcF50ACc_sEBJ5qjFcN1NNTV(@mSsCCf1i0uynAX^++z$IQ|< zeR-Kro~lWe{VI2)P+xE?b`{MIQ%KZy%CZw#x8wYB(u9&bv`rwxX&X~D{8d>qLku9(_t7lmzI{otDcX>d9D&IrqQTM#F8BIdZlPw3_*m{IYZ~5&h`r7f`9!*- zewpvjj9&xjb5Nu^nmHyhEJOe^LvE3?;+rtPF2JFxR3*ki=%uIw1u&qTpsd~91tksK z_9V(2o0%CI2oNUVE9wA!0?ICzFVH!HmP}L=Gz`NwGuuaDeU?-7M2t6m_F0(3Dflwf zO2H4`VfF=95pO#m1HV)F#*H`d0K^W$%mvWBpi%(H)ZGf|tN7Gl=lK`%f@5FM%Ol=G zREWr|?o3bM11Z+H>9cW!oY0d03*`azfkPGsEVDpt4^dP4DF|Vv>vYCbhcX~#20xvh zq7L(uuhXFOfYBZuk;NH5nLLO}1KV5|IOVN9x}f$}bF4S;hX$d?>$Q`Z|1Z5-ze^_U zhR$_T3Hm>|kPhmlGw@ei^kbCU8a}=3u^T=^h_@~dgdHCg*EAVn2##~f3}_6K#P3#o z#CW|8NIgBUvVpFNJzi$UZpqiZ`-RJPb}-BB;%N}c0lETbNC|*~1Elv%On|%sTmkqx zfl6ax5vVIAEv+sUe6S!hn)Sdc&^RsZm3jZdgSH`l6zAF9k~E;CZYPi64W6+BR^7)6eS>=2H7&^K2Zr_8;P5Zjul1D)Rz}QZ zdUfi=4_aw9IvSzj#cOdSbLWL#a?#P=vME6YZd_-g`@bnNheQZf?uAjY)p~(;{aRRX zxo~Aq*vw>VK&5z(ui3B0kxrvhj%fWPZEP0fGRkFhOp$%a#J!(%pCmjOG_7#xI2b;B z_#8Q~0kAL5NLu{Cko^_DgMQta+WDx(st1dc9=9e>&-`gHIxE%6L39V`+yJQ{42jqX zCvkLhgWn_zWhCT7G?&{9D3 zkUR_sT50C^3pnP5{1GrTp&V~9Kssd&9{Ec!y@W(mfUdA5?tJ;O3Ju85pZ={T5WEf& zG{EST>f-Eg1N8LrfiA2N4gl^N+;AF>_Y>LGD)V1X8MUT47y{I~SBnhHXmLtmFDcU+ zeKAce9Iw>-X2X;>`j#gv#%!A?CXWiWcfuK67h!_|e#~cm@ZIvz7Y~C$=J*(vW`=3< zHNh?@PjZ5D9-y~_TnBhNfacLyw|3!2+d?OKOpNFFm=FDXYabj1VQdUormv|86Q`o2 zBBzgEqp}w042bAxKtAaBF!0n9YZJJ4W)I0G zaB)X#a9ApO;6>nT+QhT_8r`CJ8{~>Qbpy?*n(wUGy*|IIbJZ|ze-)vy^Z9eQi66|~ zyF&E&Gg&3OuxoKgKR=?HHL4u1?>1+3d&*3frO!fv0CZuDi<$#CTBgb=zA|-{(2EtenxklL_-$gDj2?C zk!QdLK6IR%24}7x86oL61O*su^54Sd4cuj3#h+Y$)9k!5xH2pH3A`UTRvL~pez_zA zISRD}4n%S_!FAt9hG|It`-sReVn{_)lPc(RXLxO6k;W-t6&rxQ92BykTkH8<4+|S?e1%y(#MY4^DMm5)N&=TMQc%Q0r-@=pyB3${5?lDJG1<6gWyc`_N+w*;AalGu#9X{3 zI(fByRIlEh7-MPKO|G`x8o^!?c&w+Iq)p@mnq?cqLBt|5oZ$ne`+VUa>08sooUz5+ zHPWN*CLENK;Aq38wZSGVgB0!!9qNm~KUrO!M3ZyJM!Syvlaais5N}042bbQ|l(q!Z zpc1XL82`{I`7ULFGevsrWu(S$fR@}f<22@T`n3XTyYImRPQaN_h~S9= z6=76SL9)eS??%RP=Fu3Z(E%B-#u&*)4x*#gql!X%0U;(Z8Z}UaK?#R7G~P){Pd@us zYiW}Azs<>4H(9D%*#(Y%#b&h&PB@x+%{-&`NrfTW7MrH&qNZP(jpR;3Z3KksjvRF0 z013Qwq~XDZ+5nIX`xz7nGJpk%5ekyr3TNl$VfZqmielp8K!@NUI^zGCh&3X}wxaZd zk$lCLhoRma_^^-@Jx4ITiLwf|9J}5SHmCq*4kqNxOiUdT z0>e^eC@iQYA;Zzq5=u3gwtgRkmPYXt0Zl|Fet%%?ciszFd)E4x5>Jw^08AQ16BHo= z_o+Jg+(X~Ji?*nm&Xc%streTYh4qt24T&+aQ=M5bc`LnY9#4mou8wUgBA<-9FnROg zbYM3Y^o5Z{i?g#K*TpnFXWX(0+6iWg?0{IEdCmTw-Ww$EcYv@JPg|@wZ!Zb@K2j8O zYG$~1RIOfM4+pxg#EG#0#T_q2sZnTIuhRrL-V4>2e1uQis5D&6cP> z%G>T%bhLinm>RyU?IZedipbj+5t=ddeTL|{RKO5VF9Yhw0Ywils|+^?D*xps+ExvT>A2zKML>9h`6(4+{T*x@Zy#7 zPdPSIu$qM90OSMUQG?ei;KzeMWSL=S`ptn|4^3=OE%0q`ABHQiqH{yZsSR)Ql!9JE-_887?K4%oMzk-+Z?=7DeF&%hUe3u*flkZBe|&@h0htJMUMC=17Md0)@e zc%E+TJNtpprvxfL==hK{UqH|cD#0a8jiV7zwztxZaU?$x5s!5OE6EXsFIcCy;v{s9 zA5y-#G2O4Y2YL|5AD7D9K9yq$#Qz>uR9D;b!N8qWOOO49V)=#K^XB0puXr1r#j~|& z@4r9O9cNM-O7?rtfAzz+9j43sbG9j82fbf*SGBuINQX4GtZ}(wG2@1MI@C+e2n811 z@LM~6neFq^yzX?)R?lLd@DcSwCzwp#4_AMwwuMLcia`pBS4c?w+UgI>N5DgS_N zqT*hi@oBG`XMLob?34OxD-6oo8c9cbC?lw<+qe`nw9)q5df#d{@ieM{N3DWA4rH%b z7jZEx$hqT+kJ}zSR8n|f`rIbnQdDw;SY}Zt{#xOdt;DB)8*GyQ8f@b@aq`zdJGp~j z;{d}<{i-D|JIPK+1`zq6A)H^U&ks1WC7Pk5lwzjR*9xJ+f(r8LkEeAh>K_s0Esl9uo6bMSe{rdef(gg>S!h-_r)pe8zgw-%Ra#Y z^?+_76yqcF5>EW;Y3`~j2jzsu=gCO%AOmdKp3%Mz_mARTzhV;6Dq1x~9!F_Mj z$YrxA>yS0?B93(xw)PgZEI<3c)2aENH(#DU^7Dh)a*7(~pcnwj%wdCubBRDxSAVI= z>_+Zuakc{b^)N@}Bo5GGmAw}$i^C8;S{~4S_84gf8%Xbsfr03tYZs{eXgdJ1MTFgV z5YKLVzThObM_T_}AyFw3p}<=Y9LENfl~KQ|KEIyk9Cd&^AcooTfBx2%xXp7A!N%IZ zaj?eg;+@v05$CaanEmJPB-s}4KgE>##bpnk5CmH10Z4kBpfJ{VJ~q0g=dIb|Vuh{g zS1Z|i6aOayEau9*$`#$9qti*V4d}iComdZyjSalFtUnIWB#!j%8{hdRSaP_n&TUfd zaULdJo8%FsD$4cuT$=)`M}RTAeMEqFR!B4hb(cTcCMbxerfIl+!j zHeZk?I!I2=jpNHQn-Kjm>^|XfhiksFGG)d92^!@aGBSH(wTB&1Pb{AW(dXpn18P=_ z(}x8CwR8*@*X~aLwAIAzs}Dyz4@553+45rOX@M4!JD+BJ{oC|ex@!bRnblwyOR}!w zmh;LG-yi_i5XC!=^X4)ZOYW`BLg(yCDk>^KTRAAs5bh4*=)yu)(}n!|V+}`EpVG|n z-FZl^^E~@R?dlejo$=cv{0-hy^!h_^+1eTcT3VZ@dyH0=SV)z{nIU9qZboAi93d$Q zaP5HFvDBm9q)2ALL6o!)s);mP9oIQT#WBk^+QQ?nP@eFALV1$1#q)x7&u<}~l_HtE$k4=tQPx28<6Y{KycPj0+hpaU_On2^QuXB zL2^i%Ti;G?L_Qq*@s@V|+!DkwGH-zXY{1GLQvQI@{QdjqH;-pEue0j?0+Kzdzy4#J z8DDDN(|`8hd1hhdrs zaY>T69prCuC5zeiAhaVaZ*V$b;2IL^=>cTRuk+E0`_OaKcJQ_|zC=u(&utU1-=c3M z%`9=uLUJ*Ty@xCG5lrOmC61sI04gNtWD2#dx1=wtXL?b8kTwvNdUyR`K+9??343?3 zhH1xQu-+H8C4b&O_|1hN0;t#Rhao}BYi1Hhbr0MWCsw=)WD`F{p@cvrnFmIeppO2aVxXF8xrS(!*Pw&;>_4+EIk3*`M85;3jq#$W|Alfnh z#y115WJghk3D>)|3thl&@R7;;yKi7VxnK81;X_9r#|rN;PT3r!A*~g5nDv8m)4x4Z zY^!t;aPd9wMMI-$NtO>EJ^W@buE?Iuh_gA2effT?KCW{ZRAdqtcYYCDE26A2x$@E^ z;`$yoyE33rsUxeRCQpppS4pVho3qg{Tk>=P^QWz0DbgN^$CcOJ@-glqd zs)xNsqL~_lRFN?KA`iPXAn2zUL@N=;p0Y@Ns2hg>N@iu17}3-P13YsKYj--n!6lgQ z;{v0?En$uiU>zX&LVpKvxgR;*^Un!xDC-Cbi76DSv7h=Iiyog!id zW=NB(j{s6^W6Xv#a6|P$wydiCY;8FskYX>%Q!hS%Q&o+F651I^3WO$3LIS?kUr%>z zU9d{O%RzDEB~{~?HMC)9V&Z=|%#B;kgt#uwwAb$b1Iu$jO3B=~0U9x4)*cI?Obr~| z81z7bf!1vZiBXpenDOl+sCHp%vo|wC>3EO_m1HWc)p=i+3Baxo8KqmnD40#Wt&q=r; zVou^4Wa8E2WBGixsCRnzO*x5rVM<_89e#TZfe!Kq4kQ4VwCkdZGKOu)FH7Oq-kOoW z>}sXn8@C4gbjWGH2uhR6xk?tIdIJ}55y8t9sxm=2pW~b?!I?x9F&RNGXRcPhjIW2Q ztE;VT7y_@<-rU?AM!{@}7C|jYzS+#zdAUR)qUeZzUbls-eXndq!>(Z=0vHz^AogzR z(mRn{zGZPC50Z|zgU^;~I20!YIB_y}hfdl%A}@Vh3O<>})7j2FJu7A}|I&f}+e;QA zIIfhD62rT+7k7fOqODr`2fAlFwv+G3`hqwbJaBDHrPQJ~mQVX5sQ>}xHLIC%Us_qz z-G`*HSJ+~y+eC2uwckz82~?R@hf4sJ;H|~&GSiRvZBkE_E-A`muAh{G;)%7Z|4MiU=&(M!iZ8d>djpSjp?wbyl6Prv#uMT;;TCVID+`MZ2oz;IV zb}P@iw?>_JbKc1eifZ;3f#wS^6EG2kf5T`nbw#ZL=Y(0D^>^EL)4nkb4%Ib?P@n3PE3i z^FsFI1K2g0X$Z76?3AmpV0o5;z-w%T#tmwV&};0P$qTzM6eziL`wr;RzBL!|EZ6L@ zu{eOANn3Jbu33DMo` z$M9wjfOi&{-F{#Bb22n;M-`dz{N+C%S5IPBRk)HPO2UP{^>VtPmOqI(ySDh>v_$a| z;pw6rvc7@i3uJSv;+j;vhF+%MfBXV~zcgfV07K#D)0^I*$=9e1>BV- zU@-gUYW3H##j{&*i$W%dD+Yr5M%&*WKaY$gPIKN-WXm3Z3g#i4PYp^~_ICP(fC@kM z$)l*EpFg*627H}XUPmYp0g?u!hF`ye+(S<%AkH_)oDAbLAkqNV|}|lVhA$V*NM-qp&9^S+-Y1rnPWk+l~|q${j_-ji*GASk!8Q zLA9G)h0dJNB`)Uu>7>f5UK`I8N(HYzAo{%%mZ15<>9b zC24Q@_YXGRwiSiVJ`_$9vZGuc7;Y8y^?0 zdE=axNVUa$9~02C!bOxk4E%MN?!vUM{CdK*p#~R{T|V&Yjba28Kx+H!_bUv64%Gj$ zio}Gs>Q$g70(*#?1SQG&OZo84E{Cd%+uzN8?iZu$WW>cfiCuB(Z0^rW$}~qwe3AJ4 z9>P3;DCOulR96kaCU963^+Lok@GhoMp$TB`j~_bMD3iAhs~&2cM;4Aijz#e_?or~P ztVcRK;y$33*qC4l2iO<}Qh5y1dfM1f*BiowVk>P8nd8f14>$xyD%#tBK%BFT`_6I% zyOJy734BZi%7>n=oGSP1i>1@#n zLVN?itcIGNY)S5Rc<*p9L4OL7Kj2*z9N1c;``RtmvuLAKX7?Nfw3VvbaFNIOOUwkHWqe6&p>_32)~eOsHK~gYFl2J4qX)93=H`5& z6X6Qaj8vljauLS4>%;(Z(P7a}nrx1_S;#X2_1o`-KmVBHUZNM7Wr)7{yW>6waO(}* z9D-8=M2}#2>Mz9iQj?fYLVWJ2$kYXgx23g5P^A0(E+Oh>PxchaRWqiH{IM*?OJ}ez zdYhDZ$?)<1$~=1(N)3=!_daI1V#U{a?2q;X>=h9TD*X1Qo%-w;poGk3#!S0B^ycKO z1sPdK1F6*SnYQnLJ*1;d|CLaJh+GO!+QW)#_>?k6zy#2*f-3=baDYvP56rxA1L6Vq zl#Ox})^2taKaMi)S!oyQE)PC2sDSQ3F>}n>MtN|%qZV+jayk6kM!~ zAM)QKC=5-SyP4}_cGp-;fVkB)Fs;utkD47S~%sL^KgAjCeo1gtG`^fWbVd z^=lVKV~8k1#umwDlJ@FfnRE=R@H}KivP$cR!(2~a?-;7GEVQjiCeTlMRcTxXoXnF- zz!mx%z7|}%tZY8u%^=qK2W;DhOPVFdFsT05?53nI?5cfwmezB{oFjH^>nD+MNta3g z1c5%DT{+JG{k42(wfEYgnt6yt!T(1o%2$UPyIkj~(EYIm9%d&orE#Fy8m29{jEx4} z0*>GdIc{?Rj>tmJEQG45CSg=QZ+1LHs{lw2=5Vr*o_OS@Ea4CF>R`6HwYY0y(NBx9}%uUVx@^@9WF#Wg4NgLDol^^wgK@o>yV{+w8W8# zuffY1>Xu@JK^dpH(v?iVvTH2bskrZ4?-R2asvCSmT|W~;F~mjHe#w6AAt~;TTqOD5 z)|^2uaMneffqtkb4~Muw@Qu$0asp7K@n`J zXk?hAa0auTt-TaXQO0?3^YQYJdn}8Ki{rr9nNSq<|BKZ>c(1 zA`Sxipf5wJr1^C|g)K6?eqF@j_XcY3s9+i~Y8ZU8at{!PlLtsu^$?-OB&iepU~uWm z+5D`ET^~msfL9~nhRO$F^C6qRAW9ZJT*IO!5f?qQ0r)B=a^tj1u}ZMk0S9W9825Iv zKI;CHAp1R;8Bt9=J@_91`3>%+VQNog#8WG)V2ljD`;54-X&Hw6cjF%a4k4{UU-U)$ zswA377NTB=jfG;r?9jc_V|jT~@}e_)JQ3?!inl4?YNoWz$oqw-md2&NJhrdA;_-Ct zA$CD}QsMFr(^~cgj9%Rb&Mu*~I1qHhB@M>;4q_4TMgwq;l#EPA4Sqrxj;yU&G#d@v zLsx!;RB^&DGc&quiTgi(p`_XNkf_+D`BT%MQH7pDfYL5rBWC?817`r8A;i<4P&8R` zC`_)p*wsa%uxXCsWW~TBsuYt)RBovW+^f0H&{lYa*Hv%z`gHai+w;Z0hP&$jxjUmt z1~r1nA-e~<;(L4o0s`h_gl7qYW{JSa0WK9F4H4txfi>>c%nT5uD=PuSBP0Z? zQ-FuP8M%B`jNaNb(T3R9d-oVJg8CRHGpECvIE=zAaVl3|pjZM?8Em3p{Kc{N4}4s( zFQLfD5 z*`(8g$&fvZs%~~Re*0at<8$=6hdl1xU29KfMFGA6{2hDQBXFP6^V}h3Wf}rdF?d{l zE!X~9hD*y}Vs|2p-^Mk@gp1sG9U@YQAp2S;WxOGLg`}H~Ha7~Kyacuae`cY9egsE~iRJafn~a>AmA3Nfex*2EKGkjWcz^ zgrB&N%57hBx096VQ(zs@jt#IM+`#ct9u&oqG9j*7j??|AaWM9f6>x3o-8_&@ns{cJ~ibSu1X9hdN7{?AN03%|JLH6VY(-T{n#5|9l0;P?9n zZ{Z~utJH@_PM*>W2Lknos+xi)YlU=2lmj#=B<_8qa-h+Gs;7H zSSVRx^ELLVSxu8YYfe-E{TscxbcRWdS2<#wejHNXLuZ_tm3YDQ3~BPROHj0BY2Kyo z45iH5Xti&|wkTglO<#@pTkx^`cipCgaB;US?q@4v6@c}+75K)gHa%vx#yMv{KU9yG z;~nx0=D~*~DISP0Y;S9Wd5r`mIsVW6aN{R|m`F{R$0+)cXwAT6cDdi5Vad-2;Y>=T z&@u+Is3i64FBt4YOJtaKz&m*acX)w(VbJo+CyyUJy52C%?&E7|DZg+GG)2I`3>U8A zv^Wn~5Ec)Mkoh9kq8UQ;@58H?Q8O~_sg=J0soQD-^McP1%mW%~1l=h z3FwVQx8S!6wsz3ihxsO*w4- zOfcwpKnGfMWU3krDi;AEECDkS9%_SP-Y8)7eurcOC>yc#nONefh-&{=eIV2VMHmq{ zrt5Z>O9-)ib!a7Xs|ix$Hnj)4MS;m}ZQZpGDCYU|!-5)n;uhAvLL$A7%>L*8gWTbf z>*bQgZ*!<&2&WO!VQA68;az@L)tSe13^U-OkE8)ZA|yw7!G!NyqOBn;rNHBK4S9Kr z%OW2l3Ga(D#Nw{WEf4yqVsLVVVsHh4r>7@el`!=K0Z8i6?bn6qA(M|xU8vp}&5l8F zsX5!1SFhKtitPnJ)+QnrsuvsOu~U!GB($UGI9k&M+rYDKw7JvhE`hN%6c^4$SBgu- zfuk$cWTNbZZJMWEwfl=XSy$ZxVxheg7xHrz!|>m^$qqT5FLkb*gW+Ou#9tz5Pb|3W zp>Z|t6VV*08JsSr`-W2ENkf6Y2Cg9XL~WkebEy%7Rv-d6_`&+#>7dfNu?UqVO`DAu zp$5y|LhXIOPJ^hBL?F3E+~F4R==lQe`qPLnK6&QABJbx(NrE{NE@r_SdSNWKy{QQh z380H+eZ&^Z6XgLUN5T+!H{XOq`RU=?dMrs^rq4>^BzP{)tee|qy@wY}Z*MT5&g|^- zwre{MM{tNbu>Sm|3xnpZ(KWd=~@1HlMXGlJ{ zt^G+pePMpvz4PI-^eecDA>0rEG5bafxMv*O1wuf$l(&3knd9SQVmct*5w?7&NBI&O zp^@x_Q~_3(K5;04BDjc$aTD35(ak{iW>~ea+1+3_b>IJ@XM^Gdix<%+!MXn9oISb? zvdo=$;^a$;tf7FA)S<4g4Xh3HGk$Q_vh(bg3(u^mn5MP2Gh^f~*;wpFW6#L~)D8-6 zjoD&hG;9|^WD9vn5U&n6y(QmIP%wdrh(BCLTx$*c7=Un)VG7h!FIQLc`R8t*VYT}E z!<~SCK0oSu3^*JZ{DMIA$deHp{fqB;7)HMH{Vo|MY`%jaM(V-i)ww7$S+~y&Gikq? zkfVz+(1`sV%ykuMtC99idA(`S|Ft6NI@gjbT#R;HW?Dx!7FLMYM-M<81RRD;4fmA0 za|t`gx^d69tKWJ2W#!eE{-<(TWbzUrKwWIm^5_vFm58##A>M!=1vufVIhg-V{ga6q zz)tuhPXb_0u_d{=4avj^QZLT7A{-7VHng|LLhjJVH?M4^(x``Gv6*m1`IF}PQn0?V zhtM=Ugn_uCPEO=ygyv1io;=bfdIl9ci#i8x_)u{V^I-Ki7Q{fqHX?s@`@a&EnL!^^ zUBt5{&r_PHvWd=i1=}$T!M8sw8Uof{+Kz)p=AiyJ2-dj2U6e<$~K z4GOD$W}19;4$NoZuzb3H!91{-e-9!CpuOEa#(}@yw0hdZD-^#A!lr2c&RK&F5T}wdEg@WN{j5YTEv4G3>aW`G9CZizsBhF) zud*(GYZJonFoWA+%~v*2#X`0=g?~%8)iEQhvgcE<2Y4!w3OqqRDU^Ksc&r%PthP!+ zbm}OrgjOA~Dpz}!COaJoR9H-1YCC6Q8ti`+dd~iRo0)X@{I6tpv2d^2^(&q(#{?2> z#qsEH(b_)M3oTCBmY8N&GgCd_g{=r3ZZ5By)LE2HB@wrMzfrukX}k1H!;JNCsCUZ3 zE^33CrxfPQbfm$m!ldU|^G~Sxf7*!n!ix#IQYdJEiwXEw3mADT#{6{!g6{)AJErT* zVk@2U?BFkNynY@D+LKjxrt{|a0Q9S^1@2rhs}GB2k1G||L&SiIhVknpjgpO$ROz1A zwdInM=I%;Y<;KUC$@Yd}a}9f(Jim{;nzIG(Z#nZsQN|BJVsZppy2fBFYn&UwL?Vh+`JyNUVRof>3ma z>JMJoutsiF17Q?`2voV)jRPF}10Z8?21jl87zO@j=#Ke>CIEj=?r9J=O{bd}CA>e*&Nk@1x1+x}dh5*c_ zsVUTpsj^bRT7`&pp6`!hzUIq*ecYWvMu<0U;02&_H#Z?B+)UxOoZPq54zoyin^4ZT zrbE_Vo#k@0v~d#;ArA{sm3Q?njh1Qigudp9@tYE@(XH_E_FkV4c?2#vm9|)u>%bTT z0?tak^?4#Ny#c}((rqsSSz8`~7t{?-btt)$hdJ2e<=R<@L=i+RmRG$}a4=ZuB%0>4 zmpC?caHY&w+%Cu7J@EPNzp`@}bS=4%1Oq^+14MMPAZ!Umm@a_V2!<#)kj6sA&I)*^ zMjyW=#$o`4z)@=9Y4M&YHqVl7YB;KhD6X#o$u(>l2Afz6sBM1#==$>`|M%B27{7#D z7U;>}xX+i0yW_f!jk_R374T^WfdY4l8fJ1v^app{nZDz+rLX}?cn6&Z)aRByJ}(3~ z{xslyEu7-L#aUSiOy@r<+p-|anLOI@Mit#3EPAfW*W9^!%1wA-R`yzz@@PXsdWTVs znJn=vc5N&*ly-+ONUpn~+Nyqs<2BuJm%Nsf_=5u50y%q;P2GyGxQsjyv3~pUD_iVY zHo6tyoiz*zH8C8e0@Xt;FD>dmyfQ?Z#Q!;ge?U*Wi0Sc#0X7e{-=80=H*r25sm6b7 zyPhn@Ekke&bQxwxSqm$$Mh8^xkMw|3+B&0DHG;+-oZk|36M|1ZsLM=(2MmUidU`Mh zzjvyAV)f0sF9+3kuS!pXft|PY4US4UJKiQbE5C8)q0Zt>&(y$lMyarwlg^OY@`c@T zy9TDoOHpA)#Y#Lda7lAq`t}jumg+~x4JWl&yIC+8m9p*UJfo#~PfPknrJt&3N7(BY z;>IiX1scyfBclthH~&Hs{*S!IWqkuho?Oyn+N8|`6E%gxGc|yoLCPf|dYgOKQB1T_g^@Y(!#$u`6681+fy50TP~PdQ;=0Jt8&KD{AMwFT=b zsBPFMAa9s0F+!=h8i-M`R`sy%1F?OP^9|;UCk4=6T)*DZ(P4t5A!eOY#QF81^FN@j zcI%ICe2G6B4&C|JrsKtAyGCE&VT7E&2sL^tT|@{N4Q)gsQwup%VT%aMMg-nl) zr%ELWY+~>x-Vkuhhg|Q8TE>kF;gnu8Lh*-Y-fVaz_njyhgf9Sj0`RB2r~+4VP)ZB} z)&j^;U|NI5-e<1LOiWZ1YE1(!=bzCD#xo3sEV66E zVtsK{m2>nm>aInWU8kA-SF(s{P;to*?wXX|%oh3VPm%NFsgpOB)y?dSkeia05&a`3 za*ixC%60$bLP#=G|H|i*L+m%^dwQB>vv=>_opYLV#0!kE+!c<|qPgTwhLwXmNG*ri4U%{fT zf2>F#u@XRuvj8$>K}f*t4GajDDH^;3b~c@6+Y;njw4n$u?>?cY(1n7y8}enlNtbtz zqly64o;blAz&6MF54YA(x0HZ-#QA(Cmne%P;^cFzw{h?huq4+#*?M=_lf@{5_|aFy z$`HGlmN^-=+swfEddeHefPH-2I?g5DY`7nfS_(yEC!ifGv&?Gd)Jltn*f)=SYwx=- zXa)$$8QpYp*0*!6oyRo?X3zgu#EH7>kB#8VY6Ea9Rosf2->mEp%WXpOA7z{cM`~t@ zIuIN!!2t0f&{wWK(|^57A%pU+6Uf%SPw$sF+XO1v0a`uofh{5qzgD6CyDe0z%P10m}LMa}BCTG zx-fkb%wi#$c%*r*aL$9WIK~`Q86f%E!Q~2QaE0K{J6tIlgp`|QSdoAEIq?OIf83PB z`IAE#v_u}$uU^oekg%4R)!xz$H%-7HxWLB_elRZJr5OQw&F$V_nDT`Vi;px^C0xc5+)Tk7kWQH>o|d^c^;S}xll zO^=5fdLXD`4Gu*SFD>N6%TbKNQ7^~G$mEQRsa)r`wAE}4m4Z-C&6ow_g;!|Dd8cL^ zY}m=EQk%!(JHhy+_#sfd3&G|L(nploF*=`ia)Mb*zzx#&9J-jFyIsHeZ@2RxexyiT zcDbs;Z=G#xi0i;7kG`*X!qPq-ISRsW9Q5TkAT5babf~p6GwRpv&Y&5kjWcqlt+NF{ zWSG&SP;PcLoj@K|F0kam`y}9`OPd`wPt#0$Q)zK6=KbN8+5p$>ngxMban0z({)e(X z>ye-RYkfhLx7DzA0B24$O=C7{(3c6ZE@$-x-PYrS|(+vf0xiD`1(@ODhpc5)(>jxs_vNlD zyI3uyp_at!dEdNpdHtm0>4Ak`J^1z@Uly=QPR&vAaw!m>$8Jv{%{=+<~4JugefW1aks>dGOf)QRmbCzL2prYXmbZI21`qNe$8n?&#)x zy_SEffuzaK$Vjj?q#m#kBC4Se9)~FaT-j2&O1E2wHo$QVcl&{l3>~SI;5TSK0Bs2? z@o5K;RZ#nuicc^%8pf`;h$k}gB@b(>^{oqKC>y3hh7dHnIKHBWrY1xvMUdGV0uc~E ze_x+1?Am%L&WeH<8EB+4Gc&lAJFr;pXla46!tIU(D8WJ%K+J!v9Pm{cAjUAun~D%t zAPFytm<0cdrZO)KD`oxc|E~ z(7dE=WZ3rvcu(;%)Il%=>%E`3U;NJ}Qz~h~J&2D7%PvsBe#cD~@o)S;n!Y=b>i_%y zRw`|x$Sm12<1K`iiz_3$Yn4r0vd1-=_Q>88E*V$Z88?-c5gA?kDtq6uZis&8`ux8B z`uy|$^t{j4d7k+=j|U<~5&Ko`*+=5!Z^x0U<62H5_PU4Qsi zHpa;9i5tfgXBOpbA>i}YO0JS~EU+5ccd}jow-4g|_%4ivFJG)MD7y5NRMWmpgZ#{s z3A$c`uDfSw4h1yaUscNn(Az;kXxC=yCY@z#P0367YI6)Q&20@>o`R?E|0 z$4|bvwcqN0<^o+`Bu$W zg|hin-;G- zsPfEa;6`1iLafnGZXhr`C>_PDqkJzmZChaq^G*{(bDS{`++=!YrXt7=jgFc~r&*gl zd8N%218P`b07(sm*?`4;P%vNr-+QV|0zi73jt&d5onDg%stJIw;0+ELrnOlOmsme| z@W9<&FE&>sJ4O0%*B38@IzO#NONVob*`TMDkE;Pf&6XcOtlHb~xpw8R=FRVO>6LaJ zvOjM<+_AVJAaXt&jCJron&xB6d@@aXf-gEfx|}Q9kQv{VzoHrc{`vEs8;DwOs({=4 zPvf?k*rsvkUUL+$+N4a>v??q`FaCF!mo48Qqk?fFxA7VC@C}W=IfL4m_k->aco}JK zuBz1*H~ux${qOBS(L=#$eq1`n7;g%IK*RrXi)xagt*72MI+P@@V$VG1q-y0&~btSSWocq3to%TOV=bcfOQZWTJ|fydB2$@`JEhb;emM9=8F#ZoB;37zZk6cuDFiw)-`viDu zAou|N)x7f0k1Q~k?=tJIQE3Pliry;Qmir+v99->s6P{oES>Lm$(;39c6dn!K*c6a(=ROC%(+ z^hdwb#xg2$IFhY$h(0&p8LxVx6RF9w@7$%iRbXNqSUg8_Gd36AW+04;%?rBI$F0df z7SjJ~Qkmn3?`3s*{}c9Wc7UD?A-V&DXmHCQlMoG}5wOFz8Js@!o%wadsdIMMhhEuT zJAp0DJXKOY6WGv%@tSQ!_>jP6R!bVLbht!%YAC{tUfb2yHr0 z5me~Ha;ZteFsog-?mH(xgkQ8lxjm>iHLt3j(mdx`BQzlsDvL34j8>b0+XO-ZEby+dkkic)LCZaMVvcOO1fq3m|Ua-Bur=4X^s~W zCoL|eP_4$Pc0O;Qe&)ZY7ayO+NU=n$UOv5cH>=wVVBkPJc=aj_^<_t@KtWXMRFUs+ znQt!s<)ge9Mw-_KMFLbsSWg&Z0Gvz&P$fRR2W5)gFq?iO%UhqTFdBWnSS-Kv( zy<>tZ?UUkjJ)?=%|FJ|u=Xz}mc7CdW@&;Je>Ew#L=;UE4Rb4+V0^Qwl(8i*Bb0VMy z_}!^=N#DNx>n3Hi-pe$lm|v%m#`lOub@}eS)B$IQ)gv<)BPp)7guSp_f0OW)7tn__X@ygnj75ODV)m{asp&6VPgf zh1(ywVUAv$p%Q{xAeiv_!Jno{X(K zp3UEDRBikNsI_9PEG;L=dt(hk=*Pj@U;6{jjBpExsAL4JrH%iE{np*U_2|7Az4=}V z-HYAJRUJF{t;8y?SHc}bj++zVVl6Izu?-X~Y3IsG9x>j&Bf}MCIuGSJB-b3JcWSbB zYJe?@oPa)`uW;(m+_t@$6Ee=FsH+ARs{?n&_p1MWzW?XMtYT7aO+tCMC(tW4taF$QRKqeG6G@u>R!vZ_sRWEp zeUo05z{t>Tfx+Mh7RTy+%7r^PcSwRlz|Vq|1Y~T1Qd!-&b+f_-XeMROu8um~ z&mQTWIqI8?A#Q-N!fiA&-9Op*jz3IFgL8f7NWN@o$e#(#9ljxjPKKbL!`>p1x*87^ z)0(y2$tw!TTvgdw7KanY{9HOy3Ibe}@)OGhTb-uDFK*YUZ3%w8+AzZx_{M~G&(#SJM>Da|GX4loi9GO4UA}G)U8|L-`_P529t4>6^g8> zZv6R;S(5GaI8`zoev~fXa=l`Y+E}UIH>s}x#^&6y45R{T>x-Wp0dI2wCb@NWXHr+| zggfg?OMg?9)`1x^QAB-laq+6t=$~I8j9vl?>JjvBnCkbW^;w|higZn%FUZe~rT^GB zzfPsyAd}cn2lvhE1&Pi2C}wEdmJhkhCG6U-hS%+G5Xy9l(_}GP^CaKu5Be>!&&~hP zW;OnLOm(ao`ErHA5%ZC+49O6JH!V*lH%W_e6+`H`aUU7ov)fobJG4%!o8& zwAcPp+Gh5akLPFf`Xw+X<(JHd5%1aZ2|{r?yr>{pmH^)Xj2nRBXKeo6^hWP5N=`4^ zHphbzX`krih=~fy0Z7%v@W!I?KvnCcb{U)Rd*Ml0bq{f|nS1yt(zOB>P>(YY6C12%!T zr!`=yRS_2E8$b-0x7mDo-bkHcl>&qaj~lPsK_oXnuorxsK&Zlv0Za0e`zjI>g| zWL;4!;14Skj^nz9~DNiEi=Q%l|hY=sVdGxpJNnWvglmdXE44fd>d&QUKte z{`4k&Sch_ER_xz&!{5&*#QYX?vtkPee|y)jzA-HGuum1lk-#|uF$HH*Guj%h7JXfk z2}zHPk;*&++6W-}7JG6ROd`6?stp*ntGvfqTYm!-Uf|lJ_Of`T1}Vl4(!1)_no9zz z0>z$PZSkaF!p@?}YM%*2J7Z&qf96#V6C+#6=tL;)IJaMO`p%@-DsHuDeE{Q&Lr#s6 zfBp`1ST5I09i8^L!LpX1qw|*^OA=lD$&a%NRyVFE5~r#f3a8#RO)EYb5i#!luK}L; z)qgYNe}QK3SM?roeEZD5#(%%4r5LH z=4!rA<{gy1>A>n`yEa)Ix=EHVY1wlf+Azg$-!{N|0GvfxcfNm$uWB@-s39FqQ+(e1 z@bD1<|Fszne1(T+*>(IvVF4?d9g@!kt_wa&nF&NCb#&Sy@@Ryo`^G-1u#m&W&P28aZI3dd!bKJ;|)l8B`dz=+EJkxyYVlti@M(z4yNG z*l&1<%qNf7cGK1WId#F(iq>?5-`A*JMvzDGeUnDtJbWlhcPqQ!-#XW9t{q zP*}QKCChw)t9;j2W1>d^oIeQ=(ap`x?QJ>sF}?Ct_7$6=9R6CLwV5;jew_hYs=l%W zYsIWP998zIp0uWHt>EZ%xN2)^1l*7#uJuKKqf3Q5xKROrf&*o`-5l^lUnv%pKxu9% z$3n*anpOTVNPMVIA?t5j7Rbb}zJ=);br%;r(DLX=b>>odAQ1UX%Ip~jE;{4m={!#a z$8r0>xDc0KGfwu>t+ln49+_PRNA(kK)-%gEHIM3jr)^N6;0ZdPa%`uw{5OZHBq;u5 z?D&H#-fzTCjOEAq-Ek(>w{-^YzWuks`S%lNy~|`v&DuS&7k}##vzR11PS_hKie7j~ zCg>eC)ZYMlS}BdohoYu0RoKRzwBHFgQ@m&IX)`0-;Y6w*Qhai5M%B!GZ2V$);}Nx^ zydjgh*XOXS#;j=``bqjV)phwN6uM_M8lylRPE|ztqY%z+NVl8hV~fw2t&xD*$k4L@ zc)T?nL~43g_C6N<-8qQ(v3w#_8}YcKr=@*4|CaKXX&=!MXKr!1tZwTf)Kzic^=(Fa zAufzNBa$F&eBXE+IDUsoq!diHjIKJ1={-O{-< zCh{|uBqy@SU0FTw_I^Xa?lx6kO(qIgs5#?Wl8%1Zn(Sj;^0|GnC4mcwCK7ksu5a;; zOkcN8g&jwkD9(p!lt1N00_TE$&dl)AMYHZe!KhI%V8^v>R#9Ny?%u( zbQ)^JDg{JgZoc{3n1pV0cW2VY##fj=`R*Sh-eQF&lH#i0A7>S{o4$*tybIP549hVS zyF3$#|5{eK$`!cVwWwC~;QGta_d2P`A;V6Y(;L2mv~LNYI(XzU--MkL+so25^RZYg?5=zW{P*FnLWbsIZK8g|7{#c+ZTQ>j zSM$Jc#^WXpzoE=eOS_s?4+s!(meYsWnXPM`OAHk4$VV7B$*)wjc5%jAiS0piSL5X6 zNVmNvLdW`|#}gyE9oV~nx2@s7UMdlGS6qHL&LZ?eHkRc?(_ht!U`{>THLa2D z;h6z$^Woi^j)n=hhAbDhVDmpfXV+;YG^FpNm~SsQ{-neAq6=FfnG*1JYRBs0~~czU8GtMp(~#%u4{)4V)@=4@$)uEy^OWBsj5sE zyZ@H3$wGg@lDeNen;s!L|3QW=OGJ})3POVvxAFl5M_5&wj-YZ;VXTjpPo|+hkN>)m zY|P4zD87QI=D@DvlA4Q7+`tlmLAJvem3{=2L3(g%eoKeA98G;IN7dGCvA0=z_{qfdToC-d4TZj_l37dPrD=8Qoe{WL^b74?dHO%-Z+qEdh=gq*Oq z>0;d6NXn1pxLJ+8*n^12ll%FZ`j`c@4O8<{x@Up$=Nfz8JivsU=-U?(ULKD)*2sVI z*>CTP($WuvO8@2UjjxekAu0w0zO)e#8MhFr-TX5sZLHMgoX{uum}7zUN5ZX126FH3 zwYTm`)gzjATka3D633p8x5Mr8O#Ya%4yDqwbnZayEPL%t|k;! z!*V~j^7Lc^r@t|N^NR8f_i(A{ciHuHXa{TLcOFvWy_&9s$@sBYl3RD+iUwPQbg2#^ zWIo$)wEYahc#*v|RQ!{-JkX38VWFxJ?%1SILgOhP3LI1tQxYt=ke#4hnTamtn#NcX zDA4B*47}b^2Bddw{KhGFgeu#X!$(5Jt~r18LLh#yAKP~TrDqe=7zpb<*+t_LHb+Gv_$G=(DD;v|JTxvz4bjMXE<{$Lcu0~ zmv)LX#xJRYh>_ca^alyiUnBs7k^FpAQY`+Jj>{VrWT zir9T*`bSG7UtZtd%1Vh&7y%lonFI^5Zn1Ipz})0|S1SdO^8o5V&3sU5Q{wJGN z{6aY^1%=*fZ^Ib>O7>;;FmramOsr~u>YiYqXD2QWe{hnIRhzBuX`s(7;;;>iXR|y3 zxNOS{zsAUv*)=rt3nK^Iy2QmrC7aj_`b#PQmAiEr2{k6ga<{F?cSy*_N8KMsAkLgQ zn}a|k<&4}HD9?r=fV&*QW06?&_Jc2U1O!+x3^|xKvyqLV^Iz=n8g%Q}XRy%*2DS(h zcH{#nRbUCiSDy6p1vg8y2I5{~Tw0?{50-B5$kn}CebO$nHK&%ix$Yz&&c6FQ!+_-7 zGA4uf@S4UORv%xTIP>#thJk|D@UFcO%BSYswl~J!(73-Ks*6Wv(%9GH_lDZf!O&`t zdXsfbzvKw%yUI>&sSde*;*WpbI{BB{IZsM3Nkqy(B}uH3vsj*0%dyk2)c}E)mo@zI zRiR$q(O953ad^aEwc5KS;rde3H+wNLz5r}=LzvmS&A24ig?YP6KGnT!B~K;I*5(J_ z@*SJ1r@TJ4ZJ*boXCicD*YDqtSN5s9yU+N;l84GEB>JN1jtkYlFG!YCI!*My!>SmT zQc~$D&(U#(Ve4^JVk2jR;TSexBI79HF~cSCGL^R@sYLxTBadl?9aD9juM z`#HVuG5R(A;^wM^+hL5D_BBjC>04FWDcQ`phvCmA_`7`3&fi$0RT_IK-&R5oqW<%MR8mws{Z)&oz{PC z#f;CZjxrB(6>mD$oBX_$&!_yoM?=@W^l7E!*%!9?Xu}WNRdZ2GHf`MjGD!h-W2_1R zeL_Bet5-j;drfHh;SR1ht!4e0uetEjNo0Yww&BbJoXPqnoQ7e^X3W$?^tGHvdt3tZ zlV=t%dV;5!dX)XcV^)k(zA3TUqVp=vjN$w_d#^ZyUV9`GY&TsW|D8(^E>XLsg6nse zJN5JjG`eKifX=b7@aaXF-%OO>S_cq6Zc=R_y1H*%ThUG-snQ^IC^S^Qe65_?Je%Fb zk5oI2`R;BmhAVE@{>}`&XOFu_A9LwzSSX6#9@i@cR2~Cl(}n8`k^A!caxwE3;z$l&PoHHz0l;R;mOAzt+#7zrE#1B_~owLz$WER`STG66H z;f^x?qU^$=c4?w)wF$CTc-D$*Qz@L^Sil+r{S~V2GVCe;?BcP!Ykv@dKs-VU=&0G} zXgoN`$&CUKdZP7iz&JK*)`zu&{d!fY-MaZ^*HsVQ0gudC805{u?B9j$+H8b)D*f?; z2onivUM1&UNl6#ID_1M?jB9f#qo}Z!Kl~YR*FKPtP42Sklg~;*YA3$%&@4b6sU*C! z!|7P|NwZx64F&?UMG@}&a<<-&JjxlcB(JZ|=!;!GvOIT0M8lc7DEa~{-v zAZWgn30GHDRS}y=dy|mi>Pt>3#K&u=Ang2Np8PH~cg#nJt2>}{IE05JZ%xcJP_oJpDRRy1J_BOI zr%&_7q0mzrx+t^w=R#va<_R&aa)FoxZl4 z%rB7IHt4tP>Hf@Ru6) zVD0A2=KY4wN59qG} z)%wpz{O0agg|i}xe0T1o@uCAy`>29|njklGF zYeKjRVsUamSHS{7tix3{BG}hDmhh38Oz15*)oxFQm8(uC`(i*S1;8% z-%kubn?75Ey6w*#L=}<-Qjds;=u28rkIAh*7=knwBZ17F|KXNca#+tvW(ob zP4Vezqk*7sfEpCsRHNlZbW`|F5A$(307iDr;sXd_*17$IQFk3>g;Sk(&5zh$NeR$q zf7KtuC{QkKbZb^7tWWB~DV50{Z+JOZm|-u&PF728X8ouF6n| zMI@N21Kou)RHy#NpOKd8rUM#%?nhhWW~a}URhICdu#Ax2hQ6^{!Mv5xd22@HE?FI` zcv-9fzXcMU%Psi4ulf#sA6p%=PjuE=h<&ds`mqzftW$e-s(Rke(KsmApHU+kY*16` zneEyum@ie1s=rO>;k}Xv2;HDvz%Ot_!-s;=*M_fzsXHzN&Im822Fd^aWN+@}%*5c* zP*vBQXP-XGRzq=2AYdZwQ*ETvDi`NR!m*obo*k0c$nPgizNY-$&Di0+a`foVPTV1` z1RHzCW^?8sb5#{vIS=x=hiV59qO?Ww2!v*~=C)gUuAD*)ADQ4*;FTwG^7M zZs=X8k(1o8uL%$J?imry@+F7MXMKeYWp`(1XR4k^+4ZdM@N7GW1CU7ZHM}=p4h>Ni zVo1JtGAQTM%uLG$>(v&A$xn~IbulX}f5_3I9`FafoQshERp~yXU~?JflOc9)Zfn~c zi{{KL%gg%u`iw|);#hs5j%$+%y(CH~mJ9bruw%SZSUi*F~Bq8GtCR>+fAw~9NqfAt} zFyMTN!%`a7Cv?4d1u`Dho1MpQ=apKcL6eKHtAJS_9jGTNc$W%~BD^nCZ|UCh6C>GDg{AT30?N|lmBjf! zAX)ci&A8gE&I=+CmI7_(O}?WVm=sh@SyhaHt~Omv#Wi~R7y~r{T*B$bE2!Az#gVI- z^}j)W-L%0|gc^}UzR2=j9qY=L3wX;hbM*+-49{ztxb+8xxH6A0_XX&$W*RNZL_r7w zPz#8dkrWBo*IwOvKh`TUi`OanRbMBXdr zjLI(Y0F1G*k8QC(%M+}-ML$OM$@TuILaDH9paYiC)E%l!VYY@n0=Nc(yQ0&ts^V%C2e zjU)zLV;jLxZG612vxM@|n=g6i0pA}Dub{HWTZ-+J%CpzPIf1XRRA+~XZVDx+;ANr+ z6e9rB+v3@&zUB|)nsOP5*7NBOsd?B_nCmYg@@A}Q^mWdW74!ht`%-sC|1h_tiRA``s2j3LVCCzkse7<%Yl?XX_&IPF`h z{!$`_uerEF`X*hgOQH>W_)ecx=p;XFrMPWzE|evR$JI&FS6OIoroy<}r%z(|nUSEoHZnNKPYs-a_hA5X|2;oNTbrTx z6*B83@!~-#1PZL!I%cHJ)|~DH1p-G!A$Ul4xQ^%09_>GXAf2QddDrWBE?%twS*9#h zo}v#q=~_~Ic6zrhGKR^=Ji~*;IirOVUz>1Mv#`@>GG}Z-$r!gVnR?FIx=Vf&5yOOJFk;hi&OR(j$cPFkU?DT8s8t^p6z1byu( z81-+}7YpJeDP|Jo!INZaxpR?P`bHto$0qS)RoFSNl8hG%%i7nty4SeG+Ozo=+lQ46 zdOLh7b(EGAI(T=iHFY7c$VCOpFh>DQq3X%mw{bjR6s8D06nM=q9UM8 zFW)`VG?%>;KRh{KTxnp`#>h(~NmrFDZaFGueYIWlK{K{6r;IgqCSN&@_|>w1l+!2; z4kudEJYn!63kwgVYZ}~~y}Z1jy5|>MU8>K$nZ#u8mb!Z12ANwKl`W%DzVUl_W`@|Z z?F%Bz*-gxogn?YNxK1{l24P6F4;R-;f5xrx+h|d^BdF0_n{m~PN-ry=(HMsIaSaPS zCxBy=ETtGZ@NO>QtBFIms{Ba}4IipB)lMCSUUVg~vo|<;otjvFTIGTKBTo6x^bNm7 zN6WM_VQL71TT0FIB;n1%3XJW6s#DD#cZ)#@%5sR&F0o2C?J5j%r~ZBk-uF+E6>h3H zCt$(k51Rllbx$!WTU9KllR-DFvon*hrjI`7Bc9a_!{CLMYg!=}z+!0h02^Tv&qf$9 z!fujw@(MfZ2ggSmyeOouU6^QR%sUeMBW=5zj0&2I{mpEYQ&0j7%v|S~XAud@9w)=- zhs$D?)j46cGyK^v2oOxaxv@iAX!0_-S)1|2&y`Acd^{llV~yCI(2b9R^PSvxp^r!? z8HWgTdXtj6Mqj+XY?=n;4D>ZAMcHMM9;6P#-G{}(&DnBM7I=>bPXP}xcM1#${OHLe zE-?7Fi$L>gpD~^{%!~5Wf^-zJ#>I#iDa(e|Z}W(9v`?ipc6L8h^hPV^3_0diimsVB zG&}yy-hD&R8x zO~30~vXa@h7!K)v-@`;eE=^6^=nlIu9yO;+{qbl$V0QB*g8KfwZSCB0T9Pl)P5?wm z$#-F~)M0`ZOR?R|n}VZbY+6Du*oVm1*A)6ICVun^T43!U7Gm5m+nMh>ENNPgb+X!w93n&3W42OUkd;2vVOJf}>C}b-Md~JjJZ*n^V>RHR)oBEUtu& z+@ivE=JM(~6{Oj~=xJ_KzgLWR+dRd}L;S{^^rdtj!QLL?`-FCf+q3Lm)&E z)O_aX#Y1V_w;yHzpaPu50MTgHam2m5GmNQq>w8bQ5bpCu^$BiNoJ?rW6$zuoE=|7J zrw7%8s8;QrKgX+|pwq%!a89F7ujdrM6lmSqFS2jDJB(sIp7W zS;0Ye?XtHWL|z9f@W(`TWNHNh2HJs|bCf}u$lsp*rX2?DZ78Qme_H2b0J>cT9 zRA&rEi?K%&l^cO)&V@Pn<{qgF3GdvP~pON@J|Qs+1^;6uhE*1XUS%+evR7+j|jLD9` zN28VptMw%h7x8=z$wzVViPNauL?$aE^?04s3X15Jn~6AW#vpCx=9r$DM;95z9v-9{ z*musB#l`Oo)n1s-5kT9$L!yB7RO6TA8$CaDx}0u&3I7*EAsIoGoAog}Z=IS;lzx4t z=P^|6ul|>&RZGXEfCJZ`MT&Prj#5->Q5~Xp#_}FcwI|y*9wmTOJ3MTcGr09JSqhaS z6ZM(@a@P-$|1{x3`#DHd~J__MJTAT=L%$DsHYdd83_@--~@GuMjpQR z!uRtFg!8qr;x~S;Dh<@c-I#+=vCtCZ60=!DGpa;l{H8;blTp<-FGY zL6MTN`|R1plSPGUy);j_AZk+U^&g*;L)y?IQXcyH)RwybKqZA#ZrkvN4&#<8yt@$= zPaKBg(z-o>t<{|Fi20jCee8T{;ddtQUZ>v7Bo{TMkK+!V;6Hx3a|4g85@LJy0E0Mwy@ZZ15I^g!A%gYUjQcEr?sST(MK^${q!bf^YrHCn*3X9A%a&p zi}pjxWqNTTT;#C{nf6}cMQaCYGoW*uz)yR~GWXtt9zh=Vt&R&hGBao30KYu>c(TiU z3b0|%16z^<8l3TCqobW`uno=RW9Cz+SNSE#H!<1O2mQ5a$o2Ll(O*CibvDLlz1C0hF3w7WSk5#58 z%$dcs`Lq^*UbZ@)l@M~?di$@17~#6S(%a#Nfb#oyt>p{Zl+N}E=}grNhKxaJ*MO=J;a8(X6L5DaDin5O$y`0^W&tkIH)=#MH!p$g-sHaIEzfE8lHf%$GKN8yE8X)00=-5r%VH`2i?%5ePD^ z>r3NyB!Oa66VNAXm^ck&&xH#Q{#~TzofSm6S-IP@p^O5GOZoRX-1s)9(#s?9i^I~9 zm62|VbaLQpX!m{1rBXg@RaGfpN?b}A>Jj+<=SPB z$63Uuq~#S9LgF;l40~?syudu;QBM0e@e(et`5OQPmaM9+JAl+bZ!MegRT&A_ zX-j-Q3hy7eZ)KM{mxicWUsY*UX_u@sEN(~e>X*r*x(I*LP$IP%#dwUyx#_L+C?5Ju zKH7=6wXRaj8C?T@5!=B&i{N~RbUelqPL8h(x8a4?%DjJJeAS2f1s^+9<69S=FE z#&Y`iVd3o`=-)pt`6e#mY^#X$|H-Er=2cXsXxQFlKGJd}#;r@XwbR$$#opun#|l%! z+COUf7K|76pI?!>#Ov^9;~B3?6p*)WZki0}>l=9Ji$#Ttovx6i_pu?&wO(f%=Uz)K z%o8kfRgAOA>opQegDmF<*M7v}lr(lI+8@od7Zxt$*(|nYTsi1o6TkP1hMa*J#J;Wc zB;Dz*Cx(TjySGaU;45+sLsi>!cC0P;Ru#V-9kb%6`ZOr9Qkq=HtZ+0QXPZ$M1SExc z7frBV>eC&X5eTNIR5yM2iqEVmT$YpL zq{(E4r3G(;iTvB)>DLuyuYvqszLcU_YG@!-S1gKa#)XEQ6Vg!=`Wn`6(PDSabiE>5 zn|ia<97{SZ4s&NrME#);qhAc4wJQlrE{Hp4YSyv(%xSdRgxI!J@1<{g)x(l?v3R=c zB77AY)_s@!^0$`0e%I=jqjc8S8Kn02vS_oXI=sAExpvw@!$n;!cGy)3UOc&hf&8m8dft7^ir&Xf7keouzz~ z0Ku{Q?P4B3EDK0yXh8*DSa|W|_;&Cy#4l;8nH9%aQ1y0U3G1zq+Zl&&g`bUS?xz7f-YK$J}$x&}x^Ke;qE^}Ig&m{|?o4)<@;dK)AWu~Hdi zk*1}Y}Z(d!fpKlCO8Ds88K8`uGUks(i)@m=jEN5+Qyo(&Y5_ zis&tMu(FwdShzU7ii0HC!}KaqF<0dP;#b$R{U0XpHr9`Xl*}vvI#(K&xN;O{sFT)1 zjA0=IG1egU%MQ}IfNRX`G1D=&yjwO!0BSu89pf>uns+=#3ZMC#ca)LcVdo%-m>tPYqyVJ^+YshJo_ z!R$C}Mq<7IDwx9|hmVU}hH5pWPnv8O0^8BiA|^Vy-s1IUmABIw8Oqm6N~@d}pj7c# zav5bq{5U`@=iV7bv~^;(c;U@txRJJCX{b8zQ6L~oGp=gnB=B-A7V8)ZSU>%UB`0p_ z;1~r6Ml`SD`FQaW#|>BtD#Sb0JEI6(Jk5vm$G)HEx)1+2^nB^(?fo||^jk#oVG~`} zg&F3+y4xA-b9f{dGLlm7@`&2I z&KDYq8}94=Fn?n6%jFX4Kk>d@l(}DIHoA-pSsbsPcmGHbEc+%sx4RY)ADT|7EdTHt zfTd-^MKD$wxo1N(@;ZdBatT?w`RE?1+P_ewZS z&s=Ch=VsGU4R@3nFKe;h`UK~w%umLXTAmvx;^UH=y{)Q}y;Crf_bm-T9aIez-n5*5V>>%k zO6kIG_G*v`&SwaR5FbPL16A-km(L>J1Abf{q(!sIDbb>-`O}Qr`2Eo~&fXVRZuU2l zCuL4Qy%;q)DWGTMDSgaF(JRA_^1r6!!`cTHdZnvNDL!%;=aDWj1Sb#_Yy^vXrAfY8 zMse^K=*6yv2;#m-GOTf#Z9s}{3VPD4Fg>t4I(p~Zn=>l$P$5#y=+`~tW4dPy{XBa! zn&8(Lo9>~5GCr6x`o0%;Psxkdc;y1flPdTtEiJ98f=EwC1L6@)twNRAuD`>@t`Pn- z?tl2|!NUwW(6E=^ftot4JHxH3#z%2rClw`fWJIh{)1W@tW85sg4NERAhup^mrvU5;fcl9< z1CV8+PIy)Zclwln+<%t<#G7D!h?25!D?aPxvjSXsZ8rnqYM>-(Caq+OD+_%O%2%T= ze;!!>7pqOTK&bALt4kJNNO#zoiyja5Wa^uiSA}N1$i5Hy94;?_g;cak!xF}sm|`h0 z`Zcv?d*+~u2#H8>DvC;)`D9gfH5KCxP&5!+GES~Nk*Y+Qtm65{<;Cz*7|!xh-}CjW zs3C0PpGOjGp!TP3+vleU)QpmEkMh#GTULm3Un)$J(O=E!MR#Y`M|^&pT3Z@^ns0X0 zzB&q=)#H8FPgiZ76BhF2nr+5L7k1>d)9O?-F;RkDL|(xvBIaz*{x(f&o;h=sq_S4H zk{D^--KbK4dJ`t}OohxFOX+b6tHj~jf*hu5;YZ>7l*7MdsNX8lM=?sWfy&i1hEV#cBsk_m~+4P|Vr&GoD&P|SK? zL1%=DD#3_o^j)OQP1qa7dZ1^i&+xH|9nXVn;^=uob)>$LfQ~tx9S(@(#TH+fR}5Aw zh2M=M7-BTz8Dn&mh47KYurFxC1buWoQu~WL_LzHu&RCUiO3=S|oHB@yBL}G-A%Crt zbPXO15oOkoC0jM|$5e=lD9d{=6iZm@dG-b0xk>lM_nVvZ=0r!*OVG27h)tf;Wip>9--JS6FJ z;aA1I#tM_uf`+{_H;~5SEXbaP_&0s88=#R1NZ22btoqbK=X%t1aw6T?4-eDu(gKmj z=PR_a{GOF~^#^U@VuqqUKh^oVi{n?js7XWtby!&@oR$}wy+7_G)Ku9q5>ya~eV2Yi zA~O?h^V8U2*|mXB%%GP+KqvfP<_#O!!|btF{DnBF*M~5%4*sf~dp>ZA4hv)6kZk@d zPmVUH&Ps?JiI5>>G*RJ;@bPB4{YbW=92X3Cf(s9 zBwWZ@w(zA%gm3>p!&LDNmpf2MA(eWOMr`O!JUIR}Ro@)R(eqC(A9 zDzMLMsONW9v84$!{$TQ1p+fUA2!}i~=~-j`O_u z1UVm929e7;xRChgZ_d_L9ePC<2to4{wdWdFB$G0Toy~wWrZjRRafqQ@N3G)|zpN|y z{OgBx_X?I@IVbga<&WKe)H!#!I)rPGdhg!X$ynlZl?|}=bVs*{p;E3 zqv5MP$YDKthHK<>H;ulE(4NVkTnE8r?az9Z_&lr2)g4yPzAl@bp1~#DaiOeY@OEje z|Fy{1yY_ToI`?Oh9UfhFJ&kK^Nh96yT-FuhRuwSZ=~Z$aO}}Qly!3_=)#h@|sKQhs zuxlC0ViNU2E-EHoNWiamh8MqKtF?_ql*h4|dX84dt=9Rk$FgFsD_>QhUU<4{jNI86 zLC6{L@!G3T(s}P&HJ82q&}Z4*xm0fn2oa(EM?l3~A^04kE5wLBSTdw6oL{pgB(bhd zYAMKQKd&vFJH89^pMw`;{+EEY%5WSgNzYDjvK{g|^ZpJqYT?Q$!P%aLFH_oPoedT<}sraT+%tZe+at1jlYAko*a5dPLyyE@=25M?l zZGg+X{I83!tfmETAaf4~uTEXLQXR+YB=!IPvDZN}X_m@!IX53v^hj97hqQIDyJ%3&NlDw7K3;W}i zIT6K#)7uFz?$D}JpZ1TFuztnh(5swwg;wvC{;Nte8hqL9(9?a{4=<#Mit;bsI^z}W z3u>k3wr(>=Yu55DNFThnMtjrl#!gZ;I{8w^a1k)hgNXh5=2c>m z{Iu>dEx`M%s!KTOt!97Fy&`BlH$TX`z48*f#e87@BGMzY?n%9cb!>iof>B~buUdec z58A>;HlCb*zdtP7@)+WW3H2V`f5mKOH*SAxKDg7og4^uK{UV8Xq{zE$ovoeU|M^m5 z7j@5z+2fev4KT*N=JR%}PXxJE&5Y9ja((hO8w@?Pi9j5rdIsHs%bbE-m1Wp@u9s*2 zXOHY0zJ?jsD^6ZZ&}mhf%!>cs^vN6AzWe=zc{zvaZkbmrJliIjKj*CS8$UAMS=j#< zt(Mh%bvoGBse@KNt%`^{2@Aa1p;lhIF|Ri}{hT^OUoj$X?2qo0uvg4_ey-o`Rl75Y z3RYQUn!no&)d=Q~O3C>iKI+w`KTWaD&v)JtwH@*s zzcA4c0w(f=&cDvO`vQ`5jO5 zUG)4NG_k*G^!}BrFb+@NM>4vHsS0Qq#pT64>(Cr7FSkMwAGeQVsu)ZEm$Xj5x zQ^s+`6AZzQCB<0M8MX84Py)Sbs2=_dv*W`~NBvK5(m{f?Z=ow)%#GYaH#HupKZuYX z{-X13+Ayi(Mv70VT6{=IJ%xmwP5-OW5zn8xNWHZi#m}D(&oxioO^!_{ z9I`VGnJ38>p~x2?sV=mLtiy;U773q=GFn$>hlqn3=PZ4Z7rcMZ zp~wWqsVT(Em;dV_jiQjJXxG2zI`(Ny1b!x^D|j~r4&?ogEN}7=YgRjCtKx-Q&2&?} zSvV^@xU1A=Vsr_xI~~s42S22$GzZhVk8nb(slSFRpNwrGe@Qd)S*mxU;kgbZXmJ(m zyvaM!f|oEgusI(IBki#~BmSjm9W5hA#FXo=q&uVOMWh3so)bQ!V=O(8vbT^_`~5KD z2BCg9oUKKF-^ek)g#H1$?DWwySWLs3Dr>$+6?!%=N#6ZBl*Xx{)U%=N^rpdt0hWz! z8Ex;1r>JerCsT@7u#5IyMbPcguZVA=2~si?t1JXfEvSvnKtRTPL4Ivk48 z)fMwr7!P{RK=a@rIFO}3^QxirhU^<1f+`M07_-?1KA){^elHzGIk(a(-|VU+cC{($ z33OYY=l?eUNr%H{#;53FBjZ0_w0ap_gqi8M>^BcvEX)Omwp}p6vm4}aoOkRLj(+9swlud z#TYq1y69Z-DQjPBPi+(b8>O6FC=@kFC_Hus5I>sKlXpDYV;Nxk|Ds4#m10d228+oojcg0 zuj4NNS+}%x-&WCJb>45$o|csIi<2~4qcp;=t?Zot30Jnav-xk^#cQ^~7N*nSj^$H4 zN8|>-H1>u$o}a#26er0iu~px%#lCYAJ9=?68NQH?fG2d{Q3C zn8GlKV|Q@I<=M|J_iTnlzTM%p5z@)Tbe_w@^$sA75dR?IpLZheoQ13WeLP;{I^ET# z^K?{Z^h;xZqwI9@YW1IQ8S(1*w4s2zK-qI&nzuijK72;owg2V;D1cC-t~YGfy!oZN z-bF)El_xc;<@THJ|KY;mSDu8l!lAw!-w%Ob3)*+^fwE@CJ)hULmKE>J?A>p3T)lDk z|LQNBa+-$hw;p$oeXZ(Mb;O2Asm1!Z`Sg#M5Vc*fag{n1tpSu~>bDWT`xM6TXpQ*r z=FZf(cNq3PBQ_VEV7Hc4F1+3Br18FjIXVLN+TVv%ZycweXz#UP>XsgSO7Lca)`QT~ zp}hk$qQ_o+rF~(@b@MF0N=9Hpw9b<&B?1XOF^bzE_ae&1Q#%w7AlFj3;aWDgVs|ZT zEwU5B!LnXiB#klN(9~>f#R zSEzmnR&;H&&Q>$8y|hK{412#;I-YD_nhq9QIz*q~xGd{$7S>{1; zkeA^+)aYoHf3a6m&oNzyFQ3n}NslBzE^usSu6d5ts~Q*B<9UM&&gxV>F`NGifZ#N~ z;B=Ybw5P{=(tV(E?s|Y4s%X5GWU>Ef-p>4+K0sJXBJzr*?m`72z~T69tVXH4xW9zxe$Wb3M4;y@C)F#A0&ffO9AD`(P}KdcXpMVbG_n|C!L zd93fzH+itB=`bE@q#gLAav7tm@pjaQDBncPz98g~@0^&KlY@XYLetcZX1o5E+zCQ~ zdGt$WnTM%?hhB`ey|blr{emGhz7JhHqa(d$vetE&C-j?));L$txXh9L{O7SzZ~Ic^ ze*tDt?0;V4cKf~7>aJ@CHFEia>IK3fYfBdm)U@00sIa5b@X7dBu(uIoaG3$8;A~rQ zUXDiP$45id9UpESdUk!J7fRmtiH(ND$X)dQI)eI#Te=Z*wr+P z9c!J_ZKwZ8Nc2?fo8Yw67*Id%_fv=o8if*n-_S!f0N6peU-AD~F>-7PKM!DOQLv0( z0wrTyNC8hp{`d=&tYROQ+Mg$0MWT9eAVX;pwf1@LVK}$@!#?=?MNbAU@|aEBjnN&L z0r49Eh}{=ZWjZsDDq6gWhO(P01K1gwnR|XKtt}2-iMkpr&J#;jU8;iC{Ssm&<|gF( z)dFpCiJ6hV(|QLw?o-3H=iEGRzlr9Bbq%~*onX40dX9BrvfAPCJ#?3v$lWxq+6H8^ zz;<~X1gM=#$et_90N&*VcsxDcpBXWBF@cONOT1W|?seuezqMhbE~#q`k9cXG3nSGc zeOz7I>xkfJeL!>}P5q-U!7_9kIT8%PX`W&2)?7$vmaw z$lK=Q!f+jiM7Ea*Oq)jLVTBj9BG)T7|K2@ikN;?Uebj&aTCFoG&vU};LvFq?^4>gs z0H_%bBa!P(OsCbDO9+NG;X2)G3uaXvwgv#VH1gqQ9CYVq{_^s4wzq>h1yDpEV4R_R z8-{b;dxdzP=eeCeWgWeGrg6{!?v?V7WVPn()|gch*-bM=othFv1+|KMGuWkTeNJS( zdP)Vh(|)8Xr3STkY^;17*F&pmHi-a>cxyxaXlHS0L2ji>Yw^2h_k;-vL8$D8tOY;k zq~ZeG62lZg`CrKu&t@PhWY=eB3W^DeP?}Ph!gjs8I!04USewWGQV|$>Pa}8JY2SB% zN1XMQOSpY%e~OCgFk9OvW}u?Ke>{4Cf%f`E1Hqy+ zvCNuF*yzXuyYOJa@Lm|$oMANnVYkt(XcpDTqc>_oMF!n3;4`3mU1f4*;Mp|LC~A|V z>Adk);iM1&BHjMOe-q%xh8omJ|1Sw1~m;kM* z?syT$MFSW0$gze%-`G_?UBY3tjsU_f9i6jX$_JXTDLYSKdC( z6-HT`+HtzY$0gqxYNIgU?J-;ybQ%?K_)KWc!~p7>jB# zYgZZOj?7gEvWi+X9mGgMjFCKA%E3W3AME?V`!k8$y^= zWpQY+^rNjQal8 ztVmzO@$4HNwkAZ(ZrK8u@jSUq86Ccf?0_{$B&5J+_`t6O(~&4&C^6@kpsG z;VsSo!eSa*!@O608mtV;I*d&K{N%Ya_c`!x%OCBBT584bsV&rkE4lr?ipd?(-F3rv z1aX>~!VD>Gi8^z>8ocO3$X!H?O!BBEWhQ859o{+I(*nR#sLV>^EIm7Z@QJGiG{RTE zv7mc%zA6R)n^Xvpt!_rN_&~;Ecq?p8d)Jl1$Lb43s%FEEW=tnfK2wZb?_kiLmgua_ z0XP#zlCbU_aCN24*lsnu`n{g_Q(`seLmWnvngy4K?Vg}CU}-X>?hGAF0sNw`h^s)SFcW?K!QfZH=9QEU7SA1&xqb)qxjYyjba zv!noc0pSyfg>>h`mg+agbA{*s=$1r{$(*Q7gKdb7YDkJpWYz1aY=k}-)ckPb&`;zV;%dM! zPBt9VKKq*ISUoZ{6_kFTB@8h_A=KQOP2BPq?R8KK#l12EdIcF&Xx9K=K5jK79yPBb ze%JA+Wl%y;wdVr#KL8J*ILYkKds#ynoL7j`d{Ls#??tDF50P#dyoJk;>hfmZ@c0XG z>OwhmR5CXH>W&H@DnvskKlYYl3{SqKeR^q^TyPo}z?gwF01KhYW5&P#|77^;vN|A8 zWF6-CYx=)Af}Tu%CUaVPF$+pW+VXUEc$t;errtRyfX;5<)o?V*V>i|E6W#_IDjQ-X z6ds|7Knq7gBO^MNKP^Rpp@hh#`rD$4&d1CoOIJBDy1UgbAF`}^zGIwN9e8O=G)N}# zg)Tiz4AL*Y;Ch*3^*`gk#@8F@*l26;>l3DjLnMk;J0yyfJ|0_Ze(4?L8#AWT&!7Ju zoxse^gXF#tub*c+@l9BK`EDdGGOqVh#w zB1!+>$e+ccQCl-QtLe+UxhjAAI^qm6?&EMDL)LG7hXx5uh6?7Fidir>K2~5m74WL= zL*HpFyXdYg#xS$bzGrFvE>nBpvhnAd=3c=N(IFtCc_Eg$2QB^@+v&llymOhHF`ORV zc|RMJ{V-#?W;R!uPOgRgPEVE;ka+B=-7{H0t;#+x?^r&tsyTcg^XV$BFlAX&gHr<= z-%JMpE!Om#4C=go%x|nFW@N!*9HE{}yVDi71Z%{2!pF@DnN)NDn9eLWeeUq`S=`6G zIF>E(2c`A0ywgS}juD=8mDp}{M7^#EVdu+d%vIrtd7t*nVsfT6hI%ez#@=6Mxj&km z^lR%He?xmm)gqj(@36MTZtg65_CTs=G|zVgpr$>gaqB&1Jdd-b8tu~0ii3GzqE?4x z^~0wHv1xoTsTe+9SuieB)+=6O;4=9#mpd();jGBi>oT2{G}Q-PHrPKROfnwR5d|g^ z=6P}KLU&;SXd(jHMi)1_+V};{ja~;Tw~bG0@EfH>s&7X?Gr~yFvh?Un(a>%#tysXq zzP#p`FZogl&LtHtdgB-U8Pr2Sa)S^kpFr>pM?ZyqUT**KGI)9uVvO1c4DzhP`AQ5l z^9Ej!H7@)JElbZjHMr3Es`7up#2c9*Wepz*K?D|1yil%IXp1c1bf|pJPD0Oz9UGl_T>0y< z3hK<0S`aYJC}%{wb%>R?-|l@@Y`d{yuB|-cgJp_j7m0g9A8A`C`R4k&_2Q8aO6McC zUtN#2wqO>({*kai>gTVho#HyX{8twP$M2teuA%?SEP$rziR<6)6E^r6xZuq%l5x!rnrtu1^IZ&2lHc$pl*$-(^#A%iGJi4}aM~Em6NwSI)(qs{hq0o>-ax9vRkYxC<=4N@I%zJQdykO>5MrM(s}oRSqfd8JexE>{ zw3JH*4vWfytf*|j%1_tuir8M#uXdwNPQZ2Pu$?~is>`mls6y6^^|Wd|U%2Ljfk@K* zIsmO)M|Ok)Gyj?2Mi7pu=+Myu)nKVpwE38&glbSAxZ>H1M_!3GcV7vLs(VDIRwSmH zr1ER9z{Chn+yTu&ZcU~ip`1{u1`ljk8l*$4d2$M+4d`<{J=y7MlF@8J3jgTar|sW^ zt;%MK1T$0)>oS9TQw1rd7rm;2eqGIUG&HgQ^FuhUowzhUm~h+kHVoBEUw}ZyUuzlPe1>3|Sqod7Gk9w$L#BUk;D^d8+ichD5Sj{~l;*SR6 zwzV&EFlhe1K#f7cR>S8nWpAhe-#a)2up27OzsIFl4ki+omK7TJf*P=>)fBM8<21Ai*2 zH16cvbV5FX{NNoIijGz_SoN_oVAQBHd`k}o(x4Ce4F)|_E?4W*hX}|yp`m4k{ZFLw z@7b<@l786eF1he=|H3%nOz69dVKLn>&TqsqxxP2AX>wiMhrBffkTTSdjt$Z|O5keD z%@OEaAeXGHr>Ss7prEP%)0k%XZso%jrUI$EgCv0hD6gdPmiV)&|p z%GAxAVzo>|rWo3aVI)!Sx0Bo|v=*X!OBKorqq`fQZ7c*a7TF9+hUGf~(0O^J2{Dba z*6IK5IHuzsLMfqCUrkW;zgg?*od;N&whe03|Lj%xv}z4$SX&$Qm_0>nzl=@C>JW1Y z9&gV028J`>+pKO}^?As%(cb>Ool&@6QAI=0`Q^pXZ=%P13=88nppFK<=4N_WFCWxx zo;{#i#Cxoc8ZOkKVIc8+B$Jop;OSXj6!ugVNX!-zqK!&>deWGq6^y50YB(nc!d&}! ze&l3FasBr~%&1MJ)QsnP97+o-?>X^8JeiN$aCnx^#l8JDL^U6`@?xzG0Lbnhrngw^ z_4JD0wD@$^`ds$q8Zj=tG%KmqBcnCOb$gsI2x3D~quytnBL`@nJ)#~=(b>$?FF%;p z0qmWvL2Fo2D;>8nBC%|ts$14xV#{Oe42Y9I(Eyr*VG6qov^=3V`X3iY&q@98EGc^O z%=)xY6?c&r;UDg-N;p8GhOKVvtVu>60(7IjC@p8O37fA;>;wnQ$trO%NL+ zWdvi387MH+SK7LN*+B{qMga-3msF{(vGDOCS7Wh6YlPOOw>MVT!PYi_(a>>liL`XS zn&fh3L2f!e@GOWya3O5dS5gDI9)4tiQiQr@hdi~iQC@LT#q1W=yxZ|1N*N2Yr)0Cc{vmM+Iux z;)%D}UBTQ@QCNR(R5tzNt~`kVtLh$nuC2YTyk~}X6BQegKgc&Z|2zM2mvW{AWg+lCsm&iISL-?%gw`3rad4RCwh|8MC~y~+1RxKSF{Z}wiD z<3;^JT~LoarV^4C|HB4|C*f8RoZTgl^!5}kCj||`hW6eHz7suML21C81*Fuc4!tt# z4H^5xclr8dhH}zU-QjLv0LVnl?X%1AhK@ozz2G9olO<>9yHX|9y7mHO{#ZJ1ylbQxwcG`hR1VFbeeU8U95Hezjq1J($c&= zEp_BNC#lO*l`xoq(OXj%Kc^wAomV{#lsPuF<>fxpix;McHhQ1NW@`1gcbqx@0eLe8 zm>#Jvj&t_Hugb@>0xJvJiid`Wfh>0sCIEr<8DCy*5R08qJu5>0iRv8$e_+;rW#GE( z-)|I;Ol|Z6p>A*QhMj^&lw|0)ue2Js%<1QVD2JVzy}Q2aHHsBMM)}T202hIcJ>8)f z$3uHluI_aBYKv6GE1dDt)-sj8ekXR)NiHm%56Ys3Qehq){Mb;j-130`5dgG)*|cy< z5O&DVpZ5mZ2CCbcOcVFH$0N$G8_XzCeqmiRFScKo|J)A@MB;qmFnv}3mG;mj80t!* z=0>bsXFqgnaj2X*^Tr|`3&KPl-j<>6BZ8wW=NgnJt_n_OJ7YzFTkIUIMar}a%tDp* zro=O=P)Coyrn^;NTpMzKDpta!3XI@Z;viosZgej^5S(Zc05ZMs%-SM@GdO)!N6VKo zp%^~Yjv*8f7!O`&er@q!DIAP|R$Uu-o17l0;4*X5?}f@5*$BrdyM)r}g2Z)ZyL?zW z$;4O>`x?up4lh|eFAwJhX8Xp%#DSu$GU1He7{Y1O^>((3tNG0%ZtP=x{Cztb-MeulVvY2UK6=W^Of~E z;xLoaqA^06kJ+-25m{u2$RQusJF?T0bI8t6{->mtX`hOrJ`{*?xL)R-uxc?^Y809i zX_p_?bNl!ouB!rqv)1i)I*j5*r3H>eKcB0F$D|F{Al@*s7F{HPJa1Xrd*lp^5Gf!f z_>n*tI;YUc?{<)iL^Po=KnyMB$huI*6p7iFeSkZyvVdE8WONiL5mkUOprajyd2;J+ z)c`>oc^gZg)QfDBJ}3xj@$>8SUpEK-un{xXm6ieSprdc@CAI$6sD`XHF%v3^pd<`< zM<}a=zqw+$)LX<_qcHE2-a*4Agqi|`87~|)Ey&WwaDf*F#t^B- z_pDhOF89u7107^1sFYRn1@i@4smuZ=D01Du7Jr|P+8Bb}nXZTq2d+l_(j*nEb!-Xn zE+?Z<7$7}@jJ>HS)aiyI;E8mpY0m@w92suG^KbvzNn$FW0|9lWJpgl`$RYO0-cbDK z)25K8O4+^MK)W_lulJe9xpi&%3OmMGebbe9&Q3b({HhV5iD!*y8XO#i5L6cck~%(uyd(Qwhd^FW zjn8B|!me;j!&cMNvrh!MFN9S-@|(6j#-T9hM{e120W#=%eHG{{p2&rbKeJ|5x^U9{ z%mU)SP51>ZCnxU`Yc!)^dvt3kCH<&0?AjQETErs%b-E0D2n~P+`otl^A8wW}PsaSH zZ~6uGReaTVi|(FeY$|d(4lAmn1Ha4_loy{h`HbvhR3daSX2KpO$&i?6_DLca%2cGc zr|`)=#H4@Kd-QOn$mgNFWhvh=R45$Vr)?^OB`tQDiwC)@qusjv@k(r`AXa!J6Wy>z zNT|A$#`uYo8={u~W!A3-)bBk6GBIm8GBv;h5CS3#VqIMOI%mYEpJQOS;g^0WfR33h zpFVy1@*;RKgc%>hHQSqjJoQ(-pTb&my}?iK#=0%}NF_mh0~}Le%sm8ECtnWNYzX#2 zz(YMv|nbv&Qtk+wW97CsTjxPc$H2cweU zSj97v`ys9WM0H%PV!JUPN`y|nJF5w6dgy>7A&gZT=-8@BE9H3)8*& z&~!>VB=Vr>`B~oC-{Ebn)0Gr>^$A9w=xBjG4q@zro&W0Mk@}_0AJkozUJP7d)-QdH z#VSF<2#iXCCWsukb-8%hN`H+yU3qxm@T(VWj-ADtha@lHPrG)dL%2eXs~-H;2&}-g zD%2j%&Oe|BBjhsd5m8(gQwU|#y~Iq=kJ7QqkJ0-`Pgj_CPZx&SlQLyxWFB?+P0Np> zdP;M0y6g}xlbKDG5$4c2{F7pzI-pl-Z7){8?w?mW^z*me$TiQ6*(}*{Z}yq<;i-n0 zO}FyM=)=!F*;_P|HwDUz^>)t;RYWZwy^uV2v&p~Y>*Y(olUIs%8*Qf$(gpBU|0n#i zbQt})yqwp4qOEvAIGu@Jv~(vr!{mwNdElcn0Sb0dO#sdiQD(YG_uFpi!-Q2rq1(b7 zEkM+e75ySfAE7}nfuisK2Isg`k;O9O<=;}3G{W0$kZ%{#q&F@XG6?i6%q%A-ueJ_a zDu}_7vdf~LwEA)xevwSjgzj06hLl4YF71iNjk}IQXVWd1HKhG8T=be_p5PDbss0cf zne&1#I1p5DVS3ll5%{H`tu3^w{A=-&Da)VE_Ff}wbjBUvD}&7(^vMLiG#Q8Qc3bBm zt|nCOvn`ob_qb_`QX%xFng&543v3#nr7 zC!YC`gKX0!P8%lsoLo95PhNX>U$}F%_zDmpBC;$y8w8MB6Y5-zfhPU*{lV+5p+^x8 zfA9$K+Tru#hZc+Iz@ZlrGeux%EU8UJdoH7x&w3halXhstpEk#LEhZRnT4rCgOH_^R zf_^F&Duvor6=OcZ#q>6QGiSDz+h!^``2tE`Ls%Zb_(zJbI7Usyd8CUsEcE6Z>*;|) zO+|hhUumylti?}ec$dbS=buk}w$@>EW`rQQw7X}PY@f-Z5iHv!i- zam=SCg`^m6nSIk__PbIN*Fv}wA6LhS0?T*(Hhvpe&L_jewv6dDFfU}qF1%(()V>WLI?r-p77;q z`DwG*!t+~Q%`+Jaoy6g)xaqBAc_49n3WPdYJ=rjWQPN_Sv7uY4Ah`%AVJqs;QEjdN z|F|lk9Mrbo^3N`C zPxE z<;~)>;>NrCkAjzEUOILh7@N7eV=T#t!Cxd2i39@7OX?E6e2qSZ`Z*=?bh-nLIB93k zp916lwfG396;iB;Z(+>HikTtJ`gy=9e}P9EP-L{Z;xSN zLx)kn{1fjnEqjQnm}&pbZBQiP!ybBd-DmH~KhEzGBg&?cY4PQS8_o`~*5LjqtCU?O z{PtWfloEg_)G)SY>DzHc0K-Z^n~m@3K$f6(=*APTfqQx$U?;TE+dVM89~YTf(yz(C zZcA=Y^_t7hnp%}TgPQGG7E~fzy>s%Z3PI%bX$jO#parr6e4cCYxK1uE1^M|vA8S?^ zuy~T@dB8EG#~gr_zpm6KJ{zdrbFVv^x8o?G_so6AK_Si6Et98WG1mR2+7WbH0!t(E z({Q+4Mr-##oAI1V*VEtj`G_t|R*LuBkaSU2jhD-648{O!owx%kl~o?|`Z|ogMqcy6 z91sR&^5`L`9aOL_+o5*ODXQA;B$&Ml2XkPRL z@b=DE`hTb!Thhmv_jJhGlla?ozm@en@l?%DHkIoN4qR~O!q;*?3>}xzx_k6I%wt5X z{M$#PaER)KH3>Ux{qY$%*xL|q@&&`DDf z)U5;%Lbj8Z({E>RlsspE zht(Z?{B8xihb#mX^p1@UOag(O4y)Gp_jD7k4rmEIOyLZH znip8BTJrY%N>PSdRgjL{_7ltpVaVjd`v40FqVv=b{2R!5^D^Q%YS^5yx6T`$qM@PA zEehY2KF$5YiH;V9IdSL}f#7V}UXI@*NNOcz_K%JdpVs4s7YU>E(zk{o5Axev@5{%H zFW;xvvtSlqJ?NgEQ$kaYBv#JPE_PIio=D2vTFX+}TQ5XkJ#n-D?{($w5poEAGo;2$ zTYSLHf9s!yn2q#40oPZP)9e6x;f4$i$hvmE^C~WbQi&57H&Nzi#8m~#kI~&9WnY3~ ziLHyHcuMM?Ed|EsnTAZ;+Qp-;+w?i)V>|8z>q|*Vk*g?+c#sP_KR}}So2(&zSBJ4B z_dQ#PLz~2;`tQrtt}BDe8k3ehZ*mW1Mv{BSp{!1wI%HJZGG9+u9^78i`nppOf zC&=U=#VycsMPb@)O8z~%Z-6W5wF@JuN1TIUd93;bB4P)Eg|#aZ&WTfk=3Bw-r=p~9 zbbE@R2#a}tp4Pvuz7&zBKB5IOQy|<^LPS$`Lek!`+3D$lnL;FNJc%j4E|m8{69E*z z-W>Kmf;966a1SudC+i=HG7o)ue6t%Dw+=H{UlJ>^iBC$SiQR+z;hmzhDZ>5QjzS*$ zUzL4hEV#I}C-~7Ql1ar37&o_03jb~zwqF^}y1VltL#Cl9c% zzn7>9#YemPQJHXv7AC$GU)e$A?qG%eq>_N&@MyY$!?klK_05EDYYn$&N)UZxGpx;M zdFw#{^Cib%*@kVvUL>F0sR2wU(1!szU-nFNab%$% z!7+7j!4|)oOk5xm%Ma!dG!Dx~WZapxdu2=N!nt-&oJ=y&$T8rO6)aETI=Vfx@9%{| zzk}dy6l1Z{+KO9NY)x^$D~0jrt$b3fY7;ZNpbcoE7b6*|$rA+*3Ou<-h~DJE>b;ZU zmT9gmTW9%M+_z$e!$-_CKk5ubm3x%9qo;vG9~3gDato`ycW{Fw;)q~wxBf{l4!aVz zgDwg_4_A86h%t!qcQYn_0OiJj`svZt-5*KPu0v27D~hyE0GNtfH);8j!VGyI%@;;$ z=fgzYiOS-prVOD9IJ@*N^(m!RpU(`j5`3JTHY**2jr!sum|wtvh!E7qWD9n2E!8y%rsY0Ka) zxr+DAPWI%PaK6v{7E1DZzono~P`%nL=uSuL_Mu3qbLh{X&Fs`|gz=3FB|Klo)zCZD zH}Ur6#dqYrG(I!$SuA?JkQ~#y{ftS;EP$gTCX>#_1{*imO? zKJ~=d^}?zJS7zXSvKdze&hY!u^g25bu`q$Ehlm>Y;K&vO5wa|kbJP%_>1c}-)L9J=wM$8{Xr%f!~I9BsWy%kjMO_}ZP+>^29epqg6~$FIeEcWY5sjw2MM^AO}jNX zVCX`~&w&Usz_GqAdU|dgR?XS>;>(zL)1aEee8MW}wdC5>JXheJPyd8r$9(hg)1wp?Y^BzVM*3Pjr0`OO1TGaKe%#Lu8nUz@V9{M<^u)_x~Y zorDm&ysAV#Su;1MxYxVW*Xr0y%yZ4`$-G0BF98qoO!RzcAJF;MfB&?Qu9U*c-HxQY zPSg%zI77gjmRYC@_vdnR*8hP|fRh3fo}qhNkM>0q+X4tqS(p!1%` zp7AZ~JnKls6%?*l;GTej?slJrFyvJ`6BSZ%-Pdq1LW#<&l($CToWia)f)4IP3 zqZ4muLF%S@ndQ5$p){}cTiu1xr!(aq+i+r)OUujqZYS5~4Zb;y>-O(*=(A|)YMQO% z5($Ptdk7LR*xfatf$6j3)6;VA5VzNcMx=g@;rC}|-aZpQKZ)^x&J`w9H9h|a+;~2( zi$W0u6i~*UU%%ZRTvoz3@)CCZ*Kw-sSpZgOe@vx9wkisv%rj5g@pH_-LPtCo#*Uez zmwS7D(?d>DQG4ocx3{|gr=Q5JG9vZ2tywm^ zSF#cKcYpl&0S`9}fyoA85Gc5lALQcvL4XmFkvr}C_Wh1DyqkW22N z-AG(pi#4M|L%x)q(NV=q*gEr-{VVsJLb4FnQCh<;1}`F#vx8db@j%dX>70fV4K+_^ zm3D#9Ma_?6-`{=B@sS%niv`tfHJ5O|YJ|4#iCp6Lj=?z==i#h%&aEnRuFg7v1tie@<3`r9meV3!KY5+X(IaH+OJ=`P5?Z&93AS5u#T{IU>vW z>Nhkx()bcPr@OU8OxuT#y-~3(eVD-Rz&iNJTPl@6B&z7FLHw+5{U3Y8tBY2hsQ1j4 z(TeYXQUcjY@(I4K*4Dip9UY@PK4_xx=yoilYniQj&syOg4!_|Ciq6Vhu5R(NovWZ& zDi6hcbMi`@IeO1y>pDmU_<*2FI>+7&=xxMWLry+C_c13Y<8@T*Ng`#OvZ>@hDQMoZ zYLWunzRe3=5WS{)EjKVJ!QwSO9x8Bh>sa@$SzljQ+D=y*7#`+MgCw(W9WvP;O30Bz zWT9^qV+pGK6_@6&D91`qzpDEiiI+y?=(Y2Pz}D!RuE#>)gShH;Tg6qx79uNXzpgw6 zvUije;@1CuAfhV*S?1Vb6wR}XE2sOJFCTn9d{C`-pv9`Ypt*|CIoF?+y>xJOK;}|g zF@yOtj;&m=()aFedEU0Jo>Iw+3qwHey9nIAUWy{E)j6$FSmEQMzul_4(mtv|gDZ^> z+Pkm((TPhV)zjMo2`nB@;?Q~rv>;S1zJIUD>l+dFke?B= zTw7_50G1`B7LrQYod!`@B4pb=D?SCdT2RGA?6DF=Zm;UDjf}RIdFHQ!k%nT)C7Y4q z;rw|cw@EP1l-*RyYASg)71)TokBlm!GyLy5UZu8K5S7`{J@^3^T~<|P91Fml^ASx- zYd4kFc2_%rG^ED4%CV2H2Ci!}bsD`{4-us&lp=m3<8-hskfW=#n$Wr19I*={tS+hV z36>eTrTey!zy!Iw)J-g+cT8DG-76`da`9aR{q^7Gd%s7?gwd2AHcZvcZ6f$x$kHeS zg?ou&Q={AEq5dA)-(>`jQ@fq zhYuWIwBcZ7VY5~URMrTq@V1c1x1_|KLiXc?QvosM+K`;sRk&`xKA0POqMG{<^g)R$i`_5871g!tUbyJ!ds|&eERxgaVP{@{5inP$0M+71jb|Uga@_Nk*zD3- z2l;Ad@_AH@X06Q_T?>T6s?UH{HD%kJG7oEDUIP-9d2i!9%M4?$f(R#iR%8$B*jLb! zMbN(MzsRxGtTrY?P9EL5;F#}pZDeq8CyTO{>JNg&qa!05Bc7xFw^a3Vw1`6$s}-Go zi^t73zrkW&F^@4uVlWBxR3{=9i?n4}x@|%b*Iib&u^fT+h0Fm&^0sF{wg%D)k$ZZG zXtLQhD>>j_pFg4R_D(kk`5%Wr61g<1DX!chel4$E&o?JeQX`q2w}o}GBoT50ev^qZ zX0AXQa!2pDQV0(gA*6C9Uz#J z5IWS;i$fJ9Re0!ctoWMsdC13J7aTUzCvUVXTWQiIUOblWU#P@(0ve~#LwO*2M6=|-c;@D_gbiBQ(YDbf$o$_zn zcjreogmQHqpgf1)bEOO-rU8+-gIfP!9nk2^C~ZfO(-8%3M4lD$;BHBRzhxLyf)rs9 zv_Wv#R%yqOg&m+xIDP)#l0Trjr?^oR(b98M_)o!vK=9bSIb~afvLb?CX%#G%S3FUF zrA=|^#p&I@r^$ascE5?3R3Y*g8@Hjw%YD~{^onEmFGPLFt5=uO@6H?D>hMJLlz(|Z z*u}r+-Nf-_D5~uBR-}UVTqQXPz3SSk6xOpl6G5K2S-B2X3JMudAyV2XEBI>lg1MIl zo3P&VD<$FMo4N(7ZZ&J&NEnD;gOan-W^Z}z@8tJBiIoLdfeplfAhPpN(=8v@YQybm zQ+gzg z@GnT?tKFRxp^T$f8ZU&`- zt~B9uXn1)*28Ah$sl6aS;yg9Ou59i_X2Var4wH_>xo0UlINR>*0eo(vNKNIQcO@N0fsW5gf@+~)`|WfmA6d^kX=H3)uJ;XhUZ9- zNK7>=`1b2`>SLI|Z=mRb6lD-QP66R-Ys22!)L97JV=`yAx3>`mX^>I8CHEU)O+`vY zh3LI`2xwbYeJ43rBxedTW3tqk-*RkzJ#6;u-zV#<^d$88)@WM@&J+)G|+HC>y(;-ujY%{2W2R!b9mnMzg&O&c*D_HoEcq zuN$D(dHu(D$xEQE?N+#<^>E63E5>{)1idUm9wF|HuzuM@iX^E!6{$NuXd9`dy{@J@!M8+`1cYykH{GrT`wM1=v}&Y*loAf$U8f z49_qMk>7E4D{Gt)k?ID<&Ro$W^?;WI_VM-Y8c86V){0`xEr-V7QDlt7B;4gj@a^;O z@O%?%W@Rtrr%QnblTqbkH0FZh3cDt#)0o|hSa}$c?K@S&I|c~sBtdccWZU}ku| zFT3FwkD>0URz%vvwXp$>unk83Kfcg)LHq$$#4p=EkqRPIQ`+ugGWT7kMw)e}{qOj5 zDs$PNZ+TZ%-yE&0v~)n}5kPqmQ{&7V>rbkpTAZB`QZ0z?y3E?A-tHYx=yZir?l95c zQ!zEm{yd^gyjg`N5&g#)Qr~s|+Gr>Exo9Wc&QeCsj)>pvEl2|{b7q?;%E)}~C4bl6 z{T`(Kd}B<|gU_{y>O~ek@ji_#iJ4w~RU_*!AUSYzB|&|x)qG13Z4J;Ox56@zi>DM) z<|*4`B83c2@oGlWvx{CS6edaodKob)J4qGvHe>_JoH=4f5N&NMy6wT`%1B;IhH%FNB#hSKF#wo{{DHG|YP{}cws zFjb;gw8(&M*YUXfq=_Y*4K+=YX?6!afh;S)dueg>2p&0Y_*2 zC?tlvNSXK>#DNe3$G+@YEQu~?9C?exnD{MMa*}%|w31d!ly*wuo>d_sIyE7ReZ9g0 zO*~$utrm`*B95IBG!*I=;0M1$Bv(F6M8{#{l?x`96>y zEa^wRHei1HnC+G{2!OQ}_dA`Vy1HAn0{60JGV#g|6^irywyAz#vXDYrm1Q!N9$*W)_DBxrq{d|A=xP`( zyt?>orG-~%B{Bj@Uj*A$KwJ$1lf$kf)zEA4f7qf&M+=S4H%w-Mkg@hi9SIJh$cdY?Gw6+eTVQ1rKCrJ~DmKELvTlxVzOb_rhu;lz z^&Nkqd&72f7ZMZ1zQlC@Wq4z;*#oD5dNjZw5tY&d+hs{;aw=t7X*Ynf6uJf2X4pYn zXfk@2gVF>}GpTyewXtxwwQzUCm9oKNOMQs#t_T+wmnknYq+Cee71c5kx=NXHB~PLE zpkaufChjKZ`t~T_>svS9%SEp*NG&17m`)|iE;K0g^uXsr6|&Y1ENoB5E)FW;`0YY+ zF6AG3lcS@?-iC}d-^L=%>d;jvk1&BVh77%MejBw1aUFJH zuBKV(-~ko4T{llpX)OwRV?;qSJhyTOU%oMyV`j@iD6W3)Tx}u6Dq2>@{7&n+H0_Ns zI?er72k0>z#`~*}{-rru{r%eW*SxQ3PM7T~`A&D(^6+Odv4=&=Z>3QZ-R)~5raNv# zVuXad-rORHuwVY6E|WP-YSv~zj8N27K&gue?-^ycF>m_vNU$UM2{vCDyI&d%4e;#&GB5#g|saitZ zBOxL2+rh)ehUe{^g3fnlW4-~d2Ay^p%g~$WbOlfk4zaPY@G~CMmfcyGglinyB~gqVxcL>@)S8 ztwic!=ilz@V-}`sPQLozxesWuTTE{-acHQ5kw)}$8<<%+I8x)|pQi>q`aI=Uk&?`G z5OvB?F!!M4LUEh$JgMixGv{~zki2SiIoy+NOO-XOQP02>r@WUCB3wBGKAHr`lDK}0 z#7tzx!2oJ2!c&F_xkCht_-mOVQ&S-q{N9Fi^}mxLemm7rPS$eu?tzmy+*1oZCvD#` z2I-M!C6{M(UgO{6u`8zp;zer8#c5n@lVm^!T8KsLis2e$tr`o z2}sonF>qMvJ>(Q2nFjp9fMcQGdan7f$YaIj?+j=P35_0fE*B~r0|c?s+Q-vEHTDlq zM(iXnt4nodjj52v@aqo?Ch~O`OuRY`XUzBHd|TyCzQ>+hTOF`|zcX?kC}C7JM=@+5I>F$%OywP?D0`KyqU^_{s4wDsVuJV0m=+ z{ewKF1ZSiCUZk#*ot+Ie2tt1i@3C~zW9b()Ss2r^qUq^Wxiwn82|A!Kl6n`;vjcLc ztv7$L+<6cx7O_IcLWAd7*b~tG{6h0%!H*yPjo6321PGsi;~;nT@?z8eOQFF{hR>Rx zntFDoT>W7K6F|h|#Kgpul$7M;ldpb0e$N-oe2YKE$}rZ7f1icqK8IPtZ*lEr~rH^|WtCIsXCc#Zjv&4A6krK0SKSWbd=Os(F2=%BMzIena|6E4k z!4`VA=HPgl$K)Q#HwW3hXD;dKl{@wCZ@ej1cDroa+DmzmQ#ojL3={I>|T*k&(T!_sEW9lPyApkWB|6BioUgEhDE0 zNum(4BV>=?{p$VsUf0jnRsIOac|FH{Ki1u_lnKoRf90OpgYSPqz+?}nCLt{S+Lpjx z-U4)`xY3Zcln9G6N)mk)zdmeWaoE9jB!GmoOpAhKD&HaI*)!O)J$|Bi7Uj+pCv$k7 zWNUs<9Kxu8kn+28Ehu(hsQbL`5`!I!+!ig?-Dke0*=CX12t*yq`dQt4XHQzX7RY99 z7iC`qi|iu+zS`%o zbgo0pMdU@P{?gQAHsXZxihy?RFPPIb32kZ$?>_hU^{K>vcC6Ob%S-gj*k_|qPBZ+d;FRlg+tHf)nzBsR)S9dNH#vwTI*W=Fv@jwf`3~nvb1?~gDJ7j$ z)-So&ii*n`0DG7?KH8=jyY|Vk8os!nkN3(8GQ7XhEPbmvL>QruESHgGh;#?<|yx(fkIiwS_CHGXw@P-#zU^lqwAKj2hH1{-vwDGzLp{{m;upUBL zC8RiMt7A8>X#429D`IHlHH8HWER<8J$sS4(uO4{~MmsxtAAtfy#+Ti9g^cA-=+{;JbpQM@+96{e_V zV^q(+=24F=K}A?f8)o^8{~q}Kt`9ABe^f}XK0(gfHX4YJ`P^7!LnDvQvHH9&<`R?g z**IIKOCNGPBhdJYhKfYH&U@-Z@m%lu9#$BNqYud90A%CM~dEujXOu2Au zTwY+VQ74PlRhDj;?5v}s6SszpwJp^z9$O&}YSm88C$q-Vmhq8?i03JS znXR@7CJc1tV{E!a2|L73E? zb7^ajFq)ya`-@2o!vZGC^^1oct6Q9jpY#a~oO4SIqlW3&)|qp*)+^!kWG&>WROOTv z7s(#;lKvU>740e4RLL23ykaJQXz0H2@%pxpEFAqA4}RpUzaZs+{(YH2VHF-Q+|i)v zFLR1Q9x}s?gW!YiUA50ctQNT<@hMXD-6;q?XT)2bBCcK*MD7a@qH<} z12-T03!;mvbn=ALp8#2BVAc2TL)Pc@iGYnVv$uZVkn%{H9^a{N+F@-m*ZNWHg(?xI zS2QL(C_QlDl;*b=iE8L^TGN)VCd!o(lqU~|*Kma7m!xlOJuxM@gZk|$PCW`HQ#yHv zboX{9%V-bTI--$#Q?{G!e{&MG)%Co-_sqKcj`hvm$KxR2NKa4ShEL1q_*pWtnX3sd z3Q-fu#PAxK(fnLR?{*GxVxEFhJS%V*|icDcjOyCH1dm4$Yfw?YJopS2Ixv0Uct>)ku6 zpwYjg4fEVfxn#7uZ~?7JGwp z5_4jgmulF?YW8Uh2msE8h_DZi_wR}w>~u@9emz1MGEEeVz5#MRw3Z|SnRmhPz2oWY zr^ns8FA$D_mf%~*w>=}szXwF8sio<=GoS%dY<0cxu=cop^z@Do`i~DPMAS*^CqpUr zn3=3qN760e(LH{$t{CS<nZTBR0z$CYow12$yOZFWq*z+>&COIDMl|RYAYwN$TsWp$Hc^FIHh8-SeEnW`RLa39YRG^ zL@mPvf0!7%o+1f{#--$hXEZ1DFFNzGW*442(P=-O-PlD%!bre34hh*y9~B-6u=dE@ zP&P_;?-H}8DB|KyjNB=~sFT{uus`^AKUv6ZL}KFOEZC4};M02g4?el5-b}D%;gY1^ts4!Y@}MuxJn?~h zOWl)VC`k56QBgoPfsj$fHMc&?h96g>S^b0mAn&)Z05EVxe^T>(cV|-UyqkWHI5BH>|xyS^V6a`T;6}L zLy3B?tlsWa6U>Sbd+@{8KG?s>oQ;*$T z^pyJ@{%~lDNXI`t?p!Fyx>?aQa5p+S8eQ|{JnOzV(eJLGb~}9!nybD$Kei;DAn!)K zA1CYl#4EmV{n;6()jx6VO=hI_KaaAwlyCb=DiIyeik+%wI(m8oOUG)((o}XToS;Q$dH5HYj zlBfN?W~0Hm74O1%wogp#U=Dq75_!(#DC9Yp2*z`Tw0#nwbd4pJxigFI-(<8eDtL!2 zkTCPHxw%G-&R2~7gHg^wtrJcxh)0&ZF)l3|($nQ8-B7S1^_V}1q|ox;QEKA5o1ToH zRZvinen3xq#V9#DBK{Mq(}wX^gAIqUnYR_1pZ z+%btDrOd@Yn#r)~5LzhbN<+F}dagyEf)RbE@g+qy z+!SDdxJ5$BQK81tZ5Xh?NSNF&Kq=V|6<7vjN-TK3HG?B8CP*54+Jdxs3hSo9D>3;# zy=XDr4g`T&wO7V)PPaz%)Zs3Z%~1dJaU_UHftpB6S?1pbd766g)eZpnnxAT%zdMe3 z7Z1nN)ekL%X~`Y3N6W^CHg}0h_+2f@%#Wret{F_MGA{jn>Sod_tOIf8ZL-<0!gOMf zE0*%_Rb1|QkZX{>oZOGOa08ym4}jP&DO)iTf6ixcAb(jGz|sx%)z?cWHp~ktsG4|T zKr4AkF-oOsbi5__xEp9Zh1}=)yhOSh8XAb-AP_`MfjxnboIB-=k%pvpEO0*i@$a{* z&4`RNb55}9Wv@=bP>7KFXxOWnRMotg>2Y`b6{w>u0=>5S?Io9t;Kl%9h(*Ms$i`~!o3we8e8ZA)sJ^;rIA$$nhn`U3RT;E}LN58k zaMHypm%cpTHH0^_zbHo9d&LLeyuS~QAL%Rkq$hcHCbU=V| zPElE-Cv=!rJ6txPS&kdJepCLeT8i+W@7}#z`}ApM=G}acQnMzCE-F2rH&Qll7nRe| z@Y3h+St1#I208`!Cx%zj_*EQi=TJ}UaM_T&g^2g>QIyy8mfnnoxpob4#fVw5MCVW( zlLSJ^!-KX|P9zGs&FfHWJX~MTrCic@|CgGuedwqr-E2?aN!&(jURF&?c}}M8?Uha| zc!5UAZP~m8T<=2(&fHBWZZF(9y=fy(D@FWrXaP>0RtcuidG#SQeH1izl7OmE)f-4I zp7^k9Ho_hD#`sEy0FEPvTBXI1Jlxv*TFc*3m%sLR&~)UI?geN(vY$XC(Z7xM-CwC4 zajfnnC?vrdHsb-VoNe!@ZoqTBC{MW6cv=A&1&1Fp`g z_UHU6^fFaaE%%|ds2w|unFeNgd%Hr&((~nRA~g=E=1zShcw8|LO*UI4grf#77VuXx zS}1X-oM9#KW2Gei@vN$Chf$@)c+>O-X`Fp@eHk;6OsPINB44DXrM-Bu(E$xYsx0E{K9cgQRA4v}$g-s{gkG-2Z?QEjpN{3G4x{ zkahSBYC6^NnUSrpu}qKsTY7&KhB$Hl%6u`!alPT4mE`%mUy}NTTMsR4I4nvoe|TKQ zXLF%#?Hf&(RhMDyn3q|tc{#N2zsG9J&CB1GE%}0GI>>jaYf0a+L1Z}@|hgShXK=v0^|-Q zT|$#n96R~T%hFh7vyl{Y8f|VHJX;$JrF(27n&cNRw$5sgNB&xWW9xb4VS}pin%#2vLN@ z-iS!c*4teI_x1K&uVHYi@7;rI^C72# zfYpDwa?JT{X-nXOQ}#Xo;#Kq*7**< zHoO@lYVP}Ivh9Ve?qigd)OG@9h6DZ%of>(6FcIyRzK)6{xEl9*e8Kx$hDPns6*_Vp zTG8^WwHfwt|AQM7r&sPNn)IF(USrw9@VjMJ1r45a(R#OFU#c8x>+PS&c$eXOo!hjP zFQNH*e98gv9y+(Dr(>l+%dy{rPzvrfJJ3LT-r0vW{}wwOYoV(b2+h#=P$7!EF4Lg3 zgGy?ALR3s_)a9>PhdLplSpqFB?d36X4!M!PrRaS^w zF?u=2uTFmuUGdOogxjeg4!{UHvk^T#`B6{7WNOZ-Fdk(ZBuNmWUI*@aieKn<3z(ql zpf*<{cUe7fB;gn54%2+vtDAgo6cQo@&||%G8^|s||GGa0C%QgLa%b_=hhVro;;K*l z2cv|fwzi_9Y})5>^*8k(?Au6Z7^BR?b4guzf_aTlMH)3&0;&0bUtTibEuEVT${vt)Cg$Jgwgh)E+%Sf zaEL}<4RB*Gq00KcZ)n$8pL#+^C0tDR!~6ZY%F*}29FXdZ`r>BT#XS|&OKcZ;L7z@O z*;atgK81&(<*T*G+cO<&AOW-s-Up1G!NeBG=)-mt$4msXv#6})Chu+EUUz+|pyyl* z2u|YoS43DCD7b)vmcTnW{I&5nhIuW2luQ%C;zD*Y_V)I%ulhUZJ;j5!?1Q%^A5m=u zdv%^OZ~|rOQ?J--=o%L>@{?L&4_ zsCz``%9h&eC>8eENu}RWg`V*H?w4 zCL|U3m%QZ4MR$Zp(fH79R+*{pm0)2C!ZnC`AF5x5ee;Vm7jS#013;S3(@+BJH>emOVn8SJsG|J^`m zW0#|hPFcoVk9pUd>g#&plRx6P1iKo{6t!l#VtAh^wYR;AtMqnnXJ}s{v&5V}jN>jb zcTtM}z$mOhSB;-*Gv<2G@s%0zrbW2hpQq{ zjz7b6_ckdK^<#bZE?LzBJw1*+R*a`0x5*_*?^mKRZ5srAI!}I6bpRsGrL5HTga~i% zG07jCdwCMk&4F_)cpssDzVeyWIQjPKWUhl=57$zRC>M4Ej^dbC`nO22YcT`EvxxeX zSYJsBQ1vfU`GFIwE)wT|zMS(_9GsK>4d^)nSrOWH4-5>n>=m~d`~98X`ONDnPZQ*qiNjVRP1DVZ@1-ED#*;eKA-GZd|+XWjUn*G0C zHyh~(BOuZh7?`?srZ0D;4_$qF=9N8V_)=>A>p5TWqrUhEkIhMBY^7#e)WgH$qn*wx z`g6*ZxEAtxO(g$l@+{=sTUFj2+X7p@qJjb%Pczyvaw~usT-1Yv|45c4DivG#0WV2) zZ6N)|YD%#A4qC5xi{f9smec9d5x2l*@;^z!(zZ`N%}T(izm|K%z9!MXAfDl@sCBM? z`;kB#*Lwl=rz%|2x~aEKzrE!lGXeCkRgeReEChArJMRKNf5oD z7s(&bmy8(dO5r<6q3RD=Rp=>&*5$$jyRyH4azu9h!e#D>r)lf)#ZJ+S`kx2_eNKGOk>K1V9&-d=J`RLFhY@ zU#Ho_W;S*aSo$$#q*Qavp%V4=H>k+1)rsS^4l1Y{c>JSs6QNpy(0tLpGLTzQ5}Jmr zl@*d0K17q|8tELT7n+Se5~94A)qnlPN9z{m?i-K_wtWWOA4rFA{}y+E9e(Xej+_KVU> z)(!<@UM$H(3$lW`3Zlw}DzD#Ar{3n}hD;wcH}*0$>(0GzC<8j9=Y@$^XSn$mBA!>d z$D^M%=DaD8UX=Y&Tq5%AVwUZ*GR39D3skQh$ORw3z5Z~{H;$67IaC@yi#mm9+yLT6 zy9%LoOXBDu zj|;KStUaNbfdBd+c)t~=YGl5d!w|Ukh;6z2&>aDz3>h!XKfFauL)7*b6xJbs6V2h- zmDhdQ9T>yxhP0$zJWGPOfDlSGo(tHwqpSzVU!?v#y^Zz$=Ae4jyOCx8 z`9*WZr&1uft2A_~9s3#4CAJ-C@rw5BpTAg-ue+H}nV$%9J^BeMqG7qxU8xfKG0=)p z?+}RRdd|h0f`6`-cgcN_@>A3^3!5nej!fKSOT~#NlQGlM-*^9GDuF}-xB-4PfJ(lZ zg||^ZbnJo|*Tx>ULrK68)tQ~0t#ezlS`($Frk04G1#XXwsi#fv#ojg(6xv3#n*UfN zix0&Ki6~tAxlCaX{XV`Kikka8ZsS58mW+EiHSS(U2C5NEt|qxmf=8wheb@6<|Cl9I z(V#=^TW169R|1r;<-E)aXu>|RQA_QHPO6AC$fukNYkKhZJ2Vul->NCd1LMNUV)GrM z!oO~B6Hdh?4*stp7ck=qd-(MIMkBZ>LTw!!?kr7;ojWfR&jp77eCcDc%v2FV$zWDt z=Z1y+BL#V_z2ePH0SsmnF&=;n(em~_vVoATWuNK$Yp@tr#8H=QcEzSKDYg7S*1`KM z$`3ZPw&^j|xqQGTY6m18*o+^O;dHzJ|{*r`eTHH-WE>DjLaXP+dd z*fN!5P+za63Id;cUd~~E$PX3QIzT(Z>&_c=n`gZL=(L%Y z?~wCL$Ou*aPK@E~9=pdA-=HrR9*IivGl1e52k!$x)5wCKg6n7aDxCk$jeok5$a3cy z&CUSVjYzG4tIMJUY%gf3HXL?K+tIP|S| zlCQ3dZCU5U%}suPA<9oTNfhPquKfqI{PWd)phxtJtH)L({kJ|Z{k5widoBMj^j0q9 zi4M7u?UZm~4mf)A|6^o$czCWmeZ4d0ou^%i#tTG;RM&sH4(%vT<6qr9W0;Up8z-L` z&16mU9F^B#Nk=Z<{&aO$zc2EqQgTwFu+-YLXnvx=rD#49In^#Eb#7VF1Rs{puni3Z zm3YG;%vcTc$7H_ZUD*(7ZQhMtfkofB`NmP3n;{ErH=ZV?>`h_srPC9&LC;wOcro0< zc2!K>l{u)FF6-e!b@&C9omG~w~B>ttCnZiX5zlgW#2)lX(#X_6A)vSm<`b;j=& zyGx|s0pFxms=q%*#iU4O8nio`@32K7II;Jo7EzZulHDtv7A1U?$U%P2DD*LC1Q6ZF z=H_Or%k}%;HuJAHIRrZU3AX(vHA^5omSiOynSocd6`#^L10{k#c#L-8b0VB2x{J(v z880*RM*Fqr7bAN!u%iq+p3C`l5;sY!7EkosYfU?nnm|4cj_n~&NbRT@bEcie1E!8% z0@V{kwI?7jIa|?{))q;uG@0c04fKYuKnXL^{N3w&LKWYk(AjvD={y{74Zp|7#{mU= z@$uK@CMH$kLU#!I4JQ$i2Jejd!)&I{+D6HzJ03c!LU#dnu<O(d6Npl#A zDRTd$Uywq|1(N^Dg>x!T zN0em9y^=F*l)EJ*DV*oDWBw(NfOdU$Gr6<|eZFcbGVl@aVS3mgzy~&CTZoYcJM2+E zZkuAZRq7I0T+lSOg6M9|WX;Ub%#-2+o?ou~yJSF^kIu(|_63|YN2q$|*npuZ+cys* z?Thj5IQtUv|MN0_2V4&^1SI>=y2`Td4=TmKTH2eRpGPq7n>RH`wII<4qxo8z?$P4L zOII>Wy5(KCPd>8zAwCs00Jul4F5gpk@wHw)^&xAEJCC&?Im+;ej3Y7!U@N#muBmzX zv7D4Tfhs2&P8QENV?%dNW;3dDfL3<$`bAwY^&z#P53}x_R+WZmS!zi}`KiYtohd+0 zeG&c-%03;nd+LmeoP1#pUqiNAX0a|GHOYknWrX+=Eqn3dW2amDAcmk|N=EO2*i@nt z&9sCD&F@`h7FtlC4RR zIrE^eK>`TAJBe7v@RhlMtGCOV|D@VC4tWO=>kD(H@1SYk6`-V2eQ?6-#9m0cYK}=^ z2gE5e>H-v&t=W@bc;lP+0x*ZLg$5>qpuIs$wLkd(+9pF;#_Ie2cP=&0n!Zj*P{{pL z_Mi!thqH-Oi1zDEL}L`E_YhF+sHYDl^WIaXgv{b&HCJQ+% z|7jR$`mK|-r+YJtt*+J0b6Jt}75T}l0k3t%!AS<{DbpQtnut~blC)csH!lhadGvAM zJ>t2f4i|3UAB(VL5Q?LuqRR69l?K+A7BLYKyRn+D$vx8n(H3Z#Ek_@dP?bGFLu+lYiePc&i&NM2OT4=l?;dU*hG3)t*MKVfk=Hiyvy7R2<%4j)|ru zX=Wp8&M9i1>zICd z+A&8=H8@v|Hvau$Vm1<9uB&$?1&>HMcnh%ZJwbBuno40Loa|57tuJn&Gp}Ji{OU|j6hAJXrIVhKjqMmJ6c2d4tWyy&i;#!P z^0oOOI1_IXD0Xg;e!6-8H~z>PT&M^n1ho%R(KEX=y1k@VCf!9`28eVR$gyKfBmLvr zZhR%17`w>RS8?o~?HSaA5z=Dr9Ria-P?6|1X5PYti^|&7#^EO7Muqa`{3-B~_4!ja zb|n~9JMVjoEvUy3|1`@-C1qam3&Nd#C#m@T1;yPd-cyY^&8rWfZ7hI3eaJ~E77^&1(zT+&DP2J0YRnVH-&=* z`c%n*@z;A&>#RJfRWrRGZ2{L zC$j!}FDu4SD=f&ah)(U(3ZXcNB0t|6^^3nE&?CkXCMY5)DJd*`QQ~iOrAi(S)+!zs zQ(-mC7y9dyEkQZ4eA$X~C^4e+7^^oe z)8%^>6LW@&Dg|$=BtqWnAIzVz{3IITAph$T#J*5c<}heHeninin;PF13~@P3stIA# zvSa}Czj#rckAAj^if#`}*yYN`3M9)GL<>GuN&JLSW}I?UW1Mp=)W3I4inMikQjB#v znx=>^(m6dx_SAte!>OYX#7>wEH3*J?#tBnEB4*`QNVlo!^S#XsWx7L zd*IO0>o1@o?sxV-UY|Hfu5Glf%)!9J3?^ak9)GGE>d;9>A~uJ}RS{V^I>UT&J7{$q zF$GyI^hzz+3`NyniWT7bCGF-~dH(_jP&Q3qTMveVpmFw!3)6hgAwqtpk2L06q)VKP z3EZVrTlh*#f5lxcQt#ar23*YYx9X)f5;nT?_xMwQ4jY4YfvHR5Q6{)0Y*eSpw*OO= zi}uUu;4K>&BMjFp5%<1p^*as{IA}rjRi7f^$wcH_ZfAgN;y^`*kwoF_D}T+hZ%hbOM!? z?`-I;5pUZ|HX>SpRU&!(YO3Ra9hE0g(3||QAdx<*Q#SjA@4WQqnOw-lIE9@EK0f?M zCEAk2SRfz?+^tC9gRxcGpFe+)@BqY-6`P{28vn|{xFz{P*w4wBv%j# z*gPdHdZcU$+I|pRTW}aAwsi~l6Xl*A-1hh%)U+V0C$2se+4*yAtzr#pH^F#1V4{9; z-**$2j-_n9Ly}Z2%?R13n%62pS0zI&uNBYrGf-ebm6woBj-@HzA;J=X82DwUHfrv_ z$mb26|6>J;UzV%?>*$R7s&I07PRqhm6koLRP?sYeATr2Mta$Wp--kZY7}_wI+99tr z+Pt$oSZcnu#kGh1hP^tnz{8wX5L@wXXkH}=DR*?NG%p!h3YyeW26eH>X`SI~vZS+6 zaXwWE+q$%3jLt7dNmBW&;e=$1;!My@*`_woN@qu)s^XNs&84B)*jw z;%{(lc5k61M%IJqx}^0oY@6{W|5`MDZLv@jJOoSIyri2a5Va;3ovH3S1_v z*U?G@8AP%Q_ua53{(5><94neO%4%7ALvbPfZ!}SGccLm!WjqmQR!vZU!*i8A|F;_p z#Tb4tqh#j|`XeMMJ-dj0+@uz?)4|sF;X`z6>~^phRWLH|~CPX+A#MPcej=@_z8)NO04l!hm&^Lx;d#UMujs=N>4L!r9MU zmwj=;Lku|y>o@vtu=&krXKumQ%V~Yi3S5^H-{Lk5GJ3HbFDpmUQ892=0u&uG)Y7MT zG~1A341PIn6&ce$@XSDeH{Gx0>XL}sS>>7zg+2Wzz>;xv46_bw`{-z1s4F~{n< zMhy=qur|}rI~dy$`o@~bVrK%KNUc&R$1Sf7O(12@wgm#w1oZVX<-cBNDCvnu4`qIO z(6IL8Hi{#WHnW0DIYBf=vftyv$VL;;<<8X?M%*N?Q-)$R4CDE=Ls`X0yWPYyVp1Qq zjlb4@ZL^_kH>bo|)HER*pV8A6*2vQ~8adbTDVFs2GzE8RxZCUC;21u{Sy4GkZM}>@ zSgqys#luI4@a69Bv!hTIwr&k++$e2v^YPg!{H>OZC^;Z{0iP0g$;&JlF!%t_NR~J7 z`F#+P6c_(C;e&bC25=wpFz%*%L(f8a;OOXB)ba%jot!@4 z&=o(TUht$UwArQdGaJft;g)wPCqT+g|ET}627PpEXJ|^)KVS=Dx)(f6NB#z~ISM{~ zCnV`$Pt>kif{M&{K)6TWp0or=g{>cNCEc@@r~tJR`(?rl|7;J5v!o_i*FMpLfIH^5 z)rT?i3EavC)$F9G>?D;@4>NTwZa%lJTogHh)GP(=5|3P1>eEFvhhE-k-Us5}!IQ}4 z-JtRI`>#YONtENC$hq5T=mT(UyYTR}>z!2d*p*ou;VKEx86ybswCJ4>=sQ8g0_u~t znHjFn0R@Rb?BqAcN$Bp>=b%EFM0N8X53V88<|uVM3m1rzZ{IbIxkh$rrTq(+qbKPc z1!-O8oQ%(wu-Z~fp&j!{Jy=7Mi1b{?#)8S)RsOrDfe7E>v4=@?D31WT& zo3S_d?gr#g|b=j;a||Ccc&Om4ys-a?7s1%5^m{>qiNSB zHo--KNS-pg04FW4y9Elv{w0@*MqiKH6bFR;HJU216&eFpUSIR`^J`otehk$`bO$w_ z7}bK*S|kAmB+}Zib<0O&M42yKn8mJ+)!rWQstXSNM9kXZ^d&Lx{SV!$)h0RW+Bz|c zx10g@(k~UdBx+ZdcHmxTa%~za%IJf(X7DK@n}$;st{PBL0!_^sYR*-5HstE4L44fi ziSK9Du^Ji1m5Hn)O+Um_Wfs!@uOGO$w2B>35DPK> zyKy=Zm0skb&v$Mb6>kgsl8Z7|AX=h7!B$M!s!P;9dSjOkLZNG;_?<#s+nMaO&R3=4 z%fJYed3yvb3u#)}@E;6$oNpfN7uN@#QHclQ+2=I97)1OpnIGP6t+{JNCh%bzPRp18C zybomM^Epv|-?){p}NZ`4k1?GwL!n)bjLqdbiUztl7ac?bh$2_E!fZw1y}L* zWR`DQ+)85tzsC<3;U2I)sRBZkbQF?B;5v?#SXau{q~5(PjUzHxAde1_95}&w>-w9h z@u7-}vZWML_xIq1;QZlKy7}_9jUTK0WDd;VjmTcz2c_3Pog&Z&HBj3j+(E_9cCQaX zJzL83jXCwEXSAch?xM$+B%2K)Dl}e*l2CWxX#1T{C4%Kh{fFg9-Th^Go=dHFZY7IC z`!)J~dOib1Cn}QLh?SLTi*SNMqF^kE`#e!lJXbVrA3Il;4(C~S>G7G3Ll7&9TJuk* zmn{_m7{bu)_S&>>wj@#ThP|?`_#FX07lg}KKNx?WeIR&Ppte74Y9;Q763W6AcyX;CW4%}?${gSXc1+{_|5hKW*| ztmFqpR(z!Xr`8M6c;tuxL~LzM;DEqVu)&7Ev7^)Ly94_5#^to`micGh`T68t8J zqUvZ1s-SEOM(!~9vQvcrN#l^*8mF8B$54Cde zBpYp}a-L{0|CDeV&1+ri1n>F!-6-JHjou}6W@h^n08KaOY>lo4_f_M6L_z`%82 zRP%By=Vho-K&mOEzsk_yvBkRcMz_bE(hOL5$d&G{QOBhkM%!hSE^z5jVkKxVxyY;? zibpkaL@C?d^VGPF`IDl;L+$2~CVz0_6BQdypTS+oh$~oJ>9k{m>}O_vEinqSSUT|)Kxli8ET|sgklEtn|i~!TCqn^qn_a+nV&-H)#t}fWetl( zA?@=>L{i9NKhPO}!O7StMGT2&$i+JXHuJN;Z%ZMmOC&WG-lMj~&84$Yy9QVaI=I6v zjdUI;6kE#+bG525aJ~2Pw@DwD=R1IEYm^?3)74wKDvBs3SWl}5+}X{o7T@wx?bkeY zHG!pj6l9&?no0l2l9BIFst@(_5XLoHmWD>Ur1?Po>hm7$XbKyST{60Zkd;V|9WExD zQ==&!s!_3=dZ-zyj2AENVa`)`3^><93%&HW0hxvu`Q&uGGBF>q?fmJ!mK@Y1Wd;^I zUTLjZZ~6nUanQBs^1X~CpB9j_i@UkPjG%h`|8*~>1eGg7&#$RZN1G(;^)NKX8=&Y! z=T^MOHYB@@;@@$$#?oqt-X^<if~L?0VvBQ&pr8>8P( zU(%VKlDWf3?8zTml8XwBcEFEHs_^#UMn4XOpYP@p_E3!{(q-=7XcsU|N~mItN-}GJ zP=(mWjg5Y(U}%32-QKyeAf*v__ghAWn&HR=Z*{=SPXQ2I+XB|YbSze4y@_TVnoQW} zCc*vywfgN%(;%y?5qcZqATQv@kQl2Qe&i#tV_x2iX9*GAfef0)7B_H89oDwF*N?lL z4+N;jphD|p7~ys;73N0yR3#h3!^am1eedB@&b_d2TcY;&Y zI9IJf%rls^NdRd>85)Q?##qypm-3d65ot=D)R{|T1a9YwiohITq+e-B)Ln>RGiSoq zo#+#Tst-jE=N^JAQv1KF_D_h;BzT% z#5VzeA+zSS4s+EYwPBsb3bd1P&|Fle+mF^#A(WcIQmd%uf#^B59YuaorO=WQ=0FU; zu}@L53-U3v9KmC?%f@`=>Er=8!g{C=g|eTR=1Elyv7;Z0%p!yfxy!zO}UhZLuWq^Pp&<{S5F{d4s?n z2w0>D$M!E@eSS@HYa0BWffK=-1BxKZ!Q_HFigpsOP8BG7i=m0dl}w}@xYT3NGUN*hvCAsp7yysgpup> zF=zV{K5rk0Mv7U}=2ERsIDAl2veQA-EkV*mTYm7k38rL(!ugJPqLL*s<_i_<=xdW)DFaRz=Na zWW`*o2&_CaviLQYg8ivYo_0ML2v2tisM9+4K<(dbclPv&vnL?n`QjD&C~DJSLle5I zbm1v%dz*pBU``@-qo;qEK^A(Vi(<-7^8BdA7mm@*3`rYijw(=ILN4mq3iQPq1sib2 z0}cRtyLdQY;sFa!jP-LVU9L)wGzsFLxBsyTP*o+Vz*WS2{`@y!zjt=(Y>mQYPtx>} zcB2liGrws0dh;T*QcI`*)2f?@rq#x%=<4Zq2n=#vp`!?kgN4(>V3_XLoYDnS=#ATp zBuRNvFXLoguxp}E#pYxf>oOI&zBxfc_;t!AQ+^%U5^P=}UlLcU6qZW|cS}e_B)K|3 zwnqZ>D#w#pRKZf{(qelQuTFaYq{PSki(od3u>9;5o94{dz zO;)LP>{Rv_T#0DR+^=6R(dCBbY8x>TgBRon5b5TTx7i312s!+%7og5Q$g+k>(Y43L z|5rsd0u~dDH~Aq{QHzWmfO4g$I7bQ?6(srX`1HXdxV_A16TTz1zRl~-Un`~vAxUZ= z`4ZT_!{Su=>t_(TY4AQ06o`Z%;#a#j8bMzD;&3HBUlQUEmt9(*K1WjAw=nq*dx#km z(BE}(iHAt(|BupZw#6sQW(&ANP{Y~Gp4;diC1mJ@85-nip&fGyOULX8#YfJwoJBp8^ALfbS`_n)Tf?~_yl!LGu> zOZ{ZiBv#d;U`yfCda6RbRM4w}eV2Uyb^7@T%Tl{X`N^-yLQnisek_0QuH7hQI6G%qG!}V&l72;=6Kzjf61WNWK(pl8Ae||s!b3dgNQPX~hZO># z4iFTSB&gbBuCMcpaWT~6=oYjnn(XJL!WwsA&GxhmvB81<7Z6diePZZ6oyL}wFqB0H_}v_U0C zZFW*B)k%tLV`Hg&;W0wlnEZEv1kI<-{|Wac;7-&uia#em4BA>SfGsy(kk7t9mbvPm z$VX3@vLqdIfz z#wQaCp^vmQ%JFbN5-4&ia*?uu{3eO3Cpk64zXL=0>#Gd)2au)RzD**-F7YZoALv*I zXQIWU!1&&_?0%WVN-(PMPUmx=7IDMVc z$)Z!#Z&LoM-v9~Z5(b^>-Dv!0+eE^dHp|x`m24Xh0pDP9C0QjFxE$aQ@-CPAe!QnY z8Q%<1x_>3_E_E!h9{XJYe>+zA8! z1L!098eUdpDl2RD$nPXLM zvZIurQp5UlBo3eK8_x8-Y@HjPb`QQ z)*wrI!gZGXyOyj`FHE>kNX%2a>)~|LEs^u0eZQ&Jo2X=T_ntAD>_c*uj{X!UOtoy3 z7YL;B)=GVF?ZroE1b+Z@g2XEvFJv8&Ey_x}0Kyl%&J(i{D{gwG{eX-k-+?c3aK$^^k2FRLkAu~E=N9gc+o|gx&t?{adJ{Wme zU08O8;bJU&hX_ArjY%m|(LXv!1VOgH$w@lkuBdGL6Qi$$H~9 zMy$-tRcMM=l4lcLLzP_)AHD5SN|3*s{p695T-D0(> zny-S4^Oh4YZ%tjKx5luXmrS+x&qqLabB)0Vu~5|T5L?N5Nkc7Cfdx&`d_(55$p~_q zI31yTTwD~h1UMNRfnd_m6X&;=N3D&%^z`(6{%qdw#bljtsVVD`%zZhsh%ZcA_Dl(X z=3m}CirLIFa^vOK-8Ph{>19((B6Yse-sAls=UOy`fxyvyq(TJx-vc1p!a3icSdgHf zLj)p_L~ewpuWAc)W9fDq7Y^y)GsXFH^B3+^buW@;JPEt!%C6~6#&^~BhG|k_E}}3c zG2e!`lEu4R#Z8Mv#Ykw<(H2sBQb`@GITU1kIUWWbByzm$!?khTV3>uVPzbP(L@`16 z+5(wP5ct4gvOb{5_Am1i4wIWEV+|yFdLZfAgE0`dSl(;>lk@K-Ipc9G-H1j&|K8<# z)8FqQ?__V(GZ_d_Fh3)69Mp~tke`fHHb{8)RsT`^-mQHgxegI&0+LZczqE^hPc(ha zz-d{4#D!3JML}y5Nl*rPr|-o6j|V^nQJNltR^ktWS{*Gahk_5ykk6#e_`<%R^=|g& zJz0^@4c&!Gq#;7vWlN!-6i81#lJYsXPgpy$V#!J`nf*tVP1oBpPG#zKmm3ze7of8Y zK0fk(i%@Nj)#Tm-sK`6-Gs|#Pd_QlK;sq$Jp+^Up3Cfn(~wU<%B22LV`N-OhlNFJqS611rL+^Txit^9O>Ka|rzU1%V9q%fnP9L^y^D>XLPwd0bZ!24X zwd{dpegdd3&1$j|?#LW0fVN1e%;Sg%jJgMlqG$D@vyr9yS%1>z0+6u9xPD2=UodFd z8xFB3^<$BAg#<0*Ut$9*C4k zNJt2SA-eV&V!FUSfn-_0=DYQKiUblzU}nw&UIIHj3t0TJi>KKGvHE){{a{ENC_hm) zmG8gvNNVR1!pGhjG@00zLUMXLqz*bDf432#ETg04v@pWL9>)-N0no7O=D#UCKslKC zy$y!ARDh%Sm6pf)p&j0Y$hg6pl?yk#vF^RRa5LW?+WgbahV;N}{>y?eTXQ~5dk=2c zT2ub3O@uZpF&D(Rq6Hbf{eORGD7zeqlbhTk`(X7L&62A{7j8N4%PRM&cI$bI4gR{hxv?#(EHQt}{SRlrdG| z@#Du+4mY8F-|$tAPycucO-pnVFHO%iP;&Oxn_ItCmE)!F*eVxA0&*9C zciW9$9}(#|bcUW|H8(P1mKqSmiadhhtli~4^AGRej?3c74xLQFI8vDIFQ&xQx(4$ixXoMs+n(-?6bDAj3-0$=(Ms;swK> z4q}amD=tV%NF&ZG7TcLqaeG;PJFb5YStrP}sgnoH%RH1FA-mEH)<9q);kjq(4eL#h zph7)FLiP#0lv~}fNFR-ue^Xk(u80J)GBi$}!W+4l#vFb>8W_3~tw0J@C&CAh}A#;+kmtV4z$b7ns0sOJng-zGw8w}@K zYN$5;h$NDM0DCJrko~uqAm4+0*a$O z(U=7F221zm?Z_~j{GuXD#@ztc#X^X)fDd5SK@*Ci1Lq$0F5wj_$oY&GEe>P?;DYC>Xekt~t-@0EKvRfMubUtP^L6(JTV{(m%G zc{r4P_b1Al27@694F;3QB(kp=`yPetTgV=wvhR}Y4MN1&LMcngzJ*9gLXw1dLWP#! zx%K}1@x1SKJx`grm-9X6b3V%z=W5|$tklaA#fXF8aYo=$5jl8Ln_M`R>&ta zrZ!8RGMb^vAF6+PvGUT@=l*eQh@}WJ8^~*o%>c)<3>YfNP{EaZDu$q&8QY~`cve2e zS#E*z@A}{0t)_+}f`WoztN+Ji`D0!vH&n7*FZb^acl8>mVSbTeNS{ZHtp8{d-BK9UdYfa~8^ zvvYHS*=}&_{ia-C0c|<0s>{v%jdU_O!x3o0unL9~1!z)A1SPOFz%zWqIM9r-uK$92 zL>lBiJA4@GYcC)3k(D$fl*YVrD=@&|-MD@G$l=4V2>@=(IF-`h{(d(L$tW+4Husb9 z{1g7um1fVar}uBvp0ks)TT*b*l%Ewmwgl@G4Z3-|%d|9Ix@dV`p^UyLhXcE{pnIqP zum_AASaa?n_HhWQ%j4;cS@lF$hnuvImCqplQD>CnrbBZQe%5u6vJg`^*OW zjjn!$5a>#?C`U$i7=7kWS*zPVHY*PWU+VR%;Ovcz2Fw91)cV)oj89>oZP@{=$YRFxNCI@Kr#`XDg`ItlL3U$`e-;$q)`wzqS0`&0kO%}R z@D%)IIs}%5@TY=IZ`jBNtUjBMK57j_BA&1D(0iS~x1fz#<0G=*_&YfYKfO424!E*7 zG+JHeg~o8$R-)_&VRc4pl;Zr}4XB7urvVFqFg;kqJ2{nHtPE%Z7num&TfD(Ok3`-o zmMVv;=#I_Vxw#F z4Df6#X309HRm_5(1Q)1ClxFMaM$c5N1!o$5u+xU;!11;VxPfnj?<%TXZ=f$`u=RLj zqKobB6jzu4M?zin@-4bU1(7TuIi@W_QHg~Q+4xdzl6Y>%eyA^u@&z8={Nq{QVR@kY zPa;}C1iqPahYxSgQt~Xm@E7924Aj@(g&fa;VWG;l=f1>06ZW~mc}4s`*1Z%{y}E>L z(SxvTg`vDcJbZ{{QrpF8WC^NOJbLFxD<&1Y1}@czsoLKQ z(2Cp!%f<{d-#n!42S4{|C3_WVG<} z7&d*uXji07V9flqr@R(2&QZ+#EQ3zpP&<{xQjOxr-{3CdzdKyX2j z1(O>P?(H2M9_+I(RXjOy+PGlW4!gf2iW^FA*7TVH7+|ibJ`Wbl;95#4kmk!&f8VD; zjzD;T(|T?Vc4^$1{QevkfjJz*TT>R?CNegOLCIj>_w-_tQ-ZgV*i%Q-3>f_VhMw^c zq~d*pM=eB@4rDmW=#D{eb|V8})xq{3&VAS*ZOYw7@eiD~%v32rI1UQSM16oJWi2y# z{Lid-$UIOdH2t#EZs$?qY61qXR>&OgGvYXl@>a#z%H%&fIU`phUpm0mFZ z$*}irf~FUMo27TKk$L()cm?rG1LFO)<6_U|!h!nkk30r%`nH};ujNJFv(A~HpGR(W zHN3{)u2qe=IcZNw9{{m#2zUqmMGPeY%Z`64N*p~iVY!J+fruCt;fd1l1lnYaBKbmK zNm_2bJDSNAUGt%m3SQe--YXw7vBHcUdJpd&V*oAoq7MY)&M5H6?yldpOF8gVFi<^o zHilmt3`YJZ3~v*l@1qIc>c6qWVqzGWegzZlF}=StV@pui6uw(o?`LvkUqa{m4{J#d zqgQ-Top{ToAWdbPryFBJEKCcZKA?5eYp8&owL(CLUA+2p-x;Ftww!)pnwMRmg1$u# zc1K0|j^pr;5Jld|oM>g-#2KqpM|Cq?ff|3|uzkplWP!9%Eb;9cjEl;sUl6+2yi(Ql z71-l2)+iELfZA39fX@AqH4xZtB5v*}k+srf;_+|bL zu_ZoeJJGXOlGy>!A=1PwdvpH<;2&X$0d5TF_;YLUnT#)FgvtOvFjIovH*~D>+pmo; zTxrTFc@8NJ2&3Y?yA;r?^O3r<{`$2EFi}n7(ndkc82l0_G((E;+Qag1{H6&~p(Fgi z9kP=Mes8ti+W*Dx94urum{=}iiCjE9_4t*n_0_i{zCNA8;k3a$-e0zZpH9Q6unrJ> z$-{>r3S9}}Y5o%7*vUG;a*6riXVLU{k7*cGph-TJIRL_gNR!o_5NlJ@-flgn8@?gt zHt*!&6y2rSXTdLI{c*SWJ^YooG;Ef-^E6J2LeknI1B7+B%ii4J+eUe1>Q7X*x~31< zPYa)T@B%aJe=cpq%(q$cJ(05xU(OQMrNT@i#~1d-Gg{wf9S(SbVdyZJ@JIZ7D#zV; zqrtjk9Y)$19cKe$X+~A)zse|gaP$sm5DVx%9d;?0=$7>khMD5JY}Gfs2=@5cLpFa{Ur!J8 z(lE&YF;oK1qFfNz&;+Sp&%4?C;y;4W$B4toG)cQp+UyZcC@Z9*ROL^zPsP&t$ig2C zXnKk9wc-e2FU-&TXh|cbj9ZK>7M_=*EnRAq)4f-jL0--&VbfkD=pLRC_lq!q>`<)s zX&D_ z013dZEM2QhJW;?1+$%z?f!^@sVkqcLUWCxsx$q^vtv{^1wH^HX|EDpyK_FHYndUw+ z$-S%;1wJZ=vUq9bh9hWqflafow2!^daYQ^OWb~H16iWH31$*-tXkSo$wqR*D<-l5v zY@dXr_IW%KSbl5fq8&kA(j03VVfTzEgEc%5*`si~<6m^y(xc|as8&>=WB`al%llZ zo=;^#xdqQ8P||_m3ZEai#F}R*JFzP^e;m^J9x{$ z|A&2Djd|om{PU|(G*cIm5txL)P_X!(khZ+=d6^|t@&&O>e=Fz2Cl^mzO+c%7 z@IFaYN4yiye}(s8Wtx`?-F&2=_aNt$Czrrv!8J9%?^+o;^p9tnGL$vaL0xGncq_k1kg#q0C zN}VGYq-1cp0M-kxF$Y3r`z<1enR(3*K%<*RBrYUOI$@*KJ zpAwQ(zD*&NZdiuAYxFO7&6(mZQVEj}8l48xbOj?~a2j8@mHCL3u4w)Y_T9z0r=Mev z-w1?d4$>3AAji+eX%AbCNm#<6)u&8e_atQ3IG28Lz5D@XlNCWKP)6O-_Jf5>rP&qu zLr}1M5sTv===;N;B!(4aV#8R-C({QU#|Qu-oIigax#T@P;3s8(Q_5I#r~b{t&5=m~ z&6EYxzb9IMOEZ7UwT*>6b#+1ZCogo;uScPij<&rePG8a`&S;x+=Sc#6dXj`5-Q~~e zn~@I^|MNVnJ4RUaZIF3B?)v&@Ms`Ax<`{4g(WbBbbMcXzcO%Y>xG%{!H17T;Uy(i% z7Icxj2mE7^V-HzU!jpcq#7%xLqeQqEO;#6;KP@8@)XnJ(3$$wFoV}l?sz0p#fOI08 zcuZ%!O-ZDxX(Ohca25C_m1Yc#4}S0E%cDLYZl?p~5VEa+2n;XycXRe^3<;qtvmVeO zVi}g+`CA#xcD`hN@BTtoGIo+;tT0yORu{rCMQ~8iCxRna;aQXhU{Qw(KB!!kxBhl9 zo`Yl|aG`nns7v2q)zN6+2LeN9#uHd1fC`VVYy$`nw|XN*g`W36+B?T)YM;l^Fd~W* zI1uYSpnC|@_5(g~{Tf);^uEk}x!BnGHLlyS@tUDJqH+Hpr--|bbbgJei8>_1(ZUct z)Udt>*Z@5y01^7sC+)W#qwaZe_W+LsT)cyWgW-u!UI5#|XY&l#7ZAJ;vFm%pZh;Ydv8tcU8nu<8 z_$RMX!{z{#w<-7C7DZWES=b-S$^u*d>py+pvY(Q0^hD&;)@Pu5?L{&hr`><-(PSwG z4iUQdq&y%x+Q-Mo&+j$irKQ-zl}7Vp@UF;|{nNXDRG}@3L|IMnsWqD8gY%a56rNcD zrN@*Y8po9N!lxZdl0kRdGcf9!e>d@1@8L^2q^l$M#}~SCEm=~R9Xp+g~ZX8(Sca-8&Q_DSm%5hdH-98am z8&H~_S&DTqXP1<@UIZ4_sa9Kz4R4gPZ$Q8sZxYme)ZUy8UoiMOfD2-=0q&N~(>FcW zUe7Zql>r|I38iQReyw#isB3XgsE37k>@ovqLjV#L4 zZl}M(C#CL0=Q#D!5vAy*_o`JtUyJd3mQPZ=y(-ULu|mbM($_5f(Vkge=}pafmcj*S zxEG}1EU#9gNLs)gQtH(kSjg-TIsJ)kcwnEye*lZ9>9z1dt^Ru&o=A?`Q*Ds00Z#rC_%&aG*gt!VQ zb#zGZ@WCP!O6tEMk3P!%qB-{-z%F_!{~Pc?)3w+3OkJWQ(oWXKJ*>9{0y<Ih@9KVjIe7rSyjQ@FWw?FP*|jdlSM zcWITTf;3>^gUoB#J>aGqdWoDryb#r8mrtBEmCYU=C2Id|eV6zBPwBjUo&5@lvii-T znk+$oOOl3W@wc>xa*GvpLvL&Bd%#zVyGNYNqSE=2TZKlAg0eX@@?B9%rTWBnTwELn z$+w+zo`f>b zMQP#qNW@5Ay}*9V5>^mPd!XCm>6j__rY$qJU&Ifvu&B65x53ac@#BDd0kqsZpxj&1j1;YbHYD`o-smFY@2%ZTr5U{`dn)Hn|SuD!?X6 z^<|QgfUX9uKI6%u0sFIgM%p+qRL0%5#Yfc6K?_z_D^?m2CG~G{Ms>>FicOQ)A?%4bm9GahdCox)C#?C- zokQFTKpypzG_VNHbYz3?v(InOO71JFDfSzG)PXAcp`aRb@CYKNiZh-ZIAF^Z5`}8b zNXe2sB*`))bArU8$0V&uR}jgXCrGECEfgfIy&!Fd?)nk>$O%nXRs`hB%WaFdj zZPu03*>T9`<0}Y1?>IIXl_@m@*^*zzH;cZH#1h3tTQ=Gm%Ev`4V#h*8@8$uyW%Ooz z=gz7jsQMUw2ubw5>heF*lXqtm`)QvNqDC&JE4X_&MAI~KlSDF=w zJYQ){!QXQjx)pd;i%H=mZ?j5SF_^mLe1eRz&!2I>rEb-<}I{NK`%u;gKf?0NlBMK_&61eWG~YH>{)Z61>fvE`=y#eQ@02 zgS->WLL%z{&KJ01m>$G|&gOn#HOa>2H6iJ{z?P*i!+X1M4zwHitOI_IN{)(>l=Zme z&T}tam*$J0my<|(e_h^og;_aUG^8g1u@K-;uA@g;Rh(PJ-?G~Ga*QTAP48V$d@$va z?Y!DqblJdqHN0@@yF=06SuW14O;n529hUzlzkX_*qh))(u*go$Om*K~0RrcT{-~(E zbK& z$9|RM_*W%=Iy_`ekhz8{1~S?MDIGc>C#GU|Lf+TnwLmQcW@bd8WC5Xne zn`re%nBp`EkU1#7UXeLEa=TYY?f^LyFoO1baR;D~Diu*sw*~ z!sdiGM1jbX${9U(Sj_L>lG=kz=J5>14h*>Nl1N~-49$Q4#)en1QP|ttaNblUW1e-{ zYv_mPEUYjh@W}apVqjW6&K2Ae_o#)D*1+Ov9c@@$^FglS?50KkGm?=;Rwvzw$WvJw zN1|E5M>^yNyBhnK*AS#KEtMq(hxwp}jS4O6y>0fB&nAbUuvHaC({87M`Ip-1^wK^s4r;Mo9a+zWEtG+M>LrhAM_KL=+2U*vfF~vZ*Os^+}rVNHrow{!@K?7`ytM z`?Du&2KysoxZ$h%HJ^q-Oho@TSMI%d?n9@wjaAwS#TK$6+GA0VMt6b^sV%BXOc8YD zhmB3o&>p}^gY|Qn2^S|P(#4uY za~oGaQ+%I{erlvIq=)~E$Mcxcd1of<)YblWZVg}FwPPSX#;;-4j?8M%wAaDG z8>56)M|LxlhH~{D3i-3O zj_|ilgF8THry5Wg(DWaY@Rm_L&MpC~9n;cKkNOV%gA`fMOLLt2sD|b)vdc5Tvlk@4 z046tL%!3+&Rq4Y8H9&glgh-NyHWh|s@_!`z#IdN9Z9wpYH#m&z-X)lQsDJAu%<$`$ zq!|vKDoq5psl3j(64#w(T|d_s3;R1#XlOgHHgJ)Gw&^U`Y|7r`l9_RaH(0B3_ zo(b(%mqfVx(l`6wrHgDYZ+xBF9ld0MPr14L(l%o-jN6QQYxja^3R_(~$BzfQxm&Xp zdUGA?ij#R+!9OWlx&+J=wcflc7HDNl_#;oOTDsg>qN8^AmVgv}5mt|TqHJO%Z+)En zq~Qy&*xt1)hbAwWl>6o_1yvnYXSPq2?B+NW5@$5}gWbSg8>0@i8TCu0Cfbl?*LaJ6#c;c%oZoDN&0hESoW%HY(^~vG|qnU-w+OfR8a?iwS7Vm5%=w z)m&J5-?iJ@ovQ>7tj2ujq|}H{CpRSvsS0t-YoyJzVr&szd(GCpvllA7PM&v@3l2+( zSzNT7`sCGr7A1F*wl<#R{`dawK?96+X5Ci_=?fM+SG(@9w&+Rx^cj*_uzUPTSbwzh zN3%HNJ;Ym=U)6S@08ur;%Uno{hVid_z|qg0r!R1+>{5uhZ^*5*Bgw6vP+g4qN|?Du8GGRbqA(ypx67Ip(V}7Xj!^>N*QqP&y+nlD~jeq_}ak4@bmM7&KbVHkI(7-Z4(g45yi-W#z^&? z_&yNIv)>P;ylC5kXC91Y#?r9DwBcF}{Dyu0+`40y6A2%(47h^%oI@0bLTw#Y+D_8n zbRy-aiFc1;1tV@uGf`*ikEd>q!miVA2SIJXVJnfFe-S_Q(iOD_p%&zUz;S!Bi~Hst9eO! ztzzAGJ6AUdP54kc{gp6X=~O2pFF&*9_hao|UQS+s<-@VBu(Ei@lrWZ7N6-c2W_Usd zEt~EmrcDE4MJCNu2h1VOLS)=Z*8=jxB<#8s@&V{8afJa=cWhVkOKjj@$8dcncv^(0 z_In9ln%<1cVU0Hlzbsh_>K%(+zxXvlVv+H5ZZf_PEXMpvyo`4VaqSy();pAcOa0nZ z`(+}G7)dp_Wck_KMZK>6qu6b^Y6F~jH+_`K`=KMIBJt$X9I4Bdd0Lxs1MK{tfnYs& z{`CR@kwz&eQ__sSb@-z*mR5{UF7)i7Yrk(+J^tm1+mqd&_P1rNoZ-ndy!tb2b~yl8 z&Ue#lOd{V)4&ARy)Ep=%eBOM^7874+B9gwpAkmXqM3*Wko;&AeVWyBjK{#yks=`xr z>rMJ1XU}Wr^PsLz7V8oE>>yvn6RWC~q0uvL1W9uhNFC9I!{w^hh69u`|MM%I1iC94!n2RzD1YiJ`Gme3U$GQ!B+{3vWjfYh)+pF_nosU> zZ;Utfoh!st7vPpsdOyb!m8=~TwNpFc@Q$air_t5H*+$l+MHyz*rfH=aas3Pnmk13*2LF$8}=aww*u=Sohmwzph$15?u>Xp#`jV(_IwAW(qwg|jSKfV;f3%IWT zOhdyII6lZGOUlcSyAXgi@^FlwJja!6K(BTtT&k6~Wm16>$PoK`A+Af9nM zjXtXV^JgGbzJq<($O!7S<*5Hmy+`2Hx5jRC$0^|Irl^J^=PH~Z`4n1*I7P8UeiAA! zE4mLeW&&k=`g@W1sEMwr>Ff`G-5;U(#d7f~-9aoui9%_b2Da>lpUkT-M}R;gjy2t zDdW=MZq$;?02O!;Qfvf7lLTB!^YKZ$-~RT?=6h}AP2V`z9Mzc7Nuc`?&iZXEvzc-T#Pe9 zY1)cOR%e}N*WlA0Q~C~0N{`RMMyzECh;vhYQztJ;aeRxKf5kjqTS0PM+KexB$&os) zb&6j0BquJW?if;Vm*>68N8vCq<7mvBxit!p$u(fCZSON&fMpM@7-} zAP$V?8#w*i3Cr-^)R1VD_;aK-zF!#bFl^=a@3haYuEF%@C;k51M4R%FvKlONP7e_q zj3B;XQ?AEXM!**1GqixsDC_(gPJY|eHzVGXuILf5P)6<}OU`0slJT8$mn zg;+sDObHRR%*6IcdlLt00S5Iv+C_%{d?B$#BEJR~KQ2y6cPzR>-Lf8(2U4fwiAl)< zu23~RKSzR>7fi)v=N^g4i#&kRNLx!7@J@8fXKfeXk{kA)fdF0gSHK5>M+bhuYGtLt z^SK#_IO7+@X@j+fwHfRs9+EazpAFIprD9bdx7cPiRzWUn!F&M(3;r|P23Z4?r0fz4 z92$^b4a4p%1I>c!Kc#;ckALzRikR%b^8?ABt~mMs-=DfC&Ro*auwbd+_$MiY19`qo z603*KpiK?WoN+8mA1EXDbHWt6=lo+jXu7u2vx!y1wtR-EU0m1L-~v%QW?YKO(eABHneWV*eR-{3l2b9bMtE%+BV_=Y~|TMI%oBmCfSt=C(QNGKNd`iN|6; zUoNc@*K5!q`f4Ndq%f=bv5RC z`TE3ia%6g+ubni?KOT^a(1Di22g?jA)M2wi9gjbVc&34bE}$tzk3bs^wE(mM`_5|} zye?1Qdb2#-Ji->q63qMjXR`wla%umgg4j7e2*@In-QEuYo&BRv!+b%(e}F9a#Q}b3 zo^b}w>1ipGe43`xQZ~B3Y$txU`PL3fzL6aIe(H7+RNLM->iwy#moj6!Vwm_Qi%6I5 zn9ZVf#_e;o+5>4KP?!l;3`OF}&>zVx#8>~kks>HOPxDDJJC0_FwBbI?-Lfdm2NPQ& zvzDnk@h(KU)uweB!b|En&5|y?5Q&m^R(d;D@vdRA!rwGf8>s>^$*9!Xd9CY(y}+eJ zwhOt)^7JVfk)Wty2?YGlbH^t9i*WHD0u5GwQGRY`(9z;`h%{CyQ#+$O=0CF^YhYmp z7{iy%C>6fU0c9gYX5~{p(PEYM2w>C8vOk@Nb01>h+lXxIw7;Q8RctRHnQ44R*UUjh zQwGODAEgCBO6kXEe?MD!W|9gtQ%qFLQZdS8xb0M`w}p=iEsg96i>yhdenZW3pJ*Us z(n-wO!tCLg7&<|D4mN-)1--(r{Aa|$G=NRr&@_FE&6;;$BQ91T)BMwjkQ=kmGC5*Q z5e}HU*Z#_RN_xXU|@!Gy_Hb z2Wjxis#<}yVUTrB2{hDmQA;W@X)JmeXS^diUJO2+p+mM7+PYRG-bf_#a7U?$$WbZJ zeQ~ts$qP_8$}Gi>M&B7;Qf9O2ZC8z2K2x6ZJ)bq?C^&M5eF}RRY9u zxzJ4W53m&D9SdyxYX|8v(ZY+aPsi@STp}?1LzvH-^uU!%27 zztG%3pU3M)h;L9`&L~}Jh)k_oNaN1bdM%y^treaf{O!|JNONtE{`+ITm*=vjs#nD{ z;8#cLs@#*sj1l zk~SDJ8d}=X>7Qvn<@fP?vpWxYCBW$Z|L5enhGwJq7;l;p8AqQ9f17ZDQ!0)O;>{Ab z$W70u+H?XeU_V!kXN(Z1m6->x>x{M#S6kM0yHryRV!si)xC)V_E5157PhZB{@+{Hl z;mWgQ(LUgNB`jot88ieh@ZP4MPM8FdhMLs)pH))ABHLQuYJ)j_UD1m>SFbF09zdR3 z?;gJAg%l19Y>sS4nBU)c6xc6wyRi31C~(Nv>eu&@H0;4JAy*GnLh?`~5R5JtOSGJT z;?cgQ{)=WyXin%*%gP8(iY zYxc+~!4iREvU;=L@1vbF!u9z7dCXyv_ALD`I$se}!#E;3qn~W|S%dHLBm98x47@lv z^u@LMDpzDsu@cWxGsHR>M-E*G;E#mxiDGw0z-wq1NIpYE6tzkGM@_vklPg!MR=`wB z_UhS7y3_T*?13-4wCS1yM`TV(iK{_AWn&cTx^hm*Z|^9J-P{KUM$hhD9IUDh|GdX@ zXqULxWYu{0&vTV^M)-4dahQh>4%V)z=sXBrWS=jWPPX+sv<&J8h&z=|u7lMWY?~+i z%g4zp;0d|cG7ND@E;qP^5Zl#s-V8Oy1coQej>H3T#u;p;hLA~z={6`f5@8cfFEG}V z=@R=0A1^v4T4xN8jt3@M4%wA!i>m!f>++fD+AO{JA|5#YMvwd}n&cOKztU7w1ytw^ zX861RGXGyn7?Z6aq-i8j&K;*!erN1Zs9CvnYFT#Bw zHB}9OIus_UR4keNwmugNFcwI5mOwf~&e?8HNu+!H@VnSKU8GZGjn1pNDq+J5i`uQ1 zxOm{DJtzbx;&C_Nn|MBj_7ULiKuw@ObrvN`^opLV)?>l62+IW4p)&a(F155mB&TFK z$I~LiHK*9F%u+-(S75rHAu2q*4#{b?GGyxw&ynW`l6|}n(uLRB{p%Q+sF=f;ZaP&a z@ax<*;McCj_r+I~Ho85CE?Kd~8oUJCh_(nR7bR-k!+_>xTRMIT28KkU^d zSVS9$WdbyLe;14$%gApoi8-($W~dUYCV=CfHExa7 zO7rQbqbU~@l5;Gxw61Z+M{L{~(@GPOqN;lXi?9|gv&_rR&AyjgKCxnmh5*Q);P%GMNAgwygv+3v zUGNM`@yH3=#6gZ^Uf0yXD$%~$^*vh*RET9inDYw^T%_(H<-9}}*20Lbu1ijdEhfVe z#sysbBr!ExSJ}W?>Yc)MmjRur467SE40qKn%M(InQykf^sK7@~HfF!BIAMIN^r6Xp zOl#zdBodFs-9s1N_TzU$gG`S%gd-_RN`m3pFED08unky*jH_M`Sh#iG^w)5^v#GJE z>B)}_9Va@>hPaL%zej>Z-Ym>9&X*Q%Hbzoxxk|Dn4+AVo%-|@`dpsHAUgZ_CgqSSg zkN?AlI%33h9tXRLZUAa*H)V<|s1;$2!$d37rkAD-bI=wmgIjZ2=jN0OK#Jg(oqD=k zvmdiaVix;AX?Gtu-w4{dhnnO zZ1(CsF7&fa*K31QfH|H$en&;Y`4dv8ti}iyhP$(M`>p0H&}|@9;Zeb6T*pt!eA>%D z@3Lg~GE8*^FGNQ#F=t{zPWWB4ry*wb>!=_awN z2u~Ud-@!#SuonX~CIe^}eI0DL?*~w0F3AnsCxY6*T?#_H+^65SgkIlYuYgfoKi2W{ ze|e0g?UROd*XUxFwe-K+n3?I&b=x_DxU^CRVnC zLxHzHVvShstiwu}q@rOMxJMh*xYvWOIhn1s5ny75wJzPVL}fKP z2-%~*h@F(y;JC|ROH?;?uy{jA(lU||%jho#drHrzrn(^hswJnrE#{?#P&%l&5hFk3 zyD|2b7!%lN)KL|G+zC6WVr$uLj-ob1hy8_G4(9T1Pw)c(_aoM9>9}}5tC&Z@V}utv zaBL6OcD~bJZ72<7pb?9o_(46x@Yhu;*n8)0O>w5>jqq2+LNP9hz%G%o+>K~D^254u zu!f>>t#59s`bhid6NaugFc&fW*T02oZ{70i#Uy;dF}7og@cN>tZ82}$#`PZh{-ru{ zOU4ffc0WRUypDojIPrNZ};=NRLiT5>6w+zX}R`hJ_3 zMOM22@qi$eWO;o3=2Ru);4P`2gGhbv{nCDfC*XSR z)YhpX8GC%3-H0lvCzr0;>#-<<+(;N#$@+DFR{aJFJc}$tK_Oe zO&Eam$NS+xyobr&r-3xQ1iL|4a^ug&+^a|I@|4Y(|5X6{q%1Sx_yd%X;BIP4$5*ui zR|5LB9&a>sPE8Q5;v#2$!N&8@U7YQFq+Xlo+XZ`pNTtPh0PgO!kjaK<&_rC!Fs(G( z-1*hnNv$&p!HA3<&{W!R9pp%CHu%dY+Wy^L;2!DmtjP4boYkj3&dFr>ex!}9%;0q( zD3^u$@fwABF{@A(utl<3WXJ$7b@s=;Q_;4@%x3dNcv0Sb+1`D(N?K`nX~xQ31n;b6 z;nYkDaI6+rTVBvepb~PaiH{-aax1x`<^OBQDAl{=&sb6XSMJnPO+?leT0rG{xeaE14(igoo9h z9ly+*ya0-ZaV#xgy+@3#xkx$;<0*4;u}B7PGOqy*O3LhBTAA|`j}8+yIGUW*$d#Br4# z`l${zuZ!(yYE=uGZ&j^C+d@tX2mQe@!c+ID)6KVBb6^dXKU_{GyXM4l@JUA_74XWx zY@ps8KCB^a6Zq67+d~TIz_-wRBXII!?C|2IA**VpqLBzu?7|(HkM8vD_u4;YBdu;u zN!THgFM22y_i3j@h!a-NzHbLqc?*4)*2|!qLcYlFj(5Le1y8DB99kbz_w$|Z{y=aN z)5YpiUIe9 z*z14VQg-qtHzUF^(({q3J3qlB5w<_i-jwd;tsi_p*upvCdu9B~Ai}JAa&g?7dw9DL zr!_`MT-r9kXsD+&1vY51r^XC%gr;IAX)rCICGnVs#=*g%vwjV9&NVd>)AfjIV@lmt zoNb*84h@t;?*FcUHHuE&_JhN8J(if_YBKhipc}!P;s_RY<~&YU4362^7!A2A7<6aF zM#V%Sql~JjG3wlll75+|cx_YD(hdf4X>Y97p}sVn<^E%GDCV!%kc=}}(_(cGC~kzF zqAxOQT0B>^^2~Q!X2SRAli<4X$i~fd6VD(bEF8~*6q88Q@TN$5Jej-} zaL@N^5I`z0Hzb3c^2Mm`~Ip>m#T;ZV|C4en`DD+nK9yH1n zOqt@0@XIV+4U7*sUDH19uiusU$5~{#$;Vz-Iu>{hcX||c zXV}m7_}uSegnh@vSg^mc0GpOq2i>Q6I5{O4p?Mr5bYu-669Rgp;%feu~8Ns~ff%fm4)UzRDps$Ca)`J+(J?6JyYBy0Fe+DQAY1OAxOj zo;8e7S!nfn($VMwSFXN~N7(u_CO(@W83jVeXx_JZx6A0?CFt2f_VBR3<rQmIiV?J?>RY!YjK$^@V2{bv9cddBHwvZItrLbyVlyxdL7L-Kl+Qq3=E3m_d zpLDH*2k>oT0HBk}=Tp7+Prqa-^pX#9$dY}ZCBMr1P;b#BP>lYfLahwz#13(=6Nj5M z;|Zap@K2EbLE!k_pLg%L@pNHf{LfmPogw$Fy4Dm=%Qxp7=I08bE(z+m7HE9HToufj z_jxo63k!4DsBAuIyZcbUmo#-pyxr1_J_&s zPrh*hZ`aJ40D@fe%Uuo~YgvjhG|#;kai4y8^AoG@@poq+envzXoQ4k`Hdo+FO0>oB z27{|7AoviWbG$ZK31O7RGdIslhu{ z&34jVib}Ec%@sHv03~|)63Boq1i9ga!rtw7SiKJf7`kf+j?3*RZ92Y<<0F@@9|A*F z^;Nl#bWc2*;CT0GfJYNt7vS8ubBEb05pvK%6u|QXbC||0XR78#m#Z^!csM-yU$15# zT=-oxUsdhmEhG9@Um=T|wg}Gmv1OD>$ZX6P9h+kU40&nAPsRLQ?QB9Esi*F~JtEZi8< zH#O}L=WPuDOVwk?p5U+i;~2wZn?l)aDRwEt5p$?ncvT`kwWY?|U61fVbKfJ64x73pO*7v^Tdk|F=PgMOZEg8I9Lvth3IDE91jY`S zXm4(3`!7)@Z;fdWM4Gs8u&Tt~$#k?BBa9LF0w2K>JOFJ~Lf418d0U{Vg~R3x>jtL^ zlk#BH+-}~v*56}_w&Tl+Ne&}h7~~OB4PN0rhX3m*N=cvo=x@|i+w=`HC2BQl`9v3l z*9Vd;f6t+9XyWQYD%Imn9w#rH%L8M9v(+(zu%}I2lJsV+7iaR(*o~PznDCG`^wwk$ zt`>G&Vws}pT8O2QGIj>`ir5UWn|*|7eiRvD^@5u5HNvPQ3413{n0X?g|j_Ei-7ltpidbI66 zZG?}y|6Ru~gV*zGwlXgwOfn?VNHL?b}q=ee^feor+rQULfE-e)P$Ea&(~=fVtW6l^aY5om!G@>s>H|m0fKI9 zE)5aggGXxkv;U2)up5`&=@-Bjw&^XAwi#*1~1@#utVS=t z#_N1+U?Qqo_bP3gbqD zB@aB&9@l|r9Te#XoEOF&>_{-RV`tVME z7$PA+G7c*!@SId0aeE>+493~Db#(qd5=Y8nD>$?q!LIX1gowT}3StL>-h&@i!PiJf z3xl|J!b`1UJA}{+=|QHZ1GTlXryA28gOXwZgv z(-(d!!T}XzBku@V1PHdkw&kVGNz%YXgRxSsCwI>cG{Sit-8t)}Q^*jfKv$gh;L-Nr z4ag6_!y9XDro@~c#REENsQsOtog>H(iqQ>dCG{R1&oWNR&<5G}if}q1UERm5e_z|j z@_?j%?4=ma5=V>s7f*M$Y0y7ehQ1D{V+RbRx>ilH&e9CcM!JjmO;#u{+yo$1VvkHV z(y~=0lU4j$ah;tq02QZwUYqT=yM(}x$tQN%hC5Uk2`U(H=w?)9{=M&v1cC^gWB!dZ z2u%GWf>#%w(gKF=plVS+TdK$rs*@ztxl=jqR}^DoW3DA3&N~MOYDE|@(Ui8^2Daeh zo@j$`!}KWrLD0$k^8YQL&+|>%Qg4drP={I%#IGPZ?W z7*$a^>hy-G|M@Vz!^J-0jaErEL?DBzl`oA|WVqnt{&0g~9kHL#!N+l_#vC+!{#IE; zsPyh%4L{S@Hr$EO_Tb)G-UrJLYd7t6&7IjWCH3-isWW#DJ)MS#IEaAvI|tQwaFD>2 z1e7sJNmgoQqzgI~w;-MfhUM+ziTvFdTT(3lW}2o6Kh4zyEhDKk>x)WA_E`L4YKd!O z)zW4VrV9is(DfWY4lpC)`t|qb_ph=_skKAL|8AO8ea(|=!rKbaYNqgFQg~U^52|-j z#K!(7PNIBHwSL`MVVmh!_Q5*tLZSHhROL6U%BOLuzV8W=^0^`k!|S*8wPCYNv)_2hQ!Sj+^akH4rR(!AIgux!*%bfO& zRmO*fPfj1{NXgiVvDKvdI(ArNY&}DE21h~R&iQ)a`tF&0g~Eiw*gq-7Z5updt01#dqFbH5aYdlqnAn2$*#((MX&DjX(M^1byM6&k6!;iiO2@-c^XD^GSTLN?R?&7(@2dz4@J-=o@x3B#)K*7b3 zF-bf?(H1@GS^ycrze)@B{3rbsO5Ybqbi0`Ho}_!g&oTQ$G`+vKSF>&kpRNTr3T{z` zV^ALSeWg`nKSJY;O(|W27jOL0wQ|bRC@F>zhN2r@SKd^B!7fM%y}U+X2B_2+KN}hv zN>0Cbv9FX}h}@LXV5L?_L6Kl^`{u-JA+N^|+J1zJpgjm&%BYIVtu3!y;DrM7&x$E` zxB>7pwxPsz_INa3rQ&_&@NjRz?36+))*N}7ex(lFj@+;~A<1_}96$Ejzv%S^u+jE^ zSMcJ6QQ6~#&1+xQ*NLp9c$Pm>t;mH_xbItj*2g^hwt>CAeJ>E{{UO)Od8c&-3 zRK0LP`-H3Cp~{kLRuc&P{ux>)=w-UIY%%V;czg5^{PjU5)oxnqW#2)5Hu@znr&4Vp zohwNLZ~?P&6CzX;E79M=_tR2e{XMbMdK5TD0(Sue=A3v|vJ5uj$yahTiY?)Sf&rw9 zOR1&s5%^(Z`u^j`SWh6qA?}T;-!f->s~H8wqXt#vwN0>c5^Lt#yH~xaqfcG(js4;h zPmjdQ(Zk_wwG~eA5u~0@IUT)N2>Cw{1k~uiQhM!Z`o|FiK`r$$T}{)gXH1{vR2_9( z<4up(cl`u@9F=AR{#MiVkeACT!f}j~v*14iXcHfs-N|V(oWUJ_qJQCG$yGEwP7Gg; zQ2(yEkA=UMb6T*%#lvUXJ=>@`}ct{F0$SF@Zn6EDZO5G+lc< z)BpEZ(M5_Rxs{ZA$Yq33?wR|Hm|Jq)+#*wmN|A)hWtjVAV-s>MN|al!VP+wzkVewS zC6`jav%Zht{`h>Vf6{C3_j#T3yq&E`t3x?@NTHX-Oig!Kv6bjctk9_U$Jn{LP7Zv` zpHc_uH+*jE>-QL?r*)Ic>oMOUh6II$#|vSO>C6AKQrfIDY)Sr+OHRMXmz24kjm`ef zzi%{_#A~Lu=v4V6SS9757onvlR1dj0|4(vHk_?zw8u=@RVyy zWel%cv)ydJrz706@|xVvzG5Q0Wev|V`Zz!ea2BP@t7CP(aO#V{RyIH|iaw64$?$o! z?T8v9-^O`*A>5i$-}BSftY=u&nXwYw08xT(zP?%V?1A)x5ywDPb@gG!DNerm)L99ucVCRsXBrcSBmJ^~I-VjWw;>Ih_X)=KUJ& zNwuN5SB|p3`tjojeDfl(xV9N&VaEjxAMpUy5`G4`=(jgzKq2!~c{;jGl5zvc5{Ny( zPk=L9A)T_n6#lv5pINp$WpkAzcOYkI#p38DV?%iEp6vGgqvaX9&B%?<7-aMGE)VQ) z`0fG30C|^fB_l85JLH@mVt@7S9o)skzA@qVhGHyE6LZTDbxAHme=Y3>e2HF;_1H`T zc6D_X&K8PTU`?MI)Q*!NhpDWrL@Qj7J=9a(omTBXPVgKY+YtQwzBoPLNvN&grejSM z&o+1nIm}4A*lv=d|4duk%iQ@9d3JYn7wcm}eV>_~eI4BL*on_m56)Wj2*A#IO0aQx zj9De_EkfLr=1yCATKe0DfhRVgDQLKo1q1|+9t{<_tN9#$pnY6i@9NEa7JmKubux`p z9t%-Af_>s8<@Uuj-HaimWTsi{Sj{kxN20IORA!B5!r&i@z9P|4>-pVht=}g~4(({+ z9j1KEU0ISH^v`dQ`yk&`rT8KRHFV$2YmZ)Rc%to*v&@>45Oje$f1tA}&QM@y9cE&= zN!6FJp3Cr46OCN4KD+x459BJrC3)#mH0FLiMjmr1&&(G0x1q~8ky(hwB;~uzsyt^l zTHNrldu*@kJ_GEwGsF4i^$jrRbk8iQjr-ZiriqMK`9Y{`XXvvII#JY zm90ww^7GI7zq1acd{Td8a z?WPQCiQMcfiCB)nRf!ZcR63icpz1r^ZS4LbXMn$Lb?ca3e*k{9$gSJDl3A258x2LaJ7+(67~o!Z^Xx-sZbQx96g8fGOOC7r4$ zzsR0tDqS|FV1;3jc%l2o55o6F3cvJ#tAghEN`?-nK9f7%OTZ6Bvb)* z^{v*jSN5xE$rOc!KcfS7UMQptxk zuk?|%;?A2zomUy9&fDK@4{?Z|*wXlb-50@qdem*>I^#l}g>f#XMQ3YMk5eW&jXg-@ z0xY%Ljp-xIM&vFgK1ken=~`})WSQ`kSU#H@RzHeUb2O(4kSNGn{#ztsVF>2q+p!yV zU%7YLmQbO@59F!fE-o~F|M)TAe;nXnP)&jP2of~lzT2^52mBT&VcA1)rZinlQcLi> zFsEhyRO>D{x6%KdTdM34(rc5sKPKr|{}X-ryIIRS6+5_E^9!w2gK}ftpA3(m4{t^W z2Aol?FIpt;uu&aP{~(-2?h+^(ZG+gyi=~QOOg)iyr=@pE`)D7-hxpIY5DF>Q!V`EIkQ%cdVEzuL0ty6c1ES^Y*-Y&P*X?egP$tnLHXK_N$%~K zq;pegrJq!L`l`Jfe3YH}yHSD?k@dzmUH~!U3?V9@Hi4!UqipFr%j#S6YJuTlg=iO? z;Ny>ni&Rc^x6wAXizY=GLyBC)+*blB<}lz2xh#f#h(B}^9!0p)AmSbHG%(+1;_5Ut zG#n}!FxJ*#(0`b}UZy6`SuUT@MYpQgh2+$i9ZOTjq z^%0M;K9?_Fyf{$*?a!@0$c9T8GWdWhuudvmCmfvKil_7{a*ed|zPYZH8h&|b?Na~J zNyO|G1e^Wur7b1zy30CSvX8|NKZlVP)(4i0!u!IP090sW#TjK~J>NO#8pf8= zN^&qF#edI>33IUBloyD$hWcE%wD^?5+gU9~d}E+L=Rdwb`euB9)>|4rhb%t$I#lQp z;8A^*mfV$Zn@cCh>A_WZ(s2(MiS!p3n*TGMN5UT4MYg=z?v7+NAjEY=DaqsG# zWi9|}CE}gm?8?A*rmY;cZ&R{V<@KcLTZ$Qm8XdHJnKmkT^2fG|Mtf0QAKZDz{O|TE zv^RW3&!wlv26qX*-A_4ec3CWj>-VuAJ0{nlV;5(1sKT12tGQ(1F1`v`s?vQ;|ILA{v2TlenWLu?%QQKADwU zX~K3JB5wE2NE61s=zKbk+4#M&!hIZUZ2_Pff^<|Zt?9<^U#06F&O53#_9FVg2rmoR zybyr`&r}A2Xu=2)@_w8ApEyeK(SGgOjh9cK=<%}=q9Hfo(@FnR7xHZNhz}MxD|DLN zb_ZTClN=wPJcP130gLCSf4KlmJqyMxqaqFKBizv!A$>8Wj@6W{&X3r5LXXM)y2V$` zF?X>}>+BEEnZLG2>R!#oS=)+J!_$;Ie9W~?<&V5cO-0%82~~O!y^auerf44CUO1+=D8&*% zyi??2?YQs*uZsYVIO3-!^St;ek-8?`UKGMZd{P`A(pcM-vcNQxRU@Sm_Cq8v50r+? zSV8t}2Zw@=$an~>yYUGT-7t21ow{Ft-3lD7FAyep3O2q{4ag*rv1Z=5G;PCeFKkSt zPbt)IXM5Kha!sZvesH?o4%y`)XCTt9%VTA1{dW1YqF*fr?35o$L0q#-_epN_;Mnx~ z`n8X{AQ6I&GqnD?3)Y+K3JhG75Hk#JO~#td5BE8k+#%i%da0$*Zu1M^+ddBGErSCRGYul2D5tq zy<%{vJmCL;{BExr2n%a+SJmW#||}+#XQ6t@pjqgu~yS_aJMYR0=%xkGOX2jk0;GVow@K zEFsfJzJcJDhOD4}Kh3B}`<$9kJscjk`rWxsWZ^&mWsweQ?_VFbCs_QcpS{Ckp=16X z(KLr_OY5KZicU#?q$KEfB`a%nKZd_|$Bu%xGl9cj={&=FXPM0U)fn_Zb zI3EoS4M7$Ssms%LJSqBoTt+yhG@?boRCZP4px${&`d$Bx;ba9XvPl^`+|;8;J|Oy@ zgWy5vbTeQ&C<+3BFfjdcq_e#B4W%qGGHaZvt&Re$3$T=s(X}mTqCUh8^-2WW7JA zu=efWub!lWP;`<_@1CiivdFt+xlKCVCZ;GmNUc>ag6*b;>D2>n4U86-3j1eGYwwaS z>Bbv?bmI51q|flU`5M6?1ydTA)41i6swPyIwi!XB5Q8 zVJ%{;7iZswj-VpXri>?}+_OtK(X>;GD-2zE$&cAI-fKP8(1!bsyHs5=yutdMRpkcJ zBg}6}Q&w7<&_y;@r$5D7_MN z7uzf7UPV?(>;ysEdmjYC{3IPYgM{7U*K!x1?RS>Ayn|LNo}R7p>JCfSF-|D=Z5&8> zMwoA((PLwC-2F;CMK9jI?KtnFxX(3E7S8@%)u#NTwo$lb;qFbYuTud@0rEAy|= zHo*M|<=@j`czLYeKi(M2bI|!hc}|H|NXOwTFUEGTvE>V}L(M0Am`~PpexzVkcc8qw z7>$T8G%C{7&&-8M`k#8E>c9Vjh=T?s6SOxUyRJZNt(nWAZ_^P?p8Ob#@+%%rHixuV zjEF(zQ`906MqRQaWR(U$*MD`?r}}%ahsU$Z%4SrBeLaMi_@9CI5n;{<@*7u{A6GW7 zz}oCx7!Q2nexQU=fRst8FHSa*v~`wmT7G-AF6%$BoN-HbHnkIT5*0rtj3pI3DEH1W zA0#QCx;N*;+oS}?1=6dbm2lKi?n2G-Mnui63r1Myxv-O63uliQD1*h%41>Tv$S z3s-!JE?2JmU4NnZ2_QD>m{QSpCA_Xl0A`?kk2z!9JX0bifiUEoZCOr9Pf+SwrHs(! z7^bOXw^5&Ax`46=Ccp+KmwG=3c;YyUhE0cqM1(4ftA|&L(jBfmJi2w^nZ3@Ix3%;A zKVBr!4+_qJaI>komI`pNv1Qy3*(M|J%)2um8 zbAJd5`{f^t*;1svvngprvmxO?nP(4Q5A5p@IH;w#eS)Fkjq1iUd11(l5iAWEJQrQ^ znXyd5_Wle{M-)=5m@mQ9!r4l7({;}ON%vv&)Zj`w;B+zQgAa;vkK|4q0HI3fEzvvH z@0I|EE*tf^_EL0R7hetQ>-dc8aCI($!?@Ks5Bk~*ubNM)j!``8FGV@rMB3d%Bu@>m z@Je%}BrA0lUraFVy5`n*&tu~Pa&uhwFX|q6XwchO@11%-JaIpMJehBV@e8d9E8Z9M zeHXBp$jzG*q8SQjriF7^z5ap!oe4Pt)&{*dsS7On59uaQk11E=0;mKWw*Xi34gwX9 zpC5rmQ;a~g~AMmGyoxe0%kSZ&u3Gb7~CmG%uvHqj6ZeL?{1IKJH!3x3pHR+P^ z8T7gCy681JGr2kh|x+GBd)5Y<;2pMc0-z^76T9c+Sj_q%E|}F z2Z1#rO5*uu7WP;$I~60voPUjy9+hqKTe>a$caz%B_YYSg{cl2aj#@DoOW4cJj1J#n zQj~}d)-ET)CA&IDN0j{OlFAbi6$Pgzka)U0fPHw?P)4RK&5icAzNQ!H?FML+Oyc+B zG*QVBaLW$l!s8mxZV+_ei^-3ed6 zrvvD07$Fk_&Yb`U((p88RdW@{X4nUyxxVH1sEFK1-i$BCx+Nb{XjyX>SG0zD&U!D? zcHHbUDS3KyBcbw%hszPMzr@F}GKOw^hGO?Kd4hOiUM_a(fyQD9m_BK?ayzLqpmFZq z`>%^S3rAn>TaU5kL1dLnClsphk3NSKBkhj1iWB$uOx`1C+A-WC(DcRHU&r07dfNTC zIV|X2XkVSvQB)PZ*U@R?hy!lt?p;&T5a6HMii!i1lg+SZ+?s2Q!6-?#l9eN2S3}n5 zsI^}G)ICNtZfh^g5q(AK{uoxrTz}pk$qkb^+i;eNs{ZX*hOzZDYq3DRKj;&}jy5%? zp~7>G7e2jK1Rb`}1M=kZVTS(T^W~oxx^NbAn=&c*RZv5{%19X3#fiioU_4t4gNPXd z^B1fkbQ4hQcVg^&ExkKhk&~2K@Biy1$UzE(-AKjrjo1u}Zvu@9^7oZG)M=!Cjgf&J zEywlpWZU67*A=(}*>1;|wx9*K9$-xpo8rXAQvgD=JI-1i&qHwPA_LR7DF08g-RlZc6B1qZz zC#Gms9QKpI04glqs4HsQZ*2s(ilh3!DKz1bt+E#mr`dGa{FF6XRTXslGV(p~QyF9r z1Pj9h0YuFxNRi;D0Ag+n+JljD*mJ1S)6&bc!d-f(-DSJkQH=CU5L>_ z;PjFG;^|t+(N*?2Px$m`@R*ra_zHxV(cvFN_SERVQtvsQGy(591{!#oG}Fkmmjwm7 z9OTy->hm$VqHf-3{3H|mu{xXwUEt$YZS3~yFq_{a<;v2W+;xSG=C~nkx7gJjnk#`H$LYA{=JdEmw0Ww+PQYt)T(9$P0q8DbvxVhV@gF z8`TIJT9=KkM7p*ePbl*6uvt3WHT=8q=eN?I4VOPet-8xG5#>k|hcl-1ken+4Uo~fm zUOp#UPmn!PpG|7gO3S)Hyg%Q__W)&MO+!FOcpjmBA)bWOND*ELEB)x#oTZ@Keo_tE zYs$a&I@vBms~<^jRB0B1mA}-@dxddxM&Q(HaQYc};FNM+s72SZWBK3 z6;p1VXZD3F2Wy1AwK&~P54PyfOwCr3Db6nwpKZ-ZJ)Q*kdC=p%V(wxg&QJIC)S9&- z$`0Dn5EIGs??5?F)MMm7{=IC)zm6XKblR>v4MmwIAVYhGLLiPk{B0mkvc#)+tX3yv zBkhUv@xkw}5K#H&rc!#x!ss^~nvPP>qw%Ni6_x^1G?y68LL5ODA?$coP3_CZhiQ-U znY!z51M7)k(2o+h69u+e(Kz+}uaDuLMp#%rx^VxK#;h{)7*TutX9ewVsE^YWv4TnP z#5Q`36FM3K1a9l!M%YDNzI+*w$g=YKLctZdbD@>pzn>~&hHy05H*Y#A(j$?!99H)Y zeUKQ{Zt*v>^`r_MsT=D^*?J|o`@W(_3|@g+ii}0dz?X3P2bdgpN55jReg>o>wDfeN zLiuxu>#kkVNphziCEZD-pvc3Crjp5CdBJmi;GMon{hm{SMIpNkcw!-QI_TToZL{ys zk3AHM^%Q8d4t9p^#yyWms7VVeYirQGSENFms72ok9P3O|cL zp&HEo{sNhKExf5opOl^N(O&t8bk4OuR9Js$dHY-RvHXi6!NJvP8X7t}gSh&U3g?=r ziA@3nSC1J6QFkiF913TBMuOC1`XtEaRR0E2A=%n31@&*Lg5xqz#NY?(Y9{Bcg$!-47obN*+o*l+# zBJD>$t@59G4dsw8-xmfJIcsL~&5fQ78UCD#@t*S1vNBGqaFt2m?4+b3Co38AaCyQP zKaZbW19ZbjPJhv-!Ooj$gmtO^E6)yHFw>uUvH`Ep7UOw{ldt(3zRV7yj3v9IB z)_+rv_wT7bGX8{1MVZAFX6#IO68fRw(&%f?f(cP0ws+B_y?TP~UEx26Pu`S0Kzg4d ztM6MUltu>#Jw$QL2LUKLV@0ShoG&)ft7fLIFpj^+*jnV?Pw}f3|4G@#^)Ic)s#xf! zCF>NK96VsoP-T&U5L%Hm#l^KhiHrL=jL;j(4E&K!K_MZqvqGcf@`;k0s$+({5gN0x z2tBy)zJKT+MmexynUf(K+7KSD3G{)D0gyO>E~MwFD& z#yb2Lgt1{RJnVf&z|9-F3EWrb(i5Yws|s=@BMx~cbgNEe5J$R*`WR^W-zS1qg?{Ib2Z!!oraH2k;<(wrXZH<#NEDKNYw=omOytnT<2qItGsC zAQ1*0o2=}7Kj1ZxN)p5Xz4*+dY^FAimeTHWeoxl{S&lDMPuka-e~Ni5eB_bdK z5y|!bo2Z!rvlZ8FCkl-QhqejM4}4eomu}Qbps*JakCHI zXplqKD<-OEJ?qP9Bh6>k8#$})Q4Z*-d;z&yugJmolM zwJ2O^*;mLezl!-#iiz_H=BoQiF@Kpq&{G&(#8PHThiWUrj8?j`nn`AA!h24}?&sdu z5C8xR!1xwWqHE{i$!@FM=>)ryRm|1bzl>sbW`|%3_ zGgFkh^HA@+OiU`8X_8g|*E(xSc@?c?(f?+ipmh3|Mh)}h{iuvBy8y99(8OFjtj$G%%fNYJkmNsB~$H+6sTWEUlZbx{i)8%ybusMIqXF0CWo%JTXQ|8a$MB-zuJg-?A4E)p&y z=c_(G1M(n_IwB%~fOki3JP7(JvlJyDor1|hiFT7$66c8)4R<=~uoS~V+(4#z2AB!(kjQ`zIa=Yz#|8xN}<$`ES zX-dIcFXbzV!-7LsnROPC@kI(W=?zfZUux%M;QwvxFoGZbC=2ZUr$Z5r)fMGqEqG9K zX4EhAZJq`M>0;0AcpzAA8tOJhSgvJ3M!nu{Sw2#sEL5~Ot7ZJm`mN{^>q2@sT|+lRdj6oOkdGZx6w`MO4I zX37?*QT;nzCYwJ%lzr97nQBiADLC`XLkLWyDI!V9{*H|S&q&Efq5TW$Xz0Kv&KWfz zb!5c)*!K-{9@7Zxe`eNBS%@h4zJLDxaOLygwhyniNDfn!X8az|e8rJXx}G>eb#Ecs z@KcU7XHL+t@$9tbi`9MSqxO%ib?Mm)T(#e|m$MNrAH%A6svfR}Yya4qYcnW%hgf%;H83S>EjFFnKYLrH#%NHgsaLX?nHSW}w%1ck=Qc(?~gkxzZ&Gi`}`Vc}nvTp(}0xRJ4pC0KP*vF_cO^f$**s-;h zy1Jih|2x9O1qu*iwY~pnRWsUU5o72H5vmmw6*KN23%mEeLe8j6lg(OHZLH)&mkW;9 z7Q^?PTKc*g)b3H zY%I8v+gtuQ+f>r_G^%TQc%3{t&AahEp3T(!OG@(VMNYBLKW7nDe9S)uutHf^Af`Zc z-I`C;vAhKmN%KlA)^krgWC3oWD_~)P&H@37Zyiy7?tz&Nv-Q|R)cLO0KmRL|wy^6q z?RqA=+cxh6W%ik0Nzo|nJ1@JLX(g-+d17;KnIq zft^8oHkK%vOpj!Xa_2l*LlGO5#85VtP&r79z3E$a>T4poADk}9#hBJJsNddYP45lhM`r}nS*s_odQ5@YtH zBH4A%*?a>GrKWE!5@RRI{tB#-;H^Xm{R7Py^LR|M=u<=MHq`t)bA6bUdZ^uvxqw1S zCWp&oXt{iWl4VY|ib|?qM-}%u)8u;)`)G=0PrnJpS_eDPs-Xe!??K4Z5Iv-1H=!BS zXe|t}vNQ4iqgz{%q+s~1>^EhuqUpxQ3gC_eHD})sB#4s+)KyQQeZBTFhEQI}t9FrH z!3~!s@qNEP)2qMWvhLMQ`iUlqt!-vs7`gRUq%a6bx~8LHy>I*E z+HFjcg|2tmX#DHa507m=FvFtwjB*zNXJyx|p`%?pj_;2?X2z};C!Iv%F(Z4GNGM4k z3>vZxq4FZ|nbbCplvMTj>0h*w{u0q$@sdp2H;PD0Ho%Aq(oQ!Z6tH(ghmr z-eL`l+*#|N>2j{DqM$L0R?ggmGh@fwKt|LYsN~2FvJJ6rsqd3L#|i#nkc7O6Z=3J?_CjA!q^icYX3Ff=CEfzn>-KrR0 zcn_!gW5?MaQc`6s^c+@VLpR%GXNlBpvSZCCcfmRGh@l`y;>B;CmxOV9cMRY04G)RL zr_b+pPnWG+RZf>^YAkl~`US#8NNj3n{!u6P--hUMF{Z8#XWqmWmNxO*qBx`zZ;@rp(3+qyw5xP6H~l6h zDe0qtgh?fBmG8QhDC&?~aiCsK0_LEmt*4sm?U?2M8mDBdDgR@B{+I4FXFrWT5gE)Q1&77Y*=BPcdiZv?;AP zS?Lh5w7c^A*=WJ5=N(((2V+#@7!_jd059J=5I>^e=a?Q$yz$UxO)5803GeFhNhUp4)1c|WU;zPx$^H=fc)$b|_ z%I!6=*)pL=lK+;uxcR()Vbrrhzp7EP8PW(%LDwOsjR;|-+NzSR-k-)V`?I(rpM<&> zeif1*VV@}o?qM-B1?@A;8~LKRqnoyOchhxGPQ&H1)hj2jtmUx|+7I*Zpx<##U%(xX zqI{?|l>rU1`fbjl*NVm4OOYg?Z4>X3TR?+uP|r7=G44@;jB|UpdMsoF+Dst^W=j;|hVi*GXk41zUtb3`mM< z{5uu<0As_Du^BVL_b}`jLiv2-lqMMq==OMh#eCXJNWGw@#_?zYQ6ocV`4vuCdBjH-i6oOHbOS7;ikCerjfs5ML31N&N^&~bxCvPb+! zgjqD{JDl2WMIT__Ku`49u0}8x@)O*6pbSh|A-lx)StgrBh8HSHj#qM5YoqR!r6>H< z3-8Bwj8`7v%L?wuOid2z@}Q=iitK&$jEr?M-Hbv#!wT$N{O8Ay z7nkn!w48%$uO(H_HrHnT9l2+YMhp;!Xr-mcE}F$bwY`Sj@*?EC6WGM>WLxDz)AX zz7u%LGsr?S9+~6?_1KCt72`*R7X)IJw3IJ7@SEEdB;DdmpjIn4nrXy^bE)`qhRu$e z$7x+W*o}B@)!WZsFu1*ctJR9^G0ET(YMr|J-LKEJy%L*cN~IaFhFT~3R1 zTE|S=luT|&Xl|W&vsgrK?3?cdc$Q6=jRlR}G!#4HQF?XC=D%||_V`Amm(m$ij<8y9 z&835S_5@Nm$58hufMOx-UjYreJ}D|H3Zew?-GIIX(F3mVJz}MC38fg7(WCZ!ol1s< zdi7<^$sIRoCyi)zZbGv{kg4NgBAt0PHqVI=+Gb2|sNNgbTin z70g)R7O|K{au&d|^=?8e4FRJnC%6Id<{En8E*vXS+Fv${jm+7_{B$XS(j`mH zMMqKyw9vae>}oeYd2I&|cOeeRz-xmt zv1!o9o?s{zH>D02qNm`@iP{f@>Wq+YuZyX_k!dmJ&dF3_t-9D7zcdu5f~uhDE5Qd- zr9Y4e7ce(MmPQ5T;xLq#_)eeN`%MymGn&U z@a+t8mt`HhXV={$C{B#LXwOfcFzC{>Wd8F=kT^M$vP?+cOpx3=LoZmbtrSQp+>#wi zGHmEb@op-ZAGUc{?N3t#$De#kw6*N+BVdFO5kbEyh0-<%szuO318GC>q)1&OPhI|U zyHrD8oP~5}xUKU-AK@i8fl_P=R&&lz;XAck)acYbW6>}@QTG+5;nEtQ=Cp>2H{We znoUSishT^kk(tajWYd283a#=8dB?*!W0IlGzRM48aRw?~v0vrECuc^b{7F|D!RB83 z^SwAw;Y#mHj9JiCDcqxoO~le&TgTzl;t=_U%>|VEBd`T%@4{MZm4}uD2X>p$ON3UO zIgPNQoSICVhby{1^cOs@m$k;swL4QH4&0k|Dw%W_BZYsF?1Nj!j8n{h&iGZbcjzXE zuEoCeyg%**(4@-51PFjyw%#AA-RKM}{`uugolc-qzAesQF|BZv9TeL5^XCsLVwccq z%eR-#G&GW4TiFKWZ8&%wn}HGf-Rt~IEbviE+GpQgER*Rib zh~WfNT}1AMN(Q!6d#1SFKZ`8Le#=dOFO}WpSTT>@Kz5osyld)SUEyOtIWhg?{sy$Y zJ~Gm7W>eX7uRS83A%hQ({rw@1{Ul_{IZ&#V=w-c^-#B5f*rfxIssYw5(Eq7An$rza zac3zCW-}-F?h%j@-R7mA^0CC>{3lKdu$|!y{H3vC_yE#HL=JVp)0sg#yH}^~=UL&a zROyr%jP&%C-d^t79&XL$Uy5biua}$UbAEo~JJGMJdC*K$MO2snJ7H36tE@l%dr!hz zMUUH=$SzGS$(#T~&k^QZHIIn4Oik8^H*5A*{ZImmjhLBjBpPVNi!}X0*^c%v$wr%B z*xULrAT@T-=IOr1v}f{>c9g;&=xUACz~?5h7rRnP)07^K!wLVb+$(4KUa{pI>L%M51%5fT2OL(gyHnRHCBXk4LbJhss_`MLdSolwLx*g+vtMp-FH@${X=Lr`Cu6TDA*PBPpqR zNdBN#VQsC)&=cn~)#z7kNn+?FlWo#71$;MAfK7d)sHfJKU5vr(EA5YE>J$$@ddTaY zDHK*YGDm$$lFjv67%=w4X-lfkb!v|j`>wxv*VBjBxYghsspA#VpBZv3_fde`QOq@c zZT^Qt9Ja|O{tBgLw)GLQyqTCYmQ6a8cPWLIvR}!s{u@37xGJ#j5_zna;H_4vW2x+R z(v29NVJpbZ`Q1R;>pZ?z9ywW(+kuKHv{|#}>=#U5`29#lvhHU^^~4o>iK1+~ZW<=6 zA}B|v^`aA~R2VtQz5poB6F}|mf5yVqwb}g)@N&R;Pb8l~D5@(W&bQ9k?t_*G5u21- zo--H2n$-9F)80JMFzGy)xzy4-V_|!T*+aE@^z?86?WwdxK^vIaz}o!DA40g)vT8@7 zz=YgQlMV%YoSHT0rDuMD?j7JoUqi?esryYh+z#;B@uV25zU|E1^D-$CKeGvYmOZfk zd@)*GmEtK*iX9p>^yk;(HaU0Dv)R{;--w?!r}ig5#|T`Y+&fvzmd8J4BO#MEKMT@zgDW}d%_6?gv=Xs%EOe|MiCFB6}^x2wB!bR%+n7u{0<7jecz0RIj^d2yN6Sw zmmF9T)DPcPm+Oq*D3-zD{(BB=GEx_d*K)r9rH7VYi*iZyLV1@Rx877%mB!Ac8PjS# z+&3L5o#%WR*CogAT+BAL7%$NozsS5BcZJ@_I8WT1tDh2JVZKw6%a4G`IVx1`mo?@9 zbfbDG$*JD&d1Z4m0L=ElO&jbpvNb;)c-7t_J#I)_Pmgt9w284acsK8K??xLQa?Zyg zRb%6VQE)HYxB(KNK$=PtUWehg)_ zo%{DCo*R)e-^*_;qnZO#{f6Si)9zBgrflz1ms=fyJsw5|rQJo(b{xYIGO1ENCg&3vH(%uPBLZNF3 z$Y^xS7=Fh<^g@cBc&;aeDLwk+)*19K>pRJRJjprKxwRTnHoD{mW8KccpVY(taRo0Q_IiNMcDA)Nsgo9IGp^uFDq#YC2u<;jtv`q+|Z0@Y- zJ8R7OfE;yFIjCearVFuU_V+j?%z&9<$t{EWRdTqb3}aC^c5^87(9NOiDq|KWXPA3R zD=fB2%OASX`dQ_)@iuACqFO`ky1k->Ay2YiGDc-wj%x?z9_2UEHlWDCej-UwvQ?km z`dKx7+A45OP3js(jKwT(j(9KV+$BKkaL4)t&-tW5ZN?xzEN~Diih325(4H0*!%2GCg@Er zw@N2KlIeCC4+y~!F_lzxE;_V!NjBplZD*55L~3wH#zQ>`)ztli=|mmXMd=iIRBds^ z>nlSK(i#cfCbkiFn5Qs-G~#9aOYWp11DMZKQ>ad9OIDc3%1aJ)Z8{E^_aDx8cD2>v zTpBh_C>>pM+~aOKk>c5+b~UQHRDoD{R+$CS~ZK8@kZ4CyQ^` z(k$sWRJ0?{*AC)VwBTkq<3YSLw2OCNpmjjmC}ta{Hi+XN22zS#o+b#^K>lf$$Ci@9g>ESjND<)&bQC@S+1z zQZL_=-{8IC5#-!c@7DvOl6wDrE8HMGuqP}KoO-Hv?%e4ICS@Al)P#F4Ex(4Y-h{#? zn{*X#N}SUAONnK@AWv%lSAUYwYTc+E(L;wk&}U2rEkEvZsYzeDawv!_RZ|v7dRkVBo=KxpF$*SFKG@!{9LwY%E<2@SI)y#s zNyf=*`CHyC@C!fUyO~RUZM*vG{fx1G^QV}z#1$n{s>#{C{Ta9~C-Gh4mf8+Jft>Ow zE0YNDaP3RcywzCY80<__KAEO-x4Xib5em9JkbQjpb#Hz9vFVF(n7eioeije?cQqsb5MhM%?2sX(a)-LfPVb-hWK zj{j`W?)EVPb_@&)46bc~mt;VsWXz+F`!~$IAWp*7`FPkA4eq|J$X}ITY{Ge9uZ$<3 zadMT1eN!qb&VDzjeQG_Zcqy9`t^%fb0kczKUJH9ZUf+DkuNJ9WCHvfF?;JgsidKo# zB@w8FHns(1Q|Ljn!)*nL=+||7E%444POi}HrP2sPe=@tR#_sZ>;yvldgk&B1eoJ~F zIcN`TqfU>EFMjYVl3qQ?d}*muZl@gNttst6%iGQDk>xdK1XHo+ZJIyme*C3#L^0l3c*eEE6J?{L`9JE($D>kWZ%ZAcd-HL^)|BU^5a4xB63gvfoNui z`7ofdkXE;GmLthugD~L|TshDB6S6NEyA*om^NNFnYc=JU#RGZEuD>pQ>&G)ESyZRv zPF5%gd@)~s)W7J7`18H9SG*vz_+|jCfdzLXv~5)fnA;c)z0@aE2L~UC`eOUXK(%y@C0!pC{I$8rWz~a&28Oe zIP#f?)|eO3k?A9=Hc`mugB*COmhItQ8&Wm=sejilvz(}$B{B4;K#Z5WMCeDJUN*H~Uw^y)k*0g?Ij`2=kEO;gkC?~WK z?x_z-%wgC?5#qeMQ$DTdpAb78Lfv7jOqxH03J6{H>qPV-Nq$6ffKWZwcXQZ4S)U>3 zO(cWbVDw~4f=ccRpBEZu;hnw3F?9rY5ndOzf7(aC3NJ2`3^gxuXklABBp3YDD=;Sglh= z2Qs~Iul4lP7st%VS3nv4i&znZ>Q+pm3xvx^q$uyvn^}35*wq_(Ve9x_ebNdcgg1Tv z*t-?JQ_BM6VtbS9c%OO)ZA+!nH*sz{97S^=#} zrkni!*3bV#OZbJmf6@7}80>~F2~D9HKdmY3GGvMxd~thQe3#j)v`p$oEK>@{ECi)z za#K^thZ!~wrDpq-3y(;1lNPLnBQL0O+jgR#qSg^+DGjzim0i9+EMSf66t2jf=?H>r>{JQy#Dg_3jrP8 z$KeZ+Q(a&GH)@~o#%$znOy#;}J(k_3^6H?!9GCI%ALjt=q)Q_f64xTcO{;%8zft6L zKhS9{!r=x+!G~reKT-2Zz`KW)x2zROL+8aEeT=IJQ~qUFlz%W-7IGI=afx8?F8BJl zi^~3BkKldrcbCBXa{K^A4<$qDEw4M=pfSZUr`OC% z%EnfLmSyLQGsosUq$kbZI$dgDPchF+PixNKUt#r%qFJrEeIh*kX|DsN6S-wXdMmd4 z#)JRMVKRxi%L+edcJ@n1F4Ipb2kk{5l}!v^3d5JLSh_B>#3NPdR^;ByQeO)GJM$#< zrfReEgwM39&{;nryxX`f4 z8B^*r!K3w$|J=F-=Z;MBeNOP-$F*W(69=Ym0Wf`&J?CNr9P2$L{<_ls$Jt|_{a*R4 zePwCG^$>*rT*7&3=lzTz9i8hPcdD27X#oC;j?&9C}NHGZ; z+FZ%07H`_&#j+kVi>;TG?Y0DwV5;T!+R1}DtK+smA`mwI%=e|VHwL$4PnU>R2`v~( zWK*?9tK~4W-&um5ih0;%3A&A6zmPN4^Ur_{tWLf-T>ChfVzxmE_(~*?68r@gq7FDs z!7@nS%(vp<(T@QMWc$L&vc9l6<{$n0a!o*6?%NG{2*N&For>D`k*xU~d_;rY8%9OI z(m`;PU2&h63Rf%31uv}qwuqyr+|IO^JYyBnsmMhsMreyTwI@AxmN0hoS=G#Pd7fVJ z2d)(#RW$y4TberqCigV+6A1VvB^QD1YqKA3*Ql>|)GM+Q0d6}k$ z54R|FW9t==!*9-`LNBkRmV`DDs8u71L=+-&H7;jB;E z?XpL%sduSCEGG(6A|=wPB7=a0(ybsJBLdQlsilUt1MUP7G9<6Jajml)i7aS^*1JdvC0_^)}j9gz|2)NX@_^q=-#1 zlQUDonM3vwb8vc#t7f8k1y3{!n{0Y=l2a~=_QwQ_x~zqUO_t_oHU|f_;G3S_N2G^c zk1lv@js6bdf5h=wrI<}N+ggI;|0eIMq!nKn73XW!pl%Mv^vlX#`c$Wt`7VuR)~YsR z4!S6?r@x3-zN~q($~@zJyW8sY%BhYvwdeLydP8E-u31TfWbNNXy_omDE}2_#nwmP2=s{T+!ih2&CdE&3eba?hWK*8AV)E}YJ9wu$pP;HiYf+DUe2llXl{auEFEjS_AF+ApY@7v z=m=NVL_DR4`HbS7%=0=~`#M)>)df$f6tni;{br?cae!q<&Fh}3^r+U;=AZSoJ~Qvs zIxcxTN)Zoh^Xam>b=_0Th@2)m)B|?KaqB^D2qa{TQ~=6`8Dv#9~lzo zkB7O8+QJE$&oue!6XWwWR4U&M{Ioz9cHpj_F38=OLJv-Uup#)KZ-g&737bi*z^CFGTamSn8IPyz7cwm0tpnY`2fp(4J z>qhCyp+{PzAN&3#@Pguz&XzF zLW@^ASvuU^R&`xp(CeVO1BXaDbeKYue_;=}GehYs6ztE;y4gR^qp47unZuq{^jAg-Q#1I<& zHotj(IVkPoqJ>GIS!Yz5H{IOZ)MR%@rxwGdOs~XB72Us;)ZL2tqAx^Ta?pubew@s@ z`X6WMLe}|cJaf^9KuufxSIz86&2@!VeRfeZ4Iwf5KGkIDRE~mVzl$2G+9zAhO59wu zW9F~EwXfP?nIy#1FM6=M<9+W-ZR|xT|JAb<)y`at6&u4St+D zzw1xUlE}8$RMA4Bhe%8ob5v#{j{?8uA#;W4xawC5p0=ay3hWu>pU(`tU+Q^JdEa=u z$LWi5?>_Bw647qiB%KRNlPd=v3?J$!8d6g>pNmxg-oGpOS~-h%DgLL@DvKn87W>Ce zxlT5!ghByB!Ts7rsofG$ZfV(?7ZuAmBx|hVCA8x-J}TnUHQ&EB?=Fl|!Af>9@THHz z0o(Ix@1Kl9mZ_Rq<-QqR}5jA@Z-iqh<~Dp;%cVd;OR_U{Mmge0*f)aW@|O!IPj z$kP{r`At-z%~iof>E3GezFl`3p>0W?~%+eT+KRga>$eTl3^B2^Md= zT-vn6y9kX@d@hADk5{|t2eX%Y%s2-^Np@OE<=kBknilq|FXH@Sd^oJ5mHAY9`6W-s zHHhL5_Qp2|N;copURTqlPBmm#!|q#U$+5{e@h0-FAQu$aK)6K z9qRG>cOa84FpDgYQs&E%td=b5NLEpb7_d&bJNd5bj5GdXSZ&VZMM7(pi%w$2TseiN zgs;fTPxnCo(tSR6Lq7L0{v>Ui%AOm!_16|AlwA*+hwz446KD?G*)$UH$=?gR>?5Zh ze0DR)+~jr1WvM!SzhdVp8hSAzL^KlW|}C*+rJ|iN8S6b$)jjHp2QbK5*g4(+( z!kkCOIcD14W_6#8Z#f~Dl4X%TjNy1OctO14`}gFgHJQbsv_?0nHN>Izii$E_Ea_26S*O&sEfu{3P5M3x)?TB7yNAFJRWo~3%U?;{hYe5b z3*Uz$`C>`?q{ANS<}jnHO}eYh_3C`%hOGSaENOn}g>gv=ueDqs0xMT+I{j8<)L;10Gl39^^;-%IbNt{@*?^%-1E&82Xw_j%%#AO|M zg!AUgP!!LwSHmo~5&CV*J+mf~TDL_%itrDYJz={w+25_<+aUmFMd{b?jJ$7W@%s34 zN)|(1CW0#C`r`?hE+|a%JRWw_ha2Qw(8!Bp?1Q3Oi!ggXq|#dd4&ZQVWDFF<51iJ1 z@>5RNJ@sPj?TYjawoZdKTDe)NYwV=C*k@-5Nt{k1+!Ob| z?(I1c;VC8fu==+Zv9z>`Tj#=Ua~szhWsT0cmo^}3c6ww(FN#+-O)5$BvpC8r80ymS zk^7phJ5|qPm5dp~P`2p21fcK`BX>8%MmNTO+PvfwQ@QyA-yL7A-wFl4TPOK)Vl$qD zaEPZtK!xf2`43uA`!ofQzf@z^V3s{eR6EMhWU0~FyLbe}g-ahI=qiu0TR*9aAX+agjP<8m#qzRdKFa2ET_seQ`(Ku% zJi#1~PEh30Op7lUI$)J&mwN7#0O$K?Vui9%dc~o_)3=Vw1<+}jIhfB34G2G+4ur`p zy`>FBYv-@l@mw1aIF|fg6E5w|bY~I*-z5g76B3~F;yb2Z z=!{1XyqbK(ZeGx@TkHe99JI!hIwY<8E5=3WoPIv^gxg53HotW)l(k5biu%Z7cUK*D zC7%wcs=aB;YfSoE9#A>_CyC8}Y#uy?S$&!$wC`nh7Bn;$?S1|tJ*wQ|KE}MUn0Z6y z#SbUA#WODAxC0XEYafhNO^0Z=VZ!e}r!)?~K9Hty2do+w3tCBMpsTJ|ZS!UM5)I+n z+xoOa!Ul-s-x~hFT7Uq`?&2b7P=|reo1ev0Czj^81<3=T7xp zJi;=DF3!HVwkKT`b0g;U+sL1Hek}W3`Vi$*A^k7rs$&*?<~hBn{*he`4D+)!`-GTm zqIo<`M#z#IUak2mma95-;FXKYc!(NRI=LxwH?OJJ!-i;)O1#SByDULCmGCJTZ^v=% zL)A6qZfG=(f#CX>&r9590=RVI((S<9E_04Wfn&o0${ixnFM)7REViF6egqbO4tnfk z2z_C>z`sWiMcQ9|HuX}K^QNe!){89b7<1Xns5P;^C*)4nHhEA6WQQDomD6-o{LmPPTB5bXXcXhA*rQYVMqw(%e25%(f8Vulq)?dHrIaf2fr zDg_m6;WJ2y%VR#JIT%5c z(OhdSe`tnRG&%8Um|j5pau!p0Zc&W@h;eV!bzAedbB`r}viV(NjBMScCQEuCG@UUg zBv`~@^qk+wXaW)NK%u;2VAz3h@{Xc&Mz41kH~$ffYF4cr4Wo$3ndF$hKjcUCp8&FF zC76_%6vit^ywkoIKfqu0KE5b>?V3x7>CrpsCu#+bweqF?z_k3}3ASo^^J4rOEX>lkz5@wW*D;;O@M8;gan6dX1(#w`C5WZRMfKOlP0`a2cb$`qV2jYp*7x z_}8f>Gl<3li~F_dugBBT6)V2}o|$DKlp4k2no(%9bu!{|)vd;Nszly-Et>d=6ha-+ zzZROYp5iTq>suwlnF)$@JR;-DrWkv^6s^Fl+_wquY$N$Qj@A7>SDyh6Z)Bb&>w1DJ z4)b2M>xZC0#w0NW3|21kzXXnBkAhMJ{u%ixs3Lr4qJ);O z7KPNku(+na*X%r7^xMyL%6z(wxQqJIt_t5}4!4M!vYrk2gl-^QJ9YfoT}AfW%G&Q` ze%v%I`f9|-ntseD^=a?bQ|Y(0uYR+?F{Z2$&qWih;oQvfhJ!Y=?uCkumK{gBnZogm z*H0C>@02KA9Hn+AWLAY{9%wRe4(Sq?H5yLY25v~pb7mw-coNg%; zF;H3iA&yjpL^5gh9HSEVGfp}MJPtMh3<+J1ZUET54AOt94t?kT`N#b<19AO^ zTQ@{mvOk}M%i`>hRZK$~BloHG=Qe36C9;^_h*41IIQ=QvlGS$f&2Pc5Yc$8xc-T*- zn+XO}z0v&k@omE0vv>VC0z%TG_=2z89;qE^9Mz1NJp-@I1}1!TY<3P?Tl1A9iUHS|Iy4!v2{ z>?ms}!w>>ZoI{;Dj@Kz4l{kJY2csh?`KC;TI5|fbq&j;ac1i=pFjSlRiV6(Zs(MPH zD6KWGct}e#&1`x0^^TyD`P+C2EyaG{f47rJ?Nkq*K%*RRHGksWp6QSIc@K-_1ccdN zsN`KumfH8xmtN}80dc&3te1swRh547KEa|5N$>r3S=$;}KscRYzs={v9(-B%U*^EQ z?HL(X0;mDzjfcAVsT1KE4JOL+iY+?hB4;PBW_Cm!)ndVSi5V!Kldd1IT{OLE^itW= zG7X#Cf z&RWk7(b%jt&GC@zqnd)1FH0&~e(sMG>sk@Dn6GIIk$rzC>2oIYS@U0A`+jwEf9*bQ z?pG^YV@!Q9WNoQ|Nbd{d>w0WiKR}<%6xe@DP|@+54i3Rtj{A7x}P@`nz2jO zhbR!)OqK7j#{X7`=b*wUoN0};R=lxlF5cgEsNQ+zpqa*X-H5#A%xSman5(awrHQ$T zT?^wYLUEZdG{$vLMPiDb8_f9Z*y&&Yv@UT`7?7ZkE6&SRtq_5Z0N3rrURk03YR2k+ zF30WpSH51*>+*$Gm5RF_t3K=>XGZ$0-89$V#4k<#WYS(8>wdU0Lf0n7EjFxrD2iwn z#bMZ$@p`Z*xzkzh*~>U(1A}1?G0a5&3xTc^1#b_@1T~6fazda_&c4D=Ymg!7z5O4? zR;G(Sjo|%FRL6Fa+CjjdCP4aCe~eGZhV7pKTK{)d{=J-Pe8xhJgIDW%rncu)hz^@3 zyU91RwM_aY!c;VQhkx{Uw~Sp8Ele)IbX$yTE^^RSnyk8RKGWG``82a<$EM8PiDzKs zBO!BJOO=`+mh3%h+9awbygnzxnZ#YKnaR7 zeKbj-!SdL=w`lgU?-;aGEPp!m@8J>e7rQO`Dhr$9a7A=uC|8McJ=bu~SviHAm0?_{ zxB2U0fs|lLRTpvU=g3nc$j?}?;ZAC64E)kh4GP9Yn}gzCpq}^t?=_7*nta#4kgVLu zpTc5NExIyC9A|M?lDU0G$I8-_gw@H4QoAh##S_^T{%1CQ- z7H{3TX6gOx{sfq0Jjnx>_dM+eNPF+YP^e!8SgGvlIcUXl;ll89P{F}3 zLc?pgV|(^&r$CfFyx3Q{+VrTzO&DoY?4!}LHD9qX;=OQziHV7sIW;K>22#OgE@*Ns zPAu%IhJU>?a!5{nWjZZfYUB4aT8YK4FnVTrvK39ldQ>vJM#b%M6Pm>aRtZe(9UEQa^QJ`^E= z+EL$+JQ-``N4`ZXS!mIo0N;V;0yvmWY-VOgh6jt~_9rMAZ4UHSuYKK5+wJQ6EJdxL zzj7@2`tqRB%6kT4>3A4PdKW!AdU3*PCzFnQ69Aax)Ltoj8AsA z5SmA;xKO1_mSalvy$I>*bdO5AHkQKulWGXDRdePpQomozUwq)<4!srd zKJp{5gp;%$u)1r`!y;iYeWw7td&=M0T$EPVuMq zce7C?DyMb!S!X2wtf8fqT=}t0TXDzm6vOu;Y)KJPr1h!=-^4|;g!ZX^%ha7Ou~l~W zQqACYaTW2AL&f%TtMJgvoy8#O8=H3J zPdl&{*Pr*r;mNZ`l=4O!`G!7NRXm%Nz603x%p^;VSt~XdLKKyz%ug1@w zEnY!LA^brbXUR}x*;tl#cDK8GpGi=gyYRa3e@wL{)vGxxx6ss?&@)HBUS4?}?qg=J z*1&ZJt2Fl1W8$^^&%EbJq}kjG`|(sLXiD!8)O2$7`^Wd|O&8_)5@GpDFR3oTF}YDG zTgQV&b$DL%dHC?5)Vh}(93)C-xL@JP-Byz;htl*$aNo&8X{nTL{GeSyd(G}_jr|Y) z1AFc#}Au1*YI+p@$Y8Om_*F-rbOf>8uz0x0jeUed(-=bmcF4P9(zSf*sT} zW)FEURB`(flxjA6@>-7ncxhe&EnLAc_?hZ>D#=rcc*jEc+^RY4ZD@D!j&1Ps?r?)O zJ`@=?2|kBmZpwqK{@&hR!mtRP*Y;8)OrdF8iQ)Dqx8}~;XOaF>nJu5q-I@}vDSL8A z-;Vnw^~1&s?%REhQkd!}jcUB)0(>YY(s}4@NGm><596p-!HkozPFz(hKf%aJxLqQS z?}E-00U5w(Ak)zrdf84|zr|-%l{v>v!1NZpdMjwaqxf%+Gbe898;=gdhm=3>^!+7U z%0?SM)-H)60xM*Lkl>AcOEBgq`)M}nn0I;bSM-4a;r47+LS4J5B(fzgeOF*heoQRt z?N|%Gc_PWF;VfEe;qMRVx%?=tM!S4Lx9EjJW|u0Gw+U+gEe;Z!(`k4&#UN(CQtJd4 zkx-V|odtjYDnlKk>IoKZ(WURFg-6L>Ss#uK6tvn)e=x1r$baWNO^@Ve<<8n5+(6+U zG(A&Y;@^{P*wg9?H-PQS2^dlRlTBoNs{drP4yGi@cdb8(q~a=-e`MIH@j@fK-^9ek zzKbqS)mOP*z->r1|IID}r_t6x@6^4Q(t7O{q{TYgn$=%=3~Tvdb%s+H+aJ)$!pr%^ zUP$p-ZdT&1dVJH~_7?01K1_VRbR|PR|A9EHa?Nsd-gA@EOlWOxOszAd4%EQZR2uWn zGUM-i-^$_kq_G$B{cArX}JiFpN=rXQiv6#w4-8 zr9%`C|Dx*WU8XMu=XnHPYT&T(PBOYl{&i79CK^Rzp2XpVgspts{lj7XMULaQG!(+oJ2Q60(yop6HX1xUM zMnU;%x*ar>CQN<}`D_|4xkjJoQI8R0?t8wwyIuo>#5$oPA+<-F>{evy-I4X`bzh>b zk@xhwpy^hTFx<|(JI-&5$W(5%Q;@o2xBFS67`{dh2!KInp*2t4kTXJD*>TYtzbfA!YzLiN0BULyXuIShoTo;6sQ zal-#|IK^v*-OKD(o)OL*TQOfg>$~8M3t%uTJ%K-*cpoO9b!R}jDPUK-3yHH{T%vt> zCQl{*v2o4RO|6Uv@1esE^TyXhN99+XI~?HTP)TE5Z zIP0~`;ovjQ#IU`B_HX<64p>oY&rL6agvU<>w)UAg4$V8_({G=7Rc^v#rmWDr_nXJI z(ddo5eMuD+|EXQH2E3Hes=_zcMKIDYFpaL2|f-~WlGK4M_37Emjwk|$HndjU+T>FhYO$C&UH^3^9) zE@0-(L))Q%THw?WUm0yb%s4`T3)<++=2dUn)HU5(Qewx7&3=NlaquH0lGEK#m}jPJ zG$y-`h}J-V%+$^93_o(K(G)J(&}XS0Iq2Gyk(2W0U*kjudsfJOndCC@SG<=5erlbjAP0+`x+LUtFN|#!mZV^Y#PLfLpf#sX%_F^4%hRG-0A{&|IEbBVb}Q3)SWp?e!X8gdcxTq?g7W; zypPEtSJ0+>>_A$T_|{wjzn;`;rrM)O{{K`aAx?-)MBG}=Ga!|07@cAW##qCMSqraM z3tLQFv9C4G>{gC!{wnbU>yPVs=LYEU6<7I3#~zCRPOpEvCErhQhp7a|FW@t4X0-DL z{3$#9-n)P!X`UK)2p9fV?venHBR*Lxy}K07P`rPE75eY-8e|NNw%7l~amPG35AM0o z$YAhTy?T4`#g#CRM)8r(@skkxc8L(Jn(XLg+AP2Nj;z;Ec6@@q(E9w|k4{ubuO!T# z<)e}h`FuUM^nJekOwt9f>33wl_Ybr~cF9PSN#yC z8cjpsQ{e7x*UBF#-f7XP{<5BE*m4neOo^-PYSm>Rkp z_PhgKx)pAZEXHZX=N8|jZky5YccH)xZkDZP z2f$?+gzqVj;EzcDh;vjY=He;;9i0gqWDG zwM{poSPQZoe!A|YQpl;KK?b)JhiduzW%|1lY|{O$u7WCC{*(oZxsW0|3Xa@u&Abha zFxU=Z@Pz)2KJc@oHh#&AmzdozI(-L4^8^FIJykz-ZQ_lZ6hsSh-I=wsZLLE;E(M*} z;E49BB(Th98|~OkT?tYyx!0#r@3j4ldD|GgC3((L8s@19{m8ko3xV8>u>qbsVT4ae zXbr-z$E~4X0O#Ux2=$4D@t5rP1EAs8`N}W~=eIuW4!Ml*kYky&rNa)svwE@IMk)QJzg-1L`YNg6;)Ex8UOm}-gAUc?De!%UVWO!A z(?G~wa7@~t^{y2FITU%lTA|ZSbsTlEgb5?cF&4nhi)$Ofyhcq`QS+3NFJ+am-`iJL zwk>I?$NoEXvB{w=FE}o`mgXw>Dd{P0I!uJ5cgP@NBR z>e1Gj6h4EANVZCFgV1OAxKox8>c2}$?FEa5&e}MVQu0r{)OuN40|4}0aQzhtW%*q#|)CpJdImnIXNyPU1J{Lr-6jFJc8_1IbO8yNrQo@xd9_NdBDK z+J!*|Rm9@KdB6w`o~?Q`QX9tF(x5%Vv?=zkqS(6Yesuxm9N9gJ4x;3VH+X%g21dOa zzn#?Gl?(_$^RRq|CHBKGzV%#a1I&{7lL;CjgcC2z?bQiz zDXu@xXe__q^Y?#;YI&3$`T?zo<@_v#G{1}Z5GG*Gj*gD5(9i-&fFLG3Jp?CkG)uP` z15v&M!#ygauj^cdGY^TAZAIZ$$ouI?a9Arpm6+k1jm-W&uvXXaedhPRDX$eoIk}dcMI}c zZkKw7>cxPW3bH$QMv9jWchInFuK~Z#5d7D>QaqmK2<)E0s6Avmx29NCrFT}&(n4n@ z^w8UC9~yDMzpVA-`MJUz&;a?n_j2{g@S@?lk!mxLg#Q}9#d{qrnBunpr!{%7)4psn zM!1IDUZq_A_8k`RmE=;ixO>Nf%G zc5mg}2#oz6N;%)AqgXv>&Yjp}FfWVwl?Z`}IS$J!iPcoObE9>@Yc|Jdqm}_7dlwO{ z-J8ZC=*Vb@hlGYsN-Iq-EI@)^P?huY<;(3y#7a_!iwIFBAemWJWb}D}ShdDR_HI1Z z$KspAiwO#=-&#Q`vCswMIS-K!Q|$^Cj!^ip_~3kDmny;r&rihHd8MpFW(MzDGVg3) z&?~+4QVmihGA>P2;NOjHytH&{BmJH|U;ZS6aW+NB!t`C*1>v;qA|#=meXo7(aLJIf z(r%3xqLDbe&(4?N{NkShd9YR>dB@~zuWf)azbw}e;+sRSOkuL0rnYRps0l7fNtiRy?=6=j7#K#Z!vR%dIVDJYi zARXud+B(N#%lmPiKEMGHoumIb3>$}aWll_i!Mo_Ms~&*?-=?E=3`I@r=hgg{-}FoE z^Mvn!Q}TwiG~0KIImCWB_PfgRdHoW5gWc0lr72`=LDl#$y^u6vVIj4L_SynCeUFt+ z`3ebMZ>6tl8$I#K!h?eYKfYOwdhT`s)gW`hsDI*{Rcy`6c;m;8j&~K$ z9{9#4we)f%$Tu01B0_8<@>%)c)ZYPLwUm{en}C-@{Xg;*-Zny{e+qAitTtR^>;(j$ zNh8XtkvPjegCX#idd?;C_=`1=l@{9a}=Fyrx9hdcfL3H z{WMr-vz>CD9+unBACk#=_`&%gPJMZtY3dJoW?z9WTZeb&kQ5k9BR8K+Kq%R!Cu?4o z3lI1cC5#U^-K!w!p%I&YTN}^8R0|Iq+s_wt<^Ur8;Kz5ia1_5{onudb18~^{7n-yX zc@swB7_FE0nhWK^P(DXjH+S;tZ;UlEfaEpkhl?^~|LsP97$5Xt_->UUC7iMmj*PQd z=c<|%c>>X7M#J$I2~z;J#Dku>mjJ4Svq?s{U&(MeGC*vK)n8#q3;XT$>(}6{qziZ{ zj}tTgWD8Et&dWItzP1?YhEH=}TDic()Y(a&Y64JqXt{M_9SATuP5f1p7ZyC^cgyj> zdidCTebdhF**21F=!0RYMN4WH>hEZ2uu@xg@is?(4kH?(lAz-7z7-<$Fr=RDa28iQ zhG7L)09LiH-#7?k)oBq*yS&_$x+_rQlvlN;8}UqfwOf;1k_IXKxLvsEpj)-e=Io}r z{Dq!Y`U;Z7f@_}lFiMTKOV+^KLQKo`?)nVu2kCU`#_a_MhG<0Y0B}tt7EKugxPeqa z$70;>Stkl{K#S=WShOdpjYBN-0x#qR907yhI{1!OhwXl>pHOxpB!X=Ba&)8nH^81SR6XArdoIA1DBlghc}cZ|Vvj92{pzLa;y~O9gFJ-}M9P3NKtu zN?vHQ^K7>@eB*zq3LOeanvXwz=;8?H*J5|(^?q6j$MMv*u}jYp)v=tTWBIt5C3YLQ zH55=0V@ofUZ*cd&89N6k^9zBu0R?nDx8KsMZU67K2{Cz!iHWs@HFAJKl?SBJvHcn% zPdud725j?uensRhH8)|?q*s32>QVrGc}w2gHlyoTjH1y?uigI=CAxv~!v{G@oD*BS zOO4D%_gNl)-FpZN-f-Bue+#kVu&Et3XUISd z^(u`L0k02i@m4q*tOGY#xiR*N88W7DpNT6~A$18kDjSid&8g4G#w!pQ+k3GcU5${n z)e=#3wlyRrAUpvZ2XQBeVNK4GuF+|i|4!={Rd|**xh?^e*yF<^7M4F}4*8JU5qU@& zywIrNf4TI4imK`^Y*n)Zv}7EFjHH}9Lj>|dBPdib#5jkCh0PcB8X8D#k%t%jgt1u0 zm8flZQ9R)S=v94QLQ%E9KWcVk@1D0gJvNUZ7Lj!b=sdi$9|Hi?%$zC{->+fYPS@+o zFe4F-W{|sF2f(OK=L((3M^GUmrXP>^V!kct%*e~zNr;2VQLTAzc7TEDYc)9h^xt+7 zR)c}ht9@$iq)HvYt7K*t)47OSH1SDEbAF2O)3bDm0BpGRi)_GUC@%OfRINiI@4z`^ z)PF)!jzUP?Wp}w=kRVg+wK}8PH3~QNC|flYZ^Rd8LrlBEOm31F3zd)pw{+Bhy#r{E z?GBWHEM%0UnnLbKx;i09YUQ1(bO7RkVW(Q=jIw(=#1|@6$2%*O`CgY@O!I_xx$wp# z=CKCdO{GAs{Bzi=W`QJty_l9b!{Wp%aj1@`&A*U@93jnmRYh#|O8PK1X?~SWnvCeh zLfss$jUyBEQ(K5~qIU1-&FP|bhe29ZxUqvXyj~C!-4&<7Jl5MtzXOEQE~cFg8?S`I zh01z_0YH7Ap7#s3W>l*xzcMZUme@ysg zn4oYBdB^vQ;9`mwYx23vr{4#ZzpTA9;F8EnfuE9gIp0AJxe{VA3#6>c?(+rkRH|Fj z5cbIjND!r4=k9IDt;2?BXVjg!mptU$%2_oO0N#(wr5>IBWViWA&NmBN$>&5a!nv$E zmf;2TzmCUh2_!%Uxx0`Fuu2OV^q=@P%~dhSH=fp6kLm-pn!e!8mVj?_EgOUI@nGX5 zm1&4qk2&3$gBO8@luW_HO!|bH%|8Z^%v~|}rS>!;9pFX2aFu+4ET{G$O?j@nr;O_n zxsm~!Y%nmL^b(+WA=IJ+F16VizUI-$@Ll3rr^;$%>7A5kD6io^y2TLlCKZ?j*d>S~P^npf zGQp5FCc-)a5!^|%BlQ;NLZkq?_=CebnzsstyBu#O_tr1ydklUWkjIU(X%|0o_nN-~ zT95llAzc2TP%$1aU2eH94M1tKgxT@yUbZC1TA5)*6PK@C3xyR;MoNk>Y6~bQ{fvv^krHgPfLny#{`9a)qTC)s?6X7oWD-gR5Hy9L<+)l~+0z?9BP zKUO4g%gf14@r$t@t1AHx&L5b8Wt`YloGI{rxHb{4ZOEQCzR~(c;C7>d3NYH8G%D9$ zg6d!m#PTrFDMsA7rE7-^35e*)#@0$O#JQyz;M*)svUZ`?3AE*|>pG5%*iHC|Q1`4O zu{o~wTl!DmVs7~!0K3+TFpBlEBh)vf;CKyRkGtbHcWSmWY?s<-L&k5sCHndT6l>;p z&dSNjaY4gq;Ett8)Mp!)z!~~}qhe_DNU??-c@_CJJitVoSF`0n32%u_`o8+b>ZzbF zf&EssHgLVG(!3{2TjoW;qlxl%p+Qt`JjCqd$W1&qE>aETKcZS;FN0jFdkwu2W0eO{ z4_Kr8fSL4sD5q{KO+%nGA|>=bE^mQaVod5+7syn7=S-PreTO_p;Bfsi&G>Cm@BmFf zn}LiJ4lo(vca+Y2p`g!J=K8$vG7(5WR2LF2vKz6@tAZunorI!+RYo?@MY{_qjBUWI zAxNe3a&(JkAbnSLSofvCxg3F$KIQil`0dw^#*Bf}ZQcSyP%oW|b@2mogZuaKKglny zg;;`<3c8gHRXg&n9LUx8Vq+#+58~E}OI!y;YgTrFOfecwAwQ@?Szkuo6#ow{e8lT! zM;uU!ZvAE6oC=JA$PE`AR8{j_-COy$Eu$D{p- zXSkS`!i_Tx$y#aT{t-pSKyt|}3c}RxyMRq~Jrq&V zG~68qmG+Q(x-iyL48Px~s&^k39{MrPX>UdP#5jDF`{gUV=mt=#SNxN}&L0&w66(Rv zZb6my(_)*qI#(9x<{u4OGic-&}hG0I*a8>+3r!sgc|5QSreGc{)dWrE z{RqCJA15mT(sH>BtK#`#S{I7R0Q^KKIlx?uBL5jasTH6?Pd$5r8Zp}~h04SKE^C*6 z!UuN(4q^U?N^HsHVN)op43M5g%r!X_5kboV|5Zhq7(&KLj#o`?kwsn?FP!4HNvNXz zpj+)j2DkOPA38vfGHt1bLF%%7YOcNefA&zzrZuYRunUN<1kNWnV5r!sdmH^$0*GX< zMgR$tRjB$=s(NhN$;y5!Y0Q(tQ~1t|(2$VxfL_SNSC$9fEJLAw8`TPhS0CKCoQGJ> zrC^=MxD2RuIC=)>&LS9LS^2W|yZ?AN-TpmK$Y`K?ezOF)0Vwy}A5ADt3lqz7?4I+v ztsaFFDJjVeVE-4&=&-WlV=u1o>7f*bEyd$<4RZVCemk2hXX<#Cb=Y9rwET`t08~xE zk-)KF!vz<38QZyusd_x;8kc}ha_*F6n5=PyN)5siJSqjT<3mskgmlKtVjO5+PpFlz zda%OO^W+9)?oTk9R;<7rCFlZqtft^6YAHU%}B7-YF4PzsURUFxEh>T8IO8q~w)P(dv}# zIPlb2_}_-!#AsZc{|qOcK`*LKL$!7TN>ts@mwC!9!lr05fZN9e2q6m5!CyQmo3fhc zUj+w=j|mAi+C_RRctm#qllA&4Y&F108ONo11{8^GPMzav7y&z9{W6H~DQ*KmR&lJ_ zINIv%20%2QVh5?9PxL+%|1oF-QR>g>!%z-6osq|A0QKN>DDS<#0JzU1dOmA$XnF70 zHX;DXgB&-`Re@H7PY;P6ROz1r!`sRo!L2WuoR>NP-tQ>x_M~~_Cos>7t%x8QnHLBz zG1P3x?&@VEyA7bM?Qz2Uly!)uTs2FmsBGyf1SE6-=vqqr0qPn^o z{k32zM$ewGS(1+`lgJ;zr|bscwg!dG5>0&L z{6#3z3PYHOq;kkEmYpu<6_gw^`3;xiOv9ScbTBPfPDdi3h5g3x#R1s={iiw zAdX1FZ3OF7K7{IPhuz%85EP|bq*=ss(zv&iQwJm0wohmE*r24kO5YtZ(iLUofemoO zMA0}bi|}I}#T%_&kjLx*|F-~v4RO=E0I0Xnn-J%!p@dKC;8Dlq#Vp%nCqzo+iN|a_4X#RZ^RuR$ z|AK0(d0i!j+hYt^w||`ddhpZJ({^=-8~P9;`0w0F4)SBn`r2DE)f^NO2`6W&2En_K zn2?~NHW}reyEPE_e(E9Aid<~67!@Ah=>RIKWWNf;`)osI#;+D?NC!t4BxQyc<7R;` zAI%HxDvdq#rkUE}07Z=b-2@DTa@dR#93rfEjvgi~#lK&f0TtV2UWBDan^U zP@C`7d{S%ssML4`YTeFWtvE;`+8Fz@^Qy&25n*9rZh3WLi(mJ{94EeoH+isKk9oZ6 zjtiUF+<7#Z;uN{RSt~!Lb@F2G%IY*wmL4GP5X=^CKs>00lAnw{_mo@CNYCu5&*dN1 zHjX2xoYnsYBorM&w^;)mLP$yj&5)RFGE__G&)KZ|!hcIi7RV2nf>$@@d;!`0}NZGwg0Zv~5^ zD%GsBfMK9N4IF9Aw`r503&r_42SL#UY1aB$wLieI+Ya_iia=4}F+2%`B~JSj2gr9_ zJKh);Lml0xIGVZoHiVE02+&#~WR=|f=df@{;IAfKgIMwLJpT|`6%U}OVB4^(aH*w93}k)yVDD7zuz3ToAr zkWK(3g?xkJeXo${4^h3SG*>GF{k7a6g8L%!?SycZ`Si|s;c+KdxceP~r15=>@HjwN z_n|6d01ip497;z6k$ZTSa?9lC-JE-P$B)}Z%3VYM@_Xv{w)g5{bh;R5=H}DiS^A|i z*_U1#{>)|6)jKY>31tP4idYxp`So-RJtt93`=UD_XIH70iG%yTA}gfnoiQ*G=opi$;J2tyctjGOl!DSED4U`p#kC<50K-5DsFgE+$k%^-^A3B(ibQ-3 zl$URRq)r|*MN-Xvco&?V%-0aZ3w z915hgO#_dK%3YnUDFO7_k~Em6z8?!hFgnxEG(7Yi0Bm=twROub_h1al&!W&tp5{sY z52|K4U=$7(rWv1=%$%K_15YQXat$Br61rOvqGEmp46YV$JW5-*c%-x$>WB9bNmT<} zBOMpjwA2NuuyMfj{?C%nZ2?3X+B)`86q0eE1&9KVcTuruSN34vLA`oV5bIq;j3U!7 z^aA? zD47-K=e4-cWi0=Y_p(xFFAm##noFg+8{pfF!6=@G|@jyHL@xbd#F-nCA5)~j(LvfAl;Tt{e{ejx0*dbQ9hTtXs;=q())(=;22<1; zo%mj^`KXE*W%XB?5&-tBAw*nNPpU)_E9)PD;P)u=kGHLYioi_D$eG;@`^u$;`OwGS zB{!w}?ic=l>$)u1Ti^=7XCC5h{7ti)Cw|QKN%$_mNtFQNf&aL$P0;{|renB`3_YTc zmxLLL!naZ2JnnTmcNU4lJdkLD!X5n2VFa-eNDAOalkt9B_^azhB{QT2+m?9H5cg;h z(q&qNc^oD*5kBTKeT9m|{TC--zdEpQJVCo7l6rbpwX3iWPz9n&yvE^JegT|+@TMaQ zk82B(FMJ>vMjw#_29BmYf>zF3U)~?`0!xiZ(Y!Q#l0Wb?K>SPJG4dM&ONFSF*>RT) zEA83F+xXZ)+=@{S>i4WuNN_micyIVs!IXp4HxM^?cx-@jTEU^&r@ulZjAU?5EP&e# z&NU9aC_nv}^j1Gsi^r>;US}flqnnXDR!mtE+Qkk*3A^0rWcgqmK*B}QIDcK3az)M{ z2AY^@s5jil5SNoyS643p=s_>QH;B}vwfL!lB3o{tZnoD@@zKThxDym^3;;UBhaz<+ zpunn|6dJyU6xc|2MPnqZM`BuZDut)fjV-&^fBf7D27SkG6(g&;+ljXt`T&t36uABG zyHI053T+?ufRpwh`>1J*|{CLED} zAeEb$r^-Ppe^l;XiGdXs4;$xF;irByEtm+mEJvWW?oyf<@)?8>mNfkHY9LQWp^(4{ z=uH<`+oq<&rZ!8`WJam?c%;NM}@(@Wa zo60)Nc+gF%!Ut{#AjX)?oa8!v^=@3u7n<2=6evV-o2ueOtqp|+Sj~K=se8WTOt|Up z+gquiK7rBPH77eza}=egNWuKy4$8Mc0m5I;HvtH%dZ~fQ9qL4({`V$O5#2#+JkTo& z=MMx&9NzKWpJH%)`WPzv0luPID0nm-kE1}jFM+hYEtlqmL`irbixs3P04-Ou0|m*) zeCZc&9=ZUW$e>dL(iq|Me|g+{Y=D)P_o9`fmUi9vLksYiL8*wuL{isn0AqkNq2uup z;e&W<)g%&R->wb(qDVx@gpUa`01Ysz9D?uJMc5V+^Lpe#k)FsTAa6S0Og~AP*!oQ|^b#Soi}Y@Sb>7Ks5vc zfh1}d9vB#i_`h0*9D@oW&0KVAlmAaeJpyUDkkXPI;2rWAW!Z=X9F6P?wSZI6T4Mka z*x&H}knS{?YZ*vz_?f)*O{LW0-@_zyRD{@my54{AHM!#*TF`2|thXZWGnebliLUsOXPvck1XSHvsF|1m zSJ=!@3bR>OmIqT7&U!&;g0b;Nkp9IJ5mm+gtQD1aw?8c+ZP#)ucj{8Pwag1-&QSS7 zw^_U)rX@qI7NreHh>9er1!5il4|8uGPUZVXi)+xNQZf{xl6fj2vlKEEGH1vbGLy_h zk%|nJDVe8`%rglMR6a`Hf}+MV1aV4ga0gtzE_C@{4eB%un>`NWQ%ObEM43bOV_tCjqgd8jO#HFq~AGS^K6E zD{vXo8xs>#r!?1%wzRVpdQ|)N!DGfXH6wSIwlFk;T{UmC;Ha@>2ae#@Q=6iup<&fK zKXwWyP8k~?s%1TVSVrw`W~Vi4p6{WDXPN2gd-Dv%GaFdszC8Ca@}80_`#V@4;9rxz z@Dp<2^CeMHQ3_g~d+z-e6%{`@gG`NHt*op(eagc*QfAi|oiO2xFN4vrqC&S&+TY1t zW)gGBiVURRLdnGQa9mGM4@~f7XU95j+a(FvXkWRK9m#ZOqOaVj z+V%X0(Xla6?*+%Pgq4??BT29HW)GNu*&g40wpFNAdhOY0`E^{Dg*18lft_30awp`t zfvc3d^N&;nH>a_e=uO<*zOQ?Zf{ssfR*B^!2tj*?i{WD(nc_61XL4UR{8jl|k9ZqI zBr?rMkQjKSq!R6zrMwpqQh&V|;MX#F|M0l&(2GEdjFq)4ma}2^GN=|k=SUYNl^@TI zcd4qeReH`^*B|G5uaDv2{(th))6)r(Svg6{=jg3oe`8J4glvjvo{R0tGMmc&qApZ8 zf4qfX!!n<5 zuY!d1-(D(yvZ!i0vA8qXH<`Bb`-o^=|Bh7J* zOtp4>!mdK<4i3NevdC9BUb~U4kr`YjzF_^tnSAqR9;4?5GbtZGek3Hx&J#Pc)Ri(E zlfM7F*houO*H4syS&W&gNwodLWr`7O5CYN+F0uMKOixeGpXl~T@WzAv^&ur78Pc*7 zzF(MS_~XZq!x%*$*dVGh{^uy;=pqFoJie;S4UcCY+YN+afpgaf>{4^pXwuK(JCck4-%wp zT0;(;=nfj8WRln~V6Ncm>ROp;^vvDqbA=O0a%O%$W_631vJANmk0awri}(9gRaJuy z?q-tE6)e#!GJlKp{7y1qvwEtWKX85UtK%yyTGL6ddZ!PVORGsqN#RPOI@gfQd6wpI zvb9-5$k>-!ztgAvX9jjNOMR|(b7(7Nkq=|!)Engz3-|s0=6<`h%WfB30lup3ax}00 zpFe-N25PB?8pD|-+zUp}z^z5sFTR_Jmvpj-^r(`IOwH*M8o1vSgMe( z9cG}SGIg*?Q;y*)j7^A%(UFnapl@}`2duNt(#+oPQnetXUIp!|U7i$oWp@c1`ZhF_ z1Sw*9{uf1WU&)nec$$?w>7xz{3xBF#i_ykWC=`8BIiEjkm@<~R{kpW8Z_8^vOfTj# zTH!R*U731&_rWCuS-GZCkuZHI`*=oJyPGG7_r#VWI@KPZXYdX48)-?%P>%7%_lOdA zZ%j=~V-U1*oS!uGO`9<$Xz`_)G1zZnlO?63p1b`Th&$`2zrG zGvA&os?$H3tKEM2etWfjYokK^S=Be@MSzoW{enc;W0Lgz^ZhL>oWHRsB+HYN2NCg? zkqWwRo0^$5^{f13&VRIa^wX`@^}2oS)j5M-n?at@9+ApSAV?U>m$g=$H&IT zhL);@-(Sz%-o1;0VxJ_BxcGA2jZMVLt+{q$*m*I|;rZLLFV8%te}8>x>-Bo1O+zD7 zB|*}wEV&R{2e7qZ{wa4qzH>j&*tc({GS#n5JysV-TH{5B28}jG4bM&VQ8g_d+-Jzt z+q}5EOrdB0xnhb)x+vO&1enOK`|&W4k!f}>PLJeFQX($qP8jOUtSvY(>gehHbg!F> zuCp0_RJ7n2nX>!Wys35> z`}T2v_jz}V_Yc1=L_U4`6alx$Z0^q=B}K(Tw@+}uk_Lr6y}XcC+!{g-AkXaMiM*n! zrgl%GRWlfU4f2lY{k>>lz%w=T;K2i2!`(29u~v-}obJ)u zp=^JuKX3EtX>9R9j27KmsA6vZ9WtQ%M6b}@*Qdi{>_)+wt!0+r5TP6<0bQYv)AyrH|6_ z!UPf}5TYvm_v1kGA_Q~pVXBYdhc32IT--n!j$iun3Wk*JyAw}XhP@hLt=c$S<28RY zv87=N_@Zj`e#>h93OFc-HZK}RMhUAA$%v0GW9^sWB&KRaNi??}{WeGG-h5&GxuURU zyoxcz!op%{aj~b`6z#ewFK$sX4^&>YB&;a~D6=z*9Lz<7gM%4EM!`qh!ydhhTV&zaG$?)RG?pO5?LB4(NNB48^eO7H;P#T2 z_O8|TpAh1-D_dIzH2P}&q}K|#cF8weT*c0iy`9o&9r54+*D%*+{|gti=tB4|7Nvh) zCYmUe7}>!T1_+^Bf$N<`@%A5TUA~78AFg(tpxW%A3ABn_7j{q_NXSeeRyN!NnGq20 z?-RzfZOBIm_kCU;OUdP%Bz3-ROlu4~xQ`U9c8wzB&-q7!iZiEgQ!>*U&O{H1#GZq- z$hxaN7_ocz{$r;;aQOIFy0FNH80QqGw>};b;S&?{?8-Atr74w_mv6vF)IeNB{1w-w zJ;ugn(V8fkI-PxR8j-~?;K7hc;AxY5*|y{S{P_qAFQ;~kde*GYjCGt1XR2}gl~`kD zF3>|DhUC+q`ZbXn=+|}@F=sS{GW0cdah>Li$=5GeSzIaEiu*;f!va%K)I)=%o6-n@0IxUNW%0TwSU?_|VVbE>ZGG^DdQ z;`d9bjZRGCP$bODLC?dcM_TD@x5#l)2k&AK_J&by&SLXjdO<5S0|NtNHusiDTS)KmlU{sFF3VyA;^H5|v;&wm!ChG>HN z5jbJZ$SG<0dqK0=kIH85#2ep8wsQ{$H7VP#2tFcUz~{>13u*FE?Is95c=w59&kH33 z&(P#EZ2x8CDWVHJvc(hPuB10_-ei5Y5&iJoXSwp~NU)U4??IWi^I3!U_w3vEGLM`0 zUUc;1uJIg82{N)ZO`;Qqi;JB-^YQJ$RItT})Y?jl8)^3Mukc>{Lp*BwGM7D<`S%|b zaWt;XX%kIuvs#*)Xex6X{cxlCknDEGSu#bxT* z1_j3TNN=}xF=$Wb9H6D011b8er(`>otg=H5p{faD zvj|yY)il>+WncYhj;n<{6f8ls$Db42>1^G{8l9j2E6=bR>;<=FhZcHFksyeMZrD?@ z-;k|l6Zq}C&z5i|$#)H|q{dw5T?fTxV8THdEYpxFxUQ7p3A1dTLFFF^{!IhND=RCp ziOu_RzQvK@z?!O~{ynw?Z=PY)as!T}a;Kq&RLbVKll;bLV5~DJa*8>AmG=eUpYV|gD0^G2+E{^8gU^Z0u;7fQa;5NQCO*X>Qr5U$xE*8 z;?pTuyz($WL)Ay`{JX!}r(jrNmR`kb1*EZVOO+$fzhr}55&YfW;QWf>)792PaXr^2 zKUW?J?4-I<+KXyx`1^Ofxmjk4Zl)@g`*S~AQq zIu{g4aJ;cENfnlFbf;;vE}i@FYh+{u9L96?JSr+Gbe}ayjt=f|XEL%$MGK6@^~4d=YTTb|yxb565zCt16R(i4 zFg^|rD}1vEw)2mK?Ru-O*)%eItSClhf}(I*AAB@x6)Z}p@Kfaadf|+s&V6NeT28s- z6tvrdO@PLH;lm7`@xZUB&oUoB9zb{(7Z>N^;^OA!E;=_q+0Qz;=~52*w@F`Wr4Jwe zy83rH{Z@ZhmrkzsN&C+t_=k9jiD7nd?c>{vcd|?UsJQU?%67Jn08e*(bdEolgDz~q{ei^B$o$}M- zpoZc|9T_ev>@e``a#Qqnddh=hN2{)BWmEuTr^$!z+_K4T>d&7lw_i+;KfOrHvXBng zzI{7x{!qEBoLql}Q(CWUFdC1@vh05UJqB{HdJj*KRiQ5CiqMT^j=NML{cocmcJ@FW z&$_cE4EK+aC|07sefxGkPFSm-X2TPeX5TG6&TZg`_GJ@evnoyy3k*F{^-pb9=ht zN;FC}P^u1EK8DwobOMsV;u8m%H^Y5HcAepXko8A^T{-4IQ&VU+ z3c5qQ3VLjjpw6qR)&lQgvC4(x9A;Gog>4iRIq#-clfXrI&yjjoqLEo~({nxZcB@^q z{(fQs1yjC3<%3nOh_@&xi3Zck8RBSovQ<%nbRes^k06RIIXp6=Q^1TqRb-QJdZ8!k z@~nZ)7C3PC%h#8;uPE1e&OV5UsCoA6iQP^z8lAsM_1Jx=2Ogbc>lFa%29==cNW3lC z8kw#cW|!54Vuvt`xo{jkntmkV=FOX=zVduAjSFEz|DZ~1xXg(YC(tLRonS_mRq=Ce zC!cP?^`u~7`_BtlK1Oou{NV5K8^j>Ax*8nbI`{o;gvR4@PIfn1aKDM_x$gRgD5(Nx zIXO9A!>Y(HMYuI266q)N_EU12BbL8EW^1hQ#^K{2G)PKH8deZZopsWbkY%t>IuMPC zh{?)&`P0*jIJ4;;Cxm4boJ@7XS+ zk+mgcoter0zOk>kk7O%nOhVV+I65H#scaGi1(sdL`m4XjtIML8oSeLqzXPco*kxg9 z>C=p{XxNbbm*@RJTQ8t%Lzi{1x92O%ynR-u(`U=C{_3uhD;fzZXMOFkXuZ9ky<(&# zuHfMM1i0(Bb$MvRhNySQou_=o2ar{&_qJ6a_FS%Z7s;KBONZ5W%OW#v;OQIrd+%Ygw+5h)=xr&49d-ngOA3A%ngV_Ff&1<1(VOqCATx2oSe}7SE7Lp0Ng))bWcAK*PNZ5t*EGo81<&9i2^``g2LuQvJ3*fw~vpF zrwhbL`Lrp3ag3b0c<~}=Nl-GO3@5SCfufvfGOh@Dsh(r&K<$9jl4_3&2o#w$hUHyz zA8XG@Pd{2FdF)t$YLZmmtOvwhgcBJvaMzF=*@kC`=6>L}nXdaRXYKpSLRa4VMy95w z_Le*R>J=e^#^&`$C$VwkrcGC`UR~t9bm@{KShn>iQi4_oLP{T z1Ar<(!?Ir%1!A89yJ7HEJApbUCJd*zKRxjJLonFTMg1E9A`>M%+DmtD-OcDeShu09 zzqOU0oxQP?UBLQd7BDvjy-u#4kX>(yb8D$yF0Q!RZ%xY11HBA%{Fl!8+IK$b#Kv1} zY<+lq2u2}ilY6*KGM=Zf;gbE{_F;ThNOH5|i!{u)Kx6|lOO*0iDz)j7-FGT%NJ&|_ z+_vWrs=Tr*9r9}RI=c`OJ5tWv-oB4*1>t_~IVIvKj{PJiS^x>7TjM2VuYsD^q#|hQ z?grE&F_DoKAM~A^rf|n)nYlPP97S#a!Z6p<(A}-eIg%*tcj>q3E_%T`t1DJMk@#kV z_y3J*tUDhS8TqQA0YsvDfm*;O;GyyMj3$B}l`Ib9p>0AcfK2Dddi1D*1go_48th6| zKmaIW3@c3Ss@Z{t9X=%ANNzJ1NRaaB4IDuFL=j$dcAnHTbUF#|XJ$5f5xJ`ZrVAOh@wSYSR*3JWe zV34hHw8v7hwI#JAh$o2UxDM=VYj47;to#slDA48S1uyW1?}Z5!G;de7-`Xn7t$`-Q zgQy@Qk`&o>aZgMY^IM)c8KY`c;dr?Ja3)u`Z5ftEC2i+kR#sLd)EO{k+FhR?l44~!6$;8We> zt|Z;qb8I5*riJI?gwLCjTjkcUBY|2nsK$$YCB6TPJcf#P>sEYygl(~tB8A49*_y#& zv54`0+oK(a`C(7SH|zY*H;aMF5J*8+G?5_g_S}8y8@ec}Tqp1-($qMPu&{u6_Qf?~ zn%lkpe1rThVuFy?@fWDxY9L&tQVLmp82pfOhCsO(zw<@}Ws(H05KsRXY6c8WkR;L( zTg2Nb8k=d!Y@=FVM1#$t$Q{_fPEVLQhs#@{M<1uB19$6u=tezlWMo8l>tniNgnTHy zs1Uv?+4W$;T8g!KN&Bg8{p7>|%2x0$@@LN$H=;oVSP{TQj*o7&V+!PxsN1ALM)+^s z!*ab`+hyEG->)wM6D7TZ6NOOyK)Wc=pFhfmuI3)guzcO7UvIB(*wig=Y1vVnV(IQ) zk$f5YOsd;J;tsxJTpVh0mBa$k{0H#J?9(eM7T|5)Bk1Wt0Q#oBzP|b(Vs(Hscwbfv z!&{W7R2c3;{OHl8ff_HOlI7rdQ(tLfVp6-d>UHYWbsR!F|E2coNLWp=^_pb%!m9F? zfWv%zDjycmTeDpcKBAUHN$wi`Hgb8^Eoq=D0Fy?_|0PLlV!#xEMhI>LRjGeN>h)7a_5sIw#Oj=~a?_hP_qsPRxDiZKwq{YpOa}jnM~R7v(a{aA zO?)+6N{%VGwO*c{O3wuGEly?pXMOMitHxpmq7|cn`JJJ~F>h=hoE?r&=_|{nTK^LL z)o$Vaosx$R8KW+37r($k4bjcmiEHRAS%bEo!jnf2NA3E)Me!o4R#58C!H#KbYeNX}^?i|{RH`&Uk&NgKIxadkHa2ekm6YUAss|kUtfnTw-(L);ci^@l>u7uD*hIXY0sDUG znfq}>AiRWxv{KY=1_lP+zKtO00kVGY-o1Qoc^zZ8i%_$??&}bYPPcs9t7fK3gMo5~ zFL<**3@Awfc3G-eo)z;MRMZL2jkX0OOietr@)$!PTb>zXu_7*hcaY(cK~#5$ZG7{e z0i$zt@^{cH`oC?s4?zf<0;!w3yf2vNnCHT8lYsgE86k9f7GH(?6pA$l^98TlWyZ ze(JC;^h0X1E5SVD`Lzyju(YtidOXR)b8bo6 z9Z?E_@q)Vgw->`ZC@7>Czwc{oI{$9?4?*Lhto%+be49`g0+jElT#9~cp7;6SZItq_ zE^!D6b!MwT#$s#)b(O3x4+dMhD4{j(WNVKvl5Y>WViM+X&Aq|u+!jzjI6TZ+A&V+M zBc5=I?NG7puM+Z!{7Z4{@;hqIeozCNj;0-t&$CJ;z~UplvhU@K7qXN#-32LwR3|Ln zbCh3AQ0dCi;h&@VDv}389oEXr#kGXlOK^h7sb;=-`4S{N&VJR_jvj1FPCgVgPvk*s z+Q-C^;HLr~o_mbECxm)}P{ueoIOg3GROaDR5WLcEj>QZLBijaLPiyRnOt64xT)0~B zRs=M^K7Z|sGiqyO2)`LV5K{9LtzPNo zC`W{Z{B==LF=(1)SR@R)aR71?xklo_1wbb@)x?#-`b|NNG11ZB19KdnP2IA2nPUwk zh&sw&zHBt#05XOP)p4zhhYwYYOEfxxmb;q5?fUxG%#2G~+ZzXuqm$cT+eexU$EhYt zj4kjK_jm&e%CPtih%qQZkH8LXb1F~$a$LcHT@age&lBxW8`H31p@7jCuAtT{gVwiW z*RE2xNgz+ci@vhrJr;x7f4ryIQeFK4w;6H8djG&k1&5?$jb&>h@qCti8h8c-i%^wJai1l@>P(M`$k^Do!eZi<@gN`eyy_u6weGqzsZIEq5j#aY z!#k~OJf_+D67S#Nd*FbgpAQ~+C+b*q?Ev2Srj5osNx3rlAP6ohX5kyb@c}l6zy2b! zhvNrc{iq%QSNH%L1NI(NhxW7b_isl0==F6^z-E1hCMQhz=wDr#ZbgLe7N18Yu!Qw& z`RhWIQYWH4_z{NChP!n9Y)6l7+kGtd93LeFOzi!CTi`YJtL(`=BO>-dh$!+?jLVNC zs1U3(9KCl9Wd->7CV{^fuq|wU>FJl*in@&M>0>%@Kon36^-f~{%v)4P_#9OI`wSUo z00nvZ_$GR7#u*60gCH3pcl?ZeV@A*w=l(b_M zyG67ytE8+=X4SqG$z^j~;y(YQGsJQ_$Hs8XxDNMhA(UM;u|$_=cd&I&ud3_75~{Dm z+vI^yr?3&dOiV!vET>|xd^8u>9xTQ!6+U2mOajI>|I?bO*t}Swb5m1=ZuUq3HLYHV z69`N_K!%i*l)VohJ_LpJ0vM;#-wY7sdhhzCsbk58ZKgyB!$l zgHVkCV!`}pZjMmUfpSEBR~8UvD42ZU1iihB;nQ;;ueK&a1+^tg)i7r1$?hO1y~Q>Iw=JgWpz)if<8dAkbfFyGqArz){sc3`2}I6s1mU@(F@*zk64|%H_&% z9^cR8x@Mu&!-vE-80;v^D=sPdXi;1^ZY!qjvR#4BzYR>(-7*Tc7HO*aoBW_<_k_^W z&=^*^ydAJ)=jOg^$QxN($3cu>dWLnjLR%y-_U1l|T(zY0_if_i2Byb6L6@hd9%&qM z3U0Gv6ta#S{k#U22NF=nfX<;;{^S(!Ky=SxiJ&$1kz_ftE%q7{s(yT7gG;{%4#9f+ zI(iF#f?(hIF++M`a8ucF2?+@)se!4;Zg75}=&!!Iv)8|u@9t~#HzlngS&=vaG|gg2 zm{v&y-x|%xcI#3C`jamIIt_^dC5TQ=C)WOx zp~FE$Wa)mV?R#G@V^8{p&2iI8^@%u;Y{s)@XtPoOBCur&XxRT!>?kC%?Uo8)IcaNw=IMJGZFp*g?10-jXWtDd8}&I(HL zxpN^e3)jBfTc|}oEC*IrSE0Tv5DT5Y*rtnbE=49_%U`ruhDo2rW7Vzk6zW53(_htl z)D$86kAH(2w_nieo|TCJ?wSNw!6FrY7a74Ofx*PGkHGbu6y%=n?oaj0!wl~_A_}E; z47icH>xBsxuvR^NlTwB=_z~OcQJ6jY3QPhHMGcAA{~oO0t$x88RXvo{djeb=Lgh7* z_U_p;cv@%o9X64?!0V|d8ct4y6o%W~y}XK#$F^C;3)?-K33c*a`|IXq#IVi3?d-S2 z-=OvjfZ6@!w=VM+QiSy82wILy_FUz3{dxyweq+<-zH#lPAml9xs0nS-d%=nj2c8=DEZiKJKY>p{nvP`_F#*!7FM=~wpW+WqPF|mAnmGPum!_GF|Vmb1yTcI)N ze6SLTMOUc!oN*Z~I67?Z3*T^Q;~!Es^<{O8$x^NYOKs-e5%>*gCDJ_?%7C_gpfRhb z=IK*yL7fnKX?(m2Lga_yMX!=1xhl4YzmxoGCT%t6e<7#y-IiDQz3eYA9_H#}No#%oo;rT~&x1o2#U3wiZm(VWL$UlJ>p~hHdczmvcZsNBi$YUrrc!BnbO()R z)$#4K{;n6g*Z0{9GgQ9}x_!Ix0jqNSPfM(AlI%i7g~;3+D0uS-pTx**=#~t$v?y2M zE8we=3zxic;|8e|E)lQqsHVFQX21!r)nq_4%LRheK= z;dsN)L{wO~423n-?Y;Z=j~)s{X>z@n7z~6pdieP9`~6wzz~rQl?v38w-U#y?RuWf# zgh0g>1S_(FrjVu84>qZTtfQ)}4$sSy@)#2J!FC$;jLo4Z^lSp8ks*&*;LpO_Djv>jf;v z(sO#La%m)k1*F`bzK`4-9Cr+lY8Gfo*7F_f1uz226WM=)bwMu!hzSrP#`#E6r*#7O zJ6vziZDLe3{wp{24$i-KTI$Qo&(ug_C(lk#U;RlG#aWW;8?%l@F+;sMNxD|O$`b)T zgV}p#^g>x7Pzj&GNj5flwIh1!>dxRakaxvIntFJHcI?OnW4D7eI znyS%{oHGr>b#$L1NIhuttX9-J|Lm<|_eRIEzba$g)bQ{yC_udrqat^_Ax2=zCX25! zI7v_!u+zxsBjg{F7(UvXW|=v6H;;Y18@ig=uN0UL6;*`L?ecEQp>fwO3*(-?i^~5hVzLbAv?$VVkpclEh+T$O02$W zemqSGFG&YOf)lkW4;zCe0lc2RSZq-_XMHO$@GmAwqtw|`0&3xppHIo;b{YnTWz4FW z)<-_l)YZjQ5;v?0|NPBhs1L@RK_&gNu`x3%>&}<`baaiB^3c8cbgfUNwGn2PcLn4$ zPr*yJM4O2VqhcqT{3Rp|zD<$n4!8JHsNY{l$in}~3l&GM3YQJl*EzYRq{}=Ff%jLEjdj*eZoe+QOf;yU0_~!F+Nz!RtBZ;Llj1(ptP4b z;TjYLqlxNtl<9m*O3I26^J}jcPVwmOwc%YX9fAMIOy36>d z3HX)Kplk;Mn+sbOF@WXTomB3TPdPf_YvU}Qsv==`LqlmwexHlg1feCsqOppzb92zOGu=*CB{pz@7=>N}%w`#>bL|XU)dtv=OEG{hAMc__R zsT%Ba+qA(U{`b|fk;*jn%r5(1+<>xECI=^0=iD?Bf!tV zX6nr72G31>J=FO~T^jC(y+-vOGs@9C9vJT<66OVFcBD0l-`xd~0*9M4!{Wd=b7(2^ zoXcXMbEUQp(I`^7;a>#vAGMJ6_4Nf^o}bFy5_^K3m-qZk3M>au{AW-j;5Oo!(BulU zc4u6Wn-|N69C&E|wX${?5X;x_JB7CO{e#STmqa}soRo9HPUAE z-237l#%hW1OKcIjx`p516gX1bf)WC2-sR>;SQWuKAKIGZ2l^O{ef>%1)F%GOai}?b z@q}-qbi*gO>&VF1?`%oK-N;XEx(sI$YfBvRvKpRk@vnfO4{CHQmtpaNxGBUsh zc_?-zu`z{?^p@E*`NkYl+7m)Zf~B2aqG8j2{!o~P)qhMr0JRnjhE3$aKg*cPhvtkSto8xKrMD66Q0&>?aLajt@|(m> z&oELDETPKXPqV9qC_l!!zKKlYdFP$4%ipq27Y=><7XS06H=$p!ESsqnRvYrMv^D5xmL`ziuqiZsJUjiJKy(`O61Q zXR|7uJ0}6H31usuih`OiS`$DcjY%TP-snGd1+g}DD=Pn2Ofqd*^~NAHHWF8S=z*cA zAR1TDdT5HCS{+L%_pABPv1TxM?h2F9102Luc5ZOh9JNP3nevmQTwVTLvc7;0~y2!w~=-FGcfy!zAT zbXK8$4$6#c{sD0pE>oa+XzNqIQ zOjz^uxz_ulxT?Bs$Y&?|=D|Oi_hHv^bSnox!6=L6_L1-3d2|a-eUro5f|X|UBViLr z*8XSeXh9p@>Pul_wZiQEpgTY%lL)>&b3yyqcL=-fpro{^b~Ff=xCq`r4F0M)a4;^B$=Pgv~i!=pIOspSlo$b^n|w5K?8Ce$Y#Cd{i? z!Q`Qc=Ao|)orqaAa5~5gVW=TBJ-zk6s~zjgPf9-L3=4q2nZd(yzL+L*ntbFU=<_Sl zQ1#v2-4({p?+H{-R-Cu$iiBXvnF?ie6>wt1x{X%&T7(=~W4HAz@0N zT2&#|bJM>gXh(LUg~p|Nf>k-XfI_@z=a!du_Of(4!-E7X7mbWEAY=E-qtRBe%|Br7 zk}Ie<%=#$Wnen9gn?0_k*DhTeK)0lpuI}hUFp+%GTag}e{?N&jZngXAsVr*E>25sk3v$!QFsgF^hdsjsip^2hGV5p+^n7C(b5Ms&xA@xOBVjLf)z$pYKy zeZ0K~+=q5;wbX*7iAQ`GmIx>B5E}~5Xs_s3-X~aDyXH6h*cxy0SS|20`3P1Huuc`}lq&8YuA^5gq=1!j2^UF2N}$IWgHX&|n$iw(ks zc83Xvy1ie$!3t9A+SE6>yRTnJOTqkAVx7p(!J)8pbu;QA`kRC*Jh)e_&;LSPvoP|S zSIVjX-7n&s3@cGN>QNw}JBi=Eenp?y_BpOOi)M`Qg8%{JP?97Z%iIJrhlz1R-=Xd3 z=W2Vk5`1&2rH7Xn|D|UOp!;Utz<&$~feRg&8n)It1_6SUd%Xuc5O;cisJy4Sg~bna zL|Zzvmjt9gpxPxb8V0eT)J^Hil`BLmLo2<2`5RR6 ztIGFxW~wsBc)6? zv;YA7gKv|i^g`470NOX4 z^Jmc>fli|sJAPi?%k!Hv5k$;PO-Z50L_{i3&jM2t{z?^tWc-jSNYcwNBWvd>H*@@9y4i+NnY8^sMb`Ao`>;I`#sc4Kq(~6EcH%+Ah z#tS-cE&c;!H8s@(+b}5H2`Y2~Li1cB63^p!24P!AM^hJ<86+Grw@DI-25i`CoF4JE zr}zm%f+XQ}(%Zd&l}?Pah>|*b0}p~QiKHs~MdyHYc5-sU4R-$d6!}uNux~4>iu%;P z7{!lJ z$4NcKwl#5^04#`33s_vxlhwH^gy7)7icD%g(#HNLdR(!WopT2)jj_vM-Hp80 z?{3Pc?KRv4$g|s)ngghoaDJqyRY)*pLXZBhmJu4m^wZgzAk_!)(YS8z`HY)anjy23Aq4dwI+h!2JUl!I zc?oU8p!CXOVq(@K1rE0HKp!q~%LX>gvBfk6Y8ZTgTMih~7ENs6aKntmRaIMITSAt9 zhEcZGrFu)Opi;R7UVs^eCToh_cXZJ8x@;<C`hcwt{Z(?A0~mQE!#?L4i^O}qcS{^U!S`H7-(L^BrKeB7 z0Pei%?2Jh&v$GgPO_)OA!NV&oEKkAevTz&<%tW-zp@HPV180CsY$qfPh^Tm>%%A=B z?ek ze>@drxOB+7fUd63n02&H#GV7l>S{ti!}pPqt(!N)5ph&ZtO~&z|0M6tj+9jEMak@D zd=wfSn;i%(QCC;@d}!uRR0vbpNGs9sM-nEX#|;GJX#a<|$jBToz{un3DqKsL*w7i9 zl|6<3eceTfy)_u z!;|FX>#I-HI3P}n`YgGONqWO|Xp5D0kXuTa_}5#yy@^RMaQfai4$_6_2Ju8e+Ay;N z$4jD+k7+`T=Q1IT>1wn8{Clu2!dO64!iXMw>|6DgQe7UH^M>i-sZe|Uo|?*z{7O7T ztuyOd4tf-+e4v7TR7XXof;3rBVQW_RU(lL|Mmnrw*yFCg1Up8g@&AN^dXdJ%qE!{&I zi%s{h-vmwsuX%e<&n0-#z##H_KC2~qyieo7XobcrQ$XYWags6F*Y+d)q;Hks`@JquLf=4DNhL(?>atCJhb-MU}o)+$Cgd8jhyco%; zfkO}|GUtDNSp#{DJC!waWBoS0)FjS3$7>RrJbHx;i!IJ0F;(K!fnLOJ7(fjWb7NAPd*BHtkR!NeoxjLeLKGPeP*Uzo>AehzmV4M`TAUI{zO%=X1e=;Vc#ana9sN;;gIZA!B%zR45 ztrNEG{*8Q#WR?Ys!B7Pr6t8Zf{pP^cZ1;Ehf4y_N}OLU&xe0);Q-|vi`!GhqsoeLa&vTr{F1NZP}IOT~V=!*b2 z&7~7kx%k>@cIyGQLI_41<9dJiPH@w^W^|K(yng)}jA-iPv-M-MOR(Z&eC7$Ta}n;r z%@!B~p#f&e70tJ#;iBSVfQhAVcligZt~F)vLy8q5CP}c!14fB>UDyh&KY%$VGHGwk z#e9}ZC~EN5n7iT?KG{>;7$^l0#-<=F8U|jHXn&9FAS?~5`Dn+$ZE-XqWIr;R_0o@w z=x!wj51V=m7}?t>L%s4C(Qb8p$G^yjW)Vp7 zAm{u8Me2PZN1LFP1Z6J1#3XyOSR#1ocfru(8M4cfsbEDT47LUhbU}9!^x`;@fMezh$o+|5u$Wc0|yS#r2N)}Bj)A|b(M5h{= zCi_48%`+5@7QOcq5)3sp;W6B`)93)MM*|6Nx&L7d2C{2eScSJ=~}eQ9hCHR0scgl4vG+dVt9NTVcvqIO-vhU8h+u|@nd8J1%3C_ zdgvr*Y{PX-eMm}b6?Opn)DX~Q)o58=pZ{_OA?J}*fMsnf&P|ALPUg! zvYnn{$By{iv1kE}fu5cj6y->JG=gZs>%`gAfro{F)lem??7|h3B^RwHDn|{i|Y{hN95gz=oC269I?rcnj7!H)en zGjm#hJuaQvwY~udpJQ}m1P*Q}obb=RFv$G4qQV{B4j^NmYVo`1>CuZ*)`0v*O68t6 z2s}Nt?#bGnIEX~oBk&fNe=bqt;tQg2j~Hf(>SH^7uC|SwaK*@YUpc>iS|eU{P$ zFjS}X{;Vx9vLN$gx`YQVk;{ok0KQ2;}a9SRxSmQR!^u zqTbOK9&QZQ%7p;8utl9CDioz`fgq;hlL zXOM+u2)>(&pICTmWB-DADGHt9&~5T-_s_9ufbb+{!6Oz1F%3>kNMfN{GtscphbSdk z@`rS@=6{*r6J6d9rUSmq=V1SRl zS5aNorF^<`FD=g!dt5EyX2(_hUYCpZ(I#_&dRjsMvGVreA3vC+yhUK!#CpeL#tU%} zw-)6;UdZ12CEOi>CnxM|hN%C4^#QbdadUE3dQ3k~ZtLq47Z7Ll#H;)|QqqK$a#0&UAH94$0!2nu*Oh;8|)8$^V0fvD90d@=7SuA~Gj0xU(l zm$92V7cVc3qS#(opH2oZ=-Pu)jhp@abt8F2*jKNuJo zsxjdLRH4Gy30_`e`kFs6#~*vXXj~$C9Gd77n1@AP;7b3aghXb`bu{8_d@u7e5DmeI z-TZnb3OSvhj0=zTH)SO!6Q`1*Fd?mu?S`8la~x#SYUXw2vs=tY|15d#4>jv>bf1ym&0Vpy1ftnUNxN z_TXs+<<<8>*CU3nNTGBjfD)kNfw+fs)YJyh?cqNF4%Kp#kSisp|X4U53e^)|W+zSD=CG0o$AV!ev5u6+AXzcNQau)lL z@CJi}w8Cs!rlvK_azLL%KI}md+%=ajq6#w|KQmDi0g(HoV~hz~12F`A3hb7XkSkqH z4&1|b0*dvYDECiIx| zu>x}M#$d#3LKh&nz%}TX&+#k>1H`-nvhK#zAYNZeN+n1#xmrO72Tgk2ub zYhze$pODPT!xIu(ZmkAB4}>H*$XPHqil3)zqKR9F%&jbw1~c|pM$D6$DhN(2ecd2| zl%C!EzjQD(@Xa<&n)1WQz!miqr#W8rrY&5bzXq-pU{GDf;V$NjMy&!YhP%dr2mMrA1xFposCcAJvx?z_zqM7!#WR2YIDdZme>OXyljpyh9ndvp zz$8lCRX$=hy1NumaB9;{>-zuUzyWydRh*x(P=)Q@@g6zj{}LrYdpY6%nsVRGBQEj#sXX8Ooz|C6Yqx zVB6p7h=>RqSIt-Jme$Vi;IZ0}*Pgf>g#w>x)oF((^W>XzD);w1-NF|GQ>1s9AoEkt z!ceH{_#OMqAzxp38Y6qrPotjbpIimYOx11`^L-NsPFVb=JVqZ1hKSB*cIz&BO)#{R z?k!2u{7Yv^*px<B-18{m2J8&v#8##R<}hnz&T0PJUC zdX6Vk<{m*qOIv2$$yEk-;54Q&8uvk=H5QH|4@D!5FOH9TSMv#C4=Te8lP2CYvFBT( z@1pmiJI*(!&Fbd~P;l||x%%tH^h2T%5)gU<2)c6@G2;id>SfEKCi5c9oKNS8JV2=sBHS0BG>1MWV>yG|02!JFM6Co8KUigtN~QhwWI>^OEGdUudka+ZU> zgcvr2F44nQXasKOwuB-2;v^0hLtTrcdhr8MOCh+5NwpatTS51he*?%HV^{CXdwJuj z(IzsB!WxwDML9DCC8c0EKMl{CqO>IDBc+ZPd3E$r$is99sdRJb|Jl$G5*|(`s1$!T zDK?fGcdn-mlkVQ~3EG(p_n zvYWBOsx9?h4I^{)nmQIrMz_jO;_d48s|7|kobu$$E?@m-nqJ0ur?-B^Ei{hBVvP$xFSNVTf0@T`x-zaXgsiiqnBuY`_}y; zqfAoF;G^9quC{eGxsA3G;lh5Z3C;5$$7fN&be%pu?*%CKOk(AG?3hW?aDGisIQ0^6 z0_T_0BW)7)t=4$2x|U2VkGy^fEfPK;fVeIe%#W~#AW7V?=!>2TMDm$XH@j}Vif0oi zhO5W0Gg_cxA3lc35E{#fgLJ67vy#%3d;!V#by{+%__Mh_*@O@}$X~{i`PyVk5=SMwa zB+YJRsBJ*12%f!c|Mn;7*h)eQ&WZd*L|yPXSs24sOxh;zpi3Hl7XS&Qu(O}wmywaW z0&P!RYut!#87>~4TlpmkAQ+=>+J3jgB0~lArlEnoquOoN4}gZ^rI7a#76`?mk@T#7 zIuLsp@)(3KD<5sc@rdhAwPAzt690BeO3I?mS)}N5wEloPA=&eYe#g{I zRVt6Sl$jTDLc%_N{0MezJ{9dV9x0H+rGByDijAV_V10==W-;mQ99?5S(6*m>oA{+- z^yhB?A<B#13DxBw97Lqs|#mD)9Zwz~U`N zyABa&gwZR25UXP8j~;Vq9$jUdEiw%sCT!pAXW)Ll4R6u|ff9Slt*^JC1qt-oGgu7Q z02K2Izo)q)0|l4e1P7v?Qn3&>&us1HbtCJIkPerFJtE*iNUbH#TsRTy(l9)O^hAYp z>(iIT8Ex}=GA@4E-)3{vRb0+o2mu=CK1U|#Q~iihN1$CEPU7)!DbK@?g9P(|#bd*{ zHar`+)=$s~>C!y>r_@Z){A@#t&V`aLNY$ z?AvZ^+r%k1-H-5i_uYru+!!0__v{&aZi;uVpSOmTTn6rXz9VZ}&)f5pX~ub7(F^FR z`)4w{9FHy^HUNwwsP8uEB1D-EE(KdRgBU8kDzMjmr^?K_N?lP>etcM|isoVv*jNQ>hS8f&(B8VMcH$_` z)|cmZ6n+@*dfA$coC=gv05)$QmPR{`4_ax#WvKuR1j|&t{~y(FbEq%&mG>A7Ulu(KX1oOFJwNgX;&@4y>z|C z9a8Yfx^-(KvxZT|DWf8{t#$9hiyvR-o}7 z8vtUWaNE2c`ce*G1@wYA6Kt6$ZIiB|qaOrU#2256eFf4$RHj7(FY-1$ws?C!N?Cka zlqm$pk=?Q+x!X2jPoR}vyuMA9>+3SG0)}4q*pW6=lkl=VMe@wh2OQfd1g^_XV5B?n z&X~ah>^U-2$dqpjFnDMa~4n0ogNivtoDKyBCG7dS(T1}0Po=C;FX&?gt+r}bUgfi1CKgKfs$dA!o!RL#F9}v^K|SUuG&%b0F)`*|C4@&cpWz`R7~xV z8!P+5DT+60ccKHqX{hr1CO&KagQImVFgx4}!@F@{uD#J)uF-&|}PFV!i_l zY0R!3$)_kN+Ryy`v#Oi4Y{hIsyo7mEaUBK!xCQVkh;)~n(fh!#>8oU@Wg7=Kw;kco zjeykJ^u zKv9UFQN*WnHwPc}`L2A*rAF@Oi?YoNEOiYw#e7GzHZg(86DBh}tmSP~vE+;|3w)}? z0%9GftdkdTsL7;aoS;xB1v6}&hqw(lkI?sQPyeQj*{Z6lGv@HR|IZo~aH*su9|9nB zO1GZuciAiD@^bnZ-hY3@wbeApPY`Sqnd6faH;%s5&B7dRCa=ip$%guR)FJYeAt3Q~ zzG+894O`XtU&!qH-wnS<9NW8(lv&zw9I^6qdfe%4kMR8$7OvF#-DC=}gS3zSaZC^G zr{N{&n1K}N{+xx@pm-_-XZ_|F`+JyV0`?OS&Bt5B+*fQAC4Jl8N&Y|C5th-r4YP88 z!ybx#yKi6y1s}BRL;%%d ztFQ+-K#b)Nam)R>zO&Q;T?zh_`03&5Jd-wNlpxkKg{tX$5Z=^ZgaZXYj>13yoT{sz z`6DHKZ$w>dzl2rz(SX^6Q z#KRf*`XrQ1h%wDWJ}GjInBB$yq8X*y^%;rV%6WWyZ^Qbvb?Z3?o_$O3!>u%0RJMsU^Yq?MNMvc_7l zkNuD1R6HmDW1PyX|7)De^8)2J&b@fTBjV#7rygK?Dh`3(?IQxk9-C;dO;l<6G(d>c z{&gDnM&NKoXNzTl0+_F|a)5~WINlf@4*|Pz9=#Y`pVr{_ySloDt$ssfg%bDlX)0e| z-!`!`_aFVX) z=5UX=PY|3?Jod_1LUx2wYhu!vI2FTKY;_1og@XSZit~vr{{J9{$wm~)5U_-BN?hnE zp9Huxzx}bx;co){NZ?gqI*<#4o%TOxb}XrFKqJvtR3!o^ zkOOly(8{H)I}cVFA#|e?H~HtmnP7oSSsnX<@lFQ(Nei)^AfCEP)wv_3s?5$#LV3m| zt_&Lz!XJw+$3i!Sx1lo6-3M%hi1YxQg6fms^Asv+pc%lU8V{3Vo4~g0hD5&mFm5ii zCBcVDkV0-^9yTdJqJ)A_OSWO|$5;C@cqM*C-K{`R7P}%~9&GmbCO!uw*eDRFyAdfc zhit|m<42cRDjYlS6UGVD``yT(>cEu&Xj+UKVCm`-dK`3RZa;1jjS;KH8cIhv+$48&Tc1;KJaA7w6m-MVrGBqn-y>;m0Y9J!M&*FG^N|CpbLs%RR|%xDCP zlb(tT6%w*UzJ~56kJ?kg5Ab88I#aC+4zPo!`BOa4MYd3;U?Ityt@ z0b$`V%i0(y^{1Z9>O%gxvH*A!(s*$a>E-9(8BDgiZ8ZwnXy}RNAbY4WN-CO6CtllL zg}BH0@tKWfIjCY{KL++ke$Ld|o&CBMAXjZB%nARKb3>@NZF9RwBK*hi4z7w2OuWu) zCe(=`cai;oDr$0pk%lG=+ScE{e;3nWfCW*p;lKu0I=VUyND1-ndqAQxGyj3nH+cR% z7QD-N5jrqr)yS2D6-0!AJYqGtxwFvtKoo~}yidwyXq6)xeL&a%&|7{^N1{Bu5N^X( zZQC$tti@6aY5-yeL}U3u>?0r^X!F}SL`6jj`VG}OByF<7 z!Y!Xq!e4?bfi!TJtB+wdV3l&oz{8RjhU6(Y32kg`GqbaUS@mHwsr#!{d%jlrWKU)z zu38lwa2vI*+MPKAW)_`uZLQf3mbz`|k*A1Sca|^U0!obsl8(dg;A{%h!&t146R7Y4h3#QmB86g4uZ^%{wR-3PV%uh7UWcoY5 z!v)3_6%(_CRfUjF|JybE;B_u)xdZz|Z(SXam{=)pGt@<%z!(qz9!*D|U}s|kk=aw6 zK0-9P(7fZ_VhRh2V0To>gZ|N)!!YeZAD9#$k5lFNZXrZW{v__s8tAi~yB{MLh#7_` zIdOe!8zv38cwh?$ zOAsF(uK)ezIT*QWA9ilQ8)L8>su-Akuaf;nD=|3*_{jg=GB9vurS$*P7>RdY)mFlz z8TgpdKUakqp7j%gs)WJ4-w*XOBu?@WM58)H6@dB~#Z81Qq6>taeb4Yg1&pYzWE=^2 z#m6)4*@H+-gzvmZ^eY5o$7B;udjt8#7QDTNOHy(Hhs-cTyn+fO{=`5zJXxs9-ZnHG zh|>nA);Z=1ngeY*)(aC#E z5aJZKSS`dUj@$>Y%+19$Z4Nl=4^GE-@2*hXgHYqfCWgGELuX^ELx@SZ_uLiT2&wWl z5^CsO8EJ_x^1rRS=l4(JT@AiDvqeL;>)Y#aK1gU$@NQ5~g z%1Dv3sWzyTAs9!kPlQjUZnk-eT?jEJqweKPqv!p^`(;}5Gw|N(a`FL-4q|ID1RNc> znEYJ!b=R6c3icxk=<49>ZG0ox8liTYq1FwAI&5KK!Km>E@h#RAHWU|MBB~ANH%`{w zr8PgEQ=8?NtKOufpg(Z2|A<0x8baKoAaEdHUMZQVT%gqE^NPs;J~jz**C z#RmW&NJ+D2>rDbIFfZSaj3c>+z%78FhBw$8J79*NkR!dOk6+e9Dl`i5W8Y8WX)?#Q za_G)Riu=#8J$@9u_#6*0x_vYj930Q>N|0+WAt(125Ge4^-EyD%`Y?@yegFOk{B?wz z?bxcLh~n8w9OgPy{dsc4)zwu|@t?14>t!q3J34x>zXFl2^%-(mgxgFOHWtl2^!PfX zgR61h6hC|sOtN<$TWk}+pI{@p{s;zERv#n=AxEE~Q{&c>p&U zRI~UYPw*bJxsls>J1B?YS*UnlpACZ{f(X|IF^E z-+{ked;M>m@&CX02!j9r?X9h_|J6rD{O^08q7Fe?hz+3om0byBHC~hA2_Z{tp4wD} zr{KchN>LMr>a;p$`x)BV8+JI1un0@gkrYU8IHn_; z?Kqw9YG!gIg6F8AJ79VWE9W?Xg9H5kI^G&dvv?+e{e}s1xE>e+gYT(%_0vALEdj*g34#!I)D2Lj9ZPQmlsqF1k_|r- zWiCXV@V4MXeV6yxZQ6unkal{h4~}IB49YZg5M#0xHAUqNwMczJIb`0YXe0O@3euNjmP4vDPm4IBm?HY$zO>=*qVMx4FZ;#Ha$9hTK2Iei{z(6Z3>{n%wlOFvEXb>o53#&+YI zgSNRAreYdei|Qe)d$;;hV6vsF?Ze~hl&Tvbd4X3*LJ*OTXe`9wr(A(jz%6E~FYa0BTC6?d6kdNRRiN?7~@2zIpfoT;l zUMS%~_(kJDl8AYC-Np7$4b~#bIg2ZCi0=1I40y=c7hgd3J3*U3&b!E>)~RpQ)9yV-cu;jj%5e~7Cv|o>A6OEolILdV0e(9f%L&j{JHQ0*iW() zIZZLWP5s*+^&#Z}Bm8dx%7$4`BsQfib&#UaRz|F}8yd&6&H7vW*l17PXS@8hM#z<0 zGJn@l3N@X)=GVq{cb7tYQ{G<}X$5mmabIwV7a{+m*qq)V6Z3>2qcYMe;$>FGMC^@h z>{1yq*aJw@VsY9-f(VU5qEV??KJMof<`y9~SG_IAFqahDYA*(xCmsV#YH|{XC#S#P znij^BMkon@L6Fz|`Tcvth7GtOGkJLM?8P!R&OB)NSkD|i=>4Xv(m**A7gT>Owe(2- zvoNiNkfndb3=JEFchbKTZ)cJVP*gbktDf?t;gGr^Pq(}WkUqeT2m?;i16@|`C@=Vme(ptdK=u&(jM*%8qQj`Lu#)5TuD1@#x|iISk1Y(6 zrXGBRL+z*cKRfnV@jY!&Hk;loFfv%tv2#DoeNaK_k} zMgb^mha-CO(H32_6|P40gvI(^{A!bP&Fs4TWD>`LE%|;KA-yk{n|@r{7aAK5GL~WY z?vB{stO6pP-cK=_3xwHQZDgG7;U{9yYo_zlADy zpftLN{+%Cb( zonhdbI#WEsC&?sG6msD3<@W_yjLE`k)C_$tfJ z$x8L|bM{*gGjA^?cU{xID8ei*HQHJ`OLieeHPtq|?g;MKMD|)J`&!fJx1Q1@BP{4^ z`CLbxUME# zN3`e`najf&u}{EB!3Kzy&W*gStKr7w;)`dHC?2<@i+dU#uZgXNc3*m%y$GWbKRw?i z&e_(nmsaHZ)&RD1;>?@RFL)Jp)T@eFyByhZqb*2k~eXWK6e3zpfXl=X+OKPv5)QyQ0$`dp>xn&?MLdb({i(c7>UNw7G^ z8X6wMr;jRw_?%^D@qEB9%{9E5YG9OP_IFAJA8;Z2lnLGN?hB1J#c=XrGY7f~Dvbc| zz{CK>#ZpX6+B}H;-XPaVj4?CVi<~lM+P<>cM%W>ZozC=k>Tw&SW}Dh($A!P$sL$Q6#BH;Br2iay>p zq7}o0Q^rQkEl%4GN4STuslc_R2gZ4@3!3F~zpB~bU)$7#ITT({kH*9RqCugOX{Zs( zqeiw*C}?i{tkLG~IZO5GvCTeGXqWA01rEMPCcQ7T4ip8%loyxLjkZ5@VtF%l>w6T} zN5ebw8Z_=AiZc@n7u0_c&q&%ND);?8KN5Lh6fTaKMd36c&=5xFaJJb?bhHu^e5t6ZUZ3VI3HAu{ieYtyI^8 zEIy7JDM@VCcI~C9lQTM}c6meg-uA^AzaQ#iKX4VLf~z?als0?n^U|R@fP5@8YTCPKy`_$grEiJt(%&H zZzQOuw{>)s;7^#9YAu2tJ4ts0J-ojD4i=WHP|@O0gG>%$KI|DtFUNTG@o_Dmw~dWZ zZ9vxPG@*M7mMD<(osNeXxB8iwrnh0=WvcCvdC+EWBWh}8#Ts~ueoH{DbCKWfXZDM_7zV4A-yeA?zGb(LpvD7@_fpu{NbV$4){ut!E9#puz>jCMkVcN9 zctV-kIh0iD(hW2p>Iqt-~H%Np5p_GGO6y$%sFC^qfROGmc52Scnqt8{J3d0m^pTKytSpj#gS% zbO|m!4HS=V^)X`4S9U_NpV2KQBU6PaGi;&W%olA_GbXhZCfNX-j3LvV)oEAv*D^73)-5SYnRe;EM~Mgv1qSgF(^F8H zV_y$Ulzdp-@4zr%sb9|p`*5o6kB z+INkJ5JMHuKVFf`3YK@VGJf%KXk|mdd;L0wAo3%A!E3EA_OqL$cY(x=$ zLeOzSu{4Y#AaP1f?of3bdR_*>Qs%*&8G!#+_3k%!q zk^BT+n9&}>0iHi4E75Kk#@2+e5e=m@Y%`Br<2)*%Sv)iH%-Q=LgCp#$>l@ZHFU*Ug!%Cn zD>|QmEV(6XgKMwvIo;FfM{#o7P4046Z@uN_)Df~%#Aj(w0jDPc z+trb0%My4Pb);oRr;|7)GNQM_x8%aJ1=OHe>AuU>4+HTZe;hF147eZ7|qoA=2 zj5d1rb@kOA0f-?TqzI#|oE+wEJ{HqBJ$4Sq>d^T}-TL|lnU^>WGc7glYn|V@ z!a5^gG#3pI>hkh3D0U)2A2Oiz|NO(!>yGU3-%-X;|4dJL^YlDe6OSoz2?z`@%}YlMIjeO~o%no1I)rpb4L z4y&2v@v5_T$-GvJRT{pat}?|g7n`ixalq5klVas<$1Qax0Z)hdpB!-y9yl=zh^EAE z_g~quIezidGY#s=#9qVStmz&CzP|j+&pzgVma_8_U}~JzI_wb5yC^J}GSqiT!Hxe_ z&BLX`QrsFOy~M*OYSS~EBCl#MIPB*u=DsxB&|ctKoop-+`Rf?Qx8Xc8?Y;J75dw7V zf!JIcw&5bHsL$}19cRUln}=8Hw%C-H0Q(lcGxV%d;Q4pAD^@+wWV zQdSmdCF`XVY}zZ)p*#FSlsguBDs7$fkV)~qjEahiu&^*-E_t09uRB^=!dx+a4ZN5d zcMX6NXjqVnp+KL}Y$w3a&%sPNeTKKG@%=cdCI0YEmwgL?tRYkm#i~3rm$duUWxk}m zeXlkOMsBCK^w99V>zwj*U&Btc^8AfUsUXWHRnwHdi5Zk6 ztIwE_`maQYt&DB@e!t(k=S5lRP-Vum$g5mOYSP$*#XS7{bnE#5NZIT;8vM!-k?@g` zN@UCnj*TW>aGWA>)*lxhI23+OOl0w|wH7c}yk65@@W5#urORU&6yPg|=eoYHug@xD zbqk_jb#77^33R=f4F!e+mT4B#T@#UsFA%J=c+8FEg4%`nsc_i<8$+=?j_cG7p6YJd z+T5H8$&uFro$eICc`Sk(}@#x~&~KXT-Vwe>yRpIjQSEQk3%0~m05 zoaprKt#e|VJt99rYHf zFZcTCeEzAAt~MXCHLvW+>mAy4!+E}(g2PmNGUVwNKlZlKxa}I@ugRAqp$IF zC+0!F;4HqfVas7jv1!r?if{>vPfJNpyvBam`@Ja`(qiRk>c`f3OThf}^*PloabpzF z(!qlP+J_kK3x_JC<(PNYUX&mtuc^mQt=|hD9&|9UAR;cJa4>;jMfD%A1ys1D%P`?d zA^aB57-9Se550$2Y{azjN`@(`;Pp8qJN@{L3TTavwxHgbm{I2D>qs+NCWks*XV2H-;!CJ5*7^SBrOu9b?YCn#gp#giv@thK zN&d-AJ1zF%>o294PeU7kU0&gVpcn zEENpZmjyVcgIMa?njh77C(Y&C3-oLbTDeM<9a%(v8Eeti>nrM1Il)(#Cz&N-93JVS z{aG`GiBFO%g>$(RzFU8Pe`16kmU\Q~zl`VZn`BSHKrZ|S?(_aQjx!LkxwSX7K_ zX*->pS7A0I3F-Xf*&UYffx=^K6I8%fkrv=G)Q{rt#?70sB|~HjVFnwfukQba>@>V` zJ00;etDihkZ`HVec-RHeJ2)>Aqr4=`NVSnT6jy>=uV5C;qA4?1{T`L>&Wlhr2dF?4c#g#ZEvkTroKa? zPo%i`(2+6oCflW#?^%5;`8`yHjNZ1N(V;eIh+VgInW>sy+$!~e$`m=e;;3w$mKN3e zOH1c>%4*6}rNw6PJ;w927?Xzj3hHCR&j#fL#H#ybuRM$PZX8Y9HuM@tA~;*7UlS7|@i%cr;BTRIN3zQcg`O9eRu(e@=9XKZg=WRD2;aFR(+eco_`r9pESx9$rys=bU^zhMW*`wlLck`Xj>5Q3V*p`sqaD^-#vf*nJ ziD$3?sWDT+CNWZDHP;z+;8@yH-lk;kzX~G!zjf1v8UE^~!Mp&;*AK`B5j%zc23WLr zUAyKP@E#(JsNzdXO3aBN2krz2VYC(wo?|Tb1#w4+p@3i*s)^#_z*!byclI`O1kMuC z0PLTWb~WuQVKyf!YyeVe_URF`D##9nyk;? zy}lhJpO(_38aMiy(xYMxE?3 zqHxh+xtn@vpE|qvp7L9_)Q%tjNQ7D=ARfIab|)B$&|Z>*W~KrgY#N)Ic2yI8YKmi& zYxpz;NDA=M;M#Xyhn9o#?Bpylt$pC)Cu<_?QR(!NZ} z*wJDvZkixerol?P?aqQ6^*?GpY`k7q&KFnb&H?)s4@$F~PGOQ4jFz)_&?s*pCVJ`q z`G~#rj~&vgr%y;S#XJ@XNSsW3deOqPfJg32<~kw1L^{gmx1qO|^v^%j?7N<}t{|$m z=}O6<1AP%2=hraJxw0&!;g(}(>Nszws-!Tjj8iW2%>{gAwaSUw9{v5h%J&+>+^w57 zA)$N(ViHJS>)o}NZhSH>x0(cv-&CzdeCp_bQF)5u%2E6)&^ZsBPeX#bxv}?uG}Y zuU@Z;66MyC-x+?%Ppoxe(jO%>^k39FvseaSdwNx@z)hSnlRA24+)(Q4a_eaGboYba z7YC~ZX8xIu?%BL@j`J@&-|n*A*Q6N(2ak>>nA&AG-d)MFzt}?K+tm~i8|d=@w4G+A zBX|oOx|k-UBB~F-d(dEpfuElr`3n&XEW~Q&Uz-k^V@x{m@c4d&Eh0*d&L|OtVzFrY zt5X;>y|Xk*G4^d62ue&P+qz++9s@qoy|viUYmO?0D%Dnq{k}T#c5h`T?Y6V^FVA33 zBy2^{$zW43@5<6%I&y1HwOC}i(68ws{l$r18wHV<7w8`3^W|6#vFZj)*dCuRmaUy$ zs#IJS`r+!K<3sz6jowY@2zQ_^Rx123>y8i9YUilRA^w;djz&E8n;X{E-pC+kzW;SZfY8F$)^ixzW(*L^H zuI7JwnL#h{`2G4mC5^eKQo4+pHCapS&f86BFKWBWidr4Wn)o7_Y?b62Irf)_{^dlu zwckAp?#MQi@TfVmB>D4I1)8NxR4q{{GaZjQKFsr@>zJsF+K5w1Nq^z=sb+ zdNsU)$toXKxLVfKLjO(<*Uwi!Z)irmG|d*G$s|<_W`ZIPfjLYeH*0({?@0Lfvqr{NdFKKRu%)_Pb>C$AbLr?KkZrw(IVcecAWPsx_gXYe%(ZX~cs$7GF^Ovv`fn%mxvPFS~{d%xJQbKBdG(lX%l1rlb3 z)XS9HB##v-Q`EGQNxa8W6%lGW`mHNkrJp=SSeSn3jHyF5T(qopStAdPVdwpJ} z(zY`s0rRtDZf}O*0HeFcZoPa-0Pl{)ESZitsgQ;jGHoKyx-e5sF(f2$ZKr&3ukO+l z{phC`#k5J55g$zS{WY3Gq&}ayWm&DD|3hn|gMc}yw6~{Tcy?&x%ekB3pX}tn!m47$=_aX6rZVkR>LbF#;L%(SQt`qS+*`g zrls&x`q)8v&cW=5OL@WDHHv~V*>)pnY)-$&b}81X)qd(qoBJ{?Bc<#*!{C83ovAJC;dSL29t7UMblFX4rp>3ET3(j zwxV*+)t~XN{-flXRnsn;B!8v0F=P0!>3lWMl_)C^o1O4aLuHF{5JhZxagdRZNjvp>MMqUcAd6CTul%fA0rp%93^CtvTDYK8k4F6F1$-{smQ_xRR& z<8FH2!M*X9J80E?N*nEN&;O(5bzo1Nl$A5&0&k~qEY})G`G1O2K5=$=+Ao&uE1R@a zZ_o~KlKc_6Uf*)_h&oP;38gQ(gqM9!69=hyA)UxHbbivRETUy87VEkv&g5;Odug%K&Lvb+%MVA&8$>erP2YX|^_2;+FnoQZzbMS=$*4 zXc}<+7`M9S34H%zX5cwOMa^_qn;S=N?2fYNd`^uZp|P^j-|Ja+#RRIp@cYAA{mFE0 zPsE9ayBL~QEqHB$s%(kga#3)}ChlofJ-KjbW95aa5Q&FLx^H;)A~kHU&iqox{Ey%Hs_7ALc`Hmlsvpyn`P=o{oHP2tL4n_z)9aPXISj9n z!o;Qq3)g85obFa{*DLALwvt&6)@@hvapv;gIp($)!LdS>rZjxQq-d*9jo$AkqxyU4 z8eHDQXBQWTl=Cv}iKIpZG`>tcH@o8P>p%C`uhA0!^4X3mel-LiYf^ur1MD^8VFB!e z%mK=SfPFD0DJ$hsGgeK1cAwA&y{I7{5%u$jbM#HaADMF2m1*x;F^VtcJX zXkxOStsD?PjQddhp|7cTS0 zH?Z06plL~TX=GJCb{sUU-VVv?O+jes2#F9?L$G?IlY>dAXuN>=Zxo(OTflfXUJ-af z&WUp69TdELBu`&s1OSt-sM+#v3cu%u%!Qg!ca-NkUh>G*k&?U+Te1pBhO3ray!)I+ z#8CX7ZGuq+L{1=Lplz>LuxA9{H9kD75_64oJ;GYL{OD#r^Co_=h>qSbpc9R)jUZ>_6p^md{qS~P*7d1PS%xu*DF->Sz^%L}zYF{7MqML1G zp8p;tP_-4(vVi_K^s86I#l=~ezADhn#8QWN#9j<}n(&6f1qAKQH1&qDZ4yi&P;>y+ zcpJr|ck69zwqEV2hsY7cluHGV+{B8FMvsMW*q3D;ootUVxithF96@AwnWVQBMWi&_ zrE6_#rIcr5JCbi4S+;560_#jkt@Wm@TjzfL!VnRJVWBQ%sT*^Zb{Plcg@Hcm9D1Sn zKRocM)g|W`8|RgQBL-`v&BEXWas1LD*3v~g`n%JZ)iYZ?ezTo z+m@DJpt?49LsG6m&+~XT0}_Iq591x}?Jh1ZpyU>WckR7|oPPs@oqP|6^jetuN|j@uFqq|w7(MS$xdT8(8Y_yY`A5i!2DJ za3mIt&Qk-npBb)3*f48ycr|(!kLCC=wQDL%eC4?O2H)fAH-W#3#DaeNFK!g{Mw7uw zT?gG!rs3Ggh)K5YUbEDO1I`J9yv<$rbVT;W-AFDjPI~WfUaL-zdVFDh`k9EkpowuaaOxpS5g)Mac+4PI4Rk+wouq@AEfJKL#9ou9jc*Le zUp5owyOL>dkZ;}me#=vl{9KF!ITRrA(s+Ul7P` z_Mk&uR|G2U{E(3d{$%sXF*0(7E1@eJl!SQjo6^|PBC~vGv!F@fY+?&Pt*E4g7&|3n zH!N`dTq8sn;BG)?C=?sX7Oib&!b?YT`~?taWm!3PfJ<+)2hGgofh{;8xMG7xE< z;-W0nvS)Rm?1Q|X;DhF2I|AGn8D5H!)G{*W*&Pviz13c^Z#=Ryi%GE=O`h=6UK8l) zxM>p%jC|=IbJ~W8+&P=XC6*#QNP~~CUtx=xA-0v!28l6K8%;?*Qbu&i93S=X-A{Hb z^@iW{o*Qe;?WKP(>Kf-izGZ{8*Og!F%Y3f8-G28v6f{qBs1)xI^oUc>&$;(T9602h zk`+molDS;1nA4}DT`7JVDUvvXfnSn1F=0f?x#l-M=H^#Idr!)_XaeZCoW_=HcJfJyH4vV141W1@-$51zz75hPkf$1VTv z53Z@&l@+u#W|78xL2sYOB){78z3veFeG}85HsvGa zG;k4v*z|S-v58w&zvVs}2U*RV3JfM(c}fiQ^x&W(1p^nfj?9?c$OwoT;%lwGzr4?D zYR~>2%OsDL%fH?x={_0h<^3eEId#7u1r?>bwO@Vh23hWp*U}qLS2;Sxo_X`cecRFg z=|@|box&c5IG=Q(ttBfcUgt%?E`z2-U!K=nx!l>%Pk;XYDEjcAr0UO5#`JG*{hyO1 zUbj|0TW0?LS@OPdzb@HbGIPcz*~-Y_TX?~4KboE&G<`Nv5qW8VGKtAo$#c-Qs)Dtk4l zz#O7_;o>pA=#~-c07aHMh!}c+&m$=b7Prx~V4=#17( z@yZ9YtI;v)JE;BGHuOoqOl%KSzv>>K zP~KT-#AF4^4{X455oAxPGv4fU>=fDBG7EH8w#9$5y(-rd$AfpCLFu`{w7Jj(1r^_*$mD)iMY z!fFp&ZKoWCPqP0h@a>cT`Khygs?fN^#p@|KY%p%()1AVwQ-WvP#v>2kuDfg2djHjo zk=DrG+~iy08oN4{j217FzPmdxFii3UarFI~U0i~+z!~}W>MPVjkNUe>eCDsO-zZcy zQGDj`Y#fn_&$97r?Dk57K!e*xH);{}09nP4^xN;+RxeJ`QLpOO6i=#Mi=0eyG_kG-H3zDAc>3io8rdJuz)tzjM5c%( zG~={?lf3N(BqaHm4K^ZnDKO(?MGx1fIH^pl>mNT%w-wvWB*^aQK07KZq zOyTMwvKByK>mG4dnyU)GeWDj6oR3i#M2T+oXZo~dZIQ_Q*CG+=`Bc0=UQI9h6aU^8 zIT&tbWwir78wqQ#7zxCP%F?SBWcN&ZCZ91iCX=w2hRMx;6s+iVAwr4aZ|!vSNUl4L zV>D=F(fGT-#%k7|xtN3hOEMn1!^Zk@Dum!IVap+jScrA3dt=-!66UbZ(5UyWxY=+%W^`+K`|v(v|=SA;{KPW-7inQ1T*xGEpS;rVIIH7DC~O3rX%vDSCGR%Gh|;oE(t zl^0o;NCKL_R33iw^4Yz~%t|Qh7}LWcpBQ6FjW1Qt9mgwK>zrS|n$22Q-6ELv0`aB; zO(&LJ;1N0Zr*gaiVxEtNAKZRRPHheM(2coSW#%&}u=I%7MmIg@WUxmdYbdWAsrKj9utia4k>YziFg3S>1eBt=MJyKsd`Wv5@- zT!eyMr28wb-SPs<5jGdI$WuYoho0WLGmw$@U2fO!O_%E=t0hAt3`_S@8+7r4iVRGv zce4}?jL$mB7&<7Kv#%}oX8zx}zAAN8C!e{s=c)WC7O7S*8Sr2@_`hGe2)Nd+I2#Kx)_KR!N%^wc_Z~g5 z^MRoOn(s2RYNXP_0WF6(i#CBOcLV%aL^HG&9$9&6-Q4y90xJafPWAo$)aU&(??fhdwh@btVq{G& zLzTLaE4h}d$GhY99LLFK!^bO!wkma$ifldjXCx0sYFA6Om|bVlfTrr}kKITiX=ryC zX+oWgBvX`=P=xc+L0mLCnls{otPX`8j5n{lrjA!a7XndL!T9!V+q%m04O3MmsLW$D zGZ8&-QVcEix2g$emeW6r?!aM06h>Ti&aKVQoLT0s1PHu5wtxERxgLcbce5Us|9X50 z=PQipGv0l_yg#^kSVx{$&h9v{)&HeE<4yb&B!$d-_lay3U3jG0G7AW0!~=6KU?u5t zdQLT7i9q0J!-Da02*^5c@Ls%hGS7Jwx9));!=8f34N>glL3WQ$GM4w8>!oUsV#>Q% zclPkz;EK@U-=ee1Uq&A#qT#-f`(ldA+Is6AG#v7mY#YS`sD^G5eA4LFVSlXs6`Z&{Nu~R>DbW{F$V#6cY^!#o*P)PSG z%Y5TQIxmU`5vp#7h;;8hwUl))M4}8~Q^MbzJbB&tY0u>IYH_A*p0v_Q+ZA)gbehC; znB-DOn*)yXu?DAy4-D;e;(sBJfYXYnKlAenDz}_6ddQkZ$2M72uXRMv&mlh3u)*z< zdsTIJpVZn;E6(y?*Wa0ibAL==5tqh4Ca;n>Qb;5=`eCi>VS;4rHk`h+;&6D?} znFnZ(P2N0-S{~D~uD&ncpGh~w$HMUB_~Dd&tgJ$GTk7e_^NMDX5`rpOw2H0e=ZySh zLem}0G7SUMZYSDtHwRIt{-q0kH9X}?^HE7SgGpk{`<0N|2e+o;@Lr3ruF-~?TpE5$ z`wuI&WN7Ad1kF7jOuuEESxmc)gIww>YuIp`I4ifqmK`3wzS0R3y@ghhql2otHO;6NBC1xL^N91HerP5 z?`P|2EZjPeq30YKGg`K_kZOI|TF3wQ@9C}-iGNQqivPN{(B8SbzyJ03&7bf)3Oke($S+p5L_d*8Rhi`*BC| zoBxBX?~dlW5Bo2vC_+Z|%HG*qR`yKx2$3x^vI~)&ojt#HME1;zLN-PA4%uY?u5aD- zJm>lO=k9dQeNH}~&-;B{*Xw$XtMG&;!*P9joN#(N8|?%MLeqo~RU6;Xv{~xlJzYj$ zjeEX~Fw;4?E2}#2;tA*1!>?Zn#V)>46+|^ORp{M$sIWx{Vm~$(mNz+;iRKN4GSquu zPX*inaD0Ox4;gU1(=Qpt30*jlRmgRuS~$vrP6^Bx;B=~4J~f;ajB`&KC}Y7qMZrOR zv2nbM%62UN`@-;7l5WfUT?+N&!IlIJmELM*xjL>8(jKvslAe9qqy0GX`grxa?Ohy= z(B`1bynYK$xV#(IE5|AI`>4Io|6P)Fh#a%TKJY)6zUf;-yXHFIO_`6X~@FcSgDF}lnew?lmm6I(O3?uJPJNe<#nfVO0r0n&e&;`_&A290#Y6$+gu%k(QRWq(rmqw(L>|8+rH(F?i5@*OQryb_bxu?*zdG)Y_r;mACR(Y%2z#PYdPUYhxGjqwUQBT{^bSW)Id~{}xDHG;I zfuHHQ7JV;wMoNizYPhpyv>Lb4n{M2!`_44LmGQVVha-;;=&`V8ZCy8ntjeUpdcXJsRm3=D6 zXcZsCr;gw-lf{3kj=s9j|0)z!O8O~qif6EVkgl7-o%tFElvnarkHDyHax;Lheo15l z4mXxLu6U@)v`~uM20mk4bv7X*{`JS)no}veKVPr1o}CRm8u0b1nqlmp6ze}?_b3uq zW%V(qAJ=9O>BKLNn=Ck?Wh>xQtlcH+E@vYv@3~nO`}oCGoPZg?(cY(>u0c$+J3ytz z#upK%^KDyO{NYJGbi^{MBqPJb#hm3{Kfl`Sv3K3X zPqM2j@;6TJ)?ju^-5&M)4vsicH?0zLGUOOo$k&#@-SaqcwB8(8KjCwI52>@29taK? z>^Y@n-$w*-Tjb;uJYH~@UZN~-C%eLZZ)%;3S@N88e(lP)+OXhPY!g49*FX8#W=oD8 z({Rt;)|Y+fo8eZn3x2*8;=W~=vE!T?p!DHc_1Dv0R!>PX^AMBB!e@Drm z+t`rdZO~}mWA^wi!nrRz3=v=Qo1=Y)Odd<&wno#Sw_=NH?A{5@L@SF;Bms+~8(3I+ zaW5G+>kIgzj|T}3X4m$lyn3b!3JSEgBgN_8waxB^T{U;9_Er*L_&(;LxyoW=MCC~<=YS)VbfEK6^7hB{rEpGKoIBe@$fBv8D~~8Zu?4&xXPCB9zs3g%^Lt)7^)Z1 zmA2)-_LkkaoS+)>)1;BtNs*2r_yrfV^S#eLazXO*t1_dmvRVF*aoNMq)MGuZ?NOuB z#%~rlVBW9@irB^ExG|Pm9%E9;wj(+=Wc3Av3j8K2(JFv7V)LG5CsEcsYF@o*kd&v>p3uy-=aTp z+DzJ(wBwiWykm_#Vz!oT>O#{sf8$p<1h9?MEL2+~mbkB=_p8n}6?%tI#lTH9Q!Tm2cDK~Q-oi;I%BjdRcd!{$R0)jOBiudC z6UY#-h=`{f=mH^gv!qhr(NqjJQ$8>4$g0bz`Lm-mUha&hzB{q*;x(0)lvFsnI&=Zg zh_-_6lY+RK!6;Gy8xT<5?&Xcy`p&jamBD6{=MQMf^6$HiVF>o6e4Z}uA9m*d73Sb& z$2>%IoACqL&rjq8(ZVXELNg(s4WOrM9Sh=W@~J;+A@;d=wX={(^Q7(y6*HPpv?3}= zYy2je|IK!zND|m`tKm@%`mW!?W+?U#C{~0j zCxUz;zV8rHYIxE(EhY_;d3SE4(%sG<@>g$QMejk3;|vfI`QMx42PFLCjD;4=dRtyo z4lss^yUUI`qe{z#&L$%;GdJ;G`dGh?g65EoAY@ky<8IdamfyuwdGUqKLJ>RC4%yt< zkYt*mCAVF(81|UoAOH9(n!mVhwc*ODlx*AP43~aS(Ix|vQWa5vu}<8^F({8XFv@kZ zQzX3zuDyhJ@vTxRx~?KsPX3{-gMj!~mtTAgX}x-J3$?|TiL!D#Y1Es_c+$p%14(^} z*2{D+$TH=mqiAZ2g~DMeEE`c!-ppYC==ZJd`|k2TX!OO?`Hk1U+!#n6F1Ulj&oXN8 zhr}OzDxMHzbZto}1r$%V+{Ac#S+*Q{_ZZE_d5MDt9$(}WZ=h#KQ=#HiDJfp9EiP=o z)F&Io`&)d$AD%z$WqY-~!}665X-D3mR*0VAZrJPp5NoFY0SFYLaMkij_Jn&mLSgVm z4;gUqG4Wa}whTS~_^Nx~i3VbVFn?NWuTw|-+2>{--E`Mwg-AI$ zkJKeM@`{6YK0DhWwKIc{#qTJN$WZRsYU}>#YFQ=EmL&h+I*9Rgb+*u@p>*XIj$N;` zdt5Um4DAm>FuUZ_*IPM?Mpu_@$Le(0;-8X&_$*Quku}Id7xg|^=^c)LF7__#Z6Yhe zEAlHsDL3dM#Jx-eiB7dx&u$b`34RtSDqb}v1P=uF24xaTw$C!9|3M)a|NW*M=Mx+l z#5q!p0iU03(G5?we0dmf(`sBxd*H_P!F3m7&g{~)dE>j_S(_0SN?LFxnv%KODZkInrx#;y?1k#S zCIYb)XOrSp2Lv(}C4`%jj>+YYmm=ZzV%{Idm*q zv5}nkM40%{Kz02f^Qy&#hPLb|gWhJHlIHDH|wLgI&%Ge**yQJpS zEt!QEkDKv+X7gCqc{jVMbUR_pO_VsqFv}LDXGMbIing-BXcj{m3v)2F!RU$~KdGCF zXYiRk8M(zH?5e8zJmDRw_3l1~8Us(B<>RRQbgi`nEZ+|Yr*>6Iy-TI?)@Z}CNtg5G z_uU?|MgG2m&int>u$Bh(dx5laP|7k?rzIb{DjjexFCeTrG-WUW((*T zm}iS7vZ{yPKzZdvc=WL4wY-Is=_hW&1r@YmyPec4PE&_r>FbB7H5J@S(P!3#_sqpk z{2C78lSUBEOUlt1r24naq+$I8&Ey>a$<<5V3BRGiuaym7LS~yD^r>+qd5hHj-Yto1 zi)}aU{eeDtyz1l%xa)%$D6oRJZ<@!{9()|h+sTp-Nw@3*(YBbF%2w}WGp^b1WMOe16`L$V=A)WaoAxKvrMb(CQdes0wO$-d4=?LlLc0Rk&60{2f?2m ze()s<^mglrRDAGT=Le-C<^Jyn$m2*uAuS|AyRFvDIL`6K4=nVb=*!!Kas4LGzU;SbN~^hhIk_F(MI6*jZk?yem9s_Wz~bUP%d;!^~;@{EJrtX;D+ ztImeEM1Q&&5(a!X`L9y^gOaVB461BN5*ih+MSLEn%8-pv*OOB$53B`NeftnuEW!G0 z4}bU_lsXNjnqnbPoeBvlT>TMSkh+wRgC2jaSss(8qOw-2_JSCc>7nW2vZ9og@ZYWcuZV!Zt$d7fE^YwTys5n{CqA7u zMr>`YKHJr+pQm!k(|1+QB5C9@8Guy+nDWM9n**tIKVSk*27ykks811iVWyco`hpnM zx})#?WrqnOc6I0z1`Rc*ZxlQ>I-FVN(en3mdBvl}B9+{`M8(EftAL~SRk6{Bt*@e- z%Ldu1N~sO4IFWY9MP+Li9yS8No}tP>5R%Qmb6CGxi(RH#I5w+Xwu^DsujNhaFTt$k@I{KAw;hXcom+@CW| z^6yOhTA6)~>rShllt_U#g6P(uHHI8{|J8i9B#bQEaX5AMk6ZQGwDL8;6?(3=_(!D9 zqo=&fKeSM>X2oUAaxQ_G+-z3!Yt&8WpRXO9N}U>(x6%0u2Kv~B$T1j$n?-sDxiPD% z2Uj4S5oS_H@Y=y>1#dA(<^y@rqKM?hS)MZtV$0m#CAufm@;sT6HZEB?S7nUWz#UG z_+ie*F)X}{(cG-YdCfgxTmV}(kg2l8+m7=p;eOeLb`Z>(1(%YaegVB3G@uDND{kb; z`Rbp`ScF*vjN2SAJouNlM=LFMO(g z%9)UuP2Us<26Fd-!6k%aRFG+Nd)izhQL)S#CD^B?_A)b_UnoKf!e84JB;&)0c z-&+yv4r5)u!+LUCq90N+lN9DEt6A5b1l91|Qb&W^3Ov&^f_S6jmL882&^$ox*ag zc{waJbb2e@KM{n&}qb8fHPm1e!7==JCM z2Qc4b5PC=#$|&i&+4qU};cUrHUqtgw*L|BR?6wWTiOFecK5L~NNHD(hb_A+8px`YW zZITjWHw3ZlTS^Dc4(I$=3(ul{`Z7B| zcmhLY<^!u2hd86xn}It(CX`Vl}kUgbP$W@}W`98N`P5hJwMJu3bB+(2Fth%k`~K1!A^DCp<`8NY`HFSC)!8uI4qGih}J!CtA*W>v&RyRM3m}o{P7=~M}HeJ zz^(|n=?ANJX4) zI$LdGLQEchaXtHJfAX=f@AVvi%=&^>ZMh(6`4@B&vbb;FK@D#)t=g~qVTdd866L;# zVM}watlXK&&^@D(Wo-B}5QhIP0C)v&exBkgVh&*_5=F#Q8+|0hJd`J|@LTqmXwOwu z7qPGiwM;|;!d3PZN^fAnHE+GmNK;>3Xh2n%q9r*X&j>ofclxWO>P-@*!v`vbJns`$ z4feOG7#JxMvnMc+-odkNLA{=fT*yFEpxE3I6ciK^N}`c#Fx2X%SNG8#qhkNADc?Vl zeXKx#&nhZps8K682a%Yg6UQSUfX*D;;z@37XoA&c_wI{cJ_J9%b>pX&SH;@6bae3|L_Bod~aQ7TlWoEmy7Z*-=_ zoLwRp6l+r*0^ZhT!cb!Rtzdu3D=Arub^2^FYEnCWT)585ikh?xZi_KPB;OtwjDDJ; zU2!5#);72M1ukt|m-nzE`7sSf?>NG|#hT*k&+-^KN%4oz9m5t^p0Rul8a~m~?AD&) z*=05{?#UUCfZJJ&I~M4=5F3&51vYVKqdupj^eU+U_1-goYHog|ZeW0rUFp&1YR9qX zOB9C-evKlA4(MMc?Nf2=0r7$)6BF_VGo6NFvG*u=;_bIPC~_6cVpDr**s)~-x5{nkrzy+QI#UA4s}88k+JYNYAk zM-_*1RYsm|M=LmF+h>2|*5lxCuDzztW-2Vg4hO;jFk)^Nt07YSN=i?tG7v+uO#L8H zI~(KnEyZlgEqcY8nL*26hc-hxGuXoSgG409n-6H^%7A+Zj{Y4TGiP~UbP>dYXehC9 z4Rf4S@s=$Sx@**yT-?s>IK~FH<6jmWQ