Snap for 10500749 from ad08bb9829
to udc-qpr1-release
Change-Id: Ibed78ba6d6d02b560dd31e1915734c07d638afec
This commit is contained in:
commit
b56a8531dd
11 changed files with 76 additions and 92 deletions
Binary file not shown.
|
@ -3,7 +3,7 @@
|
||||||
#EXPORT_FLAG HEADSET
|
#EXPORT_FLAG HEADSET
|
||||||
#PARAM_MODE FULL
|
#PARAM_MODE FULL
|
||||||
#SAVE_MODE 3
|
#SAVE_MODE 3
|
||||||
#SAVE_TIME 2023-07-05 19:00:27
|
#SAVE_TIME 2023-07-14 14:37:27
|
||||||
|
|
||||||
#CASE_NAME HEADSET-USB_BLACKBIRD-VOICE_GENERIC-NB
|
#CASE_NAME HEADSET-USB_BLACKBIRD-VOICE_GENERIC-NB
|
||||||
#PARAM_TYPE TX+2RX
|
#PARAM_TYPE TX+2RX
|
||||||
|
@ -17168,7 +17168,7 @@
|
||||||
986 0x0000 //TX_EASSA_AEC_NSSA_REFG_REFBLK_0
|
986 0x0000 //TX_EASSA_AEC_NSSA_REFG_REFBLK_0
|
||||||
987 0x0000 //TX_EASSA_AEC_NSSA_REFG_REFBLK_1
|
987 0x0000 //TX_EASSA_AEC_NSSA_REFG_REFBLK_1
|
||||||
#RX
|
#RX
|
||||||
0 0xA020 //RX_RECVFUNC_MODE_0
|
0 0xA024 //RX_RECVFUNC_MODE_0
|
||||||
1 0x0000 //RX_RECVFUNC_MODE_1
|
1 0x0000 //RX_RECVFUNC_MODE_1
|
||||||
2 0x0001 //RX_SAMPLINGFREQ_SIG
|
2 0x0001 //RX_SAMPLINGFREQ_SIG
|
||||||
3 0x0001 //RX_SAMPLINGFREQ_PROC
|
3 0x0001 //RX_SAMPLINGFREQ_PROC
|
||||||
|
@ -18019,7 +18019,7 @@
|
||||||
129 0x0100 //RX_SPK_VOL
|
129 0x0100 //RX_SPK_VOL
|
||||||
130 0x0000 //RX_VOL_RESRV_0
|
130 0x0000 //RX_VOL_RESRV_0
|
||||||
#RX 2
|
#RX 2
|
||||||
157 0xA020 //RX_RECVFUNC_MODE_0
|
157 0xA024 //RX_RECVFUNC_MODE_0
|
||||||
158 0x0000 //RX_RECVFUNC_MODE_1
|
158 0x0000 //RX_RECVFUNC_MODE_1
|
||||||
159 0x0001 //RX_SAMPLINGFREQ_SIG
|
159 0x0001 //RX_SAMPLINGFREQ_SIG
|
||||||
160 0x0001 //RX_SAMPLINGFREQ_PROC
|
160 0x0001 //RX_SAMPLINGFREQ_PROC
|
||||||
|
|
Binary file not shown.
|
@ -3,7 +3,7 @@
|
||||||
#EXPORT_FLAG HEADSET
|
#EXPORT_FLAG HEADSET
|
||||||
#PARAM_MODE FULL
|
#PARAM_MODE FULL
|
||||||
#SAVE_MODE 3
|
#SAVE_MODE 3
|
||||||
#SAVE_TIME 2023-07-06 22:17:58
|
#SAVE_TIME 2023-07-14 14:39:03
|
||||||
|
|
||||||
#CASE_NAME HEADSET-USB_BLACKBIRD-VOICE_GENERIC-NB
|
#CASE_NAME HEADSET-USB_BLACKBIRD-VOICE_GENERIC-NB
|
||||||
#PARAM_TYPE TX+2RX
|
#PARAM_TYPE TX+2RX
|
||||||
|
@ -17168,7 +17168,7 @@
|
||||||
986 0x0000 //TX_EASSA_AEC_NSSA_REFG_REFBLK_0
|
986 0x0000 //TX_EASSA_AEC_NSSA_REFG_REFBLK_0
|
||||||
987 0x0000 //TX_EASSA_AEC_NSSA_REFG_REFBLK_1
|
987 0x0000 //TX_EASSA_AEC_NSSA_REFG_REFBLK_1
|
||||||
#RX
|
#RX
|
||||||
0 0xA020 //RX_RECVFUNC_MODE_0
|
0 0xA024 //RX_RECVFUNC_MODE_0
|
||||||
1 0x0000 //RX_RECVFUNC_MODE_1
|
1 0x0000 //RX_RECVFUNC_MODE_1
|
||||||
2 0x0001 //RX_SAMPLINGFREQ_SIG
|
2 0x0001 //RX_SAMPLINGFREQ_SIG
|
||||||
3 0x0001 //RX_SAMPLINGFREQ_PROC
|
3 0x0001 //RX_SAMPLINGFREQ_PROC
|
||||||
|
@ -18019,7 +18019,7 @@
|
||||||
129 0x0100 //RX_SPK_VOL
|
129 0x0100 //RX_SPK_VOL
|
||||||
130 0x0000 //RX_VOL_RESRV_0
|
130 0x0000 //RX_VOL_RESRV_0
|
||||||
#RX 2
|
#RX 2
|
||||||
157 0xA020 //RX_RECVFUNC_MODE_0
|
157 0xA024 //RX_RECVFUNC_MODE_0
|
||||||
158 0x0000 //RX_RECVFUNC_MODE_1
|
158 0x0000 //RX_RECVFUNC_MODE_1
|
||||||
159 0x0001 //RX_SAMPLINGFREQ_SIG
|
159 0x0001 //RX_SAMPLINGFREQ_SIG
|
||||||
160 0x0001 //RX_SAMPLINGFREQ_PROC
|
160 0x0001 //RX_SAMPLINGFREQ_PROC
|
||||||
|
|
|
@ -5,9 +5,7 @@
|
||||||
813000,815000,126380
|
813000,815000,126380
|
||||||
815000,817000,126380
|
815000,817000,126380
|
||||||
623000,625000,126380
|
623000,625000,126380
|
||||||
941000,943000,126380
|
|
||||||
2420000,2434000,126380
|
2420000,2434000,126380
|
||||||
2440000,2459000,126380
|
|
||||||
1818000,1829000,126380
|
1818000,1829000,126380
|
||||||
2123000,2125000,126380
|
2123000,2125000,126380
|
||||||
2322000,2324000,126380
|
2322000,2324000,126380
|
||||||
|
@ -18,13 +16,10 @@
|
||||||
2132000,2134000,126380
|
2132000,2134000,126380
|
||||||
2331000,2333000,126380
|
2331000,2333000,126380
|
||||||
3777000,3779000,126380
|
3777000,3779000,126380
|
||||||
631500,635500,202200
|
|
||||||
879000,891000,202200
|
879000,891000,202200
|
||||||
947000,949000,202200
|
947000,949000,202200
|
||||||
762000,764000,202200
|
762000,764000,202200
|
||||||
2411000,2413000,202200
|
2461000,2472000,202200
|
||||||
2471000,2473000,202200
|
|
||||||
2460000,2469000,202200
|
|
||||||
2340000,2342000,202200
|
2340000,2342000,202200
|
||||||
2144000,2146000,202200
|
2144000,2146000,202200
|
||||||
2591000,2597000,202200
|
2591000,2597000,202200
|
||||||
|
@ -38,20 +33,14 @@
|
||||||
803000,808000,177380
|
803000,808000,177380
|
||||||
813000,815000,177380
|
813000,815000,177380
|
||||||
815000,817000,177380
|
815000,817000,177380
|
||||||
633500,635500,177380
|
|
||||||
762000,764000,177380
|
|
||||||
623000,625000,177380
|
623000,625000,177380
|
||||||
941000,943000,177380
|
|
||||||
2420000,2474000,177380
|
|
||||||
2132000,2134000,177380
|
2132000,2134000,177380
|
||||||
2331000,2333000,177380
|
2331000,2333000,177380
|
||||||
2541000,2543000,177380
|
2541000,2543000,177380
|
||||||
631500,635500,202710
|
631500,635500,202710
|
||||||
879000,891000,202710
|
879000,891000,202710
|
||||||
947000,949000,202710
|
947000,949000,202710
|
||||||
762000,764000,202710
|
|
||||||
2411000,2413000,202710
|
2411000,2413000,202710
|
||||||
2460000,2469000,202710
|
|
||||||
2340000,2342000,202710
|
2340000,2342000,202710
|
||||||
2144000,2146000,202710
|
2144000,2146000,202710
|
||||||
2591000,2597000,202710
|
2591000,2597000,202710
|
||||||
|
|
|
|
@ -1,32 +1,32 @@
|
||||||
814000,473000
|
1628000,1665000
|
||||||
|
|
||||||
941000,943000,814000
|
941000,943000,1628000
|
||||||
947000,949000,814000
|
947000,949000,1628000
|
||||||
2132000,2134000,814000
|
2132000,2134000,1628000
|
||||||
2150000,2152000,814000
|
2150000,2152000,1628000
|
||||||
2331000,2333000,814000
|
2331000,2333000,1628000
|
||||||
2541000,2543000,814000
|
2541000,2543000,1628000
|
||||||
3777000,3779000,814000
|
3777000,3779000,1628000
|
||||||
803000,808000,473000
|
803000,808000,1665000
|
||||||
813000,815000,473000
|
813000,815000,1665000
|
||||||
815000,817000,473000
|
815000,817000,1665000
|
||||||
631500,635500,473000
|
631500,635500,1665000
|
||||||
623000,625000,473000
|
623000,625000,1665000
|
||||||
879000,891000,473000
|
879000,891000,1665000
|
||||||
762000,764000,473000
|
762000,764000,1665000
|
||||||
2409000,2474000,473000
|
2409000,2474000,1665000
|
||||||
2340000,2342000,473000
|
2340000,2342000,1665000
|
||||||
2144000,2146000,473000
|
2144000,2146000,1665000
|
||||||
2591000,2597000,473000
|
2591000,2597000,1665000
|
||||||
1958500,1960500,473000
|
1958500,1960500,1665000
|
||||||
1818000,1829000,473000
|
1818000,1829000,1665000
|
||||||
2123000,2125000,473000
|
2123000,2125000,1665000
|
||||||
2322000,2324000,473000
|
2322000,2324000,1665000
|
||||||
2523000,2525000,473000
|
2523000,2525000,1665000
|
||||||
2631000,2633000,473000
|
2631000,2633000,1665000
|
||||||
2630000,2636000,473000
|
2630000,2636000,1665000
|
||||||
3327000,3329000,473000
|
3327000,3329000,1665000
|
||||||
4065000,4067000,473000
|
4065000,4067000,1665000
|
||||||
4155000,4157000,473000
|
4155000,4157000,1665000
|
||||||
5699000,5701000,473000
|
5699000,5701000,1665000
|
||||||
5824000,5826000,473000
|
5824000,5826000,1665000
|
||||||
|
|
|
|
@ -665,6 +665,7 @@
|
||||||
"Name": "PMU_MID_LIMIT_FREQ",
|
"Name": "PMU_MID_LIMIT_FREQ",
|
||||||
"Path": "/sys/devices/system/cpu/cpufreq/policy4/sched_pixel/limit_frequency",
|
"Path": "/sys/devices/system/cpu/cpufreq/policy4/sched_pixel/limit_frequency",
|
||||||
"Values": [
|
"Values": [
|
||||||
|
"1836000",
|
||||||
"1328000"
|
"1328000"
|
||||||
],
|
],
|
||||||
"DefaultIndex": 0,
|
"DefaultIndex": 0,
|
||||||
|
@ -693,6 +694,7 @@
|
||||||
"Name": "PMU_BIG_LIMIT_FREQ",
|
"Name": "PMU_BIG_LIMIT_FREQ",
|
||||||
"Path": "/sys/devices/system/cpu/cpufreq/policy8/sched_pixel/limit_frequency",
|
"Path": "/sys/devices/system/cpu/cpufreq/policy8/sched_pixel/limit_frequency",
|
||||||
"Values": [
|
"Values": [
|
||||||
|
"2363000",
|
||||||
"1852000",
|
"1852000",
|
||||||
"1298000"
|
"1298000"
|
||||||
],
|
],
|
||||||
|
|
|
@ -648,6 +648,7 @@
|
||||||
"Name": "PMU_MID_LIMIT_FREQ",
|
"Name": "PMU_MID_LIMIT_FREQ",
|
||||||
"Path": "/sys/devices/system/cpu/cpufreq/policy4/sched_pixel/limit_frequency",
|
"Path": "/sys/devices/system/cpu/cpufreq/policy4/sched_pixel/limit_frequency",
|
||||||
"Values": [
|
"Values": [
|
||||||
|
"1836000",
|
||||||
"1328000"
|
"1328000"
|
||||||
],
|
],
|
||||||
"DefaultIndex": 0,
|
"DefaultIndex": 0,
|
||||||
|
@ -676,6 +677,7 @@
|
||||||
"Name": "PMU_BIG_LIMIT_FREQ",
|
"Name": "PMU_BIG_LIMIT_FREQ",
|
||||||
"Path": "/sys/devices/system/cpu/cpufreq/policy8/sched_pixel/limit_frequency",
|
"Path": "/sys/devices/system/cpu/cpufreq/policy8/sched_pixel/limit_frequency",
|
||||||
"Values": [
|
"Values": [
|
||||||
|
"2363000",
|
||||||
"1852000",
|
"1852000",
|
||||||
"1298000"
|
"1298000"
|
||||||
],
|
],
|
||||||
|
|
|
@ -665,6 +665,7 @@
|
||||||
"Name": "PMU_MID_LIMIT_FREQ",
|
"Name": "PMU_MID_LIMIT_FREQ",
|
||||||
"Path": "/sys/devices/system/cpu/cpufreq/policy4/sched_pixel/limit_frequency",
|
"Path": "/sys/devices/system/cpu/cpufreq/policy4/sched_pixel/limit_frequency",
|
||||||
"Values": [
|
"Values": [
|
||||||
|
"1836000",
|
||||||
"1328000"
|
"1328000"
|
||||||
],
|
],
|
||||||
"DefaultIndex": 0,
|
"DefaultIndex": 0,
|
||||||
|
@ -693,6 +694,7 @@
|
||||||
"Name": "PMU_BIG_LIMIT_FREQ",
|
"Name": "PMU_BIG_LIMIT_FREQ",
|
||||||
"Path": "/sys/devices/system/cpu/cpufreq/policy8/sched_pixel/limit_frequency",
|
"Path": "/sys/devices/system/cpu/cpufreq/policy8/sched_pixel/limit_frequency",
|
||||||
"Values": [
|
"Values": [
|
||||||
|
"2363000",
|
||||||
"1852000",
|
"1852000",
|
||||||
"1298000"
|
"1298000"
|
||||||
],
|
],
|
||||||
|
|
|
@ -5,9 +5,7 @@
|
||||||
813000,815000,126380
|
813000,815000,126380
|
||||||
815000,817000,126380
|
815000,817000,126380
|
||||||
623000,625000,126380
|
623000,625000,126380
|
||||||
941000,943000,126380
|
|
||||||
2420000,2434000,126380
|
2420000,2434000,126380
|
||||||
2440000,2459000,126380
|
|
||||||
1818000,1829000,126380
|
1818000,1829000,126380
|
||||||
2123000,2125000,126380
|
2123000,2125000,126380
|
||||||
2322000,2324000,126380
|
2322000,2324000,126380
|
||||||
|
@ -18,13 +16,10 @@
|
||||||
2132000,2134000,126380
|
2132000,2134000,126380
|
||||||
2331000,2333000,126380
|
2331000,2333000,126380
|
||||||
3777000,3779000,126380
|
3777000,3779000,126380
|
||||||
631500,635500,202200
|
|
||||||
879000,891000,202200
|
879000,891000,202200
|
||||||
947000,949000,202200
|
947000,949000,202200
|
||||||
762000,764000,202200
|
762000,764000,202200
|
||||||
2411000,2413000,202200
|
2461000,2472000,202200
|
||||||
2471000,2473000,202200
|
|
||||||
2460000,2469000,202200
|
|
||||||
2340000,2342000,202200
|
2340000,2342000,202200
|
||||||
2144000,2146000,202200
|
2144000,2146000,202200
|
||||||
2591000,2597000,202200
|
2591000,2597000,202200
|
||||||
|
@ -38,20 +33,14 @@
|
||||||
803000,808000,177380
|
803000,808000,177380
|
||||||
813000,815000,177380
|
813000,815000,177380
|
||||||
815000,817000,177380
|
815000,817000,177380
|
||||||
633500,635500,177380
|
|
||||||
762000,764000,177380
|
|
||||||
623000,625000,177380
|
623000,625000,177380
|
||||||
941000,943000,177380
|
|
||||||
2420000,2474000,177380
|
|
||||||
2132000,2134000,177380
|
2132000,2134000,177380
|
||||||
2331000,2333000,177380
|
2331000,2333000,177380
|
||||||
2541000,2543000,177380
|
2541000,2543000,177380
|
||||||
631500,635500,202710
|
631500,635500,202710
|
||||||
879000,891000,202710
|
879000,891000,202710
|
||||||
947000,949000,202710
|
947000,949000,202710
|
||||||
762000,764000,202710
|
|
||||||
2411000,2413000,202710
|
2411000,2413000,202710
|
||||||
2460000,2469000,202710
|
|
||||||
2340000,2342000,202710
|
2340000,2342000,202710
|
||||||
2144000,2146000,202710
|
2144000,2146000,202710
|
||||||
2591000,2597000,202710
|
2591000,2597000,202710
|
||||||
|
|
|
|
@ -1,32 +1,32 @@
|
||||||
814000,473000
|
1628000,1665000
|
||||||
|
|
||||||
941000,943000,814000
|
941000,943000,1628000
|
||||||
947000,949000,814000
|
947000,949000,1628000
|
||||||
2132000,2134000,814000
|
2132000,2134000,1628000
|
||||||
2150000,2152000,814000
|
2150000,2152000,1628000
|
||||||
2331000,2333000,814000
|
2331000,2333000,1628000
|
||||||
2541000,2543000,814000
|
2541000,2543000,1628000
|
||||||
3777000,3779000,814000
|
3777000,3779000,1628000
|
||||||
803000,808000,473000
|
803000,808000,1665000
|
||||||
813000,815000,473000
|
813000,815000,1665000
|
||||||
815000,817000,473000
|
815000,817000,1665000
|
||||||
631500,635500,473000
|
631500,635500,1665000
|
||||||
623000,625000,473000
|
623000,625000,1665000
|
||||||
879000,891000,473000
|
879000,891000,1665000
|
||||||
762000,764000,473000
|
762000,764000,1665000
|
||||||
2409000,2474000,473000
|
2409000,2474000,1665000
|
||||||
2340000,2342000,473000
|
2340000,2342000,1665000
|
||||||
2144000,2146000,473000
|
2144000,2146000,1665000
|
||||||
2591000,2597000,473000
|
2591000,2597000,1665000
|
||||||
1958500,1960500,473000
|
1958500,1960500,1665000
|
||||||
1818000,1829000,473000
|
1818000,1829000,1665000
|
||||||
2123000,2125000,473000
|
2123000,2125000,1665000
|
||||||
2322000,2324000,473000
|
2322000,2324000,1665000
|
||||||
2523000,2525000,473000
|
2523000,2525000,1665000
|
||||||
2631000,2633000,473000
|
2631000,2633000,1665000
|
||||||
2630000,2636000,473000
|
2630000,2636000,1665000
|
||||||
3327000,3329000,473000
|
3327000,3329000,1665000
|
||||||
4065000,4067000,473000
|
4065000,4067000,1665000
|
||||||
4155000,4157000,473000
|
4155000,4157000,1665000
|
||||||
5699000,5701000,473000
|
5699000,5701000,1665000
|
||||||
5824000,5826000,473000
|
5824000,5826000,1665000
|
||||||
|
|
|
Loading…
Add table
Add a link
Reference in a new issue