Jigyanshu Mani ed005ef065 ARM: dts: msm: Define max no.of XHCI interrupters for ravelin ...

DWC3 host and XHCI plat now communicates the maximum number
of interrupters the XHCI HCD will allocate. Since platforms
only require a limited number of interrupters (i.e. 3) make
sure XHCI doesn't allocate more than is required.

Change-Id: I9e8592c8f62562f44c760571ac1505ab80b05fc6
Signed-off-by: Jigyanshu Mani <quic_jmani@quicinc.com>

2024-10-01 15:14:27 +05:30

bindings

Merge "dt-bindings: clock: qcom: add CAMCC bindings on kera"

2024-09-20 02:57:34 -07:00

qcom

ARM: dts: msm: Define max no.of XHCI interrupters for ravelin

2024-10-01 15:14:27 +05:30

BUILD.bazel

ARM: dts: msm: Add initial device trees for Sun SoC

2023-04-03 11:54:34 -07:00

Makefile

ARM: dts: msm: Add initial device trees for Sun SoC

2023-04-03 11:54:34 -07:00

Description

No description provided

11 MiB

Languages

Makefile 59.9%

Starlark 40.1%