anierin/display-drivers
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Merge "disp: msm: dp: use compressed bpp for RG calculation"

Browse Source
This commit is contained in:
qctecmdr
2022-11-12 20:33:51 -08:00
committed by Gerrit - the friendly Code Review server
parent 20bc8af041 007df30f22
commit 012fce607e
2 changed files with 4 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
msm/dp/dp_ctrl.c
View File

@@ -1126,7 +1126,7 @@ static void dp_ctrl_mst_calculate_rg(struct dp_ctrl_private *ctrl,
lclk = drm_dp_bw_code_to_link_rate(ctrl->link->link_params.bw_code);
if (panel->pinfo.comp_info.enabled)
bpp = DSC_BPP(panel->pinfo.comp_info.dsc_info.config);
bpp = panel->pinfo.comp_info.tgt_bpp;
/* min_slot_cnt */
numerator = pclk * bpp * 64 * 1000;

4
msm/dp/dp_panel.c
View File

@@ -388,7 +388,7 @@ static void dp_panel_update_tu_timings(struct dp_tu_calc_input *in,
tu->orig_lwidth = in->hactive;
tu->hbp_relative_to_pclk_fp = drm_fixp_from_fraction(in->hporch, 1);
tu->orig_hbp = in->hporch;
tu->rb2 = (in->hporch <= 80) ? 1 : 0;
tu->rb2 = (in->hporch < 160) ? 1 : 0;
if (tu->pixelEnc == 420) {
temp1_fp = drm_fixp_from_fraction(2, 1);
@@ -419,6 +419,8 @@ static void dp_panel_update_tu_timings(struct dp_tu_calc_input *in,
if (!in->dsc_en)
goto fec_check;
tu->bpp = 24; // hardcode to 24 if DSC is enabled.
temp1_fp = drm_fixp_from_fraction(in->compress_ratio, 100);
temp2_fp = drm_fixp_from_fraction(in->bpp, 1);
temp3_fp = drm_fixp_div(temp2_fp, temp1_fp);